<p>This page keeps tracks of all the model releases performance modeling team does for external customers</p><p><style type='text/css'>/*<![CDATA[*/
div.rbtoc1759723986782 {padding: 0px;}
div.rbtoc1759723986782 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759723986782 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759723986782'>
<ul class='toc-indentation'>
<li><a href='#ModelReleases-NCore3.4releases'>NCore 3.4 releases</a>
<ul class='toc-indentation'>
<li><a href='#ModelReleases-Beta#1Release'>Beta#1 Release</a>
<ul class='toc-indentation'>
<li><a href='#ModelReleases-ReleaseNotes'>Release Notes</a>
<ul class='toc-indentation'>
<li><a href='#ModelReleases-Runningthemodel'>Running the model</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
</ul>
</div></p><h2 id="ModelReleases-NCore3.4releases">NCore 3.4 releases</h2><h3 id="ModelReleases-Beta#1Release">Beta#1 Release</h3><p>This release can be downloaded here : <a href="https://arterisip.atlassian.net/wiki/download/attachments/16166012/ncore_3.4_Beta1_Performance_Model.tar.gz?version=1&amp;modificationDate=1639132088094&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16175075" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="ncore_3.4_Beta1_Performance_Model.tar.gz" data-linked-resource-content-type="application/x-gzip" data-linked-resource-container-id="16166012" data-linked-resource-container-version="5">Released Archive</a></p><p>The version of Angelo repository is 04c89b8</p><h4 id="ModelReleases-ReleaseNotes">Release Notes</h4><p>This is NCore 3.4 Beta#1 release of the performance model. </p><p>This release add the following 4 features in addition to 3.2 release</p><ul><li><span class="legacy-color-text-default">Proxy Cache NCAIU interleaving only @ 64B boundaries</span></li><li><span class="legacy-color-text-default">Proxy Cache Owner Transfer</span></li><li><span class="legacy-color-text-default">Proxy Cache Sharer Promotion</span></li><li><span class="legacy-color-text-default">NCAIU with Proxy Cache non-coherent access support</span></li></ul><h5 id="ModelReleases-Runningthemodel">Running the model</h5><p>Recommended way to run the model is by specifying a scenario file</p><p>Examples:</p><pre><br/>${NCORE_HOME}/bin/ncore3_archsim -s cpu_coherent_traffic.scn</pre><p><br/></p><p>Here is an example of scenario file (above called cpu_coherent_traffic.scn):</p><p><br/></p><pre>maestro-config=../../top.level.rtl.csr.json<br/>input-file=cpu0:../../stl/bringup/ncore3_bringup_rd0ch.stl<br/>input-file=acc0:../../stl/bringup/ncore3_bringup_rd0ch.stl<br/>csr-config=../../csr_config/default.json</pre><p><br/></p><p>top.level.rtl.csr.json is the file generated by maestro in folder output/models/standalone/TLM. This file configures the performance model with the NCore3.4 configuration.</p><p>It is necessary in this release to update the version number to 3.4.0 instead of 3.2.0 manually. If this change is not done, none of the above 4 features would be activated.</p><p><br/></p><p>Each AIU can be provided with a stimulus file. This can be in either stl format, or prf format (details in integration guide).</p><p>The model also requires a csr-config file (default.json above). This file provides the memory map and related attributes to the performance model. Following is an example</p><p><br/></p><pre>{<br/><br/>  &quot;DecodedAddresBits&quot;: 33,<br/><br/>  &quot;IGVId&quot;: 0,<br/><br/>  &quot;CSRs&quot;: [<br/><br/>    {<br/><br/>      &quot;regionBaseAddr&quot;: &quot;0x0&quot;,<br/><br/>      &quot;regionHui&quot;: 0,<br/><br/>      &quot;regionSize&quot;: &quot;0x10000000&quot;,<br/><br/>      &quot;regionHut&quot;: &quot;DMI&quot;,<br/><br/>      &quot;NC&quot;: false<br/><br/>    }<br/><br/>  ],<br/><br/>  &quot;EnableUpdtoDCE&quot;: {<br/><br/>    &quot;cpu0&quot;: true<br/><br/>  }<br/><br/>}</pre><p><br/></p><p>CSRs is a vector specifying the memory map</p><p>Please refer to <a class="external-link" href="https://confluence.arteris.com/display/ENGR/Maestro+Note" rel="nofollow">https://confluence.arteris.com/display/ENGR/Maestro+Note</a> for syntax</p><p>There are 2 new parameters added with 3.4 release</p><p>NC : Set this to true to treat all matching accesses to the specified memory region as non-coherent</p><p>EnableUpdtoDCE: Specify a map of initiator name to a Boolean. Setting this to true will enable/disable update commands to DCE for accesses from that AIU. This bit affects update commands in general irrespective of the original allocating transaction is coherent or non-coherent.</p>