#-----------------------------------------------------------
# Vivado v2015.2.1 (64-bit)
# SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
# IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
# Start of session at: Fri Jan 06 15:19:04 2017
# Process ID: 2708
# Log file: E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/coarse_sync.vds
# Journal file: E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source coarse_sync.tcl -notrace
Command: synth_design -top coarse_sync -part xc7z045fbg676-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-1223] The version limit for your license is '2017.01' and will expire in 25 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 244.074 ; gain = 58.262
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'coarse_sync' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/coarse_sync.v:23]
	Parameter SYNC_DATA_WIDTH bound to: 14 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter PSI_WIDTH bound to: 30 - type: integer 
	Parameter PHI_WIDTH bound to: 31 - type: integer 
	Parameter SPRAM_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter SPRAM_DATA_WIDTH bound to: 144 - type: integer 
	Parameter COARSE_SYNC_IDLE bound to: 3'b000 
	Parameter COARSE_SYNC_ING bound to: 3'b001 
	Parameter COARSE_SYNC_FIR bound to: 3'b010 
	Parameter COARSE_SYNC_SEC bound to: 3'b011 
	Parameter u4_rd_addr_init bound to: 33 - type: integer 
INFO: [Synth 8-638] synthesizing module 'psi' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/psi.v:23]
	Parameter SYNC_DATA_WIDTH bound to: 14 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter SPRAM_DATA_WIDTH bound to: 72 - type: integer 
	Parameter SPRAM_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter SPRAM_DATA_DEPTH bound to: 64 - type: integer 
	Parameter DATA_MUL_WIDTH bound to: 28 - type: integer 
	Parameter PSI_WIDTH bound to: 30 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WORK bound to: 2'b11 
	Parameter u2_rd_addr_init bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'complex_multiplier_18_18_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-2708-txjs-130/realtime/complex_multiplier_18_18_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'complex_multiplier_18_18_ip' (1#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-2708-txjs-130/realtime/complex_multiplier_18_18_ip_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'spram_72_64_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-2708-txjs-130/realtime/spram_72_64_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'spram_72_64_ip' (2#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-2708-txjs-130/realtime/spram_72_64_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'psi' (3#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/psi.v:23]
INFO: [Synth 8-638] synthesizing module 'phi' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/phi.v:23]
	Parameter SYNC_DATA_WIDTH bound to: 14 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter SPRAM_DATA_WIDTH bound to: 36 - type: integer 
	Parameter SPRAM_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter SPRAM_DATA_DEPTH bound to: 64 - type: integer 
	Parameter DATA_POWER_WIDTH bound to: 28 - type: integer 
	Parameter PHI_WIDTH bound to: 31 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WORK bound to: 2'b10 
	Parameter u2_rd_addr_init bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'complex_abs_power2_18' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/complex_abs_power2_18.v:23]
INFO: [Synth 8-638] synthesizing module 'dsp48_mul_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-2708-txjs-130/realtime/dsp48_mul_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'dsp48_mul_ip' (4#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-2708-txjs-130/realtime/dsp48_mul_ip_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'dsp48_mul_add_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-2708-txjs-130/realtime/dsp48_mul_add_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'dsp48_mul_add_ip' (5#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-2708-txjs-130/realtime/dsp48_mul_add_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'complex_abs_power2_18' (6#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/complex_abs_power2_18.v:23]
INFO: [Synth 8-638] synthesizing module 'spram_36_64_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-2708-txjs-130/realtime/spram_36_64_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'spram_36_64_ip' (7#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-2708-txjs-130/realtime/spram_36_64_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'phi' (8#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/phi.v:23]
INFO: [Synth 8-638] synthesizing module 'tar' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/tar.v:23]
	Parameter PSI_WIDTH bound to: 30 - type: integer 
	Parameter PHI_WIDTH bound to: 31 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter SPRAM_DATA_WIDTH bound to: 144 - type: integer 
	Parameter SPRAM_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter SPRAM_DATA_DEPTH bound to: 32 - type: integer 
	Parameter PSI_SUM_WIDTH bound to: 35 - type: integer 
	Parameter PHI_SUM_WIDTH bound to: 36 - type: integer 
	Parameter PSI_POWER_WIDTH bound to: 70 - type: integer 
	Parameter PHI_POWER_WIDTH bound to: 70 - type: integer 
	Parameter TAR_WIDTH bound to: 71 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WORK bound to: 2'b10 
	Parameter u1_rd_addr_init bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'spram_144_32_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-2708-txjs-130/realtime/spram_144_32_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'spram_144_32_ip' (9#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-2708-txjs-130/realtime/spram_144_32_ip_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'complex_abs_power2_42' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/complex_abs_power2_42.v:23]
INFO: [Synth 8-638] synthesizing module 'multiplier_42_42_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-2708-txjs-130/realtime/multiplier_42_42_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'multiplier_42_42_ip' (10#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-2708-txjs-130/realtime/multiplier_42_42_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'complex_abs_power2_42' (11#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/complex_abs_power2_42.v:23]
INFO: [Synth 8-256] done synthesizing module 'tar' (12#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/tar.v:23]
INFO: [Synth 8-638] synthesizing module 'spram_144_512_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-2708-txjs-130/realtime/spram_144_512_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'spram_144_512_ip' (13#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-2708-txjs-130/realtime/spram_144_512_ip_stub.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/coarse_sync.v:162]
WARNING: [Synth 8-3848] Net s_axis_ctrl_trdy in module/entity coarse_sync does not have driver. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/coarse_sync.v:56]
WARNING: [Synth 8-3848] Net s_axis_data_trdy in module/entity coarse_sync does not have driver. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/coarse_sync.v:62]
WARNING: [Synth 8-3848] Net m_axis_data_tlast in module/entity coarse_sync does not have driver. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/coarse_sync.v:65]
INFO: [Synth 8-256] done synthesizing module 'coarse_sync' (14#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/coarse_sync.v:23]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_trdy
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_trdy
WARNING: [Synth 8-3331] design coarse_sync has unconnected port m_axis_data_tlast
WARNING: [Synth 8-3917] design coarse_sync has port m_axis_data_taddr[15] driven by constant 0
WARNING: [Synth 8-3917] design coarse_sync has port m_axis_data_taddr[14] driven by constant 0
WARNING: [Synth 8-3917] design coarse_sync has port m_axis_data_taddr[13] driven by constant 0
WARNING: [Synth 8-3917] design coarse_sync has port m_axis_data_taddr[12] driven by constant 0
WARNING: [Synth 8-3917] design coarse_sync has port m_axis_data_taddr[11] driven by constant 0
WARNING: [Synth 8-3917] design coarse_sync has port m_axis_data_taddr[10] driven by constant 0
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tlast
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[23]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[22]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[21]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[20]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[19]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[18]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[17]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[16]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[15]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[14]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[13]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[12]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[11]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[10]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[9]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[8]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[7]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[6]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[5]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[4]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[3]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[2]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[1]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tlast
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[95]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[94]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[93]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[92]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[91]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[90]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[89]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[88]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[87]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[86]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[71]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[70]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[69]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[68]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[67]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[66]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[65]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[64]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[63]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[62]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[47]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[46]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[45]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[44]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[43]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[42]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[41]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[40]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[39]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[38]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[23]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[22]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[21]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[20]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[19]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[18]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[17]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[16]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[15]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[14]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port m_axis_data_trdy
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 278.395 ; gain = 92.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 278.395 ; gain = 92.582
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045fbg676-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 656.852 ; gain = 0.020
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 656.852 ; gain = 471.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045fbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 656.852 ; gain = 471.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 656.852 ; gain = 471.039
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "u1_dout_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "u234_dout_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'u5_i_data_valid_reg' into 'u1_i_data_valid_reg' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/phi.v:179]
INFO: [Synth 8-5544] ROM "u2_dout_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/coarse_sync/coarse_sync.v:578]
INFO: [Synth 8-802] inferred FSM for state register 'coarse_sync_state_reg' in module 'coarse_sync'
INFO: [Synth 8-5546] ROM "ctrl_work_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "coarse_sync_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "coarse_sync_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "coarse_sync_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "coarse_sync_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
        COARSE_SYNC_IDLE |                               00 |                              000
         COARSE_SYNC_ING |                               01 |                              001
         COARSE_SYNC_FIR |                               10 |                              010
         COARSE_SYNC_SEC |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'coarse_sync_state_reg' using encoding 'sequential' in module 'coarse_sync'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 656.852 ; gain = 471.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     84 Bit       Adders := 1     
	   3 Input     71 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 4     
	   2 Input     29 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 9     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              144 Bit    Registers := 2     
	               84 Bit    Registers := 1     
	               72 Bit    Registers := 3     
	               71 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               36 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 3     
	               30 Bit    Registers := 4     
	               29 Bit    Registers := 5     
	               18 Bit    Registers := 8     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 13    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 27    
+---Muxes : 
	   3 Input    144 Bit        Muxes := 2     
	   3 Input     72 Bit        Muxes := 3     
	   3 Input     36 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module coarse_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              144 Bit    Registers := 1     
	               18 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   3 Input    144 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 6     
Module psi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 2     
	   2 Input     29 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 3     
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 2     
	               29 Bit    Registers := 4     
	               10 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     72 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
Module complex_abs_power2_18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module phi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 2     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 3     
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 2     
	               29 Bit    Registers := 1     
	               18 Bit    Registers := 4     
	               10 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     36 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module complex_abs_power2_42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     84 Bit       Adders := 1     
+---Registers : 
	               84 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module tar 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     71 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              144 Bit    Registers := 1     
	               71 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input    144 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 656.852 ; gain = 471.039
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'u2_complex_abs_power2_42/o_data_reg' and it is trimmed from '84' to '70' bits. [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/complex_abs_power2_42.v:77]
INFO: [Synth 8-5546] ROM "ctrl_work_flag" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_trdy
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_trdy
WARNING: [Synth 8-3331] design coarse_sync has unconnected port m_axis_data_tlast
WARNING: [Synth 8-3917] design coarse_sync has port m_axis_data_taddr[15] driven by constant 0
WARNING: [Synth 8-3917] design coarse_sync has port m_axis_data_taddr[14] driven by constant 0
WARNING: [Synth 8-3917] design coarse_sync has port m_axis_data_taddr[13] driven by constant 0
WARNING: [Synth 8-3917] design coarse_sync has port m_axis_data_taddr[12] driven by constant 0
WARNING: [Synth 8-3917] design coarse_sync has port m_axis_data_taddr[11] driven by constant 0
WARNING: [Synth 8-3917] design coarse_sync has port m_axis_data_taddr[10] driven by constant 0
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tlast
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[23]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[22]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[21]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[20]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[19]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[18]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[17]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[16]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[15]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[14]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[13]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[12]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[11]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[10]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[9]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[8]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[7]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[6]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[5]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[4]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[3]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[2]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_ctrl_tdata[1]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tlast
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[95]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[94]
WARNING: [Synth 8-3331] design coarse_sync has unconnected port s_axis_data_tdata[93]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 656.852 ; gain = 471.039
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 656.852 ; gain = 471.039

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u3_tar/state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u3_tar/u1_dina_reg[143] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u2_phi/state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u2_phi/u2_dina_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coarse_sync_state_dly1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u4_dina_reg[143] )
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u234_dout_valid_reg ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/state_reg[1] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_a_tdata_reg[46] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_a_tdata_reg[45] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_a_tdata_reg[44] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_a_tdata_reg[43] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_a_tdata_reg[42] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_a_tdata_reg[41] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_a_tdata_reg[22] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_a_tdata_reg[21] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_a_tdata_reg[20] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_a_tdata_reg[19] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_a_tdata_reg[18] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_a_tdata_reg[17] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_a_tdata_reg[16] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_a_tdata_reg[15] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_a_tdata_reg[14] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_a_tdata_reg[13] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_b_tdata_reg[46] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_b_tdata_reg[45] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_b_tdata_reg[44] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_b_tdata_reg[43] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_b_tdata_reg[42] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_b_tdata_reg[41] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_b_tdata_reg[40] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_b_tdata_reg[39] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_b_tdata_reg[38] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_b_tdata_reg[37] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_b_tdata_reg[22] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_b_tdata_reg[21] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_b_tdata_reg[20] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_b_tdata_reg[19] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_b_tdata_reg[18] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_b_tdata_reg[17] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_b_tdata_reg[16] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_b_tdata_reg[15] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_b_tdata_reg[14] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u1_psi/u1_s_axis_b_tdata_reg[13] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/power_add_valid_dly2_reg ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/cnt_reg[2] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/cnt_reg[1] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/cnt_reg[0] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/power_add_addr_reg[9] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/power_add_addr_reg[8] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/power_add_addr_reg[7] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/power_add_addr_reg[6] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/power_add_addr_reg[5] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/power_add_addr_reg[4] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/power_add_addr_reg[3] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/power_add_addr_reg[2] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/power_add_addr_reg[1] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/power_add_addr_reg[0] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u2_dout_addr_reg[9] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u2_dout_addr_reg[8] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u2_dout_addr_reg[7] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u2_dout_addr_reg[6] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u2_dout_addr_reg[5] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u2_dout_addr_reg[4] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u2_dout_addr_reg[3] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u2_dout_addr_reg[2] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u2_dout_addr_reg[1] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u2_dout_addr_reg[0] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u3_dout_addr_reg[9] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u3_dout_addr_reg[8] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u3_dout_addr_reg[7] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u3_dout_addr_reg[6] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u3_dout_addr_reg[5] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u3_dout_addr_reg[4] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u3_dout_addr_reg[3] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u3_dout_addr_reg[2] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u3_dout_addr_reg[1] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u3_dout_addr_reg[0] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u4_dout_addr_reg[9] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u4_dout_addr_reg[8] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u4_dout_addr_reg[7] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u4_dout_addr_reg[6] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u4_dout_addr_reg[5] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u4_dout_addr_reg[4] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u4_dout_addr_reg[3] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u4_dout_addr_reg[2] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u4_dout_addr_reg[1] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u4_dout_addr_reg[0] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/phi_data_addr_reg[9] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/phi_data_addr_reg[8] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/phi_data_addr_reg[7] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/phi_data_addr_reg[6] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/phi_data_addr_reg[5] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/phi_data_addr_reg[4] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/phi_data_addr_reg[3] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/phi_data_addr_reg[2] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/phi_data_addr_reg[1] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/phi_data_addr_reg[0] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/state_reg[0] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u5_i_data_i_reg[16] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u5_i_data_i_reg[15] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u5_i_data_i_reg[14] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u5_i_data_i_reg[13] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u5_i_data_q_reg[16] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u5_i_data_q_reg[15] ) is unused and will be removed from module coarse_sync.
WARNING: [Synth 8-3332] Sequential element (\u2_phi/u5_i_data_q_reg[14] ) is unused and will be removed from module coarse_sync.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 656.852 ; gain = 471.039
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 656.852 ; gain = 471.039

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 656.852 ; gain = 471.039
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 656.852 ; gain = 471.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 656.852 ; gain = 471.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 657.762 ; gain = 471.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 657.762 ; gain = 471.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 657.762 ; gain = 471.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 657.762 ; gain = 471.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 657.762 ; gain = 471.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 657.762 ; gain = 471.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|coarse_sync | u2_phi/u5_complex_abs_power2_18/i_data_valid_reg_reg[2] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|coarse_sync | u3_tar/u2_complex_abs_power2_42/i_data_valid_reg_reg[6] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |spram_144_512_ip            |         1|
|2     |complex_multiplier_18_18_ip |         1|
|3     |spram_72_64_ip              |         3|
|4     |spram_36_64_ip              |         3|
|5     |dsp48_mul_ip                |         2|
|6     |dsp48_mul_add_ip            |         2|
|7     |spram_144_32_ip             |         1|
|8     |multiplier_42_42_ip         |         3|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |complex_multiplier_18_18_ip |     1|
|2     |dsp48_mul_add_ip            |     1|
|3     |dsp48_mul_add_ip__1         |     1|
|4     |dsp48_mul_ip                |     1|
|5     |dsp48_mul_ip__1             |     1|
|6     |multiplier_42_42_ip         |     1|
|7     |multiplier_42_42_ip__1      |     1|
|8     |multiplier_42_42_ip__2      |     1|
|9     |spram_144_32_ip             |     1|
|10    |spram_144_512_ip            |     1|
|11    |spram_36_64_ip              |     1|
|12    |spram_36_64_ip__1           |     1|
|13    |spram_36_64_ip__2           |     1|
|14    |spram_72_64_ip              |     1|
|15    |spram_72_64_ip__1           |     1|
|16    |spram_72_64_ip__2           |     1|
|17    |BUFG                        |     1|
|18    |CARRY4                      |   175|
|19    |LUT1                        |    37|
|20    |LUT2                        |  1164|
|21    |LUT3                        |    53|
|22    |LUT4                        |    62|
|23    |LUT5                        |    50|
|24    |LUT6                        |    96|
|25    |SRL16E                      |     2|
|26    |FDCE                        |  1470|
|27    |FDPE                        |     5|
|28    |FDRE                        |    73|
|29    |IBUF                        |    79|
|30    |OBUF                        |   138|
|31    |OBUFT                       |     3|
+------+----------------------------+------+

Report Instance Areas: 
+------+-----------------------------+------------------------+------+
|      |Instance                     |Module                  |Cells |
+------+-----------------------------+------------------------+------+
|1     |top                          |                        |  4545|
|2     |  u1_psi                     |psi                     |  1541|
|3     |  u2_phi                     |phi                     |   968|
|4     |    u1_complex_abs_power2_18 |complex_abs_power2_18   |    97|
|5     |    u5_complex_abs_power2_18 |complex_abs_power2_18_0 |    98|
|6     |  u3_tar                     |tar                     |  1389|
|7     |    u2_complex_abs_power2_42 |complex_abs_power2_42   |   417|
+------+-----------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 657.762 ; gain = 471.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 326 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 657.762 ; gain = 71.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 657.762 ; gain = 471.949
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 254 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 216 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 657.762 ; gain = 460.098
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 657.762 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jan 06 15:19:39 2017...
