T52A4 6908:160.424   SEGGER J-Link V7.60b Log File
T52A4 6908:160.478   DLL Compiled: Dec 22 2021 12:50:18
T52A4 6908:160.498   Logging started @ 2022-04-25 17:45
T52A4 6908:160.516 - 52.308ms
T52A4 6908:160.537 JLINK_ExecCommand("device = WLR089U0", ...). 
T52A4 6908:160.718   Device "CORTEX-M0+" selected.
T52A4 6908:160.916 - 0.371ms returns 0x00
T52A4 6908:160.941 JLINK_GetHWStatus(...)
T52A4 6908:161.151 - 0.230ms returns 0
T52A4 6908:161.184 JLINK_ClrRESET()
T52A4 6908:161.435 - 0.271ms
T52A4 6908:167.082 JLINK_SetRESET()
T52A4 6908:167.184 - 0.122ms
T52A4 6908:173.070 JLINK_ClrRESET()
T52A4 6908:173.375 - 0.325ms
T52A4 6908:179.083 JLINK_ClrTCK()
T52A4 6908:179.201 - 0.138ms returns 0
T52A4 6908:184.106 JLINK_SetRESET()
T52A4 6908:185.064 - 1.005ms
T52A4 6908:190.107 JLINK_Clock()
T52A4 6908:190.582 - 0.517ms returns 1
T52A4 6908:196.113 JLINK_TIF_Select(JLINKARM_TIF_SWD)
T52A4 6908:197.587 - 1.514ms returns 0x00
T52A4 6908:197.656 JLINK_SetSpeed(50)
T52A4 6908:197.928 - 0.311ms
T52A4 6908:197.994 JLINK_CORESIGHT_Configure()
T52A4 6908:206.739 - 8.805ms returns 0
T52A4 6908:206.935 JLINK_CORESIGHT_WriteAPDPReg(DP reg 0x02, 0x00000000)
T52A4 6908:208.302 - 1.417ms returns 0
T52A4 6908:208.385 JLINK_CORESIGHT_WriteAPDPReg(AP reg 0x00, 0x23000040)
T52A4 6908:209.688 - 1.310ms returns 0
T52A4 6908:209.701 JLINK_CORESIGHT_WriteAPDPReg(AP reg 0x01, 0x41002101)
T52A4 6908:210.879 - 1.187ms returns 0
T52A4 6908:210.896 JLINK_CORESIGHT_ReadAPDPReg(AP reg 0x03)
T52A4 6908:213.287   Value=0x00000000
T52A4 6908:213.297 - 2.404ms returns 0
T52A4 6908:213.338 JLINK_Halt()
T52A4 6908:219.634   Found SW-DP with ID 0x6BA02477
T52A4 6908:239.099   DPIDR: 0x6BA02477
T52A4 6908:239.132   CoreSight SoC-400 or earlier
T52A4 6908:239.147   Scanning AP map to find all available APs
T52A4 6908:265.008   AP[7]: Stopped AP scan as end of AP map has been reached
T52A4 6908:265.039   AP[0]: AHB-AP (IDR: 0x84770001)
T52A4 6908:265.051   AP[1]: AHB-AP (IDR: 0x24770011)
T52A4 6908:265.063   AP[2]: JTAG-AP (IDR: 0x12880000)
T52A4 6908:265.076   AP[3]: APB-AP (IDR: 0x54770002)
T52A4 6908:265.089   AP[4]: JTAG-AP (IDR: 0x12880000)
T52A4 6908:265.124   AP[5]: JTAG-AP (IDR: 0x12880000)
T52A4 6908:265.152   AP[6]: MEM-AP (IDR: 0x128800A1)
T52A4 6908:265.165   Iterating through AP map to find AHB-AP to use
T52A4 6908:275.732   AP[0]: Core found
T52A4 6908:275.749   AP[0]: AHB-AP ROM base: 0xE00FF000
T52A4 6908:281.166   CPUID register: 0x410FD212. Implementer code: 0x41 (ARM)
T52A4 6908:281.184   Feature set: Mainline
T52A4 6908:281.196   Found Cortex-M33 r0p2, Little endian.
T52A4 6908:381.658   Identified core does not match configuration. (Found: Cortex-M33, Configured: Cortex-M0)
T52A4 6908:382.196   -- Max. mem block: 0x00001680
T52A4 6908:383.675   CPU_ReadMem(4 bytes @ 0xE000EDF0)
T52A4 6908:389.917   CPU_WriteMem(4 bytes @ 0xE000EDF0)
T52A4 6908:396.499   CPU_ReadMem(4 bytes @ 0xE0002000)
T52A4 6908:403.212   FPUnit: 8 code (BP) slots and 0 literal slots
T52A4 6908:403.231   CPU_ReadMem(4 bytes @ 0xE000EDFC)
T52A4 6908:409.323   CPU_WriteMem(4 bytes @ 0xE000EDFC)
T52A4 6908:415.366   CPU_ReadMem(4 bytes @ 0xE0001000)
T52A4 6908:421.516   CPU_ReadMem(4 bytes @ 0xE0001000)
T52A4 6908:427.676   CPU_ReadMem(4 bytes @ 0xE0001028)
T52A4 6908:434.038   CPU_ReadMem(4 bytes @ 0xE0001038)
T52A4 6908:440.260   CPU_ReadMem(4 bytes @ 0xE0001048)
T52A4 6908:446.641   CPU_ReadMem(4 bytes @ 0xE0001058)
T52A4 6908:452.887   CPU_WriteMem(4 bytes @ 0xE0001000)
T52A4 6908:459.123   CPU_ReadMem(4 bytes @ 0xE000ED88)
T52A4 6908:465.357   CPU_WriteMem(4 bytes @ 0xE000ED88)
T52A4 6908:472.651   CPU_ReadMem(4 bytes @ 0xE000ED88)
T52A4 6908:478.861   CPU_WriteMem(4 bytes @ 0xE000ED88)
T52A4 6908:485.028   CPU_ReadMem(4 bytes @ 0xE000EFB8)
T52A4 6908:491.218   Security extension: implemented
T52A4 6908:491.236   Secure debug: enabled
T52A4 6908:491.248   CoreSight components:
T52A4 6908:491.260   ROMTbl[0] @ E00FF000
T52A4 6908:491.269   CPU_ReadMem(64 bytes @ 0xE00FF000)
T52A4 6908:511.725   CPU_ReadMem(32 bytes @ 0xE000EFE0)
T52A4 6908:524.576   CPU_ReadMem(4 bytes @ 0xE000EFBC)
T52A4 6908:530.901   CPU_ReadMem(4 bytes @ 0xE000EFCC)
T52A4 6908:537.156   [0][0]: E000E000 CID B105900D PID 000BBD21 DEVARCH 47702A04 DEVTYPE 00 Cortex-M33
T52A4 6908:537.170   CPU_ReadMem(32 bytes @ 0xE0001FE0)
T52A4 6908:549.957   CPU_ReadMem(4 bytes @ 0xE0001FBC)
T52A4 6908:556.382   CPU_ReadMem(4 bytes @ 0xE0001FCC)
T52A4 6908:562.831   [0][1]: E0001000 CID B105900D PID 000BBD21 DEVARCH 47701A02 DEVTYPE 00 DWT
T52A4 6908:562.868   CPU_ReadMem(32 bytes @ 0xE0002FE0)
T52A4 6908:575.878   CPU_ReadMem(4 bytes @ 0xE0002FBC)
T52A4 6908:582.281   CPU_ReadMem(4 bytes @ 0xE0002FCC)
T52A4 6908:588.852   [0][2]: E0002000 CID B105900D PID 000BBD21 DEVARCH 47701A03 DEVTYPE 00 FPB
T52A4 6908:588.929   CPU_ReadMem(32 bytes @ 0xE0000FE0)
T52A4 6908:601.798   CPU_ReadMem(4 bytes @ 0xE0000FBC)
T52A4 6908:608.003   CPU_ReadMem(4 bytes @ 0xE0000FCC)
T52A4 6908:614.428   [0][3]: E0000000 CID B105900D PID 000BBD21 DEVARCH 47701A01 DEVTYPE 43 ITM
T52A4 6908:614.455   CPU_ReadMem(32 bytes @ 0xE0041FE0)
T52A4 6908:627.401   CPU_ReadMem(4 bytes @ 0xE0041FBC)
T52A4 6908:633.749   CPU_ReadMem(4 bytes @ 0xE0041FCC)
T52A4 6908:639.999   [0][5]: E0041000 CID B105900D PID 002BBD21 DEVARCH 47724A13 DEVTYPE 13 ETM
T52A4 6908:640.029   CPU_ReadMem(32 bytes @ 0xE0042FE0)
T52A4 6908:652.828   CPU_ReadMem(4 bytes @ 0xE0042FBC)
T52A4 6908:659.204   CPU_ReadMem(4 bytes @ 0xE0042FCC)
T52A4 6908:665.497   [0][6]: E0042000 CID B105900D PID 000BBD21 DEVARCH 47701A14 DEVTYPE 14 CSS600-CTI
T52A4 6908:806.417 - 593.104ms returns 0x00
T52A4 6908:806.456 JLINK_EraseChip()
T52A4 6908:806.769   CPU_ReadMem(4 bytes @ 0xE000ED90)
T52A4 6908:813.045   CPU_ReadMem(4 bytes @ 0xE000ED94)
T52A4 6908:819.230   CPU_WriteMem(4 bytes @ 0xE000ED94)
T52A4 6908:825.295   CPU_ReadMem(4 bytes @ 0xE000ED94)
T52A4 6908:831.442   CPU_WriteMem(4 bytes @ 0xE000ED94)
T52A4 6908:837.862 - 31.413ms returns 0
T52A4 6908:846.937 JLINK_ExecCommand("Device = WLR089U0", ...). 
T52A4 6908:847.135   Device "CORTEX-M0+" selected.
T52A4 6908:847.415 - 0.470ms returns 0x00
T52A4 6908:847.425 JLINK_TIF_Select(JLINKARM_TIF_SWD)
T52A4 6908:847.430 - 0.008ms returns 0x00
T52A4 6908:847.437 JLINK_SetSpeed(4000)
T52A4 6908:847.580 - 0.168ms
T52A4 6908:847.610 JLINK_ResetPullsRESET(OFF)
T52A4 6908:847.616 - 0.008ms
T52A4 6908:847.621 JLINK_Connect()
T52A4 6908:848.540   Found SW-DP with ID 0x6BA02477
T52A4 6908:850.823   DPIDR: 0x6BA02477
T52A4 6908:850.838   CoreSight SoC-400 or earlier
T52A4 6908:850.869   AP map detection skipped. Manually configured AP map found.
T52A4 6908:850.883   AP[0]: AHB-AP (IDR: Not set)
T52A4 6908:851.871   AP[0]: Core found
T52A4 6908:851.900   AP[0]: AHB-AP ROM base: 0xE00FF000
T52A4 6908:852.467   CPUID register: 0x410FD212. Implementer code: 0x41 (ARM)
T52A4 6908:852.520   Feature set: Mainline
T52A4 6908:852.554   Found Cortex-M33 r0p2, Little endian.
T52A4 6908:953.493   Identified core does not match configuration. (Found: Cortex-M33, Configured: Cortex-M0)
T52A4 6908:953.777   -- Max. mem block: 0x00001580
T52A4 6908:953.797   CPU_ReadMem(4 bytes @ 0xE000EDF0)
T52A4 6908:954.457   CPU_ReadMem(4 bytes @ 0xE0002000)
T52A4 6908:955.179   FPUnit: 8 code (BP) slots and 0 literal slots
T52A4 6908:955.210   CPU_ReadMem(4 bytes @ 0xE000EDFC)
T52A4 6908:955.855   CPU_ReadMem(4 bytes @ 0xE0001000)
T52A4 6908:956.403   CPU_ReadMem(4 bytes @ 0xE0001000)
T52A4 6908:956.847   CPU_ReadMem(4 bytes @ 0xE0001028)
T52A4 6908:957.261   CPU_ReadMem(4 bytes @ 0xE0001038)
T52A4 6908:957.732   CPU_ReadMem(4 bytes @ 0xE0001048)
T52A4 6908:958.142   CPU_ReadMem(4 bytes @ 0xE0001058)
T52A4 6908:958.612   CPU_WriteMem(4 bytes @ 0xE0001000)
T52A4 6908:959.161   CPU_ReadMem(4 bytes @ 0xE000ED88)
T52A4 6908:959.604   CPU_WriteMem(4 bytes @ 0xE000ED88)
T52A4 6908:960.168   CPU_ReadMem(4 bytes @ 0xE000ED88)
T52A4 6908:960.595   CPU_WriteMem(4 bytes @ 0xE000ED88)
T52A4 6908:961.055   CPU_ReadMem(4 bytes @ 0xE000EFB8)
T52A4 6908:961.491   Security extension: implemented
T52A4 6908:961.563   Secure debug: enabled
T52A4 6908:961.576   CoreSight components:
T52A4 6908:961.587   ROMTbl[0] @ E00FF000
T52A4 6908:961.597   CPU_ReadMem(64 bytes @ 0xE00FF000)
T52A4 6908:962.491   CPU_ReadMem(32 bytes @ 0xE000EFE0)
T52A4 6908:963.240   CPU_ReadMem(4 bytes @ 0xE000EFBC)
T52A4 6908:963.695   CPU_ReadMem(4 bytes @ 0xE000EFCC)
T52A4 6908:964.164   [0][0]: E000E000 CID B105900D PID 000BBD21 DEVARCH 47702A04 DEVTYPE 00 Cortex-M33
T52A4 6908:964.177   CPU_ReadMem(32 bytes @ 0xE0001FE0)
T52A4 6908:964.888   CPU_ReadMem(4 bytes @ 0xE0001FBC)
T52A4 6908:965.259   CPU_ReadMem(4 bytes @ 0xE0001FCC)
T52A4 6908:965.715   [0][1]: E0001000 CID B105900D PID 000BBD21 DEVARCH 47701A02 DEVTYPE 00 DWT
T52A4 6908:965.729   CPU_ReadMem(32 bytes @ 0xE0002FE0)
T52A4 6908:966.328   CPU_ReadMem(4 bytes @ 0xE0002FBC)
T52A4 6908:966.776   CPU_ReadMem(4 bytes @ 0xE0002FCC)
T52A4 6908:967.233   [0][2]: E0002000 CID B105900D PID 000BBD21 DEVARCH 47701A03 DEVTYPE 00 FPB
T52A4 6908:967.247   CPU_ReadMem(32 bytes @ 0xE0000FE0)
T52A4 6908:967.967   CPU_ReadMem(4 bytes @ 0xE0000FBC)
T52A4 6908:968.361   CPU_ReadMem(4 bytes @ 0xE0000FCC)
T52A4 6908:968.822   [0][3]: E0000000 CID B105900D PID 000BBD21 DEVARCH 47701A01 DEVTYPE 43 ITM
T52A4 6908:968.835   CPU_ReadMem(32 bytes @ 0xE0041FE0)
T52A4 6908:969.439   CPU_ReadMem(4 bytes @ 0xE0041FBC)
T52A4 6908:969.886   CPU_ReadMem(4 bytes @ 0xE0041FCC)
T52A4 6908:970.273   [0][5]: E0041000 CID B105900D PID 002BBD21 DEVARCH 47724A13 DEVTYPE 13 ETM
T52A4 6908:970.286   CPU_ReadMem(32 bytes @ 0xE0042FE0)
T52A4 6908:970.956   CPU_ReadMem(4 bytes @ 0xE0042FBC)
T52A4 6908:971.357   CPU_ReadMem(4 bytes @ 0xE0042FCC)
T52A4 6908:971.822   [0][6]: E0042000 CID B105900D PID 000BBD21 DEVARCH 47701A14 DEVTYPE 14 CSS600-CTI
T52A4 6908:971.837 - 124.219ms returns 0x00
T52A4 6908:971.888 JLINK_ExecCommand("ExcludeFlashCacheRange 0x0 - 0x40000", ...). 
T52A4 6908:971.898 - 0.004ms returns 0x00
T52A4 6908:971.911 JLINK_Halt()
T52A4 6908:972.346 - 0.441ms returns 0x00
T52A4 6908:973.181 JLINK_JTAG_GetDeviceID(DeviceIndex = 0)
T52A4 6908:973.192 - 0.013ms returns 0
T52A4 6908:973.199 JLINK_ReadMemU32(0x41002018, 0x1 Items)
T52A4 6908:973.211   CPU_ReadMem(4 bytes @ 0x41002018)
T52A4 6908:973.598   Data:  00 00 00 00
T52A4 6908:973.610 - 0.413ms returns 1 (0x1)
T4564 6908:983.169 JLINK_IsHalted()
T4564 6908:983.228 - 0.080ms returns TRUE
T4564 6908:983.254 JLINK_GetMOEs(...)
T4564 6908:983.263   CPU_ReadMem(4 bytes @ 0xE000ED30)
T4564 6908:983.699 - 0.450ms returns 0x01
T4564 6908:983.710 JLINK_ReadReg(R15 (PC))
T4564 6908:983.720   CPU_ReadMem(4 bytes @ 0xE000EE08)
T4564 6908:984.103 - 0.400ms returns 0x00006470
T52A4 6908:984.574 JLINK_ResetPullsRESET(ON)
T52A4 6908:984.601 - 0.043ms
T52A4 6908:984.620 JLINK_ResetNoHalt()
T52A4 6908:985.637   Found SW-DP with ID 0x6BA02477
T52A4 6908:988.032   DPIDR: 0x6BA02477
T52A4 6908:988.049   CoreSight SoC-400 or earlier
T52A4 6908:988.062   AP map detection skipped. Manually configured AP map found.
T52A4 6908:988.074   AP[0]: AHB-AP (IDR: Not set)
T52A4 6908:989.207   AP[0]: Core found
T52A4 6908:989.224   AP[0]: AHB-AP ROM base: 0xE00FF000
T52A4 6908:989.697   CPUID register: 0x410FD212. Implementer code: 0x41 (ARM)
T52A4 6908:989.713   Feature set: Mainline
T52A4 6908:989.727   Found Cortex-M33 r0p2, Little endian.
T52A4 6909:090.772   Identified core does not match configuration. (Found: Cortex-M33, Configured: Cortex-M0)
T52A4 6909:091.092   -- Max. mem block: 0x00001580
T52A4 6909:091.109   CPU_ReadMem(4 bytes @ 0xE000EDF0)
T52A4 6909:091.544   CPU_ReadMem(4 bytes @ 0xE0002000)
T52A4 6909:091.984   FPUnit: 8 code (BP) slots and 0 literal slots
T52A4 6909:091.997   CPU_ReadMem(4 bytes @ 0xE000EDFC)
T52A4 6909:092.444   CPU_ReadMem(4 bytes @ 0xE0001000)
T52A4 6909:092.905   CPU_ReadMem(4 bytes @ 0xE0001000)
T52A4 6909:093.391   CPU_ReadMem(4 bytes @ 0xE0001028)
T52A4 6909:093.814   CPU_ReadMem(4 bytes @ 0xE0001038)
T52A4 6909:094.293   CPU_ReadMem(4 bytes @ 0xE0001048)
T52A4 6909:094.797   CPU_ReadMem(4 bytes @ 0xE0001058)
T52A4 6909:095.268   CPU_WriteMem(4 bytes @ 0xE0001000)
T52A4 6909:095.792   CPU_ReadMem(4 bytes @ 0xE000ED88)
T52A4 6909:096.232   CPU_WriteMem(4 bytes @ 0xE000ED88)
T52A4 6909:096.618   CPU_ReadMem(4 bytes @ 0xE000ED88)
T52A4 6909:097.005   CPU_WriteMem(4 bytes @ 0xE000ED88)
T52A4 6909:097.388   CPU_ReadMem(4 bytes @ 0xE000EFB8)
T52A4 6909:097.769   Security extension: implemented
T52A4 6909:097.787   Secure debug: enabled
T52A4 6909:097.799   CoreSight components:
T52A4 6909:097.828   ROMTbl[0] @ E00FF000
T52A4 6909:097.837   CPU_ReadMem(64 bytes @ 0xE00FF000)
T52A4 6909:098.736   CPU_ReadMem(32 bytes @ 0xE000EFE0)
T52A4 6909:099.348   CPU_ReadMem(4 bytes @ 0xE000EFBC)
T52A4 6909:099.736   CPU_ReadMem(4 bytes @ 0xE000EFCC)
T52A4 6909:100.121   [0][0]: E000E000 CID B105900D PID 000BBD21 DEVARCH 47702A04 DEVTYPE 00 Cortex-M33
T52A4 6909:100.134   CPU_ReadMem(32 bytes @ 0xE0001FE0)
T52A4 6909:100.805   CPU_ReadMem(4 bytes @ 0xE0001FBC)
T52A4 6909:101.183   CPU_ReadMem(4 bytes @ 0xE0001FCC)
T52A4 6909:101.581   [0][1]: E0001000 CID B105900D PID 000BBD21 DEVARCH 47701A02 DEVTYPE 00 DWT
T52A4 6909:101.595   CPU_ReadMem(32 bytes @ 0xE0002FE0)
T52A4 6909:102.201   CPU_ReadMem(4 bytes @ 0xE0002FBC)
T52A4 6909:102.584   CPU_ReadMem(4 bytes @ 0xE0002FCC)
T52A4 6909:102.988   [0][2]: E0002000 CID B105900D PID 000BBD21 DEVARCH 47701A03 DEVTYPE 00 FPB
T52A4 6909:103.001   CPU_ReadMem(32 bytes @ 0xE0000FE0)
T52A4 6909:103.627   CPU_ReadMem(4 bytes @ 0xE0000FBC)
T52A4 6909:104.086   CPU_ReadMem(4 bytes @ 0xE0000FCC)
T52A4 6909:104.487   [0][3]: E0000000 CID B105900D PID 000BBD21 DEVARCH 47701A01 DEVTYPE 43 ITM
T52A4 6909:104.501   CPU_ReadMem(32 bytes @ 0xE0041FE0)
T52A4 6909:105.128   CPU_ReadMem(4 bytes @ 0xE0041FBC)
T52A4 6909:105.516   CPU_ReadMem(4 bytes @ 0xE0041FCC)
T52A4 6909:105.921   [0][5]: E0041000 CID B105900D PID 002BBD21 DEVARCH 47724A13 DEVTYPE 13 ETM
T52A4 6909:105.934   CPU_ReadMem(32 bytes @ 0xE0042FE0)
T52A4 6909:106.578   CPU_ReadMem(4 bytes @ 0xE0042FBC)
T52A4 6909:106.967   CPU_ReadMem(4 bytes @ 0xE0042FCC)
T52A4 6909:107.370   [0][6]: E0042000 CID B105900D PID 000BBD21 DEVARCH 47701A14 DEVTYPE 14 CSS600-CTI
T52A4 6909:107.388   JLINK_Reset()
T52A4 6909:107.414     CPU_WriteMem(4 bytes @ 0xE000EDF0)
T52A4 6909:107.850     CPU_ReadMem(4 bytes @ 0xE000ED44)
T52A4 6909:108.237     CPU_ReadMem(4 bytes @ 0xE000EE08)
T52A4 6909:108.622     CPU_WriteMem(4 bytes @ 0xE000EE08)
T52A4 6909:109.096     Reset: ARMv8M core with Security Extension enabled detected.
T52A4 6909:109.109     CPU_WriteMem(4 bytes @ 0xE000EDFC)
T52A4 6909:109.522     Reset: Halt core after reset via DEMCR.VC_CORERESET.
T52A4 6909:110.013     Reset: Reset device via AIRCR.SYSRESETREQ.
T52A4 6909:110.027     CPU_WriteMem(4 bytes @ 0xE000ED0C)
T52A4 6909:163.235     CPU_ReadMem(4 bytes @ 0xE000EDF0)
T52A4 6909:163.688     CPU_ReadMem(4 bytes @ 0xE000EDF0)
T52A4 6909:164.136     CPU_WriteMem(4 bytes @ 0xE000EDF0)
T52A4 6909:164.561     CPU_WriteMem(4 bytes @ 0xE000EDFC)
T52A4 6909:170.643     CPU_ReadMem(4 bytes @ 0xE000EDF0)
T52A4 6909:176.328     CPU_ReadMem(4 bytes @ 0xE000EE08)
T52A4 6909:176.758     CPU_WriteMem(4 bytes @ 0xE0002000)
T52A4 6909:177.237     CPU_ReadMem(4 bytes @ 0xE000EDFC)
T52A4 6909:177.660     CPU_ReadMem(4 bytes @ 0xE0001000)
T52A4 6909:178.133     CPU_ReadMem(4 bytes @ 0xE000EE08)
T52A4 6909:178.556   - 71.175ms
T52A4 6909:178.568   JLINK_Go()
T52A4 6909:178.577     CPU_ReadMem(4 bytes @ 0xE0001000)
T52A4 6909:179.005     CPU_WriteMem(4 bytes @ 0xE0001004)
T52A4 6909:180.200   - 1.639ms
T52A4 6909:180.210 - 195.592ms
T52A4 6909:188.793 JLINK_Close()
T52A4 6909:198.197 - 9.415ms
T52A4 6909:198.212   
T52A4 6909:198.218   Closed
