Fitter report for spi_flash_read
Thu Sep 08 21:13:49 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Thu Sep 08 21:13:49 2022       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; spi_flash_read                              ;
; Top-level Entity Name              ; spi_flash_read                              ;
; Family                             ; Cyclone IV GX                               ;
; Device                             ; EP4CGX15BF14C6                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 214 / 14,400 ( 1 % )                        ;
;     Total combinational functions  ; 195 / 14,400 ( 1 % )                        ;
;     Dedicated logic registers      ; 146 / 14,400 ( 1 % )                        ;
; Total registers                    ; 146                                         ;
; Total pins                         ; 8 / 81 ( 10 % )                             ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048 / 552,960 ( < 1 % )                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0 / 2 ( 0 % )                               ;
; Total GXB Receiver Channel PMA     ; 0 / 2 ( 0 % )                               ;
; Total GXB Transmitter Channel PCS  ; 0 / 2 ( 0 % )                               ;
; Total GXB Transmitter Channel PMA  ; 0 / 2 ( 0 % )                               ;
; Total PLLs                         ; 0 / 3 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; auto                                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Generate GXB Reconfig MIF                                                  ; Off                                   ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_40MHz                            ; FREQ_40MHz                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------+
; I/O Assignment Warnings                   ;
+-----------+-------------------------------+
; Pin Name  ; Reason                        ;
+-----------+-------------------------------+
; sck       ; Incomplete set of assignments ;
; cs_n      ; Incomplete set of assignments ;
; mosi      ; Incomplete set of assignments ;
; tx        ; Incomplete set of assignments ;
; sys_clk   ; Incomplete set of assignments ;
; sys_rst_n ; Incomplete set of assignments ;
; pi_key    ; Incomplete set of assignments ;
; miso      ; Incomplete set of assignments ;
+-----------+-------------------------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 378 ) ; 0.00 % ( 0 / 378 )         ; 0.00 % ( 0 / 378 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 378 ) ; 0.00 % ( 0 / 378 )         ; 0.00 % ( 0 / 378 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 368 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/output_files/spi_flash_read.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 214 / 14,400 ( 1 % )      ;
;     -- Combinational with no register       ; 68                        ;
;     -- Register only                        ; 19                        ;
;     -- Combinational with a register        ; 127                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 74                        ;
;     -- 3 input functions                    ; 23                        ;
;     -- <=2 input functions                  ; 98                        ;
;     -- Register only                        ; 19                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 109                       ;
;     -- arithmetic mode                      ; 86                        ;
;                                             ;                           ;
; Total registers*                            ; 146 / 14,733 ( < 1 % )    ;
;     -- Dedicated logic registers            ; 146 / 14,400 ( 1 % )      ;
;     -- I/O registers                        ; 0 / 333 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 17 / 900 ( 2 % )          ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 8 / 81 ( 10 % )           ;
;     -- Clock pins                           ; 1 / 6 ( 17 % )            ;
;     -- Dedicated input pins                 ; 0 / 12 ( 0 % )            ;
;                                             ;                           ;
; Global signals                              ; 2                         ;
; M9Ks                                        ; 1 / 60 ( 2 % )            ;
; Total block memory bits                     ; 2,048 / 552,960 ( < 1 % ) ;
; Total block memory implementation bits      ; 9,216 / 552,960 ( 2 % )   ;
; PLLs                                        ; 0 / 3 ( 0 % )             ;
; Global clocks                               ; 2 / 20 ( 10 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; GXB Receiver channel PCSs                   ; 0 / 2 ( 0 % )             ;
; GXB Receiver channel PMAs                   ; 0 / 2 ( 0 % )             ;
; GXB Transmitter channel PCSs                ; 0 / 2 ( 0 % )             ;
; GXB Transmitter channel PMAs                ; 0 / 2 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 3 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%              ;
; Peak interconnect usage (total/H/V)         ; 0% / 1% / 0%              ;
; Maximum fan-out                             ; 148                       ;
; Highest non-global fan-out                  ; 22                        ;
; Total fan-out                               ; 1130                      ;
; Average fan-out                             ; 2.93                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 214 / 14400 ( 1 % ) ; 0 / 14400 ( 0 % )              ;
;     -- Combinational with no register       ; 68                  ; 0                              ;
;     -- Register only                        ; 19                  ; 0                              ;
;     -- Combinational with a register        ; 127                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 74                  ; 0                              ;
;     -- 3 input functions                    ; 23                  ; 0                              ;
;     -- <=2 input functions                  ; 98                  ; 0                              ;
;     -- Register only                        ; 19                  ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 109                 ; 0                              ;
;     -- arithmetic mode                      ; 86                  ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 146                 ; 0                              ;
;     -- Dedicated logic registers            ; 146 / 14400 ( 1 % ) ; 0 / 14400 ( 0 % )              ;
;     -- I/O registers                        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 17 / 900 ( 2 % )    ; 0 / 900 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 8                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0                   ; 0                              ;
; Total memory bits                           ; 2048                ; 0                              ;
; Total RAM block bits                        ; 9216                ; 0                              ;
; M9K                                         ; 1 / 60 ( 1 % )      ; 0 / 60 ( 0 % )                 ;
; Clock control block                         ; 2 / 23 ( 8 % )      ; 0 / 23 ( 0 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 0                   ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 0                              ;
;     -- Output Connections                   ; 0                   ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 1130                ; 5                              ;
;     -- Registered Connections               ; 405                 ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 4                   ; 0                              ;
;     -- Output Ports                         ; 4                   ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; miso      ; A6    ; 8        ; 10           ; 31           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; pi_key    ; A7    ; 8        ; 12           ; 31           ; 0            ; 21                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; sys_clk   ; J7    ; 3A       ; 16           ; 0            ; 14           ; 148                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; sys_rst_n ; J6    ; 3A       ; 16           ; 0            ; 21           ; 109                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; cs_n ; A8    ; 8        ; 12           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mosi ; C6    ; 8        ; 14           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sck  ; B6    ; 8        ; 14           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; tx   ; M4    ; 3        ; 8            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                       ;
+----------+------------------+--------------------------+------------------+---------------------------+
; Location ; Pin Name         ; Reserved As              ; User Signal Name ; Pin Type                  ;
+----------+------------------+--------------------------+------------------+---------------------------+
; L3       ; MSEL2            ; -                        ; -                ; Dedicated Programming Pin ;
; N3       ; MSEL1            ; -                        ; -                ; Dedicated Programming Pin ;
; K5       ; MSEL0            ; -                        ; -                ; Dedicated Programming Pin ;
; J5       ; CONF_DONE        ; -                        ; -                ; Dedicated Programming Pin ;
; K6       ; nSTATUS          ; -                        ; -                ; Dedicated Programming Pin ;
; N5       ; DIFFIO_B1n, NCEO ; Use as programming pin   ; ~ALTERA_NCEO~    ; Dual Purpose Pin          ;
; A6       ; CLKUSR           ; Use as regular IO        ; miso             ; Dual Purpose Pin          ;
; A5       ; DATA0            ; As input tri-stated      ; ~ALTERA_DATA0~   ; Dual Purpose Pin          ;
; B5       ; ASDO             ; As input tri-stated      ; ~ALTERA_ASDO~    ; Dual Purpose Pin          ;
; C5       ; NCSO             ; As input tri-stated      ; ~ALTERA_NCSO~    ; Dual Purpose Pin          ;
; A4       ; DCLK             ; As output driving ground ; ~ALTERA_DCLK~    ; Dual Purpose Pin          ;
; D5       ; nCONFIG          ; -                        ; -                ; Dedicated Programming Pin ;
; C4       ; nCE              ; -                        ; -                ; Dedicated Programming Pin ;
+----------+------------------+--------------------------+------------------+---------------------------+


+------------------------------------------------------------------------------+
; I/O Bank Usage                                                               ;
+----------+-----------------+---------------+--------------+------------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ; VCCCLKIN Voltage ;
+----------+-----------------+---------------+--------------+------------------+
; QL0      ; 0 / 8 ( 0 % )   ; --            ; --           ; --               ;
; 3        ; 2 / 8 ( 25 % )  ; 2.5V          ; --           ; --               ;
; 3A       ; 2 / 2 ( 100 % ) ; --            ; --           ; 2.5V             ;
; 4        ; 0 / 14 ( 0 % )  ; 2.5V          ; --           ; --               ;
; 5        ; 0 / 12 ( 0 % )  ; 2.5V          ; --           ; --               ;
; 6        ; 0 / 12 ( 0 % )  ; 2.5V          ; --           ; --               ;
; 7        ; 0 / 14 ( 0 % )  ; 2.5V          ; --           ; --               ;
; 8A       ; 0 / 2 ( 0 % )   ; --            ; --           ; 2.5V             ;
; 8        ; 5 / 5 ( 100 % ) ; 2.5V          ; --           ; --               ;
; 9        ; 4 / 4 ( 100 % ) ; 2.5V          ; --           ; --               ;
+----------+-----------------+---------------+--------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                               ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                   ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ; 99         ; 9        ; #TDO                                             ; output ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ; 98         ; 9        ; #TMS                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ; 96         ; 9        ; #TDI                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; A4       ; 93         ; 9        ; ~ALTERA_DCLK~                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A5       ; 90         ; 9        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A6       ; 89         ; 8        ; miso                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 87         ; 8        ; pi_key                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 88         ; 8        ; cs_n                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 81         ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 82         ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A11      ; 79         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 80         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 73         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 97         ; 9        ; #TCK                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; B4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B5       ; 91         ; 9        ; ~ALTERA_ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; B6       ; 86         ; 8        ; sck                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B8       ; 77         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 76         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B11      ; 75         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ; 74         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C1       ; 9          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 8          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C3       ;            ; 9        ; VCCIO9                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C4       ; 95         ; 9        ; ^nCE                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C5       ; 92         ; 9        ; ~ALTERA_NCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; C6       ; 85         ; 8        ; mosi                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 78         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C10      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 69         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 70         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 71         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D3       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D4       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ; 94         ; 9        ; ^nCONFIG                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D7       ;            ; 8A       ; VCC_CLKIN8A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 65         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D11      ; 68         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D12      ; 67         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D13      ; 72         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E1       ; 11         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E2       ; 10         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 83         ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E7       ; 84         ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E10      ; 66         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E11      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ; 63         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ; 64         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F10      ; 62         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F11      ; 61         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F12      ; 58         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F13      ; 57         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G1       ; 13         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ; 12         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 60         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G10      ; 59         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G11      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ; 55         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H10      ; 52         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H11      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H12      ; 51         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H13      ; 56         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J1       ; 15         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ; 14         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J5       ; 19         ; 3        ; ^CONF_DONE                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 3A       ; sys_rst_n                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J7       ; 30         ; 3A       ; sys_clk                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J13      ; 53         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 18         ; 3        ; ^MSEL0                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 20         ; 3        ; ^nSTATUS                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ; 3A       ; VCC_CLKIN3A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 35         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; K9       ; 36         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 43         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 48         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 47         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ; 54         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ;            ;          ; RREF                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ; 16         ; 3        ; ^MSEL2                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 21         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L5       ; 27         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L6       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ; 28         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; L8       ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L9       ; 37         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L11      ; 44         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 50         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 49         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M3       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M4       ; 22         ; 3        ; tx                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 25         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 31         ; 4        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ; 38         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ; 41         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ; 46         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 17         ; 3        ; ^MSEL1                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ; 23         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N5       ; 24         ; 3        ; ~ALTERA_NCEO~ / RESERVED_OUTPUT_OPEN_DRAIN       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N6       ; 26         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ; 32         ; 4        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N8       ; 33         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 34         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ; 39         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N11      ; 40         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 42         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 45         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                 ; Library Name ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |spi_flash_read                             ; 214 (0)     ; 146 (0)                   ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0         ; 8    ; 0            ; 68 (0)       ; 19 (0)            ; 127 (0)          ; |spi_flash_read                                                                                                                                                                     ; work         ;
;    |flash_read_ctrl:flash_read_ctrl_inst|   ; 148 (100)   ; 105 (68)                  ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 43 (32)      ; 19 (17)           ; 86 (50)          ; |spi_flash_read|flash_read_ctrl:flash_read_ctrl_inst                                                                                                                                ; work         ;
;       |scfifo_256x8:scfifo_256x8_inst|      ; 49 (0)      ; 37 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (0)       ; 2 (0)             ; 36 (0)           ; |spi_flash_read|flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst                                                                                                 ; work         ;
;          |scfifo:scfifo_component|          ; 49 (0)      ; 37 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (0)       ; 2 (0)             ; 36 (0)           ; |spi_flash_read|flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component                                                                         ; work         ;
;             |scfifo_1q21:auto_generated|    ; 49 (0)      ; 37 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (0)       ; 2 (0)             ; 36 (0)           ; |spi_flash_read|flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated                                              ; work         ;
;                |a_dpfifo_8031:dpfifo|       ; 49 (26)     ; 37 (14)                   ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 2 (2)             ; 36 (13)          ; |spi_flash_read|flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo                         ; work         ;
;                   |altsyncram_ji81:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |spi_flash_read|flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|altsyncram_ji81:FIFOram ; work         ;
;                   |cntr_7e7:usedw_counter|  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |spi_flash_read|flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_7e7:usedw_counter  ; work         ;
;                   |cntr_qdb:rd_ptr_msb|     ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |spi_flash_read|flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_qdb:rd_ptr_msb     ; work         ;
;                   |cntr_rdb:wr_ptr|         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |spi_flash_read|flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_rdb:wr_ptr         ; work         ;
;    |key_filter:key_filter_inst|             ; 28 (28)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 21 (21)          ; |spi_flash_read|key_filter:key_filter_inst                                                                                                                                          ; work         ;
;    |uart_tx:uart_tx_inst|                   ; 38 (38)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 20 (20)          ; |spi_flash_read|uart_tx:uart_tx_inst                                                                                                                                                ; work         ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                       ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; Name      ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; sck       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cs_n      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mosi      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; tx        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sys_clk   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; sys_rst_n ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; pi_key    ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; miso      ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                           ;
+------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                        ; Pad To Core Index ; Setting ;
+------------------------------------------------------------+-------------------+---------+
; sys_clk                                                    ;                   ;         ;
; sys_rst_n                                                  ;                   ;         ;
; pi_key                                                     ;                   ;         ;
;      - key_filter:key_filter_inst|cnt_20ms[0]              ; 0                 ; 6       ;
;      - key_filter:key_filter_inst|cnt_20ms[1]              ; 0                 ; 6       ;
;      - key_filter:key_filter_inst|cnt_20ms[2]              ; 0                 ; 6       ;
;      - key_filter:key_filter_inst|cnt_20ms[3]              ; 0                 ; 6       ;
;      - key_filter:key_filter_inst|cnt_20ms[4]              ; 0                 ; 6       ;
;      - key_filter:key_filter_inst|cnt_20ms[5]              ; 0                 ; 6       ;
;      - key_filter:key_filter_inst|cnt_20ms[6]              ; 0                 ; 6       ;
;      - key_filter:key_filter_inst|cnt_20ms[7]              ; 0                 ; 6       ;
;      - key_filter:key_filter_inst|cnt_20ms[8]              ; 0                 ; 6       ;
;      - key_filter:key_filter_inst|cnt_20ms[9]              ; 0                 ; 6       ;
;      - key_filter:key_filter_inst|cnt_20ms[10]             ; 0                 ; 6       ;
;      - key_filter:key_filter_inst|cnt_20ms[11]             ; 0                 ; 6       ;
;      - key_filter:key_filter_inst|cnt_20ms[12]             ; 0                 ; 6       ;
;      - key_filter:key_filter_inst|cnt_20ms[13]             ; 0                 ; 6       ;
;      - key_filter:key_filter_inst|cnt_20ms[14]             ; 0                 ; 6       ;
;      - key_filter:key_filter_inst|cnt_20ms[15]             ; 0                 ; 6       ;
;      - key_filter:key_filter_inst|cnt_20ms[16]             ; 0                 ; 6       ;
;      - key_filter:key_filter_inst|cnt_20ms[17]             ; 0                 ; 6       ;
;      - key_filter:key_filter_inst|cnt_20ms[18]             ; 0                 ; 6       ;
;      - key_filter:key_filter_inst|cnt_20ms[19]             ; 0                 ; 6       ;
;      - key_filter:key_filter_inst|always0~0                ; 0                 ; 6       ;
; miso                                                       ;                   ;         ;
;      - flash_read_ctrl:flash_read_ctrl_inst|data[0]~feeder ; 0                 ; 6       ;
+------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                   ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; flash_read_ctrl:flash_read_ctrl_inst|Equal0~4                                                                                                          ; LCCOMB_X11_Y27_N16 ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_read_valid                                                                                                   ; FF_X10_Y23_N29     ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; flash_read_ctrl:flash_read_ctrl_inst|flag_reg                                                                                                          ; FF_X14_Y23_N5      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash_read_ctrl:flash_read_ctrl_inst|miso_falg                                                                                                         ; FF_X14_Y23_N31     ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|_~8        ; LCCOMB_X8_Y22_N4   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|_~9        ; LCCOMB_X8_Y23_N6   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|valid_rreq ; LCCOMB_X8_Y23_N24  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|valid_wreq ; LCCOMB_X8_Y23_N16  ; 21      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; flash_read_ctrl:flash_read_ctrl_inst|state.READ                                                                                                        ; FF_X11_Y23_N17     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; key_filter:key_filter_inst|always0~0                                                                                                                   ; LCCOMB_X12_Y23_N10 ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pi_key                                                                                                                                                 ; PIN_A7             ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                                ; PIN_J7             ; 147     ; Clock                      ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; sys_rst_n                                                                                                                                              ; PIN_J6             ; 109     ; Async. clear               ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; uart_tx:uart_tx_inst|always1~3                                                                                                                         ; LCCOMB_X6_Y21_N2   ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                 ;
+-----------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name      ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; sys_clk   ; PIN_J7   ; 147     ; 1                                    ; Global Clock         ; GCLK17           ; --                        ;
; sys_rst_n ; PIN_J6   ; 109     ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
+-----------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                       ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|valid_wreq                                     ; 22      ;
; pi_key~input                                                                                                                                                                               ; 21      ;
; key_filter:key_filter_inst|always0~0                                                                                                                                                       ; 20      ;
; flash_read_ctrl:flash_read_ctrl_inst|Equal0~4                                                                                                                                              ; 17      ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_rd_req                                                                                                                                           ; 15      ;
; uart_tx:uart_tx_inst|always1~3                                                                                                                                                             ; 13      ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|empty_dff                                      ; 13      ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_read_valid                                                                                                                                       ; 10      ;
; flash_read_ctrl:flash_read_ctrl_inst|Equal6~1                                                                                                                                              ; 10      ;
; flash_read_ctrl:flash_read_ctrl_inst|miso_falg                                                                                                                                             ; 9       ;
; flash_read_ctrl:flash_read_ctrl_inst|flag_reg                                                                                                                                              ; 9       ;
; flash_read_ctrl:flash_read_ctrl_inst|Equal5~2                                                                                                                                              ; 9       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|_~9                                            ; 8       ;
; flash_read_ctrl:flash_read_ctrl_inst|state.READ                                                                                                                                            ; 8       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_clk[0]                                                                                                                                            ; 8       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|_~8                                            ; 7       ;
; uart_tx:uart_tx_inst|bit_cnt[1]                                                                                                                                                            ; 7       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[2]                                                                                                                                           ; 7       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_clk[1]                                                                                                                                            ; 7       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|valid_rreq                                     ; 6       ;
; uart_tx:uart_tx_inst|bit_cnt[0]                                                                                                                                                            ; 6       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|full_dff                                       ; 5       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_bit[0]                                                                                                                                            ; 5       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[3]                                                                                                                                           ; 5       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[1]                                                                                                                                           ; 5       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[0]                                                                                                                                           ; 5       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_7e7:usedw_counter|counter_reg_bit[0]      ; 4       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_wr_req                                                                                                                                           ; 4       ;
; uart_tx:uart_tx_inst|bit_cnt[2]                                                                                                                                                            ; 4       ;
; uart_tx:uart_tx_inst|bit_flag                                                                                                                                                              ; 4       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_bit[1]                                                                                                                                            ; 4       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_bit[2]                                                                                                                                            ; 4       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[1]                                                                                                                                      ; 4       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|usedw_is_1_dff                                 ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_7e7:usedw_counter|counter_reg_bit[1]      ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_7e7:usedw_counter|counter_reg_bit[2]      ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_7e7:usedw_counter|counter_reg_bit[3]      ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_7e7:usedw_counter|counter_reg_bit[4]      ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_7e7:usedw_counter|counter_reg_bit[5]      ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_7e7:usedw_counter|counter_reg_bit[6]      ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_7e7:usedw_counter|counter_reg_bit[7]      ; 3       ;
; uart_tx:uart_tx_inst|always0~1                                                                                                                                                             ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|rd_ptr_lsb                                     ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|Selector0~2                                                                                                                                           ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|always2~1                                                                                                                                             ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|Selector0~0                                                                                                                                           ; 3       ;
; key_filter:key_filter_inst|key_flag                                                                                                                                                        ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|Equal5~0                                                                                                                                              ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[4]                                                                                                                                           ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[5]                                                                                                                                           ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[6]                                                                                                                                           ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[7]                                                                                                                                           ; 3       ;
; uart_tx:uart_tx_inst|baud_cnt[12]                                                                                                                                                          ; 3       ;
; uart_tx:uart_tx_inst|baud_cnt[10]                                                                                                                                                          ; 3       ;
; uart_tx:uart_tx_inst|baud_cnt[6]                                                                                                                                                           ; 3       ;
; uart_tx:uart_tx_inst|baud_cnt[4]                                                                                                                                                           ; 3       ;
; uart_tx:uart_tx_inst|baud_cnt[2]                                                                                                                                                           ; 3       ;
; uart_tx:uart_tx_inst|baud_cnt[1]                                                                                                                                                           ; 3       ;
; uart_tx:uart_tx_inst|baud_cnt[11]                                                                                                                                                          ; 3       ;
; uart_tx:uart_tx_inst|baud_cnt[9]                                                                                                                                                           ; 3       ;
; uart_tx:uart_tx_inst|baud_cnt[8]                                                                                                                                                           ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[0]                                                                                                                                      ; 3       ;
; key_filter:key_filter_inst|cnt_20ms[0]                                                                                                                                                     ; 3       ;
; flash_read_ctrl:flash_read_ctrl_inst|Equal14~1                                                                                                                                             ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|data[1]                                                                                                                                               ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|data[0]                                                                                                                                               ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|data[2]                                                                                                                                               ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|data[6]                                                                                                                                               ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|data[3]                                                                                                                                               ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|data[4]                                                                                                                                               ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|usedw_will_be_1~1                              ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|usedw_is_2_dff                                 ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|_~7                                            ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|usedw_is_0_dff                                 ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|data[5]                                                                                                                                               ; 2       ;
; uart_tx:uart_tx_inst|work_en                                                                                                                                                               ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|ram_read_address[7]~7                          ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_qdb:rd_ptr_msb|counter_reg_bit[6]         ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|ram_read_address[6]~6                          ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_qdb:rd_ptr_msb|counter_reg_bit[5]         ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|ram_read_address[5]~5                          ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_qdb:rd_ptr_msb|counter_reg_bit[4]         ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|ram_read_address[4]~4                          ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_qdb:rd_ptr_msb|counter_reg_bit[3]         ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|ram_read_address[3]~3                          ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_qdb:rd_ptr_msb|counter_reg_bit[2]         ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|ram_read_address[2]~2                          ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_qdb:rd_ptr_msb|counter_reg_bit[1]         ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|ram_read_address[1]~1                          ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_qdb:rd_ptr_msb|counter_reg_bit[0]         ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|ram_read_address[0]~0                          ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_rdb:wr_ptr|counter_reg_bit[7]             ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_rdb:wr_ptr|counter_reg_bit[6]             ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_rdb:wr_ptr|counter_reg_bit[5]             ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_rdb:wr_ptr|counter_reg_bit[4]             ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_rdb:wr_ptr|counter_reg_bit[3]             ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_rdb:wr_ptr|counter_reg_bit[2]             ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_rdb:wr_ptr|counter_reg_bit[1]             ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_rdb:wr_ptr|counter_reg_bit[0]             ; 2       ;
; uart_tx:uart_tx_inst|Equal1~0                                                                                                                                                              ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|state.SEND                                                                                                                                            ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|Selector0~1                                                                                                                                           ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|Equal5~3                                                                                                                                              ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|state.IDLE                                                                                                                                            ; 2       ;
; key_filter:key_filter_inst|Equal1~5                                                                                                                                                        ; 2       ;
; uart_tx:uart_tx_inst|always0~0                                                                                                                                                             ; 2       ;
; uart_tx:uart_tx_inst|bit_cnt[3]                                                                                                                                                            ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|Equal6~0                                                                                                                                              ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|Equal5~1                                                                                                                                              ; 2       ;
; uart_tx:uart_tx_inst|tx                                                                                                                                                                    ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|mosi                                                                                                                                                  ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cs_n                                                                                                                                                  ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|sck                                                                                                                                                   ; 2       ;
; uart_tx:uart_tx_inst|baud_cnt[7]                                                                                                                                                           ; 2       ;
; uart_tx:uart_tx_inst|baud_cnt[5]                                                                                                                                                           ; 2       ;
; uart_tx:uart_tx_inst|baud_cnt[3]                                                                                                                                                           ; 2       ;
; uart_tx:uart_tx_inst|baud_cnt[0]                                                                                                                                                           ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[7]                                                                                                                                      ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[6]                                                                                                                                      ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[5]                                                                                                                                      ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[4]                                                                                                                                      ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[3]                                                                                                                                      ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[2]                                                                                                                                      ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[12]                                                                                                                                          ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[15]                                                                                                                                          ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[14]                                                                                                                                          ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[13]                                                                                                                                          ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[10]                                                                                                                                          ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[8]                                                                                                                                           ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[11]                                                                                                                                          ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[9]                                                                                                                                           ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[7]                                                                                                                                           ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[5]                                                                                                                                           ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[6]                                                                                                                                           ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[4]                                                                                                                                           ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[3]                                                                                                                                           ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[2]                                                                                                                                           ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[1]                                                                                                                                           ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[0]                                                                                                                                           ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[13]                                                                                                                                                    ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[12]                                                                                                                                                    ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[11]                                                                                                                                                    ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[10]                                                                                                                                                    ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[9]                                                                                                                                                     ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[19]                                                                                                                                                    ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[17]                                                                                                                                                    ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[1]                                                                                                                                                     ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[15]                                                                                                                                                    ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[14]                                                                                                                                                    ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[18]                                                                                                                                                    ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[4]                                                                                                                                                     ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[3]                                                                                                                                                     ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[2]                                                                                                                                                     ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[16]                                                                                                                                                    ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[8]                                                                                                                                                     ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[7]                                                                                                                                                     ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[6]                                                                                                                                                     ; 2       ;
; key_filter:key_filter_inst|cnt_20ms[5]                                                                                                                                                     ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_clk[3]                                                                                                                                            ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_clk[2]                                                                                                                                            ; 2       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_clk[4]                                                                                                                                            ; 2       ;
; miso~input                                                                                                                                                                                 ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|rd_ptr_lsb~0                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|_~12                                           ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|_~11                                           ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|always8~0                                                                                                                                             ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|usedw_will_be_2~1                              ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|_~10                                           ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|usedw_will_be_2~0                              ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|always10~0                                                                                                                                            ; 1       ;
; uart_tx:uart_tx_inst|work_en~0                                                                                                                                                             ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|tx_flag                                                                                                                                               ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_read_valid~1                                                                                                                                     ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Equal14~0                                                                                                                                             ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|fifo_read_valid~0                                                                                                                                     ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|data[7]                                                                                                                                               ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|usedw_will_be_1~0                              ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|always15~0                                                                                                                                            ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|_~6                                            ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|_~5                                            ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|_~4                                            ; 1       ;
; uart_tx:uart_tx_inst|always1~2                                                                                                                                                             ; 1       ;
; uart_tx:uart_tx_inst|always1~1                                                                                                                                                             ; 1       ;
; uart_tx:uart_tx_inst|always1~0                                                                                                                                                             ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Selector2~0                                                                                                                                           ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Selector0~3                                                                                                                                           ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|data_reg[7]                                                                                                                                           ; 1       ;
; uart_tx:uart_tx_inst|bit_cnt~1                                                                                                                                                             ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|data_reg[1]                                                                                                                                           ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|data_reg[0]                                                                                                                                           ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|data_reg[2]                                                                                                                                           ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|data_reg[6]                                                                                                                                           ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|data_reg[3]                                                                                                                                           ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|data_reg[4]                                                                                                                                           ; 1       ;
; uart_tx:uart_tx_inst|bit_cnt~0                                                                                                                                                             ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|low_addressa[7]                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|low_addressa[6]                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|low_addressa[5]                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|low_addressa[4]                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|low_addressa[3]                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|low_addressa[2]                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|low_addressa[1]                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|low_addressa[0]                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|data_reg[5]                                                                                                                                           ; 1       ;
; uart_tx:uart_tx_inst|Equal2~1                                                                                                                                                              ; 1       ;
; uart_tx:uart_tx_inst|Equal2~0                                                                                                                                                              ; 1       ;
; uart_tx:uart_tx_inst|Equal1~1                                                                                                                                                              ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Selector1~0                                                                                                                                           ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|always2~0                                                                                                                                             ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Equal0~3                                                                                                                                              ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Equal0~2                                                                                                                                              ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Equal0~1                                                                                                                                              ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Equal0~0                                                                                                                                              ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_bit[1]~2                                                                                                                                          ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_bit[2]~1                                                                                                                                          ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_bit[0]~0                                                                                                                                          ; 1       ;
; key_filter:key_filter_inst|Equal1~6                                                                                                                                                        ; 1       ;
; key_filter:key_filter_inst|Equal1~4                                                                                                                                                        ; 1       ;
; key_filter:key_filter_inst|Equal1~3                                                                                                                                                        ; 1       ;
; key_filter:key_filter_inst|Equal1~2                                                                                                                                                        ; 1       ;
; key_filter:key_filter_inst|Equal1~1                                                                                                                                                        ; 1       ;
; key_filter:key_filter_inst|Equal1~0                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[3]~7                                                                                                                                         ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[1]~6                                                                                                                                         ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[0]~5                                                                                                                                         ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[2]~4                                                                                                                                         ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[4]~3                                                                                                                                         ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[5]~2                                                                                                                                         ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[6]~1                                                                                                                                         ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_byte[7]~0                                                                                                                                         ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_clk[0]~6                                                                                                                                          ; 1       ;
; uart_tx:uart_tx_inst|tx~5                                                                                                                                                                  ; 1       ;
; uart_tx:uart_tx_inst|tx~4                                                                                                                                                                  ; 1       ;
; uart_tx:uart_tx_inst|tx~3                                                                                                                                                                  ; 1       ;
; uart_tx:uart_tx_inst|tx~2                                                                                                                                                                  ; 1       ;
; uart_tx:uart_tx_inst|tx~1                                                                                                                                                                  ; 1       ;
; uart_tx:uart_tx_inst|tx~0                                                                                                                                                                  ; 1       ;
; uart_tx:uart_tx_inst|Mux0~1                                                                                                                                                                ; 1       ;
; uart_tx:uart_tx_inst|Mux0~0                                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|mosi~5                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|mosi~4                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|mosi~3                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|mosi~2                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|mosi~1                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|mosi~0                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cs_n~0                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|sck~0                                                                                                                                                 ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_7e7:usedw_counter|counter_comb_bita7      ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_7e7:usedw_counter|counter_comb_bita6~COUT ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_7e7:usedw_counter|counter_comb_bita6      ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_7e7:usedw_counter|counter_comb_bita5~COUT ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_7e7:usedw_counter|counter_comb_bita5      ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_7e7:usedw_counter|counter_comb_bita4~COUT ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_7e7:usedw_counter|counter_comb_bita4      ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_7e7:usedw_counter|counter_comb_bita3~COUT ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_7e7:usedw_counter|counter_comb_bita3      ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_7e7:usedw_counter|counter_comb_bita2~COUT ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_7e7:usedw_counter|counter_comb_bita2      ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_7e7:usedw_counter|counter_comb_bita1~COUT ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_7e7:usedw_counter|counter_comb_bita1      ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_7e7:usedw_counter|counter_comb_bita0~COUT ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_7e7:usedw_counter|counter_comb_bita0      ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_qdb:rd_ptr_msb|counter_comb_bita6         ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_qdb:rd_ptr_msb|counter_comb_bita5~COUT    ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_qdb:rd_ptr_msb|counter_comb_bita5         ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_qdb:rd_ptr_msb|counter_comb_bita4~COUT    ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_qdb:rd_ptr_msb|counter_comb_bita4         ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_qdb:rd_ptr_msb|counter_comb_bita3~COUT    ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_qdb:rd_ptr_msb|counter_comb_bita3         ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_qdb:rd_ptr_msb|counter_comb_bita2~COUT    ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_qdb:rd_ptr_msb|counter_comb_bita2         ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_qdb:rd_ptr_msb|counter_comb_bita1~COUT    ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_qdb:rd_ptr_msb|counter_comb_bita1         ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_qdb:rd_ptr_msb|counter_comb_bita0~COUT    ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_qdb:rd_ptr_msb|counter_comb_bita0         ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_rdb:wr_ptr|counter_comb_bita7             ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_rdb:wr_ptr|counter_comb_bita6~COUT        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_rdb:wr_ptr|counter_comb_bita6             ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_rdb:wr_ptr|counter_comb_bita5~COUT        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_rdb:wr_ptr|counter_comb_bita5             ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_rdb:wr_ptr|counter_comb_bita4~COUT        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_rdb:wr_ptr|counter_comb_bita4             ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_rdb:wr_ptr|counter_comb_bita3~COUT        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_rdb:wr_ptr|counter_comb_bita3             ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_rdb:wr_ptr|counter_comb_bita2~COUT        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_rdb:wr_ptr|counter_comb_bita2             ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_rdb:wr_ptr|counter_comb_bita1~COUT        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_rdb:wr_ptr|counter_comb_bita1             ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_rdb:wr_ptr|counter_comb_bita0~COUT        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|cntr_rdb:wr_ptr|counter_comb_bita0             ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[12]~37                                                                                                                                                       ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[11]~36                                                                                                                                                       ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[11]~35                                                                                                                                                       ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[10]~34                                                                                                                                                       ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[10]~33                                                                                                                                                       ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[9]~32                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[9]~31                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[8]~30                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[8]~29                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[7]~28                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[7]~27                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[6]~26                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[6]~25                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[5]~24                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[5]~23                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[4]~22                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[4]~21                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[3]~20                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[3]~19                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[2]~18                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[2]~17                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[1]~16                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[1]~15                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[0]~14                                                                                                                                                        ; 1       ;
; uart_tx:uart_tx_inst|baud_cnt[0]~13                                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[7]~22                                                                                                                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[6]~21                                                                                                                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[6]~20                                                                                                                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[5]~19                                                                                                                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[5]~18                                                                                                                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[4]~17                                                                                                                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[4]~16                                                                                                                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[3]~15                                                                                                                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[3]~14                                                                                                                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[2]~13                                                                                                                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[2]~12                                                                                                                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[1]~11                                                                                                                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[1]~10                                                                                                                                   ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[0]~9                                                                                                                                    ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|read_data_num[0]~8                                                                                                                                    ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[15]~46                                                                                                                                       ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[14]~45                                                                                                                                       ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[14]~44                                                                                                                                       ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[13]~43                                                                                                                                       ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[13]~42                                                                                                                                       ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[12]~41                                                                                                                                       ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[12]~40                                                                                                                                       ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[11]~39                                                                                                                                       ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[11]~38                                                                                                                                       ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[10]~37                                                                                                                                       ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[10]~36                                                                                                                                       ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[9]~35                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[9]~34                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[8]~33                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[8]~32                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[7]~31                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[7]~30                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[6]~29                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[6]~28                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[5]~27                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[5]~26                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[4]~25                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[4]~24                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[3]~23                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[3]~22                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[2]~21                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[2]~20                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[1]~19                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[1]~18                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[0]~17                                                                                                                                        ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_wait[0]~16                                                                                                                                        ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[19]~58                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[18]~57                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[18]~56                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[17]~55                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[17]~54                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[16]~53                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[16]~52                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[15]~51                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[15]~50                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[14]~49                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[14]~48                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[13]~47                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[13]~46                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[12]~45                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[12]~44                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[11]~43                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[11]~42                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[10]~41                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[10]~40                                                                                                                                                 ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[9]~39                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[9]~38                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[8]~37                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[8]~36                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[7]~35                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[7]~34                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[6]~33                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[6]~32                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[5]~31                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[5]~30                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[4]~29                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[4]~28                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[3]~27                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[3]~26                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[2]~25                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[2]~24                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[1]~23                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[1]~22                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[0]~21                                                                                                                                                  ; 1       ;
; key_filter:key_filter_inst|cnt_20ms[0]~20                                                                                                                                                  ; 1       ;
; uart_tx:uart_tx_inst|Add1~6                                                                                                                                                                ; 1       ;
; uart_tx:uart_tx_inst|Add1~5                                                                                                                                                                ; 1       ;
; uart_tx:uart_tx_inst|Add1~4                                                                                                                                                                ; 1       ;
; uart_tx:uart_tx_inst|Add1~3                                                                                                                                                                ; 1       ;
; uart_tx:uart_tx_inst|Add1~2                                                                                                                                                                ; 1       ;
; uart_tx:uart_tx_inst|Add1~1                                                                                                                                                                ; 1       ;
; uart_tx:uart_tx_inst|Add1~0                                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_clk[4]~11                                                                                                                                         ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_clk[3]~10                                                                                                                                         ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_clk[3]~9                                                                                                                                          ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_clk[2]~8                                                                                                                                          ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_clk[2]~7                                                                                                                                          ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~14                                                                                                                                               ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~13                                                                                                                                               ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~12                                                                                                                                               ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~11                                                                                                                                               ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~10                                                                                                                                               ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~9                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~8                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~7                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~6                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~5                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~4                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~3                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~2                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~1                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|Add1~0                                                                                                                                                ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_clk[1]~5                                                                                                                                          ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|cnt_clk[1]~4                                                                                                                                          ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|altsyncram_ji81:FIFOram|q_b[1]                 ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|altsyncram_ji81:FIFOram|q_b[2]                 ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|altsyncram_ji81:FIFOram|q_b[3]                 ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|altsyncram_ji81:FIFOram|q_b[4]                 ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|altsyncram_ji81:FIFOram|q_b[5]                 ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|altsyncram_ji81:FIFOram|q_b[6]                 ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|altsyncram_ji81:FIFOram|q_b[7]                 ; 1       ;
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|altsyncram_ji81:FIFOram|q_b[0]                 ; 1       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                           ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location      ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------+----------------------+-----------------+-----------------+---------------+
; flash_read_ctrl:flash_read_ctrl_inst|scfifo_256x8:scfifo_256x8_inst|scfifo:scfifo_component|scfifo_1q21:auto_generated|a_dpfifo_8031:dpfifo|altsyncram_ji81:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X7_Y22_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------------+
; Routing Usage Summary                                      ;
+-----------------------------------+------------------------+
; Routing Resource Type             ; Usage                  ;
+-----------------------------------+------------------------+
; Block interconnects               ; 142 / 42,960 ( < 1 % ) ;
; C16 interconnects                 ; 3 / 1,518 ( < 1 % )    ;
; C4 interconnects                  ; 25 / 26,928 ( < 1 % )  ;
; Direct links                      ; 65 / 42,960 ( < 1 % )  ;
; GXB block output buffers          ; 0 / 1,200 ( 0 % )      ;
; Global clocks                     ; 2 / 20 ( 10 % )        ;
; Interquad Reference Clock Outputs ; 0 / 1 ( 0 % )          ;
; Interquad TXRX Clocks             ; 0 / 8 ( 0 % )          ;
; Interquad TXRX PCSRX outputs      ; 0 / 4 ( 0 % )          ;
; Interquad TXRX PCSTX outputs      ; 0 / 4 ( 0 % )          ;
; Local interconnects               ; 166 / 14,400 ( 1 % )   ;
; R24 interconnects                 ; 0 / 1,710 ( 0 % )      ;
; R4 interconnects                  ; 60 / 37,740 ( < 1 % )  ;
+-----------------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.59) ; Number of LABs  (Total = 17) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 0                            ;
; 2                                           ; 0                            ;
; 3                                           ; 0                            ;
; 4                                           ; 1                            ;
; 5                                           ; 1                            ;
; 6                                           ; 1                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 1                            ;
; 10                                          ; 0                            ;
; 11                                          ; 1                            ;
; 12                                          ; 1                            ;
; 13                                          ; 1                            ;
; 14                                          ; 3                            ;
; 15                                          ; 0                            ;
; 16                                          ; 7                            ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.29) ; Number of LABs  (Total = 17) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 14                           ;
; 1 Clock                            ; 16                           ;
; 1 Clock enable                     ; 4                            ;
; 1 Sync. clear                      ; 4                            ;
; 2 Clock enables                    ; 1                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 21.00) ; Number of LABs  (Total = 17) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 1                            ;
; 6                                            ; 0                            ;
; 7                                            ; 2                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 1                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
; 19                                           ; 0                            ;
; 20                                           ; 1                            ;
; 21                                           ; 0                            ;
; 22                                           ; 3                            ;
; 23                                           ; 1                            ;
; 24                                           ; 1                            ;
; 25                                           ; 1                            ;
; 26                                           ; 0                            ;
; 27                                           ; 1                            ;
; 28                                           ; 0                            ;
; 29                                           ; 1                            ;
; 30                                           ; 2                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.24) ; Number of LABs  (Total = 17) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 1                            ;
; 2                                               ; 2                            ;
; 3                                               ; 3                            ;
; 4                                               ; 0                            ;
; 5                                               ; 3                            ;
; 6                                               ; 2                            ;
; 7                                               ; 1                            ;
; 8                                               ; 2                            ;
; 9                                               ; 0                            ;
; 10                                              ; 1                            ;
; 11                                              ; 0                            ;
; 12                                              ; 0                            ;
; 13                                              ; 0                            ;
; 14                                              ; 0                            ;
; 15                                              ; 0                            ;
; 16                                              ; 2                            ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 7.76) ; Number of LABs  (Total = 17) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 0                            ;
; 2                                           ; 0                            ;
; 3                                           ; 1                            ;
; 4                                           ; 2                            ;
; 5                                           ; 4                            ;
; 6                                           ; 2                            ;
; 7                                           ; 1                            ;
; 8                                           ; 2                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 1                            ;
; 12                                          ; 1                            ;
; 13                                          ; 1                            ;
; 14                                          ; 1                            ;
; 15                                          ; 0                            ;
; 16                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 8         ; 0            ; 0            ; 8         ; 8         ; 0            ; 4            ; 0            ; 0            ; 4            ; 0            ; 4            ; 4            ; 0            ; 0            ; 0            ; 4            ; 0            ; 0            ; 0            ; 0            ; 0            ; 8         ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 8            ; 8            ; 8            ; 8            ; 8            ; 0         ; 8            ; 8            ; 0         ; 0         ; 8            ; 4            ; 8            ; 8            ; 4            ; 8            ; 4            ; 4            ; 8            ; 8            ; 8            ; 4            ; 8            ; 8            ; 8            ; 8            ; 8            ; 0         ; 8            ; 8            ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; sck                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cs_n               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mosi               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tx                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_clk            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_rst_n          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pi_key             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; miso               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                         ;
+------------------------------------------------------------------+----------------------------+
; Option                                                           ; Setting                    ;
+------------------------------------------------------------------+----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                        ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                        ;
; Enable device-wide output enable (DEV_OE)                        ; Off                        ;
; Enable INIT_DONE output                                          ; Off                        ;
; Configuration scheme                                             ; Active Serial              ;
; Error detection CRC                                              ; Off                        ;
; Enable input tri-state on active configuration pins in user mode ; Off                        ;
; Active Serial clock source                                       ; 40 MHz Internal Oscillator ;
; Configuration Voltage Level                                      ; Auto                       ;
; Force Configuration Voltage Level                                ; Off                        ;
; nCEO                                                             ; As output driving ground   ;
; Data[0]                                                          ; As input tri-stated        ;
; Data[1]/ASDO                                                     ; As input tri-stated        ;
; Data[7..2]                                                       ; Unreserved                 ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated        ;
; DCLK                                                             ; As output driving ground   ;
; Base pin-out file on sameframe device                            ; Off                        ;
+------------------------------------------------------------------+----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; sys_clk         ; sys_clk              ; 1.3               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details              ;
+-----------------+----------------------+-------------------+
; Source Register ; Destination Register ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: This table only shows the top 0 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119004): Automatically selected device EP4CGX15BF14C6 for design spi_flash_read
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CGX30BF14C6 is compatible
    Info (176445): Device EP4CGX22BF14C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_NCEO~ is reserved at location N5
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location A5
    Info (169125): Pin ~ALTERA_ASDO~ is reserved at location B5
    Info (169125): Pin ~ALTERA_NCSO~ is reserved at location C5
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location A4
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 8 pins of 8 total pins
    Info (169086): Pin sck not assigned to an exact location on the device
    Info (169086): Pin cs_n not assigned to an exact location on the device
    Info (169086): Pin mosi not assigned to an exact location on the device
    Info (169086): Pin tx not assigned to an exact location on the device
    Info (169086): Pin sys_clk not assigned to an exact location on the device
    Info (169086): Pin sys_rst_n not assigned to an exact location on the device
    Info (169086): Pin pi_key not assigned to an exact location on the device
    Info (169086): Pin miso not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'spi_flash_read.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node sys_clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node sys_rst_n~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 6 (unused VREF, 2.5V VCCIO, 2 input, 4 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available
        Info (176213): I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X10_Y31
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.58 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (169177): 2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin sys_clk uses I/O standard 2.5 V at J7
    Info (169178): Pin sys_rst_n uses I/O standard 2.5 V at J6
Info (144001): Generated suppressed messages file E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/output_files/spi_flash_read.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 5481 megabytes
    Info: Processing ended: Thu Sep 08 21:13:49 2022
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:09


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/code/workspace_FPGA/spi_flash/spi_flash_read/prj/output_files/spi_flash_read.fit.smsg.


