library ieee;
use ieee.std_logic_1164.all;

entity carry_select_adder_tb is
end entity;

architecture behavior of carry_select_adder_tb is
	component carry_select_adder
		port(
			i_a  : in std_logic_vector(7 downto 0);
			i_b  : in std_logic_vector(7 downto 0);
			i_c0 : in std_logic;
			o_s  : out std_logic_vector(7 downto 0);
			o_c8 : out std_logic
		);