

================================================================
== Vivado HLS Report for 'call_Loop_LB2D_shift'
================================================================
* Date:           Sun Mar 15 23:18:26 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv2d
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      5.01|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2072995|  2072995|  2072995|  2072995|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LB2D_shift      |  2072994|  2072994|      1923|          -|          -|  1078|    no    |
        | + LB1D_shiftreg  |     1920|     1920|         2|          1|          1|  1920|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_5)
3 --> 
	5  / (tmp_7)
	4  / (!tmp_7)
4 --> 
	3  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: buffer_1_value_V (3)  [1/1] 0.00ns
newFuncRoot:0  %buffer_1_value_V = alloca i96

ST_1: buffer_0_value_V (4)  [1/1] 0.00ns
newFuncRoot:1  %buffer_0_value_V = alloca i96

ST_1: StgValue_8 (5)  [1/1] 0.00ns
newFuncRoot:2  call void (...)* @_ssdm_op_SpecMemCore(i96* %slice_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_9 (6)  [1/1] 0.00ns
newFuncRoot:3  call void (...)* @_ssdm_op_SpecMemCore(i288* %out_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_10 (7)  [1/1] 0.00ns
newFuncRoot:4  call void (...)* @_ssdm_op_SpecInterface(i96* %slice_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_11 (8)  [1/1] 0.00ns
newFuncRoot:5  call void (...)* @_ssdm_op_SpecInterface(i288* %out_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_12 (9)  [1/1] 1.59ns
newFuncRoot:6  br label %.preheader


 <State 2>: 5.01ns
ST_2: n1 (11)  [1/1] 0.00ns
.preheader:0  %n1 = phi i11 [ %n1_1, %"linebuffer_1D<1920ul, 3ul, 1ul, 1ul, 1ul, 3ul, unsigned int>.exit" ], [ 0, %newFuncRoot ]

ST_2: tmp_5 (12)  [1/1] 2.94ns  loc: ../../../lib_files/Linebuffer.h:216
.preheader:1  %tmp_5 = icmp eq i11 %n1, -970

ST_2: empty (13)  [1/1] 0.00ns
.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1078, i64 1078, i64 1078)

ST_2: n1_1 (14)  [1/1] 2.33ns  loc: ../../../lib_files/Linebuffer.h:216
.preheader:3  %n1_1 = add i11 %n1, 1

ST_2: StgValue_17 (15)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:216
.preheader:4  br i1 %tmp_5, label %.exitStub, label %1

ST_2: StgValue_18 (17)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:216
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str20) nounwind

ST_2: tmp_3 (18)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:216
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str20)

ST_2: StgValue_20 (19)  [1/1] 1.59ns  loc: ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:2  br label %0

ST_2: StgValue_21 (59)  [1/1] 0.00ns
.exitStub:0  ret void


 <State 3>: 3.02ns
ST_3: i_0_i_i (21)  [1/1] 0.00ns
:0  %i_0_i_i = phi i11 [ 0, %1 ], [ %i, %._crit_edge.i.i ]

ST_3: tmp_7 (22)  [1/1] 2.94ns  loc: ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:1  %tmp_7 = icmp eq i11 %i_0_i_i, -128

ST_3: empty_19 (23)  [1/1] 0.00ns
:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920)

ST_3: i (24)  [1/1] 2.33ns  loc: ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:3  %i = add i11 %i_0_i_i, 1

ST_3: StgValue_26 (25)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:4  br i1 %tmp_7, label %"linebuffer_1D<1920ul, 3ul, 1ul, 1ul, 1ul, 3ul, unsigned int>.exit", label %2

ST_3: tmp (31)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:42->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:4  %tmp = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %i_0_i_i, i32 1, i32 10)

ST_3: icmp (32)  [1/1] 3.02ns  loc: ../../../lib_files/Linebuffer.h:42->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:5  %icmp = icmp eq i10 %tmp, 0

ST_3: StgValue_29 (33)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:42->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:6  br i1 %icmp, label %._crit_edge.i.i, label %.preheader.i.i.preheader.0


 <State 4>: 4.90ns
ST_4: StgValue_30 (27)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str21) nounwind

ST_4: tmp_9 (28)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str21)

ST_4: StgValue_32 (29)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:35->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_4: tmp_value_V_1 (30)  [1/1] 2.45ns  loc: ../../../lib_files/Linebuffer.h:40->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:3  %tmp_value_V_1 = call i96 @_ssdm_op_Read.ap_fifo.volatile.i96P(i96* %slice_stream_V_value_V)

ST_4: buffer_1_value_V_lo_1 (35)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:0  %buffer_1_value_V_lo_1 = load i96* %buffer_1_value_V

ST_4: buffer_0_value_V_lo (36)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:1  %buffer_0_value_V_lo = load i96* %buffer_0_value_V

ST_4: tmp_1 (37)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:2  %tmp_1 = trunc i96 %buffer_0_value_V_lo to i32

ST_4: tmp_2 (38)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:3  %tmp_2 = trunc i96 %buffer_1_value_V_lo_1 to i32

ST_4: tmp_4 (39)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:4  %tmp_4 = trunc i96 %tmp_value_V_1 to i32

ST_4: p_Result_20_1 (40)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:5  %p_Result_20_1 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %buffer_0_value_V_lo, i32 32, i32 63)

ST_4: p_Result_20_1_1 (41)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:6  %p_Result_20_1_1 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %buffer_1_value_V_lo_1, i32 32, i32 63)

ST_4: p_Result_20_1_2 (42)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:7  %p_Result_20_1_2 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %tmp_value_V_1, i32 32, i32 63)

ST_4: p_Result_20_2 (43)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:8  %p_Result_20_2 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %buffer_0_value_V_lo, i32 64, i32 95)

ST_4: p_Result_20_2_1 (44)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:9  %p_Result_20_2_1 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %buffer_1_value_V_lo_1, i32 64, i32 95)

ST_4: p_Result_20_2_2 (45)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:10  %p_Result_20_2_2 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %tmp_value_V_1, i32 64, i32 95)

ST_4: tmp_value_V (46)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:11  %tmp_value_V = call i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32(i32 %p_Result_20_2_2, i32 %p_Result_20_2_1, i32 %p_Result_20_2, i32 %p_Result_20_1_2, i32 %p_Result_20_1_1, i32 %p_Result_20_1, i32 %tmp_4, i32 %tmp_2, i32 %tmp_1)

ST_4: StgValue_46 (47)  [1/1] 2.45ns  loc: ../../../lib_files/Linebuffer.h:52->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:12  call void @_ssdm_op_Write.ap_fifo.volatile.i288P(i288* %out_stream_V_value_V, i288 %tmp_value_V)

ST_4: StgValue_47 (48)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:53->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:13  br label %._crit_edge.i.i

ST_4: buffer_1_value_V_lo (50)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:75->../../../lib_files/Linebuffer.h:37->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
._crit_edge.i.i:0  %buffer_1_value_V_lo = load i96* %buffer_1_value_V

ST_4: empty_20 (51)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:54->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
._crit_edge.i.i:1  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str21, i32 %tmp_9)

ST_4: StgValue_50 (52)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:75->../../../lib_files/Linebuffer.h:37->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
._crit_edge.i.i:2  store i96 %buffer_1_value_V_lo, i96* %buffer_0_value_V

ST_4: StgValue_51 (53)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:40->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
._crit_edge.i.i:3  store i96 %tmp_value_V_1, i96* %buffer_1_value_V

ST_4: StgValue_52 (54)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
._crit_edge.i.i:4  br label %0


 <State 5>: 0.00ns
ST_5: empty_18 (56)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:218
linebuffer_1D<1920ul, 3ul, 1ul, 1ul, 1ul, 3ul, unsigned int>.exit:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str20, i32 %tmp_3)

ST_5: StgValue_54 (57)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:216
linebuffer_1D<1920ul, 3ul, 1ul, 1ul, 1ul, 3ul, unsigned int>.exit:1  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.6ns, clock uncertainty: 0.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('n1') with incoming values : ('n1', ../../../lib_files/Linebuffer.h:216) [11]  (1.59 ns)

 <State 2>: 5.01ns
The critical path consists of the following:
	'icmp' operation ('tmp_5', ../../../lib_files/Linebuffer.h:216) [12]  (2.94 ns)
	blocking operation 2.07 ns on control path)

 <State 3>: 3.02ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217) [21]  (0 ns)
	'icmp' operation ('icmp', ../../../lib_files/Linebuffer.h:42->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217) [32]  (3.02 ns)

 <State 4>: 4.9ns
The critical path consists of the following:
	fifo read on port 'slice_stream_V_value_V' (../../../lib_files/Linebuffer.h:40->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217) [30]  (2.45 ns)
	fifo write on port 'out_stream_V_value_V' (../../../lib_files/Linebuffer.h:52->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217) [47]  (2.45 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
