// Seed: 1774726916
module module_0 (
    input wire id_0,
    input wire id_1,
    input supply1 id_2,
    output supply0 id_3,
    input uwire id_4,
    input wand id_5
);
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_20 = 32'd32
) (
    input wand id_0,
    input wor id_1,
    output supply0 id_2,
    output wor id_3,
    input wor id_4,
    output supply0 id_5,
    output supply0 id_6,
    output supply1 id_7,
    input supply0 id_8,
    input wor id_9,
    input wor id_10,
    output logic id_11,
    output uwire id_12,
    output uwire id_13,
    output wand id_14,
    output tri id_15,
    output wand id_16
    , id_19,
    input tri1 id_17
);
  logic _id_20;
  logic id_21[1 : {  1  {  {  1  ,  1 'b0 }  }  }];
  reg [-1 : id_20] id_22 = id_4;
  assign id_12 = 1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_4,
      id_5,
      id_0,
      id_8
  );
  assign modCall_1.id_4 = 0;
  wire id_23;
  ;
  assign id_16 = -1;
  assign id_13 = id_19;
  wire id_24 = id_20;
  always @(posedge id_9)
    if (-1) id_22 = -1;
    else begin : LABEL_0
      id_22 <= 1'h0;
      id_11 = #1 1;
    end
endmodule
