A Variable Delay Line PLL for CPU-Coprocessor Synchronization

