#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Oct  5 20:49:32 2024
# Process ID: 1340
# Current directory: F:/Education/FPGA_Labs/Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15368 F:\Education\FPGA_Labs\Lab2\Lab2.xpr
# Log file: F:/Education/FPGA_Labs/Lab2/vivado.log
# Journal file: F:/Education/FPGA_Labs/Lab2\vivado.jou
# Running On: DESKTOP-2ENERJB, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 6, Host memory: 34191 MB
#-----------------------------------------------------------
start_gui
open_project F:/Education/FPGA_Labs/Lab2/Lab2.xpr
open_bd_design {F:/Education/FPGA_Labs/Lab2/Lab2.srcs/sources_1/bd/Lab2_Block_Design/Lab2_Block_Design.bd}
update_compile_order -fileset sources_1
save_project_as Lab6 F:/Education/FPGA_Labs/Lab6 -force
set_property  ip_repo_paths  F:/Education/FPGA/xup_embedded_system_design_flow/sources/lab6 [current_project]
update_ip_catalog
regenerate_bd_layout
validate_bd_design -force
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property CONFIG.GPIO_BOARD_INTERFACE {leds_8bits} [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {leds_8bits ( LED ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
endgroup
regenerate_bd_layout
validate_bd_design
set_property name leds [get_bd_cells axi_gpio_0]
set_property name leds [get_bd_intf_ports leds_8bits]
regenerate_bd_layout
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:math_ip:1.0 math_ip_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/math_ip_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins math_ip_0/S_AXI]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
endgroup
startgroup
set_property -dict [list \
  CONFIG.C_ALL_OUTPUTS {0} \
  CONFIG.GPIO_BOARD_INTERFACE {Custom} \
] [get_bd_cells leds]
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports leds]
set_property location {0.5 -22 359} [get_bd_cells ila_0]
set_property location {3.5 931 701} [get_bd_cells ila_0]
startgroup
make_bd_pins_external  [get_bd_pins leds/gpio_io_o]
endgroup
set_property name leds [get_bd_ports gpio_io_o_0]
startgroup
set_property -dict [list \
  CONFIG.PCW_FTM_CTI_IN0 {CPU0 DBG_REQ} \
  CONFIG.PCW_FTM_CTI_OUT0 {CPU0 DBG_ACK} \
  CONFIG.PCW_USE_CROSS_TRIGGER {1} \
] [get_bd_cells processing_system7_0]
endgroup
set_property -dict [list \
  CONFIG.C_MONITOR_TYPE {Native} \
  CONFIG.C_PROBE0_WIDTH {4} \
  CONFIG.C_TRIGIN_EN {true} \
  CONFIG.C_TRIGOUT_EN {true} \
] [get_bd_cells ila_0]
set_property location {4 1249 768} [get_bd_cells ila_0]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
undo
set_property location {2 750 695} [get_bd_cells ila_0]
connect_bd_net [get_bd_pins ila_0/probe0] [get_bd_pins leds/gpio_io_o]
startgroup
set_property CONFIG.C_GPIO_WIDTH {4} [get_bd_cells leds]
endgroup
set_property location {0.5 201 591} [get_bd_cells processing_system7_0]
undo
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
undo
connect_bd_intf_net [get_bd_intf_pins ila_0/TRIG_OUT] [get_bd_intf_pins processing_system7_0/TRIGGER_IN_0]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
undo
connect_bd_intf_net [get_bd_intf_pins ila_0/TRIG_IN] [get_bd_intf_pins processing_system7_0/TRIGGER_OUT_0]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
regenerate_bd_layout
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 vio_0
endgroup
set_property location {5.5 1748 201} [get_bd_cells vio_0]
set_property location {5 1781 219} [get_bd_cells vio_0]
set_property -dict [list \
  CONFIG.C_NUM_PROBE_OUT {3} \
  CONFIG.C_PROBE_IN0_WIDTH {9} \
  CONFIG.C_PROBE_OUT1_WIDTH {8} \
  CONFIG.C_PROBE_OUT2_WIDTH {8} \
] [get_bd_cells vio_0]
connect_bd_net [get_bd_pins vio_0/probe_in0] [get_bd_pins math_ip_0/result]
connect_bd_net [get_bd_pins math_ip_0/sel] [get_bd_pins vio_0/probe_out0]
connect_bd_net [get_bd_pins vio_0/probe_out1] [get_bd_pins math_ip_0/ain_vio]
connect_bd_net [get_bd_pins math_ip_0/bin_vio] [get_bd_pins vio_0/probe_out2]
connect_bd_net [get_bd_pins vio_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
regenerate_bd_layout
validate_bd_design
regenerate_bd_layout
validate_bd_design -force
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {ps7_0_axi_periph_M03_AXI}]
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] {AXI_R_ADDRESS "Data" AXI_R_DATA "Data" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
regenerate_bd_layout
validate_bd_design
add_files -fileset constrs_1 -norecurse F:/Education/FPGA_Labs/Lab6/Lab6.cntrs/zedboard.xdc
generate_target all [get_files  F:/Education/FPGA_Labs/Lab6/Lab6.srcs/sources_1/bd/Lab2_Block_Design/Lab2_Block_Design.bd]
catch { config_ip_cache -export [get_ips -all Lab2_Block_Design_xbar_0] }
catch { config_ip_cache -export [get_ips -all Lab2_Block_Design_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all Lab2_Block_Design_axi_gpio_0_2] }
catch { config_ip_cache -export [get_ips -all Lab2_Block_Design_ila_0_0] }
catch { config_ip_cache -export [get_ips -all Lab2_Block_Design_vio_0_0] }
catch { config_ip_cache -export [get_ips -all Lab2_Block_Design_system_ila_0_0] }
export_ip_user_files -of_objects [get_files F:/Education/FPGA_Labs/Lab6/Lab6.srcs/sources_1/bd/Lab2_Block_Design/Lab2_Block_Design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Education/FPGA_Labs/Lab6/Lab6.srcs/sources_1/bd/Lab2_Block_Design/Lab2_Block_Design.bd]
launch_runs Lab2_Block_Design_auto_pc_0_synth_1 Lab2_Block_Design_axi_gpio_0_2_synth_1 Lab2_Block_Design_ila_0_0_synth_1 Lab2_Block_Design_math_ip_0_0_synth_1 Lab2_Block_Design_processing_system7_0_1_synth_1 Lab2_Block_Design_system_ila_0_0_synth_1 Lab2_Block_Design_vio_0_0_synth_1 Lab2_Block_Design_xbar_0_synth_1 -jobs 12
wait_on_run Lab2_Block_Design_auto_pc_0_synth_1
wait_on_run Lab2_Block_Design_axi_gpio_0_2_synth_1
wait_on_run Lab2_Block_Design_ila_0_0_synth_1
wait_on_run Lab2_Block_Design_math_ip_0_0_synth_1
wait_on_run Lab2_Block_Design_processing_system7_0_1_synth_1
wait_on_run Lab2_Block_Design_system_ila_0_0_synth_1
wait_on_run Lab2_Block_Design_vio_0_0_synth_1
wait_on_run Lab2_Block_Design_xbar_0_synth_1
export_simulation -of_objects [get_files F:/Education/FPGA_Labs/Lab6/Lab6.srcs/sources_1/bd/Lab2_Block_Design/Lab2_Block_Design.bd] -directory F:/Education/FPGA_Labs/Lab6/Lab6.ip_user_files/sim_scripts -ip_user_files_dir F:/Education/FPGA_Labs/Lab6/Lab6.ip_user_files -ipstatic_source_dir F:/Education/FPGA_Labs/Lab6/Lab6.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Education/FPGA_Labs/Lab6/Lab6.cache/compile_simlib/modelsim} {questa=F:/Education/FPGA_Labs/Lab6/Lab6.cache/compile_simlib/questa} {riviera=F:/Education/FPGA_Labs/Lab6/Lab6.cache/compile_simlib/riviera} {activehdl=F:/Education/FPGA_Labs/Lab6/Lab6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run impl_1
write_hw_platform -fixed -include_bit -force -file F:/Education/FPGA_Labs/Lab6/Lab6_Block_Design_wrapper.xsa
