/*
 * Copyright (c) Huawei Technologies Co., Ltd. 2026-2026. All rights reserved.
 */
/**
 * Copyright (c) 2025 Huawei Technologies Co., Ltd.
 * This program is free software, you can redistribute it and/or modify it under the terms and conditions of
 * CANN Open Software License Agreement Version 2.0 (the "License").
 * Please refer to the License for details. You may not use this file except in compliance with the License.
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
 * INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
 * See LICENSE in the root of the software repository for the full text of the License.
 */
/*!
 * \file vf_softmax_dn_cast_nz_mxfp4.h
 * \brief
 */

#ifndef VF_SOFTMAX_DN_CAST_NZ_MXFP4_ALIGN_QS64_KVS32_H_
#define VF_SOFTMAX_DN_CAST_NZ_MXFP4_ALIGN_QS64_KVS32_H_
#include "vf_common_def.h"
#include "../../bsa_epilogue_dispatch_policy.hpp"

namespace NpuArch::Epilogue::Block::Mxfp4VF {
using AscendC::LocalTensor;
using namespace AscendC;
using namespace MicroAPI;

template <MXQuantMode MX_QUANT_MODE = MXQuantMode::OCP, bool clear_gmax, typename T, typename T2,
          uint16_t KvsBaseAlign = 32, uint16_t QsBase = 128>
__simd_vf__ inline void softmax_with_group_max_align_qs64_kvs32_vf(__ubuf__ T2 *p_dest, __ubuf__ T *s,
                                                                   __ubuf__ T *local_group_max, __ubuf__ T *global_max,
                                                                   __ubuf__ uint8_t *indexes_ub, const T NEG_LOG2_CX,
                                                                   const uint16_t effY)
{
    // ====================== 寄存器定义 ======================
    RegTensor<half> src_c0, src_c1, src_c2, src_c3;
    RegTensor<half> src_n0, src_n1, src_n2, src_n3;
    RegTensor<half> curr_group_max;
    RegTensor<half> group_gmax;
    RegTensor<half> min_val_reg;
    RegTensor<uint8_t> idx_nd2nz;

    // 量化专用寄存器
    RegTensor<bfloat16_t> src_bf16_0, src_bf16_1, src_bf16_2, src_bf16_3;
    RegTensor<float4_e2m1x2_t> quant_0, quant_1, quant_2, quant_3;

    // ====================== 分块常量 ======================
    const uint16_t ROWS_PER_GROUP = 32;
    const uint16_t GROUP_COUNT = KvsBaseAlign / ROWS_PER_GROUP;
    const uint16_t ROW_SUB_LOOP = 4;
    const uint16_t ITER_PER_GROUP = ROWS_PER_GROUP / ROW_SUB_LOOP;
    const uint16_t effYClamped = effY < KvsBaseAlign ? effY : KvsBaseAlign;
    const uint16_t validGroups = (effYClamped + ROWS_PER_GROUP - 1) / ROWS_PER_GROUP; // 有效组数向上取整

    // ====================== 掩码定义 ======================
    // 向量行宽仍 128 half(256B)，但仅前 64 个元素有效(actQs=64)。
    // preg_all_16bit 保留 ALL 仅用于 MaskNot/padding 存储；计算类指令统一用 preg_VL64_16bit。
    MaskReg preg_all_16bit = CreateMask<uint16_t, MaskPattern::ALL>();
    MaskReg preg_VL64_16bit = CreateMask<uint16_t, MaskPattern::VL64>();
    MaskReg preg_all_8bit = CreateMask<uint8_t, MaskPattern::ALL>();
    MaskReg preg_vl128 = CreateMask<uint8_t, MaskPattern::VL128>();
    MaskReg preg_vl128_not;
    MaskNot(preg_vl128_not, preg_vl128, preg_all_8bit);

    MaskReg preg_invalid_max;

    LoadAlign(group_gmax, global_max);
    LoadAlign(idx_nd2nz, indexes_ub);
    Duplicate(min_val_reg, MIN_VALUE);
    RegTensor<uint8_t> zero8;
    Duplicate(zero8, static_cast<uint8_t>(0));

    // ====================== 预计算：第一个分组的最大值 ======================
    Duplicate(curr_group_max, MIN_VALUE);
    for (uint16_t iter = 0; iter < ITER_PER_GROUP; ++iter) {
        LoadAlign(src_c0, s + (iter * QsBase * ROW_SUB_LOOP + 0 * QsBase) * 2);
        LoadAlign(src_c1, s + (iter * QsBase * ROW_SUB_LOOP + 1 * QsBase) * 2);
        LoadAlign(src_c2, s + (iter * QsBase * ROW_SUB_LOOP + 2 * QsBase) * 2);
        LoadAlign(src_c3, s + (iter * QsBase * ROW_SUB_LOOP + 3 * QsBase) * 2);

        Max(src_c0, src_c0, src_c1, preg_VL64_16bit);
        Max(src_c2, src_c2, src_c3, preg_VL64_16bit);
        Max(curr_group_max, curr_group_max, src_c0, preg_VL64_16bit);
        Max(curr_group_max, curr_group_max, src_c2, preg_VL64_16bit);
    }

    Muls(curr_group_max, curr_group_max, INV_LN2, preg_VL64_16bit);
    if constexpr (MX_QUANT_MODE == MXQuantMode::OCP) {
        Truncate<T, RoundMode::CAST_FLOOR>(curr_group_max, curr_group_max, preg_VL64_16bit);
    } else {
        // CX: M'_(local,FP16) = ceil(Smax/ln2 - log2(CX))·ln2, 其中 -log2(CX) = NEG_LOG2_CX。
        Adds(curr_group_max, curr_group_max, NEG_LOG2_CX, preg_VL64_16bit);
        Truncate<T, RoundMode::CAST_CEIL>(curr_group_max, curr_group_max, preg_VL64_16bit);
    }
    Max(group_gmax, group_gmax, curr_group_max, preg_VL64_16bit);
    StoreAlign<T, MicroAPI::StoreDist::DIST_NORM_B16>(local_group_max, curr_group_max, preg_VL64_16bit);
    if constexpr (MX_QUANT_MODE == MXQuantMode::OCP) {
        Adds(curr_group_max, curr_group_max, NEG_TWO_VALE, preg_VL64_16bit);
    }
    Muls(curr_group_max, curr_group_max, LN2, preg_VL64_16bit);

    // ====================== 核心：双块流水分组循环 ======================
    for (uint16_t i = 0; i < validGroups; i++) {
        // ========== 第一个内循环：处理偶数子块 j = 0,2,4,6 ==========
        for (uint16_t j = 0; j < ITER_PER_GROUP; j += 2) {
            // 当前块计算：Sub + Exp
            uint16_t rowOffset_cur = i * ROWS_PER_GROUP + j * ROW_SUB_LOOP;
            LoadAlign(src_c0, s + (rowOffset_cur * QsBase + 0 * QsBase) * 2);
            LoadAlign(src_c1, s + (rowOffset_cur * QsBase + 1 * QsBase) * 2);
            LoadAlign(src_c2, s + (rowOffset_cur * QsBase + 2 * QsBase) * 2);
            LoadAlign(src_c3, s + (rowOffset_cur * QsBase + 3 * QsBase) * 2);

            Sub(src_c0, src_c0, curr_group_max, preg_VL64_16bit);
            Sub(src_c1, src_c1, curr_group_max, preg_VL64_16bit);
            Sub(src_c2, src_c2, curr_group_max, preg_VL64_16bit);
            Sub(src_c3, src_c3, curr_group_max, preg_VL64_16bit);

            Exp(src_c0, src_c0, preg_VL64_16bit);
            Exp(src_c1, src_c1, preg_VL64_16bit);
            Exp(src_c2, src_c2, preg_VL64_16bit);
            Exp(src_c3, src_c3, preg_VL64_16bit);

            // 4bit 量化压缩
            Cast<bfloat16_t, T, castTraitZero>(src_bf16_0, src_c0, preg_VL64_16bit);
            Cast<bfloat16_t, T, castTraitZero>(src_bf16_1, src_c1, preg_VL64_16bit);
            Cast<bfloat16_t, T, castTraitZero>(src_bf16_2, src_c2, preg_VL64_16bit);
            Cast<bfloat16_t, T, castTraitZero>(src_bf16_3, src_c3, preg_VL64_16bit);

            Cast<float4_e2m1x2_t, bfloat16_t, castTraitZero>(quant_0, src_bf16_0, preg_VL64_16bit);
            Cast<float4_e2m1x2_t, bfloat16_t, castTraitOne>(quant_1, src_bf16_1, preg_VL64_16bit);
            Cast<float4_e2m1x2_t, bfloat16_t, castTraitTwo>(quant_2, src_bf16_2, preg_VL64_16bit);
            Cast<float4_e2m1x2_t, bfloat16_t, castTraitThree>(quant_3, src_bf16_3, preg_VL64_16bit);

            // 数据合并
            Or((RegTensor<uint8_t> &)quant_0, (RegTensor<uint8_t> &)quant_0, (RegTensor<uint8_t> &)quant_1,
               preg_all_8bit);
            Or((RegTensor<uint8_t> &)quant_2, (RegTensor<uint8_t> &)quant_2, (RegTensor<uint8_t> &)quant_3,
               preg_all_8bit);
            Or((RegTensor<uint8_t> &)quant_0, (RegTensor<uint8_t> &)quant_0, (RegTensor<uint8_t> &)quant_2,
               preg_all_8bit);
            Gather((RegTensor<uint8_t> &)quant_0, (RegTensor<uint8_t> &)quant_0, idx_nd2nz);

            // 写入内存（偶数块：无+128偏移）
            StoreAlign(((__ubuf__ uint8_t *&)p_dest) + i * 2048 + j * 256, (RegTensor<uint8_t> &)quant_0,
                       preg_vl128 // 低128字节掩码
            );
        }

        // ========== 第二个内循环：处理奇数子块 j+1 = 1,3,5,7 ==========
        for (uint16_t j = 0; j < ITER_PER_GROUP; j += 2) {
            // 当前块计算：Sub + Exp
            uint16_t rowOffset_cur = i * ROWS_PER_GROUP + (j + 1) * ROW_SUB_LOOP;
            LoadAlign(src_c0, s + (rowOffset_cur * QsBase + 0 * QsBase) * 2);
            LoadAlign(src_c1, s + (rowOffset_cur * QsBase + 1 * QsBase) * 2);
            LoadAlign(src_c2, s + (rowOffset_cur * QsBase + 2 * QsBase) * 2);
            LoadAlign(src_c3, s + (rowOffset_cur * QsBase + 3 * QsBase) * 2);

            Sub(src_c0, src_c0, curr_group_max, preg_VL64_16bit);
            Sub(src_c1, src_c1, curr_group_max, preg_VL64_16bit);
            Sub(src_c2, src_c2, curr_group_max, preg_VL64_16bit);
            Sub(src_c3, src_c3, curr_group_max, preg_VL64_16bit);

            Exp(src_c0, src_c0, preg_VL64_16bit);
            Exp(src_c1, src_c1, preg_VL64_16bit);
            Exp(src_c2, src_c2, preg_VL64_16bit);
            Exp(src_c3, src_c3, preg_VL64_16bit);

            // 4bit 量化压缩
            Cast<bfloat16_t, T, castTraitZero>(src_bf16_0, src_c0, preg_VL64_16bit);
            Cast<bfloat16_t, T, castTraitZero>(src_bf16_1, src_c1, preg_VL64_16bit);
            Cast<bfloat16_t, T, castTraitZero>(src_bf16_2, src_c2, preg_VL64_16bit);
            Cast<bfloat16_t, T, castTraitZero>(src_bf16_3, src_c3, preg_VL64_16bit);

            Cast<float4_e2m1x2_t, bfloat16_t, castTraitZero>(quant_0, src_bf16_0, preg_VL64_16bit);
            Cast<float4_e2m1x2_t, bfloat16_t, castTraitOne>(quant_1, src_bf16_1, preg_VL64_16bit);
            Cast<float4_e2m1x2_t, bfloat16_t, castTraitTwo>(quant_2, src_bf16_2, preg_VL64_16bit);
            Cast<float4_e2m1x2_t, bfloat16_t, castTraitThree>(quant_3, src_bf16_3, preg_VL64_16bit);

            // 数据合并
            Or((RegTensor<uint8_t> &)quant_0, (RegTensor<uint8_t> &)quant_0, (RegTensor<uint8_t> &)quant_1,
               preg_all_8bit);
            Or((RegTensor<uint8_t> &)quant_2, (RegTensor<uint8_t> &)quant_2, (RegTensor<uint8_t> &)quant_3,
               preg_all_8bit);
            Or((RegTensor<uint8_t> &)quant_0, (RegTensor<uint8_t> &)quant_0, (RegTensor<uint8_t> &)quant_2,
               preg_all_8bit);
            Gather((RegTensor<uint8_t> &)quant_0, (RegTensor<uint8_t> &)quant_0, idx_nd2nz);

            // 奇数块：低128字节写入（基础地址 +128 偏移）
            StoreAlign(((__ubuf__ uint8_t *&)p_dest) + i * 2048 + j * 256 + 128, (RegTensor<uint8_t> &)quant_0,
                       preg_vl128);
        }

        // ====================== 全局/局部最大值更新 ======================
        StoreAlign<T, MicroAPI::StoreDist::DIST_NORM_B16>(global_max, group_gmax, preg_all_16bit);
    }

    // GroupMaxpadding到64, 使得对应的pscale=0
    StoreAlign<T, MicroAPI::StoreDist::DIST_NORM_B16>(local_group_max + GROUP_COUNT * QsBase, min_val_reg,
                                                      preg_all_16bit);
}

template <MXQuantMode MX_QUANT_MODE = MXQuantMode::OCP, bool clear_gmax, typename T, typename T2,
          uint16_t KvsBaseAlign = 32, uint16_t QsBase = 128>
__aicore__ inline void SoftmaxWithGroupMaxAlignQs64Kvs32CallVF(
    const LocalTensor<T2> &dstTensor, const LocalTensor<T> &srcTensor, const LocalTensor<T> &localGroupMax,
    const LocalTensor<T> &globalMax, const LocalTensor<uint8_t> &indexesBuf, const T NEG_LOG2_CX, const uint16_t effY)
{
    __ubuf__ T2 *p_dest = (__ubuf__ T2 *)dstTensor.GetPhyAddr();
    __ubuf__ T *s_ub = (__ubuf__ T *)srcTensor.GetPhyAddr();
    __ubuf__ T *local_group_max = (__ubuf__ T *)localGroupMax.GetPhyAddr();
    __ubuf__ T *global_max = (__ubuf__ T *)globalMax.GetPhyAddr();
    __ubuf__ uint8_t *indexes_ub = (__ubuf__ uint8_t *)indexesBuf.GetPhyAddr();

    softmax_with_group_max_align_qs64_kvs32_vf<MX_QUANT_MODE, clear_gmax, T, T2, KvsBaseAlign, QsBase>(
        p_dest, s_ub, local_group_max, global_max, indexes_ub, NEG_LOG2_CX, effY);
}

} // namespace NpuArch::Epilogue::Block::Mxfp4VF
#endif // VF_SOFTMAX_DN_CAST_NZ_MXFP4_ALIGN_QS64_KVS32_H_
