
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Fastest Corner ===================================

Startpoint: readReg1[1] (input port clocked by clk)
Endpoint: readData1[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg1[1] (in)
                                         readReg1[1] (net)
                  0.01    0.00    2.01 ^ input2/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.02    0.18    0.17    2.17 ^ input2/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.18    0.00    2.17 ^ _289_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.12    0.20    2.37 ^ _289_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _112_ (net)
                  0.12    0.00    2.37 ^ _290_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.11    0.18    2.55 ^ _290_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _113_ (net)
                  0.11    0.00    2.55 ^ _299_/S1 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.07    0.17    2.72 v _299_/X (sky130_fd_sc_hd__mux4_1)
                                         _121_ (net)
                  0.07    0.00    2.72 v _304_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.04    0.14    2.86 v _304_/X (sky130_fd_sc_hd__o21a_1)
                                         net20 (net)
                  0.04    0.00    2.86 v output20/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.06    0.13    2.99 v output20/X (sky130_fd_sc_hd__buf_2)
                                         readData1[1] (net)
                  0.06    0.00    2.99 v readData1[1] (out)
                                  2.99   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.99   data arrival time
-----------------------------------------------------------------------------
                                  4.76   slack (MET)


Startpoint: readReg2[1] (input port clocked by clk)
Endpoint: readData2[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     2    0.00    0.02    0.01    2.01 ^ readReg2[1] (in)
                                         readReg2[1] (net)
                  0.02    0.00    2.01 ^ input5/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.02    0.18    0.17    2.18 ^ input5/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net5 (net)
                  0.18    0.00    2.18 ^ _235_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.12    0.19    2.37 ^ _235_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _066_ (net)
                  0.12    0.00    2.37 ^ _236_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.12    0.18    2.56 ^ _236_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _067_ (net)
                  0.12    0.00    2.56 ^ _245_/S1 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.16    2.72 v _245_/X (sky130_fd_sc_hd__mux4_1)
                                         _075_ (net)
                  0.06    0.00    2.72 v _250_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.03    0.13    2.84 v _250_/X (sky130_fd_sc_hd__o21a_1)
                                         net28 (net)
                  0.03    0.00    2.84 v output28/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.06    0.12    2.97 v output28/X (sky130_fd_sc_hd__buf_2)
                                         readData2[1] (net)
                  0.06    0.00    2.97 v readData2[1] (out)
                                  2.97   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.97   data arrival time
-----------------------------------------------------------------------------
                                  4.78   slack (MET)


Startpoint: readReg2[1] (input port clocked by clk)
Endpoint: readData2[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     2    0.00    0.02    0.01    2.01 ^ readReg2[1] (in)
                                         readReg2[1] (net)
                  0.02    0.00    2.01 ^ input5/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.02    0.18    0.17    2.18 ^ input5/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net5 (net)
                  0.18    0.00    2.18 ^ _235_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.12    0.19    2.37 ^ _235_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _066_ (net)
                  0.12    0.00    2.37 ^ _236_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.12    0.18    2.56 ^ _236_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _067_ (net)
                  0.12    0.00    2.56 ^ _237_/S1 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.15    2.71 v _237_/X (sky130_fd_sc_hd__mux4_1)
                                         _068_ (net)
                  0.06    0.00    2.71 v _244_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.13    2.84 v _244_/X (sky130_fd_sc_hd__o21a_1)
                                         net27 (net)
                  0.03    0.00    2.84 v output27/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.06    0.12    2.97 v output27/X (sky130_fd_sc_hd__buf_2)
                                         readData2[0] (net)
                  0.06    0.00    2.97 v readData2[0] (out)
                                  2.97   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.97   data arrival time
-----------------------------------------------------------------------------
                                  4.78   slack (MET)


Startpoint: readReg1[1] (input port clocked by clk)
Endpoint: readData1[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg1[1] (in)
                                         readReg1[1] (net)
                  0.01    0.00    2.01 ^ input2/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.02    0.18    0.17    2.17 ^ input2/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.18    0.00    2.17 ^ _289_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.12    0.20    2.37 ^ _289_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _112_ (net)
                  0.12    0.00    2.37 ^ _290_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.11    0.18    2.55 ^ _290_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _113_ (net)
                  0.11    0.00    2.55 ^ _291_/S1 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.15    2.71 v _291_/X (sky130_fd_sc_hd__mux4_1)
                                         _114_ (net)
                  0.06    0.00    2.71 v _298_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.03    0.13    2.84 v _298_/X (sky130_fd_sc_hd__o21a_1)
                                         net19 (net)
                  0.03    0.00    2.84 v output19/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.06    0.12    2.96 v output19/X (sky130_fd_sc_hd__buf_2)
                                         readData1[0] (net)
                  0.06    0.00    2.96 v readData1[0] (out)
                                  2.96   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  4.79   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.01    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.17    0.16    2.16 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.17    0.00    2.16 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.14    0.21    2.37 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.14    0.00    2.37 ^ _326_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.58 v _326_/X (sky130_fd_sc_hd__mux2_1)
                                         _144_ (net)
                  0.04    0.00    2.58 v _327_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.01    0.04    0.16    2.75 v _327_/X (sky130_fd_sc_hd__a221o_1)
                                         _145_ (net)
                  0.04    0.00    2.75 v _328_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.07    2.82 v _328_/X (sky130_fd_sc_hd__o21a_1)
                                         net24 (net)
                  0.03    0.00    2.82 v output24/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.06    0.13    2.95 v output24/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[5] (net)
                  0.06    0.00    2.95 v readData1[5] (out)
                                  2.95   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.95   data arrival time
-----------------------------------------------------------------------------
                                  4.80   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.01    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.17    0.16    2.17 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.17    0.00    2.17 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.15    0.22    2.38 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.15    0.00    2.39 ^ _260_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.59 v _260_/X (sky130_fd_sc_hd__mux2_1)
                                         _088_ (net)
                  0.04    0.00    2.59 v _261_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.15    2.74 v _261_/X (sky130_fd_sc_hd__a221o_1)
                                         _089_ (net)
                  0.04    0.00    2.74 v _262_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.07    2.81 v _262_/X (sky130_fd_sc_hd__o21a_1)
                                         net30 (net)
                  0.03    0.00    2.81 v output30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.06    0.13    2.94 v output30/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData2[3] (net)
                  0.06    0.00    2.94 v readData2[3] (out)
                                  2.94   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  4.81   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.01    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.17    0.16    2.17 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.17    0.00    2.17 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.15    0.22    2.38 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.15    0.00    2.38 ^ _272_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.59 v _272_/X (sky130_fd_sc_hd__mux2_1)
                                         _098_ (net)
                  0.04    0.00    2.59 v _273_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.16    2.74 v _273_/X (sky130_fd_sc_hd__a221o_1)
                                         _099_ (net)
                  0.04    0.00    2.74 v _274_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.07    2.82 v _274_/X (sky130_fd_sc_hd__o21a_1)
                                         net32 (net)
                  0.03    0.00    2.82 v output32/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.06    0.12    2.94 v output32/X (sky130_fd_sc_hd__buf_2)
                                         readData2[5] (net)
                  0.06    0.00    2.94 v readData2[5] (out)
                                  2.94   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  4.81   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.01    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.17    0.16    2.17 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.17    0.00    2.17 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.15    0.22    2.38 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.15    0.00    2.38 ^ _266_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.59 v _266_/X (sky130_fd_sc_hd__mux2_1)
                                         _093_ (net)
                  0.04    0.00    2.59 v _267_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.03    0.15    2.74 v _267_/X (sky130_fd_sc_hd__a221o_1)
                                         _094_ (net)
                  0.03    0.00    2.74 v _268_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.03    0.07    2.82 v _268_/X (sky130_fd_sc_hd__o21a_1)
                                         net31 (net)
                  0.03    0.00    2.82 v output31/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.06    0.12    2.94 v output31/X (sky130_fd_sc_hd__buf_2)
                                         readData2[4] (net)
                  0.06    0.00    2.94 v readData2[4] (out)
                                  2.94   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  4.81   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.01    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.17    0.16    2.17 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.17    0.00    2.17 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.15    0.22    2.38 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.15    0.00    2.38 ^ _254_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.59 v _254_/X (sky130_fd_sc_hd__mux2_1)
                                         _083_ (net)
                  0.04    0.00    2.59 v _255_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.03    0.15    2.74 v _255_/X (sky130_fd_sc_hd__a221o_1)
                                         _084_ (net)
                  0.03    0.00    2.74 v _256_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.07    2.81 v _256_/X (sky130_fd_sc_hd__o21a_1)
                                         net29 (net)
                  0.03    0.00    2.81 v output29/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.06    0.12    2.93 v output29/X (sky130_fd_sc_hd__buf_2)
                                         readData2[2] (net)
                  0.06    0.00    2.93 v readData2[2] (out)
                                  2.93   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.93   data arrival time
-----------------------------------------------------------------------------
                                  4.82   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.01    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.17    0.16    2.16 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.17    0.00    2.16 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.14    0.21    2.37 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.14    0.00    2.37 ^ _320_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.58 v _320_/X (sky130_fd_sc_hd__mux2_1)
                                         _139_ (net)
                  0.04    0.00    2.58 v _321_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.16    2.74 v _321_/X (sky130_fd_sc_hd__a221o_1)
                                         _140_ (net)
                  0.04    0.00    2.74 v _322_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.07    2.81 v _322_/X (sky130_fd_sc_hd__o21a_1)
                                         net23 (net)
                  0.03    0.00    2.81 v output23/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.06    0.12    2.93 v output23/X (sky130_fd_sc_hd__buf_2)
                                         readData1[4] (net)
                  0.06    0.00    2.93 v readData1[4] (out)
                                  2.93   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.93   data arrival time
-----------------------------------------------------------------------------
                                  4.82   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.01    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.17    0.16    2.16 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.17    0.00    2.16 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.14    0.21    2.37 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.14    0.00    2.37 ^ _314_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.57 v _314_/X (sky130_fd_sc_hd__mux2_1)
                                         _134_ (net)
                  0.04    0.00    2.57 v _315_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.15    2.73 v _315_/X (sky130_fd_sc_hd__a221o_1)
                                         _135_ (net)
                  0.04    0.00    2.73 v _316_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.07    2.80 v _316_/X (sky130_fd_sc_hd__o21a_1)
                                         net22 (net)
                  0.03    0.00    2.80 v output22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.06    0.13    2.93 v output22/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[3] (net)
                  0.06    0.00    2.93 v readData1[3] (out)
                                  2.93   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.93   data arrival time
-----------------------------------------------------------------------------
                                  4.82   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.01    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.17    0.16    2.16 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.17    0.00    2.16 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.14    0.21    2.37 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.14    0.00    2.38 ^ _308_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.59 v _308_/X (sky130_fd_sc_hd__mux2_1)
                                         _129_ (net)
                  0.04    0.00    2.59 v _309_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.03    0.15    2.74 v _309_/X (sky130_fd_sc_hd__a221o_1)
                                         _130_ (net)
                  0.03    0.00    2.74 v _310_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.07    2.80 v _310_/X (sky130_fd_sc_hd__o21a_1)
                                         net21 (net)
                  0.03    0.00    2.80 v output21/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.06    0.12    2.92 v output21/X (sky130_fd_sc_hd__buf_2)
                                         readData1[2] (net)
                  0.06    0.00    2.92 v readData1[2] (out)
                                  2.92   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.92   data arrival time
-----------------------------------------------------------------------------
                                  4.83   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.01    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.17    0.16    2.16 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.17    0.00    2.17 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.15    0.19    2.35 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.15    0.00    2.36 ^ _335_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.07    0.30    2.65 v _335_/X (sky130_fd_sc_hd__mux4_1)
                                         _151_ (net)
                  0.07    0.00    2.65 v _340_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.03    0.13    2.79 v _340_/X (sky130_fd_sc_hd__o21a_1)
                                         net26 (net)
                  0.03    0.00    2.79 v output26/A (sky130_fd_sc_hd__buf_2)
     1    0.04    0.06    0.13    2.91 v output26/X (sky130_fd_sc_hd__buf_2)
                                         readData1[7] (net)
                  0.06    0.00    2.91 v readData1[7] (out)
                                  2.91   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.91   data arrival time
-----------------------------------------------------------------------------
                                  4.84   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.01    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.17    0.16    2.17 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.17    0.00    2.17 ^ _234_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.13    0.18    2.34 ^ _234_/X (sky130_fd_sc_hd__buf_4)
                                         _065_ (net)
                  0.13    0.00    2.34 ^ _281_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.29    2.64 v _281_/X (sky130_fd_sc_hd__mux4_1)
                                         _105_ (net)
                  0.06    0.00    2.64 v _286_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.03    0.13    2.77 v _286_/X (sky130_fd_sc_hd__o21a_1)
                                         net34 (net)
                  0.03    0.00    2.77 v output34/A (sky130_fd_sc_hd__buf_2)
     1    0.04    0.06    0.13    2.89 v output34/X (sky130_fd_sc_hd__buf_2)
                                         readData2[7] (net)
                  0.06    0.00    2.89 v readData2[7] (out)
                                  2.89   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.89   data arrival time
-----------------------------------------------------------------------------
                                  4.86   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.01    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.17    0.16    2.16 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.17    0.00    2.17 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.15    0.19    2.35 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.15    0.00    2.35 ^ _329_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.29    2.65 v _329_/X (sky130_fd_sc_hd__mux4_1)
                                         _146_ (net)
                  0.06    0.00    2.65 v _334_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.12    2.77 v _334_/X (sky130_fd_sc_hd__o21a_1)
                                         net25 (net)
                  0.03    0.00    2.77 v output25/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.06    0.12    2.89 v output25/X (sky130_fd_sc_hd__buf_2)
                                         readData1[6] (net)
                  0.06    0.00    2.89 v readData1[6] (out)
                                  2.89   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.89   data arrival time
-----------------------------------------------------------------------------
                                  4.86   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.01    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.17    0.16    2.17 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.17    0.00    2.17 ^ _234_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.13    0.18    2.34 ^ _234_/X (sky130_fd_sc_hd__buf_4)
                                         _065_ (net)
                  0.13    0.00    2.34 ^ _275_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.07    0.30    2.64 v _275_/X (sky130_fd_sc_hd__mux4_1)
                                         _100_ (net)
                  0.07    0.00    2.64 v _280_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.13    2.77 v _280_/X (sky130_fd_sc_hd__o21a_1)
                                         net33 (net)
                  0.03    0.00    2.77 v output33/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.06    0.12    2.89 v output33/X (sky130_fd_sc_hd__buf_2)
                                         readData2[6] (net)
                  0.06    0.00    2.89 v readData2[6] (out)
                                  2.89   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.89   data arrival time
-----------------------------------------------------------------------------
                                  4.86   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.00    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.08    0.13    2.13 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.13 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.05    0.32    2.45 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.05    0.00    2.45 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.06    0.15    2.60 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.06    0.00    2.60 v _435_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.81 v _435_/X (sky130_fd_sc_hd__mux2_1)
                                         _208_ (net)
                  0.04    0.00    2.81 v _436_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.87 v _436_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _042_ (net)
                  0.02    0.00    2.87 v _524_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.87   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.27 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.27 ^ _524_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.87   data arrival time
-----------------------------------------------------------------------------
                                  7.08   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.00    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.08    0.13    2.13 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.13 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.05    0.32    2.45 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.05    0.00    2.45 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.06    0.15    2.60 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.06    0.00    2.60 v _445_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.81 v _445_/X (sky130_fd_sc_hd__mux2_1)
                                         _213_ (net)
                  0.04    0.00    2.81 v _446_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.87 v _446_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _047_ (net)
                  0.02    0.00    2.87 v _529_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.87   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.04    0.10   10.27 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00   10.27 ^ _529_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.87   data arrival time
-----------------------------------------------------------------------------
                                  7.09   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.00    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.08    0.13    2.13 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.13 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.05    0.32    2.45 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.05    0.00    2.45 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.06    0.15    2.60 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.06    0.00    2.60 v _439_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.80 v _439_/X (sky130_fd_sc_hd__mux2_1)
                                         _210_ (net)
                  0.04    0.00    2.80 v _440_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.87 v _440_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _044_ (net)
                  0.02    0.00    2.87 v _526_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.87   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.27 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.27 ^ _526_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.87   data arrival time
-----------------------------------------------------------------------------
                                  7.09   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.00    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.08    0.13    2.13 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.13 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.05    0.32    2.45 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.05    0.00    2.45 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.06    0.15    2.60 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.06    0.00    2.60 v _433_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.80 v _433_/X (sky130_fd_sc_hd__mux2_1)
                                         _207_ (net)
                  0.04    0.00    2.80 v _434_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.86 v _434_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _041_ (net)
                  0.02    0.00    2.86 v _523_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.86   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.27 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.27 ^ _523_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.86   data arrival time
-----------------------------------------------------------------------------
                                  7.10   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.00    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.08    0.13    2.13 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.13 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.05    0.32    2.45 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.05    0.00    2.45 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.06    0.15    2.60 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.06    0.00    2.60 v _437_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.80 v _437_/X (sky130_fd_sc_hd__mux2_1)
                                         _209_ (net)
                  0.04    0.00    2.80 v _438_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.86 v _438_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _043_ (net)
                  0.02    0.00    2.86 v _525_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.86   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.27 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.27 ^ _525_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.86   data arrival time
-----------------------------------------------------------------------------
                                  7.10   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.00    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.08    0.13    2.13 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.13 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.05    0.32    2.45 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.05    0.00    2.45 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.06    0.15    2.60 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.06    0.00    2.60 v _443_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.80 v _443_/X (sky130_fd_sc_hd__mux2_1)
                                         _212_ (net)
                  0.04    0.00    2.80 v _444_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.86 v _444_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _046_ (net)
                  0.02    0.00    2.86 v _528_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.86   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.27 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00   10.27 ^ _528_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.86   data arrival time
-----------------------------------------------------------------------------
                                  7.10   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.00    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.08    0.13    2.13 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.13 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.05    0.32    2.45 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.05    0.00    2.45 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.06    0.15    2.60 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.06    0.00    2.60 v _431_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.80 v _431_/X (sky130_fd_sc_hd__mux2_1)
                                         _206_ (net)
                  0.04    0.00    2.80 v _432_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.86 v _432_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _040_ (net)
                  0.02    0.00    2.86 v _522_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.86   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.27 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.27 ^ _522_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.86   data arrival time
-----------------------------------------------------------------------------
                                  7.10   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.00    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.08    0.13    2.13 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.08    0.00    2.13 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.05    0.32    2.45 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.05    0.00    2.45 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.06    0.15    2.60 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.06    0.00    2.60 v _441_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.80 v _441_/X (sky130_fd_sc_hd__mux2_1)
                                         _211_ (net)
                  0.04    0.00    2.80 v _442_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.86 v _442_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _045_ (net)
                  0.02    0.00    2.86 v _527_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.86   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.27 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00   10.27 ^ _527_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.86   data arrival time
-----------------------------------------------------------------------------
                                  7.10   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _495_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.19    0.00    2.19 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.14    2.32 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.04    0.00    2.32 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.18    2.50 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.14    0.00    2.50 ^ _371_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.71 v _371_/X (sky130_fd_sc_hd__mux2_1)
                                         _173_ (net)
                  0.04    0.00    2.71 v _372_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.77 v _372_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _013_ (net)
                  0.02    0.00    2.77 v _495_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.77   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.27 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.27 ^ _495_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.77   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _493_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.19    0.00    2.19 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.14    2.32 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.04    0.00    2.32 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.18    2.50 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.14    0.00    2.50 ^ _367_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.71 v _367_/X (sky130_fd_sc_hd__mux2_1)
                                         _171_ (net)
                  0.04    0.00    2.71 v _368_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.77 v _368_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _011_ (net)
                  0.02    0.00    2.77 v _493_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.77   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.27 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.27 ^ _493_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.77   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _494_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.19    0.00    2.19 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.14    2.32 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.04    0.00    2.32 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.18    2.50 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.14    0.00    2.50 ^ _369_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.71 v _369_/X (sky130_fd_sc_hd__mux2_1)
                                         _172_ (net)
                  0.04    0.00    2.71 v _370_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.77 v _370_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _012_ (net)
                  0.02    0.00    2.77 v _494_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.77   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.27 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.27 ^ _494_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.77   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _490_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.19    0.00    2.19 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.14    2.32 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.04    0.00    2.32 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.18    2.50 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.14    0.00    2.50 ^ _361_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.71 v _361_/X (sky130_fd_sc_hd__mux2_1)
                                         _168_ (net)
                  0.04    0.00    2.71 v _362_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.77 v _362_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _008_ (net)
                  0.02    0.00    2.77 v _490_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.77   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.27 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.27 ^ _490_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.77   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _492_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.19    0.00    2.19 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.14    2.32 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.04    0.00    2.32 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.18    2.50 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.14    0.00    2.50 ^ _365_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.71 v _365_/X (sky130_fd_sc_hd__mux2_1)
                                         _170_ (net)
                  0.04    0.00    2.71 v _366_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.77 v _366_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _010_ (net)
                  0.02    0.00    2.77 v _492_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.77   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.27 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.27 ^ _492_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.77   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _491_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.19    0.00    2.19 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.14    2.32 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.04    0.00    2.32 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.18    2.50 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.14    0.00    2.50 ^ _363_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.70 v _363_/X (sky130_fd_sc_hd__mux2_1)
                                         _169_ (net)
                  0.04    0.00    2.70 v _364_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.77 v _364_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _009_ (net)
                  0.02    0.00    2.77 v _491_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.77   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.27 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.27 ^ _491_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.77   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _497_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.19    0.00    2.19 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.14    2.32 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.04    0.00    2.32 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.18    2.50 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.14    0.00    2.50 ^ _375_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.70 v _375_/X (sky130_fd_sc_hd__mux2_1)
                                         _175_ (net)
                  0.04    0.00    2.70 v _376_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.76 v _376_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _015_ (net)
                  0.02    0.00    2.76 v _497_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.76   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.27 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.27 ^ _497_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.19    0.00    2.19 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.31 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.04    0.00    2.31 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.15    0.18    2.50 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.15    0.00    2.50 ^ _410_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.70 v _410_/X (sky130_fd_sc_hd__mux2_1)
                                         _194_ (net)
                  0.04    0.00    2.70 v _411_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.76 v _411_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _031_ (net)
                  0.02    0.00    2.76 v _513_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.76   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.27 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00   10.27 ^ _513_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _496_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.19    0.00    2.19 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.14    2.32 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.04    0.00    2.32 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.18    2.50 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.14    0.00    2.50 ^ _373_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.70 v _373_/X (sky130_fd_sc_hd__mux2_1)
                                         _174_ (net)
                  0.04    0.00    2.70 v _374_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.76 v _374_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _014_ (net)
                  0.02    0.00    2.76 v _496_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.76   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.04    0.10   10.27 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00   10.27 ^ _496_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.19    0.00    2.19 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.31 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.04    0.00    2.31 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.15    0.18    2.50 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.15    0.00    2.50 ^ _404_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.70 v _404_/X (sky130_fd_sc_hd__mux2_1)
                                         _191_ (net)
                  0.04    0.00    2.70 v _405_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.76 v _405_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _028_ (net)
                  0.02    0.00    2.76 v _510_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.76   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.27 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.27 ^ _510_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.19    0.00    2.19 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.31 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.04    0.00    2.31 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.15    0.18    2.50 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.15    0.00    2.50 ^ _400_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.70 v _400_/X (sky130_fd_sc_hd__mux2_1)
                                         _189_ (net)
                  0.04    0.00    2.70 v _401_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.76 v _401_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _026_ (net)
                  0.02    0.00    2.76 v _508_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.76   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.27 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.27 ^ _508_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.19    0.00    2.19 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.31 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.04    0.00    2.31 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.15    0.18    2.50 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.15    0.00    2.50 ^ _406_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.70 v _406_/X (sky130_fd_sc_hd__mux2_1)
                                         _192_ (net)
                  0.04    0.00    2.70 v _407_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.76 v _407_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _029_ (net)
                  0.02    0.00    2.76 v _511_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.76   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.27 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.27 ^ _511_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.19    0.00    2.19 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.31 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.04    0.00    2.31 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.15    0.18    2.50 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.15    0.00    2.50 ^ _402_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.70 v _402_/X (sky130_fd_sc_hd__mux2_1)
                                         _190_ (net)
                  0.04    0.00    2.70 v _403_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.76 v _403_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _027_ (net)
                  0.02    0.00    2.76 v _509_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.76   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.27 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.27 ^ _509_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _507_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.19    0.00    2.19 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.31 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.04    0.00    2.31 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.15    0.18    2.50 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.15    0.00    2.50 ^ _398_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.70 v _398_/X (sky130_fd_sc_hd__mux2_1)
                                         _188_ (net)
                  0.04    0.00    2.70 v _399_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.76 v _399_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _025_ (net)
                  0.02    0.00    2.76 v _507_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.76   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.27 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.27 ^ _507_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _506_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.19    0.00    2.19 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.31 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.04    0.00    2.31 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.15    0.18    2.50 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.15    0.00    2.50 ^ _396_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.70 v _396_/X (sky130_fd_sc_hd__mux2_1)
                                         _187_ (net)
                  0.04    0.00    2.70 v _397_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.76 v _397_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _024_ (net)
                  0.02    0.00    2.76 v _506_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.76   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.27 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.27 ^ _506_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.19    0.00    2.19 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.31 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.04    0.00    2.31 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.15    0.18    2.50 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.15    0.00    2.50 ^ _408_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.70 v _408_/X (sky130_fd_sc_hd__mux2_1)
                                         _193_ (net)
                  0.04    0.00    2.70 v _409_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.75 v _409_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _030_ (net)
                  0.02    0.00    2.75 v _512_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.75   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.27 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00   10.27 ^ _512_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.19    0.00    2.19 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.04    0.13    2.32 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.04    0.00    2.32 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.17    2.49 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.14    0.00    2.49 ^ _478_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.69 v _478_/X (sky130_fd_sc_hd__mux2_1)
                                         _231_ (net)
                  0.04    0.00    2.69 v _479_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.75 v _479_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _062_ (net)
                  0.02    0.00    2.75 v _544_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.75   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.04    0.10   10.27 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00   10.27 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.19    0.00    2.19 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.04    0.13    2.32 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.04    0.00    2.32 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.17    2.49 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.14    0.00    2.49 ^ _468_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.69 v _468_/X (sky130_fd_sc_hd__mux2_1)
                                         _226_ (net)
                  0.04    0.00    2.69 v _469_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.75 v _469_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _057_ (net)
                  0.02    0.00    2.75 v _539_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.75   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.27 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.27 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.19    0.00    2.19 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.04    0.13    2.32 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.04    0.00    2.32 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.17    2.49 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.14    0.00    2.49 ^ _480_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.69 v _480_/X (sky130_fd_sc_hd__mux2_1)
                                         _232_ (net)
                  0.04    0.00    2.69 v _481_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.75 v _481_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _063_ (net)
                  0.02    0.00    2.75 v _545_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.75   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.27 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.27 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.19    0.00    2.19 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.04    0.13    2.32 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.04    0.00    2.32 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.17    2.49 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.14    0.00    2.49 ^ _472_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.69 v _472_/X (sky130_fd_sc_hd__mux2_1)
                                         _228_ (net)
                  0.04    0.00    2.69 v _473_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.75 v _473_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _059_ (net)
                  0.02    0.00    2.75 v _541_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.75   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.27 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.27 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.19    0.00    2.19 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.04    0.13    2.32 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.04    0.00    2.32 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.17    2.49 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.14    0.00    2.49 ^ _474_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.69 v _474_/X (sky130_fd_sc_hd__mux2_1)
                                         _229_ (net)
                  0.04    0.00    2.69 v _475_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.75 v _475_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _060_ (net)
                  0.02    0.00    2.75 v _542_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.75   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.27 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.27 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.19    0.00    2.19 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.04    0.13    2.32 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.04    0.00    2.32 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.17    2.49 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.14    0.00    2.49 ^ _466_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.69 v _466_/X (sky130_fd_sc_hd__mux2_1)
                                         _225_ (net)
                  0.04    0.00    2.69 v _467_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.75 v _467_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _056_ (net)
                  0.02    0.00    2.75 v _538_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.75   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.27 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.27 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.19    0.00    2.19 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.04    0.13    2.32 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.04    0.00    2.32 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.17    2.49 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.14    0.00    2.49 ^ _476_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.69 v _476_/X (sky130_fd_sc_hd__mux2_1)
                                         _230_ (net)
                  0.04    0.00    2.69 v _477_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.75 v _477_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _061_ (net)
                  0.02    0.00    2.75 v _543_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.75   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.27 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.27 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _484_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.19    0.00    2.18 ^ _341_/D (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.31 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.04    0.00    2.31 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.13    0.17    2.48 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.13    0.00    2.48 ^ _347_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.68 v _347_/X (sky130_fd_sc_hd__mux2_1)
                                         _160_ (net)
                  0.04    0.00    2.68 v _348_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.75 v _348_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _002_ (net)
                  0.02    0.00    2.75 v _484_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.75   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.27 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.27 ^ _484_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _540_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.19    0.00    2.19 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.04    0.13    2.32 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.04    0.00    2.32 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.17    2.49 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.14    0.00    2.49 ^ _470_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.69 v _470_/X (sky130_fd_sc_hd__mux2_1)
                                         _227_ (net)
                  0.04    0.00    2.69 v _471_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.75 v _471_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _058_ (net)
                  0.02    0.00    2.75 v _540_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.75   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.27 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.27 ^ _540_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _488_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.19    0.00    2.18 ^ _341_/D (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.31 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.04    0.00    2.31 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.13    0.17    2.48 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.13    0.00    2.48 ^ _355_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.68 v _355_/X (sky130_fd_sc_hd__mux2_1)
                                         _164_ (net)
                  0.04    0.00    2.68 v _356_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.75 v _356_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _006_ (net)
                  0.02    0.00    2.75 v _488_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.75   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.04    0.10   10.27 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00   10.27 ^ _488_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _489_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.19    0.00    2.18 ^ _341_/D (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.31 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.04    0.00    2.31 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.13    0.17    2.48 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.13    0.00    2.48 ^ _357_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.68 v _357_/X (sky130_fd_sc_hd__mux2_1)
                                         _165_ (net)
                  0.04    0.00    2.68 v _358_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.74 v _358_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _007_ (net)
                  0.02    0.00    2.74 v _489_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.74   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.27 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.27 ^ _489_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.07    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _486_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.19    0.00    2.18 ^ _341_/D (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.31 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.04    0.00    2.31 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.13    0.17    2.48 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.13    0.00    2.48 ^ _351_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.68 v _351_/X (sky130_fd_sc_hd__mux2_1)
                                         _162_ (net)
                  0.04    0.00    2.68 v _352_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.74 v _352_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _004_ (net)
                  0.02    0.00    2.74 v _486_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.74   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.27 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.27 ^ _486_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _499_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.16    0.33    2.47 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.16    0.00    2.47 ^ _380_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.68 v _380_/X (sky130_fd_sc_hd__mux2_1)
                                         _178_ (net)
                  0.04    0.00    2.68 v _381_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.74 v _381_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _017_ (net)
                  0.02    0.00    2.74 v _499_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.74   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.27 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.27 ^ _499_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _487_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.19    0.00    2.18 ^ _341_/D (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.31 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.04    0.00    2.31 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.13    0.17    2.48 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.13    0.00    2.48 ^ _353_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.68 v _353_/X (sky130_fd_sc_hd__mux2_1)
                                         _163_ (net)
                  0.04    0.00    2.68 v _354_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.74 v _354_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _005_ (net)
                  0.02    0.00    2.74 v _487_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.74   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.27 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.27 ^ _487_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _483_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.19    0.00    2.18 ^ _341_/D (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.31 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.04    0.00    2.31 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.13    0.17    2.48 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.13    0.00    2.48 ^ _345_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.68 v _345_/X (sky130_fd_sc_hd__mux2_1)
                                         _159_ (net)
                  0.04    0.00    2.68 v _346_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.74 v _346_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _001_ (net)
                  0.02    0.00    2.74 v _483_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.74   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.27 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.27 ^ _483_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.15    0.33    2.47 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.15    0.00    2.47 ^ _423_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.67 v _423_/X (sky130_fd_sc_hd__mux2_1)
                                         _201_ (net)
                  0.04    0.00    2.67 v _424_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    2.74 v _424_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _037_ (net)
                  0.02    0.00    2.74 v _519_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.74   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.27 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.27 ^ _519_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.07    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _505_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.16    0.33    2.47 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.16    0.00    2.47 ^ _392_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.67 v _392_/X (sky130_fd_sc_hd__mux2_1)
                                         _184_ (net)
                  0.04    0.00    2.67 v _393_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.74 v _393_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _023_ (net)
                  0.02    0.00    2.74 v _505_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.74   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.04    0.10   10.27 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00   10.27 ^ _505_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _482_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.19    0.00    2.18 ^ _341_/D (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.31 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.04    0.00    2.31 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.13    0.17    2.48 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.13    0.00    2.48 ^ _343_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.68 v _343_/X (sky130_fd_sc_hd__mux2_1)
                                         _158_ (net)
                  0.04    0.00    2.68 v _344_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.74 v _344_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _000_ (net)
                  0.02    0.00    2.74 v _482_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.74   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.27 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.27 ^ _482_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _485_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.19    0.17    2.18 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.19    0.00    2.18 ^ _341_/D (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.31 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.04    0.00    2.31 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.13    0.17    2.48 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.13    0.00    2.48 ^ _349_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.68 v _349_/X (sky130_fd_sc_hd__mux2_1)
                                         _161_ (net)
                  0.04    0.00    2.68 v _350_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.74 v _350_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _003_ (net)
                  0.02    0.00    2.74 v _485_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.74   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.27 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.27 ^ _485_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.15    0.33    2.47 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.15    0.00    2.47 ^ _421_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.67 v _421_/X (sky130_fd_sc_hd__mux2_1)
                                         _200_ (net)
                  0.04    0.00    2.67 v _422_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.74 v _422_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _036_ (net)
                  0.02    0.00    2.74 v _518_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.74   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.27 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.27 ^ _518_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _500_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.16    0.33    2.47 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.16    0.00    2.47 ^ _382_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.67 v _382_/X (sky130_fd_sc_hd__mux2_1)
                                         _179_ (net)
                  0.04    0.00    2.67 v _383_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.73 v _383_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _018_ (net)
                  0.02    0.00    2.73 v _500_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.73   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.27 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.27 ^ _500_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.73   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.15    0.33    2.47 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.15    0.00    2.47 ^ _419_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.67 v _419_/X (sky130_fd_sc_hd__mux2_1)
                                         _199_ (net)
                  0.04    0.00    2.67 v _420_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.73 v _420_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _035_ (net)
                  0.02    0.00    2.73 v _517_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.73   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.27 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.27 ^ _517_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.73   data arrival time
-----------------------------------------------------------------------------
                                  7.23   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _498_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.16    0.33    2.47 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.16    0.00    2.47 ^ _378_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.67 v _378_/X (sky130_fd_sc_hd__mux2_1)
                                         _177_ (net)
                  0.04    0.00    2.67 v _379_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.73 v _379_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _016_ (net)
                  0.02    0.00    2.73 v _498_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.73   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.27 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.27 ^ _498_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.73   data arrival time
-----------------------------------------------------------------------------
                                  7.23   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _501_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.16    0.33    2.47 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.16    0.00    2.47 ^ _384_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.67 v _384_/X (sky130_fd_sc_hd__mux2_1)
                                         _180_ (net)
                  0.04    0.00    2.67 v _385_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.73 v _385_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _019_ (net)
                  0.02    0.00    2.73 v _501_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.73   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.27 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.27 ^ _501_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.73   data arrival time
-----------------------------------------------------------------------------
                                  7.23   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _503_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.16    0.33    2.47 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.16    0.00    2.47 ^ _388_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.67 v _388_/X (sky130_fd_sc_hd__mux2_1)
                                         _182_ (net)
                  0.04    0.00    2.67 v _389_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.73 v _389_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _021_ (net)
                  0.02    0.00    2.73 v _503_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.73   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.27 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.27 ^ _503_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.73   data arrival time
-----------------------------------------------------------------------------
                                  7.23   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.15    0.33    2.47 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.15    0.00    2.47 ^ _427_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.67 v _427_/X (sky130_fd_sc_hd__mux2_1)
                                         _203_ (net)
                  0.04    0.00    2.67 v _428_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.73 v _428_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _039_ (net)
                  0.02    0.00    2.73 v _521_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.73   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.27 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00   10.27 ^ _521_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.73   data arrival time
-----------------------------------------------------------------------------
                                  7.23   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _504_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.16    0.33    2.47 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.16    0.00    2.47 ^ _390_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.67 v _390_/X (sky130_fd_sc_hd__mux2_1)
                                         _183_ (net)
                  0.04    0.00    2.67 v _391_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.73 v _391_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _022_ (net)
                  0.02    0.00    2.73 v _504_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.73   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.27 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00   10.27 ^ _504_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.73   data arrival time
-----------------------------------------------------------------------------
                                  7.23   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.15    0.33    2.47 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.15    0.00    2.47 ^ _415_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.67 v _415_/X (sky130_fd_sc_hd__mux2_1)
                                         _197_ (net)
                  0.04    0.00    2.67 v _416_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.73 v _416_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _033_ (net)
                  0.02    0.00    2.73 v _515_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.73   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.27 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.27 ^ _515_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.73   data arrival time
-----------------------------------------------------------------------------
                                  7.23   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.15    0.33    2.47 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.15    0.00    2.47 ^ _417_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.67 v _417_/X (sky130_fd_sc_hd__mux2_1)
                                         _198_ (net)
                  0.04    0.00    2.67 v _418_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.73 v _418_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _034_ (net)
                  0.02    0.00    2.73 v _516_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.73   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.27 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.27 ^ _516_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.73   data arrival time
-----------------------------------------------------------------------------
                                  7.23   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _502_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.16    0.33    2.47 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.16    0.00    2.47 ^ _386_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.67 v _386_/X (sky130_fd_sc_hd__mux2_1)
                                         _181_ (net)
                  0.04    0.00    2.67 v _387_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.73 v _387_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _020_ (net)
                  0.02    0.00    2.73 v _502_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.73   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.27 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.27 ^ _502_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.73   data arrival time
-----------------------------------------------------------------------------
                                  7.23   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.15    0.33    2.47 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.15    0.00    2.47 ^ _425_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.67 v _425_/X (sky130_fd_sc_hd__mux2_1)
                                         _202_ (net)
                  0.04    0.00    2.67 v _426_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.73 v _426_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _038_ (net)
                  0.02    0.00    2.73 v _520_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.73   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.27 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00   10.27 ^ _520_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.73   data arrival time
-----------------------------------------------------------------------------
                                  7.23   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.14 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.15    0.33    2.47 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.15    0.00    2.47 ^ _413_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.67 v _413_/X (sky130_fd_sc_hd__mux2_1)
                                         _196_ (net)
                  0.04    0.00    2.67 v _414_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.73 v _414_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _032_ (net)
                  0.02    0.00    2.73 v _514_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.73   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.27 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.27 ^ _514_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.73   data arrival time
-----------------------------------------------------------------------------
                                  7.23   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.00    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.13    2.14 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.09    0.00    2.14 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.13    0.31    2.45 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.13    0.00    2.45 ^ _458_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.65 v _458_/X (sky130_fd_sc_hd__mux2_1)
                                         _220_ (net)
                  0.04    0.00    2.65 v _459_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.72 v _459_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _053_ (net)
                  0.02    0.00    2.72 v _535_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.72   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.27 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.27 ^ _535_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.72   data arrival time
-----------------------------------------------------------------------------
                                  7.24   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.00    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.13    2.14 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.09    0.00    2.14 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.13    0.31    2.45 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.13    0.00    2.45 ^ _452_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.65 v _452_/X (sky130_fd_sc_hd__mux2_1)
                                         _217_ (net)
                  0.04    0.00    2.65 v _453_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.72 v _453_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _050_ (net)
                  0.02    0.00    2.72 v _532_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.72   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.27 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.27 ^ _532_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.07    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.72   data arrival time
-----------------------------------------------------------------------------
                                  7.24   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.00    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.13    2.14 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.09    0.00    2.14 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.13    0.31    2.45 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.13    0.00    2.45 ^ _456_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.65 v _456_/X (sky130_fd_sc_hd__mux2_1)
                                         _219_ (net)
                  0.04    0.00    2.65 v _457_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.71 v _457_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _052_ (net)
                  0.02    0.00    2.71 v _534_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.71   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.27 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.27 ^ _534_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.71   data arrival time
-----------------------------------------------------------------------------
                                  7.25   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.00    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.13    2.14 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.09    0.00    2.14 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.13    0.31    2.45 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.13    0.00    2.45 ^ _462_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.65 v _462_/X (sky130_fd_sc_hd__mux2_1)
                                         _222_ (net)
                  0.04    0.00    2.65 v _463_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.71 v _463_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _055_ (net)
                  0.02    0.00    2.71 v _537_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.71   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.27 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.27 ^ _537_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.71   data arrival time
-----------------------------------------------------------------------------
                                  7.25   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _536_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.00    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.13    2.14 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.09    0.00    2.14 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.13    0.31    2.45 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.13    0.00    2.45 ^ _460_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.65 v _460_/X (sky130_fd_sc_hd__mux2_1)
                                         _221_ (net)
                  0.04    0.00    2.65 v _461_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.71 v _461_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _054_ (net)
                  0.02    0.00    2.71 v _536_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.71   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.04    0.10   10.27 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00   10.27 ^ _536_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.71   data arrival time
-----------------------------------------------------------------------------
                                  7.25   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.00    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.13    2.14 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.09    0.00    2.14 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.13    0.31    2.45 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.13    0.00    2.45 ^ _454_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.65 v _454_/X (sky130_fd_sc_hd__mux2_1)
                                         _218_ (net)
                  0.04    0.00    2.65 v _455_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.71 v _455_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _051_ (net)
                  0.02    0.00    2.71 v _533_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.71   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.27 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.27 ^ _533_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.71   data arrival time
-----------------------------------------------------------------------------
                                  7.25   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.00    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.13    2.14 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.09    0.00    2.14 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.13    0.31    2.45 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.13    0.00    2.45 ^ _448_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.65 v _448_/X (sky130_fd_sc_hd__mux2_1)
                                         _215_ (net)
                  0.04    0.00    2.65 v _449_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.71 v _449_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _048_ (net)
                  0.02    0.00    2.71 v _530_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.71   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.27 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.27 ^ _530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.71   data arrival time
-----------------------------------------------------------------------------
                                  7.25   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.00    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.13    2.14 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.09    0.00    2.14 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.13    0.31    2.45 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.13    0.00    2.45 ^ _450_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.65 v _450_/X (sky130_fd_sc_hd__mux2_1)
                                         _216_ (net)
                  0.04    0.00    2.65 v _451_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.71 v _451_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _049_ (net)
                  0.02    0.00    2.71 v _531_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.71   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.07    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.07    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.17 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.27 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.27 ^ _531_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.02   clock uncertainty
                          0.00   10.02   clock reconvergence pessimism
                         -0.06    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.71   data arrival time
-----------------------------------------------------------------------------
                                  7.25   slack (MET)



worst slack corner Fastest: 4.7602
======================= Slowest Corner ===================================

Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.03    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.33    0.35    2.36 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.33    0.00    2.36 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.30    0.51    2.88 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.30    0.00    2.88 ^ _299_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.18    1.40    4.28 v _299_/X (sky130_fd_sc_hd__mux4_1)
                                         _121_ (net)
                  0.18    0.00    4.28 v _304_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.11    0.42    4.69 v _304_/X (sky130_fd_sc_hd__o21a_1)
                                         net20 (net)
                  0.11    0.00    4.69 v output20/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.38    5.07 v output20/X (sky130_fd_sc_hd__buf_2)
                                         readData1[1] (net)
                  0.17    0.00    5.07 v readData1[1] (out)
                                  5.07   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.07   data arrival time
-----------------------------------------------------------------------------
                                  2.68   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.03    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.33    0.35    2.36 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.33    0.00    2.36 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.30    0.51    2.88 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.30    0.00    2.88 ^ _335_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.16    1.37    4.25 v _335_/X (sky130_fd_sc_hd__mux4_1)
                                         _151_ (net)
                  0.16    0.00    4.25 v _340_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.09    0.39    4.64 v _340_/X (sky130_fd_sc_hd__o21a_1)
                                         net26 (net)
                  0.09    0.00    4.64 v output26/A (sky130_fd_sc_hd__buf_2)
     1    0.04    0.17    0.37    5.01 v output26/X (sky130_fd_sc_hd__buf_2)
                                         readData1[7] (net)
                  0.17    0.00    5.02 v readData1[7] (out)
                                  5.02   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.02   data arrival time
-----------------------------------------------------------------------------
                                  2.73   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.03    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.33    0.35    2.36 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.33    0.00    2.36 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.30    0.51    2.88 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.30    0.00    2.88 ^ _317_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.17    1.38    4.26 v _317_/X (sky130_fd_sc_hd__mux4_1)
                                         _136_ (net)
                  0.17    0.00    4.26 v _322_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.08    0.38    4.64 v _322_/X (sky130_fd_sc_hd__o21a_1)
                                         net23 (net)
                  0.08    0.00    4.64 v output23/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.16    0.37    5.01 v output23/X (sky130_fd_sc_hd__buf_2)
                                         readData1[4] (net)
                  0.16    0.00    5.01 v readData1[4] (out)
                                  5.01   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.01   data arrival time
-----------------------------------------------------------------------------
                                  2.74   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.03    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.33    0.35    2.36 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.33    0.00    2.36 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.30    0.51    2.88 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.30    0.00    2.88 ^ _323_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.17    1.38    4.26 v _323_/X (sky130_fd_sc_hd__mux4_1)
                                         _141_ (net)
                  0.17    0.00    4.26 v _328_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.08    0.39    4.65 v _328_/X (sky130_fd_sc_hd__o21a_1)
                                         net24 (net)
                  0.08    0.00    4.65 v output24/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.14    0.35    5.00 v output24/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[5] (net)
                  0.14    0.00    5.00 v readData1[5] (out)
                                  5.00   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.00   data arrival time
-----------------------------------------------------------------------------
                                  2.75   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.03    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.33    0.35    2.36 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.33    0.00    2.36 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.30    0.51    2.88 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.30    0.00    2.88 ^ _291_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.15    1.36    4.24 v _291_/X (sky130_fd_sc_hd__mux4_1)
                                         _114_ (net)
                  0.15    0.00    4.24 v _298_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.09    0.39    4.63 v _298_/X (sky130_fd_sc_hd__o21a_1)
                                         net19 (net)
                  0.09    0.00    4.63 v output19/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.16    0.37    5.00 v output19/X (sky130_fd_sc_hd__buf_2)
                                         readData1[0] (net)
                  0.16    0.00    5.00 v readData1[0] (out)
                                  5.00   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.00   data arrival time
-----------------------------------------------------------------------------
                                  2.75   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.03    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.33    0.35    2.36 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.33    0.00    2.36 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.30    0.51    2.88 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.30    0.00    2.88 ^ _305_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.17    1.38    4.26 v _305_/X (sky130_fd_sc_hd__mux4_1)
                                         _126_ (net)
                  0.17    0.00    4.26 v _310_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.07    0.37    4.63 v _310_/X (sky130_fd_sc_hd__o21a_1)
                                         net21 (net)
                  0.07    0.00    4.63 v output21/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.36    4.99 v output21/X (sky130_fd_sc_hd__buf_2)
                                         readData1[2] (net)
                  0.17    0.00    4.99 v readData1[2] (out)
                                  4.99   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -4.99   data arrival time
-----------------------------------------------------------------------------
                                  2.76   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.03    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.33    0.35    2.36 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.33    0.00    2.36 ^ _234_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.26    0.49    2.85 ^ _234_/X (sky130_fd_sc_hd__buf_4)
                                         _065_ (net)
                  0.26    0.00    2.86 ^ _269_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.17    1.38    4.23 v _269_/X (sky130_fd_sc_hd__mux4_1)
                                         _095_ (net)
                  0.17    0.00    4.23 v _274_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.08    0.38    4.61 v _274_/X (sky130_fd_sc_hd__o21a_1)
                                         net32 (net)
                  0.08    0.00    4.61 v output32/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.37    4.98 v output32/X (sky130_fd_sc_hd__buf_2)
                                         readData2[5] (net)
                  0.17    0.00    4.98 v readData2[5] (out)
                                  4.98   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -4.98   data arrival time
-----------------------------------------------------------------------------
                                  2.77   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.03    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.33    0.35    2.36 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.33    0.00    2.36 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.31    0.57    2.93 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.31    0.00    2.93 ^ _242_/S (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.13    0.85    3.79 v _242_/X (sky130_fd_sc_hd__mux2_1)
                                         _073_ (net)
                  0.13    0.00    3.79 v _243_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.09    0.59    4.38 v _243_/X (sky130_fd_sc_hd__a221o_1)
                                         _074_ (net)
                  0.09    0.00    4.38 v _244_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.08    0.23    4.61 v _244_/X (sky130_fd_sc_hd__o21a_1)
                                         net27 (net)
                  0.08    0.00    4.61 v output27/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.16    0.37    4.98 v output27/X (sky130_fd_sc_hd__buf_2)
                                         readData2[0] (net)
                  0.16    0.00    4.98 v readData2[0] (out)
                                  4.98   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -4.98   data arrival time
-----------------------------------------------------------------------------
                                  2.77   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.03    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.33    0.35    2.36 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.33    0.00    2.36 ^ _234_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.26    0.49    2.85 ^ _234_/X (sky130_fd_sc_hd__buf_4)
                                         _065_ (net)
                  0.26    0.00    2.86 ^ _263_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.16    1.36    4.22 v _263_/X (sky130_fd_sc_hd__mux4_1)
                                         _090_ (net)
                  0.16    0.00    4.22 v _268_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.08    0.39    4.60 v _268_/X (sky130_fd_sc_hd__o21a_1)
                                         net31 (net)
                  0.08    0.00    4.60 v output31/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.37    4.97 v output31/X (sky130_fd_sc_hd__buf_2)
                                         readData2[4] (net)
                  0.17    0.00    4.97 v readData2[4] (out)
                                  4.97   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -4.97   data arrival time
-----------------------------------------------------------------------------
                                  2.78   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.03    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.33    0.35    2.36 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.33    0.00    2.36 ^ _234_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.26    0.49    2.85 ^ _234_/X (sky130_fd_sc_hd__buf_4)
                                         _065_ (net)
                  0.26    0.00    2.85 ^ _281_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.16    1.35    4.20 v _281_/X (sky130_fd_sc_hd__mux4_1)
                                         _105_ (net)
                  0.16    0.00    4.20 v _286_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.09    0.39    4.59 v _286_/X (sky130_fd_sc_hd__o21a_1)
                                         net34 (net)
                  0.09    0.00    4.59 v output34/A (sky130_fd_sc_hd__buf_2)
     1    0.04    0.17    0.38    4.97 v output34/X (sky130_fd_sc_hd__buf_2)
                                         readData2[7] (net)
                  0.17    0.00    4.97 v readData2[7] (out)
                                  4.97   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -4.97   data arrival time
-----------------------------------------------------------------------------
                                  2.78   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.03    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.33    0.35    2.36 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.33    0.00    2.36 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.30    0.51    2.88 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.30    0.00    2.88 ^ _329_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.15    1.36    4.23 v _329_/X (sky130_fd_sc_hd__mux4_1)
                                         _146_ (net)
                  0.15    0.00    4.23 v _334_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.07    0.37    4.60 v _334_/X (sky130_fd_sc_hd__o21a_1)
                                         net25 (net)
                  0.07    0.00    4.60 v output25/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.36    4.97 v output25/X (sky130_fd_sc_hd__buf_2)
                                         readData1[6] (net)
                  0.17    0.00    4.97 v readData1[6] (out)
                                  4.97   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -4.97   data arrival time
-----------------------------------------------------------------------------
                                  2.78   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.03    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.33    0.35    2.36 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.33    0.00    2.36 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.31    0.57    2.93 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.31    0.00    2.93 ^ _248_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.84    3.77 v _248_/X (sky130_fd_sc_hd__mux2_1)
                                         _078_ (net)
                  0.12    0.00    3.77 v _249_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.10    0.60    4.36 v _249_/X (sky130_fd_sc_hd__a221o_1)
                                         _079_ (net)
                  0.10    0.00    4.36 v _250_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.09    0.23    4.60 v _250_/X (sky130_fd_sc_hd__o21a_1)
                                         net28 (net)
                  0.09    0.00    4.60 v output28/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.16    0.37    4.97 v output28/X (sky130_fd_sc_hd__buf_2)
                                         readData2[1] (net)
                  0.16    0.00    4.97 v readData2[1] (out)
                                  4.97   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -4.97   data arrival time
-----------------------------------------------------------------------------
                                  2.78   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.03    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.33    0.35    2.36 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.33    0.00    2.36 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.30    0.51    2.88 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.30    0.00    2.88 ^ _311_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.15    1.36    4.23 v _311_/X (sky130_fd_sc_hd__mux4_1)
                                         _131_ (net)
                  0.15    0.00    4.23 v _316_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.08    0.38    4.61 v _316_/X (sky130_fd_sc_hd__o21a_1)
                                         net22 (net)
                  0.08    0.00    4.61 v output22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.14    0.35    4.96 v output22/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[3] (net)
                  0.14    0.00    4.96 v readData1[3] (out)
                                  4.96   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -4.96   data arrival time
-----------------------------------------------------------------------------
                                  2.79   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.03    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.33    0.35    2.36 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.33    0.00    2.36 ^ _234_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.26    0.49    2.85 ^ _234_/X (sky130_fd_sc_hd__buf_4)
                                         _065_ (net)
                  0.26    0.00    2.85 ^ _275_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.16    1.36    4.21 v _275_/X (sky130_fd_sc_hd__mux4_1)
                                         _100_ (net)
                  0.16    0.00    4.21 v _280_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.08    0.38    4.60 v _280_/X (sky130_fd_sc_hd__o21a_1)
                                         net33 (net)
                  0.08    0.00    4.60 v output33/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.37    4.96 v output33/X (sky130_fd_sc_hd__buf_2)
                                         readData2[6] (net)
                  0.17    0.00    4.96 v readData2[6] (out)
                                  4.96   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -4.96   data arrival time
-----------------------------------------------------------------------------
                                  2.79   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.03    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.33    0.35    2.36 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.33    0.00    2.36 ^ _234_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.26    0.49    2.85 ^ _234_/X (sky130_fd_sc_hd__buf_4)
                                         _065_ (net)
                  0.26    0.00    2.85 ^ _251_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.17    1.36    4.22 v _251_/X (sky130_fd_sc_hd__mux4_1)
                                         _080_ (net)
                  0.17    0.00    4.22 v _256_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.07    0.38    4.59 v _256_/X (sky130_fd_sc_hd__o21a_1)
                                         net29 (net)
                  0.07    0.00    4.59 v output29/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.36    4.96 v output29/X (sky130_fd_sc_hd__buf_2)
                                         readData2[2] (net)
                  0.17    0.00    4.96 v readData2[2] (out)
                                  4.96   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -4.96   data arrival time
-----------------------------------------------------------------------------
                                  2.79   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.03    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.33    0.35    2.36 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.33    0.00    2.36 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.31    0.57    2.93 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.31    0.00    2.93 ^ _260_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.82    3.76 v _260_/X (sky130_fd_sc_hd__mux2_1)
                                         _088_ (net)
                  0.12    0.00    3.76 v _261_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.11    0.60    4.36 v _261_/X (sky130_fd_sc_hd__a221o_1)
                                         _089_ (net)
                  0.11    0.00    4.36 v _262_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.08    0.23    4.59 v _262_/X (sky130_fd_sc_hd__o21a_1)
                                         net30 (net)
                  0.08    0.00    4.59 v output30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.14    0.35    4.94 v output30/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData2[3] (net)
                  0.14    0.00    4.94 v readData2[3] (out)
                                  4.94   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -4.94   data arrival time
-----------------------------------------------------------------------------
                                  2.81   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.21    0.40    2.41 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.21    0.00    2.41 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.18    1.32    3.73 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.18    0.00    3.73 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.15    0.41    4.14 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.15    0.00    4.14 v _435_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.13    0.78    4.92 v _435_/X (sky130_fd_sc_hd__mux2_1)
                                         _208_ (net)
                  0.13    0.00    4.92 v _436_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    5.11 v _436_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _042_ (net)
                  0.05    0.00    5.11 v _524_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.11   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.07    0.25   10.67 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.07    0.00   10.67 ^ _524_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.42   clock uncertainty
                          0.00   10.42   clock reconvergence pessimism
                         -0.26   10.16   library setup time
                                 10.16   data required time
-----------------------------------------------------------------------------
                                 10.16   data required time
                                 -5.11   data arrival time
-----------------------------------------------------------------------------
                                  5.05   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.21    0.40    2.41 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.21    0.00    2.41 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.18    1.32    3.73 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.18    0.00    3.73 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.15    0.41    4.14 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.15    0.00    4.14 v _445_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.77    4.91 v _445_/X (sky130_fd_sc_hd__mux2_1)
                                         _213_ (net)
                  0.12    0.00    4.91 v _446_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    5.10 v _446_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _047_ (net)
                  0.05    0.00    5.10 v _529_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.10   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.08    0.26   10.68 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.08    0.00   10.68 ^ _529_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  5.06   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.21    0.40    2.41 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.21    0.00    2.41 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.18    1.32    3.73 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.18    0.00    3.73 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.15    0.41    4.14 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.15    0.00    4.14 v _439_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.77    4.91 v _439_/X (sky130_fd_sc_hd__mux2_1)
                                         _210_ (net)
                  0.12    0.00    4.91 v _440_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    5.09 v _440_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _044_ (net)
                  0.05    0.00    5.09 v _526_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.09   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.68 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.08    0.00   10.68 ^ _526_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -5.09   data arrival time
-----------------------------------------------------------------------------
                                  5.07   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.21    0.40    2.41 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.21    0.00    2.41 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.18    1.32    3.73 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.18    0.00    3.73 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.15    0.41    4.14 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.15    0.00    4.14 v _433_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.76    4.90 v _433_/X (sky130_fd_sc_hd__mux2_1)
                                         _207_ (net)
                  0.11    0.00    4.90 v _434_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    5.08 v _434_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _041_ (net)
                  0.05    0.00    5.08 v _523_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.08   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.67 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.08    0.00   10.67 ^ _523_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.42   clock uncertainty
                          0.00   10.42   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -5.08   data arrival time
-----------------------------------------------------------------------------
                                  5.09   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.21    0.40    2.41 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.21    0.00    2.41 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.18    1.32    3.73 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.18    0.00    3.73 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.15    0.41    4.14 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.15    0.00    4.14 v _437_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.76    4.90 v _437_/X (sky130_fd_sc_hd__mux2_1)
                                         _209_ (net)
                  0.11    0.00    4.90 v _438_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    5.08 v _438_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _043_ (net)
                  0.04    0.00    5.08 v _525_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.08   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.67 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.08    0.00   10.67 ^ _525_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.42   clock uncertainty
                          0.00   10.42   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -5.08   data arrival time
-----------------------------------------------------------------------------
                                  5.09   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.21    0.40    2.41 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.21    0.00    2.41 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.18    1.32    3.73 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.18    0.00    3.73 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.15    0.41    4.14 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.15    0.00    4.14 v _443_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.75    4.89 v _443_/X (sky130_fd_sc_hd__mux2_1)
                                         _212_ (net)
                  0.11    0.00    4.89 v _444_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    5.07 v _444_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _046_ (net)
                  0.04    0.00    5.07 v _528_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.07   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.08    0.26   10.67 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.08    0.00   10.67 ^ _528_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.42   clock uncertainty
                          0.00   10.42   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -5.07   data arrival time
-----------------------------------------------------------------------------
                                  5.09   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.21    0.40    2.41 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.21    0.00    2.41 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.18    1.32    3.73 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.18    0.00    3.73 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.15    0.41    4.14 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.15    0.00    4.14 v _431_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.76    4.89 v _431_/X (sky130_fd_sc_hd__mux2_1)
                                         _206_ (net)
                  0.11    0.00    4.89 v _432_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    5.07 v _432_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _040_ (net)
                  0.04    0.00    5.07 v _522_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.07   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.67 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.08    0.00   10.67 ^ _522_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.42   clock uncertainty
                          0.00   10.42   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -5.07   data arrival time
-----------------------------------------------------------------------------
                                  5.10   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.21    0.40    2.41 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.21    0.00    2.41 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.18    1.32    3.73 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.18    0.00    3.73 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.15    0.41    4.14 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.15    0.00    4.14 v _441_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.75    4.89 v _441_/X (sky130_fd_sc_hd__mux2_1)
                                         _211_ (net)
                  0.11    0.00    4.89 v _442_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    5.07 v _442_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _045_ (net)
                  0.04    0.00    5.07 v _527_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.07   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.08    0.26   10.67 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.08    0.00   10.67 ^ _527_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.42   clock uncertainty
                          0.00   10.42   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -5.07   data arrival time
-----------------------------------------------------------------------------
                                  5.10   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _499_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.23    0.00    2.43 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.34    1.09    3.52 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.34    0.00    3.52 ^ _380_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.84    4.36 v _380_/X (sky130_fd_sc_hd__mux2_1)
                                         _178_ (net)
                  0.12    0.00    4.36 v _381_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.54 v _381_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _017_ (net)
                  0.05    0.00    4.54 v _499_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.54   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.07    0.25   10.67 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.07    0.00   10.67 ^ _499_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.42   clock uncertainty
                          0.00   10.42   clock reconvergence pessimism
                         -0.26   10.16   library setup time
                                 10.16   data required time
-----------------------------------------------------------------------------
                                 10.16   data required time
                                 -4.54   data arrival time
-----------------------------------------------------------------------------
                                  5.62   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.23    0.00    2.43 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.34    1.09    3.51 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.34    0.00    3.52 ^ _423_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.83    4.34 v _423_/X (sky130_fd_sc_hd__mux2_1)
                                         _201_ (net)
                  0.11    0.00    4.34 v _424_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.20    4.54 v _424_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _037_ (net)
                  0.06    0.00    4.54 v _519_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.54   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.68 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.08    0.00   10.68 ^ _519_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.16   library setup time
                                 10.16   data required time
-----------------------------------------------------------------------------
                                 10.16   data required time
                                 -4.54   data arrival time
-----------------------------------------------------------------------------
                                  5.63   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _505_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.23    0.00    2.43 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.34    1.09    3.52 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.34    0.00    3.52 ^ _392_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.83    4.35 v _392_/X (sky130_fd_sc_hd__mux2_1)
                                         _184_ (net)
                  0.11    0.00    4.35 v _393_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.54 v _393_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _023_ (net)
                  0.05    0.00    4.54 v _505_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.54   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.08    0.26   10.68 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.08    0.00   10.68 ^ _505_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.54   data arrival time
-----------------------------------------------------------------------------
                                  5.63   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _500_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.23    0.00    2.43 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.34    1.09    3.52 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.34    0.00    3.52 ^ _382_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.83    4.35 v _382_/X (sky130_fd_sc_hd__mux2_1)
                                         _179_ (net)
                  0.11    0.00    4.35 v _383_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.53 v _383_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _018_ (net)
                  0.04    0.00    4.53 v _500_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.53   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.07    0.25   10.67 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.07    0.00   10.67 ^ _500_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.42   clock uncertainty
                          0.00   10.42   clock reconvergence pessimism
                         -0.26   10.16   library setup time
                                 10.16   data required time
-----------------------------------------------------------------------------
                                 10.16   data required time
                                 -4.53   data arrival time
-----------------------------------------------------------------------------
                                  5.63   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.23    0.00    2.43 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.34    1.09    3.51 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.34    0.00    3.52 ^ _421_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.83    4.35 v _421_/X (sky130_fd_sc_hd__mux2_1)
                                         _200_ (net)
                  0.12    0.00    4.35 v _422_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.53 v _422_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _036_ (net)
                  0.04    0.00    4.53 v _518_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.53   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.68 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.08    0.00   10.68 ^ _518_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.53   data arrival time
-----------------------------------------------------------------------------
                                  5.64   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.23    0.00    2.43 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.34    1.09    3.51 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.34    0.00    3.51 ^ _419_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.83    4.35 v _419_/X (sky130_fd_sc_hd__mux2_1)
                                         _199_ (net)
                  0.11    0.00    4.35 v _420_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.53 v _420_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _035_ (net)
                  0.04    0.00    4.53 v _517_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.53   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.67 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.08    0.00   10.67 ^ _517_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.42   clock uncertainty
                          0.00   10.42   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.53   data arrival time
-----------------------------------------------------------------------------
                                  5.64   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _498_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.23    0.00    2.43 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.34    1.09    3.52 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.34    0.00    3.52 ^ _378_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.34 v _378_/X (sky130_fd_sc_hd__mux2_1)
                                         _177_ (net)
                  0.11    0.00    4.34 v _379_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    4.52 v _379_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _016_ (net)
                  0.05    0.00    4.52 v _498_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.52   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.67 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.08    0.00   10.68 ^ _498_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.52   data arrival time
-----------------------------------------------------------------------------
                                  5.64   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _501_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.23    0.00    2.43 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.34    1.09    3.52 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.34    0.00    3.52 ^ _384_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.34 v _384_/X (sky130_fd_sc_hd__mux2_1)
                                         _180_ (net)
                  0.11    0.00    4.34 v _385_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    4.52 v _385_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _019_ (net)
                  0.05    0.00    4.52 v _501_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.52   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.67 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.08    0.00   10.68 ^ _501_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.52   data arrival time
-----------------------------------------------------------------------------
                                  5.65   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _503_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.23    0.00    2.43 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.34    1.09    3.52 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.34    0.00    3.52 ^ _388_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.34 v _388_/X (sky130_fd_sc_hd__mux2_1)
                                         _182_ (net)
                  0.11    0.00    4.34 v _389_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.52 v _389_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _021_ (net)
                  0.04    0.00    4.52 v _503_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.52   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.68 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.08    0.00   10.68 ^ _503_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.52   data arrival time
-----------------------------------------------------------------------------
                                  5.65   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _504_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.23    0.00    2.43 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.34    1.09    3.52 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.34    0.00    3.52 ^ _390_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.34 v _390_/X (sky130_fd_sc_hd__mux2_1)
                                         _183_ (net)
                  0.11    0.00    4.34 v _391_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.52 v _391_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _022_ (net)
                  0.04    0.00    4.52 v _504_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.52   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.08    0.26   10.67 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.08    0.00   10.67 ^ _504_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.42   clock uncertainty
                          0.00   10.42   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.52   data arrival time
-----------------------------------------------------------------------------
                                  5.65   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.23    0.00    2.43 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.34    1.09    3.51 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.34    0.00    3.52 ^ _427_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.33 v _427_/X (sky130_fd_sc_hd__mux2_1)
                                         _203_ (net)
                  0.11    0.00    4.33 v _428_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    4.51 v _428_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _039_ (net)
                  0.05    0.00    4.51 v _521_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.51   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.08    0.26   10.67 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.08    0.00   10.67 ^ _521_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.42   clock uncertainty
                          0.00   10.42   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.51   data arrival time
-----------------------------------------------------------------------------
                                  5.65   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.23    0.00    2.43 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.34    1.09    3.51 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.34    0.00    3.51 ^ _415_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.34 v _415_/X (sky130_fd_sc_hd__mux2_1)
                                         _197_ (net)
                  0.11    0.00    4.34 v _416_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.52 v _416_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _033_ (net)
                  0.04    0.00    4.52 v _515_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.52   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.67 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.08    0.00   10.68 ^ _515_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.52   data arrival time
-----------------------------------------------------------------------------
                                  5.65   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.23    0.00    2.43 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.34    1.09    3.51 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.34    0.00    3.51 ^ _417_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.34 v _417_/X (sky130_fd_sc_hd__mux2_1)
                                         _198_ (net)
                  0.11    0.00    4.34 v _418_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.51 v _418_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _034_ (net)
                  0.04    0.00    4.51 v _516_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.51   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.68 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.68 ^ _516_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.51   data arrival time
-----------------------------------------------------------------------------
                                  5.66   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _502_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.23    0.00    2.43 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.34    1.09    3.52 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.34    0.00    3.52 ^ _386_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.34 v _386_/X (sky130_fd_sc_hd__mux2_1)
                                         _181_ (net)
                  0.11    0.00    4.34 v _387_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.51 v _387_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _020_ (net)
                  0.04    0.00    4.51 v _502_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.51   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.68 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.08    0.00   10.68 ^ _502_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.51   data arrival time
-----------------------------------------------------------------------------
                                  5.66   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.23    0.00    2.43 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.34    1.09    3.51 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.34    0.00    3.52 ^ _425_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.33 v _425_/X (sky130_fd_sc_hd__mux2_1)
                                         _202_ (net)
                  0.11    0.00    4.33 v _426_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.51 v _426_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _038_ (net)
                  0.04    0.00    4.51 v _520_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.51   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.08    0.26   10.67 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.08    0.00   10.67 ^ _520_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.42   clock uncertainty
                          0.00   10.42   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.51   data arrival time
-----------------------------------------------------------------------------
                                  5.66   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.23    0.00    2.43 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.34    1.09    3.51 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.34    0.00    3.51 ^ _413_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.33 v _413_/X (sky130_fd_sc_hd__mux2_1)
                                         _196_ (net)
                  0.11    0.00    4.33 v _414_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.51 v _414_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _032_ (net)
                  0.04    0.00    4.51 v _514_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.51   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.67 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.08    0.00   10.68 ^ _514_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.51   data arrival time
-----------------------------------------------------------------------------
                                  5.66   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _495_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.42 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.23    0.00    2.42 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.11    0.60    3.02 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.11    0.00    3.02 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.45    3.47 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.29    0.00    3.47 ^ _371_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.82    4.29 v _371_/X (sky130_fd_sc_hd__mux2_1)
                                         _173_ (net)
                  0.12    0.00    4.29 v _372_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.48 v _372_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _013_ (net)
                  0.05    0.00    4.48 v _495_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.48   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.67 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.08    0.00   10.67 ^ _495_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.42   clock uncertainty
                          0.00   10.42   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.48   data arrival time
-----------------------------------------------------------------------------
                                  5.68   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.42 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.23    0.00    2.42 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.30    1.05    3.47 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.30    0.00    3.47 ^ _458_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.29 v _458_/X (sky130_fd_sc_hd__mux2_1)
                                         _220_ (net)
                  0.11    0.00    4.29 v _459_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.48 v _459_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _053_ (net)
                  0.05    0.00    4.48 v _535_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.48   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.67 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.08    0.00   10.67 ^ _535_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.42   clock uncertainty
                          0.00   10.42   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.48   data arrival time
-----------------------------------------------------------------------------
                                  5.69   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.42 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.23    0.00    2.42 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.30    1.05    3.47 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.30    0.00    3.47 ^ _452_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.29 v _452_/X (sky130_fd_sc_hd__mux2_1)
                                         _217_ (net)
                  0.11    0.00    4.29 v _453_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.48 v _453_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _050_ (net)
                  0.05    0.00    4.48 v _532_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.48   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.68 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.68 ^ _532_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.48   data arrival time
-----------------------------------------------------------------------------
                                  5.69   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _493_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.42 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.23    0.00    2.42 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.11    0.60    3.02 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.11    0.00    3.02 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.45    3.47 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.29    0.00    3.47 ^ _367_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.29 v _367_/X (sky130_fd_sc_hd__mux2_1)
                                         _171_ (net)
                  0.11    0.00    4.29 v _368_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.47 v _368_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _011_ (net)
                  0.04    0.00    4.47 v _493_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.47   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.67 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.08    0.00   10.68 ^ _493_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.47   data arrival time
-----------------------------------------------------------------------------
                                  5.70   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _494_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.42 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.23    0.00    2.42 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.11    0.60    3.02 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.11    0.00    3.02 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.45    3.47 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.29    0.00    3.47 ^ _369_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.29 v _369_/X (sky130_fd_sc_hd__mux2_1)
                                         _172_ (net)
                  0.11    0.00    4.29 v _370_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.47 v _370_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _012_ (net)
                  0.04    0.00    4.47 v _494_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.47   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.68 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.08    0.00   10.68 ^ _494_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.47   data arrival time
-----------------------------------------------------------------------------
                                  5.70   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _491_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.42 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.23    0.00    2.42 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.11    0.60    3.02 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.11    0.00    3.02 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.45    3.47 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.29    0.00    3.47 ^ _363_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.28 v _363_/X (sky130_fd_sc_hd__mux2_1)
                                         _169_ (net)
                  0.11    0.00    4.28 v _364_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.46 v _364_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _009_ (net)
                  0.05    0.00    4.46 v _491_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.46   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.68 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.68 ^ _491_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.46   data arrival time
-----------------------------------------------------------------------------
                                  5.70   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.42 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.23    0.00    2.42 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.30    1.05    3.47 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.30    0.00    3.47 ^ _456_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.28 v _456_/X (sky130_fd_sc_hd__mux2_1)
                                         _219_ (net)
                  0.11    0.00    4.28 v _457_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    4.46 v _457_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _052_ (net)
                  0.05    0.00    4.46 v _534_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.46   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.67 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.08    0.00   10.67 ^ _534_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.42   clock uncertainty
                          0.00   10.42   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.46   data arrival time
-----------------------------------------------------------------------------
                                  5.70   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _490_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.42 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.23    0.00    2.42 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.11    0.60    3.02 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.11    0.00    3.02 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.45    3.47 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.29    0.00    3.47 ^ _361_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.28 v _361_/X (sky130_fd_sc_hd__mux2_1)
                                         _168_ (net)
                  0.11    0.00    4.28 v _362_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.46 v _362_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _008_ (net)
                  0.04    0.00    4.46 v _490_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.46   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.67 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.08    0.00   10.68 ^ _490_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.46   data arrival time
-----------------------------------------------------------------------------
                                  5.70   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _492_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.42 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.23    0.00    2.42 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.11    0.60    3.02 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.11    0.00    3.02 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.45    3.47 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.29    0.00    3.47 ^ _365_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.29 v _365_/X (sky130_fd_sc_hd__mux2_1)
                                         _170_ (net)
                  0.11    0.00    4.29 v _366_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.47 v _366_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _010_ (net)
                  0.04    0.00    4.47 v _492_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.47   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.68 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.68 ^ _492_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.47   data arrival time
-----------------------------------------------------------------------------
                                  5.70   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.42 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.23    0.00    2.42 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.30    1.05    3.47 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.30    0.00    3.47 ^ _462_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.27 v _462_/X (sky130_fd_sc_hd__mux2_1)
                                         _222_ (net)
                  0.11    0.00    4.27 v _463_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    4.46 v _463_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _055_ (net)
                  0.05    0.00    4.46 v _537_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.46   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.07    0.25   10.67 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.07    0.00   10.67 ^ _537_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.42   clock uncertainty
                          0.00   10.42   clock reconvergence pessimism
                         -0.26   10.16   library setup time
                                 10.16   data required time
-----------------------------------------------------------------------------
                                 10.16   data required time
                                 -4.46   data arrival time
-----------------------------------------------------------------------------
                                  5.70   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _536_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.42 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.23    0.00    2.42 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.30    1.05    3.47 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.30    0.00    3.47 ^ _460_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.28 v _460_/X (sky130_fd_sc_hd__mux2_1)
                                         _221_ (net)
                  0.11    0.00    4.28 v _461_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.46 v _461_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _054_ (net)
                  0.04    0.00    4.46 v _536_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.46   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.08    0.26   10.68 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.08    0.00   10.68 ^ _536_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.46   data arrival time
-----------------------------------------------------------------------------
                                  5.71   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _497_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.42 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.23    0.00    2.42 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.11    0.60    3.02 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.11    0.00    3.02 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.45    3.47 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.29    0.00    3.47 ^ _375_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.80    4.27 v _375_/X (sky130_fd_sc_hd__mux2_1)
                                         _175_ (net)
                  0.11    0.00    4.27 v _376_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    4.45 v _376_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _015_ (net)
                  0.05    0.00    4.45 v _497_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.45   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.07    0.25   10.67 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.07    0.00   10.67 ^ _497_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.42   clock uncertainty
                          0.00   10.42   clock reconvergence pessimism
                         -0.26   10.16   library setup time
                                 10.16   data required time
-----------------------------------------------------------------------------
                                 10.16   data required time
                                 -4.45   data arrival time
-----------------------------------------------------------------------------
                                  5.71   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _496_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.42 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.23    0.00    2.42 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.11    0.60    3.02 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.11    0.00    3.02 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.45    3.47 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.29    0.00    3.47 ^ _373_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.80    4.28 v _373_/X (sky130_fd_sc_hd__mux2_1)
                                         _174_ (net)
                  0.11    0.00    4.28 v _374_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.45 v _374_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _014_ (net)
                  0.04    0.00    4.45 v _496_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.45   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.08    0.26   10.68 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.08    0.00   10.68 ^ _496_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.25   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.45   data arrival time
-----------------------------------------------------------------------------
                                  5.72   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.42 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.23    0.00    2.42 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.30    1.05    3.47 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.30    0.00    3.47 ^ _454_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.80    4.27 v _454_/X (sky130_fd_sc_hd__mux2_1)
                                         _218_ (net)
                  0.11    0.00    4.27 v _455_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    4.45 v _455_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _051_ (net)
                  0.05    0.00    4.45 v _533_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.45   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.67 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.08    0.00   10.67 ^ _533_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.42   clock uncertainty
                          0.00   10.42   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.45   data arrival time
-----------------------------------------------------------------------------
                                  5.72   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.42 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.23    0.00    2.42 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.30    1.05    3.47 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.30    0.00    3.47 ^ _448_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.80    4.27 v _448_/X (sky130_fd_sc_hd__mux2_1)
                                         _215_ (net)
                  0.11    0.00    4.27 v _449_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.45 v _449_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _048_ (net)
                  0.04    0.00    4.45 v _530_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.45   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.67 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.08    0.00   10.68 ^ _530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.45   data arrival time
-----------------------------------------------------------------------------
                                  5.72   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.42 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.23    0.00    2.42 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.04    0.30    1.05    3.47 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.30    0.00    3.47 ^ _450_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.80    4.27 v _450_/X (sky130_fd_sc_hd__mux2_1)
                                         _216_ (net)
                  0.11    0.00    4.27 v _451_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.45 v _451_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _049_ (net)
                  0.04    0.00    4.45 v _531_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.45   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.67 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.08    0.00   10.68 ^ _531_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.45   data arrival time
-----------------------------------------------------------------------------
                                  5.72   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _484_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.23    0.00    2.43 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.58    3.01 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.10    0.00    3.01 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.05    0.26    0.43    3.44 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.26    0.00    3.44 ^ _347_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.25 v _347_/X (sky130_fd_sc_hd__mux2_1)
                                         _160_ (net)
                  0.11    0.00    4.25 v _348_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.44 v _348_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _002_ (net)
                  0.05    0.00    4.44 v _484_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.44   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.68 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.68 ^ _484_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.44   data arrival time
-----------------------------------------------------------------------------
                                  5.73   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.21    0.40    2.41 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.21    0.00    2.41 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.58    2.99 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.10    0.00    2.99 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.45    3.44 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.29    0.00    3.44 ^ _410_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.26 v _410_/X (sky130_fd_sc_hd__mux2_1)
                                         _194_ (net)
                  0.11    0.00    4.26 v _411_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.44 v _411_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _031_ (net)
                  0.04    0.00    4.44 v _513_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.44   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.08    0.26   10.67 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.08    0.00   10.67 ^ _513_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.42   clock uncertainty
                          0.00   10.42   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.44   data arrival time
-----------------------------------------------------------------------------
                                  5.73   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.21    0.40    2.41 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.21    0.00    2.41 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.58    2.99 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.10    0.00    2.99 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.45    3.44 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.29    0.00    3.44 ^ _400_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.25 v _400_/X (sky130_fd_sc_hd__mux2_1)
                                         _189_ (net)
                  0.11    0.00    4.25 v _401_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.43 v _401_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _026_ (net)
                  0.04    0.00    4.43 v _508_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.43   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.68 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.68 ^ _508_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.43   data arrival time
-----------------------------------------------------------------------------
                                  5.74   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.21    0.40    2.41 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.21    0.00    2.41 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.58    2.99 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.10    0.00    2.99 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.45    3.44 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.29    0.00    3.44 ^ _404_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.25 v _404_/X (sky130_fd_sc_hd__mux2_1)
                                         _191_ (net)
                  0.11    0.00    4.25 v _405_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.43 v _405_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _028_ (net)
                  0.04    0.00    4.43 v _510_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.43   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.68 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.08    0.00   10.68 ^ _510_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.43   data arrival time
-----------------------------------------------------------------------------
                                  5.74   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _488_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.23    0.00    2.43 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.58    3.01 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.10    0.00    3.01 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.05    0.26    0.43    3.44 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.26    0.00    3.44 ^ _355_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.25 v _355_/X (sky130_fd_sc_hd__mux2_1)
                                         _164_ (net)
                  0.11    0.00    4.25 v _356_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.43 v _356_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _006_ (net)
                  0.05    0.00    4.43 v _488_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.43   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.08    0.26   10.68 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.08    0.00   10.68 ^ _488_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.43   data arrival time
-----------------------------------------------------------------------------
                                  5.74   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _486_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.23    0.00    2.43 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.58    3.01 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.10    0.00    3.01 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.05    0.26    0.43    3.44 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.26    0.00    3.44 ^ _351_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.25 v _351_/X (sky130_fd_sc_hd__mux2_1)
                                         _162_ (net)
                  0.11    0.00    4.25 v _352_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.43 v _352_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _004_ (net)
                  0.04    0.00    4.43 v _486_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.43   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.67 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.08    0.00   10.67 ^ _486_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.42   clock uncertainty
                          0.00   10.42   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.43   data arrival time
-----------------------------------------------------------------------------
                                  5.74   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _489_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.23    0.00    2.43 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.58    3.01 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.10    0.00    3.01 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.05    0.26    0.43    3.44 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.26    0.00    3.44 ^ _357_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.80    4.23 v _357_/X (sky130_fd_sc_hd__mux2_1)
                                         _165_ (net)
                  0.11    0.00    4.23 v _358_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.42 v _358_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _007_ (net)
                  0.05    0.00    4.42 v _489_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.42   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.07    0.25   10.67 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.07    0.00   10.67 ^ _489_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.42   clock uncertainty
                          0.00   10.42   clock reconvergence pessimism
                         -0.26   10.16   library setup time
                                 10.16   data required time
-----------------------------------------------------------------------------
                                 10.16   data required time
                                 -4.42   data arrival time
-----------------------------------------------------------------------------
                                  5.74   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.21    0.40    2.41 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.21    0.00    2.41 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.58    2.99 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.10    0.00    2.99 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.45    3.44 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.29    0.00    3.44 ^ _406_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.25 v _406_/X (sky130_fd_sc_hd__mux2_1)
                                         _192_ (net)
                  0.11    0.00    4.25 v _407_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.43 v _407_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _029_ (net)
                  0.04    0.00    4.43 v _511_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.43   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.68 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.08    0.00   10.68 ^ _511_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.43   data arrival time
-----------------------------------------------------------------------------
                                  5.74   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.21    0.40    2.41 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.21    0.00    2.41 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.58    2.99 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.10    0.00    2.99 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.45    3.44 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.29    0.00    3.44 ^ _402_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.25 v _402_/X (sky130_fd_sc_hd__mux2_1)
                                         _190_ (net)
                  0.11    0.00    4.25 v _403_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.43 v _403_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _027_ (net)
                  0.04    0.00    4.43 v _509_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.43   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.67 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.08    0.00   10.67 ^ _509_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.42   clock uncertainty
                          0.00   10.42   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.43   data arrival time
-----------------------------------------------------------------------------
                                  5.74   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _507_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.21    0.40    2.41 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.21    0.00    2.41 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.58    2.99 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.10    0.00    2.99 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.45    3.44 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.29    0.00    3.44 ^ _398_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.25 v _398_/X (sky130_fd_sc_hd__mux2_1)
                                         _188_ (net)
                  0.11    0.00    4.25 v _399_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.43 v _399_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _025_ (net)
                  0.04    0.00    4.43 v _507_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.43   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.67 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.08    0.00   10.68 ^ _507_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.43   data arrival time
-----------------------------------------------------------------------------
                                  5.74   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _506_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.21    0.40    2.41 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.21    0.00    2.41 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.58    2.99 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.10    0.00    2.99 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.45    3.44 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.29    0.00    3.44 ^ _396_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.25 v _396_/X (sky130_fd_sc_hd__mux2_1)
                                         _187_ (net)
                  0.11    0.00    4.25 v _397_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.43 v _397_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _024_ (net)
                  0.04    0.00    4.43 v _506_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.43   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.67 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.08    0.00   10.68 ^ _506_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.43   data arrival time
-----------------------------------------------------------------------------
                                  5.74   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.21    0.40    2.41 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.21    0.00    2.41 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.58    2.99 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.10    0.00    2.99 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.45    3.44 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.29    0.00    3.44 ^ _408_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.24 v _408_/X (sky130_fd_sc_hd__mux2_1)
                                         _193_ (net)
                  0.11    0.00    4.24 v _409_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.42 v _409_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _030_ (net)
                  0.04    0.00    4.42 v _512_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.42   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.08    0.26   10.67 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.08    0.00   10.67 ^ _512_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.42   clock uncertainty
                          0.00   10.42   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.42   data arrival time
-----------------------------------------------------------------------------
                                  5.74   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _487_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.23    0.00    2.43 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.58    3.01 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.10    0.00    3.01 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.05    0.26    0.43    3.44 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.26    0.00    3.44 ^ _353_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.80    4.23 v _353_/X (sky130_fd_sc_hd__mux2_1)
                                         _163_ (net)
                  0.11    0.00    4.23 v _354_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    4.42 v _354_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _005_ (net)
                  0.05    0.00    4.42 v _487_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.42   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.67 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.08    0.00   10.67 ^ _487_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.42   clock uncertainty
                          0.00   10.42   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.42   data arrival time
-----------------------------------------------------------------------------
                                  5.75   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _483_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.23    0.00    2.43 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.58    3.01 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.10    0.00    3.01 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.05    0.26    0.43    3.44 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.26    0.00    3.44 ^ _345_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.80    4.24 v _345_/X (sky130_fd_sc_hd__mux2_1)
                                         _159_ (net)
                  0.11    0.00    4.24 v _346_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.42 v _346_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _001_ (net)
                  0.04    0.00    4.42 v _483_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.42   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.68 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.68 ^ _483_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.42   data arrival time
-----------------------------------------------------------------------------
                                  5.75   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _482_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.23    0.00    2.43 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.58    3.01 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.10    0.00    3.01 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.05    0.26    0.43    3.44 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.26    0.00    3.44 ^ _343_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.79    4.23 v _343_/X (sky130_fd_sc_hd__mux2_1)
                                         _158_ (net)
                  0.11    0.00    4.23 v _344_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.41 v _344_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _000_ (net)
                  0.04    0.00    4.41 v _482_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.41   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.67 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.08    0.00   10.68 ^ _482_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.41   data arrival time
-----------------------------------------------------------------------------
                                  5.76   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _485_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.41    2.43 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.23    0.00    2.43 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.58    3.01 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.10    0.00    3.01 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.05    0.26    0.43    3.44 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.26    0.00    3.44 ^ _349_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.79    4.23 v _349_/X (sky130_fd_sc_hd__mux2_1)
                                         _161_ (net)
                  0.11    0.00    4.23 v _350_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.41 v _350_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _003_ (net)
                  0.04    0.00    4.41 v _485_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.41   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.67 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.08    0.00   10.67 ^ _485_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.42   clock uncertainty
                          0.00   10.42   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.41   data arrival time
-----------------------------------------------------------------------------
                                  5.76   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.04    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.37    0.38    2.40 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.37    0.00    2.40 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.10    0.49    2.89 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.10    0.00    2.89 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.28    0.44    3.33 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.28    0.00    3.33 ^ _478_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.14 v _478_/X (sky130_fd_sc_hd__mux2_1)
                                         _231_ (net)
                  0.11    0.00    4.14 v _479_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.33 v _479_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _062_ (net)
                  0.05    0.00    4.33 v _544_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.33   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.08    0.26   10.68 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.08    0.00   10.68 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.33   data arrival time
-----------------------------------------------------------------------------
                                  5.84   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.04    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.37    0.38    2.40 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.37    0.00    2.40 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.10    0.49    2.89 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.10    0.00    2.89 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.28    0.44    3.33 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.28    0.00    3.33 ^ _468_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.15 v _468_/X (sky130_fd_sc_hd__mux2_1)
                                         _226_ (net)
                  0.11    0.00    4.15 v _469_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.33 v _469_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _057_ (net)
                  0.04    0.00    4.33 v _539_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.33   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.68 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.68 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.33   data arrival time
-----------------------------------------------------------------------------
                                  5.84   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.04    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.37    0.38    2.40 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.37    0.00    2.40 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.10    0.49    2.89 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.10    0.00    2.89 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.28    0.44    3.33 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.28    0.00    3.33 ^ _480_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.80    4.13 v _480_/X (sky130_fd_sc_hd__mux2_1)
                                         _232_ (net)
                  0.11    0.00    4.13 v _481_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    4.32 v _481_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _063_ (net)
                  0.05    0.00    4.32 v _545_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.32   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.02    0.07    0.25   10.67 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.07    0.00   10.67 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.42   clock uncertainty
                          0.00   10.42   clock reconvergence pessimism
                         -0.26   10.16   library setup time
                                 10.16   data required time
-----------------------------------------------------------------------------
                                 10.16   data required time
                                 -4.32   data arrival time
-----------------------------------------------------------------------------
                                  5.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.04    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.37    0.38    2.40 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.37    0.00    2.40 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.10    0.49    2.89 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.10    0.00    2.89 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.28    0.44    3.33 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.28    0.00    3.33 ^ _472_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.80    4.14 v _472_/X (sky130_fd_sc_hd__mux2_1)
                                         _228_ (net)
                  0.11    0.00    4.14 v _473_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.32 v _473_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _059_ (net)
                  0.04    0.00    4.32 v _541_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.32   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.67 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.08    0.00   10.68 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.32   data arrival time
-----------------------------------------------------------------------------
                                  5.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.04    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.37    0.38    2.40 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.37    0.00    2.40 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.10    0.49    2.89 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.10    0.00    2.89 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.28    0.44    3.33 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.28    0.00    3.33 ^ _474_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.80    4.14 v _474_/X (sky130_fd_sc_hd__mux2_1)
                                         _229_ (net)
                  0.11    0.00    4.14 v _475_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.32 v _475_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _060_ (net)
                  0.04    0.00    4.32 v _542_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.32   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.67 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.08    0.00   10.67 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.42   clock uncertainty
                          0.00   10.42   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.32   data arrival time
-----------------------------------------------------------------------------
                                  5.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.04    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.37    0.38    2.40 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.37    0.00    2.40 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.10    0.49    2.89 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.10    0.00    2.89 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.28    0.44    3.33 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.28    0.00    3.33 ^ _466_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.80    4.14 v _466_/X (sky130_fd_sc_hd__mux2_1)
                                         _225_ (net)
                  0.11    0.00    4.14 v _467_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.31 v _467_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _056_ (net)
                  0.04    0.00    4.31 v _538_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.31   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.67 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.08    0.00   10.68 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.31   data arrival time
-----------------------------------------------------------------------------
                                  5.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.04    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.37    0.38    2.40 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.37    0.00    2.40 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.10    0.49    2.89 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.10    0.00    2.89 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.28    0.44    3.33 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.28    0.00    3.33 ^ _476_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.80    4.13 v _476_/X (sky130_fd_sc_hd__mux2_1)
                                         _230_ (net)
                  0.11    0.00    4.13 v _477_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    4.31 v _477_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _061_ (net)
                  0.05    0.00    4.31 v _543_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.31   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.67 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.08    0.00   10.67 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.42   clock uncertainty
                          0.00   10.42   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.31   data arrival time
-----------------------------------------------------------------------------
                                  5.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _540_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.04    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.37    0.38    2.40 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.37    0.00    2.40 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.10    0.49    2.89 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.10    0.00    2.89 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.28    0.44    3.33 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.28    0.00    3.33 ^ _470_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.80    4.13 v _470_/X (sky130_fd_sc_hd__mux2_1)
                                         _227_ (net)
                  0.11    0.00    4.13 v _471_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.31 v _471_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _058_ (net)
                  0.04    0.00    4.31 v _540_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.31   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.15    0.10   10.10 ^ clk (in)
                                         clk (net)
                  0.15    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.32   10.42 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   10.42 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.68 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.68 ^ _540_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.43   clock uncertainty
                          0.00   10.43   clock reconvergence pessimism
                         -0.26   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -4.31   data arrival time
-----------------------------------------------------------------------------
                                  5.86   slack (MET)



worst slack corner Slowest: 2.6755
======================= Typical Corner ===================================

Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.22    0.21    2.22 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.22    0.00    2.22 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.18    0.31    2.53 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.18    0.00    2.54 ^ _302_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    2.90 v _302_/X (sky130_fd_sc_hd__mux2_1)
                                         _124_ (net)
                  0.06    0.00    2.90 v _303_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.32    3.22 v _303_/X (sky130_fd_sc_hd__a221o_1)
                                         _125_ (net)
                  0.06    0.00    3.22 v _304_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.06    0.13    3.35 v _304_/X (sky130_fd_sc_hd__o21a_1)
                                         net20 (net)
                  0.06    0.00    3.35 v output20/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.20    3.54 v output20/X (sky130_fd_sc_hd__buf_2)
                                         readData1[1] (net)
                  0.09    0.00    3.55 v readData1[1] (out)
                                  3.55   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.55   data arrival time
-----------------------------------------------------------------------------
                                  4.20   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.22    0.21    2.22 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.22    0.00    2.22 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.18    0.31    2.53 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.18    0.00    2.53 ^ _326_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    2.90 v _326_/X (sky130_fd_sc_hd__mux2_1)
                                         _144_ (net)
                  0.06    0.00    2.90 v _327_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.01    0.07    0.33    3.23 v _327_/X (sky130_fd_sc_hd__a221o_1)
                                         _145_ (net)
                  0.07    0.00    3.23 v _328_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.12    3.35 v _328_/X (sky130_fd_sc_hd__o21a_1)
                                         net24 (net)
                  0.04    0.00    3.35 v output24/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.19    3.54 v output24/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[5] (net)
                  0.08    0.00    3.54 v readData1[5] (out)
                                  3.54   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.54   data arrival time
-----------------------------------------------------------------------------
                                  4.21   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.22    0.21    2.22 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.22    0.00    2.22 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.19    0.32    2.55 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.19    0.00    2.55 ^ _242_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.07    0.37    2.92 v _242_/X (sky130_fd_sc_hd__mux2_1)
                                         _073_ (net)
                  0.07    0.00    2.92 v _243_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.31    3.23 v _243_/X (sky130_fd_sc_hd__a221o_1)
                                         _074_ (net)
                  0.05    0.00    3.23 v _244_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.12    3.35 v _244_/X (sky130_fd_sc_hd__o21a_1)
                                         net27 (net)
                  0.04    0.00    3.35 v output27/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.54 v output27/X (sky130_fd_sc_hd__buf_2)
                                         readData2[0] (net)
                  0.09    0.00    3.54 v readData2[0] (out)
                                  3.54   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.54   data arrival time
-----------------------------------------------------------------------------
                                  4.21   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.22    0.21    2.22 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.22    0.00    2.22 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.19    0.32    2.55 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.19    0.00    2.55 ^ _248_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    2.92 v _248_/X (sky130_fd_sc_hd__mux2_1)
                                         _078_ (net)
                  0.06    0.00    2.92 v _249_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.31    3.23 v _249_/X (sky130_fd_sc_hd__a221o_1)
                                         _079_ (net)
                  0.06    0.00    3.23 v _250_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.05    0.12    3.35 v _250_/X (sky130_fd_sc_hd__o21a_1)
                                         net28 (net)
                  0.05    0.00    3.35 v output28/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.54 v output28/X (sky130_fd_sc_hd__buf_2)
                                         readData2[1] (net)
                  0.09    0.00    3.54 v readData2[1] (out)
                                  3.54   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.54   data arrival time
-----------------------------------------------------------------------------
                                  4.21   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.22    0.21    2.22 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.22    0.00    2.22 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.19    0.32    2.55 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.19    0.00    2.55 ^ _272_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    2.91 v _272_/X (sky130_fd_sc_hd__mux2_1)
                                         _098_ (net)
                  0.06    0.00    2.91 v _273_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.32    3.23 v _273_/X (sky130_fd_sc_hd__a221o_1)
                                         _099_ (net)
                  0.06    0.00    3.23 v _274_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.12    3.35 v _274_/X (sky130_fd_sc_hd__o21a_1)
                                         net32 (net)
                  0.04    0.00    3.35 v output32/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.53 v output32/X (sky130_fd_sc_hd__buf_2)
                                         readData2[5] (net)
                  0.09    0.00    3.53 v readData2[5] (out)
                                  3.53   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.53   data arrival time
-----------------------------------------------------------------------------
                                  4.22   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.22    0.21    2.22 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.22    0.00    2.22 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.19    0.32    2.55 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.19    0.00    2.55 ^ _266_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    2.91 v _266_/X (sky130_fd_sc_hd__mux2_1)
                                         _093_ (net)
                  0.06    0.00    2.92 v _267_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.31    3.22 v _267_/X (sky130_fd_sc_hd__a221o_1)
                                         _094_ (net)
                  0.05    0.00    3.22 v _268_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.04    0.12    3.34 v _268_/X (sky130_fd_sc_hd__o21a_1)
                                         net31 (net)
                  0.04    0.00    3.34 v output31/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.53 v output31/X (sky130_fd_sc_hd__buf_2)
                                         readData2[4] (net)
                  0.09    0.00    3.53 v readData2[4] (out)
                                  3.53   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.53   data arrival time
-----------------------------------------------------------------------------
                                  4.22   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.22    0.21    2.22 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.22    0.00    2.22 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.19    0.32    2.55 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.19    0.00    2.55 ^ _260_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    2.91 v _260_/X (sky130_fd_sc_hd__mux2_1)
                                         _088_ (net)
                  0.06    0.00    2.91 v _261_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.31    3.22 v _261_/X (sky130_fd_sc_hd__a221o_1)
                                         _089_ (net)
                  0.06    0.00    3.22 v _262_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.12    3.34 v _262_/X (sky130_fd_sc_hd__o21a_1)
                                         net30 (net)
                  0.04    0.00    3.34 v output30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.19    3.53 v output30/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData2[3] (net)
                  0.08    0.00    3.53 v readData2[3] (out)
                                  3.53   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.53   data arrival time
-----------------------------------------------------------------------------
                                  4.22   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.22    0.21    2.22 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.22    0.00    2.22 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.18    0.31    2.53 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.18    0.00    2.54 ^ _296_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    2.90 v _296_/X (sky130_fd_sc_hd__mux2_1)
                                         _119_ (net)
                  0.06    0.00    2.90 v _297_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.31    3.21 v _297_/X (sky130_fd_sc_hd__a221o_1)
                                         _120_ (net)
                  0.05    0.00    3.21 v _298_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.05    0.12    3.34 v _298_/X (sky130_fd_sc_hd__o21a_1)
                                         net19 (net)
                  0.05    0.00    3.34 v output19/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.53 v output19/X (sky130_fd_sc_hd__buf_2)
                                         readData1[0] (net)
                  0.09    0.00    3.53 v readData1[0] (out)
                                  3.53   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.53   data arrival time
-----------------------------------------------------------------------------
                                  4.22   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.22    0.21    2.22 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.22    0.00    2.22 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.19    0.32    2.55 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.19    0.00    2.55 ^ _254_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    2.91 v _254_/X (sky130_fd_sc_hd__mux2_1)
                                         _083_ (net)
                  0.06    0.00    2.91 v _255_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.31    3.22 v _255_/X (sky130_fd_sc_hd__a221o_1)
                                         _084_ (net)
                  0.05    0.00    3.22 v _256_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.11    3.34 v _256_/X (sky130_fd_sc_hd__o21a_1)
                                         net29 (net)
                  0.04    0.00    3.34 v output29/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.52 v output29/X (sky130_fd_sc_hd__buf_2)
                                         readData2[2] (net)
                  0.09    0.00    3.52 v readData2[2] (out)
                                  3.52   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.52   data arrival time
-----------------------------------------------------------------------------
                                  4.23   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.22    0.21    2.22 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.22    0.00    2.22 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.18    0.31    2.53 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.18    0.00    2.53 ^ _320_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    2.90 v _320_/X (sky130_fd_sc_hd__mux2_1)
                                         _139_ (net)
                  0.06    0.00    2.90 v _321_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.32    3.22 v _321_/X (sky130_fd_sc_hd__a221o_1)
                                         _140_ (net)
                  0.06    0.00    3.22 v _322_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.12    3.33 v _322_/X (sky130_fd_sc_hd__o21a_1)
                                         net23 (net)
                  0.04    0.00    3.33 v output23/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.52 v output23/X (sky130_fd_sc_hd__buf_2)
                                         readData1[4] (net)
                  0.09    0.00    3.52 v readData1[4] (out)
                                  3.52   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.52   data arrival time
-----------------------------------------------------------------------------
                                  4.23   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.22    0.21    2.22 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.22    0.00    2.22 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.19    0.29    2.51 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.19    0.00    2.51 ^ _335_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.09    0.60    3.11 v _335_/X (sky130_fd_sc_hd__mux4_1)
                                         _151_ (net)
                  0.09    0.00    3.11 v _340_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.05    0.20    3.32 v _340_/X (sky130_fd_sc_hd__o21a_1)
                                         net26 (net)
                  0.05    0.00    3.32 v output26/A (sky130_fd_sc_hd__buf_2)
     1    0.04    0.09    0.19    3.51 v output26/X (sky130_fd_sc_hd__buf_2)
                                         readData1[7] (net)
                  0.09    0.00    3.51 v readData1[7] (out)
                                  3.51   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.51   data arrival time
-----------------------------------------------------------------------------
                                  4.24   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.22    0.21    2.22 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.22    0.00    2.22 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.18    0.31    2.53 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.18    0.00    2.53 ^ _314_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.89 v _314_/X (sky130_fd_sc_hd__mux2_1)
                                         _134_ (net)
                  0.06    0.00    2.89 v _315_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.31    3.20 v _315_/X (sky130_fd_sc_hd__a221o_1)
                                         _135_ (net)
                  0.06    0.00    3.20 v _316_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.12    3.32 v _316_/X (sky130_fd_sc_hd__o21a_1)
                                         net22 (net)
                  0.04    0.00    3.32 v output22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.19    3.51 v output22/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[3] (net)
                  0.08    0.00    3.51 v readData1[3] (out)
                                  3.51   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.51   data arrival time
-----------------------------------------------------------------------------
                                  4.24   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.22    0.21    2.22 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.22    0.00    2.22 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.18    0.31    2.53 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.18    0.00    2.54 ^ _308_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    2.90 v _308_/X (sky130_fd_sc_hd__mux2_1)
                                         _129_ (net)
                  0.06    0.00    2.90 v _309_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.31    3.21 v _309_/X (sky130_fd_sc_hd__a221o_1)
                                         _130_ (net)
                  0.05    0.00    3.21 v _310_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.11    3.32 v _310_/X (sky130_fd_sc_hd__o21a_1)
                                         net21 (net)
                  0.04    0.00    3.32 v output21/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.51 v output21/X (sky130_fd_sc_hd__buf_2)
                                         readData1[2] (net)
                  0.09    0.00    3.51 v readData1[2] (out)
                                  3.51   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.51   data arrival time
-----------------------------------------------------------------------------
                                  4.24   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.22    0.21    2.22 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.22    0.00    2.22 ^ _234_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.17    0.27    2.49 ^ _234_/X (sky130_fd_sc_hd__buf_4)
                                         _065_ (net)
                  0.17    0.00    2.50 ^ _281_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.08    0.59    3.09 v _281_/X (sky130_fd_sc_hd__mux4_1)
                                         _105_ (net)
                  0.08    0.00    3.09 v _286_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.05    0.20    3.29 v _286_/X (sky130_fd_sc_hd__o21a_1)
                                         net34 (net)
                  0.05    0.00    3.29 v output34/A (sky130_fd_sc_hd__buf_2)
     1    0.04    0.09    0.19    3.48 v output34/X (sky130_fd_sc_hd__buf_2)
                                         readData2[7] (net)
                  0.09    0.00    3.49 v readData2[7] (out)
                                  3.49   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.49   data arrival time
-----------------------------------------------------------------------------
                                  4.26   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.22    0.21    2.22 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.22    0.00    2.22 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.19    0.29    2.51 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.19    0.00    2.51 ^ _329_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.08    0.59    3.10 v _329_/X (sky130_fd_sc_hd__mux4_1)
                                         _146_ (net)
                  0.08    0.00    3.10 v _334_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.19    3.30 v _334_/X (sky130_fd_sc_hd__o21a_1)
                                         net25 (net)
                  0.04    0.00    3.30 v output25/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.48 v output25/X (sky130_fd_sc_hd__buf_2)
                                         readData1[6] (net)
                  0.09    0.00    3.48 v readData1[6] (out)
                                  3.48   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.48   data arrival time
-----------------------------------------------------------------------------
                                  4.27   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.22    0.21    2.22 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.22    0.00    2.22 ^ _234_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.17    0.27    2.49 ^ _234_/X (sky130_fd_sc_hd__buf_4)
                                         _065_ (net)
                  0.17    0.00    2.49 ^ _275_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.09    0.60    3.09 v _275_/X (sky130_fd_sc_hd__mux4_1)
                                         _100_ (net)
                  0.09    0.00    3.09 v _280_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.20    3.29 v _280_/X (sky130_fd_sc_hd__o21a_1)
                                         net33 (net)
                  0.04    0.00    3.29 v output33/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.48 v output33/X (sky130_fd_sc_hd__buf_2)
                                         readData2[6] (net)
                  0.09    0.00    3.48 v readData2[6] (out)
                                  3.48   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.48   data arrival time
-----------------------------------------------------------------------------
                                  4.27   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.11    0.20    2.20 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.11    0.00    2.20 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.56    2.76 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.76 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.22    2.98 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.09    0.00    2.98 v _435_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.33 v _435_/X (sky130_fd_sc_hd__mux2_1)
                                         _208_ (net)
                  0.06    0.00    3.33 v _436_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.43 v _436_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _042_ (net)
                  0.03    0.00    3.43 v _524_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.43   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.14   10.39 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.05    0.00   10.39 ^ _524_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.43   data arrival time
-----------------------------------------------------------------------------
                                  6.61   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.11    0.20    2.20 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.11    0.00    2.20 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.56    2.76 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.76 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.22    2.98 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.09    0.00    2.98 v _445_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.33 v _445_/X (sky130_fd_sc_hd__mux2_1)
                                         _213_ (net)
                  0.06    0.00    3.33 v _446_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.43 v _446_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _047_ (net)
                  0.03    0.00    3.43 v _529_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.43   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.05    0.15   10.39 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.00   10.39 ^ _529_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.43   data arrival time
-----------------------------------------------------------------------------
                                  6.62   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.11    0.20    2.20 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.11    0.00    2.20 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.56    2.76 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.76 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.22    2.98 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.09    0.00    2.98 v _439_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.32 v _439_/X (sky130_fd_sc_hd__mux2_1)
                                         _210_ (net)
                  0.06    0.00    3.32 v _440_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.42 v _440_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _044_ (net)
                  0.03    0.00    3.42 v _526_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.42   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.39 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.39 ^ _526_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.42   data arrival time
-----------------------------------------------------------------------------
                                  6.62   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.11    0.20    2.20 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.11    0.00    2.20 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.56    2.76 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.76 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.22    2.98 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.09    0.00    2.98 v _433_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.32 v _433_/X (sky130_fd_sc_hd__mux2_1)
                                         _207_ (net)
                  0.06    0.00    3.32 v _434_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.41 v _434_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _041_ (net)
                  0.02    0.00    3.41 v _523_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.41   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.39 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.05    0.00   10.39 ^ _523_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.41   data arrival time
-----------------------------------------------------------------------------
                                  6.63   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.11    0.20    2.20 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.11    0.00    2.20 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.56    2.76 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.76 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.22    2.98 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.09    0.00    2.98 v _437_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.32 v _437_/X (sky130_fd_sc_hd__mux2_1)
                                         _209_ (net)
                  0.06    0.00    3.32 v _438_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.41 v _438_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _043_ (net)
                  0.02    0.00    3.41 v _525_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.41   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.39 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.39 ^ _525_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.41   data arrival time
-----------------------------------------------------------------------------
                                  6.63   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.11    0.20    2.20 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.11    0.00    2.20 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.56    2.76 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.76 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.22    2.98 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.09    0.00    2.98 v _443_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    3.32 v _443_/X (sky130_fd_sc_hd__mux2_1)
                                         _212_ (net)
                  0.05    0.00    3.32 v _444_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.41 v _444_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _046_ (net)
                  0.02    0.00    3.41 v _528_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.41   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.39 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00   10.39 ^ _528_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.41   data arrival time
-----------------------------------------------------------------------------
                                  6.63   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.11    0.20    2.20 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.11    0.00    2.20 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.56    2.76 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.76 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.22    2.98 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.09    0.00    2.98 v _431_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.34    3.32 v _431_/X (sky130_fd_sc_hd__mux2_1)
                                         _206_ (net)
                  0.05    0.00    3.32 v _432_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.41 v _432_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _040_ (net)
                  0.02    0.00    3.41 v _522_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.41   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.39 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.05    0.00   10.39 ^ _522_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.41   data arrival time
-----------------------------------------------------------------------------
                                  6.64   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.11    0.20    2.20 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.11    0.00    2.20 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.08    0.56    2.76 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.08    0.00    2.76 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.09    0.22    2.98 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.09    0.00    2.98 v _441_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    3.31 v _441_/X (sky130_fd_sc_hd__mux2_1)
                                         _211_ (net)
                  0.05    0.00    3.31 v _442_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.41 v _442_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _045_ (net)
                  0.02    0.00    3.41 v _527_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.41   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.39 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00   10.39 ^ _527_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.41   data arrival time
-----------------------------------------------------------------------------
                                  6.64   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _495_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.12    0.00    2.21 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.29    2.49 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.06    0.00    2.49 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.18    0.26    2.75 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.18    0.00    2.75 ^ _371_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.11 v _371_/X (sky130_fd_sc_hd__mux2_1)
                                         _173_ (net)
                  0.06    0.00    3.11 v _372_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.21 v _372_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _013_ (net)
                  0.03    0.00    3.21 v _495_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.39 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.39 ^ _495_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.83   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _493_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.12    0.00    2.21 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.29    2.49 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.06    0.00    2.49 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.18    0.26    2.75 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.18    0.00    2.75 ^ _367_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.11 v _367_/X (sky130_fd_sc_hd__mux2_1)
                                         _171_ (net)
                  0.06    0.00    3.11 v _368_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.20 v _368_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _011_ (net)
                  0.02    0.00    3.20 v _493_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.20   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.39 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.05    0.00   10.39 ^ _493_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _494_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.12    0.00    2.21 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.29    2.49 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.06    0.00    2.49 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.18    0.26    2.75 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.18    0.00    2.75 ^ _369_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.11 v _369_/X (sky130_fd_sc_hd__mux2_1)
                                         _172_ (net)
                  0.06    0.00    3.11 v _370_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.20 v _370_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _012_ (net)
                  0.02    0.00    3.20 v _494_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.20   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.39 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.39 ^ _494_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _490_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.12    0.00    2.21 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.29    2.49 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.06    0.00    2.49 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.18    0.26    2.75 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.18    0.00    2.75 ^ _361_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.11 v _361_/X (sky130_fd_sc_hd__mux2_1)
                                         _168_ (net)
                  0.06    0.00    3.11 v _362_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.20 v _362_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _008_ (net)
                  0.02    0.00    3.20 v _490_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.20   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.39 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.39 ^ _490_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _491_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.12    0.00    2.21 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.29    2.49 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.06    0.00    2.49 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.18    0.26    2.75 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.18    0.00    2.75 ^ _363_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.10 v _363_/X (sky130_fd_sc_hd__mux2_1)
                                         _169_ (net)
                  0.05    0.00    3.10 v _364_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.20 v _364_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _009_ (net)
                  0.03    0.00    3.20 v _491_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.20   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.39 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.05    0.00   10.39 ^ _491_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _492_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.12    0.00    2.21 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.29    2.49 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.06    0.00    2.49 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.18    0.26    2.75 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.18    0.00    2.75 ^ _365_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.11 v _365_/X (sky130_fd_sc_hd__mux2_1)
                                         _170_ (net)
                  0.06    0.00    3.11 v _366_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.20 v _366_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _010_ (net)
                  0.02    0.00    3.20 v _492_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.20   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.39 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.05    0.00   10.39 ^ _492_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _499_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.21 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.21    0.52    2.73 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.21    0.00    2.73 ^ _380_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    3.10 v _380_/X (sky130_fd_sc_hd__mux2_1)
                                         _178_ (net)
                  0.06    0.00    3.10 v _381_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.10    3.19 v _381_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _017_ (net)
                  0.02    0.00    3.19 v _499_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.14   10.39 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.05    0.00   10.39 ^ _499_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _497_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.12    0.00    2.21 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.29    2.49 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.06    0.00    2.49 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.18    0.26    2.75 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.18    0.00    2.75 ^ _375_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.10 v _375_/X (sky130_fd_sc_hd__mux2_1)
                                         _175_ (net)
                  0.05    0.00    3.10 v _376_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v _376_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _015_ (net)
                  0.02    0.00    3.19 v _497_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.14   10.39 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.05    0.00   10.39 ^ _497_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.21 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.20    0.52    2.73 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.20    0.00    2.73 ^ _423_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.09 v _423_/X (sky130_fd_sc_hd__mux2_1)
                                         _201_ (net)
                  0.06    0.00    3.09 v _424_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.19 v _424_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _037_ (net)
                  0.03    0.00    3.19 v _519_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.39 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.39 ^ _519_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _496_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.12    0.00    2.21 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.29    2.49 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.06    0.00    2.49 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.18    0.26    2.75 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.18    0.00    2.75 ^ _373_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.10 v _373_/X (sky130_fd_sc_hd__mux2_1)
                                         _174_ (net)
                  0.05    0.00    3.10 v _374_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v _374_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _014_ (net)
                  0.02    0.00    3.19 v _496_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.05    0.15   10.39 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.00   10.39 ^ _496_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.23    2.25 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.25 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.23    2.48 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.06    0.00    2.48 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.26    2.74 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.19    0.00    2.74 ^ _410_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.10 v _410_/X (sky130_fd_sc_hd__mux2_1)
                                         _194_ (net)
                  0.06    0.00    3.10 v _411_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v _411_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _031_ (net)
                  0.02    0.00    3.19 v _513_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.39 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00   10.39 ^ _513_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _505_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.21 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.21    0.52    2.73 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.21    0.00    2.73 ^ _392_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.09 v _392_/X (sky130_fd_sc_hd__mux2_1)
                                         _184_ (net)
                  0.06    0.00    3.09 v _393_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.19 v _393_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _023_ (net)
                  0.03    0.00    3.19 v _505_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.05    0.15   10.39 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.00   10.39 ^ _505_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.21 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.20    0.52    2.73 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.20    0.00    2.73 ^ _421_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.09 v _421_/X (sky130_fd_sc_hd__mux2_1)
                                         _200_ (net)
                  0.06    0.00    3.09 v _422_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v _422_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _036_ (net)
                  0.02    0.00    3.19 v _518_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.39 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.39 ^ _518_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _500_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.21 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.21    0.52    2.73 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.21    0.00    2.73 ^ _382_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.09 v _382_/X (sky130_fd_sc_hd__mux2_1)
                                         _179_ (net)
                  0.06    0.00    3.09 v _383_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v _383_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _018_ (net)
                  0.02    0.00    3.18 v _500_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.14   10.39 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.05    0.00   10.39 ^ _500_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.23    2.25 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.25 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.23    2.48 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.06    0.00    2.48 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.26    2.74 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.19    0.00    2.74 ^ _404_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.10 v _404_/X (sky130_fd_sc_hd__mux2_1)
                                         _191_ (net)
                  0.06    0.00    3.10 v _405_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v _405_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _028_ (net)
                  0.02    0.00    3.19 v _510_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.39 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.39 ^ _510_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.23    2.25 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.25 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.23    2.48 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.06    0.00    2.48 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.26    2.74 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.19    0.00    2.74 ^ _400_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.10 v _400_/X (sky130_fd_sc_hd__mux2_1)
                                         _189_ (net)
                  0.06    0.00    3.10 v _401_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.19 v _401_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _026_ (net)
                  0.02    0.00    3.19 v _508_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.39 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.05    0.00   10.39 ^ _508_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _484_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.21 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.28    2.49 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.05    0.00    2.49 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.05    0.17    0.24    2.73 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.17    0.00    2.73 ^ _347_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.09 v _347_/X (sky130_fd_sc_hd__mux2_1)
                                         _160_ (net)
                  0.06    0.00    3.09 v _348_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.19 v _348_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _002_ (net)
                  0.03    0.00    3.19 v _484_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.19   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.39 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.05    0.00   10.39 ^ _484_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.23    2.25 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.25 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.23    2.48 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.06    0.00    2.48 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.26    2.74 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.19    0.00    2.74 ^ _406_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.09 v _406_/X (sky130_fd_sc_hd__mux2_1)
                                         _192_ (net)
                  0.05    0.00    3.09 v _407_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v _407_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _029_ (net)
                  0.02    0.00    3.18 v _511_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.39 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.39 ^ _511_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.21 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.20    0.52    2.73 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.20    0.00    2.73 ^ _419_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.09 v _419_/X (sky130_fd_sc_hd__mux2_1)
                                         _199_ (net)
                  0.06    0.00    3.09 v _420_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v _420_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _035_ (net)
                  0.02    0.00    3.18 v _517_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.39 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.05    0.00   10.39 ^ _517_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _498_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.21 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.21    0.52    2.73 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.21    0.00    2.73 ^ _378_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.09 v _378_/X (sky130_fd_sc_hd__mux2_1)
                                         _177_ (net)
                  0.05    0.00    3.09 v _379_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v _379_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _016_ (net)
                  0.02    0.00    3.18 v _498_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.39 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.05    0.00   10.39 ^ _498_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.23    2.25 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.25 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.23    2.48 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.06    0.00    2.48 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.26    2.74 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.19    0.00    2.74 ^ _402_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.09 v _402_/X (sky130_fd_sc_hd__mux2_1)
                                         _190_ (net)
                  0.05    0.00    3.09 v _403_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v _403_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _027_ (net)
                  0.02    0.00    3.18 v _509_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.39 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.05    0.00   10.39 ^ _509_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _501_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.21 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.21    0.52    2.73 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.21    0.00    2.73 ^ _384_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.09 v _384_/X (sky130_fd_sc_hd__mux2_1)
                                         _180_ (net)
                  0.05    0.00    3.09 v _385_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    3.18 v _385_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _019_ (net)
                  0.03    0.00    3.18 v _501_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.39 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.05    0.00   10.39 ^ _501_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.23    2.25 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.25 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.23    2.48 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.06    0.00    2.48 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.26    2.74 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.19    0.00    2.74 ^ _408_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.09 v _408_/X (sky130_fd_sc_hd__mux2_1)
                                         _193_ (net)
                  0.05    0.00    3.09 v _409_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v _409_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _030_ (net)
                  0.02    0.00    3.18 v _512_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.39 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00   10.39 ^ _512_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _507_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.23    2.25 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.25 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.23    2.48 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.06    0.00    2.48 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.26    2.74 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.19    0.00    2.74 ^ _398_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.09 v _398_/X (sky130_fd_sc_hd__mux2_1)
                                         _188_ (net)
                  0.05    0.00    3.09 v _399_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v _399_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _025_ (net)
                  0.02    0.00    3.18 v _507_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.39 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.39 ^ _507_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _506_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.23    2.25 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.25 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.23    2.48 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.06    0.00    2.48 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.26    2.74 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.19    0.00    2.74 ^ _396_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.09 v _396_/X (sky130_fd_sc_hd__mux2_1)
                                         _187_ (net)
                  0.05    0.00    3.09 v _397_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v _397_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _024_ (net)
                  0.02    0.00    3.18 v _506_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.39 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.39 ^ _506_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _488_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.21 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.28    2.49 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.05    0.00    2.49 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.05    0.17    0.24    2.73 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.17    0.00    2.73 ^ _355_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.09 v _355_/X (sky130_fd_sc_hd__mux2_1)
                                         _164_ (net)
                  0.06    0.00    3.09 v _356_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.10    3.18 v _356_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _006_ (net)
                  0.02    0.00    3.18 v _488_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.05    0.15   10.39 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.00   10.39 ^ _488_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.23    2.25 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.25 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.23    2.48 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.48 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.18    0.25    2.73 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.18    0.00    2.73 ^ _478_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.08 v _478_/X (sky130_fd_sc_hd__mux2_1)
                                         _231_ (net)
                  0.05    0.00    3.08 v _479_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.18 v _479_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _062_ (net)
                  0.03    0.00    3.18 v _544_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.05    0.15   10.39 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.00   10.39 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _489_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.21 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.28    2.49 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.05    0.00    2.49 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.05    0.17    0.24    2.73 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.17    0.00    2.73 ^ _357_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.08 v _357_/X (sky130_fd_sc_hd__mux2_1)
                                         _165_ (net)
                  0.05    0.00    3.08 v _358_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.17 v _358_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _007_ (net)
                  0.03    0.00    3.17 v _489_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.17   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.14   10.39 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.05    0.00   10.39 ^ _489_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.17   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.23    2.25 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.25 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.23    2.48 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.48 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.18    0.25    2.73 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.18    0.00    2.73 ^ _468_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.09 v _468_/X (sky130_fd_sc_hd__mux2_1)
                                         _226_ (net)
                  0.06    0.00    3.09 v _469_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v _469_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _057_ (net)
                  0.02    0.00    3.18 v _539_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.39 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.05    0.00   10.39 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _486_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.21 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.28    2.49 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.05    0.00    2.49 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.05    0.17    0.24    2.73 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.17    0.00    2.73 ^ _351_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.09 v _351_/X (sky130_fd_sc_hd__mux2_1)
                                         _162_ (net)
                  0.06    0.00    3.09 v _352_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v _352_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _004_ (net)
                  0.02    0.00    3.18 v _486_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.39 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.39 ^ _486_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _503_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.21 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.21    0.52    2.73 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.21    0.00    2.73 ^ _388_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.09 v _388_/X (sky130_fd_sc_hd__mux2_1)
                                         _182_ (net)
                  0.05    0.00    3.09 v _389_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v _389_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _021_ (net)
                  0.02    0.00    3.18 v _503_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.39 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.39 ^ _503_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _504_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.21 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.21    0.52    2.73 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.21    0.00    2.73 ^ _390_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.09 v _390_/X (sky130_fd_sc_hd__mux2_1)
                                         _183_ (net)
                  0.05    0.00    3.09 v _391_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v _391_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _022_ (net)
                  0.02    0.00    3.18 v _504_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.39 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00   10.39 ^ _504_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.21 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.20    0.52    2.73 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.20    0.00    2.73 ^ _427_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.08 v _427_/X (sky130_fd_sc_hd__mux2_1)
                                         _203_ (net)
                  0.05    0.00    3.08 v _428_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    3.18 v _428_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _039_ (net)
                  0.03    0.00    3.18 v _521_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.39 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00   10.39 ^ _521_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.23    2.25 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.25 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.23    2.48 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.48 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.18    0.25    2.73 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.18    0.00    2.73 ^ _480_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.08 v _480_/X (sky130_fd_sc_hd__mux2_1)
                                         _232_ (net)
                  0.05    0.00    3.08 v _481_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.17 v _481_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _063_ (net)
                  0.02    0.00    3.17 v _545_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.17   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.14   10.39 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.05    0.00   10.39 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.17   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.21 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.20    0.52    2.73 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.20    0.00    2.73 ^ _415_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.09 v _415_/X (sky130_fd_sc_hd__mux2_1)
                                         _197_ (net)
                  0.05    0.00    3.09 v _416_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v _416_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _033_ (net)
                  0.02    0.00    3.18 v _515_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.39 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.39 ^ _515_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _502_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.21 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.21    0.52    2.73 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.21    0.00    2.73 ^ _386_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.09 v _386_/X (sky130_fd_sc_hd__mux2_1)
                                         _181_ (net)
                  0.05    0.00    3.09 v _387_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v _387_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _020_ (net)
                  0.02    0.00    3.18 v _502_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.39 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.39 ^ _502_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.21 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.20    0.52    2.73 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.20    0.00    2.73 ^ _417_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.09 v _417_/X (sky130_fd_sc_hd__mux2_1)
                                         _198_ (net)
                  0.05    0.00    3.09 v _418_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v _418_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _034_ (net)
                  0.02    0.00    3.18 v _516_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.39 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.05    0.00   10.39 ^ _516_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _487_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.21 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.28    2.49 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.05    0.00    2.49 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.05    0.17    0.24    2.73 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.17    0.00    2.73 ^ _353_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.08 v _353_/X (sky130_fd_sc_hd__mux2_1)
                                         _163_ (net)
                  0.05    0.00    3.08 v _354_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.17 v _354_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _005_ (net)
                  0.03    0.00    3.17 v _487_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.17   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.39 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.39 ^ _487_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.17   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.21 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.20    0.52    2.73 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.20    0.00    2.73 ^ _425_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.08 v _425_/X (sky130_fd_sc_hd__mux2_1)
                                         _202_ (net)
                  0.05    0.00    3.08 v _426_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.17 v _426_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _038_ (net)
                  0.02    0.00    3.18 v _520_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.39 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00   10.39 ^ _520_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.23    2.25 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.25 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.23    2.48 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.48 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.18    0.25    2.73 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.18    0.00    2.73 ^ _472_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.08 v _472_/X (sky130_fd_sc_hd__mux2_1)
                                         _228_ (net)
                  0.05    0.00    3.08 v _473_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.17 v _473_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _059_ (net)
                  0.02    0.00    3.17 v _541_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.17   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.39 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.05    0.00   10.39 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.17   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.21 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.20    0.52    2.73 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.20    0.00    2.73 ^ _413_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.08 v _413_/X (sky130_fd_sc_hd__mux2_1)
                                         _196_ (net)
                  0.05    0.00    3.08 v _414_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.17 v _414_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _032_ (net)
                  0.02    0.00    3.17 v _514_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.17   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.39 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.39 ^ _514_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.17   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _483_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.21 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.28    2.49 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.05    0.00    2.49 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.05    0.17    0.24    2.73 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.17    0.00    2.73 ^ _345_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.08 v _345_/X (sky130_fd_sc_hd__mux2_1)
                                         _159_ (net)
                  0.05    0.00    3.08 v _346_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.17 v _346_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _001_ (net)
                  0.02    0.00    3.17 v _483_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.17   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.39 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.05    0.00   10.39 ^ _483_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.17   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.23    2.25 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.25 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.23    2.48 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.48 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.18    0.25    2.73 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.18    0.00    2.73 ^ _474_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.08 v _474_/X (sky130_fd_sc_hd__mux2_1)
                                         _229_ (net)
                  0.05    0.00    3.08 v _475_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.17 v _475_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _060_ (net)
                  0.02    0.00    3.17 v _542_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.17   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.39 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.39 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.17   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.23    2.25 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.25 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.23    2.48 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.48 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.18    0.25    2.73 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.18    0.00    2.73 ^ _466_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.08 v _466_/X (sky130_fd_sc_hd__mux2_1)
                                         _225_ (net)
                  0.05    0.00    3.08 v _467_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.17 v _467_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _056_ (net)
                  0.02    0.00    3.17 v _538_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.17   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.39 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.39 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.17   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.23    2.25 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.25 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.23    2.48 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.48 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.18    0.25    2.73 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.18    0.00    2.73 ^ _476_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.08 v _476_/X (sky130_fd_sc_hd__mux2_1)
                                         _230_ (net)
                  0.05    0.00    3.08 v _477_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.17 v _477_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _061_ (net)
                  0.02    0.00    3.17 v _543_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.17   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.39 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.39 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.17   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _540_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.23    2.25 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.25 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.23    2.48 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.48 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.18    0.25    2.73 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.18    0.00    2.73 ^ _470_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.08 v _470_/X (sky130_fd_sc_hd__mux2_1)
                                         _227_ (net)
                  0.05    0.00    3.08 v _471_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.17 v _471_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _058_ (net)
                  0.02    0.00    3.17 v _540_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.17   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.39 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.05    0.00   10.39 ^ _540_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.17   data arrival time
-----------------------------------------------------------------------------
                                  6.88   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _482_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.21 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.28    2.49 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.05    0.00    2.49 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.05    0.17    0.24    2.73 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.17    0.00    2.73 ^ _343_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.08 v _343_/X (sky130_fd_sc_hd__mux2_1)
                                         _158_ (net)
                  0.05    0.00    3.08 v _344_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.17 v _344_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _000_ (net)
                  0.02    0.00    3.17 v _482_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.17   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.39 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.39 ^ _482_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.17   data arrival time
-----------------------------------------------------------------------------
                                  6.88   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _485_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.12    0.00    2.21 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.28    2.49 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.05    0.00    2.49 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.05    0.17    0.24    2.73 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.17    0.00    2.73 ^ _349_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.08 v _349_/X (sky130_fd_sc_hd__mux2_1)
                                         _161_ (net)
                  0.05    0.00    3.08 v _350_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.17 v _350_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _003_ (net)
                  0.02    0.00    3.17 v _485_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.17   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.39 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.05    0.00   10.39 ^ _485_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.17   data arrival time
-----------------------------------------------------------------------------
                                  6.88   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.12    0.00    2.21 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.18    0.50    2.70 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.18    0.00    2.70 ^ _458_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.06 v _458_/X (sky130_fd_sc_hd__mux2_1)
                                         _220_ (net)
                  0.06    0.00    3.06 v _459_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.16 v _459_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _053_ (net)
                  0.03    0.00    3.16 v _535_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.16   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.39 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.39 ^ _535_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.16   data arrival time
-----------------------------------------------------------------------------
                                  6.88   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.12    0.00    2.21 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.18    0.50    2.70 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.18    0.00    2.70 ^ _452_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.06 v _452_/X (sky130_fd_sc_hd__mux2_1)
                                         _217_ (net)
                  0.06    0.00    3.06 v _453_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.16 v _453_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _050_ (net)
                  0.03    0.00    3.16 v _532_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.16   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.39 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.05    0.00   10.39 ^ _532_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.16   data arrival time
-----------------------------------------------------------------------------
                                  6.88   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.12    0.00    2.21 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.18    0.50    2.70 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.18    0.00    2.70 ^ _462_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.05 v _462_/X (sky130_fd_sc_hd__mux2_1)
                                         _222_ (net)
                  0.05    0.00    3.05 v _463_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    3.15 v _463_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _055_ (net)
                  0.03    0.00    3.15 v _537_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.15   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.14   10.39 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.05    0.00   10.39 ^ _537_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.15   data arrival time
-----------------------------------------------------------------------------
                                  6.89   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.12    0.00    2.21 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.18    0.50    2.70 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.18    0.00    2.70 ^ _456_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.06 v _456_/X (sky130_fd_sc_hd__mux2_1)
                                         _219_ (net)
                  0.05    0.00    3.06 v _457_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    3.15 v _457_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _052_ (net)
                  0.03    0.00    3.15 v _534_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.15   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.39 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.39 ^ _534_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.15   data arrival time
-----------------------------------------------------------------------------
                                  6.89   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _536_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.12    0.00    2.21 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.18    0.50    2.70 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.18    0.00    2.70 ^ _460_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.06 v _460_/X (sky130_fd_sc_hd__mux2_1)
                                         _221_ (net)
                  0.06    0.00    3.06 v _461_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.15 v _461_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _054_ (net)
                  0.02    0.00    3.15 v _536_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.15   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.05    0.15   10.39 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.00   10.39 ^ _536_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.15   data arrival time
-----------------------------------------------------------------------------
                                  6.89   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.12    0.00    2.21 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.18    0.50    2.70 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.18    0.00    2.70 ^ _454_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.05 v _454_/X (sky130_fd_sc_hd__mux2_1)
                                         _218_ (net)
                  0.05    0.00    3.05 v _455_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.15 v _455_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _051_ (net)
                  0.02    0.00    3.15 v _533_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.15   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.39 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.05    0.00   10.39 ^ _533_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.15   data arrival time
-----------------------------------------------------------------------------
                                  6.90   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.12    0.00    2.21 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.18    0.50    2.70 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.18    0.00    2.70 ^ _448_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.05 v _448_/X (sky130_fd_sc_hd__mux2_1)
                                         _215_ (net)
                  0.05    0.00    3.05 v _449_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.14 v _449_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _048_ (net)
                  0.02    0.00    3.14 v _530_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.14   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.39 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.39 ^ _530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.14   data arrival time
-----------------------------------------------------------------------------
                                  6.90   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.12    0.00    2.21 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.18    0.50    2.70 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.18    0.00    2.70 ^ _450_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.05 v _450_/X (sky130_fd_sc_hd__mux2_1)
                                         _216_ (net)
                  0.05    0.00    3.05 v _451_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.14 v _451_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _049_ (net)
                  0.02    0.00    3.14 v _531_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.14   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.10    0.06   10.06 ^ clk (in)
                                         clk (net)
                  0.10    0.00   10.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.10    0.18   10.25 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   10.25 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.39 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.39 ^ _531_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.14   clock uncertainty
                          0.00   10.14   clock reconvergence pessimism
                         -0.10   10.04   library setup time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -3.14   data arrival time
-----------------------------------------------------------------------------
                                  6.90   slack (MET)



worst slack corner Typical: 4.2048
