#
# Make sure that we can perform cache actions and that status, such as for
# allocation, is transmitted correctly for a safe-mode model.  In this case, we
# fully lock set 0, then branch to a location requiring another line to be
# loaded into set 0.  We should not allocate this line, since the set is fully
# locked.
#
= asm

	icbtls r1,r0
	addi r1,r1,0x2000
	icbtls r1,r0
	addi r1,r1,0x2000
	icbtls r1,r0
	addi r1,r1,0x2000
	icbtls r1,r0
	b 0x8000
	
= /asm

= aopts
	-mregnames -me500
= /aopts

# <GEN>
MD n=Mem ra=0x00000000 d=0x7C0103CC	#	icbtls r1,r0
MD n=Mem ra=0x00000004 d=0x38212000	#	addi r1,r1,0x2000
MD n=Mem ra=0x00000008 d=0x7C0103CC	#	icbtls r1,r0
MD n=Mem ra=0x0000000c d=0x38212000	#	addi r1,r1,0x2000
MD n=Mem ra=0x00000010 d=0x7C0103CC	#	icbtls r1,r0
MD n=Mem ra=0x00000014 d=0x38212000	#	addi r1,r1,0x2000
MD n=Mem ra=0x00000018 d=0x7C0103CC	#	icbtls r1,r0
MD n=Mem ra=0x0000001c d=0x48008000	#	b 0x8000
# </GEN>

MD n=Mem ra=0x0000801c d=0x38420002	#	addi r2,r2,2
MD n=Mem ra=0x00008020 d=0x38420002	#	addi r2,r2,2
MD n=Mem ra=0x00008024 d=0x38420002	#	addi r2,r2,2
MD n=Mem ra=0x00008028 d=0x38420002	#	addi r2,r2,2
MD n=Mem ra=0x0000802c d=0x38420002	#	addi r2,r2,2

CORE n=:P

RD n=CCR d=0xc0000000

TRACE


I ea=0x0 id=1 tic=1
M n=Mem t=ifetch ea=0x0 ra=0x0 d=0x7c0103cc
INSTR op=0x7c0103cc					asm="icbtls r1,r0"
ITIME t=3
CTIME t=7

I ea=0x4 id=2 tic=2
M n=Mem t=ifetch ea=0x4 ra=0x4 d=0x38212000
INSTR op=0x38212000					asm="addi r1,r1,8192"
ITIME t=6
R n=GPR i=1 d=0x00002000
CTIME t=10

I ea=0x8 id=3 tic=3
M n=Mem t=ifetch ea=0x8 ra=0x8 d=0x7c0103cc
INSTR op=0x7c0103cc					asm="icbtls r1,r0"
ITIME t=9
CTIME t=14

I ea=0xc id=4 tic=4
M n=Mem t=ifetch ea=0xc ra=0xc d=0x38212000
INSTR op=0x38212000					asm="addi r1,r1,8192"
ITIME t=13
R n=GPR i=1 d=0x00004000
CTIME t=17

I ea=0x10 id=5 tic=5
M n=Mem t=ifetch ea=0x10 ra=0x10 d=0x7c0103cc
INSTR op=0x7c0103cc					asm="icbtls r1,r0"
ITIME t=16
CTIME t=21

I ea=0x14 id=6 tic=6
M n=Mem t=ifetch ea=0x14 ra=0x14 d=0x38212000
INSTR op=0x38212000					asm="addi r1,r1,8192"
ITIME t=20
R n=GPR i=1 d=0x00006000
CTIME t=24

I ea=0x18 id=7 tic=7
M n=Mem t=ifetch ea=0x18 ra=0x18 d=0x7c0103cc
INSTR op=0x7c0103cc					asm="icbtls r1,r0"
ITIME t=23
CTIME t=28

I ea=0x1c id=8 tic=8
M n=Mem t=ifetch ea=0x1c ra=0x1c d=0x48008000
INSTR op=0x48008000					asm="b 0x000000000000801c"
ITIME t=27
B taken=1 ea=0x801c
CTIME t=31

I ea=0x801c id=9 tic=9
M n=Mem t=ifetch ea=0x801c ra=0x801c d=0x38420002
INSTR op=0x38420002					asm="addi r2,r2,2"
ITIME t=31
R n=GPR i=2 d=0x00000002
CTIME t=35

I ea=0x8020 id=10 tic=10
M n=Mem t=ifetch ea=0x8020 ra=0x8020 d=0x38420002
INSTR op=0x38420002					asm="addi r2,r2,2"
ITIME t=35
R n=GPR i=2 d=0x00000004
CTIME t=39

I ea=0x8024 id=11 tic=11
M n=Mem t=ifetch ea=0x8024 ra=0x8024 d=0x38420002
INSTR op=0x38420002					asm="addi r2,r2,2"
ITIME t=39
R n=GPR i=2 d=0x00000006
CTIME t=43

I ea=0x8028 id=12 tic=12
M n=Mem t=ifetch ea=0x8028 ra=0x8028 d=0x38420002
INSTR op=0x38420002					asm="addi r2,r2,2"
ITIME t=43
R n=GPR i=2 d=0x00000008
CTIME t=47

I ea=0x802c id=13 tic=13
M n=Mem t=ifetch ea=0x802c ra=0x802c d=0x38420002
INSTR op=0x38420002					asm="addi r2,r2,2"
ITIME t=47
R n=GPR i=2 d=0x0000000a
CTIME t=51

I ea=0x8030 id=14 tic=14
M n=Mem t=ifetch ea=0x8030 ra=0x8030 d=0x00000000
INSTR op=0x00000000					asm="halt "
ITIME t=51
CTIME t=55

RESULTS

RD n=GPR i=1 d=0x6000
RD n=GPR i=2 d=10
