FIRRTL version 1.1.0
circuit GameBoySoC :
  module Interrupts :
    input clock : Clock
    input reset : UInt<1>
    input io_IE : UInt<8>
    input io_IF : UInt<8>
    input io_IME : UInt<1>
    input io_pc : UInt<16>
    input io_halted : UInt<1>
    output io_should_irq : UInt<1>
    output io_irq_vector : UInt<16>
    output io_halt_bug_triggered : UInt<1>

    node active = and(io_IE, io_IF) @[Interrupts.scala 31:22]
    node anyActive = orr(active) @[Interrupts.scala 32:26]
    node _T = bits(active, 0, 0) @[Interrupts.scala 39:14]
    node _T_1 = bits(active, 1, 1) @[Interrupts.scala 40:21]
    node _T_2 = bits(active, 2, 2) @[Interrupts.scala 41:21]
    node _T_3 = bits(active, 3, 3) @[Interrupts.scala 42:21]
    node _T_4 = bits(active, 4, 4) @[Interrupts.scala 43:21]
    node _GEN_0 = mux(_T_4, UInt<7>("h60"), UInt<1>("h0")) @[Interrupts.scala 43:{26,35} 44:35]
    node _GEN_1 = mux(_T_3, UInt<7>("h58"), _GEN_0) @[Interrupts.scala 42:{26,35}]
    node _GEN_2 = mux(_T_2, UInt<7>("h50"), _GEN_1) @[Interrupts.scala 41:{26,35}]
    node _GEN_3 = mux(_T_1, UInt<7>("h48"), _GEN_2) @[Interrupts.scala 40:{26,35}]
    node _GEN_4 = mux(_T, UInt<7>("h40"), _GEN_3) @[Interrupts.scala 39:{24,33}]
    node _io_should_irq_T = and(io_IME, anyActive) @[Interrupts.scala 49:27]
    node _io_halt_bug_triggered_T = eq(io_IME, UInt<1>("h0")) @[Interrupts.scala 58:29]
    node _io_halt_bug_triggered_T_1 = and(_io_halt_bug_triggered_T, anyActive) @[Interrupts.scala 58:38]
    node _io_halt_bug_triggered_T_2 = and(_io_halt_bug_triggered_T_1, io_halted) @[Interrupts.scala 58:51]
    node vector = pad(_GEN_4, 16) @[Interrupts.scala 37:20]
    io_should_irq <= _io_should_irq_T @[Interrupts.scala 49:17]
    io_irq_vector <= vector @[Interrupts.scala 50:17]
    io_halt_bug_triggered <= _io_halt_bug_triggered_T_2 @[Interrupts.scala 58:25]

  module LR35902_ALU :
    input clock : Clock
    input reset : UInt<1>
    input io_op : UInt<4>
    input io_a : UInt<8>
    input io_b : UInt<8>
    input io_carryIn : UInt<1>
    output io_out : UInt<8>
    output io_flagZ : UInt<1>
    output io_flagN : UInt<1>
    output io_flagH : UInt<1>
    output io_flagC : UInt<1>

    node _sum_T = add(io_a, io_b) @[LR35902_ALU.scala 32:19]
    node sum = tail(_sum_T, 1) @[LR35902_ALU.scala 32:19]
    node _sumc_T = add(io_a, io_b) @[LR35902_ALU.scala 33:19]
    node _sumc_T_1 = tail(_sumc_T, 1) @[LR35902_ALU.scala 33:19]
    node _sumc_T_2 = add(_sumc_T_1, io_carryIn) @[LR35902_ALU.scala 33:26]
    node sumc = tail(_sumc_T_2, 1) @[LR35902_ALU.scala 33:26]
    node _diff_T = sub(io_a, io_b) @[LR35902_ALU.scala 35:20]
    node diff = tail(_diff_T, 1) @[LR35902_ALU.scala 35:20]
    node _diffc_T = sub(io_a, io_b) @[LR35902_ALU.scala 36:20]
    node _diffc_T_1 = tail(_diffc_T, 1) @[LR35902_ALU.scala 36:20]
    node _diffc_T_2 = sub(_diffc_T_1, io_carryIn) @[LR35902_ALU.scala 36:27]
    node diffc = tail(_diffc_T_2, 1) @[LR35902_ALU.scala 36:27]
    node _T = eq(UInt<4>("h0"), io_op) @[LR35902_ALU.scala 48:17]
    node _io_flagZ_T = eq(sum, UInt<1>("h0")) @[LR35902_ALU.scala 55:23]
    node _io_flagH_T = and(io_a, UInt<4>("hf")) @[LR35902_ALU.scala 40:9]
    node _io_flagH_T_1 = and(io_b, UInt<4>("hf")) @[LR35902_ALU.scala 40:23]
    node _io_flagH_T_2 = add(_io_flagH_T, _io_flagH_T_1) @[LR35902_ALU.scala 40:18]
    node _io_flagH_T_3 = tail(_io_flagH_T_2, 1) @[LR35902_ALU.scala 40:18]
    node _io_flagH_T_4 = add(_io_flagH_T_3, UInt<1>("h0")) @[LR35902_ALU.scala 40:32]
    node _io_flagH_T_5 = tail(_io_flagH_T_4, 1) @[LR35902_ALU.scala 40:32]
    node _io_flagH_T_6 = gt(_io_flagH_T_5, UInt<4>("hf")) @[LR35902_ALU.scala 40:37]
    node _io_flagC_T = gt(sum, UInt<8>("hff")) @[LR35902_ALU.scala 58:23]
    node _T_1 = eq(UInt<4>("h1"), io_op) @[LR35902_ALU.scala 48:17]
    node _io_flagZ_T_1 = eq(sumc, UInt<1>("h0")) @[LR35902_ALU.scala 66:24]
    node _io_flagH_T_7 = and(io_a, UInt<4>("hf")) @[LR35902_ALU.scala 40:9]
    node _io_flagH_T_8 = and(io_b, UInt<4>("hf")) @[LR35902_ALU.scala 40:23]
    node _io_flagH_T_9 = add(_io_flagH_T_7, _io_flagH_T_8) @[LR35902_ALU.scala 40:18]
    node _io_flagH_T_10 = tail(_io_flagH_T_9, 1) @[LR35902_ALU.scala 40:18]
    node _io_flagH_T_11 = add(_io_flagH_T_10, io_carryIn) @[LR35902_ALU.scala 40:32]
    node _io_flagH_T_12 = tail(_io_flagH_T_11, 1) @[LR35902_ALU.scala 40:32]
    node _io_flagH_T_13 = gt(_io_flagH_T_12, UInt<4>("hf")) @[LR35902_ALU.scala 40:37]
    node _io_flagC_T_1 = gt(sumc, UInt<8>("hff")) @[LR35902_ALU.scala 69:24]
    node _T_2 = eq(UInt<4>("h2"), io_op) @[LR35902_ALU.scala 48:17]
    node _io_flagZ_T_2 = eq(diff, UInt<1>("h0")) @[LR35902_ALU.scala 77:24]
    node _io_flagH_T_14 = and(io_a, UInt<4>("hf")) @[LR35902_ALU.scala 43:9]
    node _io_flagH_T_15 = and(io_b, UInt<4>("hf")) @[LR35902_ALU.scala 43:23]
    node _io_flagH_T_16 = sub(_io_flagH_T_14, _io_flagH_T_15) @[LR35902_ALU.scala 43:18]
    node _io_flagH_T_17 = tail(_io_flagH_T_16, 1) @[LR35902_ALU.scala 43:18]
    node _io_flagH_T_18 = sub(_io_flagH_T_17, UInt<1>("h0")) @[LR35902_ALU.scala 43:32]
    node _io_flagH_T_19 = tail(_io_flagH_T_18, 1) @[LR35902_ALU.scala 43:32]
    node _io_flagH_T_20 = lt(_io_flagH_T_19, UInt<1>("h0")) @[LR35902_ALU.scala 43:37]
    node _io_flagC_T_2 = lt(io_a, io_b) @[LR35902_ALU.scala 80:24]
    node _T_3 = eq(UInt<4>("h3"), io_op) @[LR35902_ALU.scala 48:17]
    node _io_flagZ_T_3 = eq(diffc, UInt<1>("h0")) @[LR35902_ALU.scala 88:25]
    node _io_flagH_T_21 = and(io_a, UInt<4>("hf")) @[LR35902_ALU.scala 43:9]
    node _io_flagH_T_22 = and(io_b, UInt<4>("hf")) @[LR35902_ALU.scala 43:23]
    node _io_flagH_T_23 = sub(_io_flagH_T_21, _io_flagH_T_22) @[LR35902_ALU.scala 43:18]
    node _io_flagH_T_24 = tail(_io_flagH_T_23, 1) @[LR35902_ALU.scala 43:18]
    node _io_flagH_T_25 = sub(_io_flagH_T_24, io_carryIn) @[LR35902_ALU.scala 43:32]
    node _io_flagH_T_26 = tail(_io_flagH_T_25, 1) @[LR35902_ALU.scala 43:32]
    node _io_flagH_T_27 = lt(_io_flagH_T_26, UInt<1>("h0")) @[LR35902_ALU.scala 43:37]
    node _io_flagC_T_3 = add(io_b, io_carryIn) @[LR35902_ALU.scala 91:32]
    node _io_flagC_T_4 = tail(_io_flagC_T_3, 1) @[LR35902_ALU.scala 91:32]
    node _io_flagC_T_5 = lt(io_a, _io_flagC_T_4) @[LR35902_ALU.scala 91:24]
    node _T_4 = eq(UInt<4>("h4"), io_op) @[LR35902_ALU.scala 48:17]
    node r = and(io_a, io_b) @[LR35902_ALU.scala 98:20]
    node _io_flagZ_T_4 = eq(r, UInt<1>("h0")) @[LR35902_ALU.scala 100:21]
    node _T_5 = eq(UInt<4>("h5"), io_op) @[LR35902_ALU.scala 48:17]
    node r_1 = or(io_a, io_b) @[LR35902_ALU.scala 110:20]
    node _io_flagZ_T_5 = eq(r_1, UInt<1>("h0")) @[LR35902_ALU.scala 112:21]
    node _T_6 = eq(UInt<4>("h6"), io_op) @[LR35902_ALU.scala 48:17]
    node r_2 = xor(io_a, io_b) @[LR35902_ALU.scala 122:20]
    node _io_flagZ_T_6 = eq(r_2, UInt<1>("h0")) @[LR35902_ALU.scala 124:21]
    node _T_7 = eq(UInt<4>("h7"), io_op) @[LR35902_ALU.scala 48:17]
    node _io_flagZ_T_7 = eq(diff, UInt<1>("h0")) @[LR35902_ALU.scala 136:21]
    node _io_flagH_T_28 = and(io_a, UInt<4>("hf")) @[LR35902_ALU.scala 43:9]
    node _io_flagH_T_29 = and(io_b, UInt<4>("hf")) @[LR35902_ALU.scala 43:23]
    node _io_flagH_T_30 = sub(_io_flagH_T_28, _io_flagH_T_29) @[LR35902_ALU.scala 43:18]
    node _io_flagH_T_31 = tail(_io_flagH_T_30, 1) @[LR35902_ALU.scala 43:18]
    node _io_flagH_T_32 = sub(_io_flagH_T_31, UInt<1>("h0")) @[LR35902_ALU.scala 43:32]
    node _io_flagH_T_33 = tail(_io_flagH_T_32, 1) @[LR35902_ALU.scala 43:32]
    node _io_flagH_T_34 = lt(_io_flagH_T_33, UInt<1>("h0")) @[LR35902_ALU.scala 43:37]
    node _io_flagC_T_6 = lt(io_a, io_b) @[LR35902_ALU.scala 139:24]
    node _T_8 = eq(UInt<4>("h8"), io_op) @[LR35902_ALU.scala 48:17]
    node _r_T = add(io_a, UInt<1>("h1")) @[LR35902_ALU.scala 146:20]
    node r_3 = tail(_r_T, 1) @[LR35902_ALU.scala 146:20]
    node _io_flagZ_T_8 = eq(r_3, UInt<1>("h0")) @[LR35902_ALU.scala 148:21]
    node _io_flagH_T_35 = and(io_a, UInt<4>("hf")) @[LR35902_ALU.scala 150:25]
    node _io_flagH_T_36 = eq(_io_flagH_T_35, UInt<4>("hf")) @[LR35902_ALU.scala 150:35]
    node _T_9 = eq(UInt<4>("h9"), io_op) @[LR35902_ALU.scala 48:17]
    node _r_T_1 = sub(io_a, UInt<1>("h1")) @[LR35902_ALU.scala 158:20]
    node r_4 = tail(_r_T_1, 1) @[LR35902_ALU.scala 158:20]
    node _io_flagZ_T_9 = eq(r_4, UInt<1>("h0")) @[LR35902_ALU.scala 160:21]
    node _io_flagH_T_37 = and(io_a, UInt<4>("hf")) @[LR35902_ALU.scala 162:25]
    node _io_flagH_T_38 = eq(_io_flagH_T_37, UInt<1>("h0")) @[LR35902_ALU.scala 162:35]
    node _GEN_0 = mux(_T_9, r_4, io_a) @[LR35902_ALU.scala 159:16 26:12 48:17]
    node _GEN_1 = mux(_T_9, _io_flagZ_T_9, UInt<1>("h0")) @[LR35902_ALU.scala 160:16 27:12 48:17]
    node _GEN_2 = mux(_T_9, UInt<1>("h1"), UInt<1>("h0")) @[LR35902_ALU.scala 161:16 28:12 48:17]
    node _GEN_3 = mux(_T_9, _io_flagH_T_38, UInt<1>("h0")) @[LR35902_ALU.scala 162:16 29:12 48:17]
    node _GEN_4 = mux(_T_9, UInt<1>("h0"), UInt<1>("h0")) @[LR35902_ALU.scala 163:16 30:12 48:17]
    node _GEN_5 = mux(_T_8, r_3, _GEN_0) @[LR35902_ALU.scala 147:16 48:17]
    node _GEN_6 = mux(_T_8, _io_flagZ_T_8, _GEN_1) @[LR35902_ALU.scala 148:16 48:17]
    node _GEN_7 = mux(_T_8, UInt<1>("h0"), _GEN_2) @[LR35902_ALU.scala 149:16 48:17]
    node _GEN_8 = mux(_T_8, _io_flagH_T_36, _GEN_3) @[LR35902_ALU.scala 150:16 48:17]
    node _GEN_9 = mux(_T_8, UInt<1>("h0"), _GEN_4) @[LR35902_ALU.scala 151:16 48:17]
    node _GEN_10 = mux(_T_7, io_a, _GEN_5) @[LR35902_ALU.scala 135:16 48:17]
    node _GEN_11 = mux(_T_7, _io_flagZ_T_7, _GEN_6) @[LR35902_ALU.scala 136:16 48:17]
    node _GEN_12 = mux(_T_7, UInt<1>("h1"), _GEN_7) @[LR35902_ALU.scala 137:16 48:17]
    node _GEN_13 = mux(_T_7, _io_flagH_T_34, _GEN_8) @[LR35902_ALU.scala 138:16 48:17]
    node _GEN_14 = mux(_T_7, _io_flagC_T_6, _GEN_9) @[LR35902_ALU.scala 139:16 48:17]
    node _GEN_15 = mux(_T_6, r_2, _GEN_10) @[LR35902_ALU.scala 123:16 48:17]
    node _GEN_16 = mux(_T_6, _io_flagZ_T_6, _GEN_11) @[LR35902_ALU.scala 124:16 48:17]
    node _GEN_17 = mux(_T_6, UInt<1>("h0"), _GEN_12) @[LR35902_ALU.scala 125:16 48:17]
    node _GEN_18 = mux(_T_6, UInt<1>("h0"), _GEN_13) @[LR35902_ALU.scala 126:16 48:17]
    node _GEN_19 = mux(_T_6, UInt<1>("h0"), _GEN_14) @[LR35902_ALU.scala 127:16 48:17]
    node _GEN_20 = mux(_T_5, r_1, _GEN_15) @[LR35902_ALU.scala 111:16 48:17]
    node _GEN_21 = mux(_T_5, _io_flagZ_T_5, _GEN_16) @[LR35902_ALU.scala 112:16 48:17]
    node _GEN_22 = mux(_T_5, UInt<1>("h0"), _GEN_17) @[LR35902_ALU.scala 113:16 48:17]
    node _GEN_23 = mux(_T_5, UInt<1>("h0"), _GEN_18) @[LR35902_ALU.scala 114:16 48:17]
    node _GEN_24 = mux(_T_5, UInt<1>("h0"), _GEN_19) @[LR35902_ALU.scala 115:16 48:17]
    node _GEN_25 = mux(_T_4, r, _GEN_20) @[LR35902_ALU.scala 48:17 99:16]
    node _GEN_26 = mux(_T_4, _io_flagZ_T_4, _GEN_21) @[LR35902_ALU.scala 100:16 48:17]
    node _GEN_27 = mux(_T_4, UInt<1>("h0"), _GEN_22) @[LR35902_ALU.scala 101:16 48:17]
    node _GEN_28 = mux(_T_4, UInt<1>("h1"), _GEN_23) @[LR35902_ALU.scala 102:16 48:17]
    node _GEN_29 = mux(_T_4, UInt<1>("h0"), _GEN_24) @[LR35902_ALU.scala 103:16 48:17]
    node _GEN_30 = mux(_T_3, diffc, _GEN_25) @[LR35902_ALU.scala 48:17 87:16]
    node _GEN_31 = mux(_T_3, _io_flagZ_T_3, _GEN_26) @[LR35902_ALU.scala 48:17 88:16]
    node _GEN_32 = mux(_T_3, UInt<1>("h1"), _GEN_27) @[LR35902_ALU.scala 48:17 89:16]
    node _GEN_33 = mux(_T_3, _io_flagH_T_27, _GEN_28) @[LR35902_ALU.scala 48:17 90:16]
    node _GEN_34 = mux(_T_3, _io_flagC_T_5, _GEN_29) @[LR35902_ALU.scala 48:17 91:16]
    node _GEN_35 = mux(_T_2, diff, _GEN_30) @[LR35902_ALU.scala 48:17 76:16]
    node _GEN_36 = mux(_T_2, _io_flagZ_T_2, _GEN_31) @[LR35902_ALU.scala 48:17 77:16]
    node _GEN_37 = mux(_T_2, UInt<1>("h1"), _GEN_32) @[LR35902_ALU.scala 48:17 78:16]
    node _GEN_38 = mux(_T_2, _io_flagH_T_20, _GEN_33) @[LR35902_ALU.scala 48:17 79:16]
    node _GEN_39 = mux(_T_2, _io_flagC_T_2, _GEN_34) @[LR35902_ALU.scala 48:17 80:16]
    node _GEN_40 = mux(_T_1, sumc, _GEN_35) @[LR35902_ALU.scala 48:17 65:16]
    node _GEN_41 = mux(_T_1, _io_flagZ_T_1, _GEN_36) @[LR35902_ALU.scala 48:17 66:16]
    node _GEN_42 = mux(_T_1, UInt<1>("h0"), _GEN_37) @[LR35902_ALU.scala 48:17 67:16]
    node _GEN_43 = mux(_T_1, _io_flagH_T_13, _GEN_38) @[LR35902_ALU.scala 48:17 68:16]
    node _GEN_44 = mux(_T_1, _io_flagC_T_1, _GEN_39) @[LR35902_ALU.scala 48:17 69:16]
    node _GEN_45 = mux(_T, sum, _GEN_40) @[LR35902_ALU.scala 48:17 54:16]
    node _GEN_46 = mux(_T, _io_flagZ_T, _GEN_41) @[LR35902_ALU.scala 48:17 55:16]
    node _GEN_47 = mux(_T, UInt<1>("h0"), _GEN_42) @[LR35902_ALU.scala 48:17 56:16]
    node _GEN_48 = mux(_T, _io_flagH_T_6, _GEN_43) @[LR35902_ALU.scala 48:17 57:16]
    node _GEN_49 = mux(_T, _io_flagC_T, _GEN_44) @[LR35902_ALU.scala 48:17 58:16]
    io_out <= _GEN_45
    io_flagZ <= _GEN_46
    io_flagN <= _GEN_47
    io_flagH <= _GEN_48
    io_flagC <= _GEN_49

  module LR35902_Core :
    input clock : Clock
    input reset : UInt<1>
    output io_memAddr : UInt<16>
    output io_memRead : UInt<1>
    output io_memWrite : UInt<1>
    output io_memWriteData : UInt<8>
    input io_memReadData : UInt<8>
    input io_ieReg : UInt<8>
    input io_ifReg : UInt<8>
    output io_dbg_pc : UInt<16>
    output io_dbg_opcode : UInt<8>
    output io_dbg_a : UInt<8>
    output io_dbg_f : UInt<8>
    output io_dbg_b : UInt<8>
    output io_dbg_c : UInt<8>
    output io_dbg_d : UInt<8>
    output io_dbg_e : UInt<8>
    output io_dbg_h : UInt<8>
    output io_dbg_l : UInt<8>
    output io_dbg_state : UInt<8>
    output io_dbg_tcycle : UInt<8>
    output io_dbg_mcycle : UInt<8>
    output io_dbg_IR : UInt<8>

    inst intr of Interrupts @[LR35902_Core.scala 78:20]
    inst u_alu of LR35902_ALU @[Microcode.scala 105:21]
    reg A : UInt<8>, clock with :
      reset => (UInt<1>("h0"), A) @[LR35902_Core.scala 45:18]
    reg F : UInt<8>, clock with :
      reset => (UInt<1>("h0"), F) @[LR35902_Core.scala 46:18]
    reg B : UInt<8>, clock with :
      reset => (UInt<1>("h0"), B) @[LR35902_Core.scala 47:18]
    reg C : UInt<8>, clock with :
      reset => (UInt<1>("h0"), C) @[LR35902_Core.scala 48:18]
    reg D : UInt<8>, clock with :
      reset => (UInt<1>("h0"), D) @[LR35902_Core.scala 49:18]
    reg E : UInt<8>, clock with :
      reset => (UInt<1>("h0"), E) @[LR35902_Core.scala 50:18]
    reg H : UInt<8>, clock with :
      reset => (UInt<1>("h0"), H) @[LR35902_Core.scala 51:18]
    reg L : UInt<8>, clock with :
      reset => (UInt<1>("h0"), L) @[LR35902_Core.scala 52:18]
    reg PC : UInt<16>, clock with :
      reset => (UInt<1>("h0"), PC) @[LR35902_Core.scala 54:19]
    reg SP : UInt<16>, clock with :
      reset => (UInt<1>("h0"), SP) @[LR35902_Core.scala 55:19]
    reg IR : UInt<8>, clock with :
      reset => (UInt<1>("h0"), IR) @[LR35902_Core.scala 57:22]
    reg imm8 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), imm8) @[LR35902_Core.scala 58:22]
    reg imm16 : UInt<16>, clock with :
      reset => (UInt<1>("h0"), imm16) @[LR35902_Core.scala 59:22]
    reg IME : UInt<1>, clock with :
      reset => (UInt<1>("h0"), IME) @[LR35902_Core.scala 61:28]
    reg IME_pending : UInt<1>, clock with :
      reset => (UInt<1>("h0"), IME_pending) @[LR35902_Core.scala 62:28]
    reg state : UInt<3>, clock with :
      reset => (UInt<1>("h0"), state) @[LR35902_Core.scala 70:23]
    reg tcycle : UInt<2>, clock with :
      reset => (UInt<1>("h0"), tcycle) @[LR35902_Core.scala 71:23]
    reg mcycle : UInt<3>, clock with :
      reset => (UInt<1>("h0"), mcycle) @[LR35902_Core.scala 72:23]
    reg halted : UInt<1>, clock with :
      reset => (UInt<1>("h0"), halted) @[LR35902_Core.scala 73:23]
    node u_HL = cat(H, L) @[Cat.scala 33:92]
    node _u_alu_io_carryIn_T = bits(F, 4, 4) @[Microcode.scala 109:28]
    node _u_T = eq(IR, UInt<1>("h0")) @[Microcode.scala 118:13]
    node _u_T_1 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 119:19]
    node _GEN_0 = mux(_u_T_1, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 119:{28,39} 76:21]
    node _u_T_2 = eq(IR, UInt<7>("h76")) @[Microcode.scala 124:19]
    node _u_T_3 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 125:19]
    node _GEN_1 = mux(_u_T_3, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 125:{28,39} 76:21]
    node _u_T_4 = and(IR, UInt<8>("hcf")) @[Microcode.scala 130:20]
    node _u_T_5 = eq(_u_T_4, UInt<2>("h3")) @[Microcode.scala 130:31]
    node _u_rr_T = shr(IR, 4) @[Microcode.scala 131:20]
    node u_rr = and(_u_rr_T, UInt<2>("h3")) @[Microcode.scala 131:26]
    node _u_result_T = cat(B, C) @[Cat.scala 33:92]
    node _u_result_T_1 = add(_u_result_T, UInt<1>("h1")) @[Microcode.scala 133:33]
    node _u_result_T_2 = tail(_u_result_T_1, 1) @[Microcode.scala 133:33]
    node _u_result_T_3 = cat(D, E) @[Cat.scala 33:92]
    node _u_result_T_4 = add(_u_result_T_3, UInt<1>("h1")) @[Microcode.scala 134:33]
    node _u_result_T_5 = tail(_u_result_T_4, 1) @[Microcode.scala 134:33]
    node _u_result_T_6 = cat(H, L) @[Cat.scala 33:92]
    node _u_result_T_7 = add(_u_result_T_6, UInt<1>("h1")) @[Microcode.scala 135:33]
    node _u_result_T_8 = tail(_u_result_T_7, 1) @[Microcode.scala 135:33]
    node _u_result_T_9 = add(SP, UInt<1>("h1")) @[Microcode.scala 136:23]
    node _u_result_T_10 = tail(_u_result_T_9, 1) @[Microcode.scala 136:23]
    node _u_result_T_11 = eq(UInt<1>("h0"), u_rr) @[Mux.scala 81:61]
    node _u_result_T_12 = mux(_u_result_T_11, _u_result_T_2, UInt<16>("h0")) @[Mux.scala 81:58]
    node _u_result_T_13 = eq(UInt<1>("h1"), u_rr) @[Mux.scala 81:61]
    node _u_result_T_14 = mux(_u_result_T_13, _u_result_T_5, _u_result_T_12) @[Mux.scala 81:58]
    node _u_result_T_15 = eq(UInt<2>("h2"), u_rr) @[Mux.scala 81:61]
    node _u_result_T_16 = mux(_u_result_T_15, _u_result_T_8, _u_result_T_14) @[Mux.scala 81:58]
    node _u_result_T_17 = eq(UInt<2>("h3"), u_rr) @[Mux.scala 81:61]
    node u_result = mux(_u_result_T_17, _u_result_T_10, _u_result_T_16) @[Mux.scala 81:58]
    node _u_T_6 = eq(UInt<1>("h0"), u_rr) @[Microcode.scala 139:18]
    node _u_out_B_T = bits(u_result, 15, 8) @[Microcode.scala 140:34]
    node _u_out_C_T = bits(u_result, 7, 0) @[Microcode.scala 140:58]
    node _u_T_7 = eq(UInt<1>("h1"), u_rr) @[Microcode.scala 139:18]
    node _u_out_D_T = bits(u_result, 15, 8) @[Microcode.scala 141:34]
    node _u_out_E_T = bits(u_result, 7, 0) @[Microcode.scala 141:58]
    node _u_T_8 = eq(UInt<2>("h2"), u_rr) @[Microcode.scala 139:18]
    node _u_out_H_T = bits(u_result, 15, 8) @[Microcode.scala 142:34]
    node _u_out_L_T = bits(u_result, 7, 0) @[Microcode.scala 142:58]
    node _u_T_9 = eq(UInt<2>("h3"), u_rr) @[Microcode.scala 139:18]
    node _GEN_2 = mux(_u_T_9, u_result, SP) @[Microcode.scala 139:18 143:26 60:15]
    node _GEN_3 = mux(_u_T_8, _u_out_H_T, H) @[Microcode.scala 139:18 142:25 67:15]
    node _GEN_4 = mux(_u_T_8, _u_out_L_T, L) @[Microcode.scala 139:18 142:49 68:15]
    node _GEN_5 = mux(_u_T_8, SP, _GEN_2) @[Microcode.scala 139:18 60:15]
    node _GEN_6 = mux(_u_T_7, _u_out_D_T, D) @[Microcode.scala 139:18 141:25 65:15]
    node _GEN_7 = mux(_u_T_7, _u_out_E_T, E) @[Microcode.scala 139:18 141:49 66:15]
    node _GEN_8 = mux(_u_T_7, H, _GEN_3) @[Microcode.scala 139:18 67:15]
    node _GEN_9 = mux(_u_T_7, L, _GEN_4) @[Microcode.scala 139:18 68:15]
    node _GEN_10 = mux(_u_T_7, SP, _GEN_5) @[Microcode.scala 139:18 60:15]
    node _GEN_11 = mux(_u_T_6, _u_out_B_T, B) @[Microcode.scala 139:18 140:25 63:15]
    node _GEN_12 = mux(_u_T_6, _u_out_C_T, C) @[Microcode.scala 139:18 140:49 64:15]
    node _GEN_13 = mux(_u_T_6, D, _GEN_6) @[Microcode.scala 139:18 65:15]
    node _GEN_14 = mux(_u_T_6, E, _GEN_7) @[Microcode.scala 139:18 66:15]
    node _GEN_15 = mux(_u_T_6, H, _GEN_8) @[Microcode.scala 139:18 67:15]
    node _GEN_16 = mux(_u_T_6, L, _GEN_9) @[Microcode.scala 139:18 68:15]
    node _GEN_17 = mux(_u_T_6, SP, _GEN_10) @[Microcode.scala 139:18 60:15]
    node _u_T_10 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 145:19]
    node _GEN_18 = mux(_u_T_10, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 145:{28,39} 76:21]
    node _u_T_11 = and(IR, UInt<8>("hcf")) @[Microcode.scala 150:20]
    node _u_T_12 = eq(_u_T_11, UInt<4>("hb")) @[Microcode.scala 150:31]
    node _u_rr_T_1 = shr(IR, 4) @[Microcode.scala 151:20]
    node u_rr_1 = and(_u_rr_T_1, UInt<2>("h3")) @[Microcode.scala 151:26]
    node _u_result_T_18 = cat(B, C) @[Cat.scala 33:92]
    node _u_result_T_19 = sub(_u_result_T_18, UInt<1>("h1")) @[Microcode.scala 153:33]
    node _u_result_T_20 = tail(_u_result_T_19, 1) @[Microcode.scala 153:33]
    node _u_result_T_21 = cat(D, E) @[Cat.scala 33:92]
    node _u_result_T_22 = sub(_u_result_T_21, UInt<1>("h1")) @[Microcode.scala 154:33]
    node _u_result_T_23 = tail(_u_result_T_22, 1) @[Microcode.scala 154:33]
    node _u_result_T_24 = cat(H, L) @[Cat.scala 33:92]
    node _u_result_T_25 = sub(_u_result_T_24, UInt<1>("h1")) @[Microcode.scala 155:33]
    node _u_result_T_26 = tail(_u_result_T_25, 1) @[Microcode.scala 155:33]
    node _u_result_T_27 = sub(SP, UInt<1>("h1")) @[Microcode.scala 156:23]
    node _u_result_T_28 = tail(_u_result_T_27, 1) @[Microcode.scala 156:23]
    node _u_result_T_29 = eq(UInt<1>("h0"), u_rr_1) @[Mux.scala 81:61]
    node _u_result_T_30 = mux(_u_result_T_29, _u_result_T_20, UInt<16>("h0")) @[Mux.scala 81:58]
    node _u_result_T_31 = eq(UInt<1>("h1"), u_rr_1) @[Mux.scala 81:61]
    node _u_result_T_32 = mux(_u_result_T_31, _u_result_T_23, _u_result_T_30) @[Mux.scala 81:58]
    node _u_result_T_33 = eq(UInt<2>("h2"), u_rr_1) @[Mux.scala 81:61]
    node _u_result_T_34 = mux(_u_result_T_33, _u_result_T_26, _u_result_T_32) @[Mux.scala 81:58]
    node _u_result_T_35 = eq(UInt<2>("h3"), u_rr_1) @[Mux.scala 81:61]
    node u_result_1 = mux(_u_result_T_35, _u_result_T_28, _u_result_T_34) @[Mux.scala 81:58]
    node _u_T_13 = eq(UInt<1>("h0"), u_rr_1) @[Microcode.scala 159:18]
    node _u_out_B_T_1 = bits(u_result_1, 15, 8) @[Microcode.scala 160:34]
    node _u_out_C_T_1 = bits(u_result_1, 7, 0) @[Microcode.scala 160:58]
    node _u_T_14 = eq(UInt<1>("h1"), u_rr_1) @[Microcode.scala 159:18]
    node _u_out_D_T_1 = bits(u_result_1, 15, 8) @[Microcode.scala 161:34]
    node _u_out_E_T_1 = bits(u_result_1, 7, 0) @[Microcode.scala 161:58]
    node _u_T_15 = eq(UInt<2>("h2"), u_rr_1) @[Microcode.scala 159:18]
    node _u_out_H_T_1 = bits(u_result_1, 15, 8) @[Microcode.scala 162:34]
    node _u_out_L_T_1 = bits(u_result_1, 7, 0) @[Microcode.scala 162:58]
    node _u_T_16 = eq(UInt<2>("h3"), u_rr_1) @[Microcode.scala 159:18]
    node _GEN_19 = mux(_u_T_16, u_result_1, SP) @[Microcode.scala 159:18 163:26 60:15]
    node _GEN_20 = mux(_u_T_15, _u_out_H_T_1, H) @[Microcode.scala 159:18 162:25 67:15]
    node _GEN_21 = mux(_u_T_15, _u_out_L_T_1, L) @[Microcode.scala 159:18 162:49 68:15]
    node _GEN_22 = mux(_u_T_15, SP, _GEN_19) @[Microcode.scala 159:18 60:15]
    node _GEN_23 = mux(_u_T_14, _u_out_D_T_1, D) @[Microcode.scala 159:18 161:25 65:15]
    node _GEN_24 = mux(_u_T_14, _u_out_E_T_1, E) @[Microcode.scala 159:18 161:49 66:15]
    node _GEN_25 = mux(_u_T_14, H, _GEN_20) @[Microcode.scala 159:18 67:15]
    node _GEN_26 = mux(_u_T_14, L, _GEN_21) @[Microcode.scala 159:18 68:15]
    node _GEN_27 = mux(_u_T_14, SP, _GEN_22) @[Microcode.scala 159:18 60:15]
    node _GEN_28 = mux(_u_T_13, _u_out_B_T_1, B) @[Microcode.scala 159:18 160:25 63:15]
    node _GEN_29 = mux(_u_T_13, _u_out_C_T_1, C) @[Microcode.scala 159:18 160:49 64:15]
    node _GEN_30 = mux(_u_T_13, D, _GEN_23) @[Microcode.scala 159:18 65:15]
    node _GEN_31 = mux(_u_T_13, E, _GEN_24) @[Microcode.scala 159:18 66:15]
    node _GEN_32 = mux(_u_T_13, H, _GEN_25) @[Microcode.scala 159:18 67:15]
    node _GEN_33 = mux(_u_T_13, L, _GEN_26) @[Microcode.scala 159:18 68:15]
    node _GEN_34 = mux(_u_T_13, SP, _GEN_27) @[Microcode.scala 159:18 60:15]
    node _u_T_17 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 165:19]
    node _GEN_35 = mux(_u_T_17, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 165:{28,39} 76:21]
    node _u_T_18 = and(IR, UInt<8>("hcf")) @[Microcode.scala 170:20]
    node _u_T_19 = eq(_u_T_18, UInt<4>("h9")) @[Microcode.scala 170:31]
    node _u_rr_T_2 = shr(IR, 4) @[Microcode.scala 171:20]
    node u_rr_2 = and(_u_rr_T_2, UInt<2>("h3")) @[Microcode.scala 171:26]
    node _u_operand_T = cat(B, C) @[Cat.scala 33:92]
    node _u_operand_T_1 = cat(D, E) @[Cat.scala 33:92]
    node _u_operand_T_2 = cat(H, L) @[Cat.scala 33:92]
    node _u_operand_T_3 = eq(UInt<1>("h0"), u_rr_2) @[Mux.scala 81:61]
    node _u_operand_T_4 = mux(_u_operand_T_3, _u_operand_T, UInt<16>("h0")) @[Mux.scala 81:58]
    node _u_operand_T_5 = eq(UInt<1>("h1"), u_rr_2) @[Mux.scala 81:61]
    node _u_operand_T_6 = mux(_u_operand_T_5, _u_operand_T_1, _u_operand_T_4) @[Mux.scala 81:58]
    node _u_operand_T_7 = eq(UInt<2>("h2"), u_rr_2) @[Mux.scala 81:61]
    node _u_operand_T_8 = mux(_u_operand_T_7, _u_operand_T_2, _u_operand_T_6) @[Mux.scala 81:58]
    node _u_operand_T_9 = eq(UInt<2>("h3"), u_rr_2) @[Mux.scala 81:61]
    node u_operand = mux(_u_operand_T_9, SP, _u_operand_T_8) @[Mux.scala 81:58]
    node u_hl = cat(H, L) @[Cat.scala 33:92]
    node _u_result_T_36 = add(u_hl, u_operand) @[Microcode.scala 180:23]
    node u_result_2 = tail(_u_result_T_36, 1) @[Microcode.scala 180:23]
    node _u_out_H_T_2 = bits(u_result_2, 15, 8) @[Microcode.scala 181:22]
    node _u_out_L_T_2 = bits(u_result_2, 7, 0) @[Microcode.scala 182:22]
    node _u_halfCarry_T = and(u_hl, UInt<12>("hfff")) @[Microcode.scala 185:28]
    node _u_halfCarry_T_1 = and(u_operand, UInt<12>("hfff")) @[Microcode.scala 185:52]
    node _u_halfCarry_T_2 = add(_u_halfCarry_T, _u_halfCarry_T_1) @[Microcode.scala 185:41]
    node _u_halfCarry_T_3 = tail(_u_halfCarry_T_2, 1) @[Microcode.scala 185:41]
    node u_halfCarry = gt(_u_halfCarry_T_3, UInt<12>("hfff")) @[Microcode.scala 185:66]
    node u_carry = gt(u_result_2, UInt<16>("hffff")) @[Microcode.scala 186:26]
    node _u_T_20 = bits(F, 7, 7) @[Microcode.scala 187:20]
    node u_out_F_lo = cat(u_carry, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi = cat(_u_T_20, UInt<1>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi = cat(u_out_F_hi_hi, u_halfCarry) @[Cat.scala 33:92]
    node _u_out_F_T = cat(u_out_F_hi, u_out_F_lo) @[Cat.scala 33:92]
    node _u_T_21 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 189:19]
    node _GEN_36 = mux(_u_T_21, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 189:{28,39} 76:21]
    node _u_T_22 = and(IR, UInt<8>("hc7")) @[Microcode.scala 194:20]
    node _u_T_23 = eq(_u_T_22, UInt<3>("h4")) @[Microcode.scala 194:31]
    node _u_T_24 = shr(IR, 3) @[Microcode.scala 194:51]
    node _u_T_25 = and(_u_T_24, UInt<3>("h7")) @[Microcode.scala 194:57]
    node _u_T_26 = neq(_u_T_25, UInt<3>("h6")) @[Microcode.scala 194:64]
    node _u_T_27 = and(_u_T_23, _u_T_26) @[Microcode.scala 194:43]
    node _u_dst_T = shr(IR, 3) @[Microcode.scala 195:21]
    node u_dst = and(_u_dst_T, UInt<3>("h7")) @[Microcode.scala 195:27]
    node _u_oldVal_T = eq(UInt<1>("h0"), u_dst) @[Mux.scala 81:61]
    node _u_oldVal_T_1 = mux(_u_oldVal_T, B, UInt<1>("h0")) @[Mux.scala 81:58]
    node _u_oldVal_T_2 = eq(UInt<1>("h1"), u_dst) @[Mux.scala 81:61]
    node _u_oldVal_T_3 = mux(_u_oldVal_T_2, C, _u_oldVal_T_1) @[Mux.scala 81:58]
    node _u_oldVal_T_4 = eq(UInt<2>("h2"), u_dst) @[Mux.scala 81:61]
    node _u_oldVal_T_5 = mux(_u_oldVal_T_4, D, _u_oldVal_T_3) @[Mux.scala 81:58]
    node _u_oldVal_T_6 = eq(UInt<2>("h3"), u_dst) @[Mux.scala 81:61]
    node _u_oldVal_T_7 = mux(_u_oldVal_T_6, E, _u_oldVal_T_5) @[Mux.scala 81:58]
    node _u_oldVal_T_8 = eq(UInt<3>("h4"), u_dst) @[Mux.scala 81:61]
    node _u_oldVal_T_9 = mux(_u_oldVal_T_8, H, _u_oldVal_T_7) @[Mux.scala 81:58]
    node _u_oldVal_T_10 = eq(UInt<3>("h5"), u_dst) @[Mux.scala 81:61]
    node _u_oldVal_T_11 = mux(_u_oldVal_T_10, L, _u_oldVal_T_9) @[Mux.scala 81:58]
    node _u_oldVal_T_12 = eq(UInt<3>("h7"), u_dst) @[Mux.scala 81:61]
    node u_oldVal = mux(_u_oldVal_T_12, A, _u_oldVal_T_11) @[Mux.scala 81:58]
    node _u_T_28 = eq(UInt<1>("h0"), u_dst) @[Microcode.scala 91:17]
    node _u_T_29 = eq(UInt<1>("h1"), u_dst) @[Microcode.scala 91:17]
    node _u_T_30 = eq(UInt<2>("h2"), u_dst) @[Microcode.scala 91:17]
    node _u_T_31 = eq(UInt<2>("h3"), u_dst) @[Microcode.scala 91:17]
    node _u_T_32 = eq(UInt<3>("h4"), u_dst) @[Microcode.scala 91:17]
    node _u_T_33 = eq(UInt<3>("h5"), u_dst) @[Microcode.scala 91:17]
    node _u_T_34 = eq(UInt<3>("h7"), u_dst) @[Microcode.scala 91:17]
    node _GEN_37 = mux(_u_T_34, u_alu.io_out, A) @[Microcode.scala 61:15 91:17 98:25]
    node _GEN_38 = mux(_u_T_33, u_alu.io_out, L) @[Microcode.scala 68:15 91:17 97:25]
    node _GEN_39 = mux(_u_T_33, A, _GEN_37) @[Microcode.scala 61:15 91:17]
    node _GEN_40 = mux(_u_T_32, u_alu.io_out, H) @[Microcode.scala 67:15 91:17 96:25]
    node _GEN_41 = mux(_u_T_32, L, _GEN_38) @[Microcode.scala 68:15 91:17]
    node _GEN_42 = mux(_u_T_32, A, _GEN_39) @[Microcode.scala 61:15 91:17]
    node _GEN_43 = mux(_u_T_31, u_alu.io_out, E) @[Microcode.scala 66:15 91:17 95:25]
    node _GEN_44 = mux(_u_T_31, H, _GEN_40) @[Microcode.scala 67:15 91:17]
    node _GEN_45 = mux(_u_T_31, L, _GEN_41) @[Microcode.scala 68:15 91:17]
    node _GEN_46 = mux(_u_T_31, A, _GEN_42) @[Microcode.scala 61:15 91:17]
    node _GEN_47 = mux(_u_T_30, u_alu.io_out, D) @[Microcode.scala 65:15 91:17 94:25]
    node _GEN_48 = mux(_u_T_30, E, _GEN_43) @[Microcode.scala 66:15 91:17]
    node _GEN_49 = mux(_u_T_30, H, _GEN_44) @[Microcode.scala 67:15 91:17]
    node _GEN_50 = mux(_u_T_30, L, _GEN_45) @[Microcode.scala 68:15 91:17]
    node _GEN_51 = mux(_u_T_30, A, _GEN_46) @[Microcode.scala 61:15 91:17]
    node _GEN_52 = mux(_u_T_29, u_alu.io_out, C) @[Microcode.scala 64:15 91:17 93:25]
    node _GEN_53 = mux(_u_T_29, D, _GEN_47) @[Microcode.scala 65:15 91:17]
    node _GEN_54 = mux(_u_T_29, E, _GEN_48) @[Microcode.scala 66:15 91:17]
    node _GEN_55 = mux(_u_T_29, H, _GEN_49) @[Microcode.scala 67:15 91:17]
    node _GEN_56 = mux(_u_T_29, L, _GEN_50) @[Microcode.scala 68:15 91:17]
    node _GEN_57 = mux(_u_T_29, A, _GEN_51) @[Microcode.scala 61:15 91:17]
    node _GEN_58 = mux(_u_T_28, u_alu.io_out, B) @[Microcode.scala 63:15 91:17 92:25]
    node _GEN_59 = mux(_u_T_28, C, _GEN_52) @[Microcode.scala 64:15 91:17]
    node _GEN_60 = mux(_u_T_28, D, _GEN_53) @[Microcode.scala 65:15 91:17]
    node _GEN_61 = mux(_u_T_28, E, _GEN_54) @[Microcode.scala 66:15 91:17]
    node _GEN_62 = mux(_u_T_28, H, _GEN_55) @[Microcode.scala 67:15 91:17]
    node _GEN_63 = mux(_u_T_28, L, _GEN_56) @[Microcode.scala 68:15 91:17]
    node _GEN_64 = mux(_u_T_28, A, _GEN_57) @[Microcode.scala 61:15 91:17]
    node _u_T_35 = bits(F, 4, 4) @[Microcode.scala 202:62]
    node u_out_F_lo_1 = cat(_u_T_35, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_1 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_1 = cat(u_out_F_hi_hi_1, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_1 = cat(u_out_F_hi_1, u_out_F_lo_1) @[Cat.scala 33:92]
    node _u_T_36 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 204:19]
    node _GEN_65 = mux(_u_T_36, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 204:{28,39} 76:21]
    node _u_T_37 = and(IR, UInt<8>("hc7")) @[Microcode.scala 209:20]
    node _u_T_38 = eq(_u_T_37, UInt<3>("h5")) @[Microcode.scala 209:31]
    node _u_T_39 = shr(IR, 3) @[Microcode.scala 209:51]
    node _u_T_40 = and(_u_T_39, UInt<3>("h7")) @[Microcode.scala 209:57]
    node _u_T_41 = neq(_u_T_40, UInt<3>("h6")) @[Microcode.scala 209:64]
    node _u_T_42 = and(_u_T_38, _u_T_41) @[Microcode.scala 209:43]
    node _u_dst_T_1 = shr(IR, 3) @[Microcode.scala 210:21]
    node u_dst_1 = and(_u_dst_T_1, UInt<3>("h7")) @[Microcode.scala 210:27]
    node _u_oldVal_T_13 = eq(UInt<1>("h0"), u_dst_1) @[Mux.scala 81:61]
    node _u_oldVal_T_14 = mux(_u_oldVal_T_13, B, UInt<1>("h0")) @[Mux.scala 81:58]
    node _u_oldVal_T_15 = eq(UInt<1>("h1"), u_dst_1) @[Mux.scala 81:61]
    node _u_oldVal_T_16 = mux(_u_oldVal_T_15, C, _u_oldVal_T_14) @[Mux.scala 81:58]
    node _u_oldVal_T_17 = eq(UInt<2>("h2"), u_dst_1) @[Mux.scala 81:61]
    node _u_oldVal_T_18 = mux(_u_oldVal_T_17, D, _u_oldVal_T_16) @[Mux.scala 81:58]
    node _u_oldVal_T_19 = eq(UInt<2>("h3"), u_dst_1) @[Mux.scala 81:61]
    node _u_oldVal_T_20 = mux(_u_oldVal_T_19, E, _u_oldVal_T_18) @[Mux.scala 81:58]
    node _u_oldVal_T_21 = eq(UInt<3>("h4"), u_dst_1) @[Mux.scala 81:61]
    node _u_oldVal_T_22 = mux(_u_oldVal_T_21, H, _u_oldVal_T_20) @[Mux.scala 81:58]
    node _u_oldVal_T_23 = eq(UInt<3>("h5"), u_dst_1) @[Mux.scala 81:61]
    node _u_oldVal_T_24 = mux(_u_oldVal_T_23, L, _u_oldVal_T_22) @[Mux.scala 81:58]
    node _u_oldVal_T_25 = eq(UInt<3>("h7"), u_dst_1) @[Mux.scala 81:61]
    node u_oldVal_1 = mux(_u_oldVal_T_25, A, _u_oldVal_T_24) @[Mux.scala 81:58]
    node _u_T_43 = eq(UInt<1>("h0"), u_dst_1) @[Microcode.scala 91:17]
    node _u_T_44 = eq(UInt<1>("h1"), u_dst_1) @[Microcode.scala 91:17]
    node _u_T_45 = eq(UInt<2>("h2"), u_dst_1) @[Microcode.scala 91:17]
    node _u_T_46 = eq(UInt<2>("h3"), u_dst_1) @[Microcode.scala 91:17]
    node _u_T_47 = eq(UInt<3>("h4"), u_dst_1) @[Microcode.scala 91:17]
    node _u_T_48 = eq(UInt<3>("h5"), u_dst_1) @[Microcode.scala 91:17]
    node _u_T_49 = eq(UInt<3>("h7"), u_dst_1) @[Microcode.scala 91:17]
    node _GEN_66 = mux(_u_T_49, u_alu.io_out, A) @[Microcode.scala 61:15 91:17 98:25]
    node _GEN_67 = mux(_u_T_48, u_alu.io_out, L) @[Microcode.scala 68:15 91:17 97:25]
    node _GEN_68 = mux(_u_T_48, A, _GEN_66) @[Microcode.scala 61:15 91:17]
    node _GEN_69 = mux(_u_T_47, u_alu.io_out, H) @[Microcode.scala 67:15 91:17 96:25]
    node _GEN_70 = mux(_u_T_47, L, _GEN_67) @[Microcode.scala 68:15 91:17]
    node _GEN_71 = mux(_u_T_47, A, _GEN_68) @[Microcode.scala 61:15 91:17]
    node _GEN_72 = mux(_u_T_46, u_alu.io_out, E) @[Microcode.scala 66:15 91:17 95:25]
    node _GEN_73 = mux(_u_T_46, H, _GEN_69) @[Microcode.scala 67:15 91:17]
    node _GEN_74 = mux(_u_T_46, L, _GEN_70) @[Microcode.scala 68:15 91:17]
    node _GEN_75 = mux(_u_T_46, A, _GEN_71) @[Microcode.scala 61:15 91:17]
    node _GEN_76 = mux(_u_T_45, u_alu.io_out, D) @[Microcode.scala 65:15 91:17 94:25]
    node _GEN_77 = mux(_u_T_45, E, _GEN_72) @[Microcode.scala 66:15 91:17]
    node _GEN_78 = mux(_u_T_45, H, _GEN_73) @[Microcode.scala 67:15 91:17]
    node _GEN_79 = mux(_u_T_45, L, _GEN_74) @[Microcode.scala 68:15 91:17]
    node _GEN_80 = mux(_u_T_45, A, _GEN_75) @[Microcode.scala 61:15 91:17]
    node _GEN_81 = mux(_u_T_44, u_alu.io_out, C) @[Microcode.scala 64:15 91:17 93:25]
    node _GEN_82 = mux(_u_T_44, D, _GEN_76) @[Microcode.scala 65:15 91:17]
    node _GEN_83 = mux(_u_T_44, E, _GEN_77) @[Microcode.scala 66:15 91:17]
    node _GEN_84 = mux(_u_T_44, H, _GEN_78) @[Microcode.scala 67:15 91:17]
    node _GEN_85 = mux(_u_T_44, L, _GEN_79) @[Microcode.scala 68:15 91:17]
    node _GEN_86 = mux(_u_T_44, A, _GEN_80) @[Microcode.scala 61:15 91:17]
    node _GEN_87 = mux(_u_T_43, u_alu.io_out, B) @[Microcode.scala 63:15 91:17 92:25]
    node _GEN_88 = mux(_u_T_43, C, _GEN_81) @[Microcode.scala 64:15 91:17]
    node _GEN_89 = mux(_u_T_43, D, _GEN_82) @[Microcode.scala 65:15 91:17]
    node _GEN_90 = mux(_u_T_43, E, _GEN_83) @[Microcode.scala 66:15 91:17]
    node _GEN_91 = mux(_u_T_43, H, _GEN_84) @[Microcode.scala 67:15 91:17]
    node _GEN_92 = mux(_u_T_43, L, _GEN_85) @[Microcode.scala 68:15 91:17]
    node _GEN_93 = mux(_u_T_43, A, _GEN_86) @[Microcode.scala 61:15 91:17]
    node _u_T_50 = bits(F, 4, 4) @[Microcode.scala 217:62]
    node u_out_F_lo_2 = cat(_u_T_50, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_2 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_2 = cat(u_out_F_hi_hi_2, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_2 = cat(u_out_F_hi_2, u_out_F_lo_2) @[Cat.scala 33:92]
    node _u_T_51 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 219:19]
    node _GEN_94 = mux(_u_T_51, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 219:{28,39} 76:21]
    node _u_T_52 = eq(IR, UInt<6>("h34")) @[Microcode.scala 224:19]
    node _u_T_53 = eq(UInt<1>("h0"), mcycle) @[Microcode.scala 225:22]
    node _u_T_54 = eq(tcycle, UInt<2>("h2")) @[Microcode.scala 229:23]
    node mcBus_memReadData = io_memReadData @[LR35902_Core.scala 88:19 100:22]
    node _GEN_95 = mux(_u_T_54, mcBus_memReadData, imm8) @[Microcode.scala 229:{32,43} 69:15]
    node _u_T_55 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 230:23]
    node _GEN_96 = mux(_u_T_55, UInt<1>("h1"), mcycle) @[Microcode.scala 230:{32,50} 75:21]
    node _u_T_56 = eq(UInt<1>("h1"), mcycle) @[Microcode.scala 225:22]
    node _u_T_57 = bits(F, 4, 4) @[Microcode.scala 236:66]
    node u_out_F_lo_3 = cat(_u_T_57, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_3 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_3 = cat(u_out_F_hi_hi_3, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_3 = cat(u_out_F_hi_3, u_out_F_lo_3) @[Cat.scala 33:92]
    node _u_T_58 = eq(tcycle, UInt<2>("h2")) @[Microcode.scala 237:23]
    node _GEN_97 = mux(_u_T_58, u_alu.io_out, imm8) @[Microcode.scala 237:{32,43} 69:15]
    node _u_T_59 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 238:23]
    node _GEN_98 = mux(_u_T_59, UInt<2>("h2"), mcycle) @[Microcode.scala 238:{32,50} 75:21]
    node _u_T_60 = eq(UInt<2>("h2"), mcycle) @[Microcode.scala 225:22]
    node _u_T_61 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 244:23]
    node _GEN_99 = mux(_u_T_61, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 244:{32,43} 76:21]
    node _GEN_100 = mux(_u_T_60, u_HL, UInt<1>("h0")) @[Microcode.scala 225:22 241:27 78:21]
    node _GEN_101 = mux(_u_T_60, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 225:22 242:27 80:21]
    node _GEN_102 = mux(_u_T_60, imm8, UInt<1>("h0")) @[Microcode.scala 225:22 243:27 81:21]
    node _GEN_103 = mux(_u_T_60, _GEN_99, UInt<1>("h0")) @[Microcode.scala 225:22 76:21]
    node _GEN_104 = mux(_u_T_56, UInt<4>("h8"), UInt<1>("h0")) @[Microcode.scala 108:21 225:22 233:21]
    node _GEN_105 = mux(_u_T_56, imm8, UInt<1>("h0")) @[Microcode.scala 106:21 225:22 234:21]
    node _GEN_106 = mux(_u_T_56, UInt<1>("h0"), UInt<1>("h0")) @[Microcode.scala 107:21 225:22 235:21]
    node _GEN_107 = mux(_u_T_56, _u_out_F_T_3, F) @[Microcode.scala 103:13 225:22 62:15]
    node _GEN_108 = mux(_u_T_56, _GEN_97, imm8) @[Microcode.scala 225:22 69:15]
    node _GEN_109 = mux(_u_T_56, _GEN_98, mcycle) @[Microcode.scala 225:22 75:21]
    node _GEN_110 = mux(_u_T_56, UInt<1>("h0"), _GEN_100) @[Microcode.scala 225:22 78:21]
    node _GEN_111 = mux(_u_T_56, UInt<1>("h0"), _GEN_101) @[Microcode.scala 225:22 80:21]
    node _GEN_112 = mux(_u_T_56, UInt<1>("h0"), _GEN_102) @[Microcode.scala 225:22 81:21]
    node _GEN_113 = mux(_u_T_56, UInt<1>("h0"), _GEN_103) @[Microcode.scala 225:22 76:21]
    node _GEN_114 = mux(_u_T_53, u_HL, _GEN_110) @[Microcode.scala 225:22 227:22]
    node _GEN_115 = mux(_u_T_53, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 225:22 228:22 79:21]
    node _GEN_116 = mux(_u_T_53, _GEN_95, _GEN_108) @[Microcode.scala 225:22]
    node _GEN_117 = mux(_u_T_53, _GEN_96, _GEN_109) @[Microcode.scala 225:22]
    node _GEN_118 = mux(_u_T_53, UInt<1>("h0"), _GEN_104) @[Microcode.scala 108:21 225:22]
    node _GEN_119 = mux(_u_T_53, UInt<1>("h0"), _GEN_105) @[Microcode.scala 106:21 225:22]
    node _GEN_120 = mux(_u_T_53, UInt<1>("h0"), _GEN_106) @[Microcode.scala 107:21 225:22]
    node _GEN_121 = mux(_u_T_53, F, _GEN_107) @[Microcode.scala 225:22 62:15]
    node _GEN_122 = mux(_u_T_53, UInt<1>("h0"), _GEN_111) @[Microcode.scala 225:22 80:21]
    node _GEN_123 = mux(_u_T_53, UInt<1>("h0"), _GEN_112) @[Microcode.scala 225:22 81:21]
    node _GEN_124 = mux(_u_T_53, UInt<1>("h0"), _GEN_113) @[Microcode.scala 225:22 76:21]
    node _u_T_62 = eq(IR, UInt<6>("h35")) @[Microcode.scala 251:19]
    node _u_T_63 = eq(UInt<1>("h0"), mcycle) @[Microcode.scala 252:22]
    node _u_T_64 = eq(tcycle, UInt<2>("h2")) @[Microcode.scala 256:23]
    node _GEN_125 = mux(_u_T_64, mcBus_memReadData, imm8) @[Microcode.scala 256:{32,43} 69:15]
    node _u_T_65 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 257:23]
    node _GEN_126 = mux(_u_T_65, UInt<1>("h1"), mcycle) @[Microcode.scala 257:{32,50} 75:21]
    node _u_T_66 = eq(UInt<1>("h1"), mcycle) @[Microcode.scala 252:22]
    node _u_T_67 = bits(F, 4, 4) @[Microcode.scala 263:66]
    node u_out_F_lo_4 = cat(_u_T_67, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_4 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_4 = cat(u_out_F_hi_hi_4, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_4 = cat(u_out_F_hi_4, u_out_F_lo_4) @[Cat.scala 33:92]
    node _u_T_68 = eq(tcycle, UInt<2>("h2")) @[Microcode.scala 264:23]
    node _GEN_127 = mux(_u_T_68, u_alu.io_out, imm8) @[Microcode.scala 264:{32,43} 69:15]
    node _u_T_69 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 265:23]
    node _GEN_128 = mux(_u_T_69, UInt<2>("h2"), mcycle) @[Microcode.scala 265:{32,50} 75:21]
    node _u_T_70 = eq(UInt<2>("h2"), mcycle) @[Microcode.scala 252:22]
    node _u_T_71 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 271:23]
    node _GEN_129 = mux(_u_T_71, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 271:{32,43} 76:21]
    node _GEN_130 = mux(_u_T_70, u_HL, UInt<1>("h0")) @[Microcode.scala 252:22 268:27 78:21]
    node _GEN_131 = mux(_u_T_70, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 252:22 269:27 80:21]
    node _GEN_132 = mux(_u_T_70, imm8, UInt<1>("h0")) @[Microcode.scala 252:22 270:27 81:21]
    node _GEN_133 = mux(_u_T_70, _GEN_129, UInt<1>("h0")) @[Microcode.scala 252:22 76:21]
    node _GEN_134 = mux(_u_T_66, UInt<4>("h9"), UInt<1>("h0")) @[Microcode.scala 108:21 252:22 260:21]
    node _GEN_135 = mux(_u_T_66, imm8, UInt<1>("h0")) @[Microcode.scala 106:21 252:22 261:21]
    node _GEN_136 = mux(_u_T_66, UInt<1>("h0"), UInt<1>("h0")) @[Microcode.scala 107:21 252:22 262:21]
    node _GEN_137 = mux(_u_T_66, _u_out_F_T_4, F) @[Microcode.scala 103:13 252:22 62:15]
    node _GEN_138 = mux(_u_T_66, _GEN_127, imm8) @[Microcode.scala 252:22 69:15]
    node _GEN_139 = mux(_u_T_66, _GEN_128, mcycle) @[Microcode.scala 252:22 75:21]
    node _GEN_140 = mux(_u_T_66, UInt<1>("h0"), _GEN_130) @[Microcode.scala 252:22 78:21]
    node _GEN_141 = mux(_u_T_66, UInt<1>("h0"), _GEN_131) @[Microcode.scala 252:22 80:21]
    node _GEN_142 = mux(_u_T_66, UInt<1>("h0"), _GEN_132) @[Microcode.scala 252:22 81:21]
    node _GEN_143 = mux(_u_T_66, UInt<1>("h0"), _GEN_133) @[Microcode.scala 252:22 76:21]
    node _GEN_144 = mux(_u_T_63, u_HL, _GEN_140) @[Microcode.scala 252:22 254:22]
    node _GEN_145 = mux(_u_T_63, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 252:22 255:22 79:21]
    node _GEN_146 = mux(_u_T_63, _GEN_125, _GEN_138) @[Microcode.scala 252:22]
    node _GEN_147 = mux(_u_T_63, _GEN_126, _GEN_139) @[Microcode.scala 252:22]
    node _GEN_148 = mux(_u_T_63, UInt<1>("h0"), _GEN_134) @[Microcode.scala 108:21 252:22]
    node _GEN_149 = mux(_u_T_63, UInt<1>("h0"), _GEN_135) @[Microcode.scala 106:21 252:22]
    node _GEN_150 = mux(_u_T_63, UInt<1>("h0"), _GEN_136) @[Microcode.scala 107:21 252:22]
    node _GEN_151 = mux(_u_T_63, F, _GEN_137) @[Microcode.scala 252:22 62:15]
    node _GEN_152 = mux(_u_T_63, UInt<1>("h0"), _GEN_141) @[Microcode.scala 252:22 80:21]
    node _GEN_153 = mux(_u_T_63, UInt<1>("h0"), _GEN_142) @[Microcode.scala 252:22 81:21]
    node _GEN_154 = mux(_u_T_63, UInt<1>("h0"), _GEN_143) @[Microcode.scala 252:22 76:21]
    node _u_T_72 = geq(IR, UInt<7>("h40")) @[Microcode.scala 278:20]
    node _u_T_73 = leq(IR, UInt<7>("h7f")) @[Microcode.scala 278:37]
    node _u_T_74 = and(_u_T_72, _u_T_73) @[Microcode.scala 278:31]
    node _u_T_75 = neq(IR, UInt<7>("h76")) @[Microcode.scala 278:56]
    node _u_T_76 = and(_u_T_74, _u_T_75) @[Microcode.scala 278:49]
    node _u_dst_T_2 = shr(IR, 3) @[Microcode.scala 279:21]
    node u_dst_2 = and(_u_dst_T_2, UInt<3>("h7")) @[Microcode.scala 279:27]
    node u_src = and(IR, UInt<3>("h7")) @[Microcode.scala 280:20]
    node _u_T_77 = eq(UInt<1>("h0"), u_src) @[Mux.scala 81:61]
    node _u_T_78 = mux(_u_T_77, B, UInt<1>("h0")) @[Mux.scala 81:58]
    node _u_T_79 = eq(UInt<1>("h1"), u_src) @[Mux.scala 81:61]
    node _u_T_80 = mux(_u_T_79, C, _u_T_78) @[Mux.scala 81:58]
    node _u_T_81 = eq(UInt<2>("h2"), u_src) @[Mux.scala 81:61]
    node _u_T_82 = mux(_u_T_81, D, _u_T_80) @[Mux.scala 81:58]
    node _u_T_83 = eq(UInt<2>("h3"), u_src) @[Mux.scala 81:61]
    node _u_T_84 = mux(_u_T_83, E, _u_T_82) @[Mux.scala 81:58]
    node _u_T_85 = eq(UInt<3>("h4"), u_src) @[Mux.scala 81:61]
    node _u_T_86 = mux(_u_T_85, H, _u_T_84) @[Mux.scala 81:58]
    node _u_T_87 = eq(UInt<3>("h5"), u_src) @[Mux.scala 81:61]
    node _u_T_88 = mux(_u_T_87, L, _u_T_86) @[Mux.scala 81:58]
    node _u_T_89 = eq(UInt<3>("h7"), u_src) @[Mux.scala 81:61]
    node _u_T_90 = mux(_u_T_89, A, _u_T_88) @[Mux.scala 81:58]
    node _u_T_91 = eq(UInt<1>("h0"), u_dst_2) @[Microcode.scala 91:17]
    node _u_T_92 = eq(UInt<1>("h1"), u_dst_2) @[Microcode.scala 91:17]
    node _u_T_93 = eq(UInt<2>("h2"), u_dst_2) @[Microcode.scala 91:17]
    node _u_T_94 = eq(UInt<2>("h3"), u_dst_2) @[Microcode.scala 91:17]
    node _u_T_95 = eq(UInt<3>("h4"), u_dst_2) @[Microcode.scala 91:17]
    node _u_T_96 = eq(UInt<3>("h5"), u_dst_2) @[Microcode.scala 91:17]
    node _u_T_97 = eq(UInt<3>("h7"), u_dst_2) @[Microcode.scala 91:17]
    node _GEN_155 = mux(_u_T_97, _u_T_90, A) @[Microcode.scala 61:15 91:17 98:25]
    node _GEN_156 = mux(_u_T_96, _u_T_90, L) @[Microcode.scala 68:15 91:17 97:25]
    node _GEN_157 = mux(_u_T_96, A, _GEN_155) @[Microcode.scala 61:15 91:17]
    node _GEN_158 = mux(_u_T_95, _u_T_90, H) @[Microcode.scala 67:15 91:17 96:25]
    node _GEN_159 = mux(_u_T_95, L, _GEN_156) @[Microcode.scala 68:15 91:17]
    node _GEN_160 = mux(_u_T_95, A, _GEN_157) @[Microcode.scala 61:15 91:17]
    node _GEN_161 = mux(_u_T_94, _u_T_90, E) @[Microcode.scala 66:15 91:17 95:25]
    node _GEN_162 = mux(_u_T_94, H, _GEN_158) @[Microcode.scala 67:15 91:17]
    node _GEN_163 = mux(_u_T_94, L, _GEN_159) @[Microcode.scala 68:15 91:17]
    node _GEN_164 = mux(_u_T_94, A, _GEN_160) @[Microcode.scala 61:15 91:17]
    node _GEN_165 = mux(_u_T_93, _u_T_90, D) @[Microcode.scala 65:15 91:17 94:25]
    node _GEN_166 = mux(_u_T_93, E, _GEN_161) @[Microcode.scala 66:15 91:17]
    node _GEN_167 = mux(_u_T_93, H, _GEN_162) @[Microcode.scala 67:15 91:17]
    node _GEN_168 = mux(_u_T_93, L, _GEN_163) @[Microcode.scala 68:15 91:17]
    node _GEN_169 = mux(_u_T_93, A, _GEN_164) @[Microcode.scala 61:15 91:17]
    node _GEN_170 = mux(_u_T_92, _u_T_90, C) @[Microcode.scala 64:15 91:17 93:25]
    node _GEN_171 = mux(_u_T_92, D, _GEN_165) @[Microcode.scala 65:15 91:17]
    node _GEN_172 = mux(_u_T_92, E, _GEN_166) @[Microcode.scala 66:15 91:17]
    node _GEN_173 = mux(_u_T_92, H, _GEN_167) @[Microcode.scala 67:15 91:17]
    node _GEN_174 = mux(_u_T_92, L, _GEN_168) @[Microcode.scala 68:15 91:17]
    node _GEN_175 = mux(_u_T_92, A, _GEN_169) @[Microcode.scala 61:15 91:17]
    node _GEN_176 = mux(_u_T_91, _u_T_90, B) @[Microcode.scala 63:15 91:17 92:25]
    node _GEN_177 = mux(_u_T_91, C, _GEN_170) @[Microcode.scala 64:15 91:17]
    node _GEN_178 = mux(_u_T_91, D, _GEN_171) @[Microcode.scala 65:15 91:17]
    node _GEN_179 = mux(_u_T_91, E, _GEN_172) @[Microcode.scala 66:15 91:17]
    node _GEN_180 = mux(_u_T_91, H, _GEN_173) @[Microcode.scala 67:15 91:17]
    node _GEN_181 = mux(_u_T_91, L, _GEN_174) @[Microcode.scala 68:15 91:17]
    node _GEN_182 = mux(_u_T_91, A, _GEN_175) @[Microcode.scala 61:15 91:17]
    node _u_T_98 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 282:19]
    node _GEN_183 = mux(_u_T_98, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 282:{28,39} 76:21]
    node _u_T_99 = and(IR, UInt<8>("hc7")) @[Microcode.scala 287:20]
    node _u_T_100 = eq(_u_T_99, UInt<3>("h6")) @[Microcode.scala 287:31]
    node _u_T_101 = shr(IR, 3) @[Microcode.scala 287:51]
    node _u_T_102 = and(_u_T_101, UInt<3>("h7")) @[Microcode.scala 287:57]
    node _u_T_103 = neq(_u_T_102, UInt<3>("h6")) @[Microcode.scala 287:64]
    node _u_T_104 = and(_u_T_100, _u_T_103) @[Microcode.scala 287:43]
    node _u_dst_T_3 = shr(IR, 3) @[Microcode.scala 288:21]
    node u_dst_3 = and(_u_dst_T_3, UInt<3>("h7")) @[Microcode.scala 288:27]
    node _u_T_105 = eq(UInt<1>("h0"), u_dst_3) @[Microcode.scala 91:17]
    node _u_T_106 = eq(UInt<1>("h1"), u_dst_3) @[Microcode.scala 91:17]
    node _u_T_107 = eq(UInt<2>("h2"), u_dst_3) @[Microcode.scala 91:17]
    node _u_T_108 = eq(UInt<2>("h3"), u_dst_3) @[Microcode.scala 91:17]
    node _u_T_109 = eq(UInt<3>("h4"), u_dst_3) @[Microcode.scala 91:17]
    node _u_T_110 = eq(UInt<3>("h5"), u_dst_3) @[Microcode.scala 91:17]
    node _u_T_111 = eq(UInt<3>("h7"), u_dst_3) @[Microcode.scala 91:17]
    node _GEN_184 = mux(_u_T_111, imm8, A) @[Microcode.scala 61:15 91:17 98:25]
    node _GEN_185 = mux(_u_T_110, imm8, L) @[Microcode.scala 68:15 91:17 97:25]
    node _GEN_186 = mux(_u_T_110, A, _GEN_184) @[Microcode.scala 61:15 91:17]
    node _GEN_187 = mux(_u_T_109, imm8, H) @[Microcode.scala 67:15 91:17 96:25]
    node _GEN_188 = mux(_u_T_109, L, _GEN_185) @[Microcode.scala 68:15 91:17]
    node _GEN_189 = mux(_u_T_109, A, _GEN_186) @[Microcode.scala 61:15 91:17]
    node _GEN_190 = mux(_u_T_108, imm8, E) @[Microcode.scala 66:15 91:17 95:25]
    node _GEN_191 = mux(_u_T_108, H, _GEN_187) @[Microcode.scala 67:15 91:17]
    node _GEN_192 = mux(_u_T_108, L, _GEN_188) @[Microcode.scala 68:15 91:17]
    node _GEN_193 = mux(_u_T_108, A, _GEN_189) @[Microcode.scala 61:15 91:17]
    node _GEN_194 = mux(_u_T_107, imm8, D) @[Microcode.scala 65:15 91:17 94:25]
    node _GEN_195 = mux(_u_T_107, E, _GEN_190) @[Microcode.scala 66:15 91:17]
    node _GEN_196 = mux(_u_T_107, H, _GEN_191) @[Microcode.scala 67:15 91:17]
    node _GEN_197 = mux(_u_T_107, L, _GEN_192) @[Microcode.scala 68:15 91:17]
    node _GEN_198 = mux(_u_T_107, A, _GEN_193) @[Microcode.scala 61:15 91:17]
    node _GEN_199 = mux(_u_T_106, imm8, C) @[Microcode.scala 64:15 91:17 93:25]
    node _GEN_200 = mux(_u_T_106, D, _GEN_194) @[Microcode.scala 65:15 91:17]
    node _GEN_201 = mux(_u_T_106, E, _GEN_195) @[Microcode.scala 66:15 91:17]
    node _GEN_202 = mux(_u_T_106, H, _GEN_196) @[Microcode.scala 67:15 91:17]
    node _GEN_203 = mux(_u_T_106, L, _GEN_197) @[Microcode.scala 68:15 91:17]
    node _GEN_204 = mux(_u_T_106, A, _GEN_198) @[Microcode.scala 61:15 91:17]
    node _GEN_205 = mux(_u_T_105, imm8, B) @[Microcode.scala 63:15 91:17 92:25]
    node _GEN_206 = mux(_u_T_105, C, _GEN_199) @[Microcode.scala 64:15 91:17]
    node _GEN_207 = mux(_u_T_105, D, _GEN_200) @[Microcode.scala 65:15 91:17]
    node _GEN_208 = mux(_u_T_105, E, _GEN_201) @[Microcode.scala 66:15 91:17]
    node _GEN_209 = mux(_u_T_105, H, _GEN_202) @[Microcode.scala 67:15 91:17]
    node _GEN_210 = mux(_u_T_105, L, _GEN_203) @[Microcode.scala 68:15 91:17]
    node _GEN_211 = mux(_u_T_105, A, _GEN_204) @[Microcode.scala 61:15 91:17]
    node _u_T_112 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 290:19]
    node _GEN_212 = mux(_u_T_112, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 290:{28,39} 76:21]
    node _u_T_113 = geq(IR, UInt<7>("h70")) @[Microcode.scala 295:20]
    node _u_T_114 = leq(IR, UInt<7>("h75")) @[Microcode.scala 295:37]
    node _u_T_115 = and(_u_T_113, _u_T_114) @[Microcode.scala 295:31]
    node _u_T_116 = eq(IR, UInt<7>("h77")) @[Microcode.scala 295:55]
    node _u_T_117 = or(_u_T_115, _u_T_116) @[Microcode.scala 295:49]
    node u_src_1 = and(IR, UInt<3>("h7")) @[Microcode.scala 296:20]
    node _u_T_118 = eq(tcycle, UInt<1>("h0")) @[Microcode.scala 297:19]
    node _u_mcBus_memWriteData_T = eq(UInt<1>("h0"), u_src_1) @[Mux.scala 81:61]
    node _u_mcBus_memWriteData_T_1 = mux(_u_mcBus_memWriteData_T, B, UInt<1>("h0")) @[Mux.scala 81:58]
    node _u_mcBus_memWriteData_T_2 = eq(UInt<1>("h1"), u_src_1) @[Mux.scala 81:61]
    node _u_mcBus_memWriteData_T_3 = mux(_u_mcBus_memWriteData_T_2, C, _u_mcBus_memWriteData_T_1) @[Mux.scala 81:58]
    node _u_mcBus_memWriteData_T_4 = eq(UInt<2>("h2"), u_src_1) @[Mux.scala 81:61]
    node _u_mcBus_memWriteData_T_5 = mux(_u_mcBus_memWriteData_T_4, D, _u_mcBus_memWriteData_T_3) @[Mux.scala 81:58]
    node _u_mcBus_memWriteData_T_6 = eq(UInt<2>("h3"), u_src_1) @[Mux.scala 81:61]
    node _u_mcBus_memWriteData_T_7 = mux(_u_mcBus_memWriteData_T_6, E, _u_mcBus_memWriteData_T_5) @[Mux.scala 81:58]
    node _u_mcBus_memWriteData_T_8 = eq(UInt<3>("h4"), u_src_1) @[Mux.scala 81:61]
    node _u_mcBus_memWriteData_T_9 = mux(_u_mcBus_memWriteData_T_8, H, _u_mcBus_memWriteData_T_7) @[Mux.scala 81:58]
    node _u_mcBus_memWriteData_T_10 = eq(UInt<3>("h5"), u_src_1) @[Mux.scala 81:61]
    node _u_mcBus_memWriteData_T_11 = mux(_u_mcBus_memWriteData_T_10, L, _u_mcBus_memWriteData_T_9) @[Mux.scala 81:58]
    node _u_mcBus_memWriteData_T_12 = eq(UInt<3>("h7"), u_src_1) @[Mux.scala 81:61]
    node _u_mcBus_memWriteData_T_13 = mux(_u_mcBus_memWriteData_T_12, A, _u_mcBus_memWriteData_T_11) @[Mux.scala 81:58]
    node _GEN_213 = mux(_u_T_118, u_HL, UInt<1>("h0")) @[Microcode.scala 297:28 298:25 78:21]
    node _GEN_214 = mux(_u_T_118, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 297:28 299:25 80:21]
    node _GEN_215 = mux(_u_T_118, _u_mcBus_memWriteData_T_13, UInt<1>("h0")) @[Microcode.scala 297:28 300:25 81:21]
    node _u_T_119 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 302:19]
    node _GEN_216 = mux(_u_T_119, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 302:{28,39} 76:21]
    node _u_T_120 = eq(IR, UInt<6>("h2a")) @[Microcode.scala 307:19]
    node _u_T_121 = eq(UInt<1>("h0"), tcycle) @[Microcode.scala 308:22]
    node _u_T_122 = eq(UInt<1>("h1"), tcycle) @[Microcode.scala 308:22]
    node _u_T_123 = eq(UInt<2>("h2"), tcycle) @[Microcode.scala 308:22]
    node _u_newHL_T = add(u_HL, UInt<1>("h1")) @[Microcode.scala 313:26]
    node u_newHL = tail(_u_newHL_T, 1) @[Microcode.scala 313:26]
    node _u_out_H_T_3 = bits(u_newHL, 15, 8) @[Microcode.scala 314:25]
    node _u_out_L_T_3 = bits(u_newHL, 7, 0) @[Microcode.scala 315:25]
    node _u_T_124 = eq(UInt<2>("h3"), tcycle) @[Microcode.scala 308:22]
    node _GEN_217 = mux(_u_T_124, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 308:22 317:28 76:21]
    node _GEN_218 = mux(_u_T_123, mcBus_memReadData, A) @[Microcode.scala 308:22 312:17 61:15]
    node _GEN_219 = mux(_u_T_123, _u_out_H_T_3, H) @[Microcode.scala 308:22 314:17 67:15]
    node _GEN_220 = mux(_u_T_123, _u_out_L_T_3, L) @[Microcode.scala 308:22 315:17 68:15]
    node _GEN_221 = mux(_u_T_123, UInt<1>("h0"), _GEN_217) @[Microcode.scala 308:22 76:21]
    node _GEN_222 = mux(_u_T_122, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 308:22 310:30 79:21]
    node _GEN_223 = mux(_u_T_122, A, _GEN_218) @[Microcode.scala 308:22 61:15]
    node _GEN_224 = mux(_u_T_122, H, _GEN_219) @[Microcode.scala 308:22 67:15]
    node _GEN_225 = mux(_u_T_122, L, _GEN_220) @[Microcode.scala 308:22 68:15]
    node _GEN_226 = mux(_u_T_122, UInt<1>("h0"), _GEN_221) @[Microcode.scala 308:22 76:21]
    node _GEN_227 = mux(_u_T_121, u_HL, UInt<1>("h0")) @[Microcode.scala 308:22 309:30 78:21]
    node _GEN_228 = mux(_u_T_121, UInt<1>("h1"), _GEN_222) @[Microcode.scala 308:22 309:48]
    node _GEN_229 = mux(_u_T_121, A, _GEN_223) @[Microcode.scala 308:22 61:15]
    node _GEN_230 = mux(_u_T_121, H, _GEN_224) @[Microcode.scala 308:22 67:15]
    node _GEN_231 = mux(_u_T_121, L, _GEN_225) @[Microcode.scala 308:22 68:15]
    node _GEN_232 = mux(_u_T_121, UInt<1>("h0"), _GEN_226) @[Microcode.scala 308:22 76:21]
    node _u_T_125 = eq(IR, UInt<6>("h3a")) @[Microcode.scala 323:19]
    node _u_T_126 = eq(UInt<1>("h0"), tcycle) @[Microcode.scala 324:22]
    node _u_T_127 = eq(UInt<1>("h1"), tcycle) @[Microcode.scala 324:22]
    node _u_T_128 = eq(UInt<2>("h2"), tcycle) @[Microcode.scala 324:22]
    node _u_newHL_T_1 = sub(u_HL, UInt<1>("h1")) @[Microcode.scala 329:26]
    node u_newHL_1 = tail(_u_newHL_T_1, 1) @[Microcode.scala 329:26]
    node _u_out_H_T_4 = bits(u_newHL_1, 15, 8) @[Microcode.scala 330:25]
    node _u_out_L_T_4 = bits(u_newHL_1, 7, 0) @[Microcode.scala 331:25]
    node _u_T_129 = eq(UInt<2>("h3"), tcycle) @[Microcode.scala 324:22]
    node _GEN_233 = mux(_u_T_129, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 324:22 333:28 76:21]
    node _GEN_234 = mux(_u_T_128, mcBus_memReadData, A) @[Microcode.scala 324:22 328:17 61:15]
    node _GEN_235 = mux(_u_T_128, _u_out_H_T_4, H) @[Microcode.scala 324:22 330:17 67:15]
    node _GEN_236 = mux(_u_T_128, _u_out_L_T_4, L) @[Microcode.scala 324:22 331:17 68:15]
    node _GEN_237 = mux(_u_T_128, UInt<1>("h0"), _GEN_233) @[Microcode.scala 324:22 76:21]
    node _GEN_238 = mux(_u_T_127, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 324:22 326:30 79:21]
    node _GEN_239 = mux(_u_T_127, A, _GEN_234) @[Microcode.scala 324:22 61:15]
    node _GEN_240 = mux(_u_T_127, H, _GEN_235) @[Microcode.scala 324:22 67:15]
    node _GEN_241 = mux(_u_T_127, L, _GEN_236) @[Microcode.scala 324:22 68:15]
    node _GEN_242 = mux(_u_T_127, UInt<1>("h0"), _GEN_237) @[Microcode.scala 324:22 76:21]
    node _GEN_243 = mux(_u_T_126, u_HL, UInt<1>("h0")) @[Microcode.scala 324:22 325:30 78:21]
    node _GEN_244 = mux(_u_T_126, UInt<1>("h1"), _GEN_238) @[Microcode.scala 324:22 325:48]
    node _GEN_245 = mux(_u_T_126, A, _GEN_239) @[Microcode.scala 324:22 61:15]
    node _GEN_246 = mux(_u_T_126, H, _GEN_240) @[Microcode.scala 324:22 67:15]
    node _GEN_247 = mux(_u_T_126, L, _GEN_241) @[Microcode.scala 324:22 68:15]
    node _GEN_248 = mux(_u_T_126, UInt<1>("h0"), _GEN_242) @[Microcode.scala 324:22 76:21]
    node _u_T_130 = eq(IR, UInt<6>("h22")) @[Microcode.scala 339:19]
    node _u_T_131 = eq(tcycle, UInt<1>("h0")) @[Microcode.scala 340:19]
    node _u_newHL_T_2 = add(u_HL, UInt<1>("h1")) @[Microcode.scala 344:24]
    node u_newHL_2 = tail(_u_newHL_T_2, 1) @[Microcode.scala 344:24]
    node _u_out_H_T_5 = bits(u_newHL_2, 15, 8) @[Microcode.scala 345:23]
    node _u_out_L_T_5 = bits(u_newHL_2, 7, 0) @[Microcode.scala 346:23]
    node _GEN_249 = mux(_u_T_131, u_HL, UInt<1>("h0")) @[Microcode.scala 340:28 341:25 78:21]
    node _GEN_250 = mux(_u_T_131, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 340:28 342:25 80:21]
    node _GEN_251 = mux(_u_T_131, A, UInt<1>("h0")) @[Microcode.scala 340:28 343:25 81:21]
    node _GEN_252 = mux(_u_T_131, _u_out_H_T_5, H) @[Microcode.scala 340:28 345:15 67:15]
    node _GEN_253 = mux(_u_T_131, _u_out_L_T_5, L) @[Microcode.scala 340:28 346:15 68:15]
    node _u_T_132 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 348:19]
    node _GEN_254 = mux(_u_T_132, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 348:{28,39} 76:21]
    node _u_T_133 = eq(IR, UInt<6>("h32")) @[Microcode.scala 353:19]
    node _u_T_134 = eq(tcycle, UInt<1>("h0")) @[Microcode.scala 354:19]
    node _u_newHL_T_3 = sub(u_HL, UInt<1>("h1")) @[Microcode.scala 358:24]
    node u_newHL_3 = tail(_u_newHL_T_3, 1) @[Microcode.scala 358:24]
    node _u_out_H_T_6 = bits(u_newHL_3, 15, 8) @[Microcode.scala 359:23]
    node _u_out_L_T_6 = bits(u_newHL_3, 7, 0) @[Microcode.scala 360:23]
    node _GEN_255 = mux(_u_T_134, u_HL, UInt<1>("h0")) @[Microcode.scala 354:28 355:25 78:21]
    node _GEN_256 = mux(_u_T_134, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 354:28 356:25 80:21]
    node _GEN_257 = mux(_u_T_134, A, UInt<1>("h0")) @[Microcode.scala 354:28 357:25 81:21]
    node _GEN_258 = mux(_u_T_134, _u_out_H_T_6, H) @[Microcode.scala 354:28 359:15 67:15]
    node _GEN_259 = mux(_u_T_134, _u_out_L_T_6, L) @[Microcode.scala 354:28 360:15 68:15]
    node _u_T_135 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 362:19]
    node _GEN_260 = mux(_u_T_135, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 362:{28,39} 76:21]
    node _u_T_136 = eq(IR, UInt<8>("hf2")) @[Microcode.scala 367:19]
    node _u_T_137 = eq(UInt<1>("h0"), tcycle) @[Microcode.scala 368:22]
    node _u_mcBus_memAddr_T = cat(UInt<8>("hff"), C) @[Cat.scala 33:92]
    node _u_T_138 = eq(UInt<1>("h1"), tcycle) @[Microcode.scala 368:22]
    node _u_T_139 = eq(UInt<2>("h2"), tcycle) @[Microcode.scala 368:22]
    node _u_T_140 = eq(UInt<2>("h3"), tcycle) @[Microcode.scala 368:22]
    node _GEN_261 = mux(_u_T_140, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 368:22 375:28 76:21]
    node _GEN_262 = mux(_u_T_139, mcBus_memReadData, A) @[Microcode.scala 368:22 374:25 61:15]
    node _GEN_263 = mux(_u_T_139, UInt<1>("h0"), _GEN_261) @[Microcode.scala 368:22 76:21]
    node _GEN_264 = mux(_u_T_138, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 368:22 373:30 79:21]
    node _GEN_265 = mux(_u_T_138, A, _GEN_262) @[Microcode.scala 368:22 61:15]
    node _GEN_266 = mux(_u_T_138, UInt<1>("h0"), _GEN_263) @[Microcode.scala 368:22 76:21]
    node _GEN_267 = mux(_u_T_137, _u_mcBus_memAddr_T, UInt<1>("h0")) @[Microcode.scala 368:22 370:22 78:21]
    node _GEN_268 = mux(_u_T_137, UInt<1>("h1"), _GEN_264) @[Microcode.scala 368:22 371:22]
    node _GEN_269 = mux(_u_T_137, A, _GEN_265) @[Microcode.scala 368:22 61:15]
    node _GEN_270 = mux(_u_T_137, UInt<1>("h0"), _GEN_266) @[Microcode.scala 368:22 76:21]
    node _u_T_141 = eq(IR, UInt<8>("he2")) @[Microcode.scala 381:19]
    node _u_T_142 = eq(tcycle, UInt<1>("h0")) @[Microcode.scala 382:19]
    node _u_mcBus_memAddr_T_1 = cat(UInt<8>("hff"), C) @[Cat.scala 33:92]
    node _GEN_271 = mux(_u_T_142, _u_mcBus_memAddr_T_1, UInt<1>("h0")) @[Microcode.scala 382:28 383:25 78:21]
    node _GEN_272 = mux(_u_T_142, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 382:28 384:25 80:21]
    node _GEN_273 = mux(_u_T_142, A, UInt<1>("h0")) @[Microcode.scala 382:28 385:25 81:21]
    node _u_T_143 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 387:19]
    node _GEN_274 = mux(_u_T_143, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 387:{28,39} 76:21]
    node _u_T_144 = eq(IR, UInt<8>("he0")) @[Microcode.scala 392:19]
    node _u_T_145 = eq(tcycle, UInt<1>("h0")) @[Microcode.scala 393:19]
    node _u_mcBus_memAddr_T_2 = cat(UInt<8>("hff"), imm8) @[Cat.scala 33:92]
    node _GEN_275 = mux(_u_T_145, _u_mcBus_memAddr_T_2, UInt<1>("h0")) @[Microcode.scala 393:28 394:25 78:21]
    node _GEN_276 = mux(_u_T_145, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 393:28 395:25 80:21]
    node _GEN_277 = mux(_u_T_145, A, UInt<1>("h0")) @[Microcode.scala 393:28 396:25 81:21]
    node _u_T_146 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 398:19]
    node _GEN_278 = mux(_u_T_146, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 398:{28,39} 76:21]
    node _u_T_147 = eq(IR, UInt<8>("hf0")) @[Microcode.scala 403:19]
    node _u_T_148 = eq(UInt<1>("h0"), tcycle) @[Microcode.scala 404:22]
    node _u_mcBus_memAddr_T_3 = cat(UInt<8>("hff"), imm8) @[Cat.scala 33:92]
    node _u_T_149 = eq(UInt<1>("h1"), tcycle) @[Microcode.scala 404:22]
    node _u_T_150 = eq(UInt<2>("h2"), tcycle) @[Microcode.scala 404:22]
    node _u_T_151 = eq(UInt<2>("h3"), tcycle) @[Microcode.scala 404:22]
    node _GEN_279 = mux(_u_T_151, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 404:22 411:28 76:21]
    node _GEN_280 = mux(_u_T_150, mcBus_memReadData, A) @[Microcode.scala 404:22 410:25 61:15]
    node _GEN_281 = mux(_u_T_150, UInt<1>("h0"), _GEN_279) @[Microcode.scala 404:22 76:21]
    node _GEN_282 = mux(_u_T_149, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 404:22 409:30 79:21]
    node _GEN_283 = mux(_u_T_149, A, _GEN_280) @[Microcode.scala 404:22 61:15]
    node _GEN_284 = mux(_u_T_149, UInt<1>("h0"), _GEN_281) @[Microcode.scala 404:22 76:21]
    node _GEN_285 = mux(_u_T_148, _u_mcBus_memAddr_T_3, UInt<1>("h0")) @[Microcode.scala 404:22 406:22 78:21]
    node _GEN_286 = mux(_u_T_148, UInt<1>("h1"), _GEN_282) @[Microcode.scala 404:22 407:22]
    node _GEN_287 = mux(_u_T_148, A, _GEN_283) @[Microcode.scala 404:22 61:15]
    node _GEN_288 = mux(_u_T_148, UInt<1>("h0"), _GEN_284) @[Microcode.scala 404:22 76:21]
    node _u_T_152 = eq(IR, UInt<7>("h46")) @[Microcode.scala 417:19]
    node _u_T_153 = eq(IR, UInt<7>("h4e")) @[Microcode.scala 417:37]
    node _u_T_154 = or(_u_T_152, _u_T_153) @[Microcode.scala 417:31]
    node _u_T_155 = eq(IR, UInt<7>("h56")) @[Microcode.scala 417:55]
    node _u_T_156 = or(_u_T_154, _u_T_155) @[Microcode.scala 417:49]
    node _u_T_157 = eq(IR, UInt<7>("h5e")) @[Microcode.scala 418:10]
    node _u_T_158 = or(_u_T_156, _u_T_157) @[Microcode.scala 417:67]
    node _u_T_159 = eq(IR, UInt<7>("h66")) @[Microcode.scala 418:28]
    node _u_T_160 = or(_u_T_158, _u_T_159) @[Microcode.scala 418:22]
    node _u_T_161 = eq(IR, UInt<7>("h6e")) @[Microcode.scala 418:46]
    node _u_T_162 = or(_u_T_160, _u_T_161) @[Microcode.scala 418:40]
    node _u_T_163 = eq(IR, UInt<7>("h7e")) @[Microcode.scala 418:64]
    node _u_T_164 = or(_u_T_162, _u_T_163) @[Microcode.scala 418:58]
    node _u_dst_T_4 = shr(IR, 3) @[Microcode.scala 419:21]
    node u_dst_4 = and(_u_dst_T_4, UInt<3>("h7")) @[Microcode.scala 419:27]
    node _u_T_165 = eq(UInt<1>("h0"), tcycle) @[Microcode.scala 420:22]
    node _u_T_166 = eq(UInt<1>("h1"), tcycle) @[Microcode.scala 420:22]
    node _u_T_167 = eq(UInt<2>("h2"), tcycle) @[Microcode.scala 420:22]
    node _u_T_168 = eq(UInt<1>("h0"), u_dst_4) @[Microcode.scala 91:17]
    node _u_T_169 = eq(UInt<1>("h1"), u_dst_4) @[Microcode.scala 91:17]
    node _u_T_170 = eq(UInt<2>("h2"), u_dst_4) @[Microcode.scala 91:17]
    node _u_T_171 = eq(UInt<2>("h3"), u_dst_4) @[Microcode.scala 91:17]
    node _u_T_172 = eq(UInt<3>("h4"), u_dst_4) @[Microcode.scala 91:17]
    node _u_T_173 = eq(UInt<3>("h5"), u_dst_4) @[Microcode.scala 91:17]
    node _u_T_174 = eq(UInt<3>("h7"), u_dst_4) @[Microcode.scala 91:17]
    node _GEN_289 = mux(_u_T_174, mcBus_memReadData, A) @[Microcode.scala 61:15 91:17 98:25]
    node _GEN_290 = mux(_u_T_173, mcBus_memReadData, L) @[Microcode.scala 68:15 91:17 97:25]
    node _GEN_291 = mux(_u_T_173, A, _GEN_289) @[Microcode.scala 61:15 91:17]
    node _GEN_292 = mux(_u_T_172, mcBus_memReadData, H) @[Microcode.scala 67:15 91:17 96:25]
    node _GEN_293 = mux(_u_T_172, L, _GEN_290) @[Microcode.scala 68:15 91:17]
    node _GEN_294 = mux(_u_T_172, A, _GEN_291) @[Microcode.scala 61:15 91:17]
    node _GEN_295 = mux(_u_T_171, mcBus_memReadData, E) @[Microcode.scala 66:15 91:17 95:25]
    node _GEN_296 = mux(_u_T_171, H, _GEN_292) @[Microcode.scala 67:15 91:17]
    node _GEN_297 = mux(_u_T_171, L, _GEN_293) @[Microcode.scala 68:15 91:17]
    node _GEN_298 = mux(_u_T_171, A, _GEN_294) @[Microcode.scala 61:15 91:17]
    node _GEN_299 = mux(_u_T_170, mcBus_memReadData, D) @[Microcode.scala 65:15 91:17 94:25]
    node _GEN_300 = mux(_u_T_170, E, _GEN_295) @[Microcode.scala 66:15 91:17]
    node _GEN_301 = mux(_u_T_170, H, _GEN_296) @[Microcode.scala 67:15 91:17]
    node _GEN_302 = mux(_u_T_170, L, _GEN_297) @[Microcode.scala 68:15 91:17]
    node _GEN_303 = mux(_u_T_170, A, _GEN_298) @[Microcode.scala 61:15 91:17]
    node _GEN_304 = mux(_u_T_169, mcBus_memReadData, C) @[Microcode.scala 64:15 91:17 93:25]
    node _GEN_305 = mux(_u_T_169, D, _GEN_299) @[Microcode.scala 65:15 91:17]
    node _GEN_306 = mux(_u_T_169, E, _GEN_300) @[Microcode.scala 66:15 91:17]
    node _GEN_307 = mux(_u_T_169, H, _GEN_301) @[Microcode.scala 67:15 91:17]
    node _GEN_308 = mux(_u_T_169, L, _GEN_302) @[Microcode.scala 68:15 91:17]
    node _GEN_309 = mux(_u_T_169, A, _GEN_303) @[Microcode.scala 61:15 91:17]
    node _GEN_310 = mux(_u_T_168, mcBus_memReadData, B) @[Microcode.scala 63:15 91:17 92:25]
    node _GEN_311 = mux(_u_T_168, C, _GEN_304) @[Microcode.scala 64:15 91:17]
    node _GEN_312 = mux(_u_T_168, D, _GEN_305) @[Microcode.scala 65:15 91:17]
    node _GEN_313 = mux(_u_T_168, E, _GEN_306) @[Microcode.scala 66:15 91:17]
    node _GEN_314 = mux(_u_T_168, H, _GEN_307) @[Microcode.scala 67:15 91:17]
    node _GEN_315 = mux(_u_T_168, L, _GEN_308) @[Microcode.scala 68:15 91:17]
    node _GEN_316 = mux(_u_T_168, A, _GEN_309) @[Microcode.scala 61:15 91:17]
    node _u_T_175 = eq(UInt<2>("h3"), tcycle) @[Microcode.scala 420:22]
    node _GEN_317 = mux(_u_T_175, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 420:22 424:28 76:21]
    node _GEN_318 = mux(_u_T_167, _GEN_310, B) @[Microcode.scala 420:22 63:15]
    node _GEN_319 = mux(_u_T_167, _GEN_311, C) @[Microcode.scala 420:22 64:15]
    node _GEN_320 = mux(_u_T_167, _GEN_312, D) @[Microcode.scala 420:22 65:15]
    node _GEN_321 = mux(_u_T_167, _GEN_313, E) @[Microcode.scala 420:22 66:15]
    node _GEN_322 = mux(_u_T_167, _GEN_314, H) @[Microcode.scala 420:22 67:15]
    node _GEN_323 = mux(_u_T_167, _GEN_315, L) @[Microcode.scala 420:22 68:15]
    node _GEN_324 = mux(_u_T_167, _GEN_316, A) @[Microcode.scala 420:22 61:15]
    node _GEN_325 = mux(_u_T_167, UInt<1>("h0"), _GEN_317) @[Microcode.scala 420:22 76:21]
    node _GEN_326 = mux(_u_T_166, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 420:22 422:30 79:21]
    node _GEN_327 = mux(_u_T_166, B, _GEN_318) @[Microcode.scala 420:22 63:15]
    node _GEN_328 = mux(_u_T_166, C, _GEN_319) @[Microcode.scala 420:22 64:15]
    node _GEN_329 = mux(_u_T_166, D, _GEN_320) @[Microcode.scala 420:22 65:15]
    node _GEN_330 = mux(_u_T_166, E, _GEN_321) @[Microcode.scala 420:22 66:15]
    node _GEN_331 = mux(_u_T_166, H, _GEN_322) @[Microcode.scala 420:22 67:15]
    node _GEN_332 = mux(_u_T_166, L, _GEN_323) @[Microcode.scala 420:22 68:15]
    node _GEN_333 = mux(_u_T_166, A, _GEN_324) @[Microcode.scala 420:22 61:15]
    node _GEN_334 = mux(_u_T_166, UInt<1>("h0"), _GEN_325) @[Microcode.scala 420:22 76:21]
    node _GEN_335 = mux(_u_T_165, u_HL, UInt<1>("h0")) @[Microcode.scala 420:22 421:30 78:21]
    node _GEN_336 = mux(_u_T_165, UInt<1>("h1"), _GEN_326) @[Microcode.scala 420:22 421:48]
    node _GEN_337 = mux(_u_T_165, B, _GEN_327) @[Microcode.scala 420:22 63:15]
    node _GEN_338 = mux(_u_T_165, C, _GEN_328) @[Microcode.scala 420:22 64:15]
    node _GEN_339 = mux(_u_T_165, D, _GEN_329) @[Microcode.scala 420:22 65:15]
    node _GEN_340 = mux(_u_T_165, E, _GEN_330) @[Microcode.scala 420:22 66:15]
    node _GEN_341 = mux(_u_T_165, H, _GEN_331) @[Microcode.scala 420:22 67:15]
    node _GEN_342 = mux(_u_T_165, L, _GEN_332) @[Microcode.scala 420:22 68:15]
    node _GEN_343 = mux(_u_T_165, A, _GEN_333) @[Microcode.scala 420:22 61:15]
    node _GEN_344 = mux(_u_T_165, UInt<1>("h0"), _GEN_334) @[Microcode.scala 420:22 76:21]
    node _u_T_176 = geq(IR, UInt<8>("h80")) @[Microcode.scala 430:19]
    node _u_T_177 = leq(IR, UInt<8>("h87")) @[Microcode.scala 430:36]
    node _u_T_178 = and(_u_T_176, _u_T_177) @[Microcode.scala 430:30]
    node _u_src_T = and(IR, UInt<3>("h7")) @[Microcode.scala 431:28]
    node _u_src_T_1 = eq(UInt<1>("h0"), _u_src_T) @[Mux.scala 81:61]
    node _u_src_T_2 = mux(_u_src_T_1, B, UInt<1>("h0")) @[Mux.scala 81:58]
    node _u_src_T_3 = eq(UInt<1>("h1"), _u_src_T) @[Mux.scala 81:61]
    node _u_src_T_4 = mux(_u_src_T_3, C, _u_src_T_2) @[Mux.scala 81:58]
    node _u_src_T_5 = eq(UInt<2>("h2"), _u_src_T) @[Mux.scala 81:61]
    node _u_src_T_6 = mux(_u_src_T_5, D, _u_src_T_4) @[Mux.scala 81:58]
    node _u_src_T_7 = eq(UInt<2>("h3"), _u_src_T) @[Mux.scala 81:61]
    node _u_src_T_8 = mux(_u_src_T_7, E, _u_src_T_6) @[Mux.scala 81:58]
    node _u_src_T_9 = eq(UInt<3>("h4"), _u_src_T) @[Mux.scala 81:61]
    node _u_src_T_10 = mux(_u_src_T_9, H, _u_src_T_8) @[Mux.scala 81:58]
    node _u_src_T_11 = eq(UInt<3>("h5"), _u_src_T) @[Mux.scala 81:61]
    node _u_src_T_12 = mux(_u_src_T_11, L, _u_src_T_10) @[Mux.scala 81:58]
    node _u_src_T_13 = eq(UInt<3>("h7"), _u_src_T) @[Mux.scala 81:61]
    node u_src_2 = mux(_u_src_T_13, A, _u_src_T_12) @[Mux.scala 81:58]
    node u_out_F_lo_5 = cat(u_alu.io_flagC, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_5 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_5 = cat(u_out_F_hi_hi_5, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_5 = cat(u_out_F_hi_5, u_out_F_lo_5) @[Cat.scala 33:92]
    node _u_T_179 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 437:19]
    node _GEN_345 = mux(_u_T_179, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 437:{28,39} 76:21]
    node _u_T_180 = geq(IR, UInt<8>("h88")) @[Microcode.scala 442:19]
    node _u_T_181 = leq(IR, UInt<8>("h8f")) @[Microcode.scala 442:36]
    node _u_T_182 = and(_u_T_180, _u_T_181) @[Microcode.scala 442:30]
    node _u_src_T_14 = and(IR, UInt<3>("h7")) @[Microcode.scala 443:28]
    node _u_src_T_15 = eq(UInt<1>("h0"), _u_src_T_14) @[Mux.scala 81:61]
    node _u_src_T_16 = mux(_u_src_T_15, B, UInt<1>("h0")) @[Mux.scala 81:58]
    node _u_src_T_17 = eq(UInt<1>("h1"), _u_src_T_14) @[Mux.scala 81:61]
    node _u_src_T_18 = mux(_u_src_T_17, C, _u_src_T_16) @[Mux.scala 81:58]
    node _u_src_T_19 = eq(UInt<2>("h2"), _u_src_T_14) @[Mux.scala 81:61]
    node _u_src_T_20 = mux(_u_src_T_19, D, _u_src_T_18) @[Mux.scala 81:58]
    node _u_src_T_21 = eq(UInt<2>("h3"), _u_src_T_14) @[Mux.scala 81:61]
    node _u_src_T_22 = mux(_u_src_T_21, E, _u_src_T_20) @[Mux.scala 81:58]
    node _u_src_T_23 = eq(UInt<3>("h4"), _u_src_T_14) @[Mux.scala 81:61]
    node _u_src_T_24 = mux(_u_src_T_23, H, _u_src_T_22) @[Mux.scala 81:58]
    node _u_src_T_25 = eq(UInt<3>("h5"), _u_src_T_14) @[Mux.scala 81:61]
    node _u_src_T_26 = mux(_u_src_T_25, L, _u_src_T_24) @[Mux.scala 81:58]
    node _u_src_T_27 = eq(UInt<3>("h7"), _u_src_T_14) @[Mux.scala 81:61]
    node u_src_3 = mux(_u_src_T_27, A, _u_src_T_26) @[Mux.scala 81:58]
    node u_out_F_lo_6 = cat(u_alu.io_flagC, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_6 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_6 = cat(u_out_F_hi_hi_6, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_6 = cat(u_out_F_hi_6, u_out_F_lo_6) @[Cat.scala 33:92]
    node _u_T_183 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 449:19]
    node _GEN_346 = mux(_u_T_183, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 449:{28,39} 76:21]
    node _u_T_184 = geq(IR, UInt<8>("h90")) @[Microcode.scala 454:19]
    node _u_T_185 = leq(IR, UInt<8>("h97")) @[Microcode.scala 454:36]
    node _u_T_186 = and(_u_T_184, _u_T_185) @[Microcode.scala 454:30]
    node _u_src_T_28 = and(IR, UInt<3>("h7")) @[Microcode.scala 455:28]
    node _u_src_T_29 = eq(UInt<1>("h0"), _u_src_T_28) @[Mux.scala 81:61]
    node _u_src_T_30 = mux(_u_src_T_29, B, UInt<1>("h0")) @[Mux.scala 81:58]
    node _u_src_T_31 = eq(UInt<1>("h1"), _u_src_T_28) @[Mux.scala 81:61]
    node _u_src_T_32 = mux(_u_src_T_31, C, _u_src_T_30) @[Mux.scala 81:58]
    node _u_src_T_33 = eq(UInt<2>("h2"), _u_src_T_28) @[Mux.scala 81:61]
    node _u_src_T_34 = mux(_u_src_T_33, D, _u_src_T_32) @[Mux.scala 81:58]
    node _u_src_T_35 = eq(UInt<2>("h3"), _u_src_T_28) @[Mux.scala 81:61]
    node _u_src_T_36 = mux(_u_src_T_35, E, _u_src_T_34) @[Mux.scala 81:58]
    node _u_src_T_37 = eq(UInt<3>("h4"), _u_src_T_28) @[Mux.scala 81:61]
    node _u_src_T_38 = mux(_u_src_T_37, H, _u_src_T_36) @[Mux.scala 81:58]
    node _u_src_T_39 = eq(UInt<3>("h5"), _u_src_T_28) @[Mux.scala 81:61]
    node _u_src_T_40 = mux(_u_src_T_39, L, _u_src_T_38) @[Mux.scala 81:58]
    node _u_src_T_41 = eq(UInt<3>("h7"), _u_src_T_28) @[Mux.scala 81:61]
    node u_src_4 = mux(_u_src_T_41, A, _u_src_T_40) @[Mux.scala 81:58]
    node u_out_F_lo_7 = cat(u_alu.io_flagC, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_7 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_7 = cat(u_out_F_hi_hi_7, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_7 = cat(u_out_F_hi_7, u_out_F_lo_7) @[Cat.scala 33:92]
    node _u_T_187 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 461:19]
    node _GEN_347 = mux(_u_T_187, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 461:{28,39} 76:21]
    node _u_T_188 = geq(IR, UInt<8>("h98")) @[Microcode.scala 466:19]
    node _u_T_189 = leq(IR, UInt<8>("h9f")) @[Microcode.scala 466:36]
    node _u_T_190 = and(_u_T_188, _u_T_189) @[Microcode.scala 466:30]
    node _u_src_T_42 = and(IR, UInt<3>("h7")) @[Microcode.scala 467:28]
    node _u_src_T_43 = eq(UInt<1>("h0"), _u_src_T_42) @[Mux.scala 81:61]
    node _u_src_T_44 = mux(_u_src_T_43, B, UInt<1>("h0")) @[Mux.scala 81:58]
    node _u_src_T_45 = eq(UInt<1>("h1"), _u_src_T_42) @[Mux.scala 81:61]
    node _u_src_T_46 = mux(_u_src_T_45, C, _u_src_T_44) @[Mux.scala 81:58]
    node _u_src_T_47 = eq(UInt<2>("h2"), _u_src_T_42) @[Mux.scala 81:61]
    node _u_src_T_48 = mux(_u_src_T_47, D, _u_src_T_46) @[Mux.scala 81:58]
    node _u_src_T_49 = eq(UInt<2>("h3"), _u_src_T_42) @[Mux.scala 81:61]
    node _u_src_T_50 = mux(_u_src_T_49, E, _u_src_T_48) @[Mux.scala 81:58]
    node _u_src_T_51 = eq(UInt<3>("h4"), _u_src_T_42) @[Mux.scala 81:61]
    node _u_src_T_52 = mux(_u_src_T_51, H, _u_src_T_50) @[Mux.scala 81:58]
    node _u_src_T_53 = eq(UInt<3>("h5"), _u_src_T_42) @[Mux.scala 81:61]
    node _u_src_T_54 = mux(_u_src_T_53, L, _u_src_T_52) @[Mux.scala 81:58]
    node _u_src_T_55 = eq(UInt<3>("h7"), _u_src_T_42) @[Mux.scala 81:61]
    node u_src_5 = mux(_u_src_T_55, A, _u_src_T_54) @[Mux.scala 81:58]
    node u_out_F_lo_8 = cat(u_alu.io_flagC, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_8 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_8 = cat(u_out_F_hi_hi_8, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_8 = cat(u_out_F_hi_8, u_out_F_lo_8) @[Cat.scala 33:92]
    node _u_T_191 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 473:19]
    node _GEN_348 = mux(_u_T_191, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 473:{28,39} 76:21]
    node _u_T_192 = geq(IR, UInt<8>("ha0")) @[Microcode.scala 478:19]
    node _u_T_193 = leq(IR, UInt<8>("ha7")) @[Microcode.scala 478:36]
    node _u_T_194 = and(_u_T_192, _u_T_193) @[Microcode.scala 478:30]
    node _u_src_T_56 = and(IR, UInt<3>("h7")) @[Microcode.scala 479:28]
    node _u_src_T_57 = eq(UInt<1>("h0"), _u_src_T_56) @[Mux.scala 81:61]
    node _u_src_T_58 = mux(_u_src_T_57, B, UInt<1>("h0")) @[Mux.scala 81:58]
    node _u_src_T_59 = eq(UInt<1>("h1"), _u_src_T_56) @[Mux.scala 81:61]
    node _u_src_T_60 = mux(_u_src_T_59, C, _u_src_T_58) @[Mux.scala 81:58]
    node _u_src_T_61 = eq(UInt<2>("h2"), _u_src_T_56) @[Mux.scala 81:61]
    node _u_src_T_62 = mux(_u_src_T_61, D, _u_src_T_60) @[Mux.scala 81:58]
    node _u_src_T_63 = eq(UInt<2>("h3"), _u_src_T_56) @[Mux.scala 81:61]
    node _u_src_T_64 = mux(_u_src_T_63, E, _u_src_T_62) @[Mux.scala 81:58]
    node _u_src_T_65 = eq(UInt<3>("h4"), _u_src_T_56) @[Mux.scala 81:61]
    node _u_src_T_66 = mux(_u_src_T_65, H, _u_src_T_64) @[Mux.scala 81:58]
    node _u_src_T_67 = eq(UInt<3>("h5"), _u_src_T_56) @[Mux.scala 81:61]
    node _u_src_T_68 = mux(_u_src_T_67, L, _u_src_T_66) @[Mux.scala 81:58]
    node _u_src_T_69 = eq(UInt<3>("h7"), _u_src_T_56) @[Mux.scala 81:61]
    node u_src_6 = mux(_u_src_T_69, A, _u_src_T_68) @[Mux.scala 81:58]
    node u_out_F_lo_9 = cat(u_alu.io_flagC, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_9 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_9 = cat(u_out_F_hi_hi_9, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_9 = cat(u_out_F_hi_9, u_out_F_lo_9) @[Cat.scala 33:92]
    node _u_T_195 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 485:19]
    node _GEN_349 = mux(_u_T_195, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 485:{28,39} 76:21]
    node _u_T_196 = geq(IR, UInt<8>("ha8")) @[Microcode.scala 490:19]
    node _u_T_197 = leq(IR, UInt<8>("haf")) @[Microcode.scala 490:36]
    node _u_T_198 = and(_u_T_196, _u_T_197) @[Microcode.scala 490:30]
    node _u_src_T_70 = and(IR, UInt<3>("h7")) @[Microcode.scala 491:28]
    node _u_src_T_71 = eq(UInt<1>("h0"), _u_src_T_70) @[Mux.scala 81:61]
    node _u_src_T_72 = mux(_u_src_T_71, B, UInt<1>("h0")) @[Mux.scala 81:58]
    node _u_src_T_73 = eq(UInt<1>("h1"), _u_src_T_70) @[Mux.scala 81:61]
    node _u_src_T_74 = mux(_u_src_T_73, C, _u_src_T_72) @[Mux.scala 81:58]
    node _u_src_T_75 = eq(UInt<2>("h2"), _u_src_T_70) @[Mux.scala 81:61]
    node _u_src_T_76 = mux(_u_src_T_75, D, _u_src_T_74) @[Mux.scala 81:58]
    node _u_src_T_77 = eq(UInt<2>("h3"), _u_src_T_70) @[Mux.scala 81:61]
    node _u_src_T_78 = mux(_u_src_T_77, E, _u_src_T_76) @[Mux.scala 81:58]
    node _u_src_T_79 = eq(UInt<3>("h4"), _u_src_T_70) @[Mux.scala 81:61]
    node _u_src_T_80 = mux(_u_src_T_79, H, _u_src_T_78) @[Mux.scala 81:58]
    node _u_src_T_81 = eq(UInt<3>("h5"), _u_src_T_70) @[Mux.scala 81:61]
    node _u_src_T_82 = mux(_u_src_T_81, L, _u_src_T_80) @[Mux.scala 81:58]
    node _u_src_T_83 = eq(UInt<3>("h7"), _u_src_T_70) @[Mux.scala 81:61]
    node u_src_7 = mux(_u_src_T_83, A, _u_src_T_82) @[Mux.scala 81:58]
    node u_out_F_lo_10 = cat(u_alu.io_flagC, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_10 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_10 = cat(u_out_F_hi_hi_10, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_10 = cat(u_out_F_hi_10, u_out_F_lo_10) @[Cat.scala 33:92]
    node _u_T_199 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 497:19]
    node _GEN_350 = mux(_u_T_199, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 497:{28,39} 76:21]
    node _u_T_200 = geq(IR, UInt<8>("hb0")) @[Microcode.scala 502:19]
    node _u_T_201 = leq(IR, UInt<8>("hb7")) @[Microcode.scala 502:36]
    node _u_T_202 = and(_u_T_200, _u_T_201) @[Microcode.scala 502:30]
    node _u_src_T_84 = and(IR, UInt<3>("h7")) @[Microcode.scala 503:28]
    node _u_src_T_85 = eq(UInt<1>("h0"), _u_src_T_84) @[Mux.scala 81:61]
    node _u_src_T_86 = mux(_u_src_T_85, B, UInt<1>("h0")) @[Mux.scala 81:58]
    node _u_src_T_87 = eq(UInt<1>("h1"), _u_src_T_84) @[Mux.scala 81:61]
    node _u_src_T_88 = mux(_u_src_T_87, C, _u_src_T_86) @[Mux.scala 81:58]
    node _u_src_T_89 = eq(UInt<2>("h2"), _u_src_T_84) @[Mux.scala 81:61]
    node _u_src_T_90 = mux(_u_src_T_89, D, _u_src_T_88) @[Mux.scala 81:58]
    node _u_src_T_91 = eq(UInt<2>("h3"), _u_src_T_84) @[Mux.scala 81:61]
    node _u_src_T_92 = mux(_u_src_T_91, E, _u_src_T_90) @[Mux.scala 81:58]
    node _u_src_T_93 = eq(UInt<3>("h4"), _u_src_T_84) @[Mux.scala 81:61]
    node _u_src_T_94 = mux(_u_src_T_93, H, _u_src_T_92) @[Mux.scala 81:58]
    node _u_src_T_95 = eq(UInt<3>("h5"), _u_src_T_84) @[Mux.scala 81:61]
    node _u_src_T_96 = mux(_u_src_T_95, L, _u_src_T_94) @[Mux.scala 81:58]
    node _u_src_T_97 = eq(UInt<3>("h7"), _u_src_T_84) @[Mux.scala 81:61]
    node u_src_8 = mux(_u_src_T_97, A, _u_src_T_96) @[Mux.scala 81:58]
    node u_out_F_lo_11 = cat(u_alu.io_flagC, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_11 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_11 = cat(u_out_F_hi_hi_11, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_11 = cat(u_out_F_hi_11, u_out_F_lo_11) @[Cat.scala 33:92]
    node _u_T_203 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 509:19]
    node _GEN_351 = mux(_u_T_203, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 509:{28,39} 76:21]
    node _u_T_204 = geq(IR, UInt<8>("hb8")) @[Microcode.scala 514:19]
    node _u_T_205 = leq(IR, UInt<8>("hbf")) @[Microcode.scala 514:36]
    node _u_T_206 = and(_u_T_204, _u_T_205) @[Microcode.scala 514:30]
    node _u_src_T_98 = and(IR, UInt<3>("h7")) @[Microcode.scala 515:28]
    node _u_src_T_99 = eq(UInt<1>("h0"), _u_src_T_98) @[Mux.scala 81:61]
    node _u_src_T_100 = mux(_u_src_T_99, B, UInt<1>("h0")) @[Mux.scala 81:58]
    node _u_src_T_101 = eq(UInt<1>("h1"), _u_src_T_98) @[Mux.scala 81:61]
    node _u_src_T_102 = mux(_u_src_T_101, C, _u_src_T_100) @[Mux.scala 81:58]
    node _u_src_T_103 = eq(UInt<2>("h2"), _u_src_T_98) @[Mux.scala 81:61]
    node _u_src_T_104 = mux(_u_src_T_103, D, _u_src_T_102) @[Mux.scala 81:58]
    node _u_src_T_105 = eq(UInt<2>("h3"), _u_src_T_98) @[Mux.scala 81:61]
    node _u_src_T_106 = mux(_u_src_T_105, E, _u_src_T_104) @[Mux.scala 81:58]
    node _u_src_T_107 = eq(UInt<3>("h4"), _u_src_T_98) @[Mux.scala 81:61]
    node _u_src_T_108 = mux(_u_src_T_107, H, _u_src_T_106) @[Mux.scala 81:58]
    node _u_src_T_109 = eq(UInt<3>("h5"), _u_src_T_98) @[Mux.scala 81:61]
    node _u_src_T_110 = mux(_u_src_T_109, L, _u_src_T_108) @[Mux.scala 81:58]
    node _u_src_T_111 = eq(UInt<3>("h7"), _u_src_T_98) @[Mux.scala 81:61]
    node u_src_9 = mux(_u_src_T_111, A, _u_src_T_110) @[Mux.scala 81:58]
    node u_out_F_lo_12 = cat(u_alu.io_flagC, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_12 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_12 = cat(u_out_F_hi_hi_12, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_12 = cat(u_out_F_hi_12, u_out_F_lo_12) @[Cat.scala 33:92]
    node _u_T_207 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 521:19]
    node _GEN_352 = mux(_u_T_207, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 521:{28,39} 76:21]
    node _u_T_208 = eq(IR, UInt<8>("hc6")) @[Microcode.scala 526:19]
    node u_out_F_lo_13 = cat(u_alu.io_flagC, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_13 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_13 = cat(u_out_F_hi_hi_13, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_13 = cat(u_out_F_hi_13, u_out_F_lo_13) @[Cat.scala 33:92]
    node _u_T_209 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 532:19]
    node _GEN_353 = mux(_u_T_209, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 532:{28,39} 76:21]
    node _u_T_210 = eq(IR, UInt<8>("hd6")) @[Microcode.scala 537:19]
    node u_out_F_lo_14 = cat(u_alu.io_flagC, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_14 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_14 = cat(u_out_F_hi_hi_14, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_14 = cat(u_out_F_hi_14, u_out_F_lo_14) @[Cat.scala 33:92]
    node _u_T_211 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 543:19]
    node _GEN_354 = mux(_u_T_211, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 543:{28,39} 76:21]
    node _u_T_212 = eq(IR, UInt<8>("he6")) @[Microcode.scala 548:19]
    node u_out_F_lo_15 = cat(u_alu.io_flagC, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_15 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_15 = cat(u_out_F_hi_hi_15, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_15 = cat(u_out_F_hi_15, u_out_F_lo_15) @[Cat.scala 33:92]
    node _u_T_213 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 554:19]
    node _GEN_355 = mux(_u_T_213, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 554:{28,39} 76:21]
    node _u_T_214 = eq(IR, UInt<8>("hee")) @[Microcode.scala 559:19]
    node u_out_F_lo_16 = cat(u_alu.io_flagC, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_16 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_16 = cat(u_out_F_hi_hi_16, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_16 = cat(u_out_F_hi_16, u_out_F_lo_16) @[Cat.scala 33:92]
    node _u_T_215 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 565:19]
    node _GEN_356 = mux(_u_T_215, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 565:{28,39} 76:21]
    node _u_T_216 = eq(IR, UInt<8>("hf6")) @[Microcode.scala 570:19]
    node u_out_F_lo_17 = cat(u_alu.io_flagC, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_17 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_17 = cat(u_out_F_hi_hi_17, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_17 = cat(u_out_F_hi_17, u_out_F_lo_17) @[Cat.scala 33:92]
    node _u_T_217 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 576:19]
    node _GEN_357 = mux(_u_T_217, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 576:{28,39} 76:21]
    node _u_T_218 = eq(IR, UInt<8>("hfe")) @[Microcode.scala 581:19]
    node u_out_F_lo_18 = cat(u_alu.io_flagC, UInt<4>("h0")) @[Cat.scala 33:92]
    node u_out_F_hi_hi_18 = cat(u_alu.io_flagZ, u_alu.io_flagN) @[Cat.scala 33:92]
    node u_out_F_hi_18 = cat(u_out_F_hi_hi_18, u_alu.io_flagH) @[Cat.scala 33:92]
    node _u_out_F_T_18 = cat(u_out_F_hi_18, u_out_F_lo_18) @[Cat.scala 33:92]
    node _u_T_219 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 587:19]
    node _GEN_358 = mux(_u_T_219, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 587:{28,39} 76:21]
    node _u_T_220 = eq(IR, UInt<5>("h18")) @[Microcode.scala 592:19]
    node _u_off_T = bits(imm8, 7, 7) @[Microcode.scala 593:28]
    node _u_off_T_1 = cat(_u_off_T, imm8) @[Cat.scala 33:92]
    node u_off = asSInt(_u_off_T_1) @[Microcode.scala 593:42]
    node _u_out_PC_T = asSInt(PC) @[Microcode.scala 594:25]
    node _u_out_PC_T_1 = add(_u_out_PC_T, u_off) @[Microcode.scala 594:32]
    node _u_out_PC_T_2 = tail(_u_out_PC_T_1, 1) @[Microcode.scala 594:32]
    node _u_out_PC_T_3 = asSInt(_u_out_PC_T_2) @[Microcode.scala 594:32]
    node _u_out_PC_T_4 = asUInt(_u_out_PC_T_3) @[Microcode.scala 594:39]
    node _u_T_221 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 595:19]
    node _GEN_359 = mux(_u_T_221, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 595:{28,39} 76:21]
    node _u_T_222 = eq(IR, UInt<5>("h10")) @[Microcode.scala 600:19]
    node _u_T_223 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 601:19]
    node _GEN_360 = mux(_u_T_223, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 601:{28,39} 76:21]
    node _u_T_224 = and(IR, UInt<8>("hcf")) @[Microcode.scala 606:20]
    node _u_T_225 = eq(_u_T_224, UInt<8>("hc5")) @[Microcode.scala 606:31]
    node _u_rr_T_3 = shr(IR, 4) @[Microcode.scala 607:20]
    node u_rr_3 = and(_u_rr_T_3, UInt<2>("h3")) @[Microcode.scala 607:26]
    node _u_regPair_T = cat(B, C) @[Cat.scala 33:92]
    node _u_regPair_T_1 = cat(D, E) @[Cat.scala 33:92]
    node _u_regPair_T_2 = cat(H, L) @[Cat.scala 33:92]
    node _u_regPair_T_3 = cat(A, F) @[Cat.scala 33:92]
    node _u_regPair_T_4 = eq(UInt<1>("h0"), u_rr_3) @[Mux.scala 81:61]
    node _u_regPair_T_5 = mux(_u_regPair_T_4, _u_regPair_T, UInt<16>("h0")) @[Mux.scala 81:58]
    node _u_regPair_T_6 = eq(UInt<1>("h1"), u_rr_3) @[Mux.scala 81:61]
    node _u_regPair_T_7 = mux(_u_regPair_T_6, _u_regPair_T_1, _u_regPair_T_5) @[Mux.scala 81:58]
    node _u_regPair_T_8 = eq(UInt<2>("h2"), u_rr_3) @[Mux.scala 81:61]
    node _u_regPair_T_9 = mux(_u_regPair_T_8, _u_regPair_T_2, _u_regPair_T_7) @[Mux.scala 81:58]
    node _u_regPair_T_10 = eq(UInt<2>("h3"), u_rr_3) @[Mux.scala 81:61]
    node u_regPair = mux(_u_regPair_T_10, _u_regPair_T_3, _u_regPair_T_9) @[Mux.scala 81:58]
    node _u_T_226 = eq(UInt<1>("h0"), mcycle) @[Microcode.scala 615:22]
    node _u_sp1_T = sub(SP, UInt<1>("h1")) @[Microcode.scala 617:27]
    node u_sp1 = tail(_u_sp1_T, 1) @[Microcode.scala 617:27]
    node _u_mcBus_memWriteData_T_14 = bits(u_regPair, 15, 8) @[Microcode.scala 620:37]
    node _u_T_227 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 622:23]
    node _GEN_361 = mux(_u_T_227, UInt<1>("h1"), mcycle) @[Microcode.scala 622:{32,50} 75:21]
    node _u_T_228 = eq(UInt<1>("h1"), mcycle) @[Microcode.scala 615:22]
    node _u_sp2_T = sub(SP, UInt<1>("h1")) @[Microcode.scala 625:27]
    node u_sp2 = tail(_u_sp2_T, 1) @[Microcode.scala 625:27]
    node _u_mcBus_memWriteData_T_15 = bits(u_regPair, 7, 0) @[Microcode.scala 628:37]
    node _u_T_229 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 630:23]
    node _GEN_362 = mux(_u_T_229, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 630:{32,43} 76:21]
    node _GEN_363 = mux(_u_T_228, u_sp2, UInt<1>("h0")) @[Microcode.scala 615:22 626:27 78:21]
    node _GEN_364 = mux(_u_T_228, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 615:22 627:27 80:21]
    node _GEN_365 = mux(_u_T_228, _u_mcBus_memWriteData_T_15, UInt<1>("h0")) @[Microcode.scala 615:22 628:27 81:21]
    node _GEN_366 = mux(_u_T_228, u_sp2, SP) @[Microcode.scala 60:15 615:22 629:18]
    node _GEN_367 = mux(_u_T_228, _GEN_362, UInt<1>("h0")) @[Microcode.scala 615:22 76:21]
    node _GEN_368 = mux(_u_T_226, u_sp1, _GEN_363) @[Microcode.scala 615:22 618:27]
    node _GEN_369 = mux(_u_T_226, UInt<1>("h1"), _GEN_364) @[Microcode.scala 615:22 619:27]
    node _GEN_370 = mux(_u_T_226, _u_mcBus_memWriteData_T_14, _GEN_365) @[Microcode.scala 615:22 620:27]
    node _GEN_371 = mux(_u_T_226, u_sp1, _GEN_366) @[Microcode.scala 615:22 621:18]
    node _GEN_372 = mux(_u_T_226, _GEN_361, mcycle) @[Microcode.scala 615:22 75:21]
    node _GEN_373 = mux(_u_T_226, UInt<1>("h0"), _GEN_367) @[Microcode.scala 615:22 76:21]
    node _u_T_230 = and(IR, UInt<8>("hcf")) @[Microcode.scala 637:20]
    node _u_T_231 = eq(_u_T_230, UInt<8>("hc1")) @[Microcode.scala 637:31]
    node _u_rr_T_4 = shr(IR, 4) @[Microcode.scala 638:20]
    node u_rr_4 = and(_u_rr_T_4, UInt<2>("h3")) @[Microcode.scala 638:26]
    node _u_T_232 = eq(UInt<1>("h0"), mcycle) @[Microcode.scala 640:22]
    node _u_T_233 = eq(tcycle, UInt<2>("h2")) @[Microcode.scala 644:23]
    node _GEN_374 = mux(_u_T_233, mcBus_memReadData, imm8) @[Microcode.scala 644:{32,43} 69:15]
    node _u_T_234 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 645:23]
    node _u_out_SP_T = add(SP, UInt<1>("h1")) @[Microcode.scala 646:29]
    node _u_out_SP_T_1 = tail(_u_out_SP_T, 1) @[Microcode.scala 646:29]
    node _GEN_375 = mux(_u_T_234, _u_out_SP_T_1, SP) @[Microcode.scala 60:15 645:32 646:20]
    node _GEN_376 = mux(_u_T_234, UInt<1>("h1"), mcycle) @[Microcode.scala 645:32 647:29 75:21]
    node _u_T_235 = eq(UInt<1>("h1"), mcycle) @[Microcode.scala 640:22]
    node _u_T_236 = eq(tcycle, UInt<2>("h2")) @[Microcode.scala 653:23]
    node _u_T_237 = eq(UInt<1>("h0"), u_rr_4) @[Microcode.scala 656:24]
    node _u_T_238 = eq(UInt<1>("h1"), u_rr_4) @[Microcode.scala 656:24]
    node _u_T_239 = eq(UInt<2>("h2"), u_rr_4) @[Microcode.scala 656:24]
    node _u_T_240 = eq(UInt<2>("h3"), u_rr_4) @[Microcode.scala 656:24]
    node _GEN_377 = mux(_u_T_240, mcBus_memReadData, A) @[Microcode.scala 61:15 656:24 660:31]
    node _GEN_378 = mux(_u_T_240, imm8, F) @[Microcode.scala 62:15 656:24 660:46]
    node _GEN_379 = mux(_u_T_239, mcBus_memReadData, H) @[Microcode.scala 656:24 659:31 67:15]
    node _GEN_380 = mux(_u_T_239, imm8, L) @[Microcode.scala 656:24 659:46 68:15]
    node _GEN_381 = mux(_u_T_239, A, _GEN_377) @[Microcode.scala 61:15 656:24]
    node _GEN_382 = mux(_u_T_239, F, _GEN_378) @[Microcode.scala 62:15 656:24]
    node _GEN_383 = mux(_u_T_238, mcBus_memReadData, D) @[Microcode.scala 65:15 656:24 658:31]
    node _GEN_384 = mux(_u_T_238, imm8, E) @[Microcode.scala 656:24 658:46 66:15]
    node _GEN_385 = mux(_u_T_238, H, _GEN_379) @[Microcode.scala 656:24 67:15]
    node _GEN_386 = mux(_u_T_238, L, _GEN_380) @[Microcode.scala 656:24 68:15]
    node _GEN_387 = mux(_u_T_238, A, _GEN_381) @[Microcode.scala 61:15 656:24]
    node _GEN_388 = mux(_u_T_238, F, _GEN_382) @[Microcode.scala 62:15 656:24]
    node _GEN_389 = mux(_u_T_237, mcBus_memReadData, B) @[Microcode.scala 63:15 656:24 657:31]
    node _GEN_390 = mux(_u_T_237, imm8, C) @[Microcode.scala 64:15 656:24 657:46]
    node _GEN_391 = mux(_u_T_237, D, _GEN_383) @[Microcode.scala 65:15 656:24]
    node _GEN_392 = mux(_u_T_237, E, _GEN_384) @[Microcode.scala 656:24 66:15]
    node _GEN_393 = mux(_u_T_237, H, _GEN_385) @[Microcode.scala 656:24 67:15]
    node _GEN_394 = mux(_u_T_237, L, _GEN_386) @[Microcode.scala 656:24 68:15]
    node _GEN_395 = mux(_u_T_237, A, _GEN_387) @[Microcode.scala 61:15 656:24]
    node _GEN_396 = mux(_u_T_237, F, _GEN_388) @[Microcode.scala 62:15 656:24]
    node _GEN_397 = mux(_u_T_236, _GEN_389, B) @[Microcode.scala 63:15 653:32]
    node _GEN_398 = mux(_u_T_236, _GEN_390, C) @[Microcode.scala 64:15 653:32]
    node _GEN_399 = mux(_u_T_236, _GEN_391, D) @[Microcode.scala 65:15 653:32]
    node _GEN_400 = mux(_u_T_236, _GEN_392, E) @[Microcode.scala 653:32 66:15]
    node _GEN_401 = mux(_u_T_236, _GEN_393, H) @[Microcode.scala 653:32 67:15]
    node _GEN_402 = mux(_u_T_236, _GEN_394, L) @[Microcode.scala 653:32 68:15]
    node _GEN_403 = mux(_u_T_236, _GEN_395, A) @[Microcode.scala 61:15 653:32]
    node _GEN_404 = mux(_u_T_236, _GEN_396, F) @[Microcode.scala 62:15 653:32]
    node _u_T_241 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 663:23]
    node _u_out_SP_T_2 = add(SP, UInt<1>("h1")) @[Microcode.scala 664:29]
    node _u_out_SP_T_3 = tail(_u_out_SP_T_2, 1) @[Microcode.scala 664:29]
    node _GEN_405 = mux(_u_T_241, _u_out_SP_T_3, SP) @[Microcode.scala 60:15 663:32 664:20]
    node _GEN_406 = mux(_u_T_241, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 663:32 665:22 76:21]
    node _GEN_407 = mux(_u_T_235, SP, UInt<1>("h0")) @[Microcode.scala 640:22 651:22 78:21]
    node _GEN_408 = mux(_u_T_235, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 640:22 652:22 79:21]
    node _GEN_409 = mux(_u_T_235, _GEN_397, B) @[Microcode.scala 63:15 640:22]
    node _GEN_410 = mux(_u_T_235, _GEN_398, C) @[Microcode.scala 64:15 640:22]
    node _GEN_411 = mux(_u_T_235, _GEN_399, D) @[Microcode.scala 640:22 65:15]
    node _GEN_412 = mux(_u_T_235, _GEN_400, E) @[Microcode.scala 640:22 66:15]
    node _GEN_413 = mux(_u_T_235, _GEN_401, H) @[Microcode.scala 640:22 67:15]
    node _GEN_414 = mux(_u_T_235, _GEN_402, L) @[Microcode.scala 640:22 68:15]
    node _GEN_415 = mux(_u_T_235, _GEN_403, A) @[Microcode.scala 61:15 640:22]
    node _GEN_416 = mux(_u_T_235, _GEN_404, F) @[Microcode.scala 62:15 640:22]
    node _GEN_417 = mux(_u_T_235, _GEN_405, SP) @[Microcode.scala 60:15 640:22]
    node _GEN_418 = mux(_u_T_235, _GEN_406, UInt<1>("h0")) @[Microcode.scala 640:22 76:21]
    node _GEN_419 = mux(_u_T_232, SP, _GEN_407) @[Microcode.scala 640:22 642:22]
    node _GEN_420 = mux(_u_T_232, UInt<1>("h1"), _GEN_408) @[Microcode.scala 640:22 643:22]
    node _GEN_421 = mux(_u_T_232, _GEN_374, imm8) @[Microcode.scala 640:22 69:15]
    node _GEN_422 = mux(_u_T_232, _GEN_375, _GEN_417) @[Microcode.scala 640:22]
    node _GEN_423 = mux(_u_T_232, _GEN_376, mcycle) @[Microcode.scala 640:22 75:21]
    node _GEN_424 = mux(_u_T_232, B, _GEN_409) @[Microcode.scala 63:15 640:22]
    node _GEN_425 = mux(_u_T_232, C, _GEN_410) @[Microcode.scala 64:15 640:22]
    node _GEN_426 = mux(_u_T_232, D, _GEN_411) @[Microcode.scala 640:22 65:15]
    node _GEN_427 = mux(_u_T_232, E, _GEN_412) @[Microcode.scala 640:22 66:15]
    node _GEN_428 = mux(_u_T_232, H, _GEN_413) @[Microcode.scala 640:22 67:15]
    node _GEN_429 = mux(_u_T_232, L, _GEN_414) @[Microcode.scala 640:22 68:15]
    node _GEN_430 = mux(_u_T_232, A, _GEN_415) @[Microcode.scala 61:15 640:22]
    node _GEN_431 = mux(_u_T_232, F, _GEN_416) @[Microcode.scala 62:15 640:22]
    node _GEN_432 = mux(_u_T_232, UInt<1>("h0"), _GEN_418) @[Microcode.scala 640:22 76:21]
    node _u_T_242 = eq(IR, UInt<8>("hcd")) @[Microcode.scala 673:19]
    node _u_T_243 = eq(UInt<1>("h0"), mcycle) @[Microcode.scala 674:22]
    node _u_sp1_T_1 = sub(SP, UInt<1>("h1")) @[Microcode.scala 676:27]
    node u_sp1_1 = tail(_u_sp1_T_1, 1) @[Microcode.scala 676:27]
    node _u_mcBus_memWriteData_T_16 = bits(PC, 15, 8) @[Microcode.scala 679:35]
    node _u_T_244 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 681:23]
    node _GEN_433 = mux(_u_T_244, UInt<1>("h1"), mcycle) @[Microcode.scala 681:{32,50} 75:21]
    node _u_T_245 = eq(UInt<1>("h1"), mcycle) @[Microcode.scala 674:22]
    node _u_sp2_T_1 = sub(SP, UInt<1>("h1")) @[Microcode.scala 684:27]
    node u_sp2_1 = tail(_u_sp2_T_1, 1) @[Microcode.scala 684:27]
    node _u_mcBus_memWriteData_T_17 = bits(PC, 7, 0) @[Microcode.scala 687:35]
    node _u_T_246 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 689:23]
    node _GEN_434 = mux(_u_T_246, UInt<2>("h2"), mcycle) @[Microcode.scala 689:{32,50} 75:21]
    node _u_T_247 = eq(UInt<2>("h2"), mcycle) @[Microcode.scala 674:22]
    node _u_T_248 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 693:23]
    node _GEN_435 = mux(_u_T_248, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 693:{32,43} 76:21]
    node _GEN_436 = mux(_u_T_247, imm16, PC) @[Microcode.scala 59:15 674:22 692:18]
    node _GEN_437 = mux(_u_T_247, _GEN_435, UInt<1>("h0")) @[Microcode.scala 674:22 76:21]
    node _GEN_438 = mux(_u_T_245, u_sp2_1, UInt<1>("h0")) @[Microcode.scala 674:22 685:27 78:21]
    node _GEN_439 = mux(_u_T_245, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 674:22 686:27 80:21]
    node _GEN_440 = mux(_u_T_245, _u_mcBus_memWriteData_T_17, UInt<1>("h0")) @[Microcode.scala 674:22 687:27 81:21]
    node _GEN_441 = mux(_u_T_245, u_sp2_1, SP) @[Microcode.scala 60:15 674:22 688:18]
    node _GEN_442 = mux(_u_T_245, _GEN_434, mcycle) @[Microcode.scala 674:22 75:21]
    node _GEN_443 = mux(_u_T_245, PC, _GEN_436) @[Microcode.scala 59:15 674:22]
    node _GEN_444 = mux(_u_T_245, UInt<1>("h0"), _GEN_437) @[Microcode.scala 674:22 76:21]
    node _GEN_445 = mux(_u_T_243, u_sp1_1, _GEN_438) @[Microcode.scala 674:22 677:27]
    node _GEN_446 = mux(_u_T_243, UInt<1>("h1"), _GEN_439) @[Microcode.scala 674:22 678:27]
    node _GEN_447 = mux(_u_T_243, _u_mcBus_memWriteData_T_16, _GEN_440) @[Microcode.scala 674:22 679:27]
    node _GEN_448 = mux(_u_T_243, u_sp1_1, _GEN_441) @[Microcode.scala 674:22 680:18]
    node _GEN_449 = mux(_u_T_243, _GEN_433, _GEN_442) @[Microcode.scala 674:22]
    node _GEN_450 = mux(_u_T_243, PC, _GEN_443) @[Microcode.scala 59:15 674:22]
    node _GEN_451 = mux(_u_T_243, UInt<1>("h0"), _GEN_444) @[Microcode.scala 674:22 76:21]
    node _u_T_249 = eq(IR, UInt<8>("hc9")) @[Microcode.scala 700:19]
    node _u_T_250 = eq(UInt<1>("h0"), mcycle) @[Microcode.scala 701:22]
    node _u_T_251 = eq(tcycle, UInt<2>("h2")) @[Microcode.scala 705:23]
    node _GEN_452 = mux(_u_T_251, mcBus_memReadData, imm8) @[Microcode.scala 69:15 705:{32,43}]
    node _u_T_252 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 706:23]
    node _u_out_SP_T_4 = add(SP, UInt<1>("h1")) @[Microcode.scala 707:29]
    node _u_out_SP_T_5 = tail(_u_out_SP_T_4, 1) @[Microcode.scala 707:29]
    node _GEN_453 = mux(_u_T_252, _u_out_SP_T_5, SP) @[Microcode.scala 60:15 706:32 707:20]
    node _GEN_454 = mux(_u_T_252, UInt<1>("h1"), mcycle) @[Microcode.scala 706:32 708:29 75:21]
    node _u_T_253 = eq(UInt<1>("h1"), mcycle) @[Microcode.scala 701:22]
    node _u_T_254 = eq(tcycle, UInt<2>("h2")) @[Microcode.scala 714:23]
    node _u_out_PC_T_5 = cat(mcBus_memReadData, imm8) @[Cat.scala 33:92]
    node _GEN_455 = mux(_u_T_254, _u_out_PC_T_5, PC) @[Microcode.scala 59:15 714:32 715:20]
    node _u_T_255 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 717:23]
    node _u_out_SP_T_6 = add(SP, UInt<1>("h1")) @[Microcode.scala 718:29]
    node _u_out_SP_T_7 = tail(_u_out_SP_T_6, 1) @[Microcode.scala 718:29]
    node _GEN_456 = mux(_u_T_255, _u_out_SP_T_7, SP) @[Microcode.scala 60:15 717:32 718:20]
    node _GEN_457 = mux(_u_T_255, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 717:32 719:22 76:21]
    node _GEN_458 = mux(_u_T_253, SP, UInt<1>("h0")) @[Microcode.scala 701:22 712:22 78:21]
    node _GEN_459 = mux(_u_T_253, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 701:22 713:22 79:21]
    node _GEN_460 = mux(_u_T_253, _GEN_455, PC) @[Microcode.scala 59:15 701:22]
    node _GEN_461 = mux(_u_T_253, _GEN_456, SP) @[Microcode.scala 60:15 701:22]
    node _GEN_462 = mux(_u_T_253, _GEN_457, UInt<1>("h0")) @[Microcode.scala 701:22 76:21]
    node _GEN_463 = mux(_u_T_250, SP, _GEN_458) @[Microcode.scala 701:22 703:22]
    node _GEN_464 = mux(_u_T_250, UInt<1>("h1"), _GEN_459) @[Microcode.scala 701:22 704:22]
    node _GEN_465 = mux(_u_T_250, _GEN_452, imm8) @[Microcode.scala 69:15 701:22]
    node _GEN_466 = mux(_u_T_250, _GEN_453, _GEN_461) @[Microcode.scala 701:22]
    node _GEN_467 = mux(_u_T_250, _GEN_454, mcycle) @[Microcode.scala 701:22 75:21]
    node _GEN_468 = mux(_u_T_250, PC, _GEN_460) @[Microcode.scala 59:15 701:22]
    node _GEN_469 = mux(_u_T_250, UInt<1>("h0"), _GEN_462) @[Microcode.scala 701:22 76:21]
    node _u_T_256 = eq(IR, UInt<8>("hd9")) @[Microcode.scala 727:19]
    node _u_T_257 = eq(UInt<1>("h0"), mcycle) @[Microcode.scala 728:22]
    node _u_T_258 = eq(tcycle, UInt<2>("h2")) @[Microcode.scala 732:23]
    node _GEN_470 = mux(_u_T_258, mcBus_memReadData, imm8) @[Microcode.scala 69:15 732:{32,43}]
    node _u_T_259 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 733:23]
    node _u_out_SP_T_8 = add(SP, UInt<1>("h1")) @[Microcode.scala 734:29]
    node _u_out_SP_T_9 = tail(_u_out_SP_T_8, 1) @[Microcode.scala 734:29]
    node _GEN_471 = mux(_u_T_259, _u_out_SP_T_9, SP) @[Microcode.scala 60:15 733:32 734:20]
    node _GEN_472 = mux(_u_T_259, UInt<1>("h1"), mcycle) @[Microcode.scala 733:32 735:29 75:21]
    node _u_T_260 = eq(UInt<1>("h1"), mcycle) @[Microcode.scala 728:22]
    node _u_T_261 = eq(tcycle, UInt<2>("h2")) @[Microcode.scala 741:23]
    node _u_out_PC_T_6 = cat(mcBus_memReadData, imm8) @[Cat.scala 33:92]
    node _GEN_473 = mux(_u_T_261, _u_out_PC_T_6, PC) @[Microcode.scala 59:15 741:32 742:20]
    node _GEN_474 = mux(_u_T_261, UInt<1>("h1"), IME) @[Microcode.scala 72:21 741:32 743:21]
    node _u_T_262 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 745:23]
    node _u_out_SP_T_10 = add(SP, UInt<1>("h1")) @[Microcode.scala 746:29]
    node _u_out_SP_T_11 = tail(_u_out_SP_T_10, 1) @[Microcode.scala 746:29]
    node _GEN_475 = mux(_u_T_262, _u_out_SP_T_11, SP) @[Microcode.scala 60:15 745:32 746:20]
    node _GEN_476 = mux(_u_T_262, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 745:32 747:22 76:21]
    node _GEN_477 = mux(_u_T_260, SP, UInt<1>("h0")) @[Microcode.scala 728:22 739:22 78:21]
    node _GEN_478 = mux(_u_T_260, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 728:22 740:22 79:21]
    node _GEN_479 = mux(_u_T_260, _GEN_473, PC) @[Microcode.scala 59:15 728:22]
    node _GEN_480 = mux(_u_T_260, _GEN_474, IME) @[Microcode.scala 72:21 728:22]
    node _GEN_481 = mux(_u_T_260, _GEN_475, SP) @[Microcode.scala 60:15 728:22]
    node _GEN_482 = mux(_u_T_260, _GEN_476, UInt<1>("h0")) @[Microcode.scala 728:22 76:21]
    node _GEN_483 = mux(_u_T_257, SP, _GEN_477) @[Microcode.scala 728:22 730:22]
    node _GEN_484 = mux(_u_T_257, UInt<1>("h1"), _GEN_478) @[Microcode.scala 728:22 731:22]
    node _GEN_485 = mux(_u_T_257, _GEN_470, imm8) @[Microcode.scala 69:15 728:22]
    node _GEN_486 = mux(_u_T_257, _GEN_471, _GEN_481) @[Microcode.scala 728:22]
    node _GEN_487 = mux(_u_T_257, _GEN_472, mcycle) @[Microcode.scala 728:22 75:21]
    node _GEN_488 = mux(_u_T_257, PC, _GEN_479) @[Microcode.scala 59:15 728:22]
    node _GEN_489 = mux(_u_T_257, IME, _GEN_480) @[Microcode.scala 72:21 728:22]
    node _GEN_490 = mux(_u_T_257, UInt<1>("h0"), _GEN_482) @[Microcode.scala 728:22 76:21]
    node _u_T_263 = and(IR, UInt<8>("hc7")) @[Microcode.scala 755:20]
    node _u_T_264 = eq(_u_T_263, UInt<8>("hc7")) @[Microcode.scala 755:31]
    node u_vec = and(IR, UInt<6>("h38")) @[Microcode.scala 756:21]
    node _u_T_265 = eq(UInt<1>("h0"), mcycle) @[Microcode.scala 757:22]
    node _u_sp1_T_2 = sub(SP, UInt<1>("h1")) @[Microcode.scala 759:27]
    node u_sp1_2 = tail(_u_sp1_T_2, 1) @[Microcode.scala 759:27]
    node _u_mcBus_memWriteData_T_18 = bits(PC, 15, 8) @[Microcode.scala 762:35]
    node _u_T_266 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 764:23]
    node _GEN_491 = mux(_u_T_266, UInt<1>("h1"), mcycle) @[Microcode.scala 75:21 764:{32,50}]
    node _u_T_267 = eq(UInt<1>("h1"), mcycle) @[Microcode.scala 757:22]
    node _u_sp2_T_2 = sub(SP, UInt<1>("h1")) @[Microcode.scala 767:27]
    node u_sp2_2 = tail(_u_sp2_T_2, 1) @[Microcode.scala 767:27]
    node _u_mcBus_memWriteData_T_19 = bits(PC, 7, 0) @[Microcode.scala 770:35]
    node _u_T_268 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 773:23]
    node _GEN_492 = mux(_u_T_268, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 76:21 773:{32,43}]
    node _GEN_493 = mux(_u_T_267, u_sp2_2, UInt<1>("h0")) @[Microcode.scala 757:22 768:27 78:21]
    node _GEN_494 = mux(_u_T_267, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 757:22 769:27 80:21]
    node _GEN_495 = mux(_u_T_267, _u_mcBus_memWriteData_T_19, UInt<1>("h0")) @[Microcode.scala 757:22 770:27 81:21]
    node _GEN_496 = mux(_u_T_267, u_sp2_2, SP) @[Microcode.scala 60:15 757:22 771:18]
    node _GEN_497 = mux(_u_T_267, u_vec, PC) @[Microcode.scala 59:15 757:22 772:18]
    node _GEN_498 = mux(_u_T_267, _GEN_492, UInt<1>("h0")) @[Microcode.scala 757:22 76:21]
    node _GEN_499 = mux(_u_T_265, u_sp1_2, _GEN_493) @[Microcode.scala 757:22 760:27]
    node _GEN_500 = mux(_u_T_265, UInt<1>("h1"), _GEN_494) @[Microcode.scala 757:22 761:27]
    node _GEN_501 = mux(_u_T_265, _u_mcBus_memWriteData_T_18, _GEN_495) @[Microcode.scala 757:22 762:27]
    node _GEN_502 = mux(_u_T_265, u_sp1_2, _GEN_496) @[Microcode.scala 757:22 763:18]
    node _GEN_503 = mux(_u_T_265, _GEN_491, mcycle) @[Microcode.scala 75:21 757:22]
    node _GEN_504 = mux(_u_T_265, PC, _GEN_497) @[Microcode.scala 59:15 757:22]
    node _GEN_505 = mux(_u_T_265, UInt<1>("h0"), _GEN_498) @[Microcode.scala 757:22 76:21]
    node _u_T_269 = eq(IR, UInt<8>("hfb")) @[Microcode.scala 780:19]
    node _u_T_270 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 782:19]
    node _GEN_506 = mux(_u_T_270, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 76:21 782:{28,39}]
    node _u_T_271 = eq(IR, UInt<8>("hf3")) @[Microcode.scala 787:19]
    node _u_T_272 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 790:19]
    node _GEN_507 = mux(_u_T_272, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 76:21 790:{28,39}]
    node _u_T_273 = and(IR, UInt<8>("he7")) @[Microcode.scala 795:20]
    node _u_T_274 = eq(_u_T_273, UInt<6>("h20")) @[Microcode.scala 795:31]
    node _u_cc_T = shr(IR, 3) @[Microcode.scala 796:20]
    node u_cc = and(_u_cc_T, UInt<2>("h3")) @[Microcode.scala 796:26]
    node u_flagZ = bits(F, 7, 7) @[Microcode.scala 797:23]
    node u_flagC = bits(F, 4, 4) @[Microcode.scala 798:23]
    node _u_condition_T = eq(u_flagZ, UInt<1>("h0")) @[Microcode.scala 801:16]
    node _u_condition_T_1 = eq(u_flagC, UInt<1>("h0")) @[Microcode.scala 803:16]
    node _u_condition_T_2 = eq(UInt<1>("h0"), u_cc) @[Mux.scala 81:61]
    node _u_condition_T_3 = mux(_u_condition_T_2, _u_condition_T, UInt<1>("h0")) @[Mux.scala 81:58]
    node _u_condition_T_4 = eq(UInt<1>("h1"), u_cc) @[Mux.scala 81:61]
    node _u_condition_T_5 = mux(_u_condition_T_4, u_flagZ, _u_condition_T_3) @[Mux.scala 81:58]
    node _u_condition_T_6 = eq(UInt<2>("h2"), u_cc) @[Mux.scala 81:61]
    node _u_condition_T_7 = mux(_u_condition_T_6, _u_condition_T_1, _u_condition_T_5) @[Mux.scala 81:58]
    node _u_condition_T_8 = eq(UInt<2>("h3"), u_cc) @[Mux.scala 81:61]
    node u_condition = mux(_u_condition_T_8, u_flagC, _u_condition_T_7) @[Mux.scala 81:58]
    node _u_off_T_2 = bits(imm8, 7, 7) @[Microcode.scala 808:30]
    node _u_off_T_3 = cat(_u_off_T_2, imm8) @[Cat.scala 33:92]
    node u_off_1 = asSInt(_u_off_T_3) @[Microcode.scala 808:44]
    node _u_out_PC_T_7 = asSInt(PC) @[Microcode.scala 809:26]
    node _u_out_PC_T_8 = add(_u_out_PC_T_7, u_off_1) @[Microcode.scala 809:33]
    node _u_out_PC_T_9 = tail(_u_out_PC_T_8, 1) @[Microcode.scala 809:33]
    node _u_out_PC_T_10 = asSInt(_u_out_PC_T_9) @[Microcode.scala 809:33]
    node _u_out_PC_T_11 = asUInt(_u_out_PC_T_10) @[Microcode.scala 809:40]
    node _GEN_508 = mux(u_condition, _u_out_PC_T_11, PC) @[Microcode.scala 59:15 807:23 809:16]
    node _u_T_275 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 811:19]
    node _GEN_509 = mux(_u_T_275, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 76:21 811:{28,39}]
    node _u_T_276 = and(IR, UInt<8>("he7")) @[Microcode.scala 816:20]
    node _u_T_277 = eq(_u_T_276, UInt<8>("hc2")) @[Microcode.scala 816:31]
    node _u_cc_T_1 = shr(IR, 3) @[Microcode.scala 817:20]
    node u_cc_1 = and(_u_cc_T_1, UInt<2>("h3")) @[Microcode.scala 817:26]
    node u_flagZ_1 = bits(F, 7, 7) @[Microcode.scala 818:23]
    node u_flagC_1 = bits(F, 4, 4) @[Microcode.scala 819:23]
    node _u_condition_T_9 = eq(u_flagZ_1, UInt<1>("h0")) @[Microcode.scala 822:16]
    node _u_condition_T_10 = eq(u_flagC_1, UInt<1>("h0")) @[Microcode.scala 824:16]
    node _u_condition_T_11 = eq(UInt<1>("h0"), u_cc_1) @[Mux.scala 81:61]
    node _u_condition_T_12 = mux(_u_condition_T_11, _u_condition_T_9, UInt<1>("h0")) @[Mux.scala 81:58]
    node _u_condition_T_13 = eq(UInt<1>("h1"), u_cc_1) @[Mux.scala 81:61]
    node _u_condition_T_14 = mux(_u_condition_T_13, u_flagZ_1, _u_condition_T_12) @[Mux.scala 81:58]
    node _u_condition_T_15 = eq(UInt<2>("h2"), u_cc_1) @[Mux.scala 81:61]
    node _u_condition_T_16 = mux(_u_condition_T_15, _u_condition_T_10, _u_condition_T_14) @[Mux.scala 81:58]
    node _u_condition_T_17 = eq(UInt<2>("h3"), u_cc_1) @[Mux.scala 81:61]
    node u_condition_1 = mux(_u_condition_T_17, u_flagC_1, _u_condition_T_16) @[Mux.scala 81:58]
    node _GEN_510 = mux(u_condition_1, imm16, PC) @[Microcode.scala 59:15 828:23 829:16]
    node _u_T_278 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 831:19]
    node _GEN_511 = mux(_u_T_278, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 76:21 831:{28,39}]
    node _u_T_279 = and(IR, UInt<8>("he7")) @[Microcode.scala 836:20]
    node _u_T_280 = eq(_u_T_279, UInt<8>("hc4")) @[Microcode.scala 836:31]
    node _u_cc_T_2 = shr(IR, 3) @[Microcode.scala 837:20]
    node u_cc_2 = and(_u_cc_T_2, UInt<2>("h3")) @[Microcode.scala 837:26]
    node u_flagZ_2 = bits(F, 7, 7) @[Microcode.scala 838:23]
    node u_flagC_2 = bits(F, 4, 4) @[Microcode.scala 839:23]
    node _u_condition_T_18 = eq(u_flagZ_2, UInt<1>("h0")) @[Microcode.scala 842:16]
    node _u_condition_T_19 = eq(u_flagC_2, UInt<1>("h0")) @[Microcode.scala 844:16]
    node _u_condition_T_20 = eq(UInt<1>("h0"), u_cc_2) @[Mux.scala 81:61]
    node _u_condition_T_21 = mux(_u_condition_T_20, _u_condition_T_18, UInt<1>("h0")) @[Mux.scala 81:58]
    node _u_condition_T_22 = eq(UInt<1>("h1"), u_cc_2) @[Mux.scala 81:61]
    node _u_condition_T_23 = mux(_u_condition_T_22, u_flagZ_2, _u_condition_T_21) @[Mux.scala 81:58]
    node _u_condition_T_24 = eq(UInt<2>("h2"), u_cc_2) @[Mux.scala 81:61]
    node _u_condition_T_25 = mux(_u_condition_T_24, _u_condition_T_19, _u_condition_T_23) @[Mux.scala 81:58]
    node _u_condition_T_26 = eq(UInt<2>("h3"), u_cc_2) @[Mux.scala 81:61]
    node u_condition_2 = mux(_u_condition_T_26, u_flagC_2, _u_condition_T_25) @[Mux.scala 81:58]
    node _u_T_281 = eq(UInt<1>("h0"), mcycle) @[Microcode.scala 849:24]
    node _u_sp1_T_3 = sub(SP, UInt<1>("h1")) @[Microcode.scala 851:29]
    node u_sp1_3 = tail(_u_sp1_T_3, 1) @[Microcode.scala 851:29]
    node _u_mcBus_memWriteData_T_20 = bits(PC, 15, 8) @[Microcode.scala 854:37]
    node _u_T_282 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 856:25]
    node _GEN_512 = mux(_u_T_282, UInt<1>("h1"), mcycle) @[Microcode.scala 75:21 856:{34,52}]
    node _u_T_283 = eq(UInt<1>("h1"), mcycle) @[Microcode.scala 849:24]
    node _u_sp2_T_3 = sub(SP, UInt<1>("h1")) @[Microcode.scala 859:29]
    node u_sp2_3 = tail(_u_sp2_T_3, 1) @[Microcode.scala 859:29]
    node _u_mcBus_memWriteData_T_21 = bits(PC, 7, 0) @[Microcode.scala 862:37]
    node _u_T_284 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 865:25]
    node _GEN_513 = mux(_u_T_284, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 76:21 865:{34,45}]
    node _GEN_514 = mux(_u_T_283, u_sp2_3, UInt<1>("h0")) @[Microcode.scala 78:21 849:24 860:29]
    node _GEN_515 = mux(_u_T_283, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 80:21 849:24 861:29]
    node _GEN_516 = mux(_u_T_283, _u_mcBus_memWriteData_T_21, UInt<1>("h0")) @[Microcode.scala 81:21 849:24 862:29]
    node _GEN_517 = mux(_u_T_283, u_sp2_3, SP) @[Microcode.scala 60:15 849:24 863:20]
    node _GEN_518 = mux(_u_T_283, imm16, PC) @[Microcode.scala 59:15 849:24 864:20]
    node _GEN_519 = mux(_u_T_283, _GEN_513, UInt<1>("h0")) @[Microcode.scala 76:21 849:24]
    node _GEN_520 = mux(_u_T_281, u_sp1_3, _GEN_514) @[Microcode.scala 849:24 852:29]
    node _GEN_521 = mux(_u_T_281, UInt<1>("h1"), _GEN_515) @[Microcode.scala 849:24 853:29]
    node _GEN_522 = mux(_u_T_281, _u_mcBus_memWriteData_T_20, _GEN_516) @[Microcode.scala 849:24 854:29]
    node _GEN_523 = mux(_u_T_281, u_sp1_3, _GEN_517) @[Microcode.scala 849:24 855:20]
    node _GEN_524 = mux(_u_T_281, _GEN_512, mcycle) @[Microcode.scala 75:21 849:24]
    node _GEN_525 = mux(_u_T_281, PC, _GEN_518) @[Microcode.scala 59:15 849:24]
    node _GEN_526 = mux(_u_T_281, UInt<1>("h0"), _GEN_519) @[Microcode.scala 76:21 849:24]
    node _u_T_285 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 869:21]
    node _GEN_527 = mux(_u_T_285, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 76:21 869:{30,41}]
    node _GEN_528 = mux(u_condition_2, _GEN_520, UInt<1>("h0")) @[Microcode.scala 78:21 848:23]
    node _GEN_529 = mux(u_condition_2, _GEN_521, UInt<1>("h0")) @[Microcode.scala 80:21 848:23]
    node _GEN_530 = mux(u_condition_2, _GEN_522, UInt<1>("h0")) @[Microcode.scala 81:21 848:23]
    node _GEN_531 = mux(u_condition_2, _GEN_523, SP) @[Microcode.scala 60:15 848:23]
    node _GEN_532 = mux(u_condition_2, _GEN_524, mcycle) @[Microcode.scala 75:21 848:23]
    node _GEN_533 = mux(u_condition_2, _GEN_525, PC) @[Microcode.scala 59:15 848:23]
    node _GEN_534 = mux(u_condition_2, _GEN_526, _GEN_527) @[Microcode.scala 848:23]
    node _u_T_286 = and(IR, UInt<8>("he7")) @[Microcode.scala 875:20]
    node _u_T_287 = eq(_u_T_286, UInt<8>("hc0")) @[Microcode.scala 875:31]
    node _u_cc_T_3 = shr(IR, 3) @[Microcode.scala 876:20]
    node u_cc_3 = and(_u_cc_T_3, UInt<2>("h3")) @[Microcode.scala 876:26]
    node u_flagZ_3 = bits(F, 7, 7) @[Microcode.scala 877:23]
    node u_flagC_3 = bits(F, 4, 4) @[Microcode.scala 878:23]
    node _u_condition_T_27 = eq(u_flagZ_3, UInt<1>("h0")) @[Microcode.scala 881:16]
    node _u_condition_T_28 = eq(u_flagC_3, UInt<1>("h0")) @[Microcode.scala 883:16]
    node _u_condition_T_29 = eq(UInt<1>("h0"), u_cc_3) @[Mux.scala 81:61]
    node _u_condition_T_30 = mux(_u_condition_T_29, _u_condition_T_27, UInt<1>("h0")) @[Mux.scala 81:58]
    node _u_condition_T_31 = eq(UInt<1>("h1"), u_cc_3) @[Mux.scala 81:61]
    node _u_condition_T_32 = mux(_u_condition_T_31, u_flagZ_3, _u_condition_T_30) @[Mux.scala 81:58]
    node _u_condition_T_33 = eq(UInt<2>("h2"), u_cc_3) @[Mux.scala 81:61]
    node _u_condition_T_34 = mux(_u_condition_T_33, _u_condition_T_28, _u_condition_T_32) @[Mux.scala 81:58]
    node _u_condition_T_35 = eq(UInt<2>("h3"), u_cc_3) @[Mux.scala 81:61]
    node u_condition_3 = mux(_u_condition_T_35, u_flagC_3, _u_condition_T_34) @[Mux.scala 81:58]
    node _u_T_288 = eq(UInt<1>("h0"), mcycle) @[Microcode.scala 888:24]
    node _u_T_289 = eq(tcycle, UInt<2>("h2")) @[Microcode.scala 892:25]
    node _GEN_535 = mux(_u_T_289, mcBus_memReadData, imm8) @[Microcode.scala 69:15 892:{34,45}]
    node _u_T_290 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 893:25]
    node _u_out_SP_T_12 = add(SP, UInt<1>("h1")) @[Microcode.scala 894:31]
    node _u_out_SP_T_13 = tail(_u_out_SP_T_12, 1) @[Microcode.scala 894:31]
    node _GEN_536 = mux(_u_T_290, _u_out_SP_T_13, SP) @[Microcode.scala 60:15 893:34 894:22]
    node _GEN_537 = mux(_u_T_290, UInt<1>("h1"), mcycle) @[Microcode.scala 75:21 893:34 895:31]
    node _u_T_291 = eq(UInt<1>("h1"), mcycle) @[Microcode.scala 888:24]
    node _u_T_292 = eq(tcycle, UInt<2>("h2")) @[Microcode.scala 901:25]
    node _u_out_PC_T_12 = cat(mcBus_memReadData, imm8) @[Cat.scala 33:92]
    node _GEN_538 = mux(_u_T_292, _u_out_PC_T_12, PC) @[Microcode.scala 59:15 901:34 902:22]
    node _u_T_293 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 904:25]
    node _u_out_SP_T_14 = add(SP, UInt<1>("h1")) @[Microcode.scala 905:31]
    node _u_out_SP_T_15 = tail(_u_out_SP_T_14, 1) @[Microcode.scala 905:31]
    node _GEN_539 = mux(_u_T_293, _u_out_SP_T_15, SP) @[Microcode.scala 60:15 904:34 905:22]
    node _GEN_540 = mux(_u_T_293, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 76:21 904:34 906:24]
    node _GEN_541 = mux(_u_T_291, SP, UInt<1>("h0")) @[Microcode.scala 78:21 888:24 899:24]
    node _GEN_542 = mux(_u_T_291, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 79:21 888:24 900:24]
    node _GEN_543 = mux(_u_T_291, _GEN_538, PC) @[Microcode.scala 59:15 888:24]
    node _GEN_544 = mux(_u_T_291, _GEN_539, SP) @[Microcode.scala 60:15 888:24]
    node _GEN_545 = mux(_u_T_291, _GEN_540, UInt<1>("h0")) @[Microcode.scala 76:21 888:24]
    node _GEN_546 = mux(_u_T_288, SP, _GEN_541) @[Microcode.scala 888:24 890:24]
    node _GEN_547 = mux(_u_T_288, UInt<1>("h1"), _GEN_542) @[Microcode.scala 888:24 891:24]
    node _GEN_548 = mux(_u_T_288, _GEN_535, imm8) @[Microcode.scala 69:15 888:24]
    node _GEN_549 = mux(_u_T_288, _GEN_536, _GEN_544) @[Microcode.scala 888:24]
    node _GEN_550 = mux(_u_T_288, _GEN_537, mcycle) @[Microcode.scala 75:21 888:24]
    node _GEN_551 = mux(_u_T_288, PC, _GEN_543) @[Microcode.scala 59:15 888:24]
    node _GEN_552 = mux(_u_T_288, UInt<1>("h0"), _GEN_545) @[Microcode.scala 76:21 888:24]
    node _u_T_294 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 911:21]
    node _GEN_553 = mux(_u_T_294, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 76:21 911:{30,41}]
    node _GEN_554 = mux(u_condition_3, _GEN_546, UInt<1>("h0")) @[Microcode.scala 78:21 887:23]
    node _GEN_555 = mux(u_condition_3, _GEN_547, UInt<1>("h0")) @[Microcode.scala 79:21 887:23]
    node _GEN_556 = mux(u_condition_3, _GEN_548, imm8) @[Microcode.scala 69:15 887:23]
    node _GEN_557 = mux(u_condition_3, _GEN_549, SP) @[Microcode.scala 60:15 887:23]
    node _GEN_558 = mux(u_condition_3, _GEN_550, mcycle) @[Microcode.scala 75:21 887:23]
    node _GEN_559 = mux(u_condition_3, _GEN_551, PC) @[Microcode.scala 59:15 887:23]
    node _GEN_560 = mux(u_condition_3, _GEN_552, _GEN_553) @[Microcode.scala 887:23]
    node _u_T_295 = eq(IR, UInt<8>("hc3")) @[Microcode.scala 917:19]
    node _u_T_296 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 919:19]
    node _GEN_561 = mux(_u_T_296, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 76:21 919:{28,39}]
    node _u_T_297 = eq(tcycle, UInt<2>("h3")) @[Microcode.scala 925:19]
    node _GEN_562 = mux(_u_T_297, UInt<1>("h1"), UInt<1>("h0")) @[Microcode.scala 76:21 925:{28,39}]
    node _GEN_563 = mux(_u_T_295, imm16, PC) @[Microcode.scala 917:32 918:14 59:15]
    node _GEN_564 = mux(_u_T_295, _GEN_561, _GEN_562) @[Microcode.scala 917:32]
    node _GEN_565 = mux(_u_T_287, _GEN_554, UInt<1>("h0")) @[Microcode.scala 78:21 875:44]
    node _GEN_566 = mux(_u_T_287, _GEN_555, UInt<1>("h0")) @[Microcode.scala 79:21 875:44]
    node _GEN_567 = mux(_u_T_287, _GEN_556, imm8) @[Microcode.scala 69:15 875:44]
    node _GEN_568 = mux(_u_T_287, _GEN_557, SP) @[Microcode.scala 60:15 875:44]
    node _GEN_569 = mux(_u_T_287, _GEN_558, mcycle) @[Microcode.scala 75:21 875:44]
    node _GEN_570 = mux(_u_T_287, _GEN_559, _GEN_563) @[Microcode.scala 875:44]
    node _GEN_571 = mux(_u_T_287, _GEN_560, _GEN_564) @[Microcode.scala 875:44]
    node _GEN_572 = mux(_u_T_280, _GEN_528, _GEN_565) @[Microcode.scala 836:44]
    node _GEN_573 = mux(_u_T_280, _GEN_529, UInt<1>("h0")) @[Microcode.scala 80:21 836:44]
    node _GEN_574 = mux(_u_T_280, _GEN_530, UInt<1>("h0")) @[Microcode.scala 81:21 836:44]
    node _GEN_575 = mux(_u_T_280, _GEN_531, _GEN_568) @[Microcode.scala 836:44]
    node _GEN_576 = mux(_u_T_280, _GEN_532, _GEN_569) @[Microcode.scala 836:44]
    node _GEN_577 = mux(_u_T_280, _GEN_533, _GEN_570) @[Microcode.scala 836:44]
    node _GEN_578 = mux(_u_T_280, _GEN_534, _GEN_571) @[Microcode.scala 836:44]
    node _GEN_579 = mux(_u_T_280, UInt<1>("h0"), _GEN_566) @[Microcode.scala 79:21 836:44]
    node _GEN_580 = mux(_u_T_280, imm8, _GEN_567) @[Microcode.scala 69:15 836:44]
    node _GEN_581 = mux(_u_T_277, _GEN_510, _GEN_577) @[Microcode.scala 816:44]
    node _GEN_582 = mux(_u_T_277, _GEN_511, _GEN_578) @[Microcode.scala 816:44]
    node _GEN_583 = mux(_u_T_277, UInt<1>("h0"), _GEN_572) @[Microcode.scala 78:21 816:44]
    node _GEN_584 = mux(_u_T_277, UInt<1>("h0"), _GEN_573) @[Microcode.scala 80:21 816:44]
    node _GEN_585 = mux(_u_T_277, UInt<1>("h0"), _GEN_574) @[Microcode.scala 81:21 816:44]
    node _GEN_586 = mux(_u_T_277, SP, _GEN_575) @[Microcode.scala 60:15 816:44]
    node _GEN_587 = mux(_u_T_277, mcycle, _GEN_576) @[Microcode.scala 75:21 816:44]
    node _GEN_588 = mux(_u_T_277, UInt<1>("h0"), _GEN_579) @[Microcode.scala 79:21 816:44]
    node _GEN_589 = mux(_u_T_277, imm8, _GEN_580) @[Microcode.scala 69:15 816:44]
    node _GEN_590 = mux(_u_T_274, _GEN_508, _GEN_581) @[Microcode.scala 795:44]
    node _GEN_591 = mux(_u_T_274, _GEN_509, _GEN_582) @[Microcode.scala 795:44]
    node _GEN_592 = mux(_u_T_274, UInt<1>("h0"), _GEN_583) @[Microcode.scala 78:21 795:44]
    node _GEN_593 = mux(_u_T_274, UInt<1>("h0"), _GEN_584) @[Microcode.scala 795:44 80:21]
    node _GEN_594 = mux(_u_T_274, UInt<1>("h0"), _GEN_585) @[Microcode.scala 795:44 81:21]
    node _GEN_595 = mux(_u_T_274, SP, _GEN_586) @[Microcode.scala 60:15 795:44]
    node _GEN_596 = mux(_u_T_274, mcycle, _GEN_587) @[Microcode.scala 75:21 795:44]
    node _GEN_597 = mux(_u_T_274, UInt<1>("h0"), _GEN_588) @[Microcode.scala 79:21 795:44]
    node _GEN_598 = mux(_u_T_274, imm8, _GEN_589) @[Microcode.scala 69:15 795:44]
    node _GEN_599 = mux(_u_T_271, UInt<1>("h0"), IME) @[Microcode.scala 787:32 788:15 72:21]
    node _GEN_600 = mux(_u_T_271, UInt<1>("h0"), IME_pending) @[Microcode.scala 73:21 787:32 789:23]
    node _GEN_601 = mux(_u_T_271, _GEN_507, _GEN_591) @[Microcode.scala 787:32]
    node _GEN_602 = mux(_u_T_271, PC, _GEN_590) @[Microcode.scala 59:15 787:32]
    node _GEN_603 = mux(_u_T_271, UInt<1>("h0"), _GEN_592) @[Microcode.scala 78:21 787:32]
    node _GEN_604 = mux(_u_T_271, UInt<1>("h0"), _GEN_593) @[Microcode.scala 787:32 80:21]
    node _GEN_605 = mux(_u_T_271, UInt<1>("h0"), _GEN_594) @[Microcode.scala 787:32 81:21]
    node _GEN_606 = mux(_u_T_271, SP, _GEN_595) @[Microcode.scala 60:15 787:32]
    node _GEN_607 = mux(_u_T_271, mcycle, _GEN_596) @[Microcode.scala 75:21 787:32]
    node _GEN_608 = mux(_u_T_271, UInt<1>("h0"), _GEN_597) @[Microcode.scala 787:32 79:21]
    node _GEN_609 = mux(_u_T_271, imm8, _GEN_598) @[Microcode.scala 69:15 787:32]
    node _GEN_610 = mux(_u_T_269, UInt<1>("h1"), _GEN_600) @[Microcode.scala 780:32 781:23]
    node _GEN_611 = mux(_u_T_269, _GEN_506, _GEN_601) @[Microcode.scala 780:32]
    node _GEN_612 = mux(_u_T_269, IME, _GEN_599) @[Microcode.scala 72:21 780:32]
    node _GEN_613 = mux(_u_T_269, PC, _GEN_602) @[Microcode.scala 59:15 780:32]
    node _GEN_614 = mux(_u_T_269, UInt<1>("h0"), _GEN_603) @[Microcode.scala 78:21 780:32]
    node _GEN_615 = mux(_u_T_269, UInt<1>("h0"), _GEN_604) @[Microcode.scala 780:32 80:21]
    node _GEN_616 = mux(_u_T_269, UInt<1>("h0"), _GEN_605) @[Microcode.scala 780:32 81:21]
    node _GEN_617 = mux(_u_T_269, SP, _GEN_606) @[Microcode.scala 60:15 780:32]
    node _GEN_618 = mux(_u_T_269, mcycle, _GEN_607) @[Microcode.scala 75:21 780:32]
    node _GEN_619 = mux(_u_T_269, UInt<1>("h0"), _GEN_608) @[Microcode.scala 780:32 79:21]
    node _GEN_620 = mux(_u_T_269, imm8, _GEN_609) @[Microcode.scala 69:15 780:32]
    node _GEN_621 = mux(_u_T_264, _GEN_499, _GEN_614) @[Microcode.scala 755:44]
    node _GEN_622 = mux(_u_T_264, _GEN_500, _GEN_615) @[Microcode.scala 755:44]
    node _GEN_623 = mux(_u_T_264, _GEN_501, _GEN_616) @[Microcode.scala 755:44]
    node _GEN_624 = mux(_u_T_264, _GEN_502, _GEN_617) @[Microcode.scala 755:44]
    node _GEN_625 = mux(_u_T_264, _GEN_503, _GEN_618) @[Microcode.scala 755:44]
    node _GEN_626 = mux(_u_T_264, _GEN_504, _GEN_613) @[Microcode.scala 755:44]
    node _GEN_627 = mux(_u_T_264, _GEN_505, _GEN_611) @[Microcode.scala 755:44]
    node _GEN_628 = mux(_u_T_264, IME_pending, _GEN_610) @[Microcode.scala 73:21 755:44]
    node _GEN_629 = mux(_u_T_264, IME, _GEN_612) @[Microcode.scala 72:21 755:44]
    node _GEN_630 = mux(_u_T_264, UInt<1>("h0"), _GEN_619) @[Microcode.scala 755:44 79:21]
    node _GEN_631 = mux(_u_T_264, imm8, _GEN_620) @[Microcode.scala 69:15 755:44]
    node _GEN_632 = mux(_u_T_256, _GEN_483, _GEN_621) @[Microcode.scala 727:32]
    node _GEN_633 = mux(_u_T_256, _GEN_484, _GEN_630) @[Microcode.scala 727:32]
    node _GEN_634 = mux(_u_T_256, _GEN_485, _GEN_631) @[Microcode.scala 727:32]
    node _GEN_635 = mux(_u_T_256, _GEN_486, _GEN_624) @[Microcode.scala 727:32]
    node _GEN_636 = mux(_u_T_256, _GEN_487, _GEN_625) @[Microcode.scala 727:32]
    node _GEN_637 = mux(_u_T_256, _GEN_488, _GEN_626) @[Microcode.scala 727:32]
    node _GEN_638 = mux(_u_T_256, _GEN_489, _GEN_629) @[Microcode.scala 727:32]
    node _GEN_639 = mux(_u_T_256, _GEN_490, _GEN_627) @[Microcode.scala 727:32]
    node _GEN_640 = mux(_u_T_256, UInt<1>("h0"), _GEN_622) @[Microcode.scala 727:32 80:21]
    node _GEN_641 = mux(_u_T_256, UInt<1>("h0"), _GEN_623) @[Microcode.scala 727:32 81:21]
    node _GEN_642 = mux(_u_T_256, IME_pending, _GEN_628) @[Microcode.scala 727:32 73:21]
    node _GEN_643 = mux(_u_T_249, _GEN_463, _GEN_632) @[Microcode.scala 700:32]
    node _GEN_644 = mux(_u_T_249, _GEN_464, _GEN_633) @[Microcode.scala 700:32]
    node _GEN_645 = mux(_u_T_249, _GEN_465, _GEN_634) @[Microcode.scala 700:32]
    node _GEN_646 = mux(_u_T_249, _GEN_466, _GEN_635) @[Microcode.scala 700:32]
    node _GEN_647 = mux(_u_T_249, _GEN_467, _GEN_636) @[Microcode.scala 700:32]
    node _GEN_648 = mux(_u_T_249, _GEN_468, _GEN_637) @[Microcode.scala 700:32]
    node _GEN_649 = mux(_u_T_249, _GEN_469, _GEN_639) @[Microcode.scala 700:32]
    node _GEN_650 = mux(_u_T_249, IME, _GEN_638) @[Microcode.scala 700:32 72:21]
    node _GEN_651 = mux(_u_T_249, UInt<1>("h0"), _GEN_640) @[Microcode.scala 700:32 80:21]
    node _GEN_652 = mux(_u_T_249, UInt<1>("h0"), _GEN_641) @[Microcode.scala 700:32 81:21]
    node _GEN_653 = mux(_u_T_249, IME_pending, _GEN_642) @[Microcode.scala 700:32 73:21]
    node _GEN_654 = mux(_u_T_242, _GEN_445, _GEN_643) @[Microcode.scala 673:32]
    node _GEN_655 = mux(_u_T_242, _GEN_446, _GEN_651) @[Microcode.scala 673:32]
    node _GEN_656 = mux(_u_T_242, _GEN_447, _GEN_652) @[Microcode.scala 673:32]
    node _GEN_657 = mux(_u_T_242, _GEN_448, _GEN_646) @[Microcode.scala 673:32]
    node _GEN_658 = mux(_u_T_242, _GEN_449, _GEN_647) @[Microcode.scala 673:32]
    node _GEN_659 = mux(_u_T_242, _GEN_450, _GEN_648) @[Microcode.scala 673:32]
    node _GEN_660 = mux(_u_T_242, _GEN_451, _GEN_649) @[Microcode.scala 673:32]
    node _GEN_661 = mux(_u_T_242, UInt<1>("h0"), _GEN_644) @[Microcode.scala 673:32 79:21]
    node _GEN_662 = mux(_u_T_242, imm8, _GEN_645) @[Microcode.scala 673:32 69:15]
    node _GEN_663 = mux(_u_T_242, IME, _GEN_650) @[Microcode.scala 673:32 72:21]
    node _GEN_664 = mux(_u_T_242, IME_pending, _GEN_653) @[Microcode.scala 673:32 73:21]
    node _GEN_665 = mux(_u_T_231, _GEN_419, _GEN_654) @[Microcode.scala 637:44]
    node _GEN_666 = mux(_u_T_231, _GEN_420, _GEN_661) @[Microcode.scala 637:44]
    node _GEN_667 = mux(_u_T_231, _GEN_421, _GEN_662) @[Microcode.scala 637:44]
    node _GEN_668 = mux(_u_T_231, _GEN_422, _GEN_657) @[Microcode.scala 637:44]
    node _GEN_669 = mux(_u_T_231, _GEN_423, _GEN_658) @[Microcode.scala 637:44]
    node _GEN_670 = mux(_u_T_231, _GEN_424, B) @[Microcode.scala 63:15 637:44]
    node _GEN_671 = mux(_u_T_231, _GEN_425, C) @[Microcode.scala 637:44 64:15]
    node _GEN_672 = mux(_u_T_231, _GEN_426, D) @[Microcode.scala 637:44 65:15]
    node _GEN_673 = mux(_u_T_231, _GEN_427, E) @[Microcode.scala 637:44 66:15]
    node _GEN_674 = mux(_u_T_231, _GEN_428, H) @[Microcode.scala 637:44 67:15]
    node _GEN_675 = mux(_u_T_231, _GEN_429, L) @[Microcode.scala 637:44 68:15]
    node _GEN_676 = mux(_u_T_231, _GEN_430, A) @[Microcode.scala 61:15 637:44]
    node _GEN_677 = mux(_u_T_231, _GEN_431, F) @[Microcode.scala 62:15 637:44]
    node _GEN_678 = mux(_u_T_231, _GEN_432, _GEN_660) @[Microcode.scala 637:44]
    node _GEN_679 = mux(_u_T_231, UInt<1>("h0"), _GEN_655) @[Microcode.scala 637:44 80:21]
    node _GEN_680 = mux(_u_T_231, UInt<1>("h0"), _GEN_656) @[Microcode.scala 637:44 81:21]
    node _GEN_681 = mux(_u_T_231, PC, _GEN_659) @[Microcode.scala 59:15 637:44]
    node _GEN_682 = mux(_u_T_231, IME, _GEN_663) @[Microcode.scala 637:44 72:21]
    node _GEN_683 = mux(_u_T_231, IME_pending, _GEN_664) @[Microcode.scala 637:44 73:21]
    node _GEN_684 = mux(_u_T_225, _GEN_368, _GEN_665) @[Microcode.scala 606:44]
    node _GEN_685 = mux(_u_T_225, _GEN_369, _GEN_679) @[Microcode.scala 606:44]
    node _GEN_686 = mux(_u_T_225, _GEN_370, _GEN_680) @[Microcode.scala 606:44]
    node _GEN_687 = mux(_u_T_225, _GEN_371, _GEN_668) @[Microcode.scala 606:44]
    node _GEN_688 = mux(_u_T_225, _GEN_372, _GEN_669) @[Microcode.scala 606:44]
    node _GEN_689 = mux(_u_T_225, _GEN_373, _GEN_678) @[Microcode.scala 606:44]
    node _GEN_690 = mux(_u_T_225, UInt<1>("h0"), _GEN_666) @[Microcode.scala 606:44 79:21]
    node _GEN_691 = mux(_u_T_225, imm8, _GEN_667) @[Microcode.scala 606:44 69:15]
    node _GEN_692 = mux(_u_T_225, B, _GEN_670) @[Microcode.scala 606:44 63:15]
    node _GEN_693 = mux(_u_T_225, C, _GEN_671) @[Microcode.scala 606:44 64:15]
    node _GEN_694 = mux(_u_T_225, D, _GEN_672) @[Microcode.scala 606:44 65:15]
    node _GEN_695 = mux(_u_T_225, E, _GEN_673) @[Microcode.scala 606:44 66:15]
    node _GEN_696 = mux(_u_T_225, H, _GEN_674) @[Microcode.scala 606:44 67:15]
    node _GEN_697 = mux(_u_T_225, L, _GEN_675) @[Microcode.scala 606:44 68:15]
    node _GEN_698 = mux(_u_T_225, A, _GEN_676) @[Microcode.scala 606:44 61:15]
    node _GEN_699 = mux(_u_T_225, F, _GEN_677) @[Microcode.scala 606:44 62:15]
    node _GEN_700 = mux(_u_T_225, PC, _GEN_681) @[Microcode.scala 59:15 606:44]
    node _GEN_701 = mux(_u_T_225, IME, _GEN_682) @[Microcode.scala 606:44 72:21]
    node _GEN_702 = mux(_u_T_225, IME_pending, _GEN_683) @[Microcode.scala 606:44 73:21]
    node _GEN_703 = mux(_u_T_222, _GEN_360, _GEN_689) @[Microcode.scala 600:32]
    node _GEN_704 = mux(_u_T_222, UInt<1>("h0"), _GEN_684) @[Microcode.scala 600:32 78:21]
    node _GEN_705 = mux(_u_T_222, UInt<1>("h0"), _GEN_685) @[Microcode.scala 600:32 80:21]
    node _GEN_706 = mux(_u_T_222, UInt<1>("h0"), _GEN_686) @[Microcode.scala 600:32 81:21]
    node _GEN_707 = mux(_u_T_222, SP, _GEN_687) @[Microcode.scala 60:15 600:32]
    node _GEN_708 = mux(_u_T_222, mcycle, _GEN_688) @[Microcode.scala 600:32 75:21]
    node _GEN_709 = mux(_u_T_222, UInt<1>("h0"), _GEN_690) @[Microcode.scala 600:32 79:21]
    node _GEN_710 = mux(_u_T_222, imm8, _GEN_691) @[Microcode.scala 600:32 69:15]
    node _GEN_711 = mux(_u_T_222, B, _GEN_692) @[Microcode.scala 600:32 63:15]
    node _GEN_712 = mux(_u_T_222, C, _GEN_693) @[Microcode.scala 600:32 64:15]
    node _GEN_713 = mux(_u_T_222, D, _GEN_694) @[Microcode.scala 600:32 65:15]
    node _GEN_714 = mux(_u_T_222, E, _GEN_695) @[Microcode.scala 600:32 66:15]
    node _GEN_715 = mux(_u_T_222, H, _GEN_696) @[Microcode.scala 600:32 67:15]
    node _GEN_716 = mux(_u_T_222, L, _GEN_697) @[Microcode.scala 600:32 68:15]
    node _GEN_717 = mux(_u_T_222, A, _GEN_698) @[Microcode.scala 600:32 61:15]
    node _GEN_718 = mux(_u_T_222, F, _GEN_699) @[Microcode.scala 600:32 62:15]
    node _GEN_719 = mux(_u_T_222, PC, _GEN_700) @[Microcode.scala 59:15 600:32]
    node _GEN_720 = mux(_u_T_222, IME, _GEN_701) @[Microcode.scala 600:32 72:21]
    node _GEN_721 = mux(_u_T_222, IME_pending, _GEN_702) @[Microcode.scala 600:32 73:21]
    node _GEN_722 = mux(_u_T_220, _u_out_PC_T_4, _GEN_719) @[Microcode.scala 592:32 594:15]
    node _GEN_723 = mux(_u_T_220, _GEN_359, _GEN_703) @[Microcode.scala 592:32]
    node _GEN_724 = mux(_u_T_220, UInt<1>("h0"), _GEN_704) @[Microcode.scala 592:32 78:21]
    node _GEN_725 = mux(_u_T_220, UInt<1>("h0"), _GEN_705) @[Microcode.scala 592:32 80:21]
    node _GEN_726 = mux(_u_T_220, UInt<1>("h0"), _GEN_706) @[Microcode.scala 592:32 81:21]
    node _GEN_727 = mux(_u_T_220, SP, _GEN_707) @[Microcode.scala 592:32 60:15]
    node _GEN_728 = mux(_u_T_220, mcycle, _GEN_708) @[Microcode.scala 592:32 75:21]
    node _GEN_729 = mux(_u_T_220, UInt<1>("h0"), _GEN_709) @[Microcode.scala 592:32 79:21]
    node _GEN_730 = mux(_u_T_220, imm8, _GEN_710) @[Microcode.scala 592:32 69:15]
    node _GEN_731 = mux(_u_T_220, B, _GEN_711) @[Microcode.scala 592:32 63:15]
    node _GEN_732 = mux(_u_T_220, C, _GEN_712) @[Microcode.scala 592:32 64:15]
    node _GEN_733 = mux(_u_T_220, D, _GEN_713) @[Microcode.scala 592:32 65:15]
    node _GEN_734 = mux(_u_T_220, E, _GEN_714) @[Microcode.scala 592:32 66:15]
    node _GEN_735 = mux(_u_T_220, H, _GEN_715) @[Microcode.scala 592:32 67:15]
    node _GEN_736 = mux(_u_T_220, L, _GEN_716) @[Microcode.scala 592:32 68:15]
    node _GEN_737 = mux(_u_T_220, A, _GEN_717) @[Microcode.scala 592:32 61:15]
    node _GEN_738 = mux(_u_T_220, F, _GEN_718) @[Microcode.scala 592:32 62:15]
    node _GEN_739 = mux(_u_T_220, IME, _GEN_720) @[Microcode.scala 592:32 72:21]
    node _GEN_740 = mux(_u_T_220, IME_pending, _GEN_721) @[Microcode.scala 592:32 73:21]
    node _GEN_741 = mux(_u_T_218, UInt<4>("h2"), UInt<1>("h0")) @[Microcode.scala 581:32 582:17 108:21]
    node _GEN_742 = mux(_u_T_218, A, UInt<1>("h0")) @[Microcode.scala 581:32 583:17 106:21]
    node _GEN_743 = mux(_u_T_218, imm8, UInt<1>("h0")) @[Microcode.scala 581:32 584:17 107:21]
    node _GEN_744 = mux(_u_T_218, _u_out_F_T_18, _GEN_738) @[Microcode.scala 103:13 581:32]
    node _GEN_745 = mux(_u_T_218, _GEN_358, _GEN_723) @[Microcode.scala 581:32]
    node _GEN_746 = mux(_u_T_218, PC, _GEN_722) @[Microcode.scala 581:32 59:15]
    node _GEN_747 = mux(_u_T_218, UInt<1>("h0"), _GEN_724) @[Microcode.scala 581:32 78:21]
    node _GEN_748 = mux(_u_T_218, UInt<1>("h0"), _GEN_725) @[Microcode.scala 581:32 80:21]
    node _GEN_749 = mux(_u_T_218, UInt<1>("h0"), _GEN_726) @[Microcode.scala 581:32 81:21]
    node _GEN_750 = mux(_u_T_218, SP, _GEN_727) @[Microcode.scala 581:32 60:15]
    node _GEN_751 = mux(_u_T_218, mcycle, _GEN_728) @[Microcode.scala 581:32 75:21]
    node _GEN_752 = mux(_u_T_218, UInt<1>("h0"), _GEN_729) @[Microcode.scala 581:32 79:21]
    node _GEN_753 = mux(_u_T_218, imm8, _GEN_730) @[Microcode.scala 581:32 69:15]
    node _GEN_754 = mux(_u_T_218, B, _GEN_731) @[Microcode.scala 581:32 63:15]
    node _GEN_755 = mux(_u_T_218, C, _GEN_732) @[Microcode.scala 581:32 64:15]
    node _GEN_756 = mux(_u_T_218, D, _GEN_733) @[Microcode.scala 581:32 65:15]
    node _GEN_757 = mux(_u_T_218, E, _GEN_734) @[Microcode.scala 581:32 66:15]
    node _GEN_758 = mux(_u_T_218, H, _GEN_735) @[Microcode.scala 581:32 67:15]
    node _GEN_759 = mux(_u_T_218, L, _GEN_736) @[Microcode.scala 581:32 68:15]
    node _GEN_760 = mux(_u_T_218, A, _GEN_737) @[Microcode.scala 581:32 61:15]
    node _GEN_761 = mux(_u_T_218, IME, _GEN_739) @[Microcode.scala 581:32 72:21]
    node _GEN_762 = mux(_u_T_218, IME_pending, _GEN_740) @[Microcode.scala 581:32 73:21]
    node _GEN_763 = mux(_u_T_216, UInt<4>("h5"), _GEN_741) @[Microcode.scala 570:32 571:17]
    node _GEN_764 = mux(_u_T_216, A, _GEN_742) @[Microcode.scala 570:32 572:17]
    node _GEN_765 = mux(_u_T_216, imm8, _GEN_743) @[Microcode.scala 570:32 573:17]
    node _GEN_766 = mux(_u_T_216, u_alu.io_out, _GEN_760) @[Microcode.scala 570:32 574:17]
    node _GEN_767 = mux(_u_T_216, _u_out_F_T_17, _GEN_744) @[Microcode.scala 103:13 570:32]
    node _GEN_768 = mux(_u_T_216, _GEN_357, _GEN_745) @[Microcode.scala 570:32]
    node _GEN_769 = mux(_u_T_216, PC, _GEN_746) @[Microcode.scala 570:32 59:15]
    node _GEN_770 = mux(_u_T_216, UInt<1>("h0"), _GEN_747) @[Microcode.scala 570:32 78:21]
    node _GEN_771 = mux(_u_T_216, UInt<1>("h0"), _GEN_748) @[Microcode.scala 570:32 80:21]
    node _GEN_772 = mux(_u_T_216, UInt<1>("h0"), _GEN_749) @[Microcode.scala 570:32 81:21]
    node _GEN_773 = mux(_u_T_216, SP, _GEN_750) @[Microcode.scala 570:32 60:15]
    node _GEN_774 = mux(_u_T_216, mcycle, _GEN_751) @[Microcode.scala 570:32 75:21]
    node _GEN_775 = mux(_u_T_216, UInt<1>("h0"), _GEN_752) @[Microcode.scala 570:32 79:21]
    node _GEN_776 = mux(_u_T_216, imm8, _GEN_753) @[Microcode.scala 570:32 69:15]
    node _GEN_777 = mux(_u_T_216, B, _GEN_754) @[Microcode.scala 570:32 63:15]
    node _GEN_778 = mux(_u_T_216, C, _GEN_755) @[Microcode.scala 570:32 64:15]
    node _GEN_779 = mux(_u_T_216, D, _GEN_756) @[Microcode.scala 570:32 65:15]
    node _GEN_780 = mux(_u_T_216, E, _GEN_757) @[Microcode.scala 570:32 66:15]
    node _GEN_781 = mux(_u_T_216, H, _GEN_758) @[Microcode.scala 570:32 67:15]
    node _GEN_782 = mux(_u_T_216, L, _GEN_759) @[Microcode.scala 570:32 68:15]
    node _GEN_783 = mux(_u_T_216, IME, _GEN_761) @[Microcode.scala 570:32 72:21]
    node _GEN_784 = mux(_u_T_216, IME_pending, _GEN_762) @[Microcode.scala 570:32 73:21]
    node _GEN_785 = mux(_u_T_214, UInt<4>("h6"), _GEN_763) @[Microcode.scala 559:32 560:17]
    node _GEN_786 = mux(_u_T_214, A, _GEN_764) @[Microcode.scala 559:32 561:17]
    node _GEN_787 = mux(_u_T_214, imm8, _GEN_765) @[Microcode.scala 559:32 562:17]
    node _GEN_788 = mux(_u_T_214, u_alu.io_out, _GEN_766) @[Microcode.scala 559:32 563:17]
    node _GEN_789 = mux(_u_T_214, _u_out_F_T_16, _GEN_767) @[Microcode.scala 103:13 559:32]
    node _GEN_790 = mux(_u_T_214, _GEN_356, _GEN_768) @[Microcode.scala 559:32]
    node _GEN_791 = mux(_u_T_214, PC, _GEN_769) @[Microcode.scala 559:32 59:15]
    node _GEN_792 = mux(_u_T_214, UInt<1>("h0"), _GEN_770) @[Microcode.scala 559:32 78:21]
    node _GEN_793 = mux(_u_T_214, UInt<1>("h0"), _GEN_771) @[Microcode.scala 559:32 80:21]
    node _GEN_794 = mux(_u_T_214, UInt<1>("h0"), _GEN_772) @[Microcode.scala 559:32 81:21]
    node _GEN_795 = mux(_u_T_214, SP, _GEN_773) @[Microcode.scala 559:32 60:15]
    node _GEN_796 = mux(_u_T_214, mcycle, _GEN_774) @[Microcode.scala 559:32 75:21]
    node _GEN_797 = mux(_u_T_214, UInt<1>("h0"), _GEN_775) @[Microcode.scala 559:32 79:21]
    node _GEN_798 = mux(_u_T_214, imm8, _GEN_776) @[Microcode.scala 559:32 69:15]
    node _GEN_799 = mux(_u_T_214, B, _GEN_777) @[Microcode.scala 559:32 63:15]
    node _GEN_800 = mux(_u_T_214, C, _GEN_778) @[Microcode.scala 559:32 64:15]
    node _GEN_801 = mux(_u_T_214, D, _GEN_779) @[Microcode.scala 559:32 65:15]
    node _GEN_802 = mux(_u_T_214, E, _GEN_780) @[Microcode.scala 559:32 66:15]
    node _GEN_803 = mux(_u_T_214, H, _GEN_781) @[Microcode.scala 559:32 67:15]
    node _GEN_804 = mux(_u_T_214, L, _GEN_782) @[Microcode.scala 559:32 68:15]
    node _GEN_805 = mux(_u_T_214, IME, _GEN_783) @[Microcode.scala 559:32 72:21]
    node _GEN_806 = mux(_u_T_214, IME_pending, _GEN_784) @[Microcode.scala 559:32 73:21]
    node _GEN_807 = mux(_u_T_212, UInt<4>("h4"), _GEN_785) @[Microcode.scala 548:32 549:17]
    node _GEN_808 = mux(_u_T_212, A, _GEN_786) @[Microcode.scala 548:32 550:17]
    node _GEN_809 = mux(_u_T_212, imm8, _GEN_787) @[Microcode.scala 548:32 551:17]
    node _GEN_810 = mux(_u_T_212, u_alu.io_out, _GEN_788) @[Microcode.scala 548:32 552:17]
    node _GEN_811 = mux(_u_T_212, _u_out_F_T_15, _GEN_789) @[Microcode.scala 103:13 548:32]
    node _GEN_812 = mux(_u_T_212, _GEN_355, _GEN_790) @[Microcode.scala 548:32]
    node _GEN_813 = mux(_u_T_212, PC, _GEN_791) @[Microcode.scala 548:32 59:15]
    node _GEN_814 = mux(_u_T_212, UInt<1>("h0"), _GEN_792) @[Microcode.scala 548:32 78:21]
    node _GEN_815 = mux(_u_T_212, UInt<1>("h0"), _GEN_793) @[Microcode.scala 548:32 80:21]
    node _GEN_816 = mux(_u_T_212, UInt<1>("h0"), _GEN_794) @[Microcode.scala 548:32 81:21]
    node _GEN_817 = mux(_u_T_212, SP, _GEN_795) @[Microcode.scala 548:32 60:15]
    node _GEN_818 = mux(_u_T_212, mcycle, _GEN_796) @[Microcode.scala 548:32 75:21]
    node _GEN_819 = mux(_u_T_212, UInt<1>("h0"), _GEN_797) @[Microcode.scala 548:32 79:21]
    node _GEN_820 = mux(_u_T_212, imm8, _GEN_798) @[Microcode.scala 548:32 69:15]
    node _GEN_821 = mux(_u_T_212, B, _GEN_799) @[Microcode.scala 548:32 63:15]
    node _GEN_822 = mux(_u_T_212, C, _GEN_800) @[Microcode.scala 548:32 64:15]
    node _GEN_823 = mux(_u_T_212, D, _GEN_801) @[Microcode.scala 548:32 65:15]
    node _GEN_824 = mux(_u_T_212, E, _GEN_802) @[Microcode.scala 548:32 66:15]
    node _GEN_825 = mux(_u_T_212, H, _GEN_803) @[Microcode.scala 548:32 67:15]
    node _GEN_826 = mux(_u_T_212, L, _GEN_804) @[Microcode.scala 548:32 68:15]
    node _GEN_827 = mux(_u_T_212, IME, _GEN_805) @[Microcode.scala 548:32 72:21]
    node _GEN_828 = mux(_u_T_212, IME_pending, _GEN_806) @[Microcode.scala 548:32 73:21]
    node _GEN_829 = mux(_u_T_210, UInt<4>("h2"), _GEN_807) @[Microcode.scala 537:32 538:17]
    node _GEN_830 = mux(_u_T_210, A, _GEN_808) @[Microcode.scala 537:32 539:17]
    node _GEN_831 = mux(_u_T_210, imm8, _GEN_809) @[Microcode.scala 537:32 540:17]
    node _GEN_832 = mux(_u_T_210, u_alu.io_out, _GEN_810) @[Microcode.scala 537:32 541:17]
    node _GEN_833 = mux(_u_T_210, _u_out_F_T_14, _GEN_811) @[Microcode.scala 103:13 537:32]
    node _GEN_834 = mux(_u_T_210, _GEN_354, _GEN_812) @[Microcode.scala 537:32]
    node _GEN_835 = mux(_u_T_210, PC, _GEN_813) @[Microcode.scala 537:32 59:15]
    node _GEN_836 = mux(_u_T_210, UInt<1>("h0"), _GEN_814) @[Microcode.scala 537:32 78:21]
    node _GEN_837 = mux(_u_T_210, UInt<1>("h0"), _GEN_815) @[Microcode.scala 537:32 80:21]
    node _GEN_838 = mux(_u_T_210, UInt<1>("h0"), _GEN_816) @[Microcode.scala 537:32 81:21]
    node _GEN_839 = mux(_u_T_210, SP, _GEN_817) @[Microcode.scala 537:32 60:15]
    node _GEN_840 = mux(_u_T_210, mcycle, _GEN_818) @[Microcode.scala 537:32 75:21]
    node _GEN_841 = mux(_u_T_210, UInt<1>("h0"), _GEN_819) @[Microcode.scala 537:32 79:21]
    node _GEN_842 = mux(_u_T_210, imm8, _GEN_820) @[Microcode.scala 537:32 69:15]
    node _GEN_843 = mux(_u_T_210, B, _GEN_821) @[Microcode.scala 537:32 63:15]
    node _GEN_844 = mux(_u_T_210, C, _GEN_822) @[Microcode.scala 537:32 64:15]
    node _GEN_845 = mux(_u_T_210, D, _GEN_823) @[Microcode.scala 537:32 65:15]
    node _GEN_846 = mux(_u_T_210, E, _GEN_824) @[Microcode.scala 537:32 66:15]
    node _GEN_847 = mux(_u_T_210, H, _GEN_825) @[Microcode.scala 537:32 67:15]
    node _GEN_848 = mux(_u_T_210, L, _GEN_826) @[Microcode.scala 537:32 68:15]
    node _GEN_849 = mux(_u_T_210, IME, _GEN_827) @[Microcode.scala 537:32 72:21]
    node _GEN_850 = mux(_u_T_210, IME_pending, _GEN_828) @[Microcode.scala 537:32 73:21]
    node _GEN_851 = mux(_u_T_208, UInt<4>("h0"), _GEN_829) @[Microcode.scala 526:32 527:17]
    node _GEN_852 = mux(_u_T_208, A, _GEN_830) @[Microcode.scala 526:32 528:17]
    node _GEN_853 = mux(_u_T_208, imm8, _GEN_831) @[Microcode.scala 526:32 529:17]
    node _GEN_854 = mux(_u_T_208, u_alu.io_out, _GEN_832) @[Microcode.scala 526:32 530:17]
    node _GEN_855 = mux(_u_T_208, _u_out_F_T_13, _GEN_833) @[Microcode.scala 103:13 526:32]
    node _GEN_856 = mux(_u_T_208, _GEN_353, _GEN_834) @[Microcode.scala 526:32]
    node _GEN_857 = mux(_u_T_208, PC, _GEN_835) @[Microcode.scala 526:32 59:15]
    node _GEN_858 = mux(_u_T_208, UInt<1>("h0"), _GEN_836) @[Microcode.scala 526:32 78:21]
    node _GEN_859 = mux(_u_T_208, UInt<1>("h0"), _GEN_837) @[Microcode.scala 526:32 80:21]
    node _GEN_860 = mux(_u_T_208, UInt<1>("h0"), _GEN_838) @[Microcode.scala 526:32 81:21]
    node _GEN_861 = mux(_u_T_208, SP, _GEN_839) @[Microcode.scala 526:32 60:15]
    node _GEN_862 = mux(_u_T_208, mcycle, _GEN_840) @[Microcode.scala 526:32 75:21]
    node _GEN_863 = mux(_u_T_208, UInt<1>("h0"), _GEN_841) @[Microcode.scala 526:32 79:21]
    node _GEN_864 = mux(_u_T_208, imm8, _GEN_842) @[Microcode.scala 526:32 69:15]
    node _GEN_865 = mux(_u_T_208, B, _GEN_843) @[Microcode.scala 526:32 63:15]
    node _GEN_866 = mux(_u_T_208, C, _GEN_844) @[Microcode.scala 526:32 64:15]
    node _GEN_867 = mux(_u_T_208, D, _GEN_845) @[Microcode.scala 526:32 65:15]
    node _GEN_868 = mux(_u_T_208, E, _GEN_846) @[Microcode.scala 526:32 66:15]
    node _GEN_869 = mux(_u_T_208, H, _GEN_847) @[Microcode.scala 526:32 67:15]
    node _GEN_870 = mux(_u_T_208, L, _GEN_848) @[Microcode.scala 526:32 68:15]
    node _GEN_871 = mux(_u_T_208, IME, _GEN_849) @[Microcode.scala 526:32 72:21]
    node _GEN_872 = mux(_u_T_208, IME_pending, _GEN_850) @[Microcode.scala 526:32 73:21]
    node _GEN_873 = mux(_u_T_206, UInt<4>("h2"), _GEN_851) @[Microcode.scala 514:48 516:17]
    node _GEN_874 = mux(_u_T_206, A, _GEN_852) @[Microcode.scala 514:48 517:17]
    node _GEN_875 = mux(_u_T_206, u_src_9, _GEN_853) @[Microcode.scala 514:48 518:17]
    node _GEN_876 = mux(_u_T_206, _u_out_F_T_12, _GEN_855) @[Microcode.scala 103:13 514:48]
    node _GEN_877 = mux(_u_T_206, _GEN_352, _GEN_856) @[Microcode.scala 514:48]
    node _GEN_878 = mux(_u_T_206, A, _GEN_854) @[Microcode.scala 514:48 61:15]
    node _GEN_879 = mux(_u_T_206, PC, _GEN_857) @[Microcode.scala 514:48 59:15]
    node _GEN_880 = mux(_u_T_206, UInt<1>("h0"), _GEN_858) @[Microcode.scala 514:48 78:21]
    node _GEN_881 = mux(_u_T_206, UInt<1>("h0"), _GEN_859) @[Microcode.scala 514:48 80:21]
    node _GEN_882 = mux(_u_T_206, UInt<1>("h0"), _GEN_860) @[Microcode.scala 514:48 81:21]
    node _GEN_883 = mux(_u_T_206, SP, _GEN_861) @[Microcode.scala 514:48 60:15]
    node _GEN_884 = mux(_u_T_206, mcycle, _GEN_862) @[Microcode.scala 514:48 75:21]
    node _GEN_885 = mux(_u_T_206, UInt<1>("h0"), _GEN_863) @[Microcode.scala 514:48 79:21]
    node _GEN_886 = mux(_u_T_206, imm8, _GEN_864) @[Microcode.scala 514:48 69:15]
    node _GEN_887 = mux(_u_T_206, B, _GEN_865) @[Microcode.scala 514:48 63:15]
    node _GEN_888 = mux(_u_T_206, C, _GEN_866) @[Microcode.scala 514:48 64:15]
    node _GEN_889 = mux(_u_T_206, D, _GEN_867) @[Microcode.scala 514:48 65:15]
    node _GEN_890 = mux(_u_T_206, E, _GEN_868) @[Microcode.scala 514:48 66:15]
    node _GEN_891 = mux(_u_T_206, H, _GEN_869) @[Microcode.scala 514:48 67:15]
    node _GEN_892 = mux(_u_T_206, L, _GEN_870) @[Microcode.scala 514:48 68:15]
    node _GEN_893 = mux(_u_T_206, IME, _GEN_871) @[Microcode.scala 514:48 72:21]
    node _GEN_894 = mux(_u_T_206, IME_pending, _GEN_872) @[Microcode.scala 514:48 73:21]
    node _GEN_895 = mux(_u_T_202, UInt<4>("h5"), _GEN_873) @[Microcode.scala 502:48 504:17]
    node _GEN_896 = mux(_u_T_202, A, _GEN_874) @[Microcode.scala 502:48 505:17]
    node _GEN_897 = mux(_u_T_202, u_src_8, _GEN_875) @[Microcode.scala 502:48 506:17]
    node _GEN_898 = mux(_u_T_202, u_alu.io_out, _GEN_878) @[Microcode.scala 502:48 507:17]
    node _GEN_899 = mux(_u_T_202, _u_out_F_T_11, _GEN_876) @[Microcode.scala 103:13 502:48]
    node _GEN_900 = mux(_u_T_202, _GEN_351, _GEN_877) @[Microcode.scala 502:48]
    node _GEN_901 = mux(_u_T_202, PC, _GEN_879) @[Microcode.scala 502:48 59:15]
    node _GEN_902 = mux(_u_T_202, UInt<1>("h0"), _GEN_880) @[Microcode.scala 502:48 78:21]
    node _GEN_903 = mux(_u_T_202, UInt<1>("h0"), _GEN_881) @[Microcode.scala 502:48 80:21]
    node _GEN_904 = mux(_u_T_202, UInt<1>("h0"), _GEN_882) @[Microcode.scala 502:48 81:21]
    node _GEN_905 = mux(_u_T_202, SP, _GEN_883) @[Microcode.scala 502:48 60:15]
    node _GEN_906 = mux(_u_T_202, mcycle, _GEN_884) @[Microcode.scala 502:48 75:21]
    node _GEN_907 = mux(_u_T_202, UInt<1>("h0"), _GEN_885) @[Microcode.scala 502:48 79:21]
    node _GEN_908 = mux(_u_T_202, imm8, _GEN_886) @[Microcode.scala 502:48 69:15]
    node _GEN_909 = mux(_u_T_202, B, _GEN_887) @[Microcode.scala 502:48 63:15]
    node _GEN_910 = mux(_u_T_202, C, _GEN_888) @[Microcode.scala 502:48 64:15]
    node _GEN_911 = mux(_u_T_202, D, _GEN_889) @[Microcode.scala 502:48 65:15]
    node _GEN_912 = mux(_u_T_202, E, _GEN_890) @[Microcode.scala 502:48 66:15]
    node _GEN_913 = mux(_u_T_202, H, _GEN_891) @[Microcode.scala 502:48 67:15]
    node _GEN_914 = mux(_u_T_202, L, _GEN_892) @[Microcode.scala 502:48 68:15]
    node _GEN_915 = mux(_u_T_202, IME, _GEN_893) @[Microcode.scala 502:48 72:21]
    node _GEN_916 = mux(_u_T_202, IME_pending, _GEN_894) @[Microcode.scala 502:48 73:21]
    node _GEN_917 = mux(_u_T_198, UInt<4>("h6"), _GEN_895) @[Microcode.scala 490:48 492:17]
    node _GEN_918 = mux(_u_T_198, A, _GEN_896) @[Microcode.scala 490:48 493:17]
    node _GEN_919 = mux(_u_T_198, u_src_7, _GEN_897) @[Microcode.scala 490:48 494:17]
    node _GEN_920 = mux(_u_T_198, u_alu.io_out, _GEN_898) @[Microcode.scala 490:48 495:17]
    node _GEN_921 = mux(_u_T_198, _u_out_F_T_10, _GEN_899) @[Microcode.scala 103:13 490:48]
    node _GEN_922 = mux(_u_T_198, _GEN_350, _GEN_900) @[Microcode.scala 490:48]
    node _GEN_923 = mux(_u_T_198, PC, _GEN_901) @[Microcode.scala 490:48 59:15]
    node _GEN_924 = mux(_u_T_198, UInt<1>("h0"), _GEN_902) @[Microcode.scala 490:48 78:21]
    node _GEN_925 = mux(_u_T_198, UInt<1>("h0"), _GEN_903) @[Microcode.scala 490:48 80:21]
    node _GEN_926 = mux(_u_T_198, UInt<1>("h0"), _GEN_904) @[Microcode.scala 490:48 81:21]
    node _GEN_927 = mux(_u_T_198, SP, _GEN_905) @[Microcode.scala 490:48 60:15]
    node _GEN_928 = mux(_u_T_198, mcycle, _GEN_906) @[Microcode.scala 490:48 75:21]
    node _GEN_929 = mux(_u_T_198, UInt<1>("h0"), _GEN_907) @[Microcode.scala 490:48 79:21]
    node _GEN_930 = mux(_u_T_198, imm8, _GEN_908) @[Microcode.scala 490:48 69:15]
    node _GEN_931 = mux(_u_T_198, B, _GEN_909) @[Microcode.scala 490:48 63:15]
    node _GEN_932 = mux(_u_T_198, C, _GEN_910) @[Microcode.scala 490:48 64:15]
    node _GEN_933 = mux(_u_T_198, D, _GEN_911) @[Microcode.scala 490:48 65:15]
    node _GEN_934 = mux(_u_T_198, E, _GEN_912) @[Microcode.scala 490:48 66:15]
    node _GEN_935 = mux(_u_T_198, H, _GEN_913) @[Microcode.scala 490:48 67:15]
    node _GEN_936 = mux(_u_T_198, L, _GEN_914) @[Microcode.scala 490:48 68:15]
    node _GEN_937 = mux(_u_T_198, IME, _GEN_915) @[Microcode.scala 490:48 72:21]
    node _GEN_938 = mux(_u_T_198, IME_pending, _GEN_916) @[Microcode.scala 490:48 73:21]
    node _GEN_939 = mux(_u_T_194, UInt<4>("h4"), _GEN_917) @[Microcode.scala 478:48 480:17]
    node _GEN_940 = mux(_u_T_194, A, _GEN_918) @[Microcode.scala 478:48 481:17]
    node _GEN_941 = mux(_u_T_194, u_src_6, _GEN_919) @[Microcode.scala 478:48 482:17]
    node _GEN_942 = mux(_u_T_194, u_alu.io_out, _GEN_920) @[Microcode.scala 478:48 483:17]
    node _GEN_943 = mux(_u_T_194, _u_out_F_T_9, _GEN_921) @[Microcode.scala 103:13 478:48]
    node _GEN_944 = mux(_u_T_194, _GEN_349, _GEN_922) @[Microcode.scala 478:48]
    node _GEN_945 = mux(_u_T_194, PC, _GEN_923) @[Microcode.scala 478:48 59:15]
    node _GEN_946 = mux(_u_T_194, UInt<1>("h0"), _GEN_924) @[Microcode.scala 478:48 78:21]
    node _GEN_947 = mux(_u_T_194, UInt<1>("h0"), _GEN_925) @[Microcode.scala 478:48 80:21]
    node _GEN_948 = mux(_u_T_194, UInt<1>("h0"), _GEN_926) @[Microcode.scala 478:48 81:21]
    node _GEN_949 = mux(_u_T_194, SP, _GEN_927) @[Microcode.scala 478:48 60:15]
    node _GEN_950 = mux(_u_T_194, mcycle, _GEN_928) @[Microcode.scala 478:48 75:21]
    node _GEN_951 = mux(_u_T_194, UInt<1>("h0"), _GEN_929) @[Microcode.scala 478:48 79:21]
    node _GEN_952 = mux(_u_T_194, imm8, _GEN_930) @[Microcode.scala 478:48 69:15]
    node _GEN_953 = mux(_u_T_194, B, _GEN_931) @[Microcode.scala 478:48 63:15]
    node _GEN_954 = mux(_u_T_194, C, _GEN_932) @[Microcode.scala 478:48 64:15]
    node _GEN_955 = mux(_u_T_194, D, _GEN_933) @[Microcode.scala 478:48 65:15]
    node _GEN_956 = mux(_u_T_194, E, _GEN_934) @[Microcode.scala 478:48 66:15]
    node _GEN_957 = mux(_u_T_194, H, _GEN_935) @[Microcode.scala 478:48 67:15]
    node _GEN_958 = mux(_u_T_194, L, _GEN_936) @[Microcode.scala 478:48 68:15]
    node _GEN_959 = mux(_u_T_194, IME, _GEN_937) @[Microcode.scala 478:48 72:21]
    node _GEN_960 = mux(_u_T_194, IME_pending, _GEN_938) @[Microcode.scala 478:48 73:21]
    node _GEN_961 = mux(_u_T_190, UInt<4>("h3"), _GEN_939) @[Microcode.scala 466:48 468:17]
    node _GEN_962 = mux(_u_T_190, A, _GEN_940) @[Microcode.scala 466:48 469:17]
    node _GEN_963 = mux(_u_T_190, u_src_5, _GEN_941) @[Microcode.scala 466:48 470:17]
    node _GEN_964 = mux(_u_T_190, u_alu.io_out, _GEN_942) @[Microcode.scala 466:48 471:17]
    node _GEN_965 = mux(_u_T_190, _u_out_F_T_8, _GEN_943) @[Microcode.scala 103:13 466:48]
    node _GEN_966 = mux(_u_T_190, _GEN_348, _GEN_944) @[Microcode.scala 466:48]
    node _GEN_967 = mux(_u_T_190, PC, _GEN_945) @[Microcode.scala 466:48 59:15]
    node _GEN_968 = mux(_u_T_190, UInt<1>("h0"), _GEN_946) @[Microcode.scala 466:48 78:21]
    node _GEN_969 = mux(_u_T_190, UInt<1>("h0"), _GEN_947) @[Microcode.scala 466:48 80:21]
    node _GEN_970 = mux(_u_T_190, UInt<1>("h0"), _GEN_948) @[Microcode.scala 466:48 81:21]
    node _GEN_971 = mux(_u_T_190, SP, _GEN_949) @[Microcode.scala 466:48 60:15]
    node _GEN_972 = mux(_u_T_190, mcycle, _GEN_950) @[Microcode.scala 466:48 75:21]
    node _GEN_973 = mux(_u_T_190, UInt<1>("h0"), _GEN_951) @[Microcode.scala 466:48 79:21]
    node _GEN_974 = mux(_u_T_190, imm8, _GEN_952) @[Microcode.scala 466:48 69:15]
    node _GEN_975 = mux(_u_T_190, B, _GEN_953) @[Microcode.scala 466:48 63:15]
    node _GEN_976 = mux(_u_T_190, C, _GEN_954) @[Microcode.scala 466:48 64:15]
    node _GEN_977 = mux(_u_T_190, D, _GEN_955) @[Microcode.scala 466:48 65:15]
    node _GEN_978 = mux(_u_T_190, E, _GEN_956) @[Microcode.scala 466:48 66:15]
    node _GEN_979 = mux(_u_T_190, H, _GEN_957) @[Microcode.scala 466:48 67:15]
    node _GEN_980 = mux(_u_T_190, L, _GEN_958) @[Microcode.scala 466:48 68:15]
    node _GEN_981 = mux(_u_T_190, IME, _GEN_959) @[Microcode.scala 466:48 72:21]
    node _GEN_982 = mux(_u_T_190, IME_pending, _GEN_960) @[Microcode.scala 466:48 73:21]
    node _GEN_983 = mux(_u_T_186, UInt<4>("h2"), _GEN_961) @[Microcode.scala 454:48 456:17]
    node _GEN_984 = mux(_u_T_186, A, _GEN_962) @[Microcode.scala 454:48 457:17]
    node _GEN_985 = mux(_u_T_186, u_src_4, _GEN_963) @[Microcode.scala 454:48 458:17]
    node _GEN_986 = mux(_u_T_186, u_alu.io_out, _GEN_964) @[Microcode.scala 454:48 459:17]
    node _GEN_987 = mux(_u_T_186, _u_out_F_T_7, _GEN_965) @[Microcode.scala 103:13 454:48]
    node _GEN_988 = mux(_u_T_186, _GEN_347, _GEN_966) @[Microcode.scala 454:48]
    node _GEN_989 = mux(_u_T_186, PC, _GEN_967) @[Microcode.scala 454:48 59:15]
    node _GEN_990 = mux(_u_T_186, UInt<1>("h0"), _GEN_968) @[Microcode.scala 454:48 78:21]
    node _GEN_991 = mux(_u_T_186, UInt<1>("h0"), _GEN_969) @[Microcode.scala 454:48 80:21]
    node _GEN_992 = mux(_u_T_186, UInt<1>("h0"), _GEN_970) @[Microcode.scala 454:48 81:21]
    node _GEN_993 = mux(_u_T_186, SP, _GEN_971) @[Microcode.scala 454:48 60:15]
    node _GEN_994 = mux(_u_T_186, mcycle, _GEN_972) @[Microcode.scala 454:48 75:21]
    node _GEN_995 = mux(_u_T_186, UInt<1>("h0"), _GEN_973) @[Microcode.scala 454:48 79:21]
    node _GEN_996 = mux(_u_T_186, imm8, _GEN_974) @[Microcode.scala 454:48 69:15]
    node _GEN_997 = mux(_u_T_186, B, _GEN_975) @[Microcode.scala 454:48 63:15]
    node _GEN_998 = mux(_u_T_186, C, _GEN_976) @[Microcode.scala 454:48 64:15]
    node _GEN_999 = mux(_u_T_186, D, _GEN_977) @[Microcode.scala 454:48 65:15]
    node _GEN_1000 = mux(_u_T_186, E, _GEN_978) @[Microcode.scala 454:48 66:15]
    node _GEN_1001 = mux(_u_T_186, H, _GEN_979) @[Microcode.scala 454:48 67:15]
    node _GEN_1002 = mux(_u_T_186, L, _GEN_980) @[Microcode.scala 454:48 68:15]
    node _GEN_1003 = mux(_u_T_186, IME, _GEN_981) @[Microcode.scala 454:48 72:21]
    node _GEN_1004 = mux(_u_T_186, IME_pending, _GEN_982) @[Microcode.scala 454:48 73:21]
    node _GEN_1005 = mux(_u_T_182, UInt<4>("h1"), _GEN_983) @[Microcode.scala 442:48 444:17]
    node _GEN_1006 = mux(_u_T_182, A, _GEN_984) @[Microcode.scala 442:48 445:17]
    node _GEN_1007 = mux(_u_T_182, u_src_3, _GEN_985) @[Microcode.scala 442:48 446:17]
    node _GEN_1008 = mux(_u_T_182, u_alu.io_out, _GEN_986) @[Microcode.scala 442:48 447:17]
    node _GEN_1009 = mux(_u_T_182, _u_out_F_T_6, _GEN_987) @[Microcode.scala 103:13 442:48]
    node _GEN_1010 = mux(_u_T_182, _GEN_346, _GEN_988) @[Microcode.scala 442:48]
    node _GEN_1011 = mux(_u_T_182, PC, _GEN_989) @[Microcode.scala 442:48 59:15]
    node _GEN_1012 = mux(_u_T_182, UInt<1>("h0"), _GEN_990) @[Microcode.scala 442:48 78:21]
    node _GEN_1013 = mux(_u_T_182, UInt<1>("h0"), _GEN_991) @[Microcode.scala 442:48 80:21]
    node _GEN_1014 = mux(_u_T_182, UInt<1>("h0"), _GEN_992) @[Microcode.scala 442:48 81:21]
    node _GEN_1015 = mux(_u_T_182, SP, _GEN_993) @[Microcode.scala 442:48 60:15]
    node _GEN_1016 = mux(_u_T_182, mcycle, _GEN_994) @[Microcode.scala 442:48 75:21]
    node _GEN_1017 = mux(_u_T_182, UInt<1>("h0"), _GEN_995) @[Microcode.scala 442:48 79:21]
    node _GEN_1018 = mux(_u_T_182, imm8, _GEN_996) @[Microcode.scala 442:48 69:15]
    node _GEN_1019 = mux(_u_T_182, B, _GEN_997) @[Microcode.scala 442:48 63:15]
    node _GEN_1020 = mux(_u_T_182, C, _GEN_998) @[Microcode.scala 442:48 64:15]
    node _GEN_1021 = mux(_u_T_182, D, _GEN_999) @[Microcode.scala 442:48 65:15]
    node _GEN_1022 = mux(_u_T_182, E, _GEN_1000) @[Microcode.scala 442:48 66:15]
    node _GEN_1023 = mux(_u_T_182, H, _GEN_1001) @[Microcode.scala 442:48 67:15]
    node _GEN_1024 = mux(_u_T_182, L, _GEN_1002) @[Microcode.scala 442:48 68:15]
    node _GEN_1025 = mux(_u_T_182, IME, _GEN_1003) @[Microcode.scala 442:48 72:21]
    node _GEN_1026 = mux(_u_T_182, IME_pending, _GEN_1004) @[Microcode.scala 442:48 73:21]
    node _GEN_1027 = mux(_u_T_178, UInt<4>("h0"), _GEN_1005) @[Microcode.scala 430:48 432:17]
    node _GEN_1028 = mux(_u_T_178, A, _GEN_1006) @[Microcode.scala 430:48 433:17]
    node _GEN_1029 = mux(_u_T_178, u_src_2, _GEN_1007) @[Microcode.scala 430:48 434:17]
    node _GEN_1030 = mux(_u_T_178, u_alu.io_out, _GEN_1008) @[Microcode.scala 430:48 435:17]
    node _GEN_1031 = mux(_u_T_178, _u_out_F_T_5, _GEN_1009) @[Microcode.scala 103:13 430:48]
    node _GEN_1032 = mux(_u_T_178, _GEN_345, _GEN_1010) @[Microcode.scala 430:48]
    node _GEN_1033 = mux(_u_T_178, PC, _GEN_1011) @[Microcode.scala 430:48 59:15]
    node _GEN_1034 = mux(_u_T_178, UInt<1>("h0"), _GEN_1012) @[Microcode.scala 430:48 78:21]
    node _GEN_1035 = mux(_u_T_178, UInt<1>("h0"), _GEN_1013) @[Microcode.scala 430:48 80:21]
    node _GEN_1036 = mux(_u_T_178, UInt<1>("h0"), _GEN_1014) @[Microcode.scala 430:48 81:21]
    node _GEN_1037 = mux(_u_T_178, SP, _GEN_1015) @[Microcode.scala 430:48 60:15]
    node _GEN_1038 = mux(_u_T_178, mcycle, _GEN_1016) @[Microcode.scala 430:48 75:21]
    node _GEN_1039 = mux(_u_T_178, UInt<1>("h0"), _GEN_1017) @[Microcode.scala 430:48 79:21]
    node _GEN_1040 = mux(_u_T_178, imm8, _GEN_1018) @[Microcode.scala 430:48 69:15]
    node _GEN_1041 = mux(_u_T_178, B, _GEN_1019) @[Microcode.scala 430:48 63:15]
    node _GEN_1042 = mux(_u_T_178, C, _GEN_1020) @[Microcode.scala 430:48 64:15]
    node _GEN_1043 = mux(_u_T_178, D, _GEN_1021) @[Microcode.scala 430:48 65:15]
    node _GEN_1044 = mux(_u_T_178, E, _GEN_1022) @[Microcode.scala 430:48 66:15]
    node _GEN_1045 = mux(_u_T_178, H, _GEN_1023) @[Microcode.scala 430:48 67:15]
    node _GEN_1046 = mux(_u_T_178, L, _GEN_1024) @[Microcode.scala 430:48 68:15]
    node _GEN_1047 = mux(_u_T_178, IME, _GEN_1025) @[Microcode.scala 430:48 72:21]
    node _GEN_1048 = mux(_u_T_178, IME_pending, _GEN_1026) @[Microcode.scala 430:48 73:21]
    node _GEN_1049 = mux(_u_T_164, _GEN_335, _GEN_1034) @[Microcode.scala 418:77]
    node _GEN_1050 = mux(_u_T_164, _GEN_336, _GEN_1039) @[Microcode.scala 418:77]
    node _GEN_1051 = mux(_u_T_164, _GEN_337, _GEN_1041) @[Microcode.scala 418:77]
    node _GEN_1052 = mux(_u_T_164, _GEN_338, _GEN_1042) @[Microcode.scala 418:77]
    node _GEN_1053 = mux(_u_T_164, _GEN_339, _GEN_1043) @[Microcode.scala 418:77]
    node _GEN_1054 = mux(_u_T_164, _GEN_340, _GEN_1044) @[Microcode.scala 418:77]
    node _GEN_1055 = mux(_u_T_164, _GEN_341, _GEN_1045) @[Microcode.scala 418:77]
    node _GEN_1056 = mux(_u_T_164, _GEN_342, _GEN_1046) @[Microcode.scala 418:77]
    node _GEN_1057 = mux(_u_T_164, _GEN_343, _GEN_1030) @[Microcode.scala 418:77]
    node _GEN_1058 = mux(_u_T_164, _GEN_344, _GEN_1032) @[Microcode.scala 418:77]
    node _GEN_1059 = mux(_u_T_164, UInt<1>("h0"), _GEN_1027) @[Microcode.scala 108:21 418:77]
    node _GEN_1060 = mux(_u_T_164, UInt<1>("h0"), _GEN_1028) @[Microcode.scala 106:21 418:77]
    node _GEN_1061 = mux(_u_T_164, UInt<1>("h0"), _GEN_1029) @[Microcode.scala 107:21 418:77]
    node _GEN_1062 = mux(_u_T_164, F, _GEN_1031) @[Microcode.scala 418:77 62:15]
    node _GEN_1063 = mux(_u_T_164, PC, _GEN_1033) @[Microcode.scala 418:77 59:15]
    node _GEN_1064 = mux(_u_T_164, UInt<1>("h0"), _GEN_1035) @[Microcode.scala 418:77 80:21]
    node _GEN_1065 = mux(_u_T_164, UInt<1>("h0"), _GEN_1036) @[Microcode.scala 418:77 81:21]
    node _GEN_1066 = mux(_u_T_164, SP, _GEN_1037) @[Microcode.scala 418:77 60:15]
    node _GEN_1067 = mux(_u_T_164, mcycle, _GEN_1038) @[Microcode.scala 418:77 75:21]
    node _GEN_1068 = mux(_u_T_164, imm8, _GEN_1040) @[Microcode.scala 418:77 69:15]
    node _GEN_1069 = mux(_u_T_164, IME, _GEN_1047) @[Microcode.scala 418:77 72:21]
    node _GEN_1070 = mux(_u_T_164, IME_pending, _GEN_1048) @[Microcode.scala 418:77 73:21]
    node _GEN_1071 = mux(_u_T_147, _GEN_285, _GEN_1049) @[Microcode.scala 403:32]
    node _GEN_1072 = mux(_u_T_147, _GEN_286, _GEN_1050) @[Microcode.scala 403:32]
    node _GEN_1073 = mux(_u_T_147, _GEN_287, _GEN_1057) @[Microcode.scala 403:32]
    node _GEN_1074 = mux(_u_T_147, _GEN_288, _GEN_1058) @[Microcode.scala 403:32]
    node _GEN_1075 = mux(_u_T_147, B, _GEN_1051) @[Microcode.scala 403:32 63:15]
    node _GEN_1076 = mux(_u_T_147, C, _GEN_1052) @[Microcode.scala 403:32 64:15]
    node _GEN_1077 = mux(_u_T_147, D, _GEN_1053) @[Microcode.scala 403:32 65:15]
    node _GEN_1078 = mux(_u_T_147, E, _GEN_1054) @[Microcode.scala 403:32 66:15]
    node _GEN_1079 = mux(_u_T_147, H, _GEN_1055) @[Microcode.scala 403:32 67:15]
    node _GEN_1080 = mux(_u_T_147, L, _GEN_1056) @[Microcode.scala 403:32 68:15]
    node _GEN_1081 = mux(_u_T_147, UInt<1>("h0"), _GEN_1059) @[Microcode.scala 108:21 403:32]
    node _GEN_1082 = mux(_u_T_147, UInt<1>("h0"), _GEN_1060) @[Microcode.scala 106:21 403:32]
    node _GEN_1083 = mux(_u_T_147, UInt<1>("h0"), _GEN_1061) @[Microcode.scala 107:21 403:32]
    node _GEN_1084 = mux(_u_T_147, F, _GEN_1062) @[Microcode.scala 403:32 62:15]
    node _GEN_1085 = mux(_u_T_147, PC, _GEN_1063) @[Microcode.scala 403:32 59:15]
    node _GEN_1086 = mux(_u_T_147, UInt<1>("h0"), _GEN_1064) @[Microcode.scala 403:32 80:21]
    node _GEN_1087 = mux(_u_T_147, UInt<1>("h0"), _GEN_1065) @[Microcode.scala 403:32 81:21]
    node _GEN_1088 = mux(_u_T_147, SP, _GEN_1066) @[Microcode.scala 403:32 60:15]
    node _GEN_1089 = mux(_u_T_147, mcycle, _GEN_1067) @[Microcode.scala 403:32 75:21]
    node _GEN_1090 = mux(_u_T_147, imm8, _GEN_1068) @[Microcode.scala 403:32 69:15]
    node _GEN_1091 = mux(_u_T_147, IME, _GEN_1069) @[Microcode.scala 403:32 72:21]
    node _GEN_1092 = mux(_u_T_147, IME_pending, _GEN_1070) @[Microcode.scala 403:32 73:21]
    node _GEN_1093 = mux(_u_T_144, _GEN_275, _GEN_1071) @[Microcode.scala 392:32]
    node _GEN_1094 = mux(_u_T_144, _GEN_276, _GEN_1086) @[Microcode.scala 392:32]
    node _GEN_1095 = mux(_u_T_144, _GEN_277, _GEN_1087) @[Microcode.scala 392:32]
    node _GEN_1096 = mux(_u_T_144, _GEN_278, _GEN_1074) @[Microcode.scala 392:32]
    node _GEN_1097 = mux(_u_T_144, UInt<1>("h0"), _GEN_1072) @[Microcode.scala 392:32 79:21]
    node _GEN_1098 = mux(_u_T_144, A, _GEN_1073) @[Microcode.scala 392:32 61:15]
    node _GEN_1099 = mux(_u_T_144, B, _GEN_1075) @[Microcode.scala 392:32 63:15]
    node _GEN_1100 = mux(_u_T_144, C, _GEN_1076) @[Microcode.scala 392:32 64:15]
    node _GEN_1101 = mux(_u_T_144, D, _GEN_1077) @[Microcode.scala 392:32 65:15]
    node _GEN_1102 = mux(_u_T_144, E, _GEN_1078) @[Microcode.scala 392:32 66:15]
    node _GEN_1103 = mux(_u_T_144, H, _GEN_1079) @[Microcode.scala 392:32 67:15]
    node _GEN_1104 = mux(_u_T_144, L, _GEN_1080) @[Microcode.scala 392:32 68:15]
    node _GEN_1105 = mux(_u_T_144, UInt<1>("h0"), _GEN_1081) @[Microcode.scala 108:21 392:32]
    node _GEN_1106 = mux(_u_T_144, UInt<1>("h0"), _GEN_1082) @[Microcode.scala 106:21 392:32]
    node _GEN_1107 = mux(_u_T_144, UInt<1>("h0"), _GEN_1083) @[Microcode.scala 107:21 392:32]
    node _GEN_1108 = mux(_u_T_144, F, _GEN_1084) @[Microcode.scala 392:32 62:15]
    node _GEN_1109 = mux(_u_T_144, PC, _GEN_1085) @[Microcode.scala 392:32 59:15]
    node _GEN_1110 = mux(_u_T_144, SP, _GEN_1088) @[Microcode.scala 392:32 60:15]
    node _GEN_1111 = mux(_u_T_144, mcycle, _GEN_1089) @[Microcode.scala 392:32 75:21]
    node _GEN_1112 = mux(_u_T_144, imm8, _GEN_1090) @[Microcode.scala 392:32 69:15]
    node _GEN_1113 = mux(_u_T_144, IME, _GEN_1091) @[Microcode.scala 392:32 72:21]
    node _GEN_1114 = mux(_u_T_144, IME_pending, _GEN_1092) @[Microcode.scala 392:32 73:21]
    node _GEN_1115 = mux(_u_T_141, _GEN_271, _GEN_1093) @[Microcode.scala 381:32]
    node _GEN_1116 = mux(_u_T_141, _GEN_272, _GEN_1094) @[Microcode.scala 381:32]
    node _GEN_1117 = mux(_u_T_141, _GEN_273, _GEN_1095) @[Microcode.scala 381:32]
    node _GEN_1118 = mux(_u_T_141, _GEN_274, _GEN_1096) @[Microcode.scala 381:32]
    node _GEN_1119 = mux(_u_T_141, UInt<1>("h0"), _GEN_1097) @[Microcode.scala 381:32 79:21]
    node _GEN_1120 = mux(_u_T_141, A, _GEN_1098) @[Microcode.scala 381:32 61:15]
    node _GEN_1121 = mux(_u_T_141, B, _GEN_1099) @[Microcode.scala 381:32 63:15]
    node _GEN_1122 = mux(_u_T_141, C, _GEN_1100) @[Microcode.scala 381:32 64:15]
    node _GEN_1123 = mux(_u_T_141, D, _GEN_1101) @[Microcode.scala 381:32 65:15]
    node _GEN_1124 = mux(_u_T_141, E, _GEN_1102) @[Microcode.scala 381:32 66:15]
    node _GEN_1125 = mux(_u_T_141, H, _GEN_1103) @[Microcode.scala 381:32 67:15]
    node _GEN_1126 = mux(_u_T_141, L, _GEN_1104) @[Microcode.scala 381:32 68:15]
    node _GEN_1127 = mux(_u_T_141, UInt<1>("h0"), _GEN_1105) @[Microcode.scala 108:21 381:32]
    node _GEN_1128 = mux(_u_T_141, UInt<1>("h0"), _GEN_1106) @[Microcode.scala 106:21 381:32]
    node _GEN_1129 = mux(_u_T_141, UInt<1>("h0"), _GEN_1107) @[Microcode.scala 107:21 381:32]
    node _GEN_1130 = mux(_u_T_141, F, _GEN_1108) @[Microcode.scala 381:32 62:15]
    node _GEN_1131 = mux(_u_T_141, PC, _GEN_1109) @[Microcode.scala 381:32 59:15]
    node _GEN_1132 = mux(_u_T_141, SP, _GEN_1110) @[Microcode.scala 381:32 60:15]
    node _GEN_1133 = mux(_u_T_141, mcycle, _GEN_1111) @[Microcode.scala 381:32 75:21]
    node _GEN_1134 = mux(_u_T_141, imm8, _GEN_1112) @[Microcode.scala 381:32 69:15]
    node _GEN_1135 = mux(_u_T_141, IME, _GEN_1113) @[Microcode.scala 381:32 72:21]
    node _GEN_1136 = mux(_u_T_141, IME_pending, _GEN_1114) @[Microcode.scala 381:32 73:21]
    node _GEN_1137 = mux(_u_T_136, _GEN_267, _GEN_1115) @[Microcode.scala 367:32]
    node _GEN_1138 = mux(_u_T_136, _GEN_268, _GEN_1119) @[Microcode.scala 367:32]
    node _GEN_1139 = mux(_u_T_136, _GEN_269, _GEN_1120) @[Microcode.scala 367:32]
    node _GEN_1140 = mux(_u_T_136, _GEN_270, _GEN_1118) @[Microcode.scala 367:32]
    node _GEN_1141 = mux(_u_T_136, UInt<1>("h0"), _GEN_1116) @[Microcode.scala 367:32 80:21]
    node _GEN_1142 = mux(_u_T_136, UInt<1>("h0"), _GEN_1117) @[Microcode.scala 367:32 81:21]
    node _GEN_1143 = mux(_u_T_136, B, _GEN_1121) @[Microcode.scala 367:32 63:15]
    node _GEN_1144 = mux(_u_T_136, C, _GEN_1122) @[Microcode.scala 367:32 64:15]
    node _GEN_1145 = mux(_u_T_136, D, _GEN_1123) @[Microcode.scala 367:32 65:15]
    node _GEN_1146 = mux(_u_T_136, E, _GEN_1124) @[Microcode.scala 367:32 66:15]
    node _GEN_1147 = mux(_u_T_136, H, _GEN_1125) @[Microcode.scala 367:32 67:15]
    node _GEN_1148 = mux(_u_T_136, L, _GEN_1126) @[Microcode.scala 367:32 68:15]
    node _GEN_1149 = mux(_u_T_136, UInt<1>("h0"), _GEN_1127) @[Microcode.scala 108:21 367:32]
    node _GEN_1150 = mux(_u_T_136, UInt<1>("h0"), _GEN_1128) @[Microcode.scala 106:21 367:32]
    node _GEN_1151 = mux(_u_T_136, UInt<1>("h0"), _GEN_1129) @[Microcode.scala 107:21 367:32]
    node _GEN_1152 = mux(_u_T_136, F, _GEN_1130) @[Microcode.scala 367:32 62:15]
    node _GEN_1153 = mux(_u_T_136, PC, _GEN_1131) @[Microcode.scala 367:32 59:15]
    node _GEN_1154 = mux(_u_T_136, SP, _GEN_1132) @[Microcode.scala 367:32 60:15]
    node _GEN_1155 = mux(_u_T_136, mcycle, _GEN_1133) @[Microcode.scala 367:32 75:21]
    node _GEN_1156 = mux(_u_T_136, imm8, _GEN_1134) @[Microcode.scala 367:32 69:15]
    node _GEN_1157 = mux(_u_T_136, IME, _GEN_1135) @[Microcode.scala 367:32 72:21]
    node _GEN_1158 = mux(_u_T_136, IME_pending, _GEN_1136) @[Microcode.scala 367:32 73:21]
    node _GEN_1159 = mux(_u_T_133, _GEN_255, _GEN_1137) @[Microcode.scala 353:32]
    node _GEN_1160 = mux(_u_T_133, _GEN_256, _GEN_1141) @[Microcode.scala 353:32]
    node _GEN_1161 = mux(_u_T_133, _GEN_257, _GEN_1142) @[Microcode.scala 353:32]
    node _GEN_1162 = mux(_u_T_133, _GEN_258, _GEN_1147) @[Microcode.scala 353:32]
    node _GEN_1163 = mux(_u_T_133, _GEN_259, _GEN_1148) @[Microcode.scala 353:32]
    node _GEN_1164 = mux(_u_T_133, _GEN_260, _GEN_1140) @[Microcode.scala 353:32]
    node _GEN_1165 = mux(_u_T_133, UInt<1>("h0"), _GEN_1138) @[Microcode.scala 353:32 79:21]
    node _GEN_1166 = mux(_u_T_133, A, _GEN_1139) @[Microcode.scala 353:32 61:15]
    node _GEN_1167 = mux(_u_T_133, B, _GEN_1143) @[Microcode.scala 353:32 63:15]
    node _GEN_1168 = mux(_u_T_133, C, _GEN_1144) @[Microcode.scala 353:32 64:15]
    node _GEN_1169 = mux(_u_T_133, D, _GEN_1145) @[Microcode.scala 353:32 65:15]
    node _GEN_1170 = mux(_u_T_133, E, _GEN_1146) @[Microcode.scala 353:32 66:15]
    node _GEN_1171 = mux(_u_T_133, UInt<1>("h0"), _GEN_1149) @[Microcode.scala 108:21 353:32]
    node _GEN_1172 = mux(_u_T_133, UInt<1>("h0"), _GEN_1150) @[Microcode.scala 106:21 353:32]
    node _GEN_1173 = mux(_u_T_133, UInt<1>("h0"), _GEN_1151) @[Microcode.scala 107:21 353:32]
    node _GEN_1174 = mux(_u_T_133, F, _GEN_1152) @[Microcode.scala 353:32 62:15]
    node _GEN_1175 = mux(_u_T_133, PC, _GEN_1153) @[Microcode.scala 353:32 59:15]
    node _GEN_1176 = mux(_u_T_133, SP, _GEN_1154) @[Microcode.scala 353:32 60:15]
    node _GEN_1177 = mux(_u_T_133, mcycle, _GEN_1155) @[Microcode.scala 353:32 75:21]
    node _GEN_1178 = mux(_u_T_133, imm8, _GEN_1156) @[Microcode.scala 353:32 69:15]
    node _GEN_1179 = mux(_u_T_133, IME, _GEN_1157) @[Microcode.scala 353:32 72:21]
    node _GEN_1180 = mux(_u_T_133, IME_pending, _GEN_1158) @[Microcode.scala 353:32 73:21]
    node _GEN_1181 = mux(_u_T_130, _GEN_249, _GEN_1159) @[Microcode.scala 339:32]
    node _GEN_1182 = mux(_u_T_130, _GEN_250, _GEN_1160) @[Microcode.scala 339:32]
    node _GEN_1183 = mux(_u_T_130, _GEN_251, _GEN_1161) @[Microcode.scala 339:32]
    node _GEN_1184 = mux(_u_T_130, _GEN_252, _GEN_1162) @[Microcode.scala 339:32]
    node _GEN_1185 = mux(_u_T_130, _GEN_253, _GEN_1163) @[Microcode.scala 339:32]
    node _GEN_1186 = mux(_u_T_130, _GEN_254, _GEN_1164) @[Microcode.scala 339:32]
    node _GEN_1187 = mux(_u_T_130, UInt<1>("h0"), _GEN_1165) @[Microcode.scala 339:32 79:21]
    node _GEN_1188 = mux(_u_T_130, A, _GEN_1166) @[Microcode.scala 339:32 61:15]
    node _GEN_1189 = mux(_u_T_130, B, _GEN_1167) @[Microcode.scala 339:32 63:15]
    node _GEN_1190 = mux(_u_T_130, C, _GEN_1168) @[Microcode.scala 339:32 64:15]
    node _GEN_1191 = mux(_u_T_130, D, _GEN_1169) @[Microcode.scala 339:32 65:15]
    node _GEN_1192 = mux(_u_T_130, E, _GEN_1170) @[Microcode.scala 339:32 66:15]
    node _GEN_1193 = mux(_u_T_130, UInt<1>("h0"), _GEN_1171) @[Microcode.scala 108:21 339:32]
    node _GEN_1194 = mux(_u_T_130, UInt<1>("h0"), _GEN_1172) @[Microcode.scala 106:21 339:32]
    node _GEN_1195 = mux(_u_T_130, UInt<1>("h0"), _GEN_1173) @[Microcode.scala 107:21 339:32]
    node _GEN_1196 = mux(_u_T_130, F, _GEN_1174) @[Microcode.scala 339:32 62:15]
    node _GEN_1197 = mux(_u_T_130, PC, _GEN_1175) @[Microcode.scala 339:32 59:15]
    node _GEN_1198 = mux(_u_T_130, SP, _GEN_1176) @[Microcode.scala 339:32 60:15]
    node _GEN_1199 = mux(_u_T_130, mcycle, _GEN_1177) @[Microcode.scala 339:32 75:21]
    node _GEN_1200 = mux(_u_T_130, imm8, _GEN_1178) @[Microcode.scala 339:32 69:15]
    node _GEN_1201 = mux(_u_T_130, IME, _GEN_1179) @[Microcode.scala 339:32 72:21]
    node _GEN_1202 = mux(_u_T_130, IME_pending, _GEN_1180) @[Microcode.scala 339:32 73:21]
    node _GEN_1203 = mux(_u_T_125, _GEN_243, _GEN_1181) @[Microcode.scala 323:32]
    node _GEN_1204 = mux(_u_T_125, _GEN_244, _GEN_1187) @[Microcode.scala 323:32]
    node _GEN_1205 = mux(_u_T_125, _GEN_245, _GEN_1188) @[Microcode.scala 323:32]
    node _GEN_1206 = mux(_u_T_125, _GEN_246, _GEN_1184) @[Microcode.scala 323:32]
    node _GEN_1207 = mux(_u_T_125, _GEN_247, _GEN_1185) @[Microcode.scala 323:32]
    node _GEN_1208 = mux(_u_T_125, _GEN_248, _GEN_1186) @[Microcode.scala 323:32]
    node _GEN_1209 = mux(_u_T_125, UInt<1>("h0"), _GEN_1182) @[Microcode.scala 323:32 80:21]
    node _GEN_1210 = mux(_u_T_125, UInt<1>("h0"), _GEN_1183) @[Microcode.scala 323:32 81:21]
    node _GEN_1211 = mux(_u_T_125, B, _GEN_1189) @[Microcode.scala 323:32 63:15]
    node _GEN_1212 = mux(_u_T_125, C, _GEN_1190) @[Microcode.scala 323:32 64:15]
    node _GEN_1213 = mux(_u_T_125, D, _GEN_1191) @[Microcode.scala 323:32 65:15]
    node _GEN_1214 = mux(_u_T_125, E, _GEN_1192) @[Microcode.scala 323:32 66:15]
    node _GEN_1215 = mux(_u_T_125, UInt<1>("h0"), _GEN_1193) @[Microcode.scala 108:21 323:32]
    node _GEN_1216 = mux(_u_T_125, UInt<1>("h0"), _GEN_1194) @[Microcode.scala 106:21 323:32]
    node _GEN_1217 = mux(_u_T_125, UInt<1>("h0"), _GEN_1195) @[Microcode.scala 107:21 323:32]
    node _GEN_1218 = mux(_u_T_125, F, _GEN_1196) @[Microcode.scala 323:32 62:15]
    node _GEN_1219 = mux(_u_T_125, PC, _GEN_1197) @[Microcode.scala 323:32 59:15]
    node _GEN_1220 = mux(_u_T_125, SP, _GEN_1198) @[Microcode.scala 323:32 60:15]
    node _GEN_1221 = mux(_u_T_125, mcycle, _GEN_1199) @[Microcode.scala 323:32 75:21]
    node _GEN_1222 = mux(_u_T_125, imm8, _GEN_1200) @[Microcode.scala 323:32 69:15]
    node _GEN_1223 = mux(_u_T_125, IME, _GEN_1201) @[Microcode.scala 323:32 72:21]
    node _GEN_1224 = mux(_u_T_125, IME_pending, _GEN_1202) @[Microcode.scala 323:32 73:21]
    node _GEN_1225 = mux(_u_T_120, _GEN_227, _GEN_1203) @[Microcode.scala 307:32]
    node _GEN_1226 = mux(_u_T_120, _GEN_228, _GEN_1204) @[Microcode.scala 307:32]
    node _GEN_1227 = mux(_u_T_120, _GEN_229, _GEN_1205) @[Microcode.scala 307:32]
    node _GEN_1228 = mux(_u_T_120, _GEN_230, _GEN_1206) @[Microcode.scala 307:32]
    node _GEN_1229 = mux(_u_T_120, _GEN_231, _GEN_1207) @[Microcode.scala 307:32]
    node _GEN_1230 = mux(_u_T_120, _GEN_232, _GEN_1208) @[Microcode.scala 307:32]
    node _GEN_1231 = mux(_u_T_120, UInt<1>("h0"), _GEN_1209) @[Microcode.scala 307:32 80:21]
    node _GEN_1232 = mux(_u_T_120, UInt<1>("h0"), _GEN_1210) @[Microcode.scala 307:32 81:21]
    node _GEN_1233 = mux(_u_T_120, B, _GEN_1211) @[Microcode.scala 307:32 63:15]
    node _GEN_1234 = mux(_u_T_120, C, _GEN_1212) @[Microcode.scala 307:32 64:15]
    node _GEN_1235 = mux(_u_T_120, D, _GEN_1213) @[Microcode.scala 307:32 65:15]
    node _GEN_1236 = mux(_u_T_120, E, _GEN_1214) @[Microcode.scala 307:32 66:15]
    node _GEN_1237 = mux(_u_T_120, UInt<1>("h0"), _GEN_1215) @[Microcode.scala 108:21 307:32]
    node _GEN_1238 = mux(_u_T_120, UInt<1>("h0"), _GEN_1216) @[Microcode.scala 106:21 307:32]
    node _GEN_1239 = mux(_u_T_120, UInt<1>("h0"), _GEN_1217) @[Microcode.scala 107:21 307:32]
    node _GEN_1240 = mux(_u_T_120, F, _GEN_1218) @[Microcode.scala 307:32 62:15]
    node _GEN_1241 = mux(_u_T_120, PC, _GEN_1219) @[Microcode.scala 307:32 59:15]
    node _GEN_1242 = mux(_u_T_120, SP, _GEN_1220) @[Microcode.scala 307:32 60:15]
    node _GEN_1243 = mux(_u_T_120, mcycle, _GEN_1221) @[Microcode.scala 307:32 75:21]
    node _GEN_1244 = mux(_u_T_120, imm8, _GEN_1222) @[Microcode.scala 307:32 69:15]
    node _GEN_1245 = mux(_u_T_120, IME, _GEN_1223) @[Microcode.scala 307:32 72:21]
    node _GEN_1246 = mux(_u_T_120, IME_pending, _GEN_1224) @[Microcode.scala 307:32 73:21]
    node _GEN_1247 = mux(_u_T_117, _GEN_213, _GEN_1225) @[Microcode.scala 295:68]
    node _GEN_1248 = mux(_u_T_117, _GEN_214, _GEN_1231) @[Microcode.scala 295:68]
    node _GEN_1249 = mux(_u_T_117, _GEN_215, _GEN_1232) @[Microcode.scala 295:68]
    node _GEN_1250 = mux(_u_T_117, _GEN_216, _GEN_1230) @[Microcode.scala 295:68]
    node _GEN_1251 = mux(_u_T_117, UInt<1>("h0"), _GEN_1226) @[Microcode.scala 295:68 79:21]
    node _GEN_1252 = mux(_u_T_117, A, _GEN_1227) @[Microcode.scala 295:68 61:15]
    node _GEN_1253 = mux(_u_T_117, H, _GEN_1228) @[Microcode.scala 295:68 67:15]
    node _GEN_1254 = mux(_u_T_117, L, _GEN_1229) @[Microcode.scala 295:68 68:15]
    node _GEN_1255 = mux(_u_T_117, B, _GEN_1233) @[Microcode.scala 295:68 63:15]
    node _GEN_1256 = mux(_u_T_117, C, _GEN_1234) @[Microcode.scala 295:68 64:15]
    node _GEN_1257 = mux(_u_T_117, D, _GEN_1235) @[Microcode.scala 295:68 65:15]
    node _GEN_1258 = mux(_u_T_117, E, _GEN_1236) @[Microcode.scala 295:68 66:15]
    node _GEN_1259 = mux(_u_T_117, UInt<1>("h0"), _GEN_1237) @[Microcode.scala 108:21 295:68]
    node _GEN_1260 = mux(_u_T_117, UInt<1>("h0"), _GEN_1238) @[Microcode.scala 106:21 295:68]
    node _GEN_1261 = mux(_u_T_117, UInt<1>("h0"), _GEN_1239) @[Microcode.scala 107:21 295:68]
    node _GEN_1262 = mux(_u_T_117, F, _GEN_1240) @[Microcode.scala 295:68 62:15]
    node _GEN_1263 = mux(_u_T_117, PC, _GEN_1241) @[Microcode.scala 295:68 59:15]
    node _GEN_1264 = mux(_u_T_117, SP, _GEN_1242) @[Microcode.scala 295:68 60:15]
    node _GEN_1265 = mux(_u_T_117, mcycle, _GEN_1243) @[Microcode.scala 295:68 75:21]
    node _GEN_1266 = mux(_u_T_117, imm8, _GEN_1244) @[Microcode.scala 295:68 69:15]
    node _GEN_1267 = mux(_u_T_117, IME, _GEN_1245) @[Microcode.scala 295:68 72:21]
    node _GEN_1268 = mux(_u_T_117, IME_pending, _GEN_1246) @[Microcode.scala 295:68 73:21]
    node _GEN_1269 = mux(_u_T_104, _GEN_205, _GEN_1255) @[Microcode.scala 287:73]
    node _GEN_1270 = mux(_u_T_104, _GEN_206, _GEN_1256) @[Microcode.scala 287:73]
    node _GEN_1271 = mux(_u_T_104, _GEN_207, _GEN_1257) @[Microcode.scala 287:73]
    node _GEN_1272 = mux(_u_T_104, _GEN_208, _GEN_1258) @[Microcode.scala 287:73]
    node _GEN_1273 = mux(_u_T_104, _GEN_209, _GEN_1253) @[Microcode.scala 287:73]
    node _GEN_1274 = mux(_u_T_104, _GEN_210, _GEN_1254) @[Microcode.scala 287:73]
    node _GEN_1275 = mux(_u_T_104, _GEN_211, _GEN_1252) @[Microcode.scala 287:73]
    node _GEN_1276 = mux(_u_T_104, _GEN_212, _GEN_1250) @[Microcode.scala 287:73]
    node _GEN_1277 = mux(_u_T_104, UInt<1>("h0"), _GEN_1247) @[Microcode.scala 287:73 78:21]
    node _GEN_1278 = mux(_u_T_104, UInt<1>("h0"), _GEN_1248) @[Microcode.scala 287:73 80:21]
    node _GEN_1279 = mux(_u_T_104, UInt<1>("h0"), _GEN_1249) @[Microcode.scala 287:73 81:21]
    node _GEN_1280 = mux(_u_T_104, UInt<1>("h0"), _GEN_1251) @[Microcode.scala 287:73 79:21]
    node _GEN_1281 = mux(_u_T_104, UInt<1>("h0"), _GEN_1259) @[Microcode.scala 108:21 287:73]
    node _GEN_1282 = mux(_u_T_104, UInt<1>("h0"), _GEN_1260) @[Microcode.scala 106:21 287:73]
    node _GEN_1283 = mux(_u_T_104, UInt<1>("h0"), _GEN_1261) @[Microcode.scala 107:21 287:73]
    node _GEN_1284 = mux(_u_T_104, F, _GEN_1262) @[Microcode.scala 287:73 62:15]
    node _GEN_1285 = mux(_u_T_104, PC, _GEN_1263) @[Microcode.scala 287:73 59:15]
    node _GEN_1286 = mux(_u_T_104, SP, _GEN_1264) @[Microcode.scala 287:73 60:15]
    node _GEN_1287 = mux(_u_T_104, mcycle, _GEN_1265) @[Microcode.scala 287:73 75:21]
    node _GEN_1288 = mux(_u_T_104, imm8, _GEN_1266) @[Microcode.scala 287:73 69:15]
    node _GEN_1289 = mux(_u_T_104, IME, _GEN_1267) @[Microcode.scala 287:73 72:21]
    node _GEN_1290 = mux(_u_T_104, IME_pending, _GEN_1268) @[Microcode.scala 287:73 73:21]
    node _GEN_1291 = mux(_u_T_76, _GEN_176, _GEN_1269) @[Microcode.scala 278:70]
    node _GEN_1292 = mux(_u_T_76, _GEN_177, _GEN_1270) @[Microcode.scala 278:70]
    node _GEN_1293 = mux(_u_T_76, _GEN_178, _GEN_1271) @[Microcode.scala 278:70]
    node _GEN_1294 = mux(_u_T_76, _GEN_179, _GEN_1272) @[Microcode.scala 278:70]
    node _GEN_1295 = mux(_u_T_76, _GEN_180, _GEN_1273) @[Microcode.scala 278:70]
    node _GEN_1296 = mux(_u_T_76, _GEN_181, _GEN_1274) @[Microcode.scala 278:70]
    node _GEN_1297 = mux(_u_T_76, _GEN_182, _GEN_1275) @[Microcode.scala 278:70]
    node _GEN_1298 = mux(_u_T_76, _GEN_183, _GEN_1276) @[Microcode.scala 278:70]
    node _GEN_1299 = mux(_u_T_76, UInt<1>("h0"), _GEN_1277) @[Microcode.scala 278:70 78:21]
    node _GEN_1300 = mux(_u_T_76, UInt<1>("h0"), _GEN_1278) @[Microcode.scala 278:70 80:21]
    node _GEN_1301 = mux(_u_T_76, UInt<1>("h0"), _GEN_1279) @[Microcode.scala 278:70 81:21]
    node _GEN_1302 = mux(_u_T_76, UInt<1>("h0"), _GEN_1280) @[Microcode.scala 278:70 79:21]
    node _GEN_1303 = mux(_u_T_76, UInt<1>("h0"), _GEN_1281) @[Microcode.scala 108:21 278:70]
    node _GEN_1304 = mux(_u_T_76, UInt<1>("h0"), _GEN_1282) @[Microcode.scala 106:21 278:70]
    node _GEN_1305 = mux(_u_T_76, UInt<1>("h0"), _GEN_1283) @[Microcode.scala 107:21 278:70]
    node _GEN_1306 = mux(_u_T_76, F, _GEN_1284) @[Microcode.scala 278:70 62:15]
    node _GEN_1307 = mux(_u_T_76, PC, _GEN_1285) @[Microcode.scala 278:70 59:15]
    node _GEN_1308 = mux(_u_T_76, SP, _GEN_1286) @[Microcode.scala 278:70 60:15]
    node _GEN_1309 = mux(_u_T_76, mcycle, _GEN_1287) @[Microcode.scala 278:70 75:21]
    node _GEN_1310 = mux(_u_T_76, imm8, _GEN_1288) @[Microcode.scala 278:70 69:15]
    node _GEN_1311 = mux(_u_T_76, IME, _GEN_1289) @[Microcode.scala 278:70 72:21]
    node _GEN_1312 = mux(_u_T_76, IME_pending, _GEN_1290) @[Microcode.scala 278:70 73:21]
    node _GEN_1313 = mux(_u_T_62, _GEN_144, _GEN_1299) @[Microcode.scala 251:32]
    node _GEN_1314 = mux(_u_T_62, _GEN_145, _GEN_1302) @[Microcode.scala 251:32]
    node _GEN_1315 = mux(_u_T_62, _GEN_146, _GEN_1310) @[Microcode.scala 251:32]
    node _GEN_1316 = mux(_u_T_62, _GEN_147, _GEN_1309) @[Microcode.scala 251:32]
    node _GEN_1317 = mux(_u_T_62, _GEN_148, _GEN_1303) @[Microcode.scala 251:32]
    node _GEN_1318 = mux(_u_T_62, _GEN_149, _GEN_1304) @[Microcode.scala 251:32]
    node _GEN_1319 = mux(_u_T_62, _GEN_150, _GEN_1305) @[Microcode.scala 251:32]
    node _GEN_1320 = mux(_u_T_62, _GEN_151, _GEN_1306) @[Microcode.scala 251:32]
    node _GEN_1321 = mux(_u_T_62, _GEN_152, _GEN_1300) @[Microcode.scala 251:32]
    node _GEN_1322 = mux(_u_T_62, _GEN_153, _GEN_1301) @[Microcode.scala 251:32]
    node _GEN_1323 = mux(_u_T_62, _GEN_154, _GEN_1298) @[Microcode.scala 251:32]
    node _GEN_1324 = mux(_u_T_62, B, _GEN_1291) @[Microcode.scala 251:32 63:15]
    node _GEN_1325 = mux(_u_T_62, C, _GEN_1292) @[Microcode.scala 251:32 64:15]
    node _GEN_1326 = mux(_u_T_62, D, _GEN_1293) @[Microcode.scala 251:32 65:15]
    node _GEN_1327 = mux(_u_T_62, E, _GEN_1294) @[Microcode.scala 251:32 66:15]
    node _GEN_1328 = mux(_u_T_62, H, _GEN_1295) @[Microcode.scala 251:32 67:15]
    node _GEN_1329 = mux(_u_T_62, L, _GEN_1296) @[Microcode.scala 251:32 68:15]
    node _GEN_1330 = mux(_u_T_62, A, _GEN_1297) @[Microcode.scala 251:32 61:15]
    node _GEN_1331 = mux(_u_T_62, PC, _GEN_1307) @[Microcode.scala 251:32 59:15]
    node _GEN_1332 = mux(_u_T_62, SP, _GEN_1308) @[Microcode.scala 251:32 60:15]
    node _GEN_1333 = mux(_u_T_62, IME, _GEN_1311) @[Microcode.scala 251:32 72:21]
    node _GEN_1334 = mux(_u_T_62, IME_pending, _GEN_1312) @[Microcode.scala 251:32 73:21]
    node _GEN_1335 = mux(_u_T_52, _GEN_114, _GEN_1313) @[Microcode.scala 224:32]
    node _GEN_1336 = mux(_u_T_52, _GEN_115, _GEN_1314) @[Microcode.scala 224:32]
    node _GEN_1337 = mux(_u_T_52, _GEN_116, _GEN_1315) @[Microcode.scala 224:32]
    node _GEN_1338 = mux(_u_T_52, _GEN_117, _GEN_1316) @[Microcode.scala 224:32]
    node _GEN_1339 = mux(_u_T_52, _GEN_118, _GEN_1317) @[Microcode.scala 224:32]
    node _GEN_1340 = mux(_u_T_52, _GEN_119, _GEN_1318) @[Microcode.scala 224:32]
    node _GEN_1341 = mux(_u_T_52, _GEN_120, _GEN_1319) @[Microcode.scala 224:32]
    node _GEN_1342 = mux(_u_T_52, _GEN_121, _GEN_1320) @[Microcode.scala 224:32]
    node _GEN_1343 = mux(_u_T_52, _GEN_122, _GEN_1321) @[Microcode.scala 224:32]
    node _GEN_1344 = mux(_u_T_52, _GEN_123, _GEN_1322) @[Microcode.scala 224:32]
    node _GEN_1345 = mux(_u_T_52, _GEN_124, _GEN_1323) @[Microcode.scala 224:32]
    node _GEN_1346 = mux(_u_T_52, B, _GEN_1324) @[Microcode.scala 224:32 63:15]
    node _GEN_1347 = mux(_u_T_52, C, _GEN_1325) @[Microcode.scala 224:32 64:15]
    node _GEN_1348 = mux(_u_T_52, D, _GEN_1326) @[Microcode.scala 224:32 65:15]
    node _GEN_1349 = mux(_u_T_52, E, _GEN_1327) @[Microcode.scala 224:32 66:15]
    node _GEN_1350 = mux(_u_T_52, H, _GEN_1328) @[Microcode.scala 224:32 67:15]
    node _GEN_1351 = mux(_u_T_52, L, _GEN_1329) @[Microcode.scala 224:32 68:15]
    node _GEN_1352 = mux(_u_T_52, A, _GEN_1330) @[Microcode.scala 224:32 61:15]
    node _GEN_1353 = mux(_u_T_52, PC, _GEN_1331) @[Microcode.scala 224:32 59:15]
    node _GEN_1354 = mux(_u_T_52, SP, _GEN_1332) @[Microcode.scala 224:32 60:15]
    node _GEN_1355 = mux(_u_T_52, IME, _GEN_1333) @[Microcode.scala 224:32 72:21]
    node _GEN_1356 = mux(_u_T_52, IME_pending, _GEN_1334) @[Microcode.scala 224:32 73:21]
    node _GEN_1357 = mux(_u_T_42, UInt<4>("h9"), _GEN_1339) @[Microcode.scala 209:73 213:17]
    node _GEN_1358 = mux(_u_T_42, u_oldVal_1, _GEN_1340) @[Microcode.scala 209:73 214:17]
    node _GEN_1359 = mux(_u_T_42, UInt<1>("h0"), _GEN_1341) @[Microcode.scala 209:73 215:17]
    node _GEN_1360 = mux(_u_T_42, _GEN_87, _GEN_1346) @[Microcode.scala 209:73]
    node _GEN_1361 = mux(_u_T_42, _GEN_88, _GEN_1347) @[Microcode.scala 209:73]
    node _GEN_1362 = mux(_u_T_42, _GEN_89, _GEN_1348) @[Microcode.scala 209:73]
    node _GEN_1363 = mux(_u_T_42, _GEN_90, _GEN_1349) @[Microcode.scala 209:73]
    node _GEN_1364 = mux(_u_T_42, _GEN_91, _GEN_1350) @[Microcode.scala 209:73]
    node _GEN_1365 = mux(_u_T_42, _GEN_92, _GEN_1351) @[Microcode.scala 209:73]
    node _GEN_1366 = mux(_u_T_42, _GEN_93, _GEN_1352) @[Microcode.scala 209:73]
    node _GEN_1367 = mux(_u_T_42, _u_out_F_T_2, _GEN_1342) @[Microcode.scala 103:13 209:73]
    node _GEN_1368 = mux(_u_T_42, _GEN_94, _GEN_1345) @[Microcode.scala 209:73]
    node _GEN_1369 = mux(_u_T_42, UInt<1>("h0"), _GEN_1335) @[Microcode.scala 209:73 78:21]
    node _GEN_1370 = mux(_u_T_42, UInt<1>("h0"), _GEN_1336) @[Microcode.scala 209:73 79:21]
    node _GEN_1371 = mux(_u_T_42, imm8, _GEN_1337) @[Microcode.scala 209:73 69:15]
    node _GEN_1372 = mux(_u_T_42, mcycle, _GEN_1338) @[Microcode.scala 209:73 75:21]
    node _GEN_1373 = mux(_u_T_42, UInt<1>("h0"), _GEN_1343) @[Microcode.scala 209:73 80:21]
    node _GEN_1374 = mux(_u_T_42, UInt<1>("h0"), _GEN_1344) @[Microcode.scala 209:73 81:21]
    node _GEN_1375 = mux(_u_T_42, PC, _GEN_1353) @[Microcode.scala 209:73 59:15]
    node _GEN_1376 = mux(_u_T_42, SP, _GEN_1354) @[Microcode.scala 209:73 60:15]
    node _GEN_1377 = mux(_u_T_42, IME, _GEN_1355) @[Microcode.scala 209:73 72:21]
    node _GEN_1378 = mux(_u_T_42, IME_pending, _GEN_1356) @[Microcode.scala 209:73 73:21]
    node _GEN_1379 = mux(_u_T_27, UInt<4>("h8"), _GEN_1357) @[Microcode.scala 194:73 198:17]
    node _GEN_1380 = mux(_u_T_27, u_oldVal, _GEN_1358) @[Microcode.scala 194:73 199:17]
    node _GEN_1381 = mux(_u_T_27, UInt<1>("h0"), _GEN_1359) @[Microcode.scala 194:73 200:17]
    node _GEN_1382 = mux(_u_T_27, _GEN_58, _GEN_1360) @[Microcode.scala 194:73]
    node _GEN_1383 = mux(_u_T_27, _GEN_59, _GEN_1361) @[Microcode.scala 194:73]
    node _GEN_1384 = mux(_u_T_27, _GEN_60, _GEN_1362) @[Microcode.scala 194:73]
    node _GEN_1385 = mux(_u_T_27, _GEN_61, _GEN_1363) @[Microcode.scala 194:73]
    node _GEN_1386 = mux(_u_T_27, _GEN_62, _GEN_1364) @[Microcode.scala 194:73]
    node _GEN_1387 = mux(_u_T_27, _GEN_63, _GEN_1365) @[Microcode.scala 194:73]
    node _GEN_1388 = mux(_u_T_27, _GEN_64, _GEN_1366) @[Microcode.scala 194:73]
    node _GEN_1389 = mux(_u_T_27, _u_out_F_T_1, _GEN_1367) @[Microcode.scala 103:13 194:73]
    node _GEN_1390 = mux(_u_T_27, _GEN_65, _GEN_1368) @[Microcode.scala 194:73]
    node _GEN_1391 = mux(_u_T_27, UInt<1>("h0"), _GEN_1369) @[Microcode.scala 194:73 78:21]
    node _GEN_1392 = mux(_u_T_27, UInt<1>("h0"), _GEN_1370) @[Microcode.scala 194:73 79:21]
    node _GEN_1393 = mux(_u_T_27, imm8, _GEN_1371) @[Microcode.scala 194:73 69:15]
    node _GEN_1394 = mux(_u_T_27, mcycle, _GEN_1372) @[Microcode.scala 194:73 75:21]
    node _GEN_1395 = mux(_u_T_27, UInt<1>("h0"), _GEN_1373) @[Microcode.scala 194:73 80:21]
    node _GEN_1396 = mux(_u_T_27, UInt<1>("h0"), _GEN_1374) @[Microcode.scala 194:73 81:21]
    node _GEN_1397 = mux(_u_T_27, PC, _GEN_1375) @[Microcode.scala 194:73 59:15]
    node _GEN_1398 = mux(_u_T_27, SP, _GEN_1376) @[Microcode.scala 194:73 60:15]
    node _GEN_1399 = mux(_u_T_27, IME, _GEN_1377) @[Microcode.scala 194:73 72:21]
    node _GEN_1400 = mux(_u_T_27, IME_pending, _GEN_1378) @[Microcode.scala 194:73 73:21]
    node _GEN_1401 = mux(_u_T_19, _u_out_H_T_2, _GEN_1386) @[Microcode.scala 170:44 181:13]
    node _GEN_1402 = mux(_u_T_19, _u_out_L_T_2, _GEN_1387) @[Microcode.scala 170:44 182:13]
    node _GEN_1403 = mux(_u_T_19, _u_out_F_T, _GEN_1389) @[Microcode.scala 103:13 170:44]
    node _GEN_1404 = mux(_u_T_19, _GEN_36, _GEN_1390) @[Microcode.scala 170:44]
    node _GEN_1405 = mux(_u_T_19, UInt<1>("h0"), _GEN_1379) @[Microcode.scala 108:21 170:44]
    node _GEN_1406 = mux(_u_T_19, UInt<1>("h0"), _GEN_1380) @[Microcode.scala 106:21 170:44]
    node _GEN_1407 = mux(_u_T_19, UInt<1>("h0"), _GEN_1381) @[Microcode.scala 107:21 170:44]
    node _GEN_1408 = mux(_u_T_19, B, _GEN_1382) @[Microcode.scala 170:44 63:15]
    node _GEN_1409 = mux(_u_T_19, C, _GEN_1383) @[Microcode.scala 170:44 64:15]
    node _GEN_1410 = mux(_u_T_19, D, _GEN_1384) @[Microcode.scala 170:44 65:15]
    node _GEN_1411 = mux(_u_T_19, E, _GEN_1385) @[Microcode.scala 170:44 66:15]
    node _GEN_1412 = mux(_u_T_19, A, _GEN_1388) @[Microcode.scala 170:44 61:15]
    node _GEN_1413 = mux(_u_T_19, UInt<1>("h0"), _GEN_1391) @[Microcode.scala 170:44 78:21]
    node _GEN_1414 = mux(_u_T_19, UInt<1>("h0"), _GEN_1392) @[Microcode.scala 170:44 79:21]
    node _GEN_1415 = mux(_u_T_19, imm8, _GEN_1393) @[Microcode.scala 170:44 69:15]
    node _GEN_1416 = mux(_u_T_19, mcycle, _GEN_1394) @[Microcode.scala 170:44 75:21]
    node _GEN_1417 = mux(_u_T_19, UInt<1>("h0"), _GEN_1395) @[Microcode.scala 170:44 80:21]
    node _GEN_1418 = mux(_u_T_19, UInt<1>("h0"), _GEN_1396) @[Microcode.scala 170:44 81:21]
    node _GEN_1419 = mux(_u_T_19, PC, _GEN_1397) @[Microcode.scala 170:44 59:15]
    node _GEN_1420 = mux(_u_T_19, SP, _GEN_1398) @[Microcode.scala 170:44 60:15]
    node _GEN_1421 = mux(_u_T_19, IME, _GEN_1399) @[Microcode.scala 170:44 72:21]
    node _GEN_1422 = mux(_u_T_19, IME_pending, _GEN_1400) @[Microcode.scala 170:44 73:21]
    node _GEN_1423 = mux(_u_T_12, _GEN_28, _GEN_1408) @[Microcode.scala 150:44]
    node _GEN_1424 = mux(_u_T_12, _GEN_29, _GEN_1409) @[Microcode.scala 150:44]
    node _GEN_1425 = mux(_u_T_12, _GEN_30, _GEN_1410) @[Microcode.scala 150:44]
    node _GEN_1426 = mux(_u_T_12, _GEN_31, _GEN_1411) @[Microcode.scala 150:44]
    node _GEN_1427 = mux(_u_T_12, _GEN_32, _GEN_1401) @[Microcode.scala 150:44]
    node _GEN_1428 = mux(_u_T_12, _GEN_33, _GEN_1402) @[Microcode.scala 150:44]
    node _GEN_1429 = mux(_u_T_12, _GEN_34, _GEN_1420) @[Microcode.scala 150:44]
    node _GEN_1430 = mux(_u_T_12, _GEN_35, _GEN_1404) @[Microcode.scala 150:44]
    node _GEN_1431 = mux(_u_T_12, F, _GEN_1403) @[Microcode.scala 150:44 62:15]
    node _GEN_1432 = mux(_u_T_12, UInt<1>("h0"), _GEN_1405) @[Microcode.scala 108:21 150:44]
    node _GEN_1433 = mux(_u_T_12, UInt<1>("h0"), _GEN_1406) @[Microcode.scala 106:21 150:44]
    node _GEN_1434 = mux(_u_T_12, UInt<1>("h0"), _GEN_1407) @[Microcode.scala 107:21 150:44]
    node _GEN_1435 = mux(_u_T_12, A, _GEN_1412) @[Microcode.scala 150:44 61:15]
    node _GEN_1436 = mux(_u_T_12, UInt<1>("h0"), _GEN_1413) @[Microcode.scala 150:44 78:21]
    node _GEN_1437 = mux(_u_T_12, UInt<1>("h0"), _GEN_1414) @[Microcode.scala 150:44 79:21]
    node _GEN_1438 = mux(_u_T_12, imm8, _GEN_1415) @[Microcode.scala 150:44 69:15]
    node _GEN_1439 = mux(_u_T_12, mcycle, _GEN_1416) @[Microcode.scala 150:44 75:21]
    node _GEN_1440 = mux(_u_T_12, UInt<1>("h0"), _GEN_1417) @[Microcode.scala 150:44 80:21]
    node _GEN_1441 = mux(_u_T_12, UInt<1>("h0"), _GEN_1418) @[Microcode.scala 150:44 81:21]
    node _GEN_1442 = mux(_u_T_12, PC, _GEN_1419) @[Microcode.scala 150:44 59:15]
    node _GEN_1443 = mux(_u_T_12, IME, _GEN_1421) @[Microcode.scala 150:44 72:21]
    node _GEN_1444 = mux(_u_T_12, IME_pending, _GEN_1422) @[Microcode.scala 150:44 73:21]
    node _GEN_1445 = mux(_u_T_5, _GEN_11, _GEN_1423) @[Microcode.scala 130:44]
    node _GEN_1446 = mux(_u_T_5, _GEN_12, _GEN_1424) @[Microcode.scala 130:44]
    node _GEN_1447 = mux(_u_T_5, _GEN_13, _GEN_1425) @[Microcode.scala 130:44]
    node _GEN_1448 = mux(_u_T_5, _GEN_14, _GEN_1426) @[Microcode.scala 130:44]
    node _GEN_1449 = mux(_u_T_5, _GEN_15, _GEN_1427) @[Microcode.scala 130:44]
    node _GEN_1450 = mux(_u_T_5, _GEN_16, _GEN_1428) @[Microcode.scala 130:44]
    node _GEN_1451 = mux(_u_T_5, _GEN_17, _GEN_1429) @[Microcode.scala 130:44]
    node _GEN_1452 = mux(_u_T_5, _GEN_18, _GEN_1430) @[Microcode.scala 130:44]
    node _GEN_1453 = mux(_u_T_5, F, _GEN_1431) @[Microcode.scala 130:44 62:15]
    node _GEN_1454 = mux(_u_T_5, UInt<1>("h0"), _GEN_1432) @[Microcode.scala 108:21 130:44]
    node _GEN_1455 = mux(_u_T_5, UInt<1>("h0"), _GEN_1433) @[Microcode.scala 106:21 130:44]
    node _GEN_1456 = mux(_u_T_5, UInt<1>("h0"), _GEN_1434) @[Microcode.scala 107:21 130:44]
    node _GEN_1457 = mux(_u_T_5, A, _GEN_1435) @[Microcode.scala 130:44 61:15]
    node _GEN_1458 = mux(_u_T_5, UInt<1>("h0"), _GEN_1436) @[Microcode.scala 130:44 78:21]
    node _GEN_1459 = mux(_u_T_5, UInt<1>("h0"), _GEN_1437) @[Microcode.scala 130:44 79:21]
    node _GEN_1460 = mux(_u_T_5, imm8, _GEN_1438) @[Microcode.scala 130:44 69:15]
    node _GEN_1461 = mux(_u_T_5, mcycle, _GEN_1439) @[Microcode.scala 130:44 75:21]
    node _GEN_1462 = mux(_u_T_5, UInt<1>("h0"), _GEN_1440) @[Microcode.scala 130:44 80:21]
    node _GEN_1463 = mux(_u_T_5, UInt<1>("h0"), _GEN_1441) @[Microcode.scala 130:44 81:21]
    node _GEN_1464 = mux(_u_T_5, PC, _GEN_1442) @[Microcode.scala 130:44 59:15]
    node _GEN_1465 = mux(_u_T_5, IME, _GEN_1443) @[Microcode.scala 130:44 72:21]
    node _GEN_1466 = mux(_u_T_5, IME_pending, _GEN_1444) @[Microcode.scala 130:44 73:21]
    node _GEN_1467 = mux(_u_T_2, _GEN_1, _GEN_1452) @[Microcode.scala 124:32]
    node _GEN_1468 = mux(_u_T_2, B, _GEN_1445) @[Microcode.scala 124:32 63:15]
    node _GEN_1469 = mux(_u_T_2, C, _GEN_1446) @[Microcode.scala 124:32 64:15]
    node _GEN_1470 = mux(_u_T_2, D, _GEN_1447) @[Microcode.scala 124:32 65:15]
    node _GEN_1471 = mux(_u_T_2, E, _GEN_1448) @[Microcode.scala 124:32 66:15]
    node _GEN_1472 = mux(_u_T_2, H, _GEN_1449) @[Microcode.scala 124:32 67:15]
    node _GEN_1473 = mux(_u_T_2, L, _GEN_1450) @[Microcode.scala 124:32 68:15]
    node _GEN_1474 = mux(_u_T_2, SP, _GEN_1451) @[Microcode.scala 124:32 60:15]
    node _GEN_1475 = mux(_u_T_2, F, _GEN_1453) @[Microcode.scala 124:32 62:15]
    node _GEN_1476 = mux(_u_T_2, UInt<1>("h0"), _GEN_1454) @[Microcode.scala 108:21 124:32]
    node _GEN_1477 = mux(_u_T_2, UInt<1>("h0"), _GEN_1455) @[Microcode.scala 106:21 124:32]
    node _GEN_1478 = mux(_u_T_2, UInt<1>("h0"), _GEN_1456) @[Microcode.scala 107:21 124:32]
    node _GEN_1479 = mux(_u_T_2, A, _GEN_1457) @[Microcode.scala 124:32 61:15]
    node _GEN_1480 = mux(_u_T_2, UInt<1>("h0"), _GEN_1458) @[Microcode.scala 124:32 78:21]
    node _GEN_1481 = mux(_u_T_2, UInt<1>("h0"), _GEN_1459) @[Microcode.scala 124:32 79:21]
    node _GEN_1482 = mux(_u_T_2, imm8, _GEN_1460) @[Microcode.scala 124:32 69:15]
    node _GEN_1483 = mux(_u_T_2, mcycle, _GEN_1461) @[Microcode.scala 124:32 75:21]
    node _GEN_1484 = mux(_u_T_2, UInt<1>("h0"), _GEN_1462) @[Microcode.scala 124:32 80:21]
    node _GEN_1485 = mux(_u_T_2, UInt<1>("h0"), _GEN_1463) @[Microcode.scala 124:32 81:21]
    node _GEN_1486 = mux(_u_T_2, PC, _GEN_1464) @[Microcode.scala 124:32 59:15]
    node _GEN_1487 = mux(_u_T_2, IME, _GEN_1465) @[Microcode.scala 124:32 72:21]
    node _GEN_1488 = mux(_u_T_2, IME_pending, _GEN_1466) @[Microcode.scala 124:32 73:21]
    node _GEN_1489 = mux(_u_T, _GEN_0, _GEN_1467) @[Microcode.scala 118:26]
    node _GEN_1490 = mux(_u_T, B, _GEN_1468) @[Microcode.scala 118:26 63:15]
    node _GEN_1491 = mux(_u_T, C, _GEN_1469) @[Microcode.scala 118:26 64:15]
    node _GEN_1492 = mux(_u_T, D, _GEN_1470) @[Microcode.scala 118:26 65:15]
    node _GEN_1493 = mux(_u_T, E, _GEN_1471) @[Microcode.scala 118:26 66:15]
    node _GEN_1494 = mux(_u_T, H, _GEN_1472) @[Microcode.scala 118:26 67:15]
    node _GEN_1495 = mux(_u_T, L, _GEN_1473) @[Microcode.scala 118:26 68:15]
    node _GEN_1496 = mux(_u_T, SP, _GEN_1474) @[Microcode.scala 118:26 60:15]
    node _GEN_1497 = mux(_u_T, F, _GEN_1475) @[Microcode.scala 118:26 62:15]
    node _GEN_1498 = mux(_u_T, UInt<1>("h0"), _GEN_1476) @[Microcode.scala 108:21 118:26]
    node _GEN_1499 = mux(_u_T, UInt<1>("h0"), _GEN_1477) @[Microcode.scala 106:21 118:26]
    node _GEN_1500 = mux(_u_T, UInt<1>("h0"), _GEN_1478) @[Microcode.scala 107:21 118:26]
    node _GEN_1501 = mux(_u_T, A, _GEN_1479) @[Microcode.scala 118:26 61:15]
    node _GEN_1502 = mux(_u_T, UInt<1>("h0"), _GEN_1480) @[Microcode.scala 118:26 78:21]
    node _GEN_1503 = mux(_u_T, UInt<1>("h0"), _GEN_1481) @[Microcode.scala 118:26 79:21]
    node _GEN_1504 = mux(_u_T, imm8, _GEN_1482) @[Microcode.scala 118:26 69:15]
    node _GEN_1505 = mux(_u_T, mcycle, _GEN_1483) @[Microcode.scala 118:26 75:21]
    node _GEN_1506 = mux(_u_T, UInt<1>("h0"), _GEN_1484) @[Microcode.scala 118:26 80:21]
    node _GEN_1507 = mux(_u_T, UInt<1>("h0"), _GEN_1485) @[Microcode.scala 118:26 81:21]
    node _GEN_1508 = mux(_u_T, PC, _GEN_1486) @[Microcode.scala 118:26 59:15]
    node _GEN_1509 = mux(_u_T, IME, _GEN_1487) @[Microcode.scala 118:26 72:21]
    node _GEN_1510 = mux(_u_T, IME_pending, _GEN_1488) @[Microcode.scala 118:26 73:21]
    node _T = eq(tcycle, UInt<2>("h3")) @[LR35902_Core.scala 122:15]
    node _tcycle_T = add(tcycle, UInt<1>("h1")) @[LR35902_Core.scala 125:22]
    node _tcycle_T_1 = tail(_tcycle_T, 1) @[LR35902_Core.scala 125:22]
    node _GEN_1511 = mux(_T, UInt<1>("h0"), _tcycle_T_1) @[LR35902_Core.scala 122:24 123:12 125:12]
    node _isLDrImm_T = and(IR, UInt<8>("hc7")) @[LR35902_Core.scala 131:23]
    node isLDrImm = eq(_isLDrImm_T, UInt<3>("h6")) @[LR35902_Core.scala 131:34]
    node _needsImm8_T = eq(IR, UInt<5>("h18")) @[LR35902_Core.scala 135:11]
    node _needsImm8_T_1 = or(isLDrImm, _needsImm8_T) @[LR35902_Core.scala 134:14]
    node _needsImm8_T_2 = eq(IR, UInt<6>("h20")) @[LR35902_Core.scala 136:11]
    node _needsImm8_T_3 = or(_needsImm8_T_1, _needsImm8_T_2) @[LR35902_Core.scala 135:24]
    node _needsImm8_T_4 = eq(IR, UInt<6>("h28")) @[LR35902_Core.scala 136:31]
    node _needsImm8_T_5 = or(_needsImm8_T_3, _needsImm8_T_4) @[LR35902_Core.scala 136:24]
    node _needsImm8_T_6 = eq(IR, UInt<6>("h30")) @[LR35902_Core.scala 136:51]
    node _needsImm8_T_7 = or(_needsImm8_T_5, _needsImm8_T_6) @[LR35902_Core.scala 136:44]
    node _needsImm8_T_8 = eq(IR, UInt<6>("h38")) @[LR35902_Core.scala 136:71]
    node _needsImm8_T_9 = or(_needsImm8_T_7, _needsImm8_T_8) @[LR35902_Core.scala 136:64]
    node _needsImm8_T_10 = eq(IR, UInt<8>("hc6")) @[LR35902_Core.scala 137:11]
    node _needsImm8_T_11 = or(_needsImm8_T_9, _needsImm8_T_10) @[LR35902_Core.scala 136:84]
    node _needsImm8_T_12 = eq(IR, UInt<8>("hd6")) @[LR35902_Core.scala 138:11]
    node _needsImm8_T_13 = or(_needsImm8_T_11, _needsImm8_T_12) @[LR35902_Core.scala 137:24]
    node _needsImm8_T_14 = eq(IR, UInt<8>("he0")) @[LR35902_Core.scala 139:11]
    node _needsImm8_T_15 = or(_needsImm8_T_13, _needsImm8_T_14) @[LR35902_Core.scala 138:24]
    node _needsImm8_T_16 = eq(IR, UInt<8>("he6")) @[LR35902_Core.scala 140:11]
    node _needsImm8_T_17 = or(_needsImm8_T_15, _needsImm8_T_16) @[LR35902_Core.scala 139:24]
    node _needsImm8_T_18 = eq(IR, UInt<8>("hee")) @[LR35902_Core.scala 141:11]
    node _needsImm8_T_19 = or(_needsImm8_T_17, _needsImm8_T_18) @[LR35902_Core.scala 140:24]
    node _needsImm8_T_20 = eq(IR, UInt<8>("hf0")) @[LR35902_Core.scala 142:11]
    node _needsImm8_T_21 = or(_needsImm8_T_19, _needsImm8_T_20) @[LR35902_Core.scala 141:24]
    node _needsImm8_T_22 = eq(IR, UInt<8>("hf6")) @[LR35902_Core.scala 143:11]
    node _needsImm8_T_23 = or(_needsImm8_T_21, _needsImm8_T_22) @[LR35902_Core.scala 142:24]
    node _needsImm8_T_24 = eq(IR, UInt<8>("hfe")) @[LR35902_Core.scala 144:11]
    node needsImm8 = or(_needsImm8_T_23, _needsImm8_T_24) @[LR35902_Core.scala 143:24]
    node _needsImm16_T = eq(IR, UInt<8>("hc2")) @[LR35902_Core.scala 147:9]
    node _needsImm16_T_1 = eq(IR, UInt<8>("hca")) @[LR35902_Core.scala 147:29]
    node _needsImm16_T_2 = or(_needsImm16_T, _needsImm16_T_1) @[LR35902_Core.scala 147:22]
    node _needsImm16_T_3 = eq(IR, UInt<8>("hd2")) @[LR35902_Core.scala 147:49]
    node _needsImm16_T_4 = or(_needsImm16_T_2, _needsImm16_T_3) @[LR35902_Core.scala 147:42]
    node _needsImm16_T_5 = eq(IR, UInt<8>("hda")) @[LR35902_Core.scala 147:69]
    node _needsImm16_T_6 = or(_needsImm16_T_4, _needsImm16_T_5) @[LR35902_Core.scala 147:62]
    node _needsImm16_T_7 = eq(IR, UInt<8>("hc3")) @[LR35902_Core.scala 148:11]
    node _needsImm16_T_8 = or(_needsImm16_T_6, _needsImm16_T_7) @[LR35902_Core.scala 147:82]
    node _needsImm16_T_9 = eq(IR, UInt<8>("hc4")) @[LR35902_Core.scala 149:11]
    node _needsImm16_T_10 = or(_needsImm16_T_8, _needsImm16_T_9) @[LR35902_Core.scala 148:24]
    node _needsImm16_T_11 = eq(IR, UInt<8>("hcc")) @[LR35902_Core.scala 149:31]
    node _needsImm16_T_12 = or(_needsImm16_T_10, _needsImm16_T_11) @[LR35902_Core.scala 149:24]
    node _needsImm16_T_13 = eq(IR, UInt<8>("hd4")) @[LR35902_Core.scala 149:51]
    node _needsImm16_T_14 = or(_needsImm16_T_12, _needsImm16_T_13) @[LR35902_Core.scala 149:44]
    node _needsImm16_T_15 = eq(IR, UInt<8>("hdc")) @[LR35902_Core.scala 149:71]
    node _needsImm16_T_16 = or(_needsImm16_T_14, _needsImm16_T_15) @[LR35902_Core.scala 149:64]
    node _needsImm16_T_17 = eq(IR, UInt<8>("hcd")) @[LR35902_Core.scala 150:11]
    node _needsImm16_T_18 = or(_needsImm16_T_16, _needsImm16_T_17) @[LR35902_Core.scala 149:84]
    node _needsImm16_T_19 = eq(IR, UInt<1>("h1")) @[LR35902_Core.scala 151:11]
    node _needsImm16_T_20 = or(_needsImm16_T_18, _needsImm16_T_19) @[LR35902_Core.scala 150:24]
    node _needsImm16_T_21 = eq(IR, UInt<5>("h11")) @[LR35902_Core.scala 152:11]
    node _needsImm16_T_22 = or(_needsImm16_T_20, _needsImm16_T_21) @[LR35902_Core.scala 151:24]
    node _needsImm16_T_23 = eq(IR, UInt<6>("h21")) @[LR35902_Core.scala 153:11]
    node _needsImm16_T_24 = or(_needsImm16_T_22, _needsImm16_T_23) @[LR35902_Core.scala 152:24]
    node _needsImm16_T_25 = eq(IR, UInt<6>("h31")) @[LR35902_Core.scala 154:11]
    node needsImm16 = or(_needsImm16_T_24, _needsImm16_T_25) @[LR35902_Core.scala 153:24]
    node _T_1 = eq(UInt<3>("h0"), state) @[LR35902_Core.scala 159:17]
    node _T_2 = eq(tcycle, UInt<2>("h3")) @[LR35902_Core.scala 170:19]
    node _PC_T = add(PC, UInt<1>("h1")) @[LR35902_Core.scala 172:18]
    node _PC_T_1 = tail(_PC_T, 1) @[LR35902_Core.scala 172:18]
    node _GEN_1512 = mux(IME_pending, UInt<1>("h1"), IME) @[LR35902_Core.scala 176:27 177:15 61:28]
    node _GEN_1513 = mux(IME_pending, UInt<1>("h0"), IME_pending) @[LR35902_Core.scala 176:27 178:23 62:28]
    node _GEN_1514 = mux(needsImm16, UInt<3>("h2"), UInt<3>("h4")) @[LR35902_Core.scala 182:{33,41} 183:41]
    node _GEN_1515 = mux(needsImm8, UInt<3>("h1"), _GEN_1514) @[LR35902_Core.scala 181:{31,39}]
    node _GEN_1516 = mux(_T_2, io_memReadData, IR) @[LR35902_Core.scala 170:28 171:12 57:22]
    node _GEN_1517 = mux(_T_2, _PC_T_1, PC) @[LR35902_Core.scala 170:28 172:12 54:19]
    node _GEN_1518 = mux(_T_2, UInt<1>("h0"), mcycle) @[LR35902_Core.scala 170:28 173:16 72:23]
    node _GEN_1519 = mux(_T_2, _GEN_1512, IME) @[LR35902_Core.scala 170:28 61:28]
    node _GEN_1520 = mux(_T_2, _GEN_1513, IME_pending) @[LR35902_Core.scala 170:28 62:28]
    node _GEN_1521 = mux(_T_2, _GEN_1515, state) @[LR35902_Core.scala 170:28 70:23]
    node _GEN_1522 = mux(_T_2, UInt<1>("h0"), _GEN_1511) @[LR35902_Core.scala 170:28 185:16]
    node _T_3 = eq(UInt<3>("h1"), state) @[LR35902_Core.scala 159:17]
    node _T_4 = eq(tcycle, UInt<2>("h3")) @[LR35902_Core.scala 196:19]
    node _PC_T_2 = add(PC, UInt<1>("h1")) @[LR35902_Core.scala 198:22]
    node _PC_T_3 = tail(_PC_T_2, 1) @[LR35902_Core.scala 198:22]
    node _GEN_1523 = mux(_T_4, io_memReadData, imm8) @[LR35902_Core.scala 196:28 197:16 58:22]
    node _GEN_1524 = mux(_T_4, _PC_T_3, PC) @[LR35902_Core.scala 196:28 198:16 54:19]
    node _GEN_1525 = mux(_T_4, UInt<1>("h0"), mcycle) @[LR35902_Core.scala 196:28 199:16 72:23]
    node _GEN_1526 = mux(_T_4, UInt<3>("h4"), state) @[LR35902_Core.scala 196:28 200:16 70:23]
    node _GEN_1527 = mux(_T_4, UInt<1>("h0"), _GEN_1511) @[LR35902_Core.scala 196:28 201:16]
    node _T_5 = eq(UInt<3>("h2"), state) @[LR35902_Core.scala 159:17]
    node _T_6 = eq(tcycle, UInt<2>("h3")) @[LR35902_Core.scala 212:19]
    node _PC_T_4 = add(PC, UInt<1>("h1")) @[LR35902_Core.scala 214:22]
    node _PC_T_5 = tail(_PC_T_4, 1) @[LR35902_Core.scala 214:22]
    node _GEN_1528 = mux(_T_6, io_memReadData, imm16) @[LR35902_Core.scala 212:28 213:16 59:22]
    node _GEN_1529 = mux(_T_6, _PC_T_5, PC) @[LR35902_Core.scala 212:28 214:16 54:19]
    node _GEN_1530 = mux(_T_6, UInt<3>("h3"), state) @[LR35902_Core.scala 212:28 215:16 70:23]
    node _GEN_1531 = mux(_T_6, UInt<1>("h0"), _GEN_1511) @[LR35902_Core.scala 212:28 216:16]
    node _T_7 = eq(UInt<3>("h3"), state) @[LR35902_Core.scala 159:17]
    node _T_8 = eq(tcycle, UInt<2>("h3")) @[LR35902_Core.scala 227:19]
    node _imm16_T = bits(imm16, 7, 0) @[LR35902_Core.scala 228:44]
    node _imm16_T_1 = cat(io_memReadData, _imm16_T) @[Cat.scala 33:92]
    node _PC_T_6 = add(PC, UInt<1>("h1")) @[LR35902_Core.scala 229:22]
    node _PC_T_7 = tail(_PC_T_6, 1) @[LR35902_Core.scala 229:22]
    node _GEN_1532 = mux(_T_8, _imm16_T_1, imm16) @[LR35902_Core.scala 227:28 228:16 59:22]
    node _GEN_1533 = mux(_T_8, _PC_T_7, PC) @[LR35902_Core.scala 227:28 229:16 54:19]
    node _GEN_1534 = mux(_T_8, UInt<1>("h0"), mcycle) @[LR35902_Core.scala 227:28 230:16 72:23]
    node _GEN_1535 = mux(_T_8, UInt<3>("h4"), state) @[LR35902_Core.scala 227:28 231:16 70:23]
    node _GEN_1536 = mux(_T_8, UInt<1>("h0"), _GEN_1511) @[LR35902_Core.scala 227:28 232:16]
    node _T_9 = eq(UInt<3>("h4"), state) @[LR35902_Core.scala 159:17]
    node _T_10 = eq(tcycle, UInt<2>("h3")) @[LR35902_Core.scala 245:19]
    node u_done = _GEN_1489 @[Microcode.scala 54:19]
    node u_next_mcycle = _GEN_1505 @[Microcode.scala 54:19]
    node _GEN_1537 = mux(u_done, UInt<1>("h0"), u_next_mcycle) @[LR35902_Core.scala 264:22 265:18 269:18]
    node _GEN_1538 = mux(u_done, UInt<3>("h0"), state) @[LR35902_Core.scala 264:22 266:18 70:23]
    node _GEN_1539 = mux(u_done, UInt<1>("h0"), UInt<1>("h0")) @[LR35902_Core.scala 264:22 267:18 270:18]
    node u_PC = _GEN_1508 @[Microcode.scala 54:19]
    node _GEN_1540 = mux(_T_10, u_PC, PC) @[LR35902_Core.scala 245:28 248:12 54:19]
    node u_SP = _GEN_1496 @[Microcode.scala 54:19]
    node _GEN_1541 = mux(_T_10, u_SP, SP) @[LR35902_Core.scala 245:28 249:12 55:19]
    node u_A = _GEN_1501 @[Microcode.scala 54:19]
    node _GEN_1542 = mux(_T_10, u_A, A) @[LR35902_Core.scala 245:28 250:12 45:18]
    node u_F = _GEN_1497 @[Microcode.scala 54:19]
    node _GEN_1543 = mux(_T_10, u_F, F) @[LR35902_Core.scala 245:28 251:12 46:18]
    node u_B = _GEN_1490 @[Microcode.scala 54:19]
    node _GEN_1544 = mux(_T_10, u_B, B) @[LR35902_Core.scala 245:28 252:12 47:18]
    node u_C = _GEN_1491 @[Microcode.scala 54:19]
    node _GEN_1545 = mux(_T_10, u_C, C) @[LR35902_Core.scala 245:28 253:12 48:18]
    node u_D = _GEN_1492 @[Microcode.scala 54:19]
    node _GEN_1546 = mux(_T_10, u_D, D) @[LR35902_Core.scala 245:28 254:12 49:18]
    node u_E = _GEN_1493 @[Microcode.scala 54:19]
    node _GEN_1547 = mux(_T_10, u_E, E) @[LR35902_Core.scala 245:28 255:12 50:18]
    node u_H = _GEN_1494 @[Microcode.scala 54:19]
    node _GEN_1548 = mux(_T_10, u_H, H) @[LR35902_Core.scala 245:28 256:12 51:18]
    node u_L = _GEN_1495 @[Microcode.scala 54:19]
    node _GEN_1549 = mux(_T_10, u_L, L) @[LR35902_Core.scala 245:28 257:12 52:18]
    node u_imm8 = _GEN_1504 @[Microcode.scala 54:19]
    node _GEN_1550 = mux(_T_10, u_imm8, imm8) @[LR35902_Core.scala 245:28 259:21 58:22]
    node u_imm16 = imm16 @[Microcode.scala 54:19 70:15]
    node _GEN_1551 = mux(_T_10, u_imm16, imm16) @[LR35902_Core.scala 245:28 260:21 59:22]
    node u_IME = _GEN_1509 @[Microcode.scala 54:19]
    node _GEN_1552 = mux(_T_10, u_IME, IME) @[LR35902_Core.scala 245:28 261:21 61:28]
    node u_IME_pending = _GEN_1510 @[Microcode.scala 54:19]
    node _GEN_1553 = mux(_T_10, u_IME_pending, IME_pending) @[LR35902_Core.scala 245:28 262:21 62:28]
    node _GEN_1554 = mux(_T_10, _GEN_1537, mcycle) @[LR35902_Core.scala 245:28 72:23]
    node _GEN_1555 = mux(_T_10, _GEN_1538, state) @[LR35902_Core.scala 245:28 70:23]
    node _GEN_1556 = mux(_T_10, _GEN_1539, _GEN_1511) @[LR35902_Core.scala 245:28]
    node _T_11 = eq(UInt<3>("h5"), state) @[LR35902_Core.scala 159:17]
    node _GEN_1557 = mux(_T_11, UInt<1>("h1"), halted) @[LR35902_Core.scala 159:17 279:14 73:23]
    node mcBus_memAddr = _GEN_1502 @[LR35902_Core.scala 88:19]
    node _GEN_1558 = mux(_T_9, mcBus_memAddr, UInt<16>("h0")) @[LR35902_Core.scala 159:17 240:20 114:33]
    node mcBus_memRead = _GEN_1503 @[LR35902_Core.scala 88:19]
    node _GEN_1559 = mux(_T_9, mcBus_memRead, UInt<1>("h0")) @[LR35902_Core.scala 159:17 241:20 115:33]
    node mcBus_memWrite = _GEN_1506 @[LR35902_Core.scala 88:19]
    node _GEN_1560 = mux(_T_9, mcBus_memWrite, UInt<1>("h0")) @[LR35902_Core.scala 159:17 242:20 116:33]
    node mcBus_memWriteData = _GEN_1507 @[LR35902_Core.scala 88:19]
    node _GEN_1561 = mux(_T_9, mcBus_memWriteData, UInt<8>("h0")) @[LR35902_Core.scala 159:17 243:20 117:33]
    node _GEN_1562 = mux(_T_9, _GEN_1540, PC) @[LR35902_Core.scala 159:17 54:19]
    node _GEN_1563 = mux(_T_9, _GEN_1541, SP) @[LR35902_Core.scala 159:17 55:19]
    node _GEN_1564 = mux(_T_9, _GEN_1542, A) @[LR35902_Core.scala 159:17 45:18]
    node _GEN_1565 = mux(_T_9, _GEN_1543, F) @[LR35902_Core.scala 159:17 46:18]
    node _GEN_1566 = mux(_T_9, _GEN_1544, B) @[LR35902_Core.scala 159:17 47:18]
    node _GEN_1567 = mux(_T_9, _GEN_1545, C) @[LR35902_Core.scala 159:17 48:18]
    node _GEN_1568 = mux(_T_9, _GEN_1546, D) @[LR35902_Core.scala 159:17 49:18]
    node _GEN_1569 = mux(_T_9, _GEN_1547, E) @[LR35902_Core.scala 159:17 50:18]
    node _GEN_1570 = mux(_T_9, _GEN_1548, H) @[LR35902_Core.scala 159:17 51:18]
    node _GEN_1571 = mux(_T_9, _GEN_1549, L) @[LR35902_Core.scala 159:17 52:18]
    node _GEN_1572 = mux(_T_9, _GEN_1550, imm8) @[LR35902_Core.scala 159:17 58:22]
    node _GEN_1573 = mux(_T_9, _GEN_1551, imm16) @[LR35902_Core.scala 159:17 59:22]
    node _GEN_1574 = mux(_T_9, _GEN_1552, IME) @[LR35902_Core.scala 159:17 61:28]
    node _GEN_1575 = mux(_T_9, _GEN_1553, IME_pending) @[LR35902_Core.scala 159:17 62:28]
    node _GEN_1576 = mux(_T_9, _GEN_1554, mcycle) @[LR35902_Core.scala 159:17 72:23]
    node _GEN_1577 = mux(_T_9, _GEN_1555, state) @[LR35902_Core.scala 159:17 70:23]
    node _GEN_1578 = mux(_T_9, _GEN_1556, _GEN_1511) @[LR35902_Core.scala 159:17]
    node _GEN_1579 = mux(_T_9, halted, _GEN_1557) @[LR35902_Core.scala 159:17 73:23]
    node _GEN_1580 = mux(_T_7, PC, _GEN_1558) @[LR35902_Core.scala 159:17 224:15]
    node _GEN_1581 = mux(_T_7, UInt<1>("h1"), _GEN_1559) @[LR35902_Core.scala 159:17 225:15]
    node _GEN_1582 = mux(_T_7, _GEN_1532, _GEN_1573) @[LR35902_Core.scala 159:17]
    node _GEN_1583 = mux(_T_7, _GEN_1533, _GEN_1562) @[LR35902_Core.scala 159:17]
    node _GEN_1584 = mux(_T_7, _GEN_1534, _GEN_1576) @[LR35902_Core.scala 159:17]
    node _GEN_1585 = mux(_T_7, _GEN_1535, _GEN_1577) @[LR35902_Core.scala 159:17]
    node _GEN_1586 = mux(_T_7, _GEN_1536, _GEN_1578) @[LR35902_Core.scala 159:17]
    node _GEN_1587 = mux(_T_7, UInt<1>("h0"), _GEN_1560) @[LR35902_Core.scala 159:17 116:33]
    node _GEN_1588 = mux(_T_7, UInt<8>("h0"), _GEN_1561) @[LR35902_Core.scala 159:17 117:33]
    node _GEN_1589 = mux(_T_7, SP, _GEN_1563) @[LR35902_Core.scala 159:17 55:19]
    node _GEN_1590 = mux(_T_7, A, _GEN_1564) @[LR35902_Core.scala 159:17 45:18]
    node _GEN_1591 = mux(_T_7, F, _GEN_1565) @[LR35902_Core.scala 159:17 46:18]
    node _GEN_1592 = mux(_T_7, B, _GEN_1566) @[LR35902_Core.scala 159:17 47:18]
    node _GEN_1593 = mux(_T_7, C, _GEN_1567) @[LR35902_Core.scala 159:17 48:18]
    node _GEN_1594 = mux(_T_7, D, _GEN_1568) @[LR35902_Core.scala 159:17 49:18]
    node _GEN_1595 = mux(_T_7, E, _GEN_1569) @[LR35902_Core.scala 159:17 50:18]
    node _GEN_1596 = mux(_T_7, H, _GEN_1570) @[LR35902_Core.scala 159:17 51:18]
    node _GEN_1597 = mux(_T_7, L, _GEN_1571) @[LR35902_Core.scala 159:17 52:18]
    node _GEN_1598 = mux(_T_7, imm8, _GEN_1572) @[LR35902_Core.scala 159:17 58:22]
    node _GEN_1599 = mux(_T_7, IME, _GEN_1574) @[LR35902_Core.scala 159:17 61:28]
    node _GEN_1600 = mux(_T_7, IME_pending, _GEN_1575) @[LR35902_Core.scala 159:17 62:28]
    node _GEN_1601 = mux(_T_7, halted, _GEN_1579) @[LR35902_Core.scala 159:17 73:23]
    node _GEN_1602 = mux(_T_5, PC, _GEN_1580) @[LR35902_Core.scala 159:17 209:15]
    node _GEN_1603 = mux(_T_5, UInt<1>("h1"), _GEN_1581) @[LR35902_Core.scala 159:17 210:15]
    node _GEN_1604 = mux(_T_5, _GEN_1528, _GEN_1582) @[LR35902_Core.scala 159:17]
    node _GEN_1605 = mux(_T_5, _GEN_1529, _GEN_1583) @[LR35902_Core.scala 159:17]
    node _GEN_1606 = mux(_T_5, _GEN_1530, _GEN_1585) @[LR35902_Core.scala 159:17]
    node _GEN_1607 = mux(_T_5, _GEN_1531, _GEN_1586) @[LR35902_Core.scala 159:17]
    node _GEN_1608 = mux(_T_5, mcycle, _GEN_1584) @[LR35902_Core.scala 159:17 72:23]
    node _GEN_1609 = mux(_T_5, UInt<1>("h0"), _GEN_1587) @[LR35902_Core.scala 159:17 116:33]
    node _GEN_1610 = mux(_T_5, UInt<8>("h0"), _GEN_1588) @[LR35902_Core.scala 159:17 117:33]
    node _GEN_1611 = mux(_T_5, SP, _GEN_1589) @[LR35902_Core.scala 159:17 55:19]
    node _GEN_1612 = mux(_T_5, A, _GEN_1590) @[LR35902_Core.scala 159:17 45:18]
    node _GEN_1613 = mux(_T_5, F, _GEN_1591) @[LR35902_Core.scala 159:17 46:18]
    node _GEN_1614 = mux(_T_5, B, _GEN_1592) @[LR35902_Core.scala 159:17 47:18]
    node _GEN_1615 = mux(_T_5, C, _GEN_1593) @[LR35902_Core.scala 159:17 48:18]
    node _GEN_1616 = mux(_T_5, D, _GEN_1594) @[LR35902_Core.scala 159:17 49:18]
    node _GEN_1617 = mux(_T_5, E, _GEN_1595) @[LR35902_Core.scala 159:17 50:18]
    node _GEN_1618 = mux(_T_5, H, _GEN_1596) @[LR35902_Core.scala 159:17 51:18]
    node _GEN_1619 = mux(_T_5, L, _GEN_1597) @[LR35902_Core.scala 159:17 52:18]
    node _GEN_1620 = mux(_T_5, imm8, _GEN_1598) @[LR35902_Core.scala 159:17 58:22]
    node _GEN_1621 = mux(_T_5, IME, _GEN_1599) @[LR35902_Core.scala 159:17 61:28]
    node _GEN_1622 = mux(_T_5, IME_pending, _GEN_1600) @[LR35902_Core.scala 159:17 62:28]
    node _GEN_1623 = mux(_T_5, halted, _GEN_1601) @[LR35902_Core.scala 159:17 73:23]
    node _GEN_1624 = mux(_T_3, PC, _GEN_1602) @[LR35902_Core.scala 159:17 193:15]
    node _GEN_1625 = mux(_T_3, UInt<1>("h1"), _GEN_1603) @[LR35902_Core.scala 159:17 194:15]
    node _GEN_1626 = mux(_T_3, _GEN_1523, _GEN_1620) @[LR35902_Core.scala 159:17]
    node _GEN_1627 = mux(_T_3, _GEN_1524, _GEN_1605) @[LR35902_Core.scala 159:17]
    node _GEN_1628 = mux(_T_3, _GEN_1525, _GEN_1608) @[LR35902_Core.scala 159:17]
    node _GEN_1629 = mux(_T_3, _GEN_1526, _GEN_1606) @[LR35902_Core.scala 159:17]
    node _GEN_1630 = mux(_T_3, _GEN_1527, _GEN_1607) @[LR35902_Core.scala 159:17]
    node _GEN_1631 = mux(_T_3, imm16, _GEN_1604) @[LR35902_Core.scala 159:17 59:22]
    node _GEN_1632 = mux(_T_3, UInt<1>("h0"), _GEN_1609) @[LR35902_Core.scala 159:17 116:33]
    node _GEN_1633 = mux(_T_3, UInt<8>("h0"), _GEN_1610) @[LR35902_Core.scala 159:17 117:33]
    node _GEN_1634 = mux(_T_3, SP, _GEN_1611) @[LR35902_Core.scala 159:17 55:19]
    node _GEN_1635 = mux(_T_3, A, _GEN_1612) @[LR35902_Core.scala 159:17 45:18]
    node _GEN_1636 = mux(_T_3, F, _GEN_1613) @[LR35902_Core.scala 159:17 46:18]
    node _GEN_1637 = mux(_T_3, B, _GEN_1614) @[LR35902_Core.scala 159:17 47:18]
    node _GEN_1638 = mux(_T_3, C, _GEN_1615) @[LR35902_Core.scala 159:17 48:18]
    node _GEN_1639 = mux(_T_3, D, _GEN_1616) @[LR35902_Core.scala 159:17 49:18]
    node _GEN_1640 = mux(_T_3, E, _GEN_1617) @[LR35902_Core.scala 159:17 50:18]
    node _GEN_1641 = mux(_T_3, H, _GEN_1618) @[LR35902_Core.scala 159:17 51:18]
    node _GEN_1642 = mux(_T_3, L, _GEN_1619) @[LR35902_Core.scala 159:17 52:18]
    node _GEN_1643 = mux(_T_3, IME, _GEN_1621) @[LR35902_Core.scala 159:17 61:28]
    node _GEN_1644 = mux(_T_3, IME_pending, _GEN_1622) @[LR35902_Core.scala 159:17 62:28]
    node _GEN_1645 = mux(_T_3, halted, _GEN_1623) @[LR35902_Core.scala 159:17 73:23]
    node _GEN_1646 = mux(_T_1, PC, _GEN_1624) @[LR35902_Core.scala 159:17 165:15]
    node _GEN_1647 = mux(_T_1, UInt<1>("h1"), _GEN_1625) @[LR35902_Core.scala 159:17 166:15]
    node _GEN_1648 = mux(_T_1, _GEN_1516, IR) @[LR35902_Core.scala 159:17 57:22]
    node _GEN_1649 = mux(_T_1, _GEN_1517, _GEN_1627) @[LR35902_Core.scala 159:17]
    node _GEN_1650 = mux(_T_1, _GEN_1518, _GEN_1628) @[LR35902_Core.scala 159:17]
    node _GEN_1651 = mux(_T_1, _GEN_1519, _GEN_1643) @[LR35902_Core.scala 159:17]
    node _GEN_1652 = mux(_T_1, _GEN_1520, _GEN_1644) @[LR35902_Core.scala 159:17]
    node _GEN_1653 = mux(_T_1, _GEN_1521, _GEN_1629) @[LR35902_Core.scala 159:17]
    node _GEN_1654 = mux(_T_1, _GEN_1522, _GEN_1630) @[LR35902_Core.scala 159:17]
    node _GEN_1655 = mux(_T_1, imm8, _GEN_1626) @[LR35902_Core.scala 159:17 58:22]
    node _GEN_1656 = mux(_T_1, imm16, _GEN_1631) @[LR35902_Core.scala 159:17 59:22]
    node _GEN_1657 = mux(_T_1, UInt<1>("h0"), _GEN_1632) @[LR35902_Core.scala 159:17 116:33]
    node _GEN_1658 = mux(_T_1, UInt<8>("h0"), _GEN_1633) @[LR35902_Core.scala 159:17 117:33]
    node _GEN_1659 = mux(_T_1, SP, _GEN_1634) @[LR35902_Core.scala 159:17 55:19]
    node _GEN_1660 = mux(_T_1, A, _GEN_1635) @[LR35902_Core.scala 159:17 45:18]
    node _GEN_1661 = mux(_T_1, F, _GEN_1636) @[LR35902_Core.scala 159:17 46:18]
    node _GEN_1662 = mux(_T_1, B, _GEN_1637) @[LR35902_Core.scala 159:17 47:18]
    node _GEN_1663 = mux(_T_1, C, _GEN_1638) @[LR35902_Core.scala 159:17 48:18]
    node _GEN_1664 = mux(_T_1, D, _GEN_1639) @[LR35902_Core.scala 159:17 49:18]
    node _GEN_1665 = mux(_T_1, E, _GEN_1640) @[LR35902_Core.scala 159:17 50:18]
    node _GEN_1666 = mux(_T_1, H, _GEN_1641) @[LR35902_Core.scala 159:17 51:18]
    node _GEN_1667 = mux(_T_1, L, _GEN_1642) @[LR35902_Core.scala 159:17 52:18]
    node _GEN_1668 = mux(_T_1, halted, _GEN_1645) @[LR35902_Core.scala 159:17 73:23]
    node busAddr = _GEN_1646 @[LR35902_Core.scala 114:33]
    node busRead = _GEN_1647 @[LR35902_Core.scala 115:33]
    node busWrite = _GEN_1657 @[LR35902_Core.scala 116:33]
    node busWriteData = _GEN_1658 @[LR35902_Core.scala 117:33]
    io_memAddr <= busAddr @[LR35902_Core.scala 286:19]
    io_memRead <= busRead @[LR35902_Core.scala 287:19]
    io_memWrite <= busWrite @[LR35902_Core.scala 288:19]
    io_memWriteData <= busWriteData @[LR35902_Core.scala 289:19]
    io_dbg_pc <= PC @[LR35902_Core.scala 291:17]
    io_dbg_opcode <= IR @[LR35902_Core.scala 292:17]
    io_dbg_a <= A @[LR35902_Core.scala 294:12]
    io_dbg_f <= F @[LR35902_Core.scala 295:12]
    io_dbg_b <= B @[LR35902_Core.scala 296:12]
    io_dbg_c <= C @[LR35902_Core.scala 297:12]
    io_dbg_d <= D @[LR35902_Core.scala 298:12]
    io_dbg_e <= E @[LR35902_Core.scala 299:12]
    io_dbg_h <= H @[LR35902_Core.scala 300:12]
    io_dbg_l <= L @[LR35902_Core.scala 301:12]
    io_dbg_state <= pad(state, 8) @[LR35902_Core.scala 303:17]
    io_dbg_tcycle <= pad(tcycle, 8) @[LR35902_Core.scala 304:17]
    io_dbg_mcycle <= pad(mcycle, 8) @[LR35902_Core.scala 305:17]
    io_dbg_IR <= IR @[LR35902_Core.scala 306:17]
    A <= mux(reset, UInt<8>("h1"), _GEN_1660) @[LR35902_Core.scala 45:{18,18}]
    F <= mux(reset, UInt<8>("hb0"), _GEN_1661) @[LR35902_Core.scala 46:{18,18}]
    B <= mux(reset, UInt<8>("h0"), _GEN_1662) @[LR35902_Core.scala 47:{18,18}]
    C <= mux(reset, UInt<8>("h13"), _GEN_1663) @[LR35902_Core.scala 48:{18,18}]
    D <= mux(reset, UInt<8>("h0"), _GEN_1664) @[LR35902_Core.scala 49:{18,18}]
    E <= mux(reset, UInt<8>("hd8"), _GEN_1665) @[LR35902_Core.scala 50:{18,18}]
    H <= mux(reset, UInt<8>("h1"), _GEN_1666) @[LR35902_Core.scala 51:{18,18}]
    L <= mux(reset, UInt<8>("h4d"), _GEN_1667) @[LR35902_Core.scala 52:{18,18}]
    PC <= mux(reset, UInt<16>("h100"), _GEN_1649) @[LR35902_Core.scala 54:{19,19}]
    SP <= mux(reset, UInt<16>("hfffe"), _GEN_1659) @[LR35902_Core.scala 55:{19,19}]
    IR <= mux(reset, UInt<8>("h0"), _GEN_1648) @[LR35902_Core.scala 57:{22,22}]
    imm8 <= mux(reset, UInt<8>("h0"), _GEN_1655) @[LR35902_Core.scala 58:{22,22}]
    imm16 <= mux(reset, UInt<16>("h0"), _GEN_1656) @[LR35902_Core.scala 59:{22,22}]
    IME <= mux(reset, UInt<1>("h0"), _GEN_1651) @[LR35902_Core.scala 61:{28,28}]
    IME_pending <= mux(reset, UInt<1>("h0"), _GEN_1652) @[LR35902_Core.scala 62:{28,28}]
    state <= mux(reset, UInt<3>("h0"), _GEN_1653) @[LR35902_Core.scala 70:{23,23}]
    tcycle <= mux(reset, UInt<2>("h0"), _GEN_1654) @[LR35902_Core.scala 71:{23,23}]
    mcycle <= mux(reset, UInt<3>("h0"), _GEN_1650) @[LR35902_Core.scala 72:{23,23}]
    halted <= mux(reset, UInt<1>("h0"), _GEN_1668) @[LR35902_Core.scala 73:{23,23}]
    intr.clock <= clock
    intr.reset <= reset
    intr.io_IE <= io_ieReg @[LR35902_Core.scala 79:18]
    intr.io_IF <= io_ifReg @[LR35902_Core.scala 80:18]
    intr.io_IME <= IME @[LR35902_Core.scala 81:18]
    intr.io_pc <= PC @[LR35902_Core.scala 82:18]
    intr.io_halted <= halted @[LR35902_Core.scala 83:18]
    u_alu.clock <= clock
    u_alu.reset <= reset
    u_alu.io_op <= _GEN_1498
    u_alu.io_a <= _GEN_1499
    u_alu.io_b <= _GEN_1500
    u_alu.io_carryIn <= _u_alu_io_carryIn_T @[Microcode.scala 109:21]

  module MinimalPPU :
    input clock : Clock
    input reset : UInt<1>
    output io_lyReg : UInt<8>
    output io_vblankIRQ : UInt<1>
    output io_lcdStatIRQ : UInt<1>

    reg dotCounter : UInt<9>, clock with :
      reset => (UInt<1>("h0"), dotCounter) @[MinimalPPU.scala 33:27]
    reg lyCounter : UInt<8>, clock with :
      reset => (UInt<1>("h0"), lyCounter) @[MinimalPPU.scala 34:27]
    reg vblankFlag : UInt<1>, clock with :
      reset => (UInt<1>("h0"), vblankFlag) @[MinimalPPU.scala 36:27]
    node _T = eq(dotCounter, UInt<9>("h1c7")) @[MinimalPPU.scala 41:19]
    node _T_1 = eq(lyCounter, UInt<8>("h99")) @[MinimalPPU.scala 45:20]
    node _lyCounter_T = add(lyCounter, UInt<1>("h1")) @[MinimalPPU.scala 49:30]
    node _lyCounter_T_1 = tail(_lyCounter_T, 1) @[MinimalPPU.scala 49:30]
    node _T_2 = eq(lyCounter, UInt<8>("h8f")) @[MinimalPPU.scala 52:22]
    node _GEN_0 = mux(_T_2, UInt<1>("h1"), vblankFlag) @[MinimalPPU.scala 52:33 53:20 36:27]
    node _GEN_1 = mux(_T_1, UInt<1>("h0"), _lyCounter_T_1) @[MinimalPPU.scala 45:31 46:17 49:17]
    node _GEN_2 = mux(_T_1, UInt<1>("h0"), _GEN_0) @[MinimalPPU.scala 45:31 47:18]
    node _dotCounter_T = add(dotCounter, UInt<1>("h1")) @[MinimalPPU.scala 57:30]
    node _dotCounter_T_1 = tail(_dotCounter_T, 1) @[MinimalPPU.scala 57:30]
    node _GEN_3 = mux(_T, UInt<1>("h0"), _dotCounter_T_1) @[MinimalPPU.scala 41:30 42:16 57:16]
    node _GEN_4 = mux(_T, _GEN_1, lyCounter) @[MinimalPPU.scala 34:27 41:30]
    node _GEN_5 = mux(_T, _GEN_2, vblankFlag) @[MinimalPPU.scala 36:27 41:30]
    io_lyReg <= lyCounter @[MinimalPPU.scala 63:12]
    io_vblankIRQ <= vblankFlag @[MinimalPPU.scala 64:16]
    io_lcdStatIRQ <= UInt<1>("h0") @[MinimalPPU.scala 65:17]
    dotCounter <= mux(reset, UInt<9>("h0"), _GEN_3) @[MinimalPPU.scala 33:{27,27}]
    lyCounter <= mux(reset, UInt<8>("h0"), _GEN_4) @[MinimalPPU.scala 34:{27,27}]
    vblankFlag <= mux(reset, UInt<1>("h0"), _GEN_5) @[MinimalPPU.scala 36:{27,27}]

  module IORegisters :
    input clock : Clock
    input reset : UInt<1>
    input io_addr : UInt<8>
    input io_write : UInt<1>
    input io_writeData : UInt<8>
    output io_readData : UInt<8>
    output io_ifReg : UInt<8>
    input io_vblankIRQ : UInt<1>
    input io_lcdStatIRQ : UInt<1>
    input io_timerIRQ : UInt<1>

    reg regP1 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regP1) @[IORegisters.scala 35:22]
    reg regSB : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regSB) @[IORegisters.scala 40:22]
    reg regSC : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regSC) @[IORegisters.scala 41:22]
    reg regDIV : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regDIV) @[IORegisters.scala 46:24]
    reg regTIMA : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regTIMA) @[IORegisters.scala 47:24]
    reg regTMA : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regTMA) @[IORegisters.scala 48:24]
    reg regTAC : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regTAC) @[IORegisters.scala 49:24]
    reg divCounter : UInt<16>, clock with :
      reset => (UInt<1>("h0"), divCounter) @[IORegisters.scala 51:27]
    node _divCounter_T = add(divCounter, UInt<1>("h1")) @[IORegisters.scala 54:28]
    node _divCounter_T_1 = tail(_divCounter_T, 1) @[IORegisters.scala 54:28]
    node _T = eq(divCounter, UInt<8>("hff")) @[IORegisters.scala 55:19]
    node _regDIV_T = add(regDIV, UInt<1>("h1")) @[IORegisters.scala 56:22]
    node _regDIV_T_1 = tail(_regDIV_T, 1) @[IORegisters.scala 56:22]
    node _GEN_0 = mux(_T, _regDIV_T_1, regDIV) @[IORegisters.scala 55:30 56:12 46:24]
    node _GEN_1 = mux(_T, UInt<1>("h0"), _divCounter_T_1) @[IORegisters.scala 54:14 55:30 57:16]
    reg regIF : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regIF) @[IORegisters.scala 63:22]
    node _regIF_T = or(regIF, UInt<1>("h1")) @[IORegisters.scala 67:20]
    node _GEN_2 = mux(io_vblankIRQ, _regIF_T, regIF) @[IORegisters.scala 66:22 67:11 63:22]
    node _regIF_T_1 = or(regIF, UInt<2>("h2")) @[IORegisters.scala 70:20]
    node _GEN_3 = mux(io_lcdStatIRQ, _regIF_T_1, _GEN_2) @[IORegisters.scala 69:23 70:11]
    node _regIF_T_2 = or(regIF, UInt<3>("h4")) @[IORegisters.scala 73:20]
    node _GEN_4 = mux(io_timerIRQ, _regIF_T_2, _GEN_3) @[IORegisters.scala 72:21 73:11]
    reg regNR10 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regNR10) @[IORegisters.scala 81:24]
    reg regNR11 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regNR11) @[IORegisters.scala 82:24]
    reg regNR12 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regNR12) @[IORegisters.scala 83:24]
    reg regNR13 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regNR13) @[IORegisters.scala 84:24]
    reg regNR14 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regNR14) @[IORegisters.scala 85:24]
    reg regNR21 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regNR21) @[IORegisters.scala 86:24]
    reg regNR22 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regNR22) @[IORegisters.scala 87:24]
    reg regNR23 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regNR23) @[IORegisters.scala 88:24]
    reg regNR24 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regNR24) @[IORegisters.scala 89:24]
    reg regNR30 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regNR30) @[IORegisters.scala 90:24]
    reg regNR31 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regNR31) @[IORegisters.scala 91:24]
    reg regNR32 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regNR32) @[IORegisters.scala 92:24]
    reg regNR33 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regNR33) @[IORegisters.scala 93:24]
    reg regNR34 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regNR34) @[IORegisters.scala 94:24]
    reg regNR41 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regNR41) @[IORegisters.scala 95:24]
    reg regNR42 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regNR42) @[IORegisters.scala 96:24]
    reg regNR43 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regNR43) @[IORegisters.scala 97:24]
    reg regNR44 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regNR44) @[IORegisters.scala 98:24]
    reg regNR50 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regNR50) @[IORegisters.scala 99:24]
    reg regNR51 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regNR51) @[IORegisters.scala 100:24]
    reg regNR52 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regNR52) @[IORegisters.scala 101:24]
    reg regLCDC : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regLCDC) @[IORegisters.scala 106:24]
    reg regSTAT : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regSTAT) @[IORegisters.scala 107:24]
    reg regSCY : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regSCY) @[IORegisters.scala 108:24]
    reg regSCX : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regSCX) @[IORegisters.scala 109:24]
    reg regLY : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regLY) @[IORegisters.scala 110:24]
    reg regLYC : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regLYC) @[IORegisters.scala 111:24]
    reg regDMA : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regDMA) @[IORegisters.scala 112:24]
    reg regBGP : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regBGP) @[IORegisters.scala 113:24]
    reg regOBP0 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regOBP0) @[IORegisters.scala 114:24]
    reg regOBP1 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regOBP1) @[IORegisters.scala 115:24]
    reg regWY : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regWY) @[IORegisters.scala 116:24]
    reg regWX : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regWX) @[IORegisters.scala 117:24]
    reg regBOOT : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regBOOT) @[IORegisters.scala 122:24]
    node _T_1 = eq(UInt<1>("h0"), io_addr) @[IORegisters.scala 129:19]
    node _T_2 = eq(UInt<1>("h1"), io_addr) @[IORegisters.scala 129:19]
    node _T_3 = eq(UInt<2>("h2"), io_addr) @[IORegisters.scala 129:19]
    node _T_4 = eq(UInt<3>("h4"), io_addr) @[IORegisters.scala 129:19]
    node _T_5 = eq(UInt<3>("h5"), io_addr) @[IORegisters.scala 129:19]
    node _T_6 = eq(UInt<3>("h6"), io_addr) @[IORegisters.scala 129:19]
    node _T_7 = eq(UInt<3>("h7"), io_addr) @[IORegisters.scala 129:19]
    node _T_8 = eq(UInt<4>("hf"), io_addr) @[IORegisters.scala 129:19]
    node _T_9 = eq(UInt<5>("h10"), io_addr) @[IORegisters.scala 129:19]
    node _T_10 = eq(UInt<5>("h11"), io_addr) @[IORegisters.scala 129:19]
    node _T_11 = eq(UInt<5>("h12"), io_addr) @[IORegisters.scala 129:19]
    node _T_12 = eq(UInt<5>("h13"), io_addr) @[IORegisters.scala 129:19]
    node _T_13 = eq(UInt<5>("h14"), io_addr) @[IORegisters.scala 129:19]
    node _T_14 = eq(UInt<5>("h16"), io_addr) @[IORegisters.scala 129:19]
    node _T_15 = eq(UInt<5>("h17"), io_addr) @[IORegisters.scala 129:19]
    node _T_16 = eq(UInt<5>("h18"), io_addr) @[IORegisters.scala 129:19]
    node _T_17 = eq(UInt<5>("h19"), io_addr) @[IORegisters.scala 129:19]
    node _T_18 = eq(UInt<5>("h1a"), io_addr) @[IORegisters.scala 129:19]
    node _T_19 = eq(UInt<5>("h1b"), io_addr) @[IORegisters.scala 129:19]
    node _T_20 = eq(UInt<5>("h1c"), io_addr) @[IORegisters.scala 129:19]
    node _T_21 = eq(UInt<5>("h1d"), io_addr) @[IORegisters.scala 129:19]
    node _T_22 = eq(UInt<5>("h1e"), io_addr) @[IORegisters.scala 129:19]
    node _T_23 = eq(UInt<6>("h20"), io_addr) @[IORegisters.scala 129:19]
    node _T_24 = eq(UInt<6>("h21"), io_addr) @[IORegisters.scala 129:19]
    node _T_25 = eq(UInt<6>("h22"), io_addr) @[IORegisters.scala 129:19]
    node _T_26 = eq(UInt<6>("h23"), io_addr) @[IORegisters.scala 129:19]
    node _T_27 = eq(UInt<6>("h24"), io_addr) @[IORegisters.scala 129:19]
    node _T_28 = eq(UInt<6>("h25"), io_addr) @[IORegisters.scala 129:19]
    node _T_29 = eq(UInt<6>("h26"), io_addr) @[IORegisters.scala 129:19]
    node _T_30 = eq(UInt<7>("h40"), io_addr) @[IORegisters.scala 129:19]
    node _T_31 = eq(UInt<7>("h41"), io_addr) @[IORegisters.scala 129:19]
    node _T_32 = eq(UInt<7>("h42"), io_addr) @[IORegisters.scala 129:19]
    node _T_33 = eq(UInt<7>("h43"), io_addr) @[IORegisters.scala 129:19]
    node _T_34 = eq(UInt<7>("h44"), io_addr) @[IORegisters.scala 129:19]
    node _T_35 = eq(UInt<7>("h45"), io_addr) @[IORegisters.scala 129:19]
    node _T_36 = eq(UInt<7>("h46"), io_addr) @[IORegisters.scala 129:19]
    node _T_37 = eq(UInt<7>("h47"), io_addr) @[IORegisters.scala 129:19]
    node _T_38 = eq(UInt<7>("h48"), io_addr) @[IORegisters.scala 129:19]
    node _T_39 = eq(UInt<7>("h49"), io_addr) @[IORegisters.scala 129:19]
    node _T_40 = eq(UInt<7>("h4a"), io_addr) @[IORegisters.scala 129:19]
    node _T_41 = eq(UInt<7>("h4b"), io_addr) @[IORegisters.scala 129:19]
    node _T_42 = eq(UInt<7>("h50"), io_addr) @[IORegisters.scala 129:19]
    node _GEN_5 = mux(_T_42, regBOOT, UInt<8>("hff")) @[IORegisters.scala 129:19 184:27 127:29]
    node _GEN_6 = mux(_T_41, regWX, _GEN_5) @[IORegisters.scala 129:19 181:27]
    node _GEN_7 = mux(_T_40, regWY, _GEN_6) @[IORegisters.scala 129:19 180:27]
    node _GEN_8 = mux(_T_39, regOBP1, _GEN_7) @[IORegisters.scala 129:19 179:27]
    node _GEN_9 = mux(_T_38, regOBP0, _GEN_8) @[IORegisters.scala 129:19 178:27]
    node _GEN_10 = mux(_T_37, regBGP, _GEN_9) @[IORegisters.scala 129:19 177:27]
    node _GEN_11 = mux(_T_36, regDMA, _GEN_10) @[IORegisters.scala 129:19 176:27]
    node _GEN_12 = mux(_T_35, regLYC, _GEN_11) @[IORegisters.scala 129:19 175:27]
    node _GEN_13 = mux(_T_34, regLY, _GEN_12) @[IORegisters.scala 129:19 174:27]
    node _GEN_14 = mux(_T_33, regSCX, _GEN_13) @[IORegisters.scala 129:19 173:27]
    node _GEN_15 = mux(_T_32, regSCY, _GEN_14) @[IORegisters.scala 129:19 172:27]
    node _GEN_16 = mux(_T_31, regSTAT, _GEN_15) @[IORegisters.scala 129:19 171:27]
    node _GEN_17 = mux(_T_30, regLCDC, _GEN_16) @[IORegisters.scala 129:19 170:27]
    node _GEN_18 = mux(_T_29, regNR52, _GEN_17) @[IORegisters.scala 129:19 167:27]
    node _GEN_19 = mux(_T_28, regNR51, _GEN_18) @[IORegisters.scala 129:19 166:27]
    node _GEN_20 = mux(_T_27, regNR50, _GEN_19) @[IORegisters.scala 129:19 165:27]
    node _GEN_21 = mux(_T_26, regNR44, _GEN_20) @[IORegisters.scala 129:19 164:27]
    node _GEN_22 = mux(_T_25, regNR43, _GEN_21) @[IORegisters.scala 129:19 163:27]
    node _GEN_23 = mux(_T_24, regNR42, _GEN_22) @[IORegisters.scala 129:19 162:27]
    node _GEN_24 = mux(_T_23, regNR41, _GEN_23) @[IORegisters.scala 129:19 161:27]
    node _GEN_25 = mux(_T_22, regNR34, _GEN_24) @[IORegisters.scala 129:19 160:27]
    node _GEN_26 = mux(_T_21, regNR33, _GEN_25) @[IORegisters.scala 129:19 159:27]
    node _GEN_27 = mux(_T_20, regNR32, _GEN_26) @[IORegisters.scala 129:19 158:27]
    node _GEN_28 = mux(_T_19, regNR31, _GEN_27) @[IORegisters.scala 129:19 157:27]
    node _GEN_29 = mux(_T_18, regNR30, _GEN_28) @[IORegisters.scala 129:19 156:27]
    node _GEN_30 = mux(_T_17, regNR24, _GEN_29) @[IORegisters.scala 129:19 155:27]
    node _GEN_31 = mux(_T_16, regNR23, _GEN_30) @[IORegisters.scala 129:19 154:27]
    node _GEN_32 = mux(_T_15, regNR22, _GEN_31) @[IORegisters.scala 129:19 153:27]
    node _GEN_33 = mux(_T_14, regNR21, _GEN_32) @[IORegisters.scala 129:19 152:27]
    node _GEN_34 = mux(_T_13, regNR14, _GEN_33) @[IORegisters.scala 129:19 151:27]
    node _GEN_35 = mux(_T_12, regNR13, _GEN_34) @[IORegisters.scala 129:19 150:27]
    node _GEN_36 = mux(_T_11, regNR12, _GEN_35) @[IORegisters.scala 129:19 149:27]
    node _GEN_37 = mux(_T_10, regNR11, _GEN_36) @[IORegisters.scala 129:19 148:27]
    node _GEN_38 = mux(_T_9, regNR10, _GEN_37) @[IORegisters.scala 129:19 147:27]
    node _GEN_39 = mux(_T_8, regIF, _GEN_38) @[IORegisters.scala 129:19 144:27]
    node _GEN_40 = mux(_T_7, regTAC, _GEN_39) @[IORegisters.scala 129:19 141:27]
    node _GEN_41 = mux(_T_6, regTMA, _GEN_40) @[IORegisters.scala 129:19 140:27]
    node _GEN_42 = mux(_T_5, regTIMA, _GEN_41) @[IORegisters.scala 129:19 139:27]
    node _GEN_43 = mux(_T_4, regDIV, _GEN_42) @[IORegisters.scala 129:19 138:27]
    node _GEN_44 = mux(_T_3, regSC, _GEN_43) @[IORegisters.scala 129:19 135:27]
    node _GEN_45 = mux(_T_2, regSB, _GEN_44) @[IORegisters.scala 129:19 134:27]
    node _GEN_46 = mux(_T_1, regP1, _GEN_45) @[IORegisters.scala 129:19 131:27]
    node _T_43 = eq(UInt<1>("h0"), io_addr) @[IORegisters.scala 193:21]
    node _regP1_T = or(io_writeData, UInt<8>("hcf")) @[IORegisters.scala 195:42]
    node _T_44 = eq(UInt<1>("h1"), io_addr) @[IORegisters.scala 193:21]
    node _T_45 = eq(UInt<2>("h2"), io_addr) @[IORegisters.scala 193:21]
    node _T_46 = eq(UInt<3>("h4"), io_addr) @[IORegisters.scala 193:21]
    node _T_47 = eq(UInt<3>("h5"), io_addr) @[IORegisters.scala 193:21]
    node _T_48 = eq(UInt<3>("h6"), io_addr) @[IORegisters.scala 193:21]
    node _T_49 = eq(UInt<3>("h7"), io_addr) @[IORegisters.scala 193:21]
    node _T_50 = eq(UInt<4>("hf"), io_addr) @[IORegisters.scala 193:21]
    node _T_51 = eq(UInt<5>("h10"), io_addr) @[IORegisters.scala 193:21]
    node _T_52 = eq(UInt<5>("h11"), io_addr) @[IORegisters.scala 193:21]
    node _T_53 = eq(UInt<5>("h12"), io_addr) @[IORegisters.scala 193:21]
    node _T_54 = eq(UInt<5>("h13"), io_addr) @[IORegisters.scala 193:21]
    node _T_55 = eq(UInt<5>("h14"), io_addr) @[IORegisters.scala 193:21]
    node _T_56 = eq(UInt<5>("h16"), io_addr) @[IORegisters.scala 193:21]
    node _T_57 = eq(UInt<5>("h17"), io_addr) @[IORegisters.scala 193:21]
    node _T_58 = eq(UInt<5>("h18"), io_addr) @[IORegisters.scala 193:21]
    node _T_59 = eq(UInt<5>("h19"), io_addr) @[IORegisters.scala 193:21]
    node _T_60 = eq(UInt<5>("h1a"), io_addr) @[IORegisters.scala 193:21]
    node _T_61 = eq(UInt<5>("h1b"), io_addr) @[IORegisters.scala 193:21]
    node _T_62 = eq(UInt<5>("h1c"), io_addr) @[IORegisters.scala 193:21]
    node _T_63 = eq(UInt<5>("h1d"), io_addr) @[IORegisters.scala 193:21]
    node _T_64 = eq(UInt<5>("h1e"), io_addr) @[IORegisters.scala 193:21]
    node _T_65 = eq(UInt<6>("h20"), io_addr) @[IORegisters.scala 193:21]
    node _T_66 = eq(UInt<6>("h21"), io_addr) @[IORegisters.scala 193:21]
    node _T_67 = eq(UInt<6>("h22"), io_addr) @[IORegisters.scala 193:21]
    node _T_68 = eq(UInt<6>("h23"), io_addr) @[IORegisters.scala 193:21]
    node _T_69 = eq(UInt<6>("h24"), io_addr) @[IORegisters.scala 193:21]
    node _T_70 = eq(UInt<6>("h25"), io_addr) @[IORegisters.scala 193:21]
    node _T_71 = eq(UInt<6>("h26"), io_addr) @[IORegisters.scala 193:21]
    node _T_72 = eq(UInt<7>("h40"), io_addr) @[IORegisters.scala 193:21]
    node _T_73 = eq(UInt<7>("h41"), io_addr) @[IORegisters.scala 193:21]
    node _T_74 = eq(UInt<7>("h42"), io_addr) @[IORegisters.scala 193:21]
    node _T_75 = eq(UInt<7>("h43"), io_addr) @[IORegisters.scala 193:21]
    node _T_76 = eq(UInt<7>("h44"), io_addr) @[IORegisters.scala 193:21]
    node _T_77 = eq(UInt<7>("h45"), io_addr) @[IORegisters.scala 193:21]
    node _T_78 = eq(UInt<7>("h46"), io_addr) @[IORegisters.scala 193:21]
    node _T_79 = eq(UInt<7>("h47"), io_addr) @[IORegisters.scala 193:21]
    node _T_80 = eq(UInt<7>("h48"), io_addr) @[IORegisters.scala 193:21]
    node _T_81 = eq(UInt<7>("h49"), io_addr) @[IORegisters.scala 193:21]
    node _T_82 = eq(UInt<7>("h4a"), io_addr) @[IORegisters.scala 193:21]
    node _T_83 = eq(UInt<7>("h4b"), io_addr) @[IORegisters.scala 193:21]
    node _T_84 = eq(UInt<7>("h50"), io_addr) @[IORegisters.scala 193:21]
    node _GEN_47 = mux(_T_84, io_writeData, regBOOT) @[IORegisters.scala 193:21 122:24 248:28]
    node _GEN_48 = mux(_T_83, io_writeData, regWX) @[IORegisters.scala 193:21 117:24 245:26]
    node _GEN_49 = mux(_T_83, regBOOT, _GEN_47) @[IORegisters.scala 193:21 122:24]
    node _GEN_50 = mux(_T_82, io_writeData, regWY) @[IORegisters.scala 193:21 116:24 244:26]
    node _GEN_51 = mux(_T_82, regWX, _GEN_48) @[IORegisters.scala 193:21 117:24]
    node _GEN_52 = mux(_T_82, regBOOT, _GEN_49) @[IORegisters.scala 193:21 122:24]
    node _GEN_53 = mux(_T_81, io_writeData, regOBP1) @[IORegisters.scala 193:21 115:24 243:28]
    node _GEN_54 = mux(_T_81, regWY, _GEN_50) @[IORegisters.scala 193:21 116:24]
    node _GEN_55 = mux(_T_81, regWX, _GEN_51) @[IORegisters.scala 193:21 117:24]
    node _GEN_56 = mux(_T_81, regBOOT, _GEN_52) @[IORegisters.scala 193:21 122:24]
    node _GEN_57 = mux(_T_80, io_writeData, regOBP0) @[IORegisters.scala 193:21 114:24 242:28]
    node _GEN_58 = mux(_T_80, regOBP1, _GEN_53) @[IORegisters.scala 193:21 115:24]
    node _GEN_59 = mux(_T_80, regWY, _GEN_54) @[IORegisters.scala 193:21 116:24]
    node _GEN_60 = mux(_T_80, regWX, _GEN_55) @[IORegisters.scala 193:21 117:24]
    node _GEN_61 = mux(_T_80, regBOOT, _GEN_56) @[IORegisters.scala 193:21 122:24]
    node _GEN_62 = mux(_T_79, io_writeData, regBGP) @[IORegisters.scala 193:21 113:24 241:27]
    node _GEN_63 = mux(_T_79, regOBP0, _GEN_57) @[IORegisters.scala 193:21 114:24]
    node _GEN_64 = mux(_T_79, regOBP1, _GEN_58) @[IORegisters.scala 193:21 115:24]
    node _GEN_65 = mux(_T_79, regWY, _GEN_59) @[IORegisters.scala 193:21 116:24]
    node _GEN_66 = mux(_T_79, regWX, _GEN_60) @[IORegisters.scala 193:21 117:24]
    node _GEN_67 = mux(_T_79, regBOOT, _GEN_61) @[IORegisters.scala 193:21 122:24]
    node _GEN_68 = mux(_T_78, io_writeData, regDMA) @[IORegisters.scala 193:21 112:24 240:27]
    node _GEN_69 = mux(_T_78, regBGP, _GEN_62) @[IORegisters.scala 193:21 113:24]
    node _GEN_70 = mux(_T_78, regOBP0, _GEN_63) @[IORegisters.scala 193:21 114:24]
    node _GEN_71 = mux(_T_78, regOBP1, _GEN_64) @[IORegisters.scala 193:21 115:24]
    node _GEN_72 = mux(_T_78, regWY, _GEN_65) @[IORegisters.scala 193:21 116:24]
    node _GEN_73 = mux(_T_78, regWX, _GEN_66) @[IORegisters.scala 193:21 117:24]
    node _GEN_74 = mux(_T_78, regBOOT, _GEN_67) @[IORegisters.scala 193:21 122:24]
    node _GEN_75 = mux(_T_77, io_writeData, regLYC) @[IORegisters.scala 193:21 111:24 239:27]
    node _GEN_76 = mux(_T_77, regDMA, _GEN_68) @[IORegisters.scala 193:21 112:24]
    node _GEN_77 = mux(_T_77, regBGP, _GEN_69) @[IORegisters.scala 193:21 113:24]
    node _GEN_78 = mux(_T_77, regOBP0, _GEN_70) @[IORegisters.scala 193:21 114:24]
    node _GEN_79 = mux(_T_77, regOBP1, _GEN_71) @[IORegisters.scala 193:21 115:24]
    node _GEN_80 = mux(_T_77, regWY, _GEN_72) @[IORegisters.scala 193:21 116:24]
    node _GEN_81 = mux(_T_77, regWX, _GEN_73) @[IORegisters.scala 193:21 117:24]
    node _GEN_82 = mux(_T_77, regBOOT, _GEN_74) @[IORegisters.scala 193:21 122:24]
    node _GEN_83 = mux(_T_76, regLYC, _GEN_75) @[IORegisters.scala 193:21 111:24]
    node _GEN_84 = mux(_T_76, regDMA, _GEN_76) @[IORegisters.scala 193:21 112:24]
    node _GEN_85 = mux(_T_76, regBGP, _GEN_77) @[IORegisters.scala 193:21 113:24]
    node _GEN_86 = mux(_T_76, regOBP0, _GEN_78) @[IORegisters.scala 193:21 114:24]
    node _GEN_87 = mux(_T_76, regOBP1, _GEN_79) @[IORegisters.scala 193:21 115:24]
    node _GEN_88 = mux(_T_76, regWY, _GEN_80) @[IORegisters.scala 193:21 116:24]
    node _GEN_89 = mux(_T_76, regWX, _GEN_81) @[IORegisters.scala 193:21 117:24]
    node _GEN_90 = mux(_T_76, regBOOT, _GEN_82) @[IORegisters.scala 193:21 122:24]
    node _GEN_91 = mux(_T_75, io_writeData, regSCX) @[IORegisters.scala 193:21 109:24 237:27]
    node _GEN_92 = mux(_T_75, regLYC, _GEN_83) @[IORegisters.scala 193:21 111:24]
    node _GEN_93 = mux(_T_75, regDMA, _GEN_84) @[IORegisters.scala 193:21 112:24]
    node _GEN_94 = mux(_T_75, regBGP, _GEN_85) @[IORegisters.scala 193:21 113:24]
    node _GEN_95 = mux(_T_75, regOBP0, _GEN_86) @[IORegisters.scala 193:21 114:24]
    node _GEN_96 = mux(_T_75, regOBP1, _GEN_87) @[IORegisters.scala 193:21 115:24]
    node _GEN_97 = mux(_T_75, regWY, _GEN_88) @[IORegisters.scala 193:21 116:24]
    node _GEN_98 = mux(_T_75, regWX, _GEN_89) @[IORegisters.scala 193:21 117:24]
    node _GEN_99 = mux(_T_75, regBOOT, _GEN_90) @[IORegisters.scala 193:21 122:24]
    node _GEN_100 = mux(_T_74, io_writeData, regSCY) @[IORegisters.scala 193:21 108:24 236:27]
    node _GEN_101 = mux(_T_74, regSCX, _GEN_91) @[IORegisters.scala 193:21 109:24]
    node _GEN_102 = mux(_T_74, regLYC, _GEN_92) @[IORegisters.scala 193:21 111:24]
    node _GEN_103 = mux(_T_74, regDMA, _GEN_93) @[IORegisters.scala 193:21 112:24]
    node _GEN_104 = mux(_T_74, regBGP, _GEN_94) @[IORegisters.scala 193:21 113:24]
    node _GEN_105 = mux(_T_74, regOBP0, _GEN_95) @[IORegisters.scala 193:21 114:24]
    node _GEN_106 = mux(_T_74, regOBP1, _GEN_96) @[IORegisters.scala 193:21 115:24]
    node _GEN_107 = mux(_T_74, regWY, _GEN_97) @[IORegisters.scala 193:21 116:24]
    node _GEN_108 = mux(_T_74, regWX, _GEN_98) @[IORegisters.scala 193:21 117:24]
    node _GEN_109 = mux(_T_74, regBOOT, _GEN_99) @[IORegisters.scala 193:21 122:24]
    node _GEN_110 = mux(_T_73, io_writeData, regSTAT) @[IORegisters.scala 193:21 107:24 235:28]
    node _GEN_111 = mux(_T_73, regSCY, _GEN_100) @[IORegisters.scala 193:21 108:24]
    node _GEN_112 = mux(_T_73, regSCX, _GEN_101) @[IORegisters.scala 193:21 109:24]
    node _GEN_113 = mux(_T_73, regLYC, _GEN_102) @[IORegisters.scala 193:21 111:24]
    node _GEN_114 = mux(_T_73, regDMA, _GEN_103) @[IORegisters.scala 193:21 112:24]
    node _GEN_115 = mux(_T_73, regBGP, _GEN_104) @[IORegisters.scala 193:21 113:24]
    node _GEN_116 = mux(_T_73, regOBP0, _GEN_105) @[IORegisters.scala 193:21 114:24]
    node _GEN_117 = mux(_T_73, regOBP1, _GEN_106) @[IORegisters.scala 193:21 115:24]
    node _GEN_118 = mux(_T_73, regWY, _GEN_107) @[IORegisters.scala 193:21 116:24]
    node _GEN_119 = mux(_T_73, regWX, _GEN_108) @[IORegisters.scala 193:21 117:24]
    node _GEN_120 = mux(_T_73, regBOOT, _GEN_109) @[IORegisters.scala 193:21 122:24]
    node _GEN_121 = mux(_T_72, io_writeData, regLCDC) @[IORegisters.scala 193:21 106:24 234:28]
    node _GEN_122 = mux(_T_72, regSTAT, _GEN_110) @[IORegisters.scala 193:21 107:24]
    node _GEN_123 = mux(_T_72, regSCY, _GEN_111) @[IORegisters.scala 193:21 108:24]
    node _GEN_124 = mux(_T_72, regSCX, _GEN_112) @[IORegisters.scala 193:21 109:24]
    node _GEN_125 = mux(_T_72, regLYC, _GEN_113) @[IORegisters.scala 193:21 111:24]
    node _GEN_126 = mux(_T_72, regDMA, _GEN_114) @[IORegisters.scala 193:21 112:24]
    node _GEN_127 = mux(_T_72, regBGP, _GEN_115) @[IORegisters.scala 193:21 113:24]
    node _GEN_128 = mux(_T_72, regOBP0, _GEN_116) @[IORegisters.scala 193:21 114:24]
    node _GEN_129 = mux(_T_72, regOBP1, _GEN_117) @[IORegisters.scala 193:21 115:24]
    node _GEN_130 = mux(_T_72, regWY, _GEN_118) @[IORegisters.scala 193:21 116:24]
    node _GEN_131 = mux(_T_72, regWX, _GEN_119) @[IORegisters.scala 193:21 117:24]
    node _GEN_132 = mux(_T_72, regBOOT, _GEN_120) @[IORegisters.scala 193:21 122:24]
    node _GEN_133 = mux(_T_71, io_writeData, regNR52) @[IORegisters.scala 193:21 101:24 231:28]
    node _GEN_134 = mux(_T_71, regLCDC, _GEN_121) @[IORegisters.scala 193:21 106:24]
    node _GEN_135 = mux(_T_71, regSTAT, _GEN_122) @[IORegisters.scala 193:21 107:24]
    node _GEN_136 = mux(_T_71, regSCY, _GEN_123) @[IORegisters.scala 193:21 108:24]
    node _GEN_137 = mux(_T_71, regSCX, _GEN_124) @[IORegisters.scala 193:21 109:24]
    node _GEN_138 = mux(_T_71, regLYC, _GEN_125) @[IORegisters.scala 193:21 111:24]
    node _GEN_139 = mux(_T_71, regDMA, _GEN_126) @[IORegisters.scala 193:21 112:24]
    node _GEN_140 = mux(_T_71, regBGP, _GEN_127) @[IORegisters.scala 193:21 113:24]
    node _GEN_141 = mux(_T_71, regOBP0, _GEN_128) @[IORegisters.scala 193:21 114:24]
    node _GEN_142 = mux(_T_71, regOBP1, _GEN_129) @[IORegisters.scala 193:21 115:24]
    node _GEN_143 = mux(_T_71, regWY, _GEN_130) @[IORegisters.scala 193:21 116:24]
    node _GEN_144 = mux(_T_71, regWX, _GEN_131) @[IORegisters.scala 193:21 117:24]
    node _GEN_145 = mux(_T_71, regBOOT, _GEN_132) @[IORegisters.scala 193:21 122:24]
    node _GEN_146 = mux(_T_70, io_writeData, regNR51) @[IORegisters.scala 193:21 100:24 230:28]
    node _GEN_147 = mux(_T_70, regNR52, _GEN_133) @[IORegisters.scala 193:21 101:24]
    node _GEN_148 = mux(_T_70, regLCDC, _GEN_134) @[IORegisters.scala 193:21 106:24]
    node _GEN_149 = mux(_T_70, regSTAT, _GEN_135) @[IORegisters.scala 193:21 107:24]
    node _GEN_150 = mux(_T_70, regSCY, _GEN_136) @[IORegisters.scala 193:21 108:24]
    node _GEN_151 = mux(_T_70, regSCX, _GEN_137) @[IORegisters.scala 193:21 109:24]
    node _GEN_152 = mux(_T_70, regLYC, _GEN_138) @[IORegisters.scala 193:21 111:24]
    node _GEN_153 = mux(_T_70, regDMA, _GEN_139) @[IORegisters.scala 193:21 112:24]
    node _GEN_154 = mux(_T_70, regBGP, _GEN_140) @[IORegisters.scala 193:21 113:24]
    node _GEN_155 = mux(_T_70, regOBP0, _GEN_141) @[IORegisters.scala 193:21 114:24]
    node _GEN_156 = mux(_T_70, regOBP1, _GEN_142) @[IORegisters.scala 193:21 115:24]
    node _GEN_157 = mux(_T_70, regWY, _GEN_143) @[IORegisters.scala 193:21 116:24]
    node _GEN_158 = mux(_T_70, regWX, _GEN_144) @[IORegisters.scala 193:21 117:24]
    node _GEN_159 = mux(_T_70, regBOOT, _GEN_145) @[IORegisters.scala 193:21 122:24]
    node _GEN_160 = mux(_T_69, io_writeData, regNR50) @[IORegisters.scala 193:21 229:28 99:24]
    node _GEN_161 = mux(_T_69, regNR51, _GEN_146) @[IORegisters.scala 193:21 100:24]
    node _GEN_162 = mux(_T_69, regNR52, _GEN_147) @[IORegisters.scala 193:21 101:24]
    node _GEN_163 = mux(_T_69, regLCDC, _GEN_148) @[IORegisters.scala 193:21 106:24]
    node _GEN_164 = mux(_T_69, regSTAT, _GEN_149) @[IORegisters.scala 193:21 107:24]
    node _GEN_165 = mux(_T_69, regSCY, _GEN_150) @[IORegisters.scala 193:21 108:24]
    node _GEN_166 = mux(_T_69, regSCX, _GEN_151) @[IORegisters.scala 193:21 109:24]
    node _GEN_167 = mux(_T_69, regLYC, _GEN_152) @[IORegisters.scala 193:21 111:24]
    node _GEN_168 = mux(_T_69, regDMA, _GEN_153) @[IORegisters.scala 193:21 112:24]
    node _GEN_169 = mux(_T_69, regBGP, _GEN_154) @[IORegisters.scala 193:21 113:24]
    node _GEN_170 = mux(_T_69, regOBP0, _GEN_155) @[IORegisters.scala 193:21 114:24]
    node _GEN_171 = mux(_T_69, regOBP1, _GEN_156) @[IORegisters.scala 193:21 115:24]
    node _GEN_172 = mux(_T_69, regWY, _GEN_157) @[IORegisters.scala 193:21 116:24]
    node _GEN_173 = mux(_T_69, regWX, _GEN_158) @[IORegisters.scala 193:21 117:24]
    node _GEN_174 = mux(_T_69, regBOOT, _GEN_159) @[IORegisters.scala 193:21 122:24]
    node _GEN_175 = mux(_T_68, io_writeData, regNR44) @[IORegisters.scala 193:21 228:28 98:24]
    node _GEN_176 = mux(_T_68, regNR50, _GEN_160) @[IORegisters.scala 193:21 99:24]
    node _GEN_177 = mux(_T_68, regNR51, _GEN_161) @[IORegisters.scala 193:21 100:24]
    node _GEN_178 = mux(_T_68, regNR52, _GEN_162) @[IORegisters.scala 193:21 101:24]
    node _GEN_179 = mux(_T_68, regLCDC, _GEN_163) @[IORegisters.scala 193:21 106:24]
    node _GEN_180 = mux(_T_68, regSTAT, _GEN_164) @[IORegisters.scala 193:21 107:24]
    node _GEN_181 = mux(_T_68, regSCY, _GEN_165) @[IORegisters.scala 193:21 108:24]
    node _GEN_182 = mux(_T_68, regSCX, _GEN_166) @[IORegisters.scala 193:21 109:24]
    node _GEN_183 = mux(_T_68, regLYC, _GEN_167) @[IORegisters.scala 193:21 111:24]
    node _GEN_184 = mux(_T_68, regDMA, _GEN_168) @[IORegisters.scala 193:21 112:24]
    node _GEN_185 = mux(_T_68, regBGP, _GEN_169) @[IORegisters.scala 193:21 113:24]
    node _GEN_186 = mux(_T_68, regOBP0, _GEN_170) @[IORegisters.scala 193:21 114:24]
    node _GEN_187 = mux(_T_68, regOBP1, _GEN_171) @[IORegisters.scala 193:21 115:24]
    node _GEN_188 = mux(_T_68, regWY, _GEN_172) @[IORegisters.scala 193:21 116:24]
    node _GEN_189 = mux(_T_68, regWX, _GEN_173) @[IORegisters.scala 193:21 117:24]
    node _GEN_190 = mux(_T_68, regBOOT, _GEN_174) @[IORegisters.scala 193:21 122:24]
    node _GEN_191 = mux(_T_67, io_writeData, regNR43) @[IORegisters.scala 193:21 227:28 97:24]
    node _GEN_192 = mux(_T_67, regNR44, _GEN_175) @[IORegisters.scala 193:21 98:24]
    node _GEN_193 = mux(_T_67, regNR50, _GEN_176) @[IORegisters.scala 193:21 99:24]
    node _GEN_194 = mux(_T_67, regNR51, _GEN_177) @[IORegisters.scala 193:21 100:24]
    node _GEN_195 = mux(_T_67, regNR52, _GEN_178) @[IORegisters.scala 193:21 101:24]
    node _GEN_196 = mux(_T_67, regLCDC, _GEN_179) @[IORegisters.scala 193:21 106:24]
    node _GEN_197 = mux(_T_67, regSTAT, _GEN_180) @[IORegisters.scala 193:21 107:24]
    node _GEN_198 = mux(_T_67, regSCY, _GEN_181) @[IORegisters.scala 193:21 108:24]
    node _GEN_199 = mux(_T_67, regSCX, _GEN_182) @[IORegisters.scala 193:21 109:24]
    node _GEN_200 = mux(_T_67, regLYC, _GEN_183) @[IORegisters.scala 193:21 111:24]
    node _GEN_201 = mux(_T_67, regDMA, _GEN_184) @[IORegisters.scala 193:21 112:24]
    node _GEN_202 = mux(_T_67, regBGP, _GEN_185) @[IORegisters.scala 193:21 113:24]
    node _GEN_203 = mux(_T_67, regOBP0, _GEN_186) @[IORegisters.scala 193:21 114:24]
    node _GEN_204 = mux(_T_67, regOBP1, _GEN_187) @[IORegisters.scala 193:21 115:24]
    node _GEN_205 = mux(_T_67, regWY, _GEN_188) @[IORegisters.scala 193:21 116:24]
    node _GEN_206 = mux(_T_67, regWX, _GEN_189) @[IORegisters.scala 193:21 117:24]
    node _GEN_207 = mux(_T_67, regBOOT, _GEN_190) @[IORegisters.scala 193:21 122:24]
    node _GEN_208 = mux(_T_66, io_writeData, regNR42) @[IORegisters.scala 193:21 226:28 96:24]
    node _GEN_209 = mux(_T_66, regNR43, _GEN_191) @[IORegisters.scala 193:21 97:24]
    node _GEN_210 = mux(_T_66, regNR44, _GEN_192) @[IORegisters.scala 193:21 98:24]
    node _GEN_211 = mux(_T_66, regNR50, _GEN_193) @[IORegisters.scala 193:21 99:24]
    node _GEN_212 = mux(_T_66, regNR51, _GEN_194) @[IORegisters.scala 193:21 100:24]
    node _GEN_213 = mux(_T_66, regNR52, _GEN_195) @[IORegisters.scala 193:21 101:24]
    node _GEN_214 = mux(_T_66, regLCDC, _GEN_196) @[IORegisters.scala 193:21 106:24]
    node _GEN_215 = mux(_T_66, regSTAT, _GEN_197) @[IORegisters.scala 193:21 107:24]
    node _GEN_216 = mux(_T_66, regSCY, _GEN_198) @[IORegisters.scala 193:21 108:24]
    node _GEN_217 = mux(_T_66, regSCX, _GEN_199) @[IORegisters.scala 193:21 109:24]
    node _GEN_218 = mux(_T_66, regLYC, _GEN_200) @[IORegisters.scala 193:21 111:24]
    node _GEN_219 = mux(_T_66, regDMA, _GEN_201) @[IORegisters.scala 193:21 112:24]
    node _GEN_220 = mux(_T_66, regBGP, _GEN_202) @[IORegisters.scala 193:21 113:24]
    node _GEN_221 = mux(_T_66, regOBP0, _GEN_203) @[IORegisters.scala 193:21 114:24]
    node _GEN_222 = mux(_T_66, regOBP1, _GEN_204) @[IORegisters.scala 193:21 115:24]
    node _GEN_223 = mux(_T_66, regWY, _GEN_205) @[IORegisters.scala 193:21 116:24]
    node _GEN_224 = mux(_T_66, regWX, _GEN_206) @[IORegisters.scala 193:21 117:24]
    node _GEN_225 = mux(_T_66, regBOOT, _GEN_207) @[IORegisters.scala 193:21 122:24]
    node _GEN_226 = mux(_T_65, io_writeData, regNR41) @[IORegisters.scala 193:21 225:28 95:24]
    node _GEN_227 = mux(_T_65, regNR42, _GEN_208) @[IORegisters.scala 193:21 96:24]
    node _GEN_228 = mux(_T_65, regNR43, _GEN_209) @[IORegisters.scala 193:21 97:24]
    node _GEN_229 = mux(_T_65, regNR44, _GEN_210) @[IORegisters.scala 193:21 98:24]
    node _GEN_230 = mux(_T_65, regNR50, _GEN_211) @[IORegisters.scala 193:21 99:24]
    node _GEN_231 = mux(_T_65, regNR51, _GEN_212) @[IORegisters.scala 193:21 100:24]
    node _GEN_232 = mux(_T_65, regNR52, _GEN_213) @[IORegisters.scala 193:21 101:24]
    node _GEN_233 = mux(_T_65, regLCDC, _GEN_214) @[IORegisters.scala 193:21 106:24]
    node _GEN_234 = mux(_T_65, regSTAT, _GEN_215) @[IORegisters.scala 193:21 107:24]
    node _GEN_235 = mux(_T_65, regSCY, _GEN_216) @[IORegisters.scala 193:21 108:24]
    node _GEN_236 = mux(_T_65, regSCX, _GEN_217) @[IORegisters.scala 193:21 109:24]
    node _GEN_237 = mux(_T_65, regLYC, _GEN_218) @[IORegisters.scala 193:21 111:24]
    node _GEN_238 = mux(_T_65, regDMA, _GEN_219) @[IORegisters.scala 193:21 112:24]
    node _GEN_239 = mux(_T_65, regBGP, _GEN_220) @[IORegisters.scala 193:21 113:24]
    node _GEN_240 = mux(_T_65, regOBP0, _GEN_221) @[IORegisters.scala 193:21 114:24]
    node _GEN_241 = mux(_T_65, regOBP1, _GEN_222) @[IORegisters.scala 193:21 115:24]
    node _GEN_242 = mux(_T_65, regWY, _GEN_223) @[IORegisters.scala 193:21 116:24]
    node _GEN_243 = mux(_T_65, regWX, _GEN_224) @[IORegisters.scala 193:21 117:24]
    node _GEN_244 = mux(_T_65, regBOOT, _GEN_225) @[IORegisters.scala 193:21 122:24]
    node _GEN_245 = mux(_T_64, io_writeData, regNR34) @[IORegisters.scala 193:21 224:28 94:24]
    node _GEN_246 = mux(_T_64, regNR41, _GEN_226) @[IORegisters.scala 193:21 95:24]
    node _GEN_247 = mux(_T_64, regNR42, _GEN_227) @[IORegisters.scala 193:21 96:24]
    node _GEN_248 = mux(_T_64, regNR43, _GEN_228) @[IORegisters.scala 193:21 97:24]
    node _GEN_249 = mux(_T_64, regNR44, _GEN_229) @[IORegisters.scala 193:21 98:24]
    node _GEN_250 = mux(_T_64, regNR50, _GEN_230) @[IORegisters.scala 193:21 99:24]
    node _GEN_251 = mux(_T_64, regNR51, _GEN_231) @[IORegisters.scala 193:21 100:24]
    node _GEN_252 = mux(_T_64, regNR52, _GEN_232) @[IORegisters.scala 193:21 101:24]
    node _GEN_253 = mux(_T_64, regLCDC, _GEN_233) @[IORegisters.scala 193:21 106:24]
    node _GEN_254 = mux(_T_64, regSTAT, _GEN_234) @[IORegisters.scala 193:21 107:24]
    node _GEN_255 = mux(_T_64, regSCY, _GEN_235) @[IORegisters.scala 193:21 108:24]
    node _GEN_256 = mux(_T_64, regSCX, _GEN_236) @[IORegisters.scala 193:21 109:24]
    node _GEN_257 = mux(_T_64, regLYC, _GEN_237) @[IORegisters.scala 193:21 111:24]
    node _GEN_258 = mux(_T_64, regDMA, _GEN_238) @[IORegisters.scala 193:21 112:24]
    node _GEN_259 = mux(_T_64, regBGP, _GEN_239) @[IORegisters.scala 193:21 113:24]
    node _GEN_260 = mux(_T_64, regOBP0, _GEN_240) @[IORegisters.scala 193:21 114:24]
    node _GEN_261 = mux(_T_64, regOBP1, _GEN_241) @[IORegisters.scala 193:21 115:24]
    node _GEN_262 = mux(_T_64, regWY, _GEN_242) @[IORegisters.scala 193:21 116:24]
    node _GEN_263 = mux(_T_64, regWX, _GEN_243) @[IORegisters.scala 193:21 117:24]
    node _GEN_264 = mux(_T_64, regBOOT, _GEN_244) @[IORegisters.scala 193:21 122:24]
    node _GEN_265 = mux(_T_63, io_writeData, regNR33) @[IORegisters.scala 193:21 223:28 93:24]
    node _GEN_266 = mux(_T_63, regNR34, _GEN_245) @[IORegisters.scala 193:21 94:24]
    node _GEN_267 = mux(_T_63, regNR41, _GEN_246) @[IORegisters.scala 193:21 95:24]
    node _GEN_268 = mux(_T_63, regNR42, _GEN_247) @[IORegisters.scala 193:21 96:24]
    node _GEN_269 = mux(_T_63, regNR43, _GEN_248) @[IORegisters.scala 193:21 97:24]
    node _GEN_270 = mux(_T_63, regNR44, _GEN_249) @[IORegisters.scala 193:21 98:24]
    node _GEN_271 = mux(_T_63, regNR50, _GEN_250) @[IORegisters.scala 193:21 99:24]
    node _GEN_272 = mux(_T_63, regNR51, _GEN_251) @[IORegisters.scala 193:21 100:24]
    node _GEN_273 = mux(_T_63, regNR52, _GEN_252) @[IORegisters.scala 193:21 101:24]
    node _GEN_274 = mux(_T_63, regLCDC, _GEN_253) @[IORegisters.scala 193:21 106:24]
    node _GEN_275 = mux(_T_63, regSTAT, _GEN_254) @[IORegisters.scala 193:21 107:24]
    node _GEN_276 = mux(_T_63, regSCY, _GEN_255) @[IORegisters.scala 193:21 108:24]
    node _GEN_277 = mux(_T_63, regSCX, _GEN_256) @[IORegisters.scala 193:21 109:24]
    node _GEN_278 = mux(_T_63, regLYC, _GEN_257) @[IORegisters.scala 193:21 111:24]
    node _GEN_279 = mux(_T_63, regDMA, _GEN_258) @[IORegisters.scala 193:21 112:24]
    node _GEN_280 = mux(_T_63, regBGP, _GEN_259) @[IORegisters.scala 193:21 113:24]
    node _GEN_281 = mux(_T_63, regOBP0, _GEN_260) @[IORegisters.scala 193:21 114:24]
    node _GEN_282 = mux(_T_63, regOBP1, _GEN_261) @[IORegisters.scala 193:21 115:24]
    node _GEN_283 = mux(_T_63, regWY, _GEN_262) @[IORegisters.scala 193:21 116:24]
    node _GEN_284 = mux(_T_63, regWX, _GEN_263) @[IORegisters.scala 193:21 117:24]
    node _GEN_285 = mux(_T_63, regBOOT, _GEN_264) @[IORegisters.scala 193:21 122:24]
    node _GEN_286 = mux(_T_62, io_writeData, regNR32) @[IORegisters.scala 193:21 222:28 92:24]
    node _GEN_287 = mux(_T_62, regNR33, _GEN_265) @[IORegisters.scala 193:21 93:24]
    node _GEN_288 = mux(_T_62, regNR34, _GEN_266) @[IORegisters.scala 193:21 94:24]
    node _GEN_289 = mux(_T_62, regNR41, _GEN_267) @[IORegisters.scala 193:21 95:24]
    node _GEN_290 = mux(_T_62, regNR42, _GEN_268) @[IORegisters.scala 193:21 96:24]
    node _GEN_291 = mux(_T_62, regNR43, _GEN_269) @[IORegisters.scala 193:21 97:24]
    node _GEN_292 = mux(_T_62, regNR44, _GEN_270) @[IORegisters.scala 193:21 98:24]
    node _GEN_293 = mux(_T_62, regNR50, _GEN_271) @[IORegisters.scala 193:21 99:24]
    node _GEN_294 = mux(_T_62, regNR51, _GEN_272) @[IORegisters.scala 193:21 100:24]
    node _GEN_295 = mux(_T_62, regNR52, _GEN_273) @[IORegisters.scala 193:21 101:24]
    node _GEN_296 = mux(_T_62, regLCDC, _GEN_274) @[IORegisters.scala 193:21 106:24]
    node _GEN_297 = mux(_T_62, regSTAT, _GEN_275) @[IORegisters.scala 193:21 107:24]
    node _GEN_298 = mux(_T_62, regSCY, _GEN_276) @[IORegisters.scala 193:21 108:24]
    node _GEN_299 = mux(_T_62, regSCX, _GEN_277) @[IORegisters.scala 193:21 109:24]
    node _GEN_300 = mux(_T_62, regLYC, _GEN_278) @[IORegisters.scala 193:21 111:24]
    node _GEN_301 = mux(_T_62, regDMA, _GEN_279) @[IORegisters.scala 193:21 112:24]
    node _GEN_302 = mux(_T_62, regBGP, _GEN_280) @[IORegisters.scala 193:21 113:24]
    node _GEN_303 = mux(_T_62, regOBP0, _GEN_281) @[IORegisters.scala 193:21 114:24]
    node _GEN_304 = mux(_T_62, regOBP1, _GEN_282) @[IORegisters.scala 193:21 115:24]
    node _GEN_305 = mux(_T_62, regWY, _GEN_283) @[IORegisters.scala 193:21 116:24]
    node _GEN_306 = mux(_T_62, regWX, _GEN_284) @[IORegisters.scala 193:21 117:24]
    node _GEN_307 = mux(_T_62, regBOOT, _GEN_285) @[IORegisters.scala 193:21 122:24]
    node _GEN_308 = mux(_T_61, io_writeData, regNR31) @[IORegisters.scala 193:21 221:28 91:24]
    node _GEN_309 = mux(_T_61, regNR32, _GEN_286) @[IORegisters.scala 193:21 92:24]
    node _GEN_310 = mux(_T_61, regNR33, _GEN_287) @[IORegisters.scala 193:21 93:24]
    node _GEN_311 = mux(_T_61, regNR34, _GEN_288) @[IORegisters.scala 193:21 94:24]
    node _GEN_312 = mux(_T_61, regNR41, _GEN_289) @[IORegisters.scala 193:21 95:24]
    node _GEN_313 = mux(_T_61, regNR42, _GEN_290) @[IORegisters.scala 193:21 96:24]
    node _GEN_314 = mux(_T_61, regNR43, _GEN_291) @[IORegisters.scala 193:21 97:24]
    node _GEN_315 = mux(_T_61, regNR44, _GEN_292) @[IORegisters.scala 193:21 98:24]
    node _GEN_316 = mux(_T_61, regNR50, _GEN_293) @[IORegisters.scala 193:21 99:24]
    node _GEN_317 = mux(_T_61, regNR51, _GEN_294) @[IORegisters.scala 193:21 100:24]
    node _GEN_318 = mux(_T_61, regNR52, _GEN_295) @[IORegisters.scala 193:21 101:24]
    node _GEN_319 = mux(_T_61, regLCDC, _GEN_296) @[IORegisters.scala 193:21 106:24]
    node _GEN_320 = mux(_T_61, regSTAT, _GEN_297) @[IORegisters.scala 193:21 107:24]
    node _GEN_321 = mux(_T_61, regSCY, _GEN_298) @[IORegisters.scala 193:21 108:24]
    node _GEN_322 = mux(_T_61, regSCX, _GEN_299) @[IORegisters.scala 193:21 109:24]
    node _GEN_323 = mux(_T_61, regLYC, _GEN_300) @[IORegisters.scala 193:21 111:24]
    node _GEN_324 = mux(_T_61, regDMA, _GEN_301) @[IORegisters.scala 193:21 112:24]
    node _GEN_325 = mux(_T_61, regBGP, _GEN_302) @[IORegisters.scala 193:21 113:24]
    node _GEN_326 = mux(_T_61, regOBP0, _GEN_303) @[IORegisters.scala 193:21 114:24]
    node _GEN_327 = mux(_T_61, regOBP1, _GEN_304) @[IORegisters.scala 193:21 115:24]
    node _GEN_328 = mux(_T_61, regWY, _GEN_305) @[IORegisters.scala 193:21 116:24]
    node _GEN_329 = mux(_T_61, regWX, _GEN_306) @[IORegisters.scala 193:21 117:24]
    node _GEN_330 = mux(_T_61, regBOOT, _GEN_307) @[IORegisters.scala 193:21 122:24]
    node _GEN_331 = mux(_T_60, io_writeData, regNR30) @[IORegisters.scala 193:21 220:28 90:24]
    node _GEN_332 = mux(_T_60, regNR31, _GEN_308) @[IORegisters.scala 193:21 91:24]
    node _GEN_333 = mux(_T_60, regNR32, _GEN_309) @[IORegisters.scala 193:21 92:24]
    node _GEN_334 = mux(_T_60, regNR33, _GEN_310) @[IORegisters.scala 193:21 93:24]
    node _GEN_335 = mux(_T_60, regNR34, _GEN_311) @[IORegisters.scala 193:21 94:24]
    node _GEN_336 = mux(_T_60, regNR41, _GEN_312) @[IORegisters.scala 193:21 95:24]
    node _GEN_337 = mux(_T_60, regNR42, _GEN_313) @[IORegisters.scala 193:21 96:24]
    node _GEN_338 = mux(_T_60, regNR43, _GEN_314) @[IORegisters.scala 193:21 97:24]
    node _GEN_339 = mux(_T_60, regNR44, _GEN_315) @[IORegisters.scala 193:21 98:24]
    node _GEN_340 = mux(_T_60, regNR50, _GEN_316) @[IORegisters.scala 193:21 99:24]
    node _GEN_341 = mux(_T_60, regNR51, _GEN_317) @[IORegisters.scala 193:21 100:24]
    node _GEN_342 = mux(_T_60, regNR52, _GEN_318) @[IORegisters.scala 193:21 101:24]
    node _GEN_343 = mux(_T_60, regLCDC, _GEN_319) @[IORegisters.scala 193:21 106:24]
    node _GEN_344 = mux(_T_60, regSTAT, _GEN_320) @[IORegisters.scala 193:21 107:24]
    node _GEN_345 = mux(_T_60, regSCY, _GEN_321) @[IORegisters.scala 193:21 108:24]
    node _GEN_346 = mux(_T_60, regSCX, _GEN_322) @[IORegisters.scala 193:21 109:24]
    node _GEN_347 = mux(_T_60, regLYC, _GEN_323) @[IORegisters.scala 193:21 111:24]
    node _GEN_348 = mux(_T_60, regDMA, _GEN_324) @[IORegisters.scala 193:21 112:24]
    node _GEN_349 = mux(_T_60, regBGP, _GEN_325) @[IORegisters.scala 193:21 113:24]
    node _GEN_350 = mux(_T_60, regOBP0, _GEN_326) @[IORegisters.scala 193:21 114:24]
    node _GEN_351 = mux(_T_60, regOBP1, _GEN_327) @[IORegisters.scala 193:21 115:24]
    node _GEN_352 = mux(_T_60, regWY, _GEN_328) @[IORegisters.scala 193:21 116:24]
    node _GEN_353 = mux(_T_60, regWX, _GEN_329) @[IORegisters.scala 193:21 117:24]
    node _GEN_354 = mux(_T_60, regBOOT, _GEN_330) @[IORegisters.scala 193:21 122:24]
    node _GEN_355 = mux(_T_59, io_writeData, regNR24) @[IORegisters.scala 193:21 219:28 89:24]
    node _GEN_356 = mux(_T_59, regNR30, _GEN_331) @[IORegisters.scala 193:21 90:24]
    node _GEN_357 = mux(_T_59, regNR31, _GEN_332) @[IORegisters.scala 193:21 91:24]
    node _GEN_358 = mux(_T_59, regNR32, _GEN_333) @[IORegisters.scala 193:21 92:24]
    node _GEN_359 = mux(_T_59, regNR33, _GEN_334) @[IORegisters.scala 193:21 93:24]
    node _GEN_360 = mux(_T_59, regNR34, _GEN_335) @[IORegisters.scala 193:21 94:24]
    node _GEN_361 = mux(_T_59, regNR41, _GEN_336) @[IORegisters.scala 193:21 95:24]
    node _GEN_362 = mux(_T_59, regNR42, _GEN_337) @[IORegisters.scala 193:21 96:24]
    node _GEN_363 = mux(_T_59, regNR43, _GEN_338) @[IORegisters.scala 193:21 97:24]
    node _GEN_364 = mux(_T_59, regNR44, _GEN_339) @[IORegisters.scala 193:21 98:24]
    node _GEN_365 = mux(_T_59, regNR50, _GEN_340) @[IORegisters.scala 193:21 99:24]
    node _GEN_366 = mux(_T_59, regNR51, _GEN_341) @[IORegisters.scala 193:21 100:24]
    node _GEN_367 = mux(_T_59, regNR52, _GEN_342) @[IORegisters.scala 193:21 101:24]
    node _GEN_368 = mux(_T_59, regLCDC, _GEN_343) @[IORegisters.scala 193:21 106:24]
    node _GEN_369 = mux(_T_59, regSTAT, _GEN_344) @[IORegisters.scala 193:21 107:24]
    node _GEN_370 = mux(_T_59, regSCY, _GEN_345) @[IORegisters.scala 193:21 108:24]
    node _GEN_371 = mux(_T_59, regSCX, _GEN_346) @[IORegisters.scala 193:21 109:24]
    node _GEN_372 = mux(_T_59, regLYC, _GEN_347) @[IORegisters.scala 193:21 111:24]
    node _GEN_373 = mux(_T_59, regDMA, _GEN_348) @[IORegisters.scala 193:21 112:24]
    node _GEN_374 = mux(_T_59, regBGP, _GEN_349) @[IORegisters.scala 193:21 113:24]
    node _GEN_375 = mux(_T_59, regOBP0, _GEN_350) @[IORegisters.scala 193:21 114:24]
    node _GEN_376 = mux(_T_59, regOBP1, _GEN_351) @[IORegisters.scala 193:21 115:24]
    node _GEN_377 = mux(_T_59, regWY, _GEN_352) @[IORegisters.scala 193:21 116:24]
    node _GEN_378 = mux(_T_59, regWX, _GEN_353) @[IORegisters.scala 193:21 117:24]
    node _GEN_379 = mux(_T_59, regBOOT, _GEN_354) @[IORegisters.scala 193:21 122:24]
    node _GEN_380 = mux(_T_58, io_writeData, regNR23) @[IORegisters.scala 193:21 218:28 88:24]
    node _GEN_381 = mux(_T_58, regNR24, _GEN_355) @[IORegisters.scala 193:21 89:24]
    node _GEN_382 = mux(_T_58, regNR30, _GEN_356) @[IORegisters.scala 193:21 90:24]
    node _GEN_383 = mux(_T_58, regNR31, _GEN_357) @[IORegisters.scala 193:21 91:24]
    node _GEN_384 = mux(_T_58, regNR32, _GEN_358) @[IORegisters.scala 193:21 92:24]
    node _GEN_385 = mux(_T_58, regNR33, _GEN_359) @[IORegisters.scala 193:21 93:24]
    node _GEN_386 = mux(_T_58, regNR34, _GEN_360) @[IORegisters.scala 193:21 94:24]
    node _GEN_387 = mux(_T_58, regNR41, _GEN_361) @[IORegisters.scala 193:21 95:24]
    node _GEN_388 = mux(_T_58, regNR42, _GEN_362) @[IORegisters.scala 193:21 96:24]
    node _GEN_389 = mux(_T_58, regNR43, _GEN_363) @[IORegisters.scala 193:21 97:24]
    node _GEN_390 = mux(_T_58, regNR44, _GEN_364) @[IORegisters.scala 193:21 98:24]
    node _GEN_391 = mux(_T_58, regNR50, _GEN_365) @[IORegisters.scala 193:21 99:24]
    node _GEN_392 = mux(_T_58, regNR51, _GEN_366) @[IORegisters.scala 193:21 100:24]
    node _GEN_393 = mux(_T_58, regNR52, _GEN_367) @[IORegisters.scala 193:21 101:24]
    node _GEN_394 = mux(_T_58, regLCDC, _GEN_368) @[IORegisters.scala 193:21 106:24]
    node _GEN_395 = mux(_T_58, regSTAT, _GEN_369) @[IORegisters.scala 193:21 107:24]
    node _GEN_396 = mux(_T_58, regSCY, _GEN_370) @[IORegisters.scala 193:21 108:24]
    node _GEN_397 = mux(_T_58, regSCX, _GEN_371) @[IORegisters.scala 193:21 109:24]
    node _GEN_398 = mux(_T_58, regLYC, _GEN_372) @[IORegisters.scala 193:21 111:24]
    node _GEN_399 = mux(_T_58, regDMA, _GEN_373) @[IORegisters.scala 193:21 112:24]
    node _GEN_400 = mux(_T_58, regBGP, _GEN_374) @[IORegisters.scala 193:21 113:24]
    node _GEN_401 = mux(_T_58, regOBP0, _GEN_375) @[IORegisters.scala 193:21 114:24]
    node _GEN_402 = mux(_T_58, regOBP1, _GEN_376) @[IORegisters.scala 193:21 115:24]
    node _GEN_403 = mux(_T_58, regWY, _GEN_377) @[IORegisters.scala 193:21 116:24]
    node _GEN_404 = mux(_T_58, regWX, _GEN_378) @[IORegisters.scala 193:21 117:24]
    node _GEN_405 = mux(_T_58, regBOOT, _GEN_379) @[IORegisters.scala 193:21 122:24]
    node _GEN_406 = mux(_T_57, io_writeData, regNR22) @[IORegisters.scala 193:21 217:28 87:24]
    node _GEN_407 = mux(_T_57, regNR23, _GEN_380) @[IORegisters.scala 193:21 88:24]
    node _GEN_408 = mux(_T_57, regNR24, _GEN_381) @[IORegisters.scala 193:21 89:24]
    node _GEN_409 = mux(_T_57, regNR30, _GEN_382) @[IORegisters.scala 193:21 90:24]
    node _GEN_410 = mux(_T_57, regNR31, _GEN_383) @[IORegisters.scala 193:21 91:24]
    node _GEN_411 = mux(_T_57, regNR32, _GEN_384) @[IORegisters.scala 193:21 92:24]
    node _GEN_412 = mux(_T_57, regNR33, _GEN_385) @[IORegisters.scala 193:21 93:24]
    node _GEN_413 = mux(_T_57, regNR34, _GEN_386) @[IORegisters.scala 193:21 94:24]
    node _GEN_414 = mux(_T_57, regNR41, _GEN_387) @[IORegisters.scala 193:21 95:24]
    node _GEN_415 = mux(_T_57, regNR42, _GEN_388) @[IORegisters.scala 193:21 96:24]
    node _GEN_416 = mux(_T_57, regNR43, _GEN_389) @[IORegisters.scala 193:21 97:24]
    node _GEN_417 = mux(_T_57, regNR44, _GEN_390) @[IORegisters.scala 193:21 98:24]
    node _GEN_418 = mux(_T_57, regNR50, _GEN_391) @[IORegisters.scala 193:21 99:24]
    node _GEN_419 = mux(_T_57, regNR51, _GEN_392) @[IORegisters.scala 193:21 100:24]
    node _GEN_420 = mux(_T_57, regNR52, _GEN_393) @[IORegisters.scala 193:21 101:24]
    node _GEN_421 = mux(_T_57, regLCDC, _GEN_394) @[IORegisters.scala 193:21 106:24]
    node _GEN_422 = mux(_T_57, regSTAT, _GEN_395) @[IORegisters.scala 193:21 107:24]
    node _GEN_423 = mux(_T_57, regSCY, _GEN_396) @[IORegisters.scala 193:21 108:24]
    node _GEN_424 = mux(_T_57, regSCX, _GEN_397) @[IORegisters.scala 193:21 109:24]
    node _GEN_425 = mux(_T_57, regLYC, _GEN_398) @[IORegisters.scala 193:21 111:24]
    node _GEN_426 = mux(_T_57, regDMA, _GEN_399) @[IORegisters.scala 193:21 112:24]
    node _GEN_427 = mux(_T_57, regBGP, _GEN_400) @[IORegisters.scala 193:21 113:24]
    node _GEN_428 = mux(_T_57, regOBP0, _GEN_401) @[IORegisters.scala 193:21 114:24]
    node _GEN_429 = mux(_T_57, regOBP1, _GEN_402) @[IORegisters.scala 193:21 115:24]
    node _GEN_430 = mux(_T_57, regWY, _GEN_403) @[IORegisters.scala 193:21 116:24]
    node _GEN_431 = mux(_T_57, regWX, _GEN_404) @[IORegisters.scala 193:21 117:24]
    node _GEN_432 = mux(_T_57, regBOOT, _GEN_405) @[IORegisters.scala 193:21 122:24]
    node _GEN_433 = mux(_T_56, io_writeData, regNR21) @[IORegisters.scala 193:21 216:28 86:24]
    node _GEN_434 = mux(_T_56, regNR22, _GEN_406) @[IORegisters.scala 193:21 87:24]
    node _GEN_435 = mux(_T_56, regNR23, _GEN_407) @[IORegisters.scala 193:21 88:24]
    node _GEN_436 = mux(_T_56, regNR24, _GEN_408) @[IORegisters.scala 193:21 89:24]
    node _GEN_437 = mux(_T_56, regNR30, _GEN_409) @[IORegisters.scala 193:21 90:24]
    node _GEN_438 = mux(_T_56, regNR31, _GEN_410) @[IORegisters.scala 193:21 91:24]
    node _GEN_439 = mux(_T_56, regNR32, _GEN_411) @[IORegisters.scala 193:21 92:24]
    node _GEN_440 = mux(_T_56, regNR33, _GEN_412) @[IORegisters.scala 193:21 93:24]
    node _GEN_441 = mux(_T_56, regNR34, _GEN_413) @[IORegisters.scala 193:21 94:24]
    node _GEN_442 = mux(_T_56, regNR41, _GEN_414) @[IORegisters.scala 193:21 95:24]
    node _GEN_443 = mux(_T_56, regNR42, _GEN_415) @[IORegisters.scala 193:21 96:24]
    node _GEN_444 = mux(_T_56, regNR43, _GEN_416) @[IORegisters.scala 193:21 97:24]
    node _GEN_445 = mux(_T_56, regNR44, _GEN_417) @[IORegisters.scala 193:21 98:24]
    node _GEN_446 = mux(_T_56, regNR50, _GEN_418) @[IORegisters.scala 193:21 99:24]
    node _GEN_447 = mux(_T_56, regNR51, _GEN_419) @[IORegisters.scala 193:21 100:24]
    node _GEN_448 = mux(_T_56, regNR52, _GEN_420) @[IORegisters.scala 193:21 101:24]
    node _GEN_449 = mux(_T_56, regLCDC, _GEN_421) @[IORegisters.scala 193:21 106:24]
    node _GEN_450 = mux(_T_56, regSTAT, _GEN_422) @[IORegisters.scala 193:21 107:24]
    node _GEN_451 = mux(_T_56, regSCY, _GEN_423) @[IORegisters.scala 193:21 108:24]
    node _GEN_452 = mux(_T_56, regSCX, _GEN_424) @[IORegisters.scala 193:21 109:24]
    node _GEN_453 = mux(_T_56, regLYC, _GEN_425) @[IORegisters.scala 193:21 111:24]
    node _GEN_454 = mux(_T_56, regDMA, _GEN_426) @[IORegisters.scala 193:21 112:24]
    node _GEN_455 = mux(_T_56, regBGP, _GEN_427) @[IORegisters.scala 193:21 113:24]
    node _GEN_456 = mux(_T_56, regOBP0, _GEN_428) @[IORegisters.scala 193:21 114:24]
    node _GEN_457 = mux(_T_56, regOBP1, _GEN_429) @[IORegisters.scala 193:21 115:24]
    node _GEN_458 = mux(_T_56, regWY, _GEN_430) @[IORegisters.scala 193:21 116:24]
    node _GEN_459 = mux(_T_56, regWX, _GEN_431) @[IORegisters.scala 193:21 117:24]
    node _GEN_460 = mux(_T_56, regBOOT, _GEN_432) @[IORegisters.scala 193:21 122:24]
    node _GEN_461 = mux(_T_55, io_writeData, regNR14) @[IORegisters.scala 193:21 215:28 85:24]
    node _GEN_462 = mux(_T_55, regNR21, _GEN_433) @[IORegisters.scala 193:21 86:24]
    node _GEN_463 = mux(_T_55, regNR22, _GEN_434) @[IORegisters.scala 193:21 87:24]
    node _GEN_464 = mux(_T_55, regNR23, _GEN_435) @[IORegisters.scala 193:21 88:24]
    node _GEN_465 = mux(_T_55, regNR24, _GEN_436) @[IORegisters.scala 193:21 89:24]
    node _GEN_466 = mux(_T_55, regNR30, _GEN_437) @[IORegisters.scala 193:21 90:24]
    node _GEN_467 = mux(_T_55, regNR31, _GEN_438) @[IORegisters.scala 193:21 91:24]
    node _GEN_468 = mux(_T_55, regNR32, _GEN_439) @[IORegisters.scala 193:21 92:24]
    node _GEN_469 = mux(_T_55, regNR33, _GEN_440) @[IORegisters.scala 193:21 93:24]
    node _GEN_470 = mux(_T_55, regNR34, _GEN_441) @[IORegisters.scala 193:21 94:24]
    node _GEN_471 = mux(_T_55, regNR41, _GEN_442) @[IORegisters.scala 193:21 95:24]
    node _GEN_472 = mux(_T_55, regNR42, _GEN_443) @[IORegisters.scala 193:21 96:24]
    node _GEN_473 = mux(_T_55, regNR43, _GEN_444) @[IORegisters.scala 193:21 97:24]
    node _GEN_474 = mux(_T_55, regNR44, _GEN_445) @[IORegisters.scala 193:21 98:24]
    node _GEN_475 = mux(_T_55, regNR50, _GEN_446) @[IORegisters.scala 193:21 99:24]
    node _GEN_476 = mux(_T_55, regNR51, _GEN_447) @[IORegisters.scala 193:21 100:24]
    node _GEN_477 = mux(_T_55, regNR52, _GEN_448) @[IORegisters.scala 193:21 101:24]
    node _GEN_478 = mux(_T_55, regLCDC, _GEN_449) @[IORegisters.scala 193:21 106:24]
    node _GEN_479 = mux(_T_55, regSTAT, _GEN_450) @[IORegisters.scala 193:21 107:24]
    node _GEN_480 = mux(_T_55, regSCY, _GEN_451) @[IORegisters.scala 193:21 108:24]
    node _GEN_481 = mux(_T_55, regSCX, _GEN_452) @[IORegisters.scala 193:21 109:24]
    node _GEN_482 = mux(_T_55, regLYC, _GEN_453) @[IORegisters.scala 193:21 111:24]
    node _GEN_483 = mux(_T_55, regDMA, _GEN_454) @[IORegisters.scala 193:21 112:24]
    node _GEN_484 = mux(_T_55, regBGP, _GEN_455) @[IORegisters.scala 193:21 113:24]
    node _GEN_485 = mux(_T_55, regOBP0, _GEN_456) @[IORegisters.scala 193:21 114:24]
    node _GEN_486 = mux(_T_55, regOBP1, _GEN_457) @[IORegisters.scala 193:21 115:24]
    node _GEN_487 = mux(_T_55, regWY, _GEN_458) @[IORegisters.scala 193:21 116:24]
    node _GEN_488 = mux(_T_55, regWX, _GEN_459) @[IORegisters.scala 193:21 117:24]
    node _GEN_489 = mux(_T_55, regBOOT, _GEN_460) @[IORegisters.scala 193:21 122:24]
    node _GEN_490 = mux(_T_54, io_writeData, regNR13) @[IORegisters.scala 193:21 214:28 84:24]
    node _GEN_491 = mux(_T_54, regNR14, _GEN_461) @[IORegisters.scala 193:21 85:24]
    node _GEN_492 = mux(_T_54, regNR21, _GEN_462) @[IORegisters.scala 193:21 86:24]
    node _GEN_493 = mux(_T_54, regNR22, _GEN_463) @[IORegisters.scala 193:21 87:24]
    node _GEN_494 = mux(_T_54, regNR23, _GEN_464) @[IORegisters.scala 193:21 88:24]
    node _GEN_495 = mux(_T_54, regNR24, _GEN_465) @[IORegisters.scala 193:21 89:24]
    node _GEN_496 = mux(_T_54, regNR30, _GEN_466) @[IORegisters.scala 193:21 90:24]
    node _GEN_497 = mux(_T_54, regNR31, _GEN_467) @[IORegisters.scala 193:21 91:24]
    node _GEN_498 = mux(_T_54, regNR32, _GEN_468) @[IORegisters.scala 193:21 92:24]
    node _GEN_499 = mux(_T_54, regNR33, _GEN_469) @[IORegisters.scala 193:21 93:24]
    node _GEN_500 = mux(_T_54, regNR34, _GEN_470) @[IORegisters.scala 193:21 94:24]
    node _GEN_501 = mux(_T_54, regNR41, _GEN_471) @[IORegisters.scala 193:21 95:24]
    node _GEN_502 = mux(_T_54, regNR42, _GEN_472) @[IORegisters.scala 193:21 96:24]
    node _GEN_503 = mux(_T_54, regNR43, _GEN_473) @[IORegisters.scala 193:21 97:24]
    node _GEN_504 = mux(_T_54, regNR44, _GEN_474) @[IORegisters.scala 193:21 98:24]
    node _GEN_505 = mux(_T_54, regNR50, _GEN_475) @[IORegisters.scala 193:21 99:24]
    node _GEN_506 = mux(_T_54, regNR51, _GEN_476) @[IORegisters.scala 193:21 100:24]
    node _GEN_507 = mux(_T_54, regNR52, _GEN_477) @[IORegisters.scala 193:21 101:24]
    node _GEN_508 = mux(_T_54, regLCDC, _GEN_478) @[IORegisters.scala 193:21 106:24]
    node _GEN_509 = mux(_T_54, regSTAT, _GEN_479) @[IORegisters.scala 193:21 107:24]
    node _GEN_510 = mux(_T_54, regSCY, _GEN_480) @[IORegisters.scala 193:21 108:24]
    node _GEN_511 = mux(_T_54, regSCX, _GEN_481) @[IORegisters.scala 193:21 109:24]
    node _GEN_512 = mux(_T_54, regLYC, _GEN_482) @[IORegisters.scala 193:21 111:24]
    node _GEN_513 = mux(_T_54, regDMA, _GEN_483) @[IORegisters.scala 193:21 112:24]
    node _GEN_514 = mux(_T_54, regBGP, _GEN_484) @[IORegisters.scala 193:21 113:24]
    node _GEN_515 = mux(_T_54, regOBP0, _GEN_485) @[IORegisters.scala 193:21 114:24]
    node _GEN_516 = mux(_T_54, regOBP1, _GEN_486) @[IORegisters.scala 193:21 115:24]
    node _GEN_517 = mux(_T_54, regWY, _GEN_487) @[IORegisters.scala 193:21 116:24]
    node _GEN_518 = mux(_T_54, regWX, _GEN_488) @[IORegisters.scala 193:21 117:24]
    node _GEN_519 = mux(_T_54, regBOOT, _GEN_489) @[IORegisters.scala 193:21 122:24]
    node _GEN_520 = mux(_T_53, io_writeData, regNR12) @[IORegisters.scala 193:21 213:28 83:24]
    node _GEN_521 = mux(_T_53, regNR13, _GEN_490) @[IORegisters.scala 193:21 84:24]
    node _GEN_522 = mux(_T_53, regNR14, _GEN_491) @[IORegisters.scala 193:21 85:24]
    node _GEN_523 = mux(_T_53, regNR21, _GEN_492) @[IORegisters.scala 193:21 86:24]
    node _GEN_524 = mux(_T_53, regNR22, _GEN_493) @[IORegisters.scala 193:21 87:24]
    node _GEN_525 = mux(_T_53, regNR23, _GEN_494) @[IORegisters.scala 193:21 88:24]
    node _GEN_526 = mux(_T_53, regNR24, _GEN_495) @[IORegisters.scala 193:21 89:24]
    node _GEN_527 = mux(_T_53, regNR30, _GEN_496) @[IORegisters.scala 193:21 90:24]
    node _GEN_528 = mux(_T_53, regNR31, _GEN_497) @[IORegisters.scala 193:21 91:24]
    node _GEN_529 = mux(_T_53, regNR32, _GEN_498) @[IORegisters.scala 193:21 92:24]
    node _GEN_530 = mux(_T_53, regNR33, _GEN_499) @[IORegisters.scala 193:21 93:24]
    node _GEN_531 = mux(_T_53, regNR34, _GEN_500) @[IORegisters.scala 193:21 94:24]
    node _GEN_532 = mux(_T_53, regNR41, _GEN_501) @[IORegisters.scala 193:21 95:24]
    node _GEN_533 = mux(_T_53, regNR42, _GEN_502) @[IORegisters.scala 193:21 96:24]
    node _GEN_534 = mux(_T_53, regNR43, _GEN_503) @[IORegisters.scala 193:21 97:24]
    node _GEN_535 = mux(_T_53, regNR44, _GEN_504) @[IORegisters.scala 193:21 98:24]
    node _GEN_536 = mux(_T_53, regNR50, _GEN_505) @[IORegisters.scala 193:21 99:24]
    node _GEN_537 = mux(_T_53, regNR51, _GEN_506) @[IORegisters.scala 193:21 100:24]
    node _GEN_538 = mux(_T_53, regNR52, _GEN_507) @[IORegisters.scala 193:21 101:24]
    node _GEN_539 = mux(_T_53, regLCDC, _GEN_508) @[IORegisters.scala 193:21 106:24]
    node _GEN_540 = mux(_T_53, regSTAT, _GEN_509) @[IORegisters.scala 193:21 107:24]
    node _GEN_541 = mux(_T_53, regSCY, _GEN_510) @[IORegisters.scala 193:21 108:24]
    node _GEN_542 = mux(_T_53, regSCX, _GEN_511) @[IORegisters.scala 193:21 109:24]
    node _GEN_543 = mux(_T_53, regLYC, _GEN_512) @[IORegisters.scala 193:21 111:24]
    node _GEN_544 = mux(_T_53, regDMA, _GEN_513) @[IORegisters.scala 193:21 112:24]
    node _GEN_545 = mux(_T_53, regBGP, _GEN_514) @[IORegisters.scala 193:21 113:24]
    node _GEN_546 = mux(_T_53, regOBP0, _GEN_515) @[IORegisters.scala 193:21 114:24]
    node _GEN_547 = mux(_T_53, regOBP1, _GEN_516) @[IORegisters.scala 193:21 115:24]
    node _GEN_548 = mux(_T_53, regWY, _GEN_517) @[IORegisters.scala 193:21 116:24]
    node _GEN_549 = mux(_T_53, regWX, _GEN_518) @[IORegisters.scala 193:21 117:24]
    node _GEN_550 = mux(_T_53, regBOOT, _GEN_519) @[IORegisters.scala 193:21 122:24]
    node _GEN_551 = mux(_T_52, io_writeData, regNR11) @[IORegisters.scala 193:21 212:28 82:24]
    node _GEN_552 = mux(_T_52, regNR12, _GEN_520) @[IORegisters.scala 193:21 83:24]
    node _GEN_553 = mux(_T_52, regNR13, _GEN_521) @[IORegisters.scala 193:21 84:24]
    node _GEN_554 = mux(_T_52, regNR14, _GEN_522) @[IORegisters.scala 193:21 85:24]
    node _GEN_555 = mux(_T_52, regNR21, _GEN_523) @[IORegisters.scala 193:21 86:24]
    node _GEN_556 = mux(_T_52, regNR22, _GEN_524) @[IORegisters.scala 193:21 87:24]
    node _GEN_557 = mux(_T_52, regNR23, _GEN_525) @[IORegisters.scala 193:21 88:24]
    node _GEN_558 = mux(_T_52, regNR24, _GEN_526) @[IORegisters.scala 193:21 89:24]
    node _GEN_559 = mux(_T_52, regNR30, _GEN_527) @[IORegisters.scala 193:21 90:24]
    node _GEN_560 = mux(_T_52, regNR31, _GEN_528) @[IORegisters.scala 193:21 91:24]
    node _GEN_561 = mux(_T_52, regNR32, _GEN_529) @[IORegisters.scala 193:21 92:24]
    node _GEN_562 = mux(_T_52, regNR33, _GEN_530) @[IORegisters.scala 193:21 93:24]
    node _GEN_563 = mux(_T_52, regNR34, _GEN_531) @[IORegisters.scala 193:21 94:24]
    node _GEN_564 = mux(_T_52, regNR41, _GEN_532) @[IORegisters.scala 193:21 95:24]
    node _GEN_565 = mux(_T_52, regNR42, _GEN_533) @[IORegisters.scala 193:21 96:24]
    node _GEN_566 = mux(_T_52, regNR43, _GEN_534) @[IORegisters.scala 193:21 97:24]
    node _GEN_567 = mux(_T_52, regNR44, _GEN_535) @[IORegisters.scala 193:21 98:24]
    node _GEN_568 = mux(_T_52, regNR50, _GEN_536) @[IORegisters.scala 193:21 99:24]
    node _GEN_569 = mux(_T_52, regNR51, _GEN_537) @[IORegisters.scala 193:21 100:24]
    node _GEN_570 = mux(_T_52, regNR52, _GEN_538) @[IORegisters.scala 193:21 101:24]
    node _GEN_571 = mux(_T_52, regLCDC, _GEN_539) @[IORegisters.scala 193:21 106:24]
    node _GEN_572 = mux(_T_52, regSTAT, _GEN_540) @[IORegisters.scala 193:21 107:24]
    node _GEN_573 = mux(_T_52, regSCY, _GEN_541) @[IORegisters.scala 193:21 108:24]
    node _GEN_574 = mux(_T_52, regSCX, _GEN_542) @[IORegisters.scala 193:21 109:24]
    node _GEN_575 = mux(_T_52, regLYC, _GEN_543) @[IORegisters.scala 193:21 111:24]
    node _GEN_576 = mux(_T_52, regDMA, _GEN_544) @[IORegisters.scala 193:21 112:24]
    node _GEN_577 = mux(_T_52, regBGP, _GEN_545) @[IORegisters.scala 193:21 113:24]
    node _GEN_578 = mux(_T_52, regOBP0, _GEN_546) @[IORegisters.scala 193:21 114:24]
    node _GEN_579 = mux(_T_52, regOBP1, _GEN_547) @[IORegisters.scala 193:21 115:24]
    node _GEN_580 = mux(_T_52, regWY, _GEN_548) @[IORegisters.scala 193:21 116:24]
    node _GEN_581 = mux(_T_52, regWX, _GEN_549) @[IORegisters.scala 193:21 117:24]
    node _GEN_582 = mux(_T_52, regBOOT, _GEN_550) @[IORegisters.scala 193:21 122:24]
    node _GEN_583 = mux(_T_51, io_writeData, regNR10) @[IORegisters.scala 193:21 211:28 81:24]
    node _GEN_584 = mux(_T_51, regNR11, _GEN_551) @[IORegisters.scala 193:21 82:24]
    node _GEN_585 = mux(_T_51, regNR12, _GEN_552) @[IORegisters.scala 193:21 83:24]
    node _GEN_586 = mux(_T_51, regNR13, _GEN_553) @[IORegisters.scala 193:21 84:24]
    node _GEN_587 = mux(_T_51, regNR14, _GEN_554) @[IORegisters.scala 193:21 85:24]
    node _GEN_588 = mux(_T_51, regNR21, _GEN_555) @[IORegisters.scala 193:21 86:24]
    node _GEN_589 = mux(_T_51, regNR22, _GEN_556) @[IORegisters.scala 193:21 87:24]
    node _GEN_590 = mux(_T_51, regNR23, _GEN_557) @[IORegisters.scala 193:21 88:24]
    node _GEN_591 = mux(_T_51, regNR24, _GEN_558) @[IORegisters.scala 193:21 89:24]
    node _GEN_592 = mux(_T_51, regNR30, _GEN_559) @[IORegisters.scala 193:21 90:24]
    node _GEN_593 = mux(_T_51, regNR31, _GEN_560) @[IORegisters.scala 193:21 91:24]
    node _GEN_594 = mux(_T_51, regNR32, _GEN_561) @[IORegisters.scala 193:21 92:24]
    node _GEN_595 = mux(_T_51, regNR33, _GEN_562) @[IORegisters.scala 193:21 93:24]
    node _GEN_596 = mux(_T_51, regNR34, _GEN_563) @[IORegisters.scala 193:21 94:24]
    node _GEN_597 = mux(_T_51, regNR41, _GEN_564) @[IORegisters.scala 193:21 95:24]
    node _GEN_598 = mux(_T_51, regNR42, _GEN_565) @[IORegisters.scala 193:21 96:24]
    node _GEN_599 = mux(_T_51, regNR43, _GEN_566) @[IORegisters.scala 193:21 97:24]
    node _GEN_600 = mux(_T_51, regNR44, _GEN_567) @[IORegisters.scala 193:21 98:24]
    node _GEN_601 = mux(_T_51, regNR50, _GEN_568) @[IORegisters.scala 193:21 99:24]
    node _GEN_602 = mux(_T_51, regNR51, _GEN_569) @[IORegisters.scala 193:21 100:24]
    node _GEN_603 = mux(_T_51, regNR52, _GEN_570) @[IORegisters.scala 193:21 101:24]
    node _GEN_604 = mux(_T_51, regLCDC, _GEN_571) @[IORegisters.scala 193:21 106:24]
    node _GEN_605 = mux(_T_51, regSTAT, _GEN_572) @[IORegisters.scala 193:21 107:24]
    node _GEN_606 = mux(_T_51, regSCY, _GEN_573) @[IORegisters.scala 193:21 108:24]
    node _GEN_607 = mux(_T_51, regSCX, _GEN_574) @[IORegisters.scala 193:21 109:24]
    node _GEN_608 = mux(_T_51, regLYC, _GEN_575) @[IORegisters.scala 193:21 111:24]
    node _GEN_609 = mux(_T_51, regDMA, _GEN_576) @[IORegisters.scala 193:21 112:24]
    node _GEN_610 = mux(_T_51, regBGP, _GEN_577) @[IORegisters.scala 193:21 113:24]
    node _GEN_611 = mux(_T_51, regOBP0, _GEN_578) @[IORegisters.scala 193:21 114:24]
    node _GEN_612 = mux(_T_51, regOBP1, _GEN_579) @[IORegisters.scala 193:21 115:24]
    node _GEN_613 = mux(_T_51, regWY, _GEN_580) @[IORegisters.scala 193:21 116:24]
    node _GEN_614 = mux(_T_51, regWX, _GEN_581) @[IORegisters.scala 193:21 117:24]
    node _GEN_615 = mux(_T_51, regBOOT, _GEN_582) @[IORegisters.scala 193:21 122:24]
    node _GEN_616 = mux(_T_50, io_writeData, _GEN_4) @[IORegisters.scala 193:21 208:26]
    node _GEN_617 = mux(_T_50, regNR10, _GEN_583) @[IORegisters.scala 193:21 81:24]
    node _GEN_618 = mux(_T_50, regNR11, _GEN_584) @[IORegisters.scala 193:21 82:24]
    node _GEN_619 = mux(_T_50, regNR12, _GEN_585) @[IORegisters.scala 193:21 83:24]
    node _GEN_620 = mux(_T_50, regNR13, _GEN_586) @[IORegisters.scala 193:21 84:24]
    node _GEN_621 = mux(_T_50, regNR14, _GEN_587) @[IORegisters.scala 193:21 85:24]
    node _GEN_622 = mux(_T_50, regNR21, _GEN_588) @[IORegisters.scala 193:21 86:24]
    node _GEN_623 = mux(_T_50, regNR22, _GEN_589) @[IORegisters.scala 193:21 87:24]
    node _GEN_624 = mux(_T_50, regNR23, _GEN_590) @[IORegisters.scala 193:21 88:24]
    node _GEN_625 = mux(_T_50, regNR24, _GEN_591) @[IORegisters.scala 193:21 89:24]
    node _GEN_626 = mux(_T_50, regNR30, _GEN_592) @[IORegisters.scala 193:21 90:24]
    node _GEN_627 = mux(_T_50, regNR31, _GEN_593) @[IORegisters.scala 193:21 91:24]
    node _GEN_628 = mux(_T_50, regNR32, _GEN_594) @[IORegisters.scala 193:21 92:24]
    node _GEN_629 = mux(_T_50, regNR33, _GEN_595) @[IORegisters.scala 193:21 93:24]
    node _GEN_630 = mux(_T_50, regNR34, _GEN_596) @[IORegisters.scala 193:21 94:24]
    node _GEN_631 = mux(_T_50, regNR41, _GEN_597) @[IORegisters.scala 193:21 95:24]
    node _GEN_632 = mux(_T_50, regNR42, _GEN_598) @[IORegisters.scala 193:21 96:24]
    node _GEN_633 = mux(_T_50, regNR43, _GEN_599) @[IORegisters.scala 193:21 97:24]
    node _GEN_634 = mux(_T_50, regNR44, _GEN_600) @[IORegisters.scala 193:21 98:24]
    node _GEN_635 = mux(_T_50, regNR50, _GEN_601) @[IORegisters.scala 193:21 99:24]
    node _GEN_636 = mux(_T_50, regNR51, _GEN_602) @[IORegisters.scala 193:21 100:24]
    node _GEN_637 = mux(_T_50, regNR52, _GEN_603) @[IORegisters.scala 193:21 101:24]
    node _GEN_638 = mux(_T_50, regLCDC, _GEN_604) @[IORegisters.scala 193:21 106:24]
    node _GEN_639 = mux(_T_50, regSTAT, _GEN_605) @[IORegisters.scala 193:21 107:24]
    node _GEN_640 = mux(_T_50, regSCY, _GEN_606) @[IORegisters.scala 193:21 108:24]
    node _GEN_641 = mux(_T_50, regSCX, _GEN_607) @[IORegisters.scala 193:21 109:24]
    node _GEN_642 = mux(_T_50, regLYC, _GEN_608) @[IORegisters.scala 193:21 111:24]
    node _GEN_643 = mux(_T_50, regDMA, _GEN_609) @[IORegisters.scala 193:21 112:24]
    node _GEN_644 = mux(_T_50, regBGP, _GEN_610) @[IORegisters.scala 193:21 113:24]
    node _GEN_645 = mux(_T_50, regOBP0, _GEN_611) @[IORegisters.scala 193:21 114:24]
    node _GEN_646 = mux(_T_50, regOBP1, _GEN_612) @[IORegisters.scala 193:21 115:24]
    node _GEN_647 = mux(_T_50, regWY, _GEN_613) @[IORegisters.scala 193:21 116:24]
    node _GEN_648 = mux(_T_50, regWX, _GEN_614) @[IORegisters.scala 193:21 117:24]
    node _GEN_649 = mux(_T_50, regBOOT, _GEN_615) @[IORegisters.scala 193:21 122:24]
    node _GEN_650 = mux(_T_49, io_writeData, regTAC) @[IORegisters.scala 193:21 205:27 49:24]
    node _GEN_651 = mux(_T_49, _GEN_4, _GEN_616) @[IORegisters.scala 193:21]
    node _GEN_652 = mux(_T_49, regNR10, _GEN_617) @[IORegisters.scala 193:21 81:24]
    node _GEN_653 = mux(_T_49, regNR11, _GEN_618) @[IORegisters.scala 193:21 82:24]
    node _GEN_654 = mux(_T_49, regNR12, _GEN_619) @[IORegisters.scala 193:21 83:24]
    node _GEN_655 = mux(_T_49, regNR13, _GEN_620) @[IORegisters.scala 193:21 84:24]
    node _GEN_656 = mux(_T_49, regNR14, _GEN_621) @[IORegisters.scala 193:21 85:24]
    node _GEN_657 = mux(_T_49, regNR21, _GEN_622) @[IORegisters.scala 193:21 86:24]
    node _GEN_658 = mux(_T_49, regNR22, _GEN_623) @[IORegisters.scala 193:21 87:24]
    node _GEN_659 = mux(_T_49, regNR23, _GEN_624) @[IORegisters.scala 193:21 88:24]
    node _GEN_660 = mux(_T_49, regNR24, _GEN_625) @[IORegisters.scala 193:21 89:24]
    node _GEN_661 = mux(_T_49, regNR30, _GEN_626) @[IORegisters.scala 193:21 90:24]
    node _GEN_662 = mux(_T_49, regNR31, _GEN_627) @[IORegisters.scala 193:21 91:24]
    node _GEN_663 = mux(_T_49, regNR32, _GEN_628) @[IORegisters.scala 193:21 92:24]
    node _GEN_664 = mux(_T_49, regNR33, _GEN_629) @[IORegisters.scala 193:21 93:24]
    node _GEN_665 = mux(_T_49, regNR34, _GEN_630) @[IORegisters.scala 193:21 94:24]
    node _GEN_666 = mux(_T_49, regNR41, _GEN_631) @[IORegisters.scala 193:21 95:24]
    node _GEN_667 = mux(_T_49, regNR42, _GEN_632) @[IORegisters.scala 193:21 96:24]
    node _GEN_668 = mux(_T_49, regNR43, _GEN_633) @[IORegisters.scala 193:21 97:24]
    node _GEN_669 = mux(_T_49, regNR44, _GEN_634) @[IORegisters.scala 193:21 98:24]
    node _GEN_670 = mux(_T_49, regNR50, _GEN_635) @[IORegisters.scala 193:21 99:24]
    node _GEN_671 = mux(_T_49, regNR51, _GEN_636) @[IORegisters.scala 193:21 100:24]
    node _GEN_672 = mux(_T_49, regNR52, _GEN_637) @[IORegisters.scala 193:21 101:24]
    node _GEN_673 = mux(_T_49, regLCDC, _GEN_638) @[IORegisters.scala 193:21 106:24]
    node _GEN_674 = mux(_T_49, regSTAT, _GEN_639) @[IORegisters.scala 193:21 107:24]
    node _GEN_675 = mux(_T_49, regSCY, _GEN_640) @[IORegisters.scala 193:21 108:24]
    node _GEN_676 = mux(_T_49, regSCX, _GEN_641) @[IORegisters.scala 193:21 109:24]
    node _GEN_677 = mux(_T_49, regLYC, _GEN_642) @[IORegisters.scala 193:21 111:24]
    node _GEN_678 = mux(_T_49, regDMA, _GEN_643) @[IORegisters.scala 193:21 112:24]
    node _GEN_679 = mux(_T_49, regBGP, _GEN_644) @[IORegisters.scala 193:21 113:24]
    node _GEN_680 = mux(_T_49, regOBP0, _GEN_645) @[IORegisters.scala 193:21 114:24]
    node _GEN_681 = mux(_T_49, regOBP1, _GEN_646) @[IORegisters.scala 193:21 115:24]
    node _GEN_682 = mux(_T_49, regWY, _GEN_647) @[IORegisters.scala 193:21 116:24]
    node _GEN_683 = mux(_T_49, regWX, _GEN_648) @[IORegisters.scala 193:21 117:24]
    node _GEN_684 = mux(_T_49, regBOOT, _GEN_649) @[IORegisters.scala 193:21 122:24]
    node _GEN_685 = mux(_T_48, io_writeData, regTMA) @[IORegisters.scala 193:21 204:27 48:24]
    node _GEN_686 = mux(_T_48, regTAC, _GEN_650) @[IORegisters.scala 193:21 49:24]
    node _GEN_687 = mux(_T_48, _GEN_4, _GEN_651) @[IORegisters.scala 193:21]
    node _GEN_688 = mux(_T_48, regNR10, _GEN_652) @[IORegisters.scala 193:21 81:24]
    node _GEN_689 = mux(_T_48, regNR11, _GEN_653) @[IORegisters.scala 193:21 82:24]
    node _GEN_690 = mux(_T_48, regNR12, _GEN_654) @[IORegisters.scala 193:21 83:24]
    node _GEN_691 = mux(_T_48, regNR13, _GEN_655) @[IORegisters.scala 193:21 84:24]
    node _GEN_692 = mux(_T_48, regNR14, _GEN_656) @[IORegisters.scala 193:21 85:24]
    node _GEN_693 = mux(_T_48, regNR21, _GEN_657) @[IORegisters.scala 193:21 86:24]
    node _GEN_694 = mux(_T_48, regNR22, _GEN_658) @[IORegisters.scala 193:21 87:24]
    node _GEN_695 = mux(_T_48, regNR23, _GEN_659) @[IORegisters.scala 193:21 88:24]
    node _GEN_696 = mux(_T_48, regNR24, _GEN_660) @[IORegisters.scala 193:21 89:24]
    node _GEN_697 = mux(_T_48, regNR30, _GEN_661) @[IORegisters.scala 193:21 90:24]
    node _GEN_698 = mux(_T_48, regNR31, _GEN_662) @[IORegisters.scala 193:21 91:24]
    node _GEN_699 = mux(_T_48, regNR32, _GEN_663) @[IORegisters.scala 193:21 92:24]
    node _GEN_700 = mux(_T_48, regNR33, _GEN_664) @[IORegisters.scala 193:21 93:24]
    node _GEN_701 = mux(_T_48, regNR34, _GEN_665) @[IORegisters.scala 193:21 94:24]
    node _GEN_702 = mux(_T_48, regNR41, _GEN_666) @[IORegisters.scala 193:21 95:24]
    node _GEN_703 = mux(_T_48, regNR42, _GEN_667) @[IORegisters.scala 193:21 96:24]
    node _GEN_704 = mux(_T_48, regNR43, _GEN_668) @[IORegisters.scala 193:21 97:24]
    node _GEN_705 = mux(_T_48, regNR44, _GEN_669) @[IORegisters.scala 193:21 98:24]
    node _GEN_706 = mux(_T_48, regNR50, _GEN_670) @[IORegisters.scala 193:21 99:24]
    node _GEN_707 = mux(_T_48, regNR51, _GEN_671) @[IORegisters.scala 193:21 100:24]
    node _GEN_708 = mux(_T_48, regNR52, _GEN_672) @[IORegisters.scala 193:21 101:24]
    node _GEN_709 = mux(_T_48, regLCDC, _GEN_673) @[IORegisters.scala 193:21 106:24]
    node _GEN_710 = mux(_T_48, regSTAT, _GEN_674) @[IORegisters.scala 193:21 107:24]
    node _GEN_711 = mux(_T_48, regSCY, _GEN_675) @[IORegisters.scala 193:21 108:24]
    node _GEN_712 = mux(_T_48, regSCX, _GEN_676) @[IORegisters.scala 193:21 109:24]
    node _GEN_713 = mux(_T_48, regLYC, _GEN_677) @[IORegisters.scala 193:21 111:24]
    node _GEN_714 = mux(_T_48, regDMA, _GEN_678) @[IORegisters.scala 193:21 112:24]
    node _GEN_715 = mux(_T_48, regBGP, _GEN_679) @[IORegisters.scala 193:21 113:24]
    node _GEN_716 = mux(_T_48, regOBP0, _GEN_680) @[IORegisters.scala 193:21 114:24]
    node _GEN_717 = mux(_T_48, regOBP1, _GEN_681) @[IORegisters.scala 193:21 115:24]
    node _GEN_718 = mux(_T_48, regWY, _GEN_682) @[IORegisters.scala 193:21 116:24]
    node _GEN_719 = mux(_T_48, regWX, _GEN_683) @[IORegisters.scala 193:21 117:24]
    node _GEN_720 = mux(_T_48, regBOOT, _GEN_684) @[IORegisters.scala 193:21 122:24]
    node _GEN_721 = mux(_T_47, io_writeData, regTIMA) @[IORegisters.scala 193:21 203:28 47:24]
    node _GEN_722 = mux(_T_47, regTMA, _GEN_685) @[IORegisters.scala 193:21 48:24]
    node _GEN_723 = mux(_T_47, regTAC, _GEN_686) @[IORegisters.scala 193:21 49:24]
    node _GEN_724 = mux(_T_47, _GEN_4, _GEN_687) @[IORegisters.scala 193:21]
    node _GEN_725 = mux(_T_47, regNR10, _GEN_688) @[IORegisters.scala 193:21 81:24]
    node _GEN_726 = mux(_T_47, regNR11, _GEN_689) @[IORegisters.scala 193:21 82:24]
    node _GEN_727 = mux(_T_47, regNR12, _GEN_690) @[IORegisters.scala 193:21 83:24]
    node _GEN_728 = mux(_T_47, regNR13, _GEN_691) @[IORegisters.scala 193:21 84:24]
    node _GEN_729 = mux(_T_47, regNR14, _GEN_692) @[IORegisters.scala 193:21 85:24]
    node _GEN_730 = mux(_T_47, regNR21, _GEN_693) @[IORegisters.scala 193:21 86:24]
    node _GEN_731 = mux(_T_47, regNR22, _GEN_694) @[IORegisters.scala 193:21 87:24]
    node _GEN_732 = mux(_T_47, regNR23, _GEN_695) @[IORegisters.scala 193:21 88:24]
    node _GEN_733 = mux(_T_47, regNR24, _GEN_696) @[IORegisters.scala 193:21 89:24]
    node _GEN_734 = mux(_T_47, regNR30, _GEN_697) @[IORegisters.scala 193:21 90:24]
    node _GEN_735 = mux(_T_47, regNR31, _GEN_698) @[IORegisters.scala 193:21 91:24]
    node _GEN_736 = mux(_T_47, regNR32, _GEN_699) @[IORegisters.scala 193:21 92:24]
    node _GEN_737 = mux(_T_47, regNR33, _GEN_700) @[IORegisters.scala 193:21 93:24]
    node _GEN_738 = mux(_T_47, regNR34, _GEN_701) @[IORegisters.scala 193:21 94:24]
    node _GEN_739 = mux(_T_47, regNR41, _GEN_702) @[IORegisters.scala 193:21 95:24]
    node _GEN_740 = mux(_T_47, regNR42, _GEN_703) @[IORegisters.scala 193:21 96:24]
    node _GEN_741 = mux(_T_47, regNR43, _GEN_704) @[IORegisters.scala 193:21 97:24]
    node _GEN_742 = mux(_T_47, regNR44, _GEN_705) @[IORegisters.scala 193:21 98:24]
    node _GEN_743 = mux(_T_47, regNR50, _GEN_706) @[IORegisters.scala 193:21 99:24]
    node _GEN_744 = mux(_T_47, regNR51, _GEN_707) @[IORegisters.scala 193:21 100:24]
    node _GEN_745 = mux(_T_47, regNR52, _GEN_708) @[IORegisters.scala 193:21 101:24]
    node _GEN_746 = mux(_T_47, regLCDC, _GEN_709) @[IORegisters.scala 193:21 106:24]
    node _GEN_747 = mux(_T_47, regSTAT, _GEN_710) @[IORegisters.scala 193:21 107:24]
    node _GEN_748 = mux(_T_47, regSCY, _GEN_711) @[IORegisters.scala 193:21 108:24]
    node _GEN_749 = mux(_T_47, regSCX, _GEN_712) @[IORegisters.scala 193:21 109:24]
    node _GEN_750 = mux(_T_47, regLYC, _GEN_713) @[IORegisters.scala 193:21 111:24]
    node _GEN_751 = mux(_T_47, regDMA, _GEN_714) @[IORegisters.scala 193:21 112:24]
    node _GEN_752 = mux(_T_47, regBGP, _GEN_715) @[IORegisters.scala 193:21 113:24]
    node _GEN_753 = mux(_T_47, regOBP0, _GEN_716) @[IORegisters.scala 193:21 114:24]
    node _GEN_754 = mux(_T_47, regOBP1, _GEN_717) @[IORegisters.scala 193:21 115:24]
    node _GEN_755 = mux(_T_47, regWY, _GEN_718) @[IORegisters.scala 193:21 116:24]
    node _GEN_756 = mux(_T_47, regWX, _GEN_719) @[IORegisters.scala 193:21 117:24]
    node _GEN_757 = mux(_T_47, regBOOT, _GEN_720) @[IORegisters.scala 193:21 122:24]
    node _GEN_758 = mux(_T_46, UInt<1>("h0"), _GEN_0) @[IORegisters.scala 193:21 202:27]
    node _GEN_759 = mux(_T_46, regTIMA, _GEN_721) @[IORegisters.scala 193:21 47:24]
    node _GEN_760 = mux(_T_46, regTMA, _GEN_722) @[IORegisters.scala 193:21 48:24]
    node _GEN_761 = mux(_T_46, regTAC, _GEN_723) @[IORegisters.scala 193:21 49:24]
    node _GEN_762 = mux(_T_46, _GEN_4, _GEN_724) @[IORegisters.scala 193:21]
    node _GEN_763 = mux(_T_46, regNR10, _GEN_725) @[IORegisters.scala 193:21 81:24]
    node _GEN_764 = mux(_T_46, regNR11, _GEN_726) @[IORegisters.scala 193:21 82:24]
    node _GEN_765 = mux(_T_46, regNR12, _GEN_727) @[IORegisters.scala 193:21 83:24]
    node _GEN_766 = mux(_T_46, regNR13, _GEN_728) @[IORegisters.scala 193:21 84:24]
    node _GEN_767 = mux(_T_46, regNR14, _GEN_729) @[IORegisters.scala 193:21 85:24]
    node _GEN_768 = mux(_T_46, regNR21, _GEN_730) @[IORegisters.scala 193:21 86:24]
    node _GEN_769 = mux(_T_46, regNR22, _GEN_731) @[IORegisters.scala 193:21 87:24]
    node _GEN_770 = mux(_T_46, regNR23, _GEN_732) @[IORegisters.scala 193:21 88:24]
    node _GEN_771 = mux(_T_46, regNR24, _GEN_733) @[IORegisters.scala 193:21 89:24]
    node _GEN_772 = mux(_T_46, regNR30, _GEN_734) @[IORegisters.scala 193:21 90:24]
    node _GEN_773 = mux(_T_46, regNR31, _GEN_735) @[IORegisters.scala 193:21 91:24]
    node _GEN_774 = mux(_T_46, regNR32, _GEN_736) @[IORegisters.scala 193:21 92:24]
    node _GEN_775 = mux(_T_46, regNR33, _GEN_737) @[IORegisters.scala 193:21 93:24]
    node _GEN_776 = mux(_T_46, regNR34, _GEN_738) @[IORegisters.scala 193:21 94:24]
    node _GEN_777 = mux(_T_46, regNR41, _GEN_739) @[IORegisters.scala 193:21 95:24]
    node _GEN_778 = mux(_T_46, regNR42, _GEN_740) @[IORegisters.scala 193:21 96:24]
    node _GEN_779 = mux(_T_46, regNR43, _GEN_741) @[IORegisters.scala 193:21 97:24]
    node _GEN_780 = mux(_T_46, regNR44, _GEN_742) @[IORegisters.scala 193:21 98:24]
    node _GEN_781 = mux(_T_46, regNR50, _GEN_743) @[IORegisters.scala 193:21 99:24]
    node _GEN_782 = mux(_T_46, regNR51, _GEN_744) @[IORegisters.scala 193:21 100:24]
    node _GEN_783 = mux(_T_46, regNR52, _GEN_745) @[IORegisters.scala 193:21 101:24]
    node _GEN_784 = mux(_T_46, regLCDC, _GEN_746) @[IORegisters.scala 193:21 106:24]
    node _GEN_785 = mux(_T_46, regSTAT, _GEN_747) @[IORegisters.scala 193:21 107:24]
    node _GEN_786 = mux(_T_46, regSCY, _GEN_748) @[IORegisters.scala 193:21 108:24]
    node _GEN_787 = mux(_T_46, regSCX, _GEN_749) @[IORegisters.scala 193:21 109:24]
    node _GEN_788 = mux(_T_46, regLYC, _GEN_750) @[IORegisters.scala 193:21 111:24]
    node _GEN_789 = mux(_T_46, regDMA, _GEN_751) @[IORegisters.scala 193:21 112:24]
    node _GEN_790 = mux(_T_46, regBGP, _GEN_752) @[IORegisters.scala 193:21 113:24]
    node _GEN_791 = mux(_T_46, regOBP0, _GEN_753) @[IORegisters.scala 193:21 114:24]
    node _GEN_792 = mux(_T_46, regOBP1, _GEN_754) @[IORegisters.scala 193:21 115:24]
    node _GEN_793 = mux(_T_46, regWY, _GEN_755) @[IORegisters.scala 193:21 116:24]
    node _GEN_794 = mux(_T_46, regWX, _GEN_756) @[IORegisters.scala 193:21 117:24]
    node _GEN_795 = mux(_T_46, regBOOT, _GEN_757) @[IORegisters.scala 193:21 122:24]
    node _GEN_796 = mux(_T_45, io_writeData, regSC) @[IORegisters.scala 193:21 199:26 41:22]
    node _GEN_797 = mux(_T_45, _GEN_0, _GEN_758) @[IORegisters.scala 193:21]
    node _GEN_798 = mux(_T_45, regTIMA, _GEN_759) @[IORegisters.scala 193:21 47:24]
    node _GEN_799 = mux(_T_45, regTMA, _GEN_760) @[IORegisters.scala 193:21 48:24]
    node _GEN_800 = mux(_T_45, regTAC, _GEN_761) @[IORegisters.scala 193:21 49:24]
    node _GEN_801 = mux(_T_45, _GEN_4, _GEN_762) @[IORegisters.scala 193:21]
    node _GEN_802 = mux(_T_45, regNR10, _GEN_763) @[IORegisters.scala 193:21 81:24]
    node _GEN_803 = mux(_T_45, regNR11, _GEN_764) @[IORegisters.scala 193:21 82:24]
    node _GEN_804 = mux(_T_45, regNR12, _GEN_765) @[IORegisters.scala 193:21 83:24]
    node _GEN_805 = mux(_T_45, regNR13, _GEN_766) @[IORegisters.scala 193:21 84:24]
    node _GEN_806 = mux(_T_45, regNR14, _GEN_767) @[IORegisters.scala 193:21 85:24]
    node _GEN_807 = mux(_T_45, regNR21, _GEN_768) @[IORegisters.scala 193:21 86:24]
    node _GEN_808 = mux(_T_45, regNR22, _GEN_769) @[IORegisters.scala 193:21 87:24]
    node _GEN_809 = mux(_T_45, regNR23, _GEN_770) @[IORegisters.scala 193:21 88:24]
    node _GEN_810 = mux(_T_45, regNR24, _GEN_771) @[IORegisters.scala 193:21 89:24]
    node _GEN_811 = mux(_T_45, regNR30, _GEN_772) @[IORegisters.scala 193:21 90:24]
    node _GEN_812 = mux(_T_45, regNR31, _GEN_773) @[IORegisters.scala 193:21 91:24]
    node _GEN_813 = mux(_T_45, regNR32, _GEN_774) @[IORegisters.scala 193:21 92:24]
    node _GEN_814 = mux(_T_45, regNR33, _GEN_775) @[IORegisters.scala 193:21 93:24]
    node _GEN_815 = mux(_T_45, regNR34, _GEN_776) @[IORegisters.scala 193:21 94:24]
    node _GEN_816 = mux(_T_45, regNR41, _GEN_777) @[IORegisters.scala 193:21 95:24]
    node _GEN_817 = mux(_T_45, regNR42, _GEN_778) @[IORegisters.scala 193:21 96:24]
    node _GEN_818 = mux(_T_45, regNR43, _GEN_779) @[IORegisters.scala 193:21 97:24]
    node _GEN_819 = mux(_T_45, regNR44, _GEN_780) @[IORegisters.scala 193:21 98:24]
    node _GEN_820 = mux(_T_45, regNR50, _GEN_781) @[IORegisters.scala 193:21 99:24]
    node _GEN_821 = mux(_T_45, regNR51, _GEN_782) @[IORegisters.scala 193:21 100:24]
    node _GEN_822 = mux(_T_45, regNR52, _GEN_783) @[IORegisters.scala 193:21 101:24]
    node _GEN_823 = mux(_T_45, regLCDC, _GEN_784) @[IORegisters.scala 193:21 106:24]
    node _GEN_824 = mux(_T_45, regSTAT, _GEN_785) @[IORegisters.scala 193:21 107:24]
    node _GEN_825 = mux(_T_45, regSCY, _GEN_786) @[IORegisters.scala 193:21 108:24]
    node _GEN_826 = mux(_T_45, regSCX, _GEN_787) @[IORegisters.scala 193:21 109:24]
    node _GEN_827 = mux(_T_45, regLYC, _GEN_788) @[IORegisters.scala 193:21 111:24]
    node _GEN_828 = mux(_T_45, regDMA, _GEN_789) @[IORegisters.scala 193:21 112:24]
    node _GEN_829 = mux(_T_45, regBGP, _GEN_790) @[IORegisters.scala 193:21 113:24]
    node _GEN_830 = mux(_T_45, regOBP0, _GEN_791) @[IORegisters.scala 193:21 114:24]
    node _GEN_831 = mux(_T_45, regOBP1, _GEN_792) @[IORegisters.scala 193:21 115:24]
    node _GEN_832 = mux(_T_45, regWY, _GEN_793) @[IORegisters.scala 193:21 116:24]
    node _GEN_833 = mux(_T_45, regWX, _GEN_794) @[IORegisters.scala 193:21 117:24]
    node _GEN_834 = mux(_T_45, regBOOT, _GEN_795) @[IORegisters.scala 193:21 122:24]
    node _GEN_835 = mux(_T_44, io_writeData, regSB) @[IORegisters.scala 193:21 198:26 40:22]
    node _GEN_836 = mux(_T_44, regSC, _GEN_796) @[IORegisters.scala 193:21 41:22]
    node _GEN_837 = mux(_T_44, _GEN_0, _GEN_797) @[IORegisters.scala 193:21]
    node _GEN_838 = mux(_T_44, regTIMA, _GEN_798) @[IORegisters.scala 193:21 47:24]
    node _GEN_839 = mux(_T_44, regTMA, _GEN_799) @[IORegisters.scala 193:21 48:24]
    node _GEN_840 = mux(_T_44, regTAC, _GEN_800) @[IORegisters.scala 193:21 49:24]
    node _GEN_841 = mux(_T_44, _GEN_4, _GEN_801) @[IORegisters.scala 193:21]
    node _GEN_842 = mux(_T_44, regNR10, _GEN_802) @[IORegisters.scala 193:21 81:24]
    node _GEN_843 = mux(_T_44, regNR11, _GEN_803) @[IORegisters.scala 193:21 82:24]
    node _GEN_844 = mux(_T_44, regNR12, _GEN_804) @[IORegisters.scala 193:21 83:24]
    node _GEN_845 = mux(_T_44, regNR13, _GEN_805) @[IORegisters.scala 193:21 84:24]
    node _GEN_846 = mux(_T_44, regNR14, _GEN_806) @[IORegisters.scala 193:21 85:24]
    node _GEN_847 = mux(_T_44, regNR21, _GEN_807) @[IORegisters.scala 193:21 86:24]
    node _GEN_848 = mux(_T_44, regNR22, _GEN_808) @[IORegisters.scala 193:21 87:24]
    node _GEN_849 = mux(_T_44, regNR23, _GEN_809) @[IORegisters.scala 193:21 88:24]
    node _GEN_850 = mux(_T_44, regNR24, _GEN_810) @[IORegisters.scala 193:21 89:24]
    node _GEN_851 = mux(_T_44, regNR30, _GEN_811) @[IORegisters.scala 193:21 90:24]
    node _GEN_852 = mux(_T_44, regNR31, _GEN_812) @[IORegisters.scala 193:21 91:24]
    node _GEN_853 = mux(_T_44, regNR32, _GEN_813) @[IORegisters.scala 193:21 92:24]
    node _GEN_854 = mux(_T_44, regNR33, _GEN_814) @[IORegisters.scala 193:21 93:24]
    node _GEN_855 = mux(_T_44, regNR34, _GEN_815) @[IORegisters.scala 193:21 94:24]
    node _GEN_856 = mux(_T_44, regNR41, _GEN_816) @[IORegisters.scala 193:21 95:24]
    node _GEN_857 = mux(_T_44, regNR42, _GEN_817) @[IORegisters.scala 193:21 96:24]
    node _GEN_858 = mux(_T_44, regNR43, _GEN_818) @[IORegisters.scala 193:21 97:24]
    node _GEN_859 = mux(_T_44, regNR44, _GEN_819) @[IORegisters.scala 193:21 98:24]
    node _GEN_860 = mux(_T_44, regNR50, _GEN_820) @[IORegisters.scala 193:21 99:24]
    node _GEN_861 = mux(_T_44, regNR51, _GEN_821) @[IORegisters.scala 193:21 100:24]
    node _GEN_862 = mux(_T_44, regNR52, _GEN_822) @[IORegisters.scala 193:21 101:24]
    node _GEN_863 = mux(_T_44, regLCDC, _GEN_823) @[IORegisters.scala 193:21 106:24]
    node _GEN_864 = mux(_T_44, regSTAT, _GEN_824) @[IORegisters.scala 193:21 107:24]
    node _GEN_865 = mux(_T_44, regSCY, _GEN_825) @[IORegisters.scala 193:21 108:24]
    node _GEN_866 = mux(_T_44, regSCX, _GEN_826) @[IORegisters.scala 193:21 109:24]
    node _GEN_867 = mux(_T_44, regLYC, _GEN_827) @[IORegisters.scala 193:21 111:24]
    node _GEN_868 = mux(_T_44, regDMA, _GEN_828) @[IORegisters.scala 193:21 112:24]
    node _GEN_869 = mux(_T_44, regBGP, _GEN_829) @[IORegisters.scala 193:21 113:24]
    node _GEN_870 = mux(_T_44, regOBP0, _GEN_830) @[IORegisters.scala 193:21 114:24]
    node _GEN_871 = mux(_T_44, regOBP1, _GEN_831) @[IORegisters.scala 193:21 115:24]
    node _GEN_872 = mux(_T_44, regWY, _GEN_832) @[IORegisters.scala 193:21 116:24]
    node _GEN_873 = mux(_T_44, regWX, _GEN_833) @[IORegisters.scala 193:21 117:24]
    node _GEN_874 = mux(_T_44, regBOOT, _GEN_834) @[IORegisters.scala 193:21 122:24]
    node _GEN_875 = mux(_T_43, _regP1_T, regP1) @[IORegisters.scala 193:21 195:26 35:22]
    node _GEN_876 = mux(_T_43, regSB, _GEN_835) @[IORegisters.scala 193:21 40:22]
    node _GEN_877 = mux(_T_43, regSC, _GEN_836) @[IORegisters.scala 193:21 41:22]
    node _GEN_878 = mux(_T_43, _GEN_0, _GEN_837) @[IORegisters.scala 193:21]
    node _GEN_879 = mux(_T_43, regTIMA, _GEN_838) @[IORegisters.scala 193:21 47:24]
    node _GEN_880 = mux(_T_43, regTMA, _GEN_839) @[IORegisters.scala 193:21 48:24]
    node _GEN_881 = mux(_T_43, regTAC, _GEN_840) @[IORegisters.scala 193:21 49:24]
    node _GEN_882 = mux(_T_43, _GEN_4, _GEN_841) @[IORegisters.scala 193:21]
    node _GEN_883 = mux(_T_43, regNR10, _GEN_842) @[IORegisters.scala 193:21 81:24]
    node _GEN_884 = mux(_T_43, regNR11, _GEN_843) @[IORegisters.scala 193:21 82:24]
    node _GEN_885 = mux(_T_43, regNR12, _GEN_844) @[IORegisters.scala 193:21 83:24]
    node _GEN_886 = mux(_T_43, regNR13, _GEN_845) @[IORegisters.scala 193:21 84:24]
    node _GEN_887 = mux(_T_43, regNR14, _GEN_846) @[IORegisters.scala 193:21 85:24]
    node _GEN_888 = mux(_T_43, regNR21, _GEN_847) @[IORegisters.scala 193:21 86:24]
    node _GEN_889 = mux(_T_43, regNR22, _GEN_848) @[IORegisters.scala 193:21 87:24]
    node _GEN_890 = mux(_T_43, regNR23, _GEN_849) @[IORegisters.scala 193:21 88:24]
    node _GEN_891 = mux(_T_43, regNR24, _GEN_850) @[IORegisters.scala 193:21 89:24]
    node _GEN_892 = mux(_T_43, regNR30, _GEN_851) @[IORegisters.scala 193:21 90:24]
    node _GEN_893 = mux(_T_43, regNR31, _GEN_852) @[IORegisters.scala 193:21 91:24]
    node _GEN_894 = mux(_T_43, regNR32, _GEN_853) @[IORegisters.scala 193:21 92:24]
    node _GEN_895 = mux(_T_43, regNR33, _GEN_854) @[IORegisters.scala 193:21 93:24]
    node _GEN_896 = mux(_T_43, regNR34, _GEN_855) @[IORegisters.scala 193:21 94:24]
    node _GEN_897 = mux(_T_43, regNR41, _GEN_856) @[IORegisters.scala 193:21 95:24]
    node _GEN_898 = mux(_T_43, regNR42, _GEN_857) @[IORegisters.scala 193:21 96:24]
    node _GEN_899 = mux(_T_43, regNR43, _GEN_858) @[IORegisters.scala 193:21 97:24]
    node _GEN_900 = mux(_T_43, regNR44, _GEN_859) @[IORegisters.scala 193:21 98:24]
    node _GEN_901 = mux(_T_43, regNR50, _GEN_860) @[IORegisters.scala 193:21 99:24]
    node _GEN_902 = mux(_T_43, regNR51, _GEN_861) @[IORegisters.scala 193:21 100:24]
    node _GEN_903 = mux(_T_43, regNR52, _GEN_862) @[IORegisters.scala 193:21 101:24]
    node _GEN_904 = mux(_T_43, regLCDC, _GEN_863) @[IORegisters.scala 193:21 106:24]
    node _GEN_905 = mux(_T_43, regSTAT, _GEN_864) @[IORegisters.scala 193:21 107:24]
    node _GEN_906 = mux(_T_43, regSCY, _GEN_865) @[IORegisters.scala 193:21 108:24]
    node _GEN_907 = mux(_T_43, regSCX, _GEN_866) @[IORegisters.scala 193:21 109:24]
    node _GEN_908 = mux(_T_43, regLYC, _GEN_867) @[IORegisters.scala 193:21 111:24]
    node _GEN_909 = mux(_T_43, regDMA, _GEN_868) @[IORegisters.scala 193:21 112:24]
    node _GEN_910 = mux(_T_43, regBGP, _GEN_869) @[IORegisters.scala 193:21 113:24]
    node _GEN_911 = mux(_T_43, regOBP0, _GEN_870) @[IORegisters.scala 193:21 114:24]
    node _GEN_912 = mux(_T_43, regOBP1, _GEN_871) @[IORegisters.scala 193:21 115:24]
    node _GEN_913 = mux(_T_43, regWY, _GEN_872) @[IORegisters.scala 193:21 116:24]
    node _GEN_914 = mux(_T_43, regWX, _GEN_873) @[IORegisters.scala 193:21 117:24]
    node _GEN_915 = mux(_T_43, regBOOT, _GEN_874) @[IORegisters.scala 193:21 122:24]
    node _GEN_916 = mux(io_write, _GEN_875, regP1) @[IORegisters.scala 192:18 35:22]
    node _GEN_917 = mux(io_write, _GEN_876, regSB) @[IORegisters.scala 192:18 40:22]
    node _GEN_918 = mux(io_write, _GEN_877, regSC) @[IORegisters.scala 192:18 41:22]
    node _GEN_919 = mux(io_write, _GEN_878, _GEN_0) @[IORegisters.scala 192:18]
    node _GEN_920 = mux(io_write, _GEN_879, regTIMA) @[IORegisters.scala 192:18 47:24]
    node _GEN_921 = mux(io_write, _GEN_880, regTMA) @[IORegisters.scala 192:18 48:24]
    node _GEN_922 = mux(io_write, _GEN_881, regTAC) @[IORegisters.scala 192:18 49:24]
    node _GEN_923 = mux(io_write, _GEN_882, _GEN_4) @[IORegisters.scala 192:18]
    node _GEN_924 = mux(io_write, _GEN_883, regNR10) @[IORegisters.scala 192:18 81:24]
    node _GEN_925 = mux(io_write, _GEN_884, regNR11) @[IORegisters.scala 192:18 82:24]
    node _GEN_926 = mux(io_write, _GEN_885, regNR12) @[IORegisters.scala 192:18 83:24]
    node _GEN_927 = mux(io_write, _GEN_886, regNR13) @[IORegisters.scala 192:18 84:24]
    node _GEN_928 = mux(io_write, _GEN_887, regNR14) @[IORegisters.scala 192:18 85:24]
    node _GEN_929 = mux(io_write, _GEN_888, regNR21) @[IORegisters.scala 192:18 86:24]
    node _GEN_930 = mux(io_write, _GEN_889, regNR22) @[IORegisters.scala 192:18 87:24]
    node _GEN_931 = mux(io_write, _GEN_890, regNR23) @[IORegisters.scala 192:18 88:24]
    node _GEN_932 = mux(io_write, _GEN_891, regNR24) @[IORegisters.scala 192:18 89:24]
    node _GEN_933 = mux(io_write, _GEN_892, regNR30) @[IORegisters.scala 192:18 90:24]
    node _GEN_934 = mux(io_write, _GEN_893, regNR31) @[IORegisters.scala 192:18 91:24]
    node _GEN_935 = mux(io_write, _GEN_894, regNR32) @[IORegisters.scala 192:18 92:24]
    node _GEN_936 = mux(io_write, _GEN_895, regNR33) @[IORegisters.scala 192:18 93:24]
    node _GEN_937 = mux(io_write, _GEN_896, regNR34) @[IORegisters.scala 192:18 94:24]
    node _GEN_938 = mux(io_write, _GEN_897, regNR41) @[IORegisters.scala 192:18 95:24]
    node _GEN_939 = mux(io_write, _GEN_898, regNR42) @[IORegisters.scala 192:18 96:24]
    node _GEN_940 = mux(io_write, _GEN_899, regNR43) @[IORegisters.scala 192:18 97:24]
    node _GEN_941 = mux(io_write, _GEN_900, regNR44) @[IORegisters.scala 192:18 98:24]
    node _GEN_942 = mux(io_write, _GEN_901, regNR50) @[IORegisters.scala 192:18 99:24]
    node _GEN_943 = mux(io_write, _GEN_902, regNR51) @[IORegisters.scala 192:18 100:24]
    node _GEN_944 = mux(io_write, _GEN_903, regNR52) @[IORegisters.scala 192:18 101:24]
    node _GEN_945 = mux(io_write, _GEN_904, regLCDC) @[IORegisters.scala 192:18 106:24]
    node _GEN_946 = mux(io_write, _GEN_905, regSTAT) @[IORegisters.scala 192:18 107:24]
    node _GEN_947 = mux(io_write, _GEN_906, regSCY) @[IORegisters.scala 192:18 108:24]
    node _GEN_948 = mux(io_write, _GEN_907, regSCX) @[IORegisters.scala 192:18 109:24]
    node _GEN_949 = mux(io_write, _GEN_908, regLYC) @[IORegisters.scala 192:18 111:24]
    node _GEN_950 = mux(io_write, _GEN_909, regDMA) @[IORegisters.scala 192:18 112:24]
    node _GEN_951 = mux(io_write, _GEN_910, regBGP) @[IORegisters.scala 192:18 113:24]
    node _GEN_952 = mux(io_write, _GEN_911, regOBP0) @[IORegisters.scala 192:18 114:24]
    node _GEN_953 = mux(io_write, _GEN_912, regOBP1) @[IORegisters.scala 192:18 115:24]
    node _GEN_954 = mux(io_write, _GEN_913, regWY) @[IORegisters.scala 192:18 116:24]
    node _GEN_955 = mux(io_write, _GEN_914, regWX) @[IORegisters.scala 192:18 117:24]
    node _GEN_956 = mux(io_write, _GEN_915, regBOOT) @[IORegisters.scala 192:18 122:24]
    node readData = _GEN_46 @[IORegisters.scala 127:29]
    io_readData <= readData @[IORegisters.scala 187:15]
    io_ifReg <= regIF @[IORegisters.scala 76:12]
    regP1 <= mux(reset, UInt<8>("hff"), _GEN_916) @[IORegisters.scala 35:{22,22}]
    regSB <= mux(reset, UInt<8>("h0"), _GEN_917) @[IORegisters.scala 40:{22,22}]
    regSC <= mux(reset, UInt<8>("h7e"), _GEN_918) @[IORegisters.scala 41:{22,22}]
    regDIV <= mux(reset, UInt<8>("hab"), _GEN_919) @[IORegisters.scala 46:{24,24}]
    regTIMA <= mux(reset, UInt<8>("h0"), _GEN_920) @[IORegisters.scala 47:{24,24}]
    regTMA <= mux(reset, UInt<8>("h0"), _GEN_921) @[IORegisters.scala 48:{24,24}]
    regTAC <= mux(reset, UInt<8>("hf8"), _GEN_922) @[IORegisters.scala 49:{24,24}]
    divCounter <= mux(reset, UInt<16>("h0"), _GEN_1) @[IORegisters.scala 51:{27,27}]
    regIF <= mux(reset, UInt<8>("he1"), _GEN_923) @[IORegisters.scala 63:{22,22}]
    regNR10 <= mux(reset, UInt<8>("h80"), _GEN_924) @[IORegisters.scala 81:{24,24}]
    regNR11 <= mux(reset, UInt<8>("hbf"), _GEN_925) @[IORegisters.scala 82:{24,24}]
    regNR12 <= mux(reset, UInt<8>("hf3"), _GEN_926) @[IORegisters.scala 83:{24,24}]
    regNR13 <= mux(reset, UInt<8>("hff"), _GEN_927) @[IORegisters.scala 84:{24,24}]
    regNR14 <= mux(reset, UInt<8>("hbf"), _GEN_928) @[IORegisters.scala 85:{24,24}]
    regNR21 <= mux(reset, UInt<8>("h3f"), _GEN_929) @[IORegisters.scala 86:{24,24}]
    regNR22 <= mux(reset, UInt<8>("h0"), _GEN_930) @[IORegisters.scala 87:{24,24}]
    regNR23 <= mux(reset, UInt<8>("hff"), _GEN_931) @[IORegisters.scala 88:{24,24}]
    regNR24 <= mux(reset, UInt<8>("hbf"), _GEN_932) @[IORegisters.scala 89:{24,24}]
    regNR30 <= mux(reset, UInt<8>("h7f"), _GEN_933) @[IORegisters.scala 90:{24,24}]
    regNR31 <= mux(reset, UInt<8>("hff"), _GEN_934) @[IORegisters.scala 91:{24,24}]
    regNR32 <= mux(reset, UInt<8>("h9f"), _GEN_935) @[IORegisters.scala 92:{24,24}]
    regNR33 <= mux(reset, UInt<8>("hff"), _GEN_936) @[IORegisters.scala 93:{24,24}]
    regNR34 <= mux(reset, UInt<8>("hbf"), _GEN_937) @[IORegisters.scala 94:{24,24}]
    regNR41 <= mux(reset, UInt<8>("hff"), _GEN_938) @[IORegisters.scala 95:{24,24}]
    regNR42 <= mux(reset, UInt<8>("h0"), _GEN_939) @[IORegisters.scala 96:{24,24}]
    regNR43 <= mux(reset, UInt<8>("h0"), _GEN_940) @[IORegisters.scala 97:{24,24}]
    regNR44 <= mux(reset, UInt<8>("hbf"), _GEN_941) @[IORegisters.scala 98:{24,24}]
    regNR50 <= mux(reset, UInt<8>("h77"), _GEN_942) @[IORegisters.scala 99:{24,24}]
    regNR51 <= mux(reset, UInt<8>("hf3"), _GEN_943) @[IORegisters.scala 100:{24,24}]
    regNR52 <= mux(reset, UInt<8>("hf1"), _GEN_944) @[IORegisters.scala 101:{24,24}]
    regLCDC <= mux(reset, UInt<8>("h91"), _GEN_945) @[IORegisters.scala 106:{24,24}]
    regSTAT <= mux(reset, UInt<8>("h85"), _GEN_946) @[IORegisters.scala 107:{24,24}]
    regSCY <= mux(reset, UInt<8>("h0"), _GEN_947) @[IORegisters.scala 108:{24,24}]
    regSCX <= mux(reset, UInt<8>("h0"), _GEN_948) @[IORegisters.scala 109:{24,24}]
    regLY <= mux(reset, UInt<8>("h0"), regLY) @[IORegisters.scala 110:{24,24,24}]
    regLYC <= mux(reset, UInt<8>("h0"), _GEN_949) @[IORegisters.scala 111:{24,24}]
    regDMA <= mux(reset, UInt<8>("hff"), _GEN_950) @[IORegisters.scala 112:{24,24}]
    regBGP <= mux(reset, UInt<8>("hfc"), _GEN_951) @[IORegisters.scala 113:{24,24}]
    regOBP0 <= mux(reset, UInt<8>("h0"), _GEN_952) @[IORegisters.scala 114:{24,24}]
    regOBP1 <= mux(reset, UInt<8>("h0"), _GEN_953) @[IORegisters.scala 115:{24,24}]
    regWY <= mux(reset, UInt<8>("h0"), _GEN_954) @[IORegisters.scala 116:{24,24}]
    regWX <= mux(reset, UInt<8>("h0"), _GEN_955) @[IORegisters.scala 117:{24,24}]
    regBOOT <= mux(reset, UInt<8>("h1"), _GEN_956) @[IORegisters.scala 122:{24,24}]

  module MemoryMap :
    input clock : Clock
    input reset : UInt<1>
    input io_cpuAddress : UInt<16>
    input io_cpuRead : UInt<1>
    input io_cpuWrite : UInt<1>
    input io_cpuWriteData : UInt<8>
    output io_cpuReadData : UInt<8>
    output io_ieReg : UInt<8>
    output io_ifReg : UInt<8>
    input io_ppuVramAddr : UInt<13>
    input io_ppuVramRead : UInt<1>
    output io_ppuVramData : UInt<8>
    input io_ppuOamAddr : UInt<8>
    input io_ppuOamRead : UInt<1>
    output io_ppuOamData : UInt<8>
    input io_ppuLY : UInt<8>
    input io_ppuVblankIRQ : UInt<1>
    input io_ppuLcdStatIRQ : UInt<1>

    inst ioRegs of IORegisters @[MemoryMap.scala 55:22]
    mem rom : @[MemoryMap.scala 63:16]
      data-type => UInt<8>
      depth => 32768
      read-latency => 0
      write-latency => 1
      reader => rdata_MPORT
      reader => rdata_MPORT_1
      read-under-write => undefined
    mem vram : @[MemoryMap.scala 69:25]
      data-type => UInt<8>
      depth => 8192
      read-latency => 1
      write-latency => 1
      reader => rdata_MPORT_2
      reader => io_ppuVramData_MPORT
      writer => MPORT
      read-under-write => undefined
    mem extRam : @[MemoryMap.scala 77:27]
      data-type => UInt<8>
      depth => 8192
      read-latency => 1
      write-latency => 1
      reader => rdata_MPORT_3
      writer => MPORT_1
      read-under-write => undefined
    mem wram : @[MemoryMap.scala 86:25]
      data-type => UInt<8>
      depth => 8192
      read-latency => 1
      write-latency => 1
      reader => rdata_MPORT_4
      reader => rdata_MPORT_5
      writer => MPORT_2
      writer => MPORT_3
      read-under-write => undefined
    mem oam : @[MemoryMap.scala 94:24]
      data-type => UInt<8>
      depth => 160
      read-latency => 1
      write-latency => 1
      reader => rdata_MPORT_6
      reader => io_ppuOamData_MPORT
      writer => MPORT_4
      read-under-write => undefined
    mem hram : @[MemoryMap.scala 102:17]
      data-type => UInt<8>
      depth => 127
      read-latency => 0
      write-latency => 1
      reader => rdata_MPORT_7
      writer => MPORT_5
      read-under-write => undefined
    reg vramReadEn : UInt<1>, clock with :
      reset => (UInt<1>("h0"), vramReadEn) @[MemoryMap.scala 70:27]
    reg vramReadAddr : UInt<13>, clock with :
      reset => (UInt<1>("h0"), vramReadAddr) @[MemoryMap.scala 71:25]
    reg extRamReadEn : UInt<1>, clock with :
      reset => (UInt<1>("h0"), extRamReadEn) @[MemoryMap.scala 78:29]
    reg extRamReadAddr : UInt<13>, clock with :
      reset => (UInt<1>("h0"), extRamReadAddr) @[MemoryMap.scala 79:27]
    reg ramEnabled : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ramEnabled) @[MemoryMap.scala 81:27]
    reg wramReadEn : UInt<1>, clock with :
      reset => (UInt<1>("h0"), wramReadEn) @[MemoryMap.scala 87:27]
    reg wramReadAddr : UInt<13>, clock with :
      reset => (UInt<1>("h0"), wramReadAddr) @[MemoryMap.scala 88:25]
    reg oamReadEn : UInt<1>, clock with :
      reset => (UInt<1>("h0"), oamReadEn) @[MemoryMap.scala 95:26]
    reg oamReadAddr : UInt<8>, clock with :
      reset => (UInt<1>("h0"), oamReadAddr) @[MemoryMap.scala 96:24]
    reg regIE : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regIE) @[MemoryMap.scala 107:22]
    reg romBankNumber : UInt<7>, clock with :
      reset => (UInt<1>("h0"), romBankNumber) @[MemoryMap.scala 112:30]
    reg ramBankNumber : UInt<2>, clock with :
      reset => (UInt<1>("h0"), ramBankNumber) @[MemoryMap.scala 113:30]
    node _T = lt(io_cpuAddress, UInt<15>("h4000")) @[MemoryMap.scala 126:24]
    node _rdata_T = bits(io_cpuAddress, 14, 0) @[MemoryMap.scala 128:19]
    node _T_1 = lt(io_cpuAddress, UInt<16>("h8000")) @[MemoryMap.scala 130:30]
    node _T_2 = lt(io_cpuAddress, UInt<16>("h8000")) @[MemoryMap.scala 132:26]
    node _rdata_T_1 = bits(io_cpuAddress, 14, 0) @[MemoryMap.scala 133:21]
    node _GEN_0 = validif(_T_2, _rdata_T_1) @[MemoryMap.scala 132:39 133:21]
    node _GEN_1 = validif(_T_2, clock) @[MemoryMap.scala 132:39 133:21]
    node _GEN_2 = mux(_T_2, UInt<1>("h1"), UInt<1>("h0")) @[MemoryMap.scala 132:39 133:21 63:16]
    node _GEN_3 = mux(_T_2, rom.rdata_MPORT_1.data, UInt<8>("h0")) @[MemoryMap.scala 132:39 133:15 118:26]
    node _T_3 = lt(io_cpuAddress, UInt<16>("ha000")) @[MemoryMap.scala 136:30]
    node _addr_T = sub(io_cpuAddress, UInt<16>("h8000")) @[MemoryMap.scala 138:32]
    node addr = tail(_addr_T, 1) @[MemoryMap.scala 138:32]
    node _GEN_4 = validif(UInt<1>("h1"), addr) @[MemoryMap.scala 141:{25,25}]
    node _rdata_WIRE = _GEN_4 @[MemoryMap.scala 141:25]
    node _rdata_T_2 = or(_rdata_WIRE, UInt<13>("h0")) @[MemoryMap.scala 141:25]
    node _rdata_T_3 = bits(_rdata_T_2, 12, 0) @[MemoryMap.scala 141:25]
    node _GEN_5 = mux(UInt<1>("h1"), UInt<1>("h1"), UInt<1>("h0")) @[MemoryMap.scala 141:{25,25} 69:25]
    node _GEN_6 = validif(UInt<1>("h1"), _rdata_T_3) @[MemoryMap.scala 141:{25,25}]
    node _GEN_7 = validif(UInt<1>("h1"), clock) @[MemoryMap.scala 141:{25,25}]
    node _T_4 = lt(io_cpuAddress, UInt<16>("hc000")) @[MemoryMap.scala 143:30]
    node _addr_T_1 = sub(io_cpuAddress, UInt<16>("ha000")) @[MemoryMap.scala 146:34]
    node addr_1 = tail(_addr_T_1, 1) @[MemoryMap.scala 146:34]
    node _GEN_8 = validif(UInt<1>("h1"), addr_1) @[MemoryMap.scala 149:{29,29}]
    node _rdata_WIRE_1 = _GEN_8 @[MemoryMap.scala 149:29]
    node _rdata_T_4 = or(_rdata_WIRE_1, UInt<13>("h0")) @[MemoryMap.scala 149:29]
    node _rdata_T_5 = bits(_rdata_T_4, 12, 0) @[MemoryMap.scala 149:29]
    node _GEN_9 = validif(UInt<1>("h1"), _rdata_T_5) @[MemoryMap.scala 149:{29,29}]
    node _GEN_10 = mux(ramEnabled, UInt<1>("h1"), UInt<1>("h0")) @[MemoryMap.scala 145:24 147:22 80:16]
    node _GEN_11 = mux(ramEnabled, addr_1, extRamReadAddr) @[MemoryMap.scala 145:24 148:24 79:27]
    node _GEN_12 = mux(ramEnabled, _GEN_5, UInt<1>("h0")) @[MemoryMap.scala 145:24 77:27]
    node _GEN_13 = validif(ramEnabled, _GEN_9) @[MemoryMap.scala 145:24]
    node _GEN_14 = validif(ramEnabled, _GEN_7) @[MemoryMap.scala 145:24]
    node _GEN_15 = mux(ramEnabled, extRam.rdata_MPORT_3.data, UInt<8>("h0")) @[MemoryMap.scala 145:24 149:15 118:26]
    node _T_5 = lt(io_cpuAddress, UInt<16>("he000")) @[MemoryMap.scala 152:30]
    node _addr_T_2 = sub(io_cpuAddress, UInt<16>("hc000")) @[MemoryMap.scala 154:32]
    node addr_2 = tail(_addr_T_2, 1) @[MemoryMap.scala 154:32]
    node _GEN_16 = validif(UInt<1>("h1"), addr_2) @[MemoryMap.scala 157:{25,25}]
    node _rdata_WIRE_2 = _GEN_16 @[MemoryMap.scala 157:25]
    node _rdata_T_6 = or(_rdata_WIRE_2, UInt<13>("h0")) @[MemoryMap.scala 157:25]
    node _rdata_T_7 = bits(_rdata_T_6, 12, 0) @[MemoryMap.scala 157:25]
    node _GEN_17 = validif(UInt<1>("h1"), _rdata_T_7) @[MemoryMap.scala 157:{25,25}]
    node _T_6 = lt(io_cpuAddress, UInt<16>("hfe00")) @[MemoryMap.scala 159:30]
    node _addr_T_3 = sub(io_cpuAddress, UInt<16>("he000")) @[MemoryMap.scala 161:32]
    node addr_3 = tail(_addr_T_3, 1) @[MemoryMap.scala 161:32]
    node _GEN_18 = validif(UInt<1>("h1"), addr_3) @[MemoryMap.scala 164:{25,25}]
    node _rdata_WIRE_3 = _GEN_18 @[MemoryMap.scala 164:25]
    node _rdata_T_8 = or(_rdata_WIRE_3, UInt<13>("h0")) @[MemoryMap.scala 164:25]
    node _rdata_T_9 = bits(_rdata_T_8, 12, 0) @[MemoryMap.scala 164:25]
    node _GEN_19 = validif(UInt<1>("h1"), _rdata_T_9) @[MemoryMap.scala 164:{25,25}]
    node _T_7 = lt(io_cpuAddress, UInt<16>("hfea0")) @[MemoryMap.scala 166:30]
    node _addr_T_4 = sub(io_cpuAddress, UInt<16>("hfe00")) @[MemoryMap.scala 168:32]
    node addr_4 = tail(_addr_T_4, 1) @[MemoryMap.scala 168:32]
    node _GEN_20 = validif(UInt<1>("h1"), addr_4) @[MemoryMap.scala 171:{24,24}]
    node _rdata_WIRE_4 = _GEN_20 @[MemoryMap.scala 171:24]
    node _rdata_T_10 = or(_rdata_WIRE_4, UInt<8>("h0")) @[MemoryMap.scala 171:24]
    node _rdata_T_11 = bits(_rdata_T_10, 7, 0) @[MemoryMap.scala 171:24]
    node _GEN_21 = validif(UInt<1>("h1"), _rdata_T_11) @[MemoryMap.scala 171:{24,24}]
    node _T_8 = lt(io_cpuAddress, UInt<16>("hff00")) @[MemoryMap.scala 173:30]
    node _T_9 = lt(io_cpuAddress, UInt<16>("hff80")) @[MemoryMap.scala 177:30]
    node _ioAddr_T = sub(io_cpuAddress, UInt<16>("hff00")) @[MemoryMap.scala 179:34]
    node ioAddr = tail(_ioAddr_T, 1) @[MemoryMap.scala 179:34]
    node _T_10 = eq(ioAddr, UInt<7>("h44")) @[MemoryMap.scala 187:19]
    node _GEN_22 = mux(_T_10, io_ppuLY, ioRegs.io_readData) @[MemoryMap.scala 187:31 188:15 190:15]
    node _T_11 = lt(io_cpuAddress, UInt<16>("hffff")) @[MemoryMap.scala 193:30]
    node _addr_T_5 = sub(io_cpuAddress, UInt<16>("hff80")) @[MemoryMap.scala 195:32]
    node addr_5 = tail(_addr_T_5, 1) @[MemoryMap.scala 195:32]
    node _rdata_T_12 = bits(addr_5, 6, 0) @[MemoryMap.scala 196:20]
    node _GEN_23 = validif(_T_11, _rdata_T_12) @[MemoryMap.scala 193:42 196:20]
    node _GEN_24 = validif(_T_11, clock) @[MemoryMap.scala 193:42 196:20]
    node _GEN_25 = mux(_T_11, UInt<1>("h1"), UInt<1>("h0")) @[MemoryMap.scala 102:17 193:42 196:20]
    node _GEN_26 = mux(_T_11, hram.rdata_MPORT_7.data, regIE) @[MemoryMap.scala 193:42 196:13 200:13]
    node _GEN_27 = mux(_T_9, ioAddr, UInt<1>("h0")) @[MemoryMap.scala 121:18 177:42 182:22]
    node _GEN_28 = mux(_T_9, UInt<1>("h0"), UInt<1>("h0")) @[MemoryMap.scala 122:19 177:42 183:23]
    node _GEN_29 = mux(_T_9, _GEN_22, _GEN_26) @[MemoryMap.scala 177:42]
    node _GEN_30 = validif(eq(_T_9, UInt<1>("h0")), _GEN_23) @[MemoryMap.scala 177:42]
    node _GEN_31 = validif(eq(_T_9, UInt<1>("h0")), _GEN_24) @[MemoryMap.scala 177:42]
    node _GEN_32 = mux(_T_9, UInt<1>("h0"), _GEN_25) @[MemoryMap.scala 102:17 177:42]
    node _GEN_33 = mux(_T_8, UInt<8>("hff"), _GEN_29) @[MemoryMap.scala 173:42 175:13]
    node _GEN_34 = mux(_T_8, UInt<1>("h0"), _GEN_27) @[MemoryMap.scala 121:18 173:42]
    node _GEN_35 = mux(_T_8, UInt<1>("h0"), _GEN_28) @[MemoryMap.scala 122:19 173:42]
    node _GEN_36 = validif(eq(_T_8, UInt<1>("h0")), _GEN_30) @[MemoryMap.scala 173:42]
    node _GEN_37 = validif(eq(_T_8, UInt<1>("h0")), _GEN_31) @[MemoryMap.scala 173:42]
    node _GEN_38 = mux(_T_8, UInt<1>("h0"), _GEN_32) @[MemoryMap.scala 102:17 173:42]
    node _GEN_39 = mux(_T_7, UInt<1>("h1"), UInt<1>("h0")) @[MemoryMap.scala 166:42 169:17 97:13]
    node _GEN_40 = mux(_T_7, addr_4, oamReadAddr) @[MemoryMap.scala 166:42 170:19 96:24]
    node _GEN_41 = mux(_T_7, _GEN_5, UInt<1>("h0")) @[MemoryMap.scala 166:42 94:24]
    node _GEN_42 = validif(_T_7, _GEN_21) @[MemoryMap.scala 166:42]
    node _GEN_43 = validif(_T_7, _GEN_7) @[MemoryMap.scala 166:42]
    node _GEN_44 = mux(_T_7, oam.rdata_MPORT_6.data, _GEN_33) @[MemoryMap.scala 166:42 171:13]
    node _GEN_45 = mux(_T_7, UInt<1>("h0"), _GEN_34) @[MemoryMap.scala 121:18 166:42]
    node _GEN_46 = mux(_T_7, UInt<1>("h0"), _GEN_35) @[MemoryMap.scala 122:19 166:42]
    node _GEN_47 = validif(eq(_T_7, UInt<1>("h0")), _GEN_36) @[MemoryMap.scala 166:42]
    node _GEN_48 = validif(eq(_T_7, UInt<1>("h0")), _GEN_37) @[MemoryMap.scala 166:42]
    node _GEN_49 = mux(_T_7, UInt<1>("h0"), _GEN_38) @[MemoryMap.scala 102:17 166:42]
    node _GEN_50 = mux(_T_6, UInt<1>("h1"), UInt<1>("h0")) @[MemoryMap.scala 159:42 162:18 89:14]
    node _GEN_51 = mux(_T_6, addr_3, wramReadAddr) @[MemoryMap.scala 159:42 163:20 88:25]
    node _GEN_52 = mux(_T_6, _GEN_5, UInt<1>("h0")) @[MemoryMap.scala 159:42 86:25]
    node _GEN_53 = validif(_T_6, _GEN_19) @[MemoryMap.scala 159:42]
    node _GEN_54 = validif(_T_6, _GEN_7) @[MemoryMap.scala 159:42]
    node _GEN_55 = mux(_T_6, wram.rdata_MPORT_5.data, _GEN_44) @[MemoryMap.scala 159:42 164:13]
    node _GEN_56 = mux(_T_6, UInt<1>("h0"), _GEN_39) @[MemoryMap.scala 159:42 97:13]
    node _GEN_57 = mux(_T_6, oamReadAddr, _GEN_40) @[MemoryMap.scala 159:42 96:24]
    node _GEN_58 = mux(_T_6, UInt<1>("h0"), _GEN_41) @[MemoryMap.scala 159:42 94:24]
    node _GEN_59 = validif(eq(_T_6, UInt<1>("h0")), _GEN_42) @[MemoryMap.scala 159:42]
    node _GEN_60 = validif(eq(_T_6, UInt<1>("h0")), _GEN_43) @[MemoryMap.scala 159:42]
    node _GEN_61 = mux(_T_6, UInt<1>("h0"), _GEN_45) @[MemoryMap.scala 121:18 159:42]
    node _GEN_62 = mux(_T_6, UInt<1>("h0"), _GEN_46) @[MemoryMap.scala 122:19 159:42]
    node _GEN_63 = validif(eq(_T_6, UInt<1>("h0")), _GEN_47) @[MemoryMap.scala 159:42]
    node _GEN_64 = validif(eq(_T_6, UInt<1>("h0")), _GEN_48) @[MemoryMap.scala 159:42]
    node _GEN_65 = mux(_T_6, UInt<1>("h0"), _GEN_49) @[MemoryMap.scala 102:17 159:42]
    node _GEN_66 = mux(_T_5, UInt<1>("h1"), _GEN_50) @[MemoryMap.scala 152:42 155:18]
    node _GEN_67 = mux(_T_5, addr_2, _GEN_51) @[MemoryMap.scala 152:42 156:20]
    node _GEN_68 = mux(_T_5, _GEN_5, UInt<1>("h0")) @[MemoryMap.scala 152:42 86:25]
    node _GEN_69 = validif(_T_5, _GEN_17) @[MemoryMap.scala 152:42]
    node _GEN_70 = validif(_T_5, _GEN_7) @[MemoryMap.scala 152:42]
    node _GEN_71 = mux(_T_5, wram.rdata_MPORT_4.data, _GEN_55) @[MemoryMap.scala 152:42 157:13]
    node _GEN_72 = mux(_T_5, UInt<1>("h0"), _GEN_52) @[MemoryMap.scala 152:42 86:25]
    node _GEN_73 = validif(eq(_T_5, UInt<1>("h0")), _GEN_53) @[MemoryMap.scala 152:42]
    node _GEN_74 = validif(eq(_T_5, UInt<1>("h0")), _GEN_54) @[MemoryMap.scala 152:42]
    node _GEN_75 = mux(_T_5, UInt<1>("h0"), _GEN_56) @[MemoryMap.scala 152:42 97:13]
    node _GEN_76 = mux(_T_5, oamReadAddr, _GEN_57) @[MemoryMap.scala 152:42 96:24]
    node _GEN_77 = mux(_T_5, UInt<1>("h0"), _GEN_58) @[MemoryMap.scala 152:42 94:24]
    node _GEN_78 = validif(eq(_T_5, UInt<1>("h0")), _GEN_59) @[MemoryMap.scala 152:42]
    node _GEN_79 = validif(eq(_T_5, UInt<1>("h0")), _GEN_60) @[MemoryMap.scala 152:42]
    node _GEN_80 = mux(_T_5, UInt<1>("h0"), _GEN_61) @[MemoryMap.scala 121:18 152:42]
    node _GEN_81 = mux(_T_5, UInt<1>("h0"), _GEN_62) @[MemoryMap.scala 122:19 152:42]
    node _GEN_82 = validif(eq(_T_5, UInt<1>("h0")), _GEN_63) @[MemoryMap.scala 152:42]
    node _GEN_83 = validif(eq(_T_5, UInt<1>("h0")), _GEN_64) @[MemoryMap.scala 152:42]
    node _GEN_84 = mux(_T_5, UInt<1>("h0"), _GEN_65) @[MemoryMap.scala 102:17 152:42]
    node _GEN_85 = mux(_T_4, _GEN_10, UInt<1>("h0")) @[MemoryMap.scala 143:42 80:16]
    node _GEN_86 = mux(_T_4, _GEN_11, extRamReadAddr) @[MemoryMap.scala 143:42 79:27]
    node _GEN_87 = mux(_T_4, _GEN_12, UInt<1>("h0")) @[MemoryMap.scala 143:42 77:27]
    node _GEN_88 = validif(_T_4, _GEN_13) @[MemoryMap.scala 143:42]
    node _GEN_89 = validif(_T_4, _GEN_14) @[MemoryMap.scala 143:42]
    node _GEN_90 = mux(_T_4, _GEN_15, _GEN_71) @[MemoryMap.scala 143:42]
    node _GEN_91 = mux(_T_4, UInt<1>("h0"), _GEN_66) @[MemoryMap.scala 143:42 89:14]
    node _GEN_92 = mux(_T_4, wramReadAddr, _GEN_67) @[MemoryMap.scala 143:42 88:25]
    node _GEN_93 = mux(_T_4, UInt<1>("h0"), _GEN_68) @[MemoryMap.scala 143:42 86:25]
    node _GEN_94 = validif(eq(_T_4, UInt<1>("h0")), _GEN_69) @[MemoryMap.scala 143:42]
    node _GEN_95 = validif(eq(_T_4, UInt<1>("h0")), _GEN_70) @[MemoryMap.scala 143:42]
    node _GEN_96 = mux(_T_4, UInt<1>("h0"), _GEN_72) @[MemoryMap.scala 143:42 86:25]
    node _GEN_97 = validif(eq(_T_4, UInt<1>("h0")), _GEN_73) @[MemoryMap.scala 143:42]
    node _GEN_98 = validif(eq(_T_4, UInt<1>("h0")), _GEN_74) @[MemoryMap.scala 143:42]
    node _GEN_99 = mux(_T_4, UInt<1>("h0"), _GEN_75) @[MemoryMap.scala 143:42 97:13]
    node _GEN_100 = mux(_T_4, oamReadAddr, _GEN_76) @[MemoryMap.scala 143:42 96:24]
    node _GEN_101 = mux(_T_4, UInt<1>("h0"), _GEN_77) @[MemoryMap.scala 143:42 94:24]
    node _GEN_102 = validif(eq(_T_4, UInt<1>("h0")), _GEN_78) @[MemoryMap.scala 143:42]
    node _GEN_103 = validif(eq(_T_4, UInt<1>("h0")), _GEN_79) @[MemoryMap.scala 143:42]
    node _GEN_104 = mux(_T_4, UInt<1>("h0"), _GEN_80) @[MemoryMap.scala 121:18 143:42]
    node _GEN_105 = mux(_T_4, UInt<1>("h0"), _GEN_81) @[MemoryMap.scala 122:19 143:42]
    node _GEN_106 = validif(eq(_T_4, UInt<1>("h0")), _GEN_82) @[MemoryMap.scala 143:42]
    node _GEN_107 = validif(eq(_T_4, UInt<1>("h0")), _GEN_83) @[MemoryMap.scala 143:42]
    node _GEN_108 = mux(_T_4, UInt<1>("h0"), _GEN_84) @[MemoryMap.scala 102:17 143:42]
    node _GEN_109 = mux(_T_3, UInt<1>("h1"), UInt<1>("h0")) @[MemoryMap.scala 136:42 139:18 72:14]
    node _GEN_110 = mux(_T_3, addr, vramReadAddr) @[MemoryMap.scala 136:42 140:20 71:25]
    node _GEN_111 = mux(_T_3, _GEN_5, UInt<1>("h0")) @[MemoryMap.scala 136:42 69:25]
    node _GEN_112 = validif(_T_3, _GEN_6) @[MemoryMap.scala 136:42]
    node _GEN_113 = validif(_T_3, _GEN_7) @[MemoryMap.scala 136:42]
    node _GEN_114 = mux(_T_3, vram.rdata_MPORT_2.data, _GEN_90) @[MemoryMap.scala 136:42 141:13]
    node _GEN_115 = mux(_T_3, UInt<1>("h0"), _GEN_85) @[MemoryMap.scala 136:42 80:16]
    node _GEN_116 = mux(_T_3, extRamReadAddr, _GEN_86) @[MemoryMap.scala 136:42 79:27]
    node _GEN_117 = mux(_T_3, UInt<1>("h0"), _GEN_87) @[MemoryMap.scala 136:42 77:27]
    node _GEN_118 = validif(eq(_T_3, UInt<1>("h0")), _GEN_88) @[MemoryMap.scala 136:42]
    node _GEN_119 = validif(eq(_T_3, UInt<1>("h0")), _GEN_89) @[MemoryMap.scala 136:42]
    node _GEN_120 = mux(_T_3, UInt<1>("h0"), _GEN_91) @[MemoryMap.scala 136:42 89:14]
    node _GEN_121 = mux(_T_3, wramReadAddr, _GEN_92) @[MemoryMap.scala 136:42 88:25]
    node _GEN_122 = mux(_T_3, UInt<1>("h0"), _GEN_93) @[MemoryMap.scala 136:42 86:25]
    node _GEN_123 = validif(eq(_T_3, UInt<1>("h0")), _GEN_94) @[MemoryMap.scala 136:42]
    node _GEN_124 = validif(eq(_T_3, UInt<1>("h0")), _GEN_95) @[MemoryMap.scala 136:42]
    node _GEN_125 = mux(_T_3, UInt<1>("h0"), _GEN_96) @[MemoryMap.scala 136:42 86:25]
    node _GEN_126 = validif(eq(_T_3, UInt<1>("h0")), _GEN_97) @[MemoryMap.scala 136:42]
    node _GEN_127 = validif(eq(_T_3, UInt<1>("h0")), _GEN_98) @[MemoryMap.scala 136:42]
    node _GEN_128 = mux(_T_3, UInt<1>("h0"), _GEN_99) @[MemoryMap.scala 136:42 97:13]
    node _GEN_129 = mux(_T_3, oamReadAddr, _GEN_100) @[MemoryMap.scala 136:42 96:24]
    node _GEN_130 = mux(_T_3, UInt<1>("h0"), _GEN_101) @[MemoryMap.scala 136:42 94:24]
    node _GEN_131 = validif(eq(_T_3, UInt<1>("h0")), _GEN_102) @[MemoryMap.scala 136:42]
    node _GEN_132 = validif(eq(_T_3, UInt<1>("h0")), _GEN_103) @[MemoryMap.scala 136:42]
    node _GEN_133 = mux(_T_3, UInt<1>("h0"), _GEN_104) @[MemoryMap.scala 121:18 136:42]
    node _GEN_134 = mux(_T_3, UInt<1>("h0"), _GEN_105) @[MemoryMap.scala 122:19 136:42]
    node _GEN_135 = validif(eq(_T_3, UInt<1>("h0")), _GEN_106) @[MemoryMap.scala 136:42]
    node _GEN_136 = validif(eq(_T_3, UInt<1>("h0")), _GEN_107) @[MemoryMap.scala 136:42]
    node _GEN_137 = mux(_T_3, UInt<1>("h0"), _GEN_108) @[MemoryMap.scala 102:17 136:42]
    node _GEN_138 = validif(_T_1, _GEN_0) @[MemoryMap.scala 130:42]
    node _GEN_139 = validif(_T_1, _GEN_1) @[MemoryMap.scala 130:42]
    node _GEN_140 = mux(_T_1, _GEN_2, UInt<1>("h0")) @[MemoryMap.scala 130:42 63:16]
    node _GEN_141 = mux(_T_1, _GEN_3, _GEN_114) @[MemoryMap.scala 130:42]
    node _GEN_142 = mux(_T_1, UInt<1>("h0"), _GEN_109) @[MemoryMap.scala 130:42 72:14]
    node _GEN_143 = mux(_T_1, vramReadAddr, _GEN_110) @[MemoryMap.scala 130:42 71:25]
    node _GEN_144 = mux(_T_1, UInt<1>("h0"), _GEN_111) @[MemoryMap.scala 130:42 69:25]
    node _GEN_145 = validif(eq(_T_1, UInt<1>("h0")), _GEN_112) @[MemoryMap.scala 130:42]
    node _GEN_146 = validif(eq(_T_1, UInt<1>("h0")), _GEN_113) @[MemoryMap.scala 130:42]
    node _GEN_147 = mux(_T_1, UInt<1>("h0"), _GEN_115) @[MemoryMap.scala 130:42 80:16]
    node _GEN_148 = mux(_T_1, extRamReadAddr, _GEN_116) @[MemoryMap.scala 130:42 79:27]
    node _GEN_149 = mux(_T_1, UInt<1>("h0"), _GEN_117) @[MemoryMap.scala 130:42 77:27]
    node _GEN_150 = validif(eq(_T_1, UInt<1>("h0")), _GEN_118) @[MemoryMap.scala 130:42]
    node _GEN_151 = validif(eq(_T_1, UInt<1>("h0")), _GEN_119) @[MemoryMap.scala 130:42]
    node _GEN_152 = mux(_T_1, UInt<1>("h0"), _GEN_120) @[MemoryMap.scala 130:42 89:14]
    node _GEN_153 = mux(_T_1, wramReadAddr, _GEN_121) @[MemoryMap.scala 130:42 88:25]
    node _GEN_154 = mux(_T_1, UInt<1>("h0"), _GEN_122) @[MemoryMap.scala 130:42 86:25]
    node _GEN_155 = validif(eq(_T_1, UInt<1>("h0")), _GEN_123) @[MemoryMap.scala 130:42]
    node _GEN_156 = validif(eq(_T_1, UInt<1>("h0")), _GEN_124) @[MemoryMap.scala 130:42]
    node _GEN_157 = mux(_T_1, UInt<1>("h0"), _GEN_125) @[MemoryMap.scala 130:42 86:25]
    node _GEN_158 = validif(eq(_T_1, UInt<1>("h0")), _GEN_126) @[MemoryMap.scala 130:42]
    node _GEN_159 = validif(eq(_T_1, UInt<1>("h0")), _GEN_127) @[MemoryMap.scala 130:42]
    node _GEN_160 = mux(_T_1, UInt<1>("h0"), _GEN_128) @[MemoryMap.scala 130:42 97:13]
    node _GEN_161 = mux(_T_1, oamReadAddr, _GEN_129) @[MemoryMap.scala 130:42 96:24]
    node _GEN_162 = mux(_T_1, UInt<1>("h0"), _GEN_130) @[MemoryMap.scala 130:42 94:24]
    node _GEN_163 = validif(eq(_T_1, UInt<1>("h0")), _GEN_131) @[MemoryMap.scala 130:42]
    node _GEN_164 = validif(eq(_T_1, UInt<1>("h0")), _GEN_132) @[MemoryMap.scala 130:42]
    node _GEN_165 = mux(_T_1, UInt<1>("h0"), _GEN_133) @[MemoryMap.scala 121:18 130:42]
    node _GEN_166 = mux(_T_1, UInt<1>("h0"), _GEN_134) @[MemoryMap.scala 122:19 130:42]
    node _GEN_167 = validif(eq(_T_1, UInt<1>("h0")), _GEN_135) @[MemoryMap.scala 130:42]
    node _GEN_168 = validif(eq(_T_1, UInt<1>("h0")), _GEN_136) @[MemoryMap.scala 130:42]
    node _GEN_169 = mux(_T_1, UInt<1>("h0"), _GEN_137) @[MemoryMap.scala 102:17 130:42]
    node _GEN_170 = validif(_T, _rdata_T) @[MemoryMap.scala 126:36 128:19]
    node _GEN_171 = validif(_T, clock) @[MemoryMap.scala 126:36 128:19]
    node _GEN_172 = mux(_T, UInt<1>("h1"), UInt<1>("h0")) @[MemoryMap.scala 126:36 128:19 63:16]
    node _GEN_173 = mux(_T, rom.rdata_MPORT.data, _GEN_141) @[MemoryMap.scala 126:36 128:13]
    node _GEN_174 = validif(eq(_T, UInt<1>("h0")), _GEN_138) @[MemoryMap.scala 126:36]
    node _GEN_175 = validif(eq(_T, UInt<1>("h0")), _GEN_139) @[MemoryMap.scala 126:36]
    node _GEN_176 = mux(_T, UInt<1>("h0"), _GEN_140) @[MemoryMap.scala 126:36 63:16]
    node _GEN_177 = mux(_T, UInt<1>("h0"), _GEN_142) @[MemoryMap.scala 126:36 72:14]
    node _GEN_178 = mux(_T, vramReadAddr, _GEN_143) @[MemoryMap.scala 126:36 71:25]
    node _GEN_179 = mux(_T, UInt<1>("h0"), _GEN_144) @[MemoryMap.scala 126:36 69:25]
    node _GEN_180 = validif(eq(_T, UInt<1>("h0")), _GEN_145) @[MemoryMap.scala 126:36]
    node _GEN_181 = validif(eq(_T, UInt<1>("h0")), _GEN_146) @[MemoryMap.scala 126:36]
    node _GEN_182 = mux(_T, UInt<1>("h0"), _GEN_147) @[MemoryMap.scala 126:36 80:16]
    node _GEN_183 = mux(_T, extRamReadAddr, _GEN_148) @[MemoryMap.scala 126:36 79:27]
    node _GEN_184 = mux(_T, UInt<1>("h0"), _GEN_149) @[MemoryMap.scala 126:36 77:27]
    node _GEN_185 = validif(eq(_T, UInt<1>("h0")), _GEN_150) @[MemoryMap.scala 126:36]
    node _GEN_186 = validif(eq(_T, UInt<1>("h0")), _GEN_151) @[MemoryMap.scala 126:36]
    node _GEN_187 = mux(_T, UInt<1>("h0"), _GEN_152) @[MemoryMap.scala 126:36 89:14]
    node _GEN_188 = mux(_T, wramReadAddr, _GEN_153) @[MemoryMap.scala 126:36 88:25]
    node _GEN_189 = mux(_T, UInt<1>("h0"), _GEN_154) @[MemoryMap.scala 126:36 86:25]
    node _GEN_190 = validif(eq(_T, UInt<1>("h0")), _GEN_155) @[MemoryMap.scala 126:36]
    node _GEN_191 = validif(eq(_T, UInt<1>("h0")), _GEN_156) @[MemoryMap.scala 126:36]
    node _GEN_192 = mux(_T, UInt<1>("h0"), _GEN_157) @[MemoryMap.scala 126:36 86:25]
    node _GEN_193 = validif(eq(_T, UInt<1>("h0")), _GEN_158) @[MemoryMap.scala 126:36]
    node _GEN_194 = validif(eq(_T, UInt<1>("h0")), _GEN_159) @[MemoryMap.scala 126:36]
    node _GEN_195 = mux(_T, UInt<1>("h0"), _GEN_160) @[MemoryMap.scala 126:36 97:13]
    node _GEN_196 = mux(_T, oamReadAddr, _GEN_161) @[MemoryMap.scala 126:36 96:24]
    node _GEN_197 = mux(_T, UInt<1>("h0"), _GEN_162) @[MemoryMap.scala 126:36 94:24]
    node _GEN_198 = validif(eq(_T, UInt<1>("h0")), _GEN_163) @[MemoryMap.scala 126:36]
    node _GEN_199 = validif(eq(_T, UInt<1>("h0")), _GEN_164) @[MemoryMap.scala 126:36]
    node _GEN_200 = mux(_T, UInt<1>("h0"), _GEN_165) @[MemoryMap.scala 121:18 126:36]
    node _GEN_201 = mux(_T, UInt<1>("h0"), _GEN_166) @[MemoryMap.scala 122:19 126:36]
    node _GEN_202 = validif(eq(_T, UInt<1>("h0")), _GEN_167) @[MemoryMap.scala 126:36]
    node _GEN_203 = validif(eq(_T, UInt<1>("h0")), _GEN_168) @[MemoryMap.scala 126:36]
    node _GEN_204 = mux(_T, UInt<1>("h0"), _GEN_169) @[MemoryMap.scala 102:17 126:36]
    node _GEN_205 = validif(io_cpuRead, _GEN_170) @[MemoryMap.scala 125:20]
    node _GEN_206 = validif(io_cpuRead, _GEN_171) @[MemoryMap.scala 125:20]
    node _GEN_207 = mux(io_cpuRead, _GEN_172, UInt<1>("h0")) @[MemoryMap.scala 125:20 63:16]
    node _GEN_208 = mux(io_cpuRead, _GEN_173, UInt<8>("h0")) @[MemoryMap.scala 125:20 118:26]
    node _GEN_209 = validif(io_cpuRead, _GEN_174) @[MemoryMap.scala 125:20]
    node _GEN_210 = validif(io_cpuRead, _GEN_175) @[MemoryMap.scala 125:20]
    node _GEN_211 = mux(io_cpuRead, _GEN_176, UInt<1>("h0")) @[MemoryMap.scala 125:20 63:16]
    node _GEN_212 = mux(io_cpuRead, _GEN_177, UInt<1>("h0")) @[MemoryMap.scala 125:20 72:14]
    node _GEN_213 = mux(io_cpuRead, _GEN_178, vramReadAddr) @[MemoryMap.scala 125:20 71:25]
    node _GEN_214 = mux(io_cpuRead, _GEN_179, UInt<1>("h0")) @[MemoryMap.scala 125:20 69:25]
    node _GEN_215 = validif(io_cpuRead, _GEN_180) @[MemoryMap.scala 125:20]
    node _GEN_216 = validif(io_cpuRead, _GEN_181) @[MemoryMap.scala 125:20]
    node _GEN_217 = mux(io_cpuRead, _GEN_182, UInt<1>("h0")) @[MemoryMap.scala 125:20 80:16]
    node _GEN_218 = mux(io_cpuRead, _GEN_183, extRamReadAddr) @[MemoryMap.scala 125:20 79:27]
    node _GEN_219 = mux(io_cpuRead, _GEN_184, UInt<1>("h0")) @[MemoryMap.scala 125:20 77:27]
    node _GEN_220 = validif(io_cpuRead, _GEN_185) @[MemoryMap.scala 125:20]
    node _GEN_221 = validif(io_cpuRead, _GEN_186) @[MemoryMap.scala 125:20]
    node _GEN_222 = mux(io_cpuRead, _GEN_187, UInt<1>("h0")) @[MemoryMap.scala 125:20 89:14]
    node _GEN_223 = mux(io_cpuRead, _GEN_188, wramReadAddr) @[MemoryMap.scala 125:20 88:25]
    node _GEN_224 = mux(io_cpuRead, _GEN_189, UInt<1>("h0")) @[MemoryMap.scala 125:20 86:25]
    node _GEN_225 = validif(io_cpuRead, _GEN_190) @[MemoryMap.scala 125:20]
    node _GEN_226 = validif(io_cpuRead, _GEN_191) @[MemoryMap.scala 125:20]
    node _GEN_227 = mux(io_cpuRead, _GEN_192, UInt<1>("h0")) @[MemoryMap.scala 125:20 86:25]
    node _GEN_228 = validif(io_cpuRead, _GEN_193) @[MemoryMap.scala 125:20]
    node _GEN_229 = validif(io_cpuRead, _GEN_194) @[MemoryMap.scala 125:20]
    node _GEN_230 = mux(io_cpuRead, _GEN_195, UInt<1>("h0")) @[MemoryMap.scala 125:20 97:13]
    node _GEN_231 = mux(io_cpuRead, _GEN_196, oamReadAddr) @[MemoryMap.scala 125:20 96:24]
    node _GEN_232 = mux(io_cpuRead, _GEN_197, UInt<1>("h0")) @[MemoryMap.scala 125:20 94:24]
    node _GEN_233 = validif(io_cpuRead, _GEN_198) @[MemoryMap.scala 125:20]
    node _GEN_234 = validif(io_cpuRead, _GEN_199) @[MemoryMap.scala 125:20]
    node _GEN_235 = mux(io_cpuRead, _GEN_200, UInt<1>("h0")) @[MemoryMap.scala 121:18 125:20]
    node _GEN_236 = mux(io_cpuRead, _GEN_201, UInt<1>("h0")) @[MemoryMap.scala 122:19 125:20]
    node _GEN_237 = validif(io_cpuRead, _GEN_202) @[MemoryMap.scala 125:20]
    node _GEN_238 = validif(io_cpuRead, _GEN_203) @[MemoryMap.scala 125:20]
    node _GEN_239 = mux(io_cpuRead, _GEN_204, UInt<1>("h0")) @[MemoryMap.scala 102:17 125:20]
    node _T_12 = lt(io_cpuAddress, UInt<14>("h2000")) @[MemoryMap.scala 210:24]
    node _ramEnabled_T = and(io_cpuWriteData, UInt<4>("hf")) @[MemoryMap.scala 212:38]
    node _ramEnabled_T_1 = eq(_ramEnabled_T, UInt<4>("ha")) @[MemoryMap.scala 212:48]
    node _T_13 = lt(io_cpuAddress, UInt<15>("h4000")) @[MemoryMap.scala 214:30]
    node bank = and(io_cpuWriteData, UInt<5>("h1f")) @[MemoryMap.scala 216:34]
    node _romBankNumber_T = eq(bank, UInt<1>("h0")) @[MemoryMap.scala 217:33]
    node _romBankNumber_T_1 = mux(_romBankNumber_T, UInt<1>("h1"), bank) @[MemoryMap.scala 217:27]
    node _T_14 = lt(io_cpuAddress, UInt<15>("h6000")) @[MemoryMap.scala 219:30]
    node _ramBankNumber_T = and(io_cpuWriteData, UInt<2>("h3")) @[MemoryMap.scala 221:40]
    node _T_15 = lt(io_cpuAddress, UInt<16>("h8000")) @[MemoryMap.scala 223:30]
    node _T_16 = lt(io_cpuAddress, UInt<16>("ha000")) @[MemoryMap.scala 227:30]
    node _addr_T_6 = sub(io_cpuAddress, UInt<16>("h8000")) @[MemoryMap.scala 229:32]
    node addr_6 = tail(_addr_T_6, 1) @[MemoryMap.scala 229:32]
    node _T_17 = bits(addr_6, 12, 0)
    node _T_18 = lt(io_cpuAddress, UInt<16>("hc000")) @[MemoryMap.scala 232:30]
    node _addr_T_7 = sub(io_cpuAddress, UInt<16>("ha000")) @[MemoryMap.scala 235:34]
    node addr_7 = tail(_addr_T_7, 1) @[MemoryMap.scala 235:34]
    node _T_19 = bits(addr_7, 12, 0)
    node _GEN_240 = validif(ramEnabled, _T_19) @[MemoryMap.scala 234:24]
    node _GEN_241 = validif(ramEnabled, clock) @[MemoryMap.scala 234:24]
    node _GEN_242 = validif(ramEnabled, UInt<1>("h1")) @[MemoryMap.scala 234:24]
    node _GEN_243 = validif(ramEnabled, io_cpuWriteData) @[MemoryMap.scala 234:24]
    node _T_20 = lt(io_cpuAddress, UInt<16>("he000")) @[MemoryMap.scala 239:30]
    node _addr_T_8 = sub(io_cpuAddress, UInt<16>("hc000")) @[MemoryMap.scala 241:32]
    node addr_8 = tail(_addr_T_8, 1) @[MemoryMap.scala 241:32]
    node _T_21 = bits(addr_8, 12, 0)
    node _T_22 = lt(io_cpuAddress, UInt<16>("hfe00")) @[MemoryMap.scala 244:30]
    node _addr_T_9 = sub(io_cpuAddress, UInt<16>("he000")) @[MemoryMap.scala 246:32]
    node addr_9 = tail(_addr_T_9, 1) @[MemoryMap.scala 246:32]
    node _T_23 = bits(addr_9, 12, 0)
    node _T_24 = lt(io_cpuAddress, UInt<16>("hfea0")) @[MemoryMap.scala 249:30]
    node _addr_T_10 = sub(io_cpuAddress, UInt<16>("hfe00")) @[MemoryMap.scala 251:32]
    node addr_10 = tail(_addr_T_10, 1) @[MemoryMap.scala 251:32]
    node _T_25 = bits(addr_10, 7, 0)
    node _T_26 = lt(io_cpuAddress, UInt<16>("hff00")) @[MemoryMap.scala 254:30]
    node _T_27 = lt(io_cpuAddress, UInt<16>("hff80")) @[MemoryMap.scala 257:30]
    node _ioAddr_T_1 = sub(io_cpuAddress, UInt<16>("hff00")) @[MemoryMap.scala 259:34]
    node ioAddr_1 = tail(_ioAddr_T_1, 1) @[MemoryMap.scala 259:34]
    node _T_28 = lt(io_cpuAddress, UInt<16>("hffff")) @[MemoryMap.scala 264:30]
    node _addr_T_11 = sub(io_cpuAddress, UInt<16>("hff80")) @[MemoryMap.scala 266:32]
    node addr_11 = tail(_addr_T_11, 1) @[MemoryMap.scala 266:32]
    node _T_29 = bits(addr_11, 6, 0) @[MemoryMap.scala 267:11]
    node _GEN_244 = validif(_T_28, _T_29) @[MemoryMap.scala 264:42 267:11]
    node _GEN_245 = validif(_T_28, clock) @[MemoryMap.scala 264:42 267:11]
    node _GEN_246 = mux(_T_28, UInt<1>("h1"), UInt<1>("h0")) @[MemoryMap.scala 264:42 267:11 102:17]
    node _GEN_247 = validif(_T_28, UInt<1>("h1")) @[MemoryMap.scala 264:42 267:18]
    node _GEN_248 = validif(_T_28, io_cpuWriteData) @[MemoryMap.scala 264:42 267:18]
    node _GEN_249 = mux(_T_28, regIE, io_cpuWriteData) @[MemoryMap.scala 107:22 264:42 271:13]
    node _GEN_250 = mux(_T_27, ioAddr_1, _GEN_235) @[MemoryMap.scala 257:42 260:22]
    node _GEN_251 = mux(_T_27, UInt<1>("h1"), _GEN_236) @[MemoryMap.scala 257:42 261:23]
    node _GEN_252 = mux(_T_27, io_cpuWriteData, _GEN_236) @[MemoryMap.scala 257:42 262:27]
    node _GEN_253 = validif(eq(_T_27, UInt<1>("h0")), _GEN_244) @[MemoryMap.scala 257:42]
    node _GEN_254 = validif(eq(_T_27, UInt<1>("h0")), _GEN_245) @[MemoryMap.scala 257:42]
    node _GEN_255 = mux(_T_27, UInt<1>("h0"), _GEN_246) @[MemoryMap.scala 102:17 257:42]
    node _GEN_256 = validif(eq(_T_27, UInt<1>("h0")), _GEN_247) @[MemoryMap.scala 257:42]
    node _GEN_257 = validif(eq(_T_27, UInt<1>("h0")), _GEN_248) @[MemoryMap.scala 257:42]
    node _GEN_258 = mux(_T_27, regIE, _GEN_249) @[MemoryMap.scala 107:22 257:42]
    node _GEN_259 = mux(_T_26, _GEN_235, _GEN_250) @[MemoryMap.scala 254:42]
    node _GEN_260 = mux(_T_26, _GEN_236, _GEN_251) @[MemoryMap.scala 254:42]
    node _GEN_261 = mux(_T_26, _GEN_236, _GEN_252) @[MemoryMap.scala 254:42]
    node _GEN_262 = validif(eq(_T_26, UInt<1>("h0")), _GEN_253) @[MemoryMap.scala 254:42]
    node _GEN_263 = validif(eq(_T_26, UInt<1>("h0")), _GEN_254) @[MemoryMap.scala 254:42]
    node _GEN_264 = mux(_T_26, UInt<1>("h0"), _GEN_255) @[MemoryMap.scala 102:17 254:42]
    node _GEN_265 = validif(eq(_T_26, UInt<1>("h0")), _GEN_256) @[MemoryMap.scala 254:42]
    node _GEN_266 = validif(eq(_T_26, UInt<1>("h0")), _GEN_257) @[MemoryMap.scala 254:42]
    node _GEN_267 = mux(_T_26, regIE, _GEN_258) @[MemoryMap.scala 107:22 254:42]
    node _GEN_268 = validif(_T_24, _T_25) @[MemoryMap.scala 249:42]
    node _GEN_269 = validif(_T_24, clock) @[MemoryMap.scala 249:42]
    node _GEN_270 = mux(_T_24, UInt<1>("h1"), UInt<1>("h0")) @[MemoryMap.scala 249:42 94:24]
    node _GEN_271 = validif(_T_24, UInt<1>("h1")) @[MemoryMap.scala 249:42]
    node _GEN_272 = validif(_T_24, io_cpuWriteData) @[MemoryMap.scala 249:42]
    node _GEN_273 = mux(_T_24, _GEN_235, _GEN_259) @[MemoryMap.scala 249:42]
    node _GEN_274 = mux(_T_24, _GEN_236, _GEN_260) @[MemoryMap.scala 249:42]
    node _GEN_275 = mux(_T_24, _GEN_236, _GEN_261) @[MemoryMap.scala 249:42]
    node _GEN_276 = validif(eq(_T_24, UInt<1>("h0")), _GEN_262) @[MemoryMap.scala 249:42]
    node _GEN_277 = validif(eq(_T_24, UInt<1>("h0")), _GEN_263) @[MemoryMap.scala 249:42]
    node _GEN_278 = mux(_T_24, UInt<1>("h0"), _GEN_264) @[MemoryMap.scala 102:17 249:42]
    node _GEN_279 = validif(eq(_T_24, UInt<1>("h0")), _GEN_265) @[MemoryMap.scala 249:42]
    node _GEN_280 = validif(eq(_T_24, UInt<1>("h0")), _GEN_266) @[MemoryMap.scala 249:42]
    node _GEN_281 = mux(_T_24, regIE, _GEN_267) @[MemoryMap.scala 107:22 249:42]
    node _GEN_282 = validif(_T_22, _T_23) @[MemoryMap.scala 244:42]
    node _GEN_283 = validif(_T_22, clock) @[MemoryMap.scala 244:42]
    node _GEN_284 = mux(_T_22, UInt<1>("h1"), UInt<1>("h0")) @[MemoryMap.scala 244:42 86:25]
    node _GEN_285 = validif(_T_22, UInt<1>("h1")) @[MemoryMap.scala 244:42]
    node _GEN_286 = validif(_T_22, io_cpuWriteData) @[MemoryMap.scala 244:42]
    node _GEN_287 = validif(eq(_T_22, UInt<1>("h0")), _GEN_268) @[MemoryMap.scala 244:42]
    node _GEN_288 = validif(eq(_T_22, UInt<1>("h0")), _GEN_269) @[MemoryMap.scala 244:42]
    node _GEN_289 = mux(_T_22, UInt<1>("h0"), _GEN_270) @[MemoryMap.scala 244:42 94:24]
    node _GEN_290 = validif(eq(_T_22, UInt<1>("h0")), _GEN_271) @[MemoryMap.scala 244:42]
    node _GEN_291 = validif(eq(_T_22, UInt<1>("h0")), _GEN_272) @[MemoryMap.scala 244:42]
    node _GEN_292 = mux(_T_22, _GEN_235, _GEN_273) @[MemoryMap.scala 244:42]
    node _GEN_293 = mux(_T_22, _GEN_236, _GEN_274) @[MemoryMap.scala 244:42]
    node _GEN_294 = mux(_T_22, _GEN_236, _GEN_275) @[MemoryMap.scala 244:42]
    node _GEN_295 = validif(eq(_T_22, UInt<1>("h0")), _GEN_276) @[MemoryMap.scala 244:42]
    node _GEN_296 = validif(eq(_T_22, UInt<1>("h0")), _GEN_277) @[MemoryMap.scala 244:42]
    node _GEN_297 = mux(_T_22, UInt<1>("h0"), _GEN_278) @[MemoryMap.scala 102:17 244:42]
    node _GEN_298 = validif(eq(_T_22, UInt<1>("h0")), _GEN_279) @[MemoryMap.scala 244:42]
    node _GEN_299 = validif(eq(_T_22, UInt<1>("h0")), _GEN_280) @[MemoryMap.scala 244:42]
    node _GEN_300 = mux(_T_22, regIE, _GEN_281) @[MemoryMap.scala 107:22 244:42]
    node _GEN_301 = validif(_T_20, _T_21) @[MemoryMap.scala 239:42]
    node _GEN_302 = validif(_T_20, clock) @[MemoryMap.scala 239:42]
    node _GEN_303 = mux(_T_20, UInt<1>("h1"), UInt<1>("h0")) @[MemoryMap.scala 239:42 86:25]
    node _GEN_304 = validif(_T_20, UInt<1>("h1")) @[MemoryMap.scala 239:42]
    node _GEN_305 = validif(_T_20, io_cpuWriteData) @[MemoryMap.scala 239:42]
    node _GEN_306 = validif(eq(_T_20, UInt<1>("h0")), _GEN_282) @[MemoryMap.scala 239:42]
    node _GEN_307 = validif(eq(_T_20, UInt<1>("h0")), _GEN_283) @[MemoryMap.scala 239:42]
    node _GEN_308 = mux(_T_20, UInt<1>("h0"), _GEN_284) @[MemoryMap.scala 239:42 86:25]
    node _GEN_309 = validif(eq(_T_20, UInt<1>("h0")), _GEN_285) @[MemoryMap.scala 239:42]
    node _GEN_310 = validif(eq(_T_20, UInt<1>("h0")), _GEN_286) @[MemoryMap.scala 239:42]
    node _GEN_311 = validif(eq(_T_20, UInt<1>("h0")), _GEN_287) @[MemoryMap.scala 239:42]
    node _GEN_312 = validif(eq(_T_20, UInt<1>("h0")), _GEN_288) @[MemoryMap.scala 239:42]
    node _GEN_313 = mux(_T_20, UInt<1>("h0"), _GEN_289) @[MemoryMap.scala 239:42 94:24]
    node _GEN_314 = validif(eq(_T_20, UInt<1>("h0")), _GEN_290) @[MemoryMap.scala 239:42]
    node _GEN_315 = validif(eq(_T_20, UInt<1>("h0")), _GEN_291) @[MemoryMap.scala 239:42]
    node _GEN_316 = mux(_T_20, _GEN_235, _GEN_292) @[MemoryMap.scala 239:42]
    node _GEN_317 = mux(_T_20, _GEN_236, _GEN_293) @[MemoryMap.scala 239:42]
    node _GEN_318 = mux(_T_20, _GEN_236, _GEN_294) @[MemoryMap.scala 239:42]
    node _GEN_319 = validif(eq(_T_20, UInt<1>("h0")), _GEN_295) @[MemoryMap.scala 239:42]
    node _GEN_320 = validif(eq(_T_20, UInt<1>("h0")), _GEN_296) @[MemoryMap.scala 239:42]
    node _GEN_321 = mux(_T_20, UInt<1>("h0"), _GEN_297) @[MemoryMap.scala 102:17 239:42]
    node _GEN_322 = validif(eq(_T_20, UInt<1>("h0")), _GEN_298) @[MemoryMap.scala 239:42]
    node _GEN_323 = validif(eq(_T_20, UInt<1>("h0")), _GEN_299) @[MemoryMap.scala 239:42]
    node _GEN_324 = mux(_T_20, regIE, _GEN_300) @[MemoryMap.scala 107:22 239:42]
    node _GEN_325 = validif(_T_18, _GEN_240) @[MemoryMap.scala 232:42]
    node _GEN_326 = validif(_T_18, _GEN_241) @[MemoryMap.scala 232:42]
    node _GEN_327 = mux(_T_18, _GEN_10, UInt<1>("h0")) @[MemoryMap.scala 232:42 77:27]
    node _GEN_328 = validif(_T_18, _GEN_242) @[MemoryMap.scala 232:42]
    node _GEN_329 = validif(_T_18, _GEN_243) @[MemoryMap.scala 232:42]
    node _GEN_330 = validif(eq(_T_18, UInt<1>("h0")), _GEN_301) @[MemoryMap.scala 232:42]
    node _GEN_331 = validif(eq(_T_18, UInt<1>("h0")), _GEN_302) @[MemoryMap.scala 232:42]
    node _GEN_332 = mux(_T_18, UInt<1>("h0"), _GEN_303) @[MemoryMap.scala 232:42 86:25]
    node _GEN_333 = validif(eq(_T_18, UInt<1>("h0")), _GEN_304) @[MemoryMap.scala 232:42]
    node _GEN_334 = validif(eq(_T_18, UInt<1>("h0")), _GEN_305) @[MemoryMap.scala 232:42]
    node _GEN_335 = validif(eq(_T_18, UInt<1>("h0")), _GEN_306) @[MemoryMap.scala 232:42]
    node _GEN_336 = validif(eq(_T_18, UInt<1>("h0")), _GEN_307) @[MemoryMap.scala 232:42]
    node _GEN_337 = mux(_T_18, UInt<1>("h0"), _GEN_308) @[MemoryMap.scala 232:42 86:25]
    node _GEN_338 = validif(eq(_T_18, UInt<1>("h0")), _GEN_309) @[MemoryMap.scala 232:42]
    node _GEN_339 = validif(eq(_T_18, UInt<1>("h0")), _GEN_310) @[MemoryMap.scala 232:42]
    node _GEN_340 = validif(eq(_T_18, UInt<1>("h0")), _GEN_311) @[MemoryMap.scala 232:42]
    node _GEN_341 = validif(eq(_T_18, UInt<1>("h0")), _GEN_312) @[MemoryMap.scala 232:42]
    node _GEN_342 = mux(_T_18, UInt<1>("h0"), _GEN_313) @[MemoryMap.scala 232:42 94:24]
    node _GEN_343 = validif(eq(_T_18, UInt<1>("h0")), _GEN_314) @[MemoryMap.scala 232:42]
    node _GEN_344 = validif(eq(_T_18, UInt<1>("h0")), _GEN_315) @[MemoryMap.scala 232:42]
    node _GEN_345 = mux(_T_18, _GEN_235, _GEN_316) @[MemoryMap.scala 232:42]
    node _GEN_346 = mux(_T_18, _GEN_236, _GEN_317) @[MemoryMap.scala 232:42]
    node _GEN_347 = mux(_T_18, _GEN_236, _GEN_318) @[MemoryMap.scala 232:42]
    node _GEN_348 = validif(eq(_T_18, UInt<1>("h0")), _GEN_319) @[MemoryMap.scala 232:42]
    node _GEN_349 = validif(eq(_T_18, UInt<1>("h0")), _GEN_320) @[MemoryMap.scala 232:42]
    node _GEN_350 = mux(_T_18, UInt<1>("h0"), _GEN_321) @[MemoryMap.scala 102:17 232:42]
    node _GEN_351 = validif(eq(_T_18, UInt<1>("h0")), _GEN_322) @[MemoryMap.scala 232:42]
    node _GEN_352 = validif(eq(_T_18, UInt<1>("h0")), _GEN_323) @[MemoryMap.scala 232:42]
    node _GEN_353 = mux(_T_18, regIE, _GEN_324) @[MemoryMap.scala 107:22 232:42]
    node _GEN_354 = validif(_T_16, _T_17) @[MemoryMap.scala 227:42]
    node _GEN_355 = validif(_T_16, clock) @[MemoryMap.scala 227:42]
    node _GEN_356 = mux(_T_16, UInt<1>("h1"), UInt<1>("h0")) @[MemoryMap.scala 227:42 69:25]
    node _GEN_357 = validif(_T_16, UInt<1>("h1")) @[MemoryMap.scala 227:42]
    node _GEN_358 = validif(_T_16, io_cpuWriteData) @[MemoryMap.scala 227:42]
    node _GEN_359 = validif(eq(_T_16, UInt<1>("h0")), _GEN_325) @[MemoryMap.scala 227:42]
    node _GEN_360 = validif(eq(_T_16, UInt<1>("h0")), _GEN_326) @[MemoryMap.scala 227:42]
    node _GEN_361 = mux(_T_16, UInt<1>("h0"), _GEN_327) @[MemoryMap.scala 227:42 77:27]
    node _GEN_362 = validif(eq(_T_16, UInt<1>("h0")), _GEN_328) @[MemoryMap.scala 227:42]
    node _GEN_363 = validif(eq(_T_16, UInt<1>("h0")), _GEN_329) @[MemoryMap.scala 227:42]
    node _GEN_364 = validif(eq(_T_16, UInt<1>("h0")), _GEN_330) @[MemoryMap.scala 227:42]
    node _GEN_365 = validif(eq(_T_16, UInt<1>("h0")), _GEN_331) @[MemoryMap.scala 227:42]
    node _GEN_366 = mux(_T_16, UInt<1>("h0"), _GEN_332) @[MemoryMap.scala 227:42 86:25]
    node _GEN_367 = validif(eq(_T_16, UInt<1>("h0")), _GEN_333) @[MemoryMap.scala 227:42]
    node _GEN_368 = validif(eq(_T_16, UInt<1>("h0")), _GEN_334) @[MemoryMap.scala 227:42]
    node _GEN_369 = validif(eq(_T_16, UInt<1>("h0")), _GEN_335) @[MemoryMap.scala 227:42]
    node _GEN_370 = validif(eq(_T_16, UInt<1>("h0")), _GEN_336) @[MemoryMap.scala 227:42]
    node _GEN_371 = mux(_T_16, UInt<1>("h0"), _GEN_337) @[MemoryMap.scala 227:42 86:25]
    node _GEN_372 = validif(eq(_T_16, UInt<1>("h0")), _GEN_338) @[MemoryMap.scala 227:42]
    node _GEN_373 = validif(eq(_T_16, UInt<1>("h0")), _GEN_339) @[MemoryMap.scala 227:42]
    node _GEN_374 = validif(eq(_T_16, UInt<1>("h0")), _GEN_340) @[MemoryMap.scala 227:42]
    node _GEN_375 = validif(eq(_T_16, UInt<1>("h0")), _GEN_341) @[MemoryMap.scala 227:42]
    node _GEN_376 = mux(_T_16, UInt<1>("h0"), _GEN_342) @[MemoryMap.scala 227:42 94:24]
    node _GEN_377 = validif(eq(_T_16, UInt<1>("h0")), _GEN_343) @[MemoryMap.scala 227:42]
    node _GEN_378 = validif(eq(_T_16, UInt<1>("h0")), _GEN_344) @[MemoryMap.scala 227:42]
    node _GEN_379 = mux(_T_16, _GEN_235, _GEN_345) @[MemoryMap.scala 227:42]
    node _GEN_380 = mux(_T_16, _GEN_236, _GEN_346) @[MemoryMap.scala 227:42]
    node _GEN_381 = mux(_T_16, _GEN_236, _GEN_347) @[MemoryMap.scala 227:42]
    node _GEN_382 = validif(eq(_T_16, UInt<1>("h0")), _GEN_348) @[MemoryMap.scala 227:42]
    node _GEN_383 = validif(eq(_T_16, UInt<1>("h0")), _GEN_349) @[MemoryMap.scala 227:42]
    node _GEN_384 = mux(_T_16, UInt<1>("h0"), _GEN_350) @[MemoryMap.scala 102:17 227:42]
    node _GEN_385 = validif(eq(_T_16, UInt<1>("h0")), _GEN_351) @[MemoryMap.scala 227:42]
    node _GEN_386 = validif(eq(_T_16, UInt<1>("h0")), _GEN_352) @[MemoryMap.scala 227:42]
    node _GEN_387 = mux(_T_16, regIE, _GEN_353) @[MemoryMap.scala 107:22 227:42]
    node _GEN_388 = validif(eq(_T_15, UInt<1>("h0")), _GEN_354) @[MemoryMap.scala 223:42]
    node _GEN_389 = validif(eq(_T_15, UInt<1>("h0")), _GEN_355) @[MemoryMap.scala 223:42]
    node _GEN_390 = mux(_T_15, UInt<1>("h0"), _GEN_356) @[MemoryMap.scala 223:42 69:25]
    node _GEN_391 = validif(eq(_T_15, UInt<1>("h0")), _GEN_357) @[MemoryMap.scala 223:42]
    node _GEN_392 = validif(eq(_T_15, UInt<1>("h0")), _GEN_358) @[MemoryMap.scala 223:42]
    node _GEN_393 = validif(eq(_T_15, UInt<1>("h0")), _GEN_359) @[MemoryMap.scala 223:42]
    node _GEN_394 = validif(eq(_T_15, UInt<1>("h0")), _GEN_360) @[MemoryMap.scala 223:42]
    node _GEN_395 = mux(_T_15, UInt<1>("h0"), _GEN_361) @[MemoryMap.scala 223:42 77:27]
    node _GEN_396 = validif(eq(_T_15, UInt<1>("h0")), _GEN_362) @[MemoryMap.scala 223:42]
    node _GEN_397 = validif(eq(_T_15, UInt<1>("h0")), _GEN_363) @[MemoryMap.scala 223:42]
    node _GEN_398 = validif(eq(_T_15, UInt<1>("h0")), _GEN_364) @[MemoryMap.scala 223:42]
    node _GEN_399 = validif(eq(_T_15, UInt<1>("h0")), _GEN_365) @[MemoryMap.scala 223:42]
    node _GEN_400 = mux(_T_15, UInt<1>("h0"), _GEN_366) @[MemoryMap.scala 223:42 86:25]
    node _GEN_401 = validif(eq(_T_15, UInt<1>("h0")), _GEN_367) @[MemoryMap.scala 223:42]
    node _GEN_402 = validif(eq(_T_15, UInt<1>("h0")), _GEN_368) @[MemoryMap.scala 223:42]
    node _GEN_403 = validif(eq(_T_15, UInt<1>("h0")), _GEN_369) @[MemoryMap.scala 223:42]
    node _GEN_404 = validif(eq(_T_15, UInt<1>("h0")), _GEN_370) @[MemoryMap.scala 223:42]
    node _GEN_405 = mux(_T_15, UInt<1>("h0"), _GEN_371) @[MemoryMap.scala 223:42 86:25]
    node _GEN_406 = validif(eq(_T_15, UInt<1>("h0")), _GEN_372) @[MemoryMap.scala 223:42]
    node _GEN_407 = validif(eq(_T_15, UInt<1>("h0")), _GEN_373) @[MemoryMap.scala 223:42]
    node _GEN_408 = validif(eq(_T_15, UInt<1>("h0")), _GEN_374) @[MemoryMap.scala 223:42]
    node _GEN_409 = validif(eq(_T_15, UInt<1>("h0")), _GEN_375) @[MemoryMap.scala 223:42]
    node _GEN_410 = mux(_T_15, UInt<1>("h0"), _GEN_376) @[MemoryMap.scala 223:42 94:24]
    node _GEN_411 = validif(eq(_T_15, UInt<1>("h0")), _GEN_377) @[MemoryMap.scala 223:42]
    node _GEN_412 = validif(eq(_T_15, UInt<1>("h0")), _GEN_378) @[MemoryMap.scala 223:42]
    node _GEN_413 = mux(_T_15, _GEN_235, _GEN_379) @[MemoryMap.scala 223:42]
    node _GEN_414 = mux(_T_15, _GEN_236, _GEN_380) @[MemoryMap.scala 223:42]
    node _GEN_415 = mux(_T_15, _GEN_236, _GEN_381) @[MemoryMap.scala 223:42]
    node _GEN_416 = validif(eq(_T_15, UInt<1>("h0")), _GEN_382) @[MemoryMap.scala 223:42]
    node _GEN_417 = validif(eq(_T_15, UInt<1>("h0")), _GEN_383) @[MemoryMap.scala 223:42]
    node _GEN_418 = mux(_T_15, UInt<1>("h0"), _GEN_384) @[MemoryMap.scala 102:17 223:42]
    node _GEN_419 = validif(eq(_T_15, UInt<1>("h0")), _GEN_385) @[MemoryMap.scala 223:42]
    node _GEN_420 = validif(eq(_T_15, UInt<1>("h0")), _GEN_386) @[MemoryMap.scala 223:42]
    node _GEN_421 = mux(_T_15, regIE, _GEN_387) @[MemoryMap.scala 107:22 223:42]
    node _GEN_422 = mux(_T_14, _ramBankNumber_T, ramBankNumber) @[MemoryMap.scala 219:42 221:21 113:30]
    node _GEN_423 = validif(eq(_T_14, UInt<1>("h0")), _GEN_388) @[MemoryMap.scala 219:42]
    node _GEN_424 = validif(eq(_T_14, UInt<1>("h0")), _GEN_389) @[MemoryMap.scala 219:42]
    node _GEN_425 = mux(_T_14, UInt<1>("h0"), _GEN_390) @[MemoryMap.scala 219:42 69:25]
    node _GEN_426 = validif(eq(_T_14, UInt<1>("h0")), _GEN_391) @[MemoryMap.scala 219:42]
    node _GEN_427 = validif(eq(_T_14, UInt<1>("h0")), _GEN_392) @[MemoryMap.scala 219:42]
    node _GEN_428 = validif(eq(_T_14, UInt<1>("h0")), _GEN_393) @[MemoryMap.scala 219:42]
    node _GEN_429 = validif(eq(_T_14, UInt<1>("h0")), _GEN_394) @[MemoryMap.scala 219:42]
    node _GEN_430 = mux(_T_14, UInt<1>("h0"), _GEN_395) @[MemoryMap.scala 219:42 77:27]
    node _GEN_431 = validif(eq(_T_14, UInt<1>("h0")), _GEN_396) @[MemoryMap.scala 219:42]
    node _GEN_432 = validif(eq(_T_14, UInt<1>("h0")), _GEN_397) @[MemoryMap.scala 219:42]
    node _GEN_433 = validif(eq(_T_14, UInt<1>("h0")), _GEN_398) @[MemoryMap.scala 219:42]
    node _GEN_434 = validif(eq(_T_14, UInt<1>("h0")), _GEN_399) @[MemoryMap.scala 219:42]
    node _GEN_435 = mux(_T_14, UInt<1>("h0"), _GEN_400) @[MemoryMap.scala 219:42 86:25]
    node _GEN_436 = validif(eq(_T_14, UInt<1>("h0")), _GEN_401) @[MemoryMap.scala 219:42]
    node _GEN_437 = validif(eq(_T_14, UInt<1>("h0")), _GEN_402) @[MemoryMap.scala 219:42]
    node _GEN_438 = validif(eq(_T_14, UInt<1>("h0")), _GEN_403) @[MemoryMap.scala 219:42]
    node _GEN_439 = validif(eq(_T_14, UInt<1>("h0")), _GEN_404) @[MemoryMap.scala 219:42]
    node _GEN_440 = mux(_T_14, UInt<1>("h0"), _GEN_405) @[MemoryMap.scala 219:42 86:25]
    node _GEN_441 = validif(eq(_T_14, UInt<1>("h0")), _GEN_406) @[MemoryMap.scala 219:42]
    node _GEN_442 = validif(eq(_T_14, UInt<1>("h0")), _GEN_407) @[MemoryMap.scala 219:42]
    node _GEN_443 = validif(eq(_T_14, UInt<1>("h0")), _GEN_408) @[MemoryMap.scala 219:42]
    node _GEN_444 = validif(eq(_T_14, UInt<1>("h0")), _GEN_409) @[MemoryMap.scala 219:42]
    node _GEN_445 = mux(_T_14, UInt<1>("h0"), _GEN_410) @[MemoryMap.scala 219:42 94:24]
    node _GEN_446 = validif(eq(_T_14, UInt<1>("h0")), _GEN_411) @[MemoryMap.scala 219:42]
    node _GEN_447 = validif(eq(_T_14, UInt<1>("h0")), _GEN_412) @[MemoryMap.scala 219:42]
    node _GEN_448 = mux(_T_14, _GEN_235, _GEN_413) @[MemoryMap.scala 219:42]
    node _GEN_449 = mux(_T_14, _GEN_236, _GEN_414) @[MemoryMap.scala 219:42]
    node _GEN_450 = mux(_T_14, _GEN_236, _GEN_415) @[MemoryMap.scala 219:42]
    node _GEN_451 = validif(eq(_T_14, UInt<1>("h0")), _GEN_416) @[MemoryMap.scala 219:42]
    node _GEN_452 = validif(eq(_T_14, UInt<1>("h0")), _GEN_417) @[MemoryMap.scala 219:42]
    node _GEN_453 = mux(_T_14, UInt<1>("h0"), _GEN_418) @[MemoryMap.scala 102:17 219:42]
    node _GEN_454 = validif(eq(_T_14, UInt<1>("h0")), _GEN_419) @[MemoryMap.scala 219:42]
    node _GEN_455 = validif(eq(_T_14, UInt<1>("h0")), _GEN_420) @[MemoryMap.scala 219:42]
    node _GEN_456 = mux(_T_14, regIE, _GEN_421) @[MemoryMap.scala 107:22 219:42]
    node _GEN_457 = mux(_T_13, _romBankNumber_T_1, romBankNumber) @[MemoryMap.scala 214:42 217:21 112:30]
    node _GEN_458 = mux(_T_13, ramBankNumber, _GEN_422) @[MemoryMap.scala 113:30 214:42]
    node _GEN_459 = validif(eq(_T_13, UInt<1>("h0")), _GEN_423) @[MemoryMap.scala 214:42]
    node _GEN_460 = validif(eq(_T_13, UInt<1>("h0")), _GEN_424) @[MemoryMap.scala 214:42]
    node _GEN_461 = mux(_T_13, UInt<1>("h0"), _GEN_425) @[MemoryMap.scala 214:42 69:25]
    node _GEN_462 = validif(eq(_T_13, UInt<1>("h0")), _GEN_426) @[MemoryMap.scala 214:42]
    node _GEN_463 = validif(eq(_T_13, UInt<1>("h0")), _GEN_427) @[MemoryMap.scala 214:42]
    node _GEN_464 = validif(eq(_T_13, UInt<1>("h0")), _GEN_428) @[MemoryMap.scala 214:42]
    node _GEN_465 = validif(eq(_T_13, UInt<1>("h0")), _GEN_429) @[MemoryMap.scala 214:42]
    node _GEN_466 = mux(_T_13, UInt<1>("h0"), _GEN_430) @[MemoryMap.scala 214:42 77:27]
    node _GEN_467 = validif(eq(_T_13, UInt<1>("h0")), _GEN_431) @[MemoryMap.scala 214:42]
    node _GEN_468 = validif(eq(_T_13, UInt<1>("h0")), _GEN_432) @[MemoryMap.scala 214:42]
    node _GEN_469 = validif(eq(_T_13, UInt<1>("h0")), _GEN_433) @[MemoryMap.scala 214:42]
    node _GEN_470 = validif(eq(_T_13, UInt<1>("h0")), _GEN_434) @[MemoryMap.scala 214:42]
    node _GEN_471 = mux(_T_13, UInt<1>("h0"), _GEN_435) @[MemoryMap.scala 214:42 86:25]
    node _GEN_472 = validif(eq(_T_13, UInt<1>("h0")), _GEN_436) @[MemoryMap.scala 214:42]
    node _GEN_473 = validif(eq(_T_13, UInt<1>("h0")), _GEN_437) @[MemoryMap.scala 214:42]
    node _GEN_474 = validif(eq(_T_13, UInt<1>("h0")), _GEN_438) @[MemoryMap.scala 214:42]
    node _GEN_475 = validif(eq(_T_13, UInt<1>("h0")), _GEN_439) @[MemoryMap.scala 214:42]
    node _GEN_476 = mux(_T_13, UInt<1>("h0"), _GEN_440) @[MemoryMap.scala 214:42 86:25]
    node _GEN_477 = validif(eq(_T_13, UInt<1>("h0")), _GEN_441) @[MemoryMap.scala 214:42]
    node _GEN_478 = validif(eq(_T_13, UInt<1>("h0")), _GEN_442) @[MemoryMap.scala 214:42]
    node _GEN_479 = validif(eq(_T_13, UInt<1>("h0")), _GEN_443) @[MemoryMap.scala 214:42]
    node _GEN_480 = validif(eq(_T_13, UInt<1>("h0")), _GEN_444) @[MemoryMap.scala 214:42]
    node _GEN_481 = mux(_T_13, UInt<1>("h0"), _GEN_445) @[MemoryMap.scala 214:42 94:24]
    node _GEN_482 = validif(eq(_T_13, UInt<1>("h0")), _GEN_446) @[MemoryMap.scala 214:42]
    node _GEN_483 = validif(eq(_T_13, UInt<1>("h0")), _GEN_447) @[MemoryMap.scala 214:42]
    node _GEN_484 = mux(_T_13, _GEN_235, _GEN_448) @[MemoryMap.scala 214:42]
    node _GEN_485 = mux(_T_13, _GEN_236, _GEN_449) @[MemoryMap.scala 214:42]
    node _GEN_486 = mux(_T_13, _GEN_236, _GEN_450) @[MemoryMap.scala 214:42]
    node _GEN_487 = validif(eq(_T_13, UInt<1>("h0")), _GEN_451) @[MemoryMap.scala 214:42]
    node _GEN_488 = validif(eq(_T_13, UInt<1>("h0")), _GEN_452) @[MemoryMap.scala 214:42]
    node _GEN_489 = mux(_T_13, UInt<1>("h0"), _GEN_453) @[MemoryMap.scala 102:17 214:42]
    node _GEN_490 = validif(eq(_T_13, UInt<1>("h0")), _GEN_454) @[MemoryMap.scala 214:42]
    node _GEN_491 = validif(eq(_T_13, UInt<1>("h0")), _GEN_455) @[MemoryMap.scala 214:42]
    node _GEN_492 = mux(_T_13, regIE, _GEN_456) @[MemoryMap.scala 107:22 214:42]
    node _GEN_493 = mux(_T_12, _ramEnabled_T_1, ramEnabled) @[MemoryMap.scala 210:36 212:18 81:27]
    node _GEN_494 = mux(_T_12, romBankNumber, _GEN_457) @[MemoryMap.scala 112:30 210:36]
    node _GEN_495 = mux(_T_12, ramBankNumber, _GEN_458) @[MemoryMap.scala 113:30 210:36]
    node _GEN_496 = validif(eq(_T_12, UInt<1>("h0")), _GEN_459) @[MemoryMap.scala 210:36]
    node _GEN_497 = validif(eq(_T_12, UInt<1>("h0")), _GEN_460) @[MemoryMap.scala 210:36]
    node _GEN_498 = mux(_T_12, UInt<1>("h0"), _GEN_461) @[MemoryMap.scala 210:36 69:25]
    node _GEN_499 = validif(eq(_T_12, UInt<1>("h0")), _GEN_462) @[MemoryMap.scala 210:36]
    node _GEN_500 = validif(eq(_T_12, UInt<1>("h0")), _GEN_463) @[MemoryMap.scala 210:36]
    node _GEN_501 = validif(eq(_T_12, UInt<1>("h0")), _GEN_464) @[MemoryMap.scala 210:36]
    node _GEN_502 = validif(eq(_T_12, UInt<1>("h0")), _GEN_465) @[MemoryMap.scala 210:36]
    node _GEN_503 = mux(_T_12, UInt<1>("h0"), _GEN_466) @[MemoryMap.scala 210:36 77:27]
    node _GEN_504 = validif(eq(_T_12, UInt<1>("h0")), _GEN_467) @[MemoryMap.scala 210:36]
    node _GEN_505 = validif(eq(_T_12, UInt<1>("h0")), _GEN_468) @[MemoryMap.scala 210:36]
    node _GEN_506 = validif(eq(_T_12, UInt<1>("h0")), _GEN_469) @[MemoryMap.scala 210:36]
    node _GEN_507 = validif(eq(_T_12, UInt<1>("h0")), _GEN_470) @[MemoryMap.scala 210:36]
    node _GEN_508 = mux(_T_12, UInt<1>("h0"), _GEN_471) @[MemoryMap.scala 210:36 86:25]
    node _GEN_509 = validif(eq(_T_12, UInt<1>("h0")), _GEN_472) @[MemoryMap.scala 210:36]
    node _GEN_510 = validif(eq(_T_12, UInt<1>("h0")), _GEN_473) @[MemoryMap.scala 210:36]
    node _GEN_511 = validif(eq(_T_12, UInt<1>("h0")), _GEN_474) @[MemoryMap.scala 210:36]
    node _GEN_512 = validif(eq(_T_12, UInt<1>("h0")), _GEN_475) @[MemoryMap.scala 210:36]
    node _GEN_513 = mux(_T_12, UInt<1>("h0"), _GEN_476) @[MemoryMap.scala 210:36 86:25]
    node _GEN_514 = validif(eq(_T_12, UInt<1>("h0")), _GEN_477) @[MemoryMap.scala 210:36]
    node _GEN_515 = validif(eq(_T_12, UInt<1>("h0")), _GEN_478) @[MemoryMap.scala 210:36]
    node _GEN_516 = validif(eq(_T_12, UInt<1>("h0")), _GEN_479) @[MemoryMap.scala 210:36]
    node _GEN_517 = validif(eq(_T_12, UInt<1>("h0")), _GEN_480) @[MemoryMap.scala 210:36]
    node _GEN_518 = mux(_T_12, UInt<1>("h0"), _GEN_481) @[MemoryMap.scala 210:36 94:24]
    node _GEN_519 = validif(eq(_T_12, UInt<1>("h0")), _GEN_482) @[MemoryMap.scala 210:36]
    node _GEN_520 = validif(eq(_T_12, UInt<1>("h0")), _GEN_483) @[MemoryMap.scala 210:36]
    node _GEN_521 = mux(_T_12, _GEN_235, _GEN_484) @[MemoryMap.scala 210:36]
    node _GEN_522 = mux(_T_12, _GEN_236, _GEN_485) @[MemoryMap.scala 210:36]
    node _GEN_523 = mux(_T_12, _GEN_236, _GEN_486) @[MemoryMap.scala 210:36]
    node _GEN_524 = validif(eq(_T_12, UInt<1>("h0")), _GEN_487) @[MemoryMap.scala 210:36]
    node _GEN_525 = validif(eq(_T_12, UInt<1>("h0")), _GEN_488) @[MemoryMap.scala 210:36]
    node _GEN_526 = mux(_T_12, UInt<1>("h0"), _GEN_489) @[MemoryMap.scala 102:17 210:36]
    node _GEN_527 = validif(eq(_T_12, UInt<1>("h0")), _GEN_490) @[MemoryMap.scala 210:36]
    node _GEN_528 = validif(eq(_T_12, UInt<1>("h0")), _GEN_491) @[MemoryMap.scala 210:36]
    node _GEN_529 = mux(_T_12, regIE, _GEN_492) @[MemoryMap.scala 107:22 210:36]
    node _GEN_530 = mux(io_cpuWrite, _GEN_493, ramEnabled) @[MemoryMap.scala 209:21 81:27]
    node _GEN_531 = mux(io_cpuWrite, _GEN_494, romBankNumber) @[MemoryMap.scala 209:21 112:30]
    node _GEN_532 = mux(io_cpuWrite, _GEN_495, ramBankNumber) @[MemoryMap.scala 209:21 113:30]
    node _GEN_533 = validif(io_cpuWrite, _GEN_496) @[MemoryMap.scala 209:21]
    node _GEN_534 = validif(io_cpuWrite, _GEN_497) @[MemoryMap.scala 209:21]
    node _GEN_535 = mux(io_cpuWrite, _GEN_498, UInt<1>("h0")) @[MemoryMap.scala 209:21 69:25]
    node _GEN_536 = validif(io_cpuWrite, _GEN_499) @[MemoryMap.scala 209:21]
    node _GEN_537 = validif(io_cpuWrite, _GEN_500) @[MemoryMap.scala 209:21]
    node _GEN_538 = validif(io_cpuWrite, _GEN_501) @[MemoryMap.scala 209:21]
    node _GEN_539 = validif(io_cpuWrite, _GEN_502) @[MemoryMap.scala 209:21]
    node _GEN_540 = mux(io_cpuWrite, _GEN_503, UInt<1>("h0")) @[MemoryMap.scala 209:21 77:27]
    node _GEN_541 = validif(io_cpuWrite, _GEN_504) @[MemoryMap.scala 209:21]
    node _GEN_542 = validif(io_cpuWrite, _GEN_505) @[MemoryMap.scala 209:21]
    node _GEN_543 = validif(io_cpuWrite, _GEN_506) @[MemoryMap.scala 209:21]
    node _GEN_544 = validif(io_cpuWrite, _GEN_507) @[MemoryMap.scala 209:21]
    node _GEN_545 = mux(io_cpuWrite, _GEN_508, UInt<1>("h0")) @[MemoryMap.scala 209:21 86:25]
    node _GEN_546 = validif(io_cpuWrite, _GEN_509) @[MemoryMap.scala 209:21]
    node _GEN_547 = validif(io_cpuWrite, _GEN_510) @[MemoryMap.scala 209:21]
    node _GEN_548 = validif(io_cpuWrite, _GEN_511) @[MemoryMap.scala 209:21]
    node _GEN_549 = validif(io_cpuWrite, _GEN_512) @[MemoryMap.scala 209:21]
    node _GEN_550 = mux(io_cpuWrite, _GEN_513, UInt<1>("h0")) @[MemoryMap.scala 209:21 86:25]
    node _GEN_551 = validif(io_cpuWrite, _GEN_514) @[MemoryMap.scala 209:21]
    node _GEN_552 = validif(io_cpuWrite, _GEN_515) @[MemoryMap.scala 209:21]
    node _GEN_553 = validif(io_cpuWrite, _GEN_516) @[MemoryMap.scala 209:21]
    node _GEN_554 = validif(io_cpuWrite, _GEN_517) @[MemoryMap.scala 209:21]
    node _GEN_555 = mux(io_cpuWrite, _GEN_518, UInt<1>("h0")) @[MemoryMap.scala 209:21 94:24]
    node _GEN_556 = validif(io_cpuWrite, _GEN_519) @[MemoryMap.scala 209:21]
    node _GEN_557 = validif(io_cpuWrite, _GEN_520) @[MemoryMap.scala 209:21]
    node _GEN_558 = mux(io_cpuWrite, _GEN_521, _GEN_235) @[MemoryMap.scala 209:21]
    node _GEN_559 = mux(io_cpuWrite, _GEN_522, _GEN_236) @[MemoryMap.scala 209:21]
    node _GEN_560 = mux(io_cpuWrite, _GEN_523, _GEN_236) @[MemoryMap.scala 209:21]
    node _GEN_561 = validif(io_cpuWrite, _GEN_524) @[MemoryMap.scala 209:21]
    node _GEN_562 = validif(io_cpuWrite, _GEN_525) @[MemoryMap.scala 209:21]
    node _GEN_563 = mux(io_cpuWrite, _GEN_526, UInt<1>("h0")) @[MemoryMap.scala 102:17 209:21]
    node _GEN_564 = validif(io_cpuWrite, _GEN_527) @[MemoryMap.scala 209:21]
    node _GEN_565 = validif(io_cpuWrite, _GEN_528) @[MemoryMap.scala 209:21]
    node _GEN_566 = mux(io_cpuWrite, _GEN_529, regIE) @[MemoryMap.scala 209:21 107:22]
    node _GEN_567 = validif(io_ppuVramRead, io_ppuVramAddr) @[MemoryMap.scala 278:{30,30}]
    node _io_ppuVramData_WIRE = _GEN_567 @[MemoryMap.scala 278:30]
    node _io_ppuVramData_T = or(_io_ppuVramData_WIRE, UInt<13>("h0")) @[MemoryMap.scala 278:30]
    node _io_ppuVramData_T_1 = bits(_io_ppuVramData_T, 12, 0) @[MemoryMap.scala 278:30]
    node _GEN_568 = mux(io_ppuVramRead, UInt<1>("h1"), UInt<1>("h0")) @[MemoryMap.scala 278:{30,30} 69:25]
    node _GEN_569 = validif(io_ppuVramRead, _io_ppuVramData_T_1) @[MemoryMap.scala 278:{30,30}]
    node _GEN_570 = validif(io_ppuVramRead, clock) @[MemoryMap.scala 278:{30,30}]
    node _GEN_571 = validif(io_ppuOamRead, io_ppuOamAddr) @[MemoryMap.scala 279:{28,28}]
    node _io_ppuOamData_WIRE = _GEN_571 @[MemoryMap.scala 279:28]
    node _io_ppuOamData_T = or(_io_ppuOamData_WIRE, UInt<8>("h0")) @[MemoryMap.scala 279:28]
    node _io_ppuOamData_T_1 = bits(_io_ppuOamData_T, 7, 0) @[MemoryMap.scala 279:28]
    node _GEN_572 = mux(io_ppuOamRead, UInt<1>("h1"), UInt<1>("h0")) @[MemoryMap.scala 279:{28,28} 94:24]
    node _GEN_573 = validif(io_ppuOamRead, _io_ppuOamData_T_1) @[MemoryMap.scala 279:{28,28}]
    node _GEN_574 = validif(io_ppuOamRead, clock) @[MemoryMap.scala 279:{28,28}]
    node rdata = _GEN_208 @[MemoryMap.scala 118:26]
    io_cpuReadData <= rdata @[MemoryMap.scala 204:18]
    io_ieReg <= regIE @[MemoryMap.scala 284:12]
    io_ifReg <= ioRegs.io_ifReg @[MemoryMap.scala 285:12]
    io_ppuVramData <= vram.io_ppuVramData_MPORT.data @[MemoryMap.scala 278:18]
    io_ppuOamData <= oam.io_ppuOamData_MPORT.data @[MemoryMap.scala 279:17]
    ioRegs.clock <= clock
    ioRegs.reset <= reset
    ioRegs.io_addr <= bits(_GEN_558, 7, 0)
    ioRegs.io_write <= _GEN_559
    ioRegs.io_writeData <= _GEN_560
    ioRegs.io_vblankIRQ <= io_ppuVblankIRQ @[MemoryMap.scala 56:23]
    ioRegs.io_lcdStatIRQ <= io_ppuLcdStatIRQ @[MemoryMap.scala 57:24]
    ioRegs.io_timerIRQ <= UInt<1>("h0") @[MemoryMap.scala 58:22]
    rom.rdata_MPORT.addr <= _GEN_205
    rom.rdata_MPORT.en <= _GEN_207
    rom.rdata_MPORT.clk <= _GEN_206
    rom.rdata_MPORT_1.addr <= _GEN_209
    rom.rdata_MPORT_1.en <= _GEN_211
    rom.rdata_MPORT_1.clk <= _GEN_210
    vram.rdata_MPORT_2.addr <= _GEN_215
    vram.rdata_MPORT_2.en <= _GEN_214
    vram.rdata_MPORT_2.clk <= _GEN_216
    vram.io_ppuVramData_MPORT.addr <= _GEN_569
    vram.io_ppuVramData_MPORT.en <= _GEN_568
    vram.io_ppuVramData_MPORT.clk <= _GEN_570
    vram.MPORT.addr <= _GEN_533
    vram.MPORT.en <= _GEN_535
    vram.MPORT.clk <= _GEN_534
    vram.MPORT.data <= _GEN_537
    vram.MPORT.mask <= _GEN_536
    vramReadEn <= mux(reset, UInt<1>("h0"), _GEN_212) @[MemoryMap.scala 70:{27,27}]
    vramReadAddr <= bits(_GEN_213, 12, 0)
    extRam.rdata_MPORT_3.addr <= _GEN_220
    extRam.rdata_MPORT_3.en <= _GEN_219
    extRam.rdata_MPORT_3.clk <= _GEN_221
    extRam.MPORT_1.addr <= _GEN_538
    extRam.MPORT_1.en <= _GEN_540
    extRam.MPORT_1.clk <= _GEN_539
    extRam.MPORT_1.data <= _GEN_542
    extRam.MPORT_1.mask <= _GEN_541
    extRamReadEn <= mux(reset, UInt<1>("h0"), _GEN_217) @[MemoryMap.scala 78:{29,29}]
    extRamReadAddr <= bits(_GEN_218, 12, 0)
    ramEnabled <= mux(reset, UInt<1>("h0"), _GEN_530) @[MemoryMap.scala 81:{27,27}]
    wram.rdata_MPORT_4.addr <= _GEN_225
    wram.rdata_MPORT_4.en <= _GEN_224
    wram.rdata_MPORT_4.clk <= _GEN_226
    wram.rdata_MPORT_5.addr <= _GEN_228
    wram.rdata_MPORT_5.en <= _GEN_227
    wram.rdata_MPORT_5.clk <= _GEN_229
    wram.MPORT_2.addr <= _GEN_543
    wram.MPORT_2.en <= _GEN_545
    wram.MPORT_2.clk <= _GEN_544
    wram.MPORT_2.data <= _GEN_547
    wram.MPORT_2.mask <= _GEN_546
    wram.MPORT_3.addr <= _GEN_548
    wram.MPORT_3.en <= _GEN_550
    wram.MPORT_3.clk <= _GEN_549
    wram.MPORT_3.data <= _GEN_552
    wram.MPORT_3.mask <= _GEN_551
    wramReadEn <= mux(reset, UInt<1>("h0"), _GEN_222) @[MemoryMap.scala 87:{27,27}]
    wramReadAddr <= bits(_GEN_223, 12, 0)
    oam.rdata_MPORT_6.addr <= _GEN_233
    oam.rdata_MPORT_6.en <= _GEN_232
    oam.rdata_MPORT_6.clk <= _GEN_234
    oam.io_ppuOamData_MPORT.addr <= _GEN_573
    oam.io_ppuOamData_MPORT.en <= _GEN_572
    oam.io_ppuOamData_MPORT.clk <= _GEN_574
    oam.MPORT_4.addr <= _GEN_553
    oam.MPORT_4.en <= _GEN_555
    oam.MPORT_4.clk <= _GEN_554
    oam.MPORT_4.data <= _GEN_557
    oam.MPORT_4.mask <= _GEN_556
    oamReadEn <= mux(reset, UInt<1>("h0"), _GEN_230) @[MemoryMap.scala 95:{26,26}]
    oamReadAddr <= bits(_GEN_231, 7, 0)
    hram.rdata_MPORT_7.addr <= _GEN_237
    hram.rdata_MPORT_7.en <= _GEN_239
    hram.rdata_MPORT_7.clk <= _GEN_238
    hram.MPORT_5.addr <= _GEN_561
    hram.MPORT_5.en <= _GEN_563
    hram.MPORT_5.clk <= _GEN_562
    hram.MPORT_5.data <= _GEN_565
    hram.MPORT_5.mask <= _GEN_564
    regIE <= mux(reset, UInt<8>("h0"), _GEN_566) @[MemoryMap.scala 107:{22,22}]
    romBankNumber <= bits(mux(reset, UInt<7>("h1"), _GEN_531), 6, 0) @[MemoryMap.scala 112:{30,30}]
    ramBankNumber <= bits(mux(reset, UInt<2>("h0"), _GEN_532), 1, 0) @[MemoryMap.scala 113:{30,30}]

  module GameBoySoC :
    input clock : Clock
    input reset : UInt<1>
    output io_dbg_pc : UInt<16>
    output io_dbg_opcode : UInt<8>
    output io_dbg_a : UInt<8>
    output io_dbg_f : UInt<8>
    output io_dbg_b : UInt<8>
    output io_dbg_c : UInt<8>
    output io_dbg_d : UInt<8>
    output io_dbg_e : UInt<8>
    output io_dbg_h : UInt<8>
    output io_dbg_l : UInt<8>
    output io_dbg_state : UInt<8>
    output io_dbg_tcycle : UInt<8>
    output io_dbg_mcycle : UInt<8>
    output io_dbg_IR : UInt<8>
    output io_dbg_ly : UInt<8>

    inst cpu of LR35902_Core @[GameBoySoc.scala 45:19]
    inst ppu of MinimalPPU @[GameBoySoc.scala 50:19]
    inst memory of MemoryMap @[GameBoySoc.scala 55:22]
    io_dbg_pc <= cpu.io_dbg_pc @[GameBoySoc.scala 88:17]
    io_dbg_opcode <= cpu.io_dbg_opcode @[GameBoySoc.scala 89:17]
    io_dbg_a <= cpu.io_dbg_a @[GameBoySoc.scala 91:12]
    io_dbg_f <= cpu.io_dbg_f @[GameBoySoc.scala 92:12]
    io_dbg_b <= cpu.io_dbg_b @[GameBoySoc.scala 93:12]
    io_dbg_c <= cpu.io_dbg_c @[GameBoySoc.scala 94:12]
    io_dbg_d <= cpu.io_dbg_d @[GameBoySoc.scala 95:12]
    io_dbg_e <= cpu.io_dbg_e @[GameBoySoc.scala 96:12]
    io_dbg_h <= cpu.io_dbg_h @[GameBoySoc.scala 97:12]
    io_dbg_l <= cpu.io_dbg_l @[GameBoySoc.scala 98:12]
    io_dbg_state <= cpu.io_dbg_state @[GameBoySoc.scala 100:17]
    io_dbg_tcycle <= cpu.io_dbg_tcycle @[GameBoySoc.scala 101:17]
    io_dbg_mcycle <= cpu.io_dbg_mcycle @[GameBoySoc.scala 102:17]
    io_dbg_IR <= cpu.io_dbg_IR @[GameBoySoc.scala 103:17]
    io_dbg_ly <= ppu.io_lyReg @[GameBoySoc.scala 105:13]
    cpu.clock <= clock
    cpu.reset <= reset
    cpu.io_memReadData <= memory.io_cpuReadData @[GameBoySoc.scala 64:26]
    cpu.io_ieReg <= memory.io_ieReg @[GameBoySoc.scala 69:16]
    cpu.io_ifReg <= memory.io_ifReg @[GameBoySoc.scala 70:16]
    ppu.clock <= clock
    ppu.reset <= reset
    memory.clock <= clock
    memory.reset <= reset
    memory.io_cpuAddress <= cpu.io_memAddr @[GameBoySoc.scala 60:26]
    memory.io_cpuRead <= cpu.io_memRead @[GameBoySoc.scala 61:26]
    memory.io_cpuWrite <= cpu.io_memWrite @[GameBoySoc.scala 62:26]
    memory.io_cpuWriteData <= cpu.io_memWriteData @[GameBoySoc.scala 63:26]
    memory.io_ppuVramAddr <= UInt<13>("h0") @[GameBoySoc.scala 75:25]
    memory.io_ppuVramRead <= UInt<1>("h0") @[GameBoySoc.scala 76:25]
    memory.io_ppuOamAddr <= UInt<8>("h0") @[GameBoySoc.scala 77:25]
    memory.io_ppuOamRead <= UInt<1>("h0") @[GameBoySoc.scala 78:25]
    memory.io_ppuLY <= ppu.io_lyReg @[GameBoySoc.scala 81:19]
    memory.io_ppuVblankIRQ <= ppu.io_vblankIRQ @[GameBoySoc.scala 82:26]
    memory.io_ppuLcdStatIRQ <= ppu.io_lcdStatIRQ @[GameBoySoc.scala 83:27]
