module top_module( 
    input [99:0] a, b,
    input sel,
    output [99:0] out );
    always@(*)begin
        if(sel==0)
            out=a;
        else
            out=b;
    end
endmodule
