
F767ZI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001eca8  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000059b0  0801eea8  0801eea8  0002eea8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08024858  08024858  000401f4  2**0
                  CONTENTS
  4 .ARM          00000008  08024858  08024858  00034858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08024860  08024860  000401f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08024860  08024860  00034860  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08024864  08024864  00034864  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  08024868  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007ad0  200001f4  08024a5c  000401f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20007cc4  08024a5c  00047cc4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000401f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00057ef4  00000000  00000000  00040222  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00008b1b  00000000  00000000  00098116  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002cd0  00000000  00000000  000a0c38  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002ac8  00000000  00000000  000a3908  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0003b474  00000000  00000000  000a63d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000322dd  00000000  00000000  000e1844  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0012bffc  00000000  00000000  00113b21  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0023fb1d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000cd18  00000000  00000000  0023fb98  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001f4 	.word	0x200001f4
 800021c:	00000000 	.word	0x00000000
 8000220:	0801ee90 	.word	0x0801ee90

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001f8 	.word	0x200001f8
 800023c:	0801ee90 	.word	0x0801ee90

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b972 	b.w	80005ec <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	4688      	mov	r8, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14b      	bne.n	80003c6 <__udivmoddi4+0xa6>
 800032e:	428a      	cmp	r2, r1
 8000330:	4615      	mov	r5, r2
 8000332:	d967      	bls.n	8000404 <__udivmoddi4+0xe4>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0720 	rsb	r7, r2, #32
 800033e:	fa01 f302 	lsl.w	r3, r1, r2
 8000342:	fa20 f707 	lsr.w	r7, r0, r7
 8000346:	4095      	lsls	r5, r2
 8000348:	ea47 0803 	orr.w	r8, r7, r3
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbb8 f7fe 	udiv	r7, r8, lr
 8000358:	fa1f fc85 	uxth.w	ip, r5
 800035c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000360:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000364:	fb07 f10c 	mul.w	r1, r7, ip
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18eb      	adds	r3, r5, r3
 800036e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000372:	f080 811b 	bcs.w	80005ac <__udivmoddi4+0x28c>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8118 	bls.w	80005ac <__udivmoddi4+0x28c>
 800037c:	3f02      	subs	r7, #2
 800037e:	442b      	add	r3, r5
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0fe 	udiv	r0, r3, lr
 8000388:	fb0e 3310 	mls	r3, lr, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fc0c 	mul.w	ip, r0, ip
 8000394:	45a4      	cmp	ip, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x290>
 80003a2:	45a4      	cmp	ip, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x290>
 80003a8:	3802      	subs	r0, #2
 80003aa:	442c      	add	r4, r5
 80003ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003b0:	eba4 040c 	sub.w	r4, r4, ip
 80003b4:	2700      	movs	r7, #0
 80003b6:	b11e      	cbz	r6, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c6 4300 	strd	r4, r3, [r6]
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xbe>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80eb 	beq.w	80005a6 <__udivmoddi4+0x286>
 80003d0:	2700      	movs	r7, #0
 80003d2:	e9c6 0100 	strd	r0, r1, [r6]
 80003d6:	4638      	mov	r0, r7
 80003d8:	4639      	mov	r1, r7
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f783 	clz	r7, r3
 80003e2:	2f00      	cmp	r7, #0
 80003e4:	d147      	bne.n	8000476 <__udivmoddi4+0x156>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd0>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80fa 	bhi.w	80005e4 <__udivmoddi4+0x2c4>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	4698      	mov	r8, r3
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa0>
 80003fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xe8>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 808f 	bne.w	8000530 <__udivmoddi4+0x210>
 8000412:	1b49      	subs	r1, r1, r5
 8000414:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000418:	fa1f f885 	uxth.w	r8, r5
 800041c:	2701      	movs	r7, #1
 800041e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fb0e 111c 	mls	r1, lr, ip, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb08 f10c 	mul.w	r1, r8, ip
 8000430:	4299      	cmp	r1, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x124>
 8000434:	18eb      	adds	r3, r5, r3
 8000436:	f10c 30ff 	add.w	r0, ip, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4299      	cmp	r1, r3
 800043e:	f200 80cd 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 8000442:	4684      	mov	ip, r0
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000450:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000454:	fb08 f800 	mul.w	r8, r8, r0
 8000458:	45a0      	cmp	r8, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x14c>
 800045c:	192c      	adds	r4, r5, r4
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x14a>
 8000464:	45a0      	cmp	r8, r4
 8000466:	f200 80b6 	bhi.w	80005d6 <__udivmoddi4+0x2b6>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 0408 	sub.w	r4, r4, r8
 8000470:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000474:	e79f      	b.n	80003b6 <__udivmoddi4+0x96>
 8000476:	f1c7 0c20 	rsb	ip, r7, #32
 800047a:	40bb      	lsls	r3, r7
 800047c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000480:	ea4e 0e03 	orr.w	lr, lr, r3
 8000484:	fa01 f407 	lsl.w	r4, r1, r7
 8000488:	fa20 f50c 	lsr.w	r5, r0, ip
 800048c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000490:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000494:	4325      	orrs	r5, r4
 8000496:	fbb3 f9f8 	udiv	r9, r3, r8
 800049a:	0c2c      	lsrs	r4, r5, #16
 800049c:	fb08 3319 	mls	r3, r8, r9, r3
 80004a0:	fa1f fa8e 	uxth.w	sl, lr
 80004a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ac:	429c      	cmp	r4, r3
 80004ae:	fa02 f207 	lsl.w	r2, r2, r7
 80004b2:	fa00 f107 	lsl.w	r1, r0, r7
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1e 0303 	adds.w	r3, lr, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c0:	f080 8087 	bcs.w	80005d2 <__udivmoddi4+0x2b2>
 80004c4:	429c      	cmp	r4, r3
 80004c6:	f240 8084 	bls.w	80005d2 <__udivmoddi4+0x2b2>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4473      	add	r3, lr
 80004d0:	1b1b      	subs	r3, r3, r4
 80004d2:	b2ad      	uxth	r5, r5
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3310 	mls	r3, r8, r0, r3
 80004dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004e4:	45a2      	cmp	sl, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80004f0:	d26b      	bcs.n	80005ca <__udivmoddi4+0x2aa>
 80004f2:	45a2      	cmp	sl, r4
 80004f4:	d969      	bls.n	80005ca <__udivmoddi4+0x2aa>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4474      	add	r4, lr
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000502:	eba4 040a 	sub.w	r4, r4, sl
 8000506:	454c      	cmp	r4, r9
 8000508:	46c2      	mov	sl, r8
 800050a:	464b      	mov	r3, r9
 800050c:	d354      	bcc.n	80005b8 <__udivmoddi4+0x298>
 800050e:	d051      	beq.n	80005b4 <__udivmoddi4+0x294>
 8000510:	2e00      	cmp	r6, #0
 8000512:	d069      	beq.n	80005e8 <__udivmoddi4+0x2c8>
 8000514:	ebb1 050a 	subs.w	r5, r1, sl
 8000518:	eb64 0403 	sbc.w	r4, r4, r3
 800051c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000520:	40fd      	lsrs	r5, r7
 8000522:	40fc      	lsrs	r4, r7
 8000524:	ea4c 0505 	orr.w	r5, ip, r5
 8000528:	e9c6 5400 	strd	r5, r4, [r6]
 800052c:	2700      	movs	r7, #0
 800052e:	e747      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000530:	f1c2 0320 	rsb	r3, r2, #32
 8000534:	fa20 f703 	lsr.w	r7, r0, r3
 8000538:	4095      	lsls	r5, r2
 800053a:	fa01 f002 	lsl.w	r0, r1, r2
 800053e:	fa21 f303 	lsr.w	r3, r1, r3
 8000542:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000546:	4338      	orrs	r0, r7
 8000548:	0c01      	lsrs	r1, r0, #16
 800054a:	fbb3 f7fe 	udiv	r7, r3, lr
 800054e:	fa1f f885 	uxth.w	r8, r5
 8000552:	fb0e 3317 	mls	r3, lr, r7, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb07 f308 	mul.w	r3, r7, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	fa04 f402 	lsl.w	r4, r4, r2
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x256>
 8000566:	1869      	adds	r1, r5, r1
 8000568:	f107 3cff 	add.w	ip, r7, #4294967295
 800056c:	d22f      	bcs.n	80005ce <__udivmoddi4+0x2ae>
 800056e:	428b      	cmp	r3, r1
 8000570:	d92d      	bls.n	80005ce <__udivmoddi4+0x2ae>
 8000572:	3f02      	subs	r7, #2
 8000574:	4429      	add	r1, r5
 8000576:	1acb      	subs	r3, r1, r3
 8000578:	b281      	uxth	r1, r0
 800057a:	fbb3 f0fe 	udiv	r0, r3, lr
 800057e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000582:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000586:	fb00 f308 	mul.w	r3, r0, r8
 800058a:	428b      	cmp	r3, r1
 800058c:	d907      	bls.n	800059e <__udivmoddi4+0x27e>
 800058e:	1869      	adds	r1, r5, r1
 8000590:	f100 3cff 	add.w	ip, r0, #4294967295
 8000594:	d217      	bcs.n	80005c6 <__udivmoddi4+0x2a6>
 8000596:	428b      	cmp	r3, r1
 8000598:	d915      	bls.n	80005c6 <__udivmoddi4+0x2a6>
 800059a:	3802      	subs	r0, #2
 800059c:	4429      	add	r1, r5
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005a4:	e73b      	b.n	800041e <__udivmoddi4+0xfe>
 80005a6:	4637      	mov	r7, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e709      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005ac:	4607      	mov	r7, r0
 80005ae:	e6e7      	b.n	8000380 <__udivmoddi4+0x60>
 80005b0:	4618      	mov	r0, r3
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b4:	4541      	cmp	r1, r8
 80005b6:	d2ab      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005bc:	eb69 020e 	sbc.w	r2, r9, lr
 80005c0:	3801      	subs	r0, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	e7a4      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c6:	4660      	mov	r0, ip
 80005c8:	e7e9      	b.n	800059e <__udivmoddi4+0x27e>
 80005ca:	4618      	mov	r0, r3
 80005cc:	e795      	b.n	80004fa <__udivmoddi4+0x1da>
 80005ce:	4667      	mov	r7, ip
 80005d0:	e7d1      	b.n	8000576 <__udivmoddi4+0x256>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e77c      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	442c      	add	r4, r5
 80005da:	e747      	b.n	800046c <__udivmoddi4+0x14c>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	442b      	add	r3, r5
 80005e2:	e72f      	b.n	8000444 <__udivmoddi4+0x124>
 80005e4:	4638      	mov	r0, r7
 80005e6:	e708      	b.n	80003fa <__udivmoddi4+0xda>
 80005e8:	4637      	mov	r7, r6
 80005ea:	e6e9      	b.n	80003c0 <__udivmoddi4+0xa0>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <bma4_init>:
 *  Call this API before using all other APIs.
 *  This API reads the chip-id of the sensor which is the first step to
 *  verify the sensor and also it configures the read mechanism of SPI and
 *  I2C interface.
 */
int8_t bma4_init(struct bma4_dev *dev) {
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b084      	sub	sp, #16
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t data = 0;
 80005f8:	2300      	movs	r3, #0
 80005fa:	73bb      	strb	r3, [r7, #14]
	uint8_t dummy_read = 0;
 80005fc:	2300      	movs	r3, #0
 80005fe:	737b      	strb	r3, [r7, #13]

	/* NULL pointer check */
	rslt = null_pointer_check(dev);
 8000600:	6878      	ldr	r0, [r7, #4]
 8000602:	f000 ff01 	bl	8001408 <null_pointer_check>
 8000606:	4603      	mov	r3, r0
 8000608:	73fb      	strb	r3, [r7, #15]

	if (rslt == BMA4_OK) {
 800060a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800060e:	2b00      	cmp	r3, #0
 8000610:	d127      	bne.n	8000662 <bma4_init+0x72>
		if (dev->intf == BMA4_SPI_INTF) {
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	7a1b      	ldrb	r3, [r3, #8]
 8000616:	2b00      	cmp	r3, #0
 8000618:	d10c      	bne.n	8000634 <bma4_init+0x44>
			dev->dummy_byte = 1;
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	2201      	movs	r2, #1
 800061e:	72da      	strb	r2, [r3, #11]
			rslt = bma4_read_regs(BMA4_CHIP_ID_ADDR, &dummy_read, 1, dev);
 8000620:	f107 010d 	add.w	r1, r7, #13
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	2201      	movs	r2, #1
 8000628:	2000      	movs	r0, #0
 800062a:	f000 faa4 	bl	8000b76 <bma4_read_regs>
 800062e:	4603      	mov	r3, r0
 8000630:	73fb      	strb	r3, [r7, #15]
 8000632:	e002      	b.n	800063a <bma4_init+0x4a>
		} else {
			dev->dummy_byte = 0;
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	2200      	movs	r2, #0
 8000638:	72da      	strb	r2, [r3, #11]
		}

		if (rslt == BMA4_OK) {
 800063a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800063e:	2b00      	cmp	r3, #0
 8000640:	d10f      	bne.n	8000662 <bma4_init+0x72>
			rslt = bma4_read_regs(BMA4_CHIP_ID_ADDR, &data, 1, dev);
 8000642:	f107 010e 	add.w	r1, r7, #14
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	2201      	movs	r2, #1
 800064a:	2000      	movs	r0, #0
 800064c:	f000 fa93 	bl	8000b76 <bma4_read_regs>
 8000650:	4603      	mov	r3, r0
 8000652:	73fb      	strb	r3, [r7, #15]
			if (rslt == BMA4_OK) {
 8000654:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000658:	2b00      	cmp	r3, #0
 800065a:	d102      	bne.n	8000662 <bma4_init+0x72>
				/* Assign Chip Id */
				dev->chip_id = data;
 800065c:	7bba      	ldrb	r2, [r7, #14]
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	701a      	strb	r2, [r3, #0]
			}
		}
	}

	return rslt;
 8000662:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000666:	4618      	mov	r0, r3
 8000668:	3710      	adds	r7, #16
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}

0800066e <bma4_write_config_file>:

/*!
 *  @brief This API is used to write the binary configuration in the sensor
 */
int8_t bma4_write_config_file(struct bma4_dev *dev) {
 800066e:	b580      	push	{r7, lr}
 8000670:	b084      	sub	sp, #16
 8000672:	af00      	add	r7, sp, #0
 8000674:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	/* Config loading disable*/
	uint8_t config_load = 0;
 8000676:	2300      	movs	r3, #0
 8000678:	72fb      	strb	r3, [r7, #11]
	uint16_t index = 0;
 800067a:	2300      	movs	r3, #0
 800067c:	81bb      	strh	r3, [r7, #12]
	uint8_t config_stream_status = 0;
 800067e:	2300      	movs	r3, #0
 8000680:	72bb      	strb	r3, [r7, #10]

	/* Disable advanced power save */
	rslt = bma4_set_advance_power_save(BMA4_DISABLE, dev);
 8000682:	6879      	ldr	r1, [r7, #4]
 8000684:	2000      	movs	r0, #0
 8000686:	f000 fd16 	bl	80010b6 <bma4_set_advance_power_save>
 800068a:	4603      	mov	r3, r0
 800068c:	73fb      	strb	r3, [r7, #15]

	/* Wait for sensor time synchronization. Refer the data-sheet for
	 * more information
	 */
	dev->delay_us(450, dev->intf_ptr);
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000692:	687a      	ldr	r2, [r7, #4]
 8000694:	6852      	ldr	r2, [r2, #4]
 8000696:	4611      	mov	r1, r2
 8000698:	f44f 70e1 	mov.w	r0, #450	; 0x1c2
 800069c:	4798      	blx	r3
	if (rslt == BMA4_OK) {
 800069e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d161      	bne.n	800076a <bma4_write_config_file+0xfc>
		/* Disable config loading*/
		rslt = bma4_write_regs(BMA4_INIT_CTRL_ADDR, &config_load, 1, dev);
 80006a6:	f107 010b 	add.w	r1, r7, #11
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	2201      	movs	r2, #1
 80006ae:	2059      	movs	r0, #89	; 0x59
 80006b0:	f000 f861 	bl	8000776 <bma4_write_regs>
 80006b4:	4603      	mov	r3, r0
 80006b6:	73fb      	strb	r3, [r7, #15]

		if (rslt == BMA4_OK) {
 80006b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d154      	bne.n	800076a <bma4_write_config_file+0xfc>
			/* Write the config stream */
			//printf("TEST devconfig size %d read_write_len %d \r\n", dev->config_size, dev->read_write_len);
			for (index = 0; index < dev->config_size;
 80006c0:	2300      	movs	r3, #0
 80006c2:	81bb      	strh	r3, [r7, #12]
 80006c4:	e00f      	b.n	80006e6 <bma4_write_config_file+0x78>
					index += dev->read_write_len) {
				rslt = stream_transfer_write((dev->config_file_ptr + index),
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	691a      	ldr	r2, [r3, #16]
 80006ca:	89bb      	ldrh	r3, [r7, #12]
 80006cc:	4413      	add	r3, r2
 80006ce:	89b9      	ldrh	r1, [r7, #12]
 80006d0:	687a      	ldr	r2, [r7, #4]
 80006d2:	4618      	mov	r0, r3
 80006d4:	f000 fe47 	bl	8001366 <stream_transfer_write>
 80006d8:	4603      	mov	r3, r0
 80006da:	73fb      	strb	r3, [r7, #15]
					index += dev->read_write_len) {
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	8a9a      	ldrh	r2, [r3, #20]
 80006e0:	89bb      	ldrh	r3, [r7, #12]
 80006e2:	4413      	add	r3, r2
 80006e4:	81bb      	strh	r3, [r7, #12]
			for (index = 0; index < dev->config_size;
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80006ea:	89ba      	ldrh	r2, [r7, #12]
 80006ec:	429a      	cmp	r2, r3
 80006ee:	d3ea      	bcc.n	80006c6 <bma4_write_config_file+0x58>
						index, dev);
			}

			if (rslt == BMA4_OK) {
 80006f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d138      	bne.n	800076a <bma4_write_config_file+0xfc>
				/* Enable config loading and FIFO mode */
				config_load = 0x01;
 80006f8:	2301      	movs	r3, #1
 80006fa:	72fb      	strb	r3, [r7, #11]
				rslt = bma4_write_regs(BMA4_INIT_CTRL_ADDR, &config_load, 1,
 80006fc:	f107 010b 	add.w	r1, r7, #11
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	2201      	movs	r2, #1
 8000704:	2059      	movs	r0, #89	; 0x59
 8000706:	f000 f836 	bl	8000776 <bma4_write_regs>
 800070a:	4603      	mov	r3, r0
 800070c:	73fb      	strb	r3, [r7, #15]
						dev);

				if (rslt == BMA4_OK) {
 800070e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000712:	2b00      	cmp	r3, #0
 8000714:	d129      	bne.n	800076a <bma4_write_config_file+0xfc>
					/* Wait till ASIC is initialized. Refer the data-sheet for
					 * more information
					 */
					//dev->delay_us(BMA4_MS_TO_US(150), dev->intf_ptr);
					osDelay(140);
 8000716:	208c      	movs	r0, #140	; 0x8c
 8000718:	f009 f8b6 	bl	8009888 <osDelay>
					/* Read the status of config stream operation */
					rslt = bma4_read_regs(BMA4_INTERNAL_STAT,
 800071c:	f107 010a 	add.w	r1, r7, #10
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	2201      	movs	r2, #1
 8000724:	202a      	movs	r0, #42	; 0x2a
 8000726:	f000 fa26 	bl	8000b76 <bma4_read_regs>
 800072a:	4603      	mov	r3, r0
 800072c:	73fb      	strb	r3, [r7, #15]
							&config_stream_status, 1, dev);
					config_stream_status = config_stream_status
							& BMA4_CONFIG_STREAM_MESSAGE_MSK;
 800072e:	7abb      	ldrb	r3, [r7, #10]
 8000730:	f003 030f 	and.w	r3, r3, #15
 8000734:	b2db      	uxtb	r3, r3
					config_stream_status = config_stream_status
 8000736:	72bb      	strb	r3, [r7, #10]

					if (rslt == BMA4_OK) {
 8000738:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800073c:	2b00      	cmp	r3, #0
 800073e:	d114      	bne.n	800076a <bma4_write_config_file+0xfc>
						if (config_stream_status != BMA4_ASIC_INITIALIZED) {
 8000740:	7abb      	ldrb	r3, [r7, #10]
 8000742:	2b01      	cmp	r3, #1
 8000744:	d002      	beq.n	800074c <bma4_write_config_file+0xde>
							rslt = BMA4_E_CONFIG_STREAM_ERROR;
 8000746:	23fb      	movs	r3, #251	; 0xfb
 8000748:	73fb      	strb	r3, [r7, #15]
 800074a:	e00e      	b.n	800076a <bma4_write_config_file+0xfc>
						} else {
							/* Enable advanced power save */
							rslt = bma4_set_advance_power_save(BMA4_ENABLE,
 800074c:	6879      	ldr	r1, [r7, #4]
 800074e:	2001      	movs	r0, #1
 8000750:	f000 fcb1 	bl	80010b6 <bma4_set_advance_power_save>
 8000754:	4603      	mov	r3, r0
 8000756:	73fb      	strb	r3, [r7, #15]
									dev);
							if (rslt == BMA4_OK) {
 8000758:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800075c:	2b00      	cmp	r3, #0
 800075e:	d104      	bne.n	800076a <bma4_write_config_file+0xfc>
								rslt = get_feature_config_start_addr(dev);
 8000760:	6878      	ldr	r0, [r7, #4]
 8000762:	f000 f939 	bl	80009d8 <get_feature_config_start_addr>
 8000766:	4603      	mov	r3, r0
 8000768:	73fb      	strb	r3, [r7, #15]
				}
			}
		}
	}

	return rslt;
 800076a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800076e:	4618      	mov	r0, r3
 8000770:	3710      	adds	r7, #16
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}

08000776 <bma4_write_regs>:
/*!
 *  @brief This API checks whether the write operation requested is for feature
 *  config or register write and accordingly writes the data in the sensor.
 */
int8_t bma4_write_regs(uint8_t addr, const uint8_t *data, uint32_t len,
		struct bma4_dev *dev) {
 8000776:	b580      	push	{r7, lr}
 8000778:	b088      	sub	sp, #32
 800077a:	af00      	add	r7, sp, #0
 800077c:	60b9      	str	r1, [r7, #8]
 800077e:	607a      	str	r2, [r7, #4]
 8000780:	603b      	str	r3, [r7, #0]
 8000782:	4603      	mov	r3, r0
 8000784:	73fb      	strb	r3, [r7, #15]
	uint8_t i;
	uint32_t loop_count;
	uint16_t overflow;
	uint16_t index;
	int8_t rslt;
	uint8_t adv_pwr_save = 0;
 8000786:	2300      	movs	r3, #0
 8000788:	747b      	strb	r3, [r7, #17]

	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 800078a:	6838      	ldr	r0, [r7, #0]
 800078c:	f000 fe3c 	bl	8001408 <null_pointer_check>
 8000790:	4603      	mov	r3, r0
 8000792:	76fb      	strb	r3, [r7, #27]

	if ((rslt == BMA4_OK) && (data != NULL)) {
 8000794:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000798:	2b00      	cmp	r3, #0
 800079a:	f040 80c5 	bne.w	8000928 <bma4_write_regs+0x1b2>
 800079e:	68bb      	ldr	r3, [r7, #8]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	f000 80c1 	beq.w	8000928 <bma4_write_regs+0x1b2>
		if (addr == BMA4_FEATURE_CONFIG_ADDR) {
 80007a6:	7bfb      	ldrb	r3, [r7, #15]
 80007a8:	2b5e      	cmp	r3, #94	; 0x5e
 80007aa:	f040 80b4 	bne.w	8000916 <bma4_write_regs+0x1a0>
			/* Disable APS if enabled before writing the feature
			 * config register
			 */
			rslt = bma4_get_advance_power_save(&adv_pwr_save, dev);
 80007ae:	f107 0311 	add.w	r3, r7, #17
 80007b2:	6839      	ldr	r1, [r7, #0]
 80007b4:	4618      	mov	r0, r3
 80007b6:	f000 fcb9 	bl	800112c <bma4_get_advance_power_save>
 80007ba:	4603      	mov	r3, r0
 80007bc:	76fb      	strb	r3, [r7, #27]
			if ((adv_pwr_save == BMA4_ENABLE) && (rslt == BMA4_OK)) {
 80007be:	7c7b      	ldrb	r3, [r7, #17]
 80007c0:	2b01      	cmp	r3, #1
 80007c2:	d111      	bne.n	80007e8 <bma4_write_regs+0x72>
 80007c4:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d10d      	bne.n	80007e8 <bma4_write_regs+0x72>
				rslt = bma4_set_advance_power_save(BMA4_DISABLE, dev);
 80007cc:	6839      	ldr	r1, [r7, #0]
 80007ce:	2000      	movs	r0, #0
 80007d0:	f000 fc71 	bl	80010b6 <bma4_set_advance_power_save>
 80007d4:	4603      	mov	r3, r0
 80007d6:	76fb      	strb	r3, [r7, #27]

				/* Wait for sensor time synchronization. Refer
				 * the data-sheet for more information
				 */
				dev->delay_us(450, dev->intf_ptr);
 80007d8:	683b      	ldr	r3, [r7, #0]
 80007da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007dc:	683a      	ldr	r2, [r7, #0]
 80007de:	6852      	ldr	r2, [r2, #4]
 80007e0:	4611      	mov	r1, r2
 80007e2:	f44f 70e1 	mov.w	r0, #450	; 0x1c2
 80007e6:	4798      	blx	r3
			}

			if (((len % 2) == 0) && (len <= dev->feature_len)
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	f003 0301 	and.w	r3, r3, #1
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d177      	bne.n	80008e2 <bma4_write_regs+0x16c>
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	7d9b      	ldrb	r3, [r3, #22]
 80007f6:	461a      	mov	r2, r3
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	4293      	cmp	r3, r2
 80007fc:	d871      	bhi.n	80008e2 <bma4_write_regs+0x16c>
					&& (rslt == BMA4_OK)) {
 80007fe:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000802:	2b00      	cmp	r3, #0
 8000804:	d16d      	bne.n	80008e2 <bma4_write_regs+0x16c>
				if (dev->read_write_len < len) {
 8000806:	683b      	ldr	r3, [r7, #0]
 8000808:	8a9b      	ldrh	r3, [r3, #20]
 800080a:	461a      	mov	r2, r3
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	4293      	cmp	r3, r2
 8000810:	d95e      	bls.n	80008d0 <bma4_write_regs+0x15a>
					/* Calculate the no of writes to be
					 * performed according to the read/write
					 * length
					 */
					loop_count = len / dev->read_write_len;
 8000812:	683b      	ldr	r3, [r7, #0]
 8000814:	8a9b      	ldrh	r3, [r3, #20]
 8000816:	461a      	mov	r2, r3
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	fbb3 f3f2 	udiv	r3, r3, r2
 800081e:	617b      	str	r3, [r7, #20]
					overflow = len % dev->read_write_len;
 8000820:	683b      	ldr	r3, [r7, #0]
 8000822:	8a9b      	ldrh	r3, [r3, #20]
 8000824:	461a      	mov	r2, r3
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	fbb3 f1f2 	udiv	r1, r3, r2
 800082c:	fb02 f201 	mul.w	r2, r2, r1
 8000830:	1a9b      	subs	r3, r3, r2
 8000832:	827b      	strh	r3, [r7, #18]
					index = 0;
 8000834:	2300      	movs	r3, #0
 8000836:	83bb      	strh	r3, [r7, #28]
					rslt = set_feature_config_start_addr(dev);
 8000838:	6838      	ldr	r0, [r7, #0]
 800083a:	f000 f907 	bl	8000a4c <set_feature_config_start_addr>
 800083e:	4603      	mov	r3, r0
 8000840:	76fb      	strb	r3, [r7, #27]
					if (rslt == BMA4_OK) {
 8000842:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000846:	2b00      	cmp	r3, #0
 8000848:	d14e      	bne.n	80008e8 <bma4_write_regs+0x172>
						for (i = 0; i < loop_count; i++) {
 800084a:	2300      	movs	r3, #0
 800084c:	77fb      	strb	r3, [r7, #31]
 800084e:	e020      	b.n	8000892 <bma4_write_regs+0x11c>
							rslt = write_regs(BMA4_FEATURE_CONFIG_ADDR,
 8000850:	8bbb      	ldrh	r3, [r7, #28]
 8000852:	68ba      	ldr	r2, [r7, #8]
 8000854:	18d1      	adds	r1, r2, r3
									data + index, dev->read_write_len, dev);
 8000856:	683b      	ldr	r3, [r7, #0]
 8000858:	8a9b      	ldrh	r3, [r3, #20]
							rslt = write_regs(BMA4_FEATURE_CONFIG_ADDR,
 800085a:	461a      	mov	r2, r3
 800085c:	683b      	ldr	r3, [r7, #0]
 800085e:	205e      	movs	r0, #94	; 0x5e
 8000860:	f000 f86c 	bl	800093c <write_regs>
 8000864:	4603      	mov	r3, r0
 8000866:	76fb      	strb	r3, [r7, #27]
							if (rslt == BMA4_OK) {
 8000868:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800086c:	2b00      	cmp	r3, #0
 800086e:	d10d      	bne.n	800088c <bma4_write_regs+0x116>
								rslt = increment_feature_config_addr(dev);
 8000870:	6838      	ldr	r0, [r7, #0]
 8000872:	f000 f916 	bl	8000aa2 <increment_feature_config_addr>
 8000876:	4603      	mov	r3, r0
 8000878:	76fb      	strb	r3, [r7, #27]
								if (rslt == BMA4_OK) {
 800087a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800087e:	2b00      	cmp	r3, #0
 8000880:	d104      	bne.n	800088c <bma4_write_regs+0x116>
									index = index + dev->read_write_len;
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	8a9a      	ldrh	r2, [r3, #20]
 8000886:	8bbb      	ldrh	r3, [r7, #28]
 8000888:	4413      	add	r3, r2
 800088a:	83bb      	strh	r3, [r7, #28]
						for (i = 0; i < loop_count; i++) {
 800088c:	7ffb      	ldrb	r3, [r7, #31]
 800088e:	3301      	adds	r3, #1
 8000890:	77fb      	strb	r3, [r7, #31]
 8000892:	7ffb      	ldrb	r3, [r7, #31]
 8000894:	697a      	ldr	r2, [r7, #20]
 8000896:	429a      	cmp	r2, r3
 8000898:	d8da      	bhi.n	8000850 <bma4_write_regs+0xda>
								}
							}
						}

						if ((overflow) && (rslt == BMA4_OK)) {
 800089a:	8a7b      	ldrh	r3, [r7, #18]
 800089c:	2b00      	cmp	r3, #0
 800089e:	d00d      	beq.n	80008bc <bma4_write_regs+0x146>
 80008a0:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d109      	bne.n	80008bc <bma4_write_regs+0x146>
							rslt = write_regs(BMA4_FEATURE_CONFIG_ADDR,
 80008a8:	8bbb      	ldrh	r3, [r7, #28]
 80008aa:	68ba      	ldr	r2, [r7, #8]
 80008ac:	18d1      	adds	r1, r2, r3
 80008ae:	8a7a      	ldrh	r2, [r7, #18]
 80008b0:	683b      	ldr	r3, [r7, #0]
 80008b2:	205e      	movs	r0, #94	; 0x5e
 80008b4:	f000 f842 	bl	800093c <write_regs>
 80008b8:	4603      	mov	r3, r0
 80008ba:	76fb      	strb	r3, [r7, #27]
									data + index, overflow, dev);
						}

						if (rslt == BMA4_OK) {
 80008bc:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d111      	bne.n	80008e8 <bma4_write_regs+0x172>
							rslt = set_feature_config_start_addr(dev);
 80008c4:	6838      	ldr	r0, [r7, #0]
 80008c6:	f000 f8c1 	bl	8000a4c <set_feature_config_start_addr>
 80008ca:	4603      	mov	r3, r0
 80008cc:	76fb      	strb	r3, [r7, #27]
				if (dev->read_write_len < len) {
 80008ce:	e00b      	b.n	80008e8 <bma4_write_regs+0x172>
						}
					}
				} else {
					rslt = write_regs(BMA4_FEATURE_CONFIG_ADDR, data, len, dev);
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	687a      	ldr	r2, [r7, #4]
 80008d4:	68b9      	ldr	r1, [r7, #8]
 80008d6:	205e      	movs	r0, #94	; 0x5e
 80008d8:	f000 f830 	bl	800093c <write_regs>
 80008dc:	4603      	mov	r3, r0
 80008de:	76fb      	strb	r3, [r7, #27]
				if (dev->read_write_len < len) {
 80008e0:	e002      	b.n	80008e8 <bma4_write_regs+0x172>
				}
			} else {
				rslt = BMA4_E_RD_WR_LENGTH_INVALID;
 80008e2:	23f6      	movs	r3, #246	; 0xf6
 80008e4:	76fb      	strb	r3, [r7, #27]
 80008e6:	e000      	b.n	80008ea <bma4_write_regs+0x174>
				if (dev->read_write_len < len) {
 80008e8:	bf00      	nop
			}

			if (rslt == BMA4_OK) {
 80008ea:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d11d      	bne.n	800092e <bma4_write_regs+0x1b8>
				/* Enable APS if previously enabled */
				if (adv_pwr_save == BMA4_ENABLE) {
 80008f2:	7c7b      	ldrb	r3, [r7, #17]
 80008f4:	2b01      	cmp	r3, #1
 80008f6:	d11a      	bne.n	800092e <bma4_write_regs+0x1b8>
					rslt = bma4_set_advance_power_save(BMA4_ENABLE, dev);
 80008f8:	6839      	ldr	r1, [r7, #0]
 80008fa:	2001      	movs	r0, #1
 80008fc:	f000 fbdb 	bl	80010b6 <bma4_set_advance_power_save>
 8000900:	4603      	mov	r3, r0
 8000902:	76fb      	strb	r3, [r7, #27]

					/* Wait for sensor time synchronization.
					 * Refer the data-sheet for more
					 * information
					 */
					dev->delay_us(450, dev->intf_ptr);
 8000904:	683b      	ldr	r3, [r7, #0]
 8000906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000908:	683a      	ldr	r2, [r7, #0]
 800090a:	6852      	ldr	r2, [r2, #4]
 800090c:	4611      	mov	r1, r2
 800090e:	f44f 70e1 	mov.w	r0, #450	; 0x1c2
 8000912:	4798      	blx	r3
		if (addr == BMA4_FEATURE_CONFIG_ADDR) {
 8000914:	e00b      	b.n	800092e <bma4_write_regs+0x1b8>
				}
			}
		} else {
			rslt = write_regs(addr, data, len, dev);
 8000916:	7bf8      	ldrb	r0, [r7, #15]
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	687a      	ldr	r2, [r7, #4]
 800091c:	68b9      	ldr	r1, [r7, #8]
 800091e:	f000 f80d 	bl	800093c <write_regs>
 8000922:	4603      	mov	r3, r0
 8000924:	76fb      	strb	r3, [r7, #27]
		if (addr == BMA4_FEATURE_CONFIG_ADDR) {
 8000926:	e002      	b.n	800092e <bma4_write_regs+0x1b8>
		}
	} else {
		rslt = BMA4_E_NULL_PTR;
 8000928:	23ff      	movs	r3, #255	; 0xff
 800092a:	76fb      	strb	r3, [r7, #27]
 800092c:	e000      	b.n	8000930 <bma4_write_regs+0x1ba>
		if (addr == BMA4_FEATURE_CONFIG_ADDR) {
 800092e:	bf00      	nop
	}

	return rslt;
 8000930:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 8000934:	4618      	mov	r0, r3
 8000936:	3720      	adds	r7, #32
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}

0800093c <write_regs>:
/*!
 *  @brief This API writes the 8-bit data to the given register
 *  in the sensor.
 */
static int8_t write_regs(uint8_t addr, const uint8_t *data, uint32_t len,
		struct bma4_dev *dev) {
 800093c:	b590      	push	{r4, r7, lr}
 800093e:	b087      	sub	sp, #28
 8000940:	af00      	add	r7, sp, #0
 8000942:	60b9      	str	r1, [r7, #8]
 8000944:	607a      	str	r2, [r7, #4]
 8000946:	603b      	str	r3, [r7, #0]
 8000948:	4603      	mov	r3, r0
 800094a:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;

	/* NULL pointer check */
	rslt = null_pointer_check(dev);
 800094c:	6838      	ldr	r0, [r7, #0]
 800094e:	f000 fd5b 	bl	8001408 <null_pointer_check>
 8000952:	4603      	mov	r3, r0
 8000954:	75fb      	strb	r3, [r7, #23]

	if ((rslt == BMA4_OK) && (data != NULL)) {
 8000956:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800095a:	2b00      	cmp	r3, #0
 800095c:	d134      	bne.n	80009c8 <write_regs+0x8c>
 800095e:	68bb      	ldr	r3, [r7, #8]
 8000960:	2b00      	cmp	r3, #0
 8000962:	d031      	beq.n	80009c8 <write_regs+0x8c>
		if (dev->intf == BMA4_SPI_INTF) {
 8000964:	683b      	ldr	r3, [r7, #0]
 8000966:	7a1b      	ldrb	r3, [r3, #8]
 8000968:	2b00      	cmp	r3, #0
 800096a:	d103      	bne.n	8000974 <write_regs+0x38>
			addr = addr & BMA4_SPI_WR_MASK;
 800096c:	7bfb      	ldrb	r3, [r7, #15]
 800096e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000972:	73fb      	strb	r3, [r7, #15]
		}

		/* write data in the register*/
		dev->intf_rslt = dev->bus_write(addr, data, len, dev->intf_ptr);
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	685b      	ldr	r3, [r3, #4]
 800097c:	7bf8      	ldrb	r0, [r7, #15]
 800097e:	687a      	ldr	r2, [r7, #4]
 8000980:	68b9      	ldr	r1, [r7, #8]
 8000982:	47a0      	blx	r4
 8000984:	4603      	mov	r3, r0
 8000986:	461a      	mov	r2, r3
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	725a      	strb	r2, [r3, #9]

		if (dev->intf_rslt == BMA4_INTF_RET_SUCCESS) {
 800098c:	683b      	ldr	r3, [r7, #0]
 800098e:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8000992:	2b00      	cmp	r3, #0
 8000994:	d115      	bne.n	80009c2 <write_regs+0x86>
			/* After write operation 2us delay is required when device operates in performance mode whereas 450us
			 * is required when the device operates in suspend and low power mode.
			 * NOTE: For more information refer datasheet section 6.6 */
			if (dev->perf_mode_status == BMA4_ENABLE) {
 8000996:	683b      	ldr	r3, [r7, #0]
 8000998:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800099c:	2b01      	cmp	r3, #1
 800099e:	d107      	bne.n	80009b0 <write_regs+0x74>
				dev->delay_us(2, dev->intf_ptr);
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009a4:	683a      	ldr	r2, [r7, #0]
 80009a6:	6852      	ldr	r2, [r2, #4]
 80009a8:	4611      	mov	r1, r2
 80009aa:	2002      	movs	r0, #2
 80009ac:	4798      	blx	r3
		if (dev->intf_rslt == BMA4_INTF_RET_SUCCESS) {
 80009ae:	e00d      	b.n	80009cc <write_regs+0x90>
			} else {
				dev->delay_us(450, dev->intf_ptr);
 80009b0:	683b      	ldr	r3, [r7, #0]
 80009b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009b4:	683a      	ldr	r2, [r7, #0]
 80009b6:	6852      	ldr	r2, [r2, #4]
 80009b8:	4611      	mov	r1, r2
 80009ba:	f44f 70e1 	mov.w	r0, #450	; 0x1c2
 80009be:	4798      	blx	r3
		if (dev->intf_rslt == BMA4_INTF_RET_SUCCESS) {
 80009c0:	e004      	b.n	80009cc <write_regs+0x90>
			}
		} else {
			rslt = BMA4_E_COM_FAIL;
 80009c2:	23fe      	movs	r3, #254	; 0xfe
 80009c4:	75fb      	strb	r3, [r7, #23]
		if (dev->intf_rslt == BMA4_INTF_RET_SUCCESS) {
 80009c6:	e001      	b.n	80009cc <write_regs+0x90>
		}
	} else {
		rslt = BMA4_E_NULL_PTR;
 80009c8:	23ff      	movs	r3, #255	; 0xff
 80009ca:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80009cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80009d0:	4618      	mov	r0, r3
 80009d2:	371c      	adds	r7, #28
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd90      	pop	{r4, r7, pc}

080009d8 <get_feature_config_start_addr>:

/*!
 *  @brief This API sets the feature config. data start address in the sensor.
 */
static int8_t get_feature_config_start_addr(struct bma4_dev *dev) {
 80009d8:	b580      	push	{r7, lr}
 80009da:	b084      	sub	sp, #16
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t asic_lsb = 0;
 80009e0:	2300      	movs	r3, #0
 80009e2:	73bb      	strb	r3, [r7, #14]
	uint8_t asic_msb = 0;
 80009e4:	2300      	movs	r3, #0
 80009e6:	737b      	strb	r3, [r7, #13]

	/* NULL pointer check */
	rslt = null_pointer_check(dev);
 80009e8:	6878      	ldr	r0, [r7, #4]
 80009ea:	f000 fd0d 	bl	8001408 <null_pointer_check>
 80009ee:	4603      	mov	r3, r0
 80009f0:	73fb      	strb	r3, [r7, #15]

	if (rslt == BMA4_OK) {
 80009f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d122      	bne.n	8000a40 <get_feature_config_start_addr+0x68>
		rslt = read_regs(BMA4_RESERVED_REG_5B_ADDR, &asic_lsb, 1, dev);
 80009fa:	f107 010e 	add.w	r1, r7, #14
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	2201      	movs	r2, #1
 8000a02:	205b      	movs	r0, #91	; 0x5b
 8000a04:	f000 f992 	bl	8000d2c <read_regs>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	73fb      	strb	r3, [r7, #15]
		if (rslt == BMA4_OK) {
 8000a0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d108      	bne.n	8000a26 <get_feature_config_start_addr+0x4e>
			rslt = read_regs(BMA4_RESERVED_REG_5C_ADDR, &asic_msb, 1, dev);
 8000a14:	f107 010d 	add.w	r1, r7, #13
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	2201      	movs	r2, #1
 8000a1c:	205c      	movs	r0, #92	; 0x5c
 8000a1e:	f000 f985 	bl	8000d2c <read_regs>
 8000a22:	4603      	mov	r3, r0
 8000a24:	73fb      	strb	r3, [r7, #15]
		}

		if (rslt == BMA4_OK) {
 8000a26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d108      	bne.n	8000a40 <get_feature_config_start_addr+0x68>
			/* Store asic info in dev structure */
			dev->asic_data.asic_lsb = asic_lsb & 0x0F;
 8000a2e:	7bbb      	ldrb	r3, [r7, #14]
 8000a30:	f003 030f 	and.w	r3, r3, #15
 8000a34:	b2da      	uxtb	r2, r3
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	75da      	strb	r2, [r3, #23]
			dev->asic_data.asic_msb = asic_msb;
 8000a3a:	7b7a      	ldrb	r2, [r7, #13]
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	761a      	strb	r2, [r3, #24]
		}
	}

	return rslt;
 8000a40:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000a44:	4618      	mov	r0, r3
 8000a46:	3710      	adds	r7, #16
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}

08000a4c <set_feature_config_start_addr>:

/*!
 *  @brief This API sets the feature config. data start address in the sensor.
 */
static int8_t set_feature_config_start_addr(struct bma4_dev *dev) {
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b084      	sub	sp, #16
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	/* NULL pointer check */
	rslt = null_pointer_check(dev);
 8000a54:	6878      	ldr	r0, [r7, #4]
 8000a56:	f000 fcd7 	bl	8001408 <null_pointer_check>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	73fb      	strb	r3, [r7, #15]

	if (rslt == BMA4_OK) {
 8000a5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d117      	bne.n	8000a96 <set_feature_config_start_addr+0x4a>
		rslt = write_regs(BMA4_RESERVED_REG_5B_ADDR, &dev->asic_data.asic_lsb,
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	f103 0117 	add.w	r1, r3, #23
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	2201      	movs	r2, #1
 8000a70:	205b      	movs	r0, #91	; 0x5b
 8000a72:	f7ff ff63 	bl	800093c <write_regs>
 8000a76:	4603      	mov	r3, r0
 8000a78:	73fb      	strb	r3, [r7, #15]
				1, dev);
		if (rslt == BMA4_OK) {
 8000a7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d109      	bne.n	8000a96 <set_feature_config_start_addr+0x4a>
			rslt = write_regs(BMA4_RESERVED_REG_5C_ADDR,
					&dev->asic_data.asic_msb, 1, dev);
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	f103 0118 	add.w	r1, r3, #24
			rslt = write_regs(BMA4_RESERVED_REG_5C_ADDR,
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	205c      	movs	r0, #92	; 0x5c
 8000a8e:	f7ff ff55 	bl	800093c <write_regs>
 8000a92:	4603      	mov	r3, r0
 8000a94:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 8000a96:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	3710      	adds	r7, #16
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}

08000aa2 <increment_feature_config_addr>:

/*!
 *  @brief This API increments the feature config. data address according to the user
 *  provided read/write length in the dev structure.
 */
static int8_t increment_feature_config_addr(struct bma4_dev *dev) {
 8000aa2:	b580      	push	{r7, lr}
 8000aa4:	b084      	sub	sp, #16
 8000aa6:	af00      	add	r7, sp, #0
 8000aa8:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint16_t asic_addr;
	uint8_t asic_lsb = 0;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	72fb      	strb	r3, [r7, #11]
	uint8_t asic_msb = 0;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	72bb      	strb	r3, [r7, #10]

	/* NULL pointer check */
	rslt = null_pointer_check(dev);
 8000ab2:	6878      	ldr	r0, [r7, #4]
 8000ab4:	f000 fca8 	bl	8001408 <null_pointer_check>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	73fb      	strb	r3, [r7, #15]

	if (rslt == BMA4_OK) {
 8000abc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d152      	bne.n	8000b6a <increment_feature_config_addr+0xc8>
		/* Read the asic address from the sensor */
		rslt = read_regs(BMA4_RESERVED_REG_5B_ADDR, &asic_lsb, 1, dev);
 8000ac4:	f107 010b 	add.w	r1, r7, #11
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	2201      	movs	r2, #1
 8000acc:	205b      	movs	r0, #91	; 0x5b
 8000ace:	f000 f92d 	bl	8000d2c <read_regs>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	73fb      	strb	r3, [r7, #15]
		if (rslt == BMA4_OK) {
 8000ad6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d109      	bne.n	8000af2 <increment_feature_config_addr+0x50>
			rslt = read_regs(BMA4_RESERVED_REG_5C_ADDR, &asic_msb, 1, dev);
 8000ade:	f107 010a 	add.w	r1, r7, #10
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	205c      	movs	r0, #92	; 0x5c
 8000ae8:	f000 f920 	bl	8000d2c <read_regs>
 8000aec:	4603      	mov	r3, r0
 8000aee:	73fb      	strb	r3, [r7, #15]
 8000af0:	e001      	b.n	8000af6 <increment_feature_config_addr+0x54>
		} else {
			rslt = BMA4_E_COM_FAIL;
 8000af2:	23fe      	movs	r3, #254	; 0xfe
 8000af4:	73fb      	strb	r3, [r7, #15]
		}

		if (rslt == BMA4_OK) {
 8000af6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d133      	bne.n	8000b66 <increment_feature_config_addr+0xc4>
			/* Get the asic address */
			asic_addr = (asic_msb << 4) | (asic_lsb & 0x0F);
 8000afe:	7abb      	ldrb	r3, [r7, #10]
 8000b00:	011b      	lsls	r3, r3, #4
 8000b02:	b21a      	sxth	r2, r3
 8000b04:	7afb      	ldrb	r3, [r7, #11]
 8000b06:	b21b      	sxth	r3, r3
 8000b08:	f003 030f 	and.w	r3, r3, #15
 8000b0c:	b21b      	sxth	r3, r3
 8000b0e:	4313      	orrs	r3, r2
 8000b10:	b21b      	sxth	r3, r3
 8000b12:	81bb      	strh	r3, [r7, #12]

			/* Sum the asic address with read/write length after converting from
			 * byte to word
			 */
			asic_addr = asic_addr + (dev->read_write_len / 2);
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	8a9b      	ldrh	r3, [r3, #20]
 8000b18:	085b      	lsrs	r3, r3, #1
 8000b1a:	b29a      	uxth	r2, r3
 8000b1c:	89bb      	ldrh	r3, [r7, #12]
 8000b1e:	4413      	add	r3, r2
 8000b20:	81bb      	strh	r3, [r7, #12]

			/* Split the asic address */
			asic_lsb = asic_addr & 0x0F;
 8000b22:	89bb      	ldrh	r3, [r7, #12]
 8000b24:	b2db      	uxtb	r3, r3
 8000b26:	f003 030f 	and.w	r3, r3, #15
 8000b2a:	b2db      	uxtb	r3, r3
 8000b2c:	72fb      	strb	r3, [r7, #11]
			asic_msb = (uint8_t) (asic_addr >> 4);
 8000b2e:	89bb      	ldrh	r3, [r7, #12]
 8000b30:	091b      	lsrs	r3, r3, #4
 8000b32:	b29b      	uxth	r3, r3
 8000b34:	b2db      	uxtb	r3, r3
 8000b36:	72bb      	strb	r3, [r7, #10]

			/* Write the asic address in the sensor */
			rslt = write_regs(BMA4_RESERVED_REG_5B_ADDR, &asic_lsb, 1, dev);
 8000b38:	f107 010b 	add.w	r1, r7, #11
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	2201      	movs	r2, #1
 8000b40:	205b      	movs	r0, #91	; 0x5b
 8000b42:	f7ff fefb 	bl	800093c <write_regs>
 8000b46:	4603      	mov	r3, r0
 8000b48:	73fb      	strb	r3, [r7, #15]
			if (rslt == BMA4_OK) {
 8000b4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d10b      	bne.n	8000b6a <increment_feature_config_addr+0xc8>
				rslt = write_regs(BMA4_RESERVED_REG_5C_ADDR, &asic_msb, 1, dev);
 8000b52:	f107 010a 	add.w	r1, r7, #10
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	2201      	movs	r2, #1
 8000b5a:	205c      	movs	r0, #92	; 0x5c
 8000b5c:	f7ff feee 	bl	800093c <write_regs>
 8000b60:	4603      	mov	r3, r0
 8000b62:	73fb      	strb	r3, [r7, #15]
 8000b64:	e001      	b.n	8000b6a <increment_feature_config_addr+0xc8>
			}
		} else {
			rslt = BMA4_E_COM_FAIL;
 8000b66:	23fe      	movs	r3, #254	; 0xfe
 8000b68:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 8000b6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	3710      	adds	r7, #16
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}

08000b76 <bma4_read_regs>:
/*!
 *  @brief This API checks whether the read operation requested is for feature
 *  or register read and accordingly reads the data from the sensor.
 */
int8_t bma4_read_regs(uint8_t addr, uint8_t *data, uint32_t len,
		struct bma4_dev *dev) {
 8000b76:	b580      	push	{r7, lr}
 8000b78:	b088      	sub	sp, #32
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	60b9      	str	r1, [r7, #8]
 8000b7e:	607a      	str	r2, [r7, #4]
 8000b80:	603b      	str	r3, [r7, #0]
 8000b82:	4603      	mov	r3, r0
 8000b84:	73fb      	strb	r3, [r7, #15]
	uint8_t idx;
	uint32_t loop_count;
	uint16_t overflow;
	uint16_t index;
	int8_t rslt;
	uint8_t adv_pwr_save = 0;
 8000b86:	2300      	movs	r3, #0
 8000b88:	747b      	strb	r3, [r7, #17]

	//printf("bma4_read_regs : %x\r\n", addr);
	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 8000b8a:	6838      	ldr	r0, [r7, #0]
 8000b8c:	f000 fc3c 	bl	8001408 <null_pointer_check>
 8000b90:	4603      	mov	r3, r0
 8000b92:	76fb      	strb	r3, [r7, #27]

	if ((rslt == BMA4_OK) && (data != NULL)) {
 8000b94:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	f040 80bd 	bne.w	8000d18 <bma4_read_regs+0x1a2>
 8000b9e:	68bb      	ldr	r3, [r7, #8]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	f000 80b9 	beq.w	8000d18 <bma4_read_regs+0x1a2>
		if (addr == BMA4_FEATURE_CONFIG_ADDR) {
 8000ba6:	7bfb      	ldrb	r3, [r7, #15]
 8000ba8:	2b5e      	cmp	r3, #94	; 0x5e
 8000baa:	f040 80ac 	bne.w	8000d06 <bma4_read_regs+0x190>
			/* Disable APS if enabled before reading the feature
			 * config register
			 */
			rslt = bma4_get_advance_power_save(&adv_pwr_save, dev);
 8000bae:	f107 0311 	add.w	r3, r7, #17
 8000bb2:	6839      	ldr	r1, [r7, #0]
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f000 fab9 	bl	800112c <bma4_get_advance_power_save>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	76fb      	strb	r3, [r7, #27]
			if (adv_pwr_save == BMA4_ENABLE) {
 8000bbe:	7c7b      	ldrb	r3, [r7, #17]
 8000bc0:	2b01      	cmp	r3, #1
 8000bc2:	d10d      	bne.n	8000be0 <bma4_read_regs+0x6a>
				rslt = bma4_set_advance_power_save(BMA4_DISABLE, dev);
 8000bc4:	6839      	ldr	r1, [r7, #0]
 8000bc6:	2000      	movs	r0, #0
 8000bc8:	f000 fa75 	bl	80010b6 <bma4_set_advance_power_save>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	76fb      	strb	r3, [r7, #27]

				/* Wait for sensor time synchronization. Refer
				 * the data-sheet for more information
				 */
				dev->delay_us(450, dev->intf_ptr);
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bd4:	683a      	ldr	r2, [r7, #0]
 8000bd6:	6852      	ldr	r2, [r2, #4]
 8000bd8:	4611      	mov	r1, r2
 8000bda:	f44f 70e1 	mov.w	r0, #450	; 0x1c2
 8000bde:	4798      	blx	r3
			}

			if (((len % 2) == 0) && (len <= dev->feature_len)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	f003 0301 	and.w	r3, r3, #1
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d173      	bne.n	8000cd2 <bma4_read_regs+0x15c>
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	7d9b      	ldrb	r3, [r3, #22]
 8000bee:	461a      	mov	r2, r3
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	d86d      	bhi.n	8000cd2 <bma4_read_regs+0x15c>
					&& (rslt == BMA4_OK)) {
 8000bf6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d169      	bne.n	8000cd2 <bma4_read_regs+0x15c>
				if (dev->read_write_len < len) {
 8000bfe:	683b      	ldr	r3, [r7, #0]
 8000c00:	8a9b      	ldrh	r3, [r3, #20]
 8000c02:	461a      	mov	r2, r3
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d95a      	bls.n	8000cc0 <bma4_read_regs+0x14a>
					/* Calculate the no of writes to be
					 * performed according to the read/write
					 * length
					 */
					loop_count = len / dev->read_write_len;
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	8a9b      	ldrh	r3, [r3, #20]
 8000c0e:	461a      	mov	r2, r3
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c16:	617b      	str	r3, [r7, #20]
					overflow = len % dev->read_write_len;
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	8a9b      	ldrh	r3, [r3, #20]
 8000c1c:	461a      	mov	r2, r3
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	fbb3 f1f2 	udiv	r1, r3, r2
 8000c24:	fb02 f201 	mul.w	r2, r2, r1
 8000c28:	1a9b      	subs	r3, r3, r2
 8000c2a:	827b      	strh	r3, [r7, #18]
					index = 0;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	83bb      	strh	r3, [r7, #28]
					rslt = set_feature_config_start_addr(dev);
 8000c30:	6838      	ldr	r0, [r7, #0]
 8000c32:	f7ff ff0b 	bl	8000a4c <set_feature_config_start_addr>
 8000c36:	4603      	mov	r3, r0
 8000c38:	76fb      	strb	r3, [r7, #27]
					for (idx = 0; idx < loop_count; idx++) {
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	77fb      	strb	r3, [r7, #31]
 8000c3e:	e020      	b.n	8000c82 <bma4_read_regs+0x10c>
						rslt = read_regs(BMA4_FEATURE_CONFIG_ADDR, data + index,
 8000c40:	8bbb      	ldrh	r3, [r7, #28]
 8000c42:	68ba      	ldr	r2, [r7, #8]
 8000c44:	18d1      	adds	r1, r2, r3
								dev->read_write_len, dev);
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	8a9b      	ldrh	r3, [r3, #20]
						rslt = read_regs(BMA4_FEATURE_CONFIG_ADDR, data + index,
 8000c4a:	461a      	mov	r2, r3
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	205e      	movs	r0, #94	; 0x5e
 8000c50:	f000 f86c 	bl	8000d2c <read_regs>
 8000c54:	4603      	mov	r3, r0
 8000c56:	76fb      	strb	r3, [r7, #27]

						if (rslt == BMA4_OK) {
 8000c58:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d10d      	bne.n	8000c7c <bma4_read_regs+0x106>
							rslt = increment_feature_config_addr(dev);
 8000c60:	6838      	ldr	r0, [r7, #0]
 8000c62:	f7ff ff1e 	bl	8000aa2 <increment_feature_config_addr>
 8000c66:	4603      	mov	r3, r0
 8000c68:	76fb      	strb	r3, [r7, #27]

							if (rslt == BMA4_OK) {
 8000c6a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d104      	bne.n	8000c7c <bma4_read_regs+0x106>
								index = index + dev->read_write_len;
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	8a9a      	ldrh	r2, [r3, #20]
 8000c76:	8bbb      	ldrh	r3, [r7, #28]
 8000c78:	4413      	add	r3, r2
 8000c7a:	83bb      	strh	r3, [r7, #28]
					for (idx = 0; idx < loop_count; idx++) {
 8000c7c:	7ffb      	ldrb	r3, [r7, #31]
 8000c7e:	3301      	adds	r3, #1
 8000c80:	77fb      	strb	r3, [r7, #31]
 8000c82:	7ffb      	ldrb	r3, [r7, #31]
 8000c84:	697a      	ldr	r2, [r7, #20]
 8000c86:	429a      	cmp	r2, r3
 8000c88:	d8da      	bhi.n	8000c40 <bma4_read_regs+0xca>
							}
						}
					}

					if ((overflow) && (rslt == BMA4_OK)) {
 8000c8a:	8a7b      	ldrh	r3, [r7, #18]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d00d      	beq.n	8000cac <bma4_read_regs+0x136>
 8000c90:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d109      	bne.n	8000cac <bma4_read_regs+0x136>
						rslt = read_regs(BMA4_FEATURE_CONFIG_ADDR, data + index,
 8000c98:	8bbb      	ldrh	r3, [r7, #28]
 8000c9a:	68ba      	ldr	r2, [r7, #8]
 8000c9c:	18d1      	adds	r1, r2, r3
 8000c9e:	8a7a      	ldrh	r2, [r7, #18]
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	205e      	movs	r0, #94	; 0x5e
 8000ca4:	f000 f842 	bl	8000d2c <read_regs>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	76fb      	strb	r3, [r7, #27]
								overflow, dev);
					}

					if (rslt == BMA4_OK) {
 8000cac:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d111      	bne.n	8000cd8 <bma4_read_regs+0x162>
						rslt = set_feature_config_start_addr(dev);
 8000cb4:	6838      	ldr	r0, [r7, #0]
 8000cb6:	f7ff fec9 	bl	8000a4c <set_feature_config_start_addr>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	76fb      	strb	r3, [r7, #27]
				if (dev->read_write_len < len) {
 8000cbe:	e00b      	b.n	8000cd8 <bma4_read_regs+0x162>
					}
				} else {
					rslt = read_regs(BMA4_FEATURE_CONFIG_ADDR, data, len, dev);
 8000cc0:	683b      	ldr	r3, [r7, #0]
 8000cc2:	687a      	ldr	r2, [r7, #4]
 8000cc4:	68b9      	ldr	r1, [r7, #8]
 8000cc6:	205e      	movs	r0, #94	; 0x5e
 8000cc8:	f000 f830 	bl	8000d2c <read_regs>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	76fb      	strb	r3, [r7, #27]
				if (dev->read_write_len < len) {
 8000cd0:	e002      	b.n	8000cd8 <bma4_read_regs+0x162>
				}
			} else {
				rslt = BMA4_E_RD_WR_LENGTH_INVALID;
 8000cd2:	23f6      	movs	r3, #246	; 0xf6
 8000cd4:	76fb      	strb	r3, [r7, #27]
 8000cd6:	e000      	b.n	8000cda <bma4_read_regs+0x164>
				if (dev->read_write_len < len) {
 8000cd8:	bf00      	nop
			}

			if (rslt == BMA4_OK) {
 8000cda:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d11d      	bne.n	8000d1e <bma4_read_regs+0x1a8>
				/* Enable APS if previously enabled */
				if (adv_pwr_save == BMA4_ENABLE) {
 8000ce2:	7c7b      	ldrb	r3, [r7, #17]
 8000ce4:	2b01      	cmp	r3, #1
 8000ce6:	d11a      	bne.n	8000d1e <bma4_read_regs+0x1a8>
					rslt = bma4_set_advance_power_save(BMA4_ENABLE, dev);
 8000ce8:	6839      	ldr	r1, [r7, #0]
 8000cea:	2001      	movs	r0, #1
 8000cec:	f000 f9e3 	bl	80010b6 <bma4_set_advance_power_save>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	76fb      	strb	r3, [r7, #27]

					/* Wait for sensor time synchronization.
					 * Refer the data-sheet for more
					 * information
					 */
					dev->delay_us(450, dev->intf_ptr);
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cf8:	683a      	ldr	r2, [r7, #0]
 8000cfa:	6852      	ldr	r2, [r2, #4]
 8000cfc:	4611      	mov	r1, r2
 8000cfe:	f44f 70e1 	mov.w	r0, #450	; 0x1c2
 8000d02:	4798      	blx	r3
		if (addr == BMA4_FEATURE_CONFIG_ADDR) {
 8000d04:	e00b      	b.n	8000d1e <bma4_read_regs+0x1a8>
				}
			}
		} else {
			rslt = read_regs(addr, data, len, dev);
 8000d06:	7bf8      	ldrb	r0, [r7, #15]
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	687a      	ldr	r2, [r7, #4]
 8000d0c:	68b9      	ldr	r1, [r7, #8]
 8000d0e:	f000 f80d 	bl	8000d2c <read_regs>
 8000d12:	4603      	mov	r3, r0
 8000d14:	76fb      	strb	r3, [r7, #27]
		if (addr == BMA4_FEATURE_CONFIG_ADDR) {
 8000d16:	e002      	b.n	8000d1e <bma4_read_regs+0x1a8>
		}
	} else {
		rslt = BMA4_E_NULL_PTR;
 8000d18:	23ff      	movs	r3, #255	; 0xff
 8000d1a:	76fb      	strb	r3, [r7, #27]
 8000d1c:	e000      	b.n	8000d20 <bma4_read_regs+0x1aa>
		if (addr == BMA4_FEATURE_CONFIG_ADDR) {
 8000d1e:	bf00      	nop
	}

	return rslt;
 8000d20:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 8000d24:	4618      	mov	r0, r3
 8000d26:	3720      	adds	r7, #32
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}

08000d2c <read_regs>:
/*!
 *  @brief This API reads the 8-bit data from the given register
 *  in the sensor.
 */
static int8_t read_regs(uint8_t addr, uint8_t *data, uint32_t len,
		struct bma4_dev *dev) {
 8000d2c:	b5b0      	push	{r4, r5, r7, lr}
 8000d2e:	b088      	sub	sp, #32
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	60b9      	str	r1, [r7, #8]
 8000d34:	607a      	str	r2, [r7, #4]
 8000d36:	603b      	str	r3, [r7, #0]
 8000d38:	4603      	mov	r3, r0
 8000d3a:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;

	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 8000d3c:	6838      	ldr	r0, [r7, #0]
 8000d3e:	f000 fb63 	bl	8001408 <null_pointer_check>
 8000d42:	4603      	mov	r3, r0
 8000d44:	77fb      	strb	r3, [r7, #31]

	if ((rslt == BMA4_OK) && (data != NULL)) {
 8000d46:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d15e      	bne.n	8000e0c <read_regs+0xe0>
 8000d4e:	68bb      	ldr	r3, [r7, #8]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d05b      	beq.n	8000e0c <read_regs+0xe0>
 8000d54:	466b      	mov	r3, sp
 8000d56:	461d      	mov	r5, r3
		/* variable used to return the status of communication result*/
		uint32_t temp_len = len + dev->dummy_byte;
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	7adb      	ldrb	r3, [r3, #11]
 8000d5c:	461a      	mov	r2, r3
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	4413      	add	r3, r2
 8000d62:	61bb      	str	r3, [r7, #24]
		uint16_t indx;
		uint8_t temp_buff[temp_len];
 8000d64:	69b8      	ldr	r0, [r7, #24]
 8000d66:	4603      	mov	r3, r0
 8000d68:	3b01      	subs	r3, #1
 8000d6a:	617b      	str	r3, [r7, #20]
 8000d6c:	4601      	mov	r1, r0
 8000d6e:	f04f 0200 	mov.w	r2, #0
 8000d72:	f04f 0300 	mov.w	r3, #0
 8000d76:	f04f 0400 	mov.w	r4, #0
 8000d7a:	00d4      	lsls	r4, r2, #3
 8000d7c:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8000d80:	00cb      	lsls	r3, r1, #3
 8000d82:	4601      	mov	r1, r0
 8000d84:	f04f 0200 	mov.w	r2, #0
 8000d88:	f04f 0300 	mov.w	r3, #0
 8000d8c:	f04f 0400 	mov.w	r4, #0
 8000d90:	00d4      	lsls	r4, r2, #3
 8000d92:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8000d96:	00cb      	lsls	r3, r1, #3
 8000d98:	1dc3      	adds	r3, r0, #7
 8000d9a:	08db      	lsrs	r3, r3, #3
 8000d9c:	00db      	lsls	r3, r3, #3
 8000d9e:	ebad 0d03 	sub.w	sp, sp, r3
 8000da2:	466b      	mov	r3, sp
 8000da4:	3300      	adds	r3, #0
 8000da6:	613b      	str	r3, [r7, #16]

		if (dev->intf == BMA4_SPI_INTF) {
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	7a1b      	ldrb	r3, [r3, #8]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d103      	bne.n	8000db8 <read_regs+0x8c>
			/* SPI mask added */
			addr = addr | BMA4_SPI_RD_MASK;
 8000db0:	7bfb      	ldrb	r3, [r7, #15]
 8000db2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000db6:	73fb      	strb	r3, [r7, #15]
		}

		/* Read the data from the register */
		dev->intf_rslt = dev->bus_read(addr, temp_buff, temp_len,
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	6a1c      	ldr	r4, [r3, #32]
 8000dbc:	6939      	ldr	r1, [r7, #16]
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	7bf8      	ldrb	r0, [r7, #15]
 8000dc4:	69ba      	ldr	r2, [r7, #24]
 8000dc6:	47a0      	blx	r4
 8000dc8:	4603      	mov	r3, r0
 8000dca:	461a      	mov	r2, r3
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	725a      	strb	r2, [r3, #9]
				dev->intf_ptr);

		if (dev->intf_rslt == BMA4_INTF_RET_SUCCESS) {
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d114      	bne.n	8000e04 <read_regs+0xd8>
			for (indx = 0; indx < len; indx++) {
 8000dda:	2300      	movs	r3, #0
 8000ddc:	83bb      	strh	r3, [r7, #28]
 8000dde:	e00c      	b.n	8000dfa <read_regs+0xce>
				/* Parsing and storing the valid data */
				data[indx] = temp_buff[indx + dev->dummy_byte];
 8000de0:	8bbb      	ldrh	r3, [r7, #28]
 8000de2:	683a      	ldr	r2, [r7, #0]
 8000de4:	7ad2      	ldrb	r2, [r2, #11]
 8000de6:	441a      	add	r2, r3
 8000de8:	8bbb      	ldrh	r3, [r7, #28]
 8000dea:	68b9      	ldr	r1, [r7, #8]
 8000dec:	440b      	add	r3, r1
 8000dee:	6939      	ldr	r1, [r7, #16]
 8000df0:	5c8a      	ldrb	r2, [r1, r2]
 8000df2:	701a      	strb	r2, [r3, #0]
			for (indx = 0; indx < len; indx++) {
 8000df4:	8bbb      	ldrh	r3, [r7, #28]
 8000df6:	3301      	adds	r3, #1
 8000df8:	83bb      	strh	r3, [r7, #28]
 8000dfa:	8bbb      	ldrh	r3, [r7, #28]
 8000dfc:	687a      	ldr	r2, [r7, #4]
 8000dfe:	429a      	cmp	r2, r3
 8000e00:	d8ee      	bhi.n	8000de0 <read_regs+0xb4>
 8000e02:	e001      	b.n	8000e08 <read_regs+0xdc>
			}
		} else {
			rslt = BMA4_E_COM_FAIL;
 8000e04:	23fe      	movs	r3, #254	; 0xfe
 8000e06:	77fb      	strb	r3, [r7, #31]
 8000e08:	46ad      	mov	sp, r5
	if ((rslt == BMA4_OK) && (data != NULL)) {
 8000e0a:	e001      	b.n	8000e10 <read_regs+0xe4>
		}
	} else {
		rslt = BMA4_E_NULL_PTR;
 8000e0c:	23ff      	movs	r3, #255	; 0xff
 8000e0e:	77fb      	strb	r3, [r7, #31]
	}

	return rslt;
 8000e10:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8000e14:	4618      	mov	r0, r3
 8000e16:	3720      	adds	r7, #32
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bdb0      	pop	{r4, r5, r7, pc}

08000e1c <bma4_read_accel_xyz>:

/*!
 *  @brief This API reads the Accel data for x,y and z axis from the sensor.
 *  The data units is in LSB format.
 */
int8_t bma4_read_accel_xyz(struct bma4_accel *accel, struct bma4_dev *dev) {
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b086      	sub	sp, #24
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
 8000e24:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint16_t lsb = 0;
 8000e26:	2300      	movs	r3, #0
 8000e28:	82bb      	strh	r3, [r7, #20]
	uint16_t msb = 0;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	827b      	strh	r3, [r7, #18]
	uint8_t data[BMA4_ACCEL_DATA_LENGTH] = { 0 };
 8000e2e:	f107 030c 	add.w	r3, r7, #12
 8000e32:	2200      	movs	r2, #0
 8000e34:	601a      	str	r2, [r3, #0]
 8000e36:	809a      	strh	r2, [r3, #4]

	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 8000e38:	6838      	ldr	r0, [r7, #0]
 8000e3a:	f000 fae5 	bl	8001408 <null_pointer_check>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	75fb      	strb	r3, [r7, #23]

	if ((rslt == BMA4_OK) && (accel != NULL)) {
 8000e42:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d17c      	bne.n	8000f44 <bma4_read_accel_xyz+0x128>
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d079      	beq.n	8000f44 <bma4_read_accel_xyz+0x128>
		rslt = bma4_read_regs(BMA4_DATA_8_ADDR, data, BMA4_ACCEL_DATA_LENGTH,
 8000e50:	f107 010c 	add.w	r1, r7, #12
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	2206      	movs	r2, #6
 8000e58:	2012      	movs	r0, #18
 8000e5a:	f7ff fe8c 	bl	8000b76 <bma4_read_regs>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	75fb      	strb	r3, [r7, #23]
				dev);
		if (rslt == BMA4_OK) {
 8000e62:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d16f      	bne.n	8000f4a <bma4_read_accel_xyz+0x12e>
			msb = data[1];
 8000e6a:	7b7b      	ldrb	r3, [r7, #13]
 8000e6c:	827b      	strh	r3, [r7, #18]
			lsb = data[0];
 8000e6e:	7b3b      	ldrb	r3, [r7, #12]
 8000e70:	82bb      	strh	r3, [r7, #20]

			/* Accel data x axis */
			accel->x = (int16_t) ((msb << 8) | lsb);
 8000e72:	8a7b      	ldrh	r3, [r7, #18]
 8000e74:	021b      	lsls	r3, r3, #8
 8000e76:	b21a      	sxth	r2, r3
 8000e78:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000e7c:	4313      	orrs	r3, r2
 8000e7e:	b21a      	sxth	r2, r3
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	801a      	strh	r2, [r3, #0]
			msb = data[3];
 8000e84:	7bfb      	ldrb	r3, [r7, #15]
 8000e86:	827b      	strh	r3, [r7, #18]
			lsb = data[2];
 8000e88:	7bbb      	ldrb	r3, [r7, #14]
 8000e8a:	82bb      	strh	r3, [r7, #20]

			/* Accel data y axis */
			accel->y = (int16_t) ((msb << 8) | lsb);
 8000e8c:	8a7b      	ldrh	r3, [r7, #18]
 8000e8e:	021b      	lsls	r3, r3, #8
 8000e90:	b21a      	sxth	r2, r3
 8000e92:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000e96:	4313      	orrs	r3, r2
 8000e98:	b21a      	sxth	r2, r3
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	805a      	strh	r2, [r3, #2]
			msb = data[5];
 8000e9e:	7c7b      	ldrb	r3, [r7, #17]
 8000ea0:	827b      	strh	r3, [r7, #18]
			lsb = data[4];
 8000ea2:	7c3b      	ldrb	r3, [r7, #16]
 8000ea4:	82bb      	strh	r3, [r7, #20]

			/* Accel data z axis */
			accel->z = (int16_t) ((msb << 8) | lsb);
 8000ea6:	8a7b      	ldrh	r3, [r7, #18]
 8000ea8:	021b      	lsls	r3, r3, #8
 8000eaa:	b21a      	sxth	r2, r3
 8000eac:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	b21a      	sxth	r2, r3
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	809a      	strh	r2, [r3, #4]
			if (dev->resolution == BMA4_12_BIT_RESOLUTION) {
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	7b1b      	ldrb	r3, [r3, #12]
 8000ebc:	2b0c      	cmp	r3, #12
 8000ebe:	d11e      	bne.n	8000efe <bma4_read_accel_xyz+0xe2>
				accel->x = (accel->x / 0x10);
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	da00      	bge.n	8000ecc <bma4_read_accel_xyz+0xb0>
 8000eca:	330f      	adds	r3, #15
 8000ecc:	111b      	asrs	r3, r3, #4
 8000ece:	b21a      	sxth	r2, r3
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	801a      	strh	r2, [r3, #0]
				accel->y = (accel->y / 0x10);
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	da00      	bge.n	8000ee0 <bma4_read_accel_xyz+0xc4>
 8000ede:	330f      	adds	r3, #15
 8000ee0:	111b      	asrs	r3, r3, #4
 8000ee2:	b21a      	sxth	r2, r3
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	805a      	strh	r2, [r3, #2]
				accel->z = (accel->z / 0x10);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	da00      	bge.n	8000ef4 <bma4_read_accel_xyz+0xd8>
 8000ef2:	330f      	adds	r3, #15
 8000ef4:	111b      	asrs	r3, r3, #4
 8000ef6:	b21a      	sxth	r2, r3
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	809a      	strh	r2, [r3, #4]
		if (rslt == BMA4_OK) {
 8000efc:	e025      	b.n	8000f4a <bma4_read_accel_xyz+0x12e>
			} else if (dev->resolution == BMA4_14_BIT_RESOLUTION) {
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	7b1b      	ldrb	r3, [r3, #12]
 8000f02:	2b0e      	cmp	r3, #14
 8000f04:	d121      	bne.n	8000f4a <bma4_read_accel_xyz+0x12e>
				accel->x = (accel->x / 0x04);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	da00      	bge.n	8000f12 <bma4_read_accel_xyz+0xf6>
 8000f10:	3303      	adds	r3, #3
 8000f12:	109b      	asrs	r3, r3, #2
 8000f14:	b21a      	sxth	r2, r3
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	801a      	strh	r2, [r3, #0]
				accel->y = (accel->y / 0x04);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	da00      	bge.n	8000f26 <bma4_read_accel_xyz+0x10a>
 8000f24:	3303      	adds	r3, #3
 8000f26:	109b      	asrs	r3, r3, #2
 8000f28:	b21a      	sxth	r2, r3
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	805a      	strh	r2, [r3, #2]
				accel->z = (accel->z / 0x04);
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	da00      	bge.n	8000f3a <bma4_read_accel_xyz+0x11e>
 8000f38:	3303      	adds	r3, #3
 8000f3a:	109b      	asrs	r3, r3, #2
 8000f3c:	b21a      	sxth	r2, r3
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	809a      	strh	r2, [r3, #4]
		if (rslt == BMA4_OK) {
 8000f42:	e002      	b.n	8000f4a <bma4_read_accel_xyz+0x12e>
			}
		}
	} else {
		rslt = BMA4_E_NULL_PTR;
 8000f44:	23ff      	movs	r3, #255	; 0xff
 8000f46:	75fb      	strb	r3, [r7, #23]
 8000f48:	e000      	b.n	8000f4c <bma4_read_accel_xyz+0x130>
		if (rslt == BMA4_OK) {
 8000f4a:	bf00      	nop
	}

	return rslt;
 8000f4c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	3718      	adds	r7, #24
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}

08000f58 <bma4_set_accel_config>:
/*!
 *  @brief This API sets the output_data_rate, bandwidth, perf_mode
 *  and range of Accel.
 */
int8_t bma4_set_accel_config(const struct bma4_accel_config *accel,
		struct bma4_dev *dev) {
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b084      	sub	sp, #16
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
 8000f60:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t accel_config_data[2] = { 0, 0 };
 8000f62:	2300      	movs	r3, #0
 8000f64:	733b      	strb	r3, [r7, #12]
 8000f66:	2300      	movs	r3, #0
 8000f68:	737b      	strb	r3, [r7, #13]

	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 8000f6a:	6838      	ldr	r0, [r7, #0]
 8000f6c:	f000 fa4c 	bl	8001408 <null_pointer_check>
 8000f70:	4603      	mov	r3, r0
 8000f72:	73fb      	strb	r3, [r7, #15]

	if ((rslt == BMA4_OK) && (accel != NULL)) {
 8000f74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d155      	bne.n	8001028 <bma4_set_accel_config+0xd0>
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d052      	beq.n	8001028 <bma4_set_accel_config+0xd0>
		/* check whether the bandwidth and perfmode
		 * settings are valid
		 */
		rslt = validate_bandwidth_perfmode(accel->bandwidth, accel->perf_mode);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	785a      	ldrb	r2, [r3, #1]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	789b      	ldrb	r3, [r3, #2]
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4610      	mov	r0, r2
 8000f8e:	f000 f855 	bl	800103c <validate_bandwidth_perfmode>
 8000f92:	4603      	mov	r3, r0
 8000f94:	73fb      	strb	r3, [r7, #15]
		if (rslt == BMA4_OK) {
 8000f96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d147      	bne.n	800102e <bma4_set_accel_config+0xd6>
			/* check ODR is valid */
			rslt = validate_odr(accel->odr);
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f000 f870 	bl	8001088 <validate_odr>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	73fb      	strb	r3, [r7, #15]
			if (rslt == BMA4_OK) {
 8000fac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d13c      	bne.n	800102e <bma4_set_accel_config+0xd6>
				accel_config_data[0] = accel->odr & BMA4_ACCEL_ODR_MSK;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	f003 030f 	and.w	r3, r3, #15
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	733b      	strb	r3, [r7, #12]
				accel_config_data[0] |= (uint8_t) (accel->bandwidth
 8000fc0:	7b3a      	ldrb	r2, [r7, #12]
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	785b      	ldrb	r3, [r3, #1]
 8000fc6:	011b      	lsls	r3, r3, #4
 8000fc8:	b2db      	uxtb	r3, r3
 8000fca:	4313      	orrs	r3, r2
 8000fcc:	b2db      	uxtb	r3, r3
 8000fce:	733b      	strb	r3, [r7, #12]
						<< BMA4_ACCEL_BW_POS);
				accel_config_data[0] |= (uint8_t) (accel->perf_mode
 8000fd0:	7b3a      	ldrb	r2, [r7, #12]
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	789b      	ldrb	r3, [r3, #2]
 8000fd6:	01db      	lsls	r3, r3, #7
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	4313      	orrs	r3, r2
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	733b      	strb	r3, [r7, #12]
						<< BMA4_ACCEL_PERFMODE_POS);
				accel_config_data[1] = accel->range & BMA4_ACCEL_RANGE_MSK;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	78db      	ldrb	r3, [r3, #3]
 8000fe4:	f003 0303 	and.w	r3, r3, #3
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	737b      	strb	r3, [r7, #13]

				/* Flag bit to store the performance mode status */
				dev->perf_mode_status = ((accel_config_data[0]
 8000fec:	7b3b      	ldrb	r3, [r7, #12]
						& BMA4_ACCEL_PERFMODE_MSK) >> BMA4_ACCEL_PERFMODE_POS);
 8000fee:	09db      	lsrs	r3, r3, #7
 8000ff0:	b2da      	uxtb	r2, r3
				dev->perf_mode_status = ((accel_config_data[0]
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e

				rslt = bma4_write_regs(BMA4_ACCEL_CONFIG_ADDR,
 8000ff8:	f107 010c 	add.w	r1, r7, #12
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	2201      	movs	r2, #1
 8001000:	2040      	movs	r0, #64	; 0x40
 8001002:	f7ff fbb8 	bl	8000776 <bma4_write_regs>
 8001006:	4603      	mov	r3, r0
 8001008:	73fb      	strb	r3, [r7, #15]
						&accel_config_data[0], 1, dev);
				if (rslt == BMA4_OK) {
 800100a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d10d      	bne.n	800102e <bma4_set_accel_config+0xd6>
					rslt = bma4_write_regs((BMA4_ACCEL_CONFIG_ADDR + 1),
 8001012:	f107 030c 	add.w	r3, r7, #12
 8001016:	1c59      	adds	r1, r3, #1
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	2201      	movs	r2, #1
 800101c:	2041      	movs	r0, #65	; 0x41
 800101e:	f7ff fbaa 	bl	8000776 <bma4_write_regs>
 8001022:	4603      	mov	r3, r0
 8001024:	73fb      	strb	r3, [r7, #15]
		if (rslt == BMA4_OK) {
 8001026:	e002      	b.n	800102e <bma4_set_accel_config+0xd6>
							&accel_config_data[1], 1, dev);
				}
			}
		}
	} else {
		rslt = BMA4_E_NULL_PTR;
 8001028:	23ff      	movs	r3, #255	; 0xff
 800102a:	73fb      	strb	r3, [r7, #15]
 800102c:	e000      	b.n	8001030 <bma4_set_accel_config+0xd8>
		if (rslt == BMA4_OK) {
 800102e:	bf00      	nop
	}

	return rslt;
 8001030:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001034:	4618      	mov	r0, r3
 8001036:	3710      	adds	r7, #16
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <validate_bandwidth_perfmode>:

/*!
 *  @brief This API validates the bandwidth and perf_mode
 *  value set by the user.
 */
static int8_t validate_bandwidth_perfmode(uint8_t bandwidth, uint8_t perf_mode) {
 800103c:	b480      	push	{r7}
 800103e:	b085      	sub	sp, #20
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	460a      	mov	r2, r1
 8001046:	71fb      	strb	r3, [r7, #7]
 8001048:	4613      	mov	r3, r2
 800104a:	71bb      	strb	r3, [r7, #6]
	int8_t rslt = BMA4_OK;
 800104c:	2300      	movs	r3, #0
 800104e:	73fb      	strb	r3, [r7, #15]

	if (perf_mode == BMA4_CONTINUOUS_MODE) {
 8001050:	79bb      	ldrb	r3, [r7, #6]
 8001052:	2b01      	cmp	r3, #1
 8001054:	d105      	bne.n	8001062 <validate_bandwidth_perfmode+0x26>
		if (bandwidth > BMA4_ACCEL_NORMAL_AVG4) {
 8001056:	79fb      	ldrb	r3, [r7, #7]
 8001058:	2b02      	cmp	r3, #2
 800105a:	d90d      	bls.n	8001078 <validate_bandwidth_perfmode+0x3c>
			/* Invalid bandwidth error for continuous mode */
			rslt = BMA4_E_OUT_OF_RANGE;
 800105c:	23f8      	movs	r3, #248	; 0xf8
 800105e:	73fb      	strb	r3, [r7, #15]
 8001060:	e00a      	b.n	8001078 <validate_bandwidth_perfmode+0x3c>
		}
	} else if (perf_mode == BMA4_CIC_AVG_MODE) {
 8001062:	79bb      	ldrb	r3, [r7, #6]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d105      	bne.n	8001074 <validate_bandwidth_perfmode+0x38>
		if (bandwidth > BMA4_ACCEL_RES_AVG128) {
 8001068:	79fb      	ldrb	r3, [r7, #7]
 800106a:	2b07      	cmp	r3, #7
 800106c:	d904      	bls.n	8001078 <validate_bandwidth_perfmode+0x3c>
			/* Invalid bandwidth error for CIC avg. mode */
			rslt = BMA4_E_OUT_OF_RANGE;
 800106e:	23f8      	movs	r3, #248	; 0xf8
 8001070:	73fb      	strb	r3, [r7, #15]
 8001072:	e001      	b.n	8001078 <validate_bandwidth_perfmode+0x3c>
		}
	} else {
		rslt = BMA4_E_OUT_OF_RANGE;
 8001074:	23f8      	movs	r3, #248	; 0xf8
 8001076:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001078:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800107c:	4618      	mov	r0, r3
 800107e:	3714      	adds	r7, #20
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr

08001088 <validate_odr>:

/*!
 *  @brief This API validates the ODR value set by the user.
 */
static int8_t validate_odr(uint8_t odr) {
 8001088:	b480      	push	{r7}
 800108a:	b085      	sub	sp, #20
 800108c:	af00      	add	r7, sp, #0
 800108e:	4603      	mov	r3, r0
 8001090:	71fb      	strb	r3, [r7, #7]
	int8_t rslt = BMA4_OK;
 8001092:	2300      	movs	r3, #0
 8001094:	73fb      	strb	r3, [r7, #15]

	if ((odr < BMA4_OUTPUT_DATA_RATE_0_78HZ)
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d002      	beq.n	80010a2 <validate_odr+0x1a>
			|| (odr > BMA4_OUTPUT_DATA_RATE_1600HZ)) {
 800109c:	79fb      	ldrb	r3, [r7, #7]
 800109e:	2b0c      	cmp	r3, #12
 80010a0:	d901      	bls.n	80010a6 <validate_odr+0x1e>
		/* If odr is not valid return error */
		rslt = BMA4_E_OUT_OF_RANGE;
 80010a2:	23f8      	movs	r3, #248	; 0xf8
 80010a4:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 80010a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80010aa:	4618      	mov	r0, r3
 80010ac:	3714      	adds	r7, #20
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr

080010b6 <bma4_set_advance_power_save>:
/*! @endcond */

/*!
 *  @brief This API sets the advance power save mode in the sensor.
 */
int8_t bma4_set_advance_power_save(uint8_t adv_pwr_save, struct bma4_dev *dev) {
 80010b6:	b580      	push	{r7, lr}
 80010b8:	b084      	sub	sp, #16
 80010ba:	af00      	add	r7, sp, #0
 80010bc:	4603      	mov	r3, r0
 80010be:	6039      	str	r1, [r7, #0]
 80010c0:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t data = 0;
 80010c2:	2300      	movs	r3, #0
 80010c4:	73bb      	strb	r3, [r7, #14]

	//printf("TEST Func bma4_set_advance_power_save \r\n");
	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 80010c6:	6838      	ldr	r0, [r7, #0]
 80010c8:	f000 f99e 	bl	8001408 <null_pointer_check>
 80010cc:	4603      	mov	r3, r0
 80010ce:	73fb      	strb	r3, [r7, #15]

	if (rslt == BMA4_OK) {
 80010d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d123      	bne.n	8001120 <bma4_set_advance_power_save+0x6a>
		rslt = bma4_read_regs(BMA4_POWER_CONF_ADDR, &data, 1, dev);
 80010d8:	f107 010e 	add.w	r1, r7, #14
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	2201      	movs	r2, #1
 80010e0:	207c      	movs	r0, #124	; 0x7c
 80010e2:	f7ff fd48 	bl	8000b76 <bma4_read_regs>
 80010e6:	4603      	mov	r3, r0
 80010e8:	73fb      	strb	r3, [r7, #15]

		if (rslt == BMA4_OK) {
 80010ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d116      	bne.n	8001120 <bma4_set_advance_power_save+0x6a>
			data = BMA4_SET_BITS_POS_0(data, BMA4_ADVANCE_POWER_SAVE,
 80010f2:	7bbb      	ldrb	r3, [r7, #14]
 80010f4:	b25b      	sxtb	r3, r3
 80010f6:	f023 0301 	bic.w	r3, r3, #1
 80010fa:	b25a      	sxtb	r2, r3
 80010fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001100:	f003 0301 	and.w	r3, r3, #1
 8001104:	b25b      	sxtb	r3, r3
 8001106:	4313      	orrs	r3, r2
 8001108:	b25b      	sxtb	r3, r3
 800110a:	b2db      	uxtb	r3, r3
 800110c:	73bb      	strb	r3, [r7, #14]
					adv_pwr_save);
			rslt = bma4_write_regs(BMA4_POWER_CONF_ADDR, &data, 1, dev);
 800110e:	f107 010e 	add.w	r1, r7, #14
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	2201      	movs	r2, #1
 8001116:	207c      	movs	r0, #124	; 0x7c
 8001118:	f7ff fb2d 	bl	8000776 <bma4_write_regs>
 800111c:	4603      	mov	r3, r0
 800111e:	73fb      	strb	r3, [r7, #15]

		}
	}

	return rslt;
 8001120:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001124:	4618      	mov	r0, r3
 8001126:	3710      	adds	r7, #16
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}

0800112c <bma4_get_advance_power_save>:

/*!
 *  @brief This API reads the status of advance power save mode
 *  from the sensor.
 */
int8_t bma4_get_advance_power_save(uint8_t *adv_pwr_save, struct bma4_dev *dev) {
 800112c:	b580      	push	{r7, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
 8001134:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t data = 0;
 8001136:	2300      	movs	r3, #0
 8001138:	73bb      	strb	r3, [r7, #14]

	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 800113a:	6838      	ldr	r0, [r7, #0]
 800113c:	f000 f964 	bl	8001408 <null_pointer_check>
 8001140:	4603      	mov	r3, r0
 8001142:	73fb      	strb	r3, [r7, #15]

	if ((rslt == BMA4_OK) && (adv_pwr_save != NULL)) {
 8001144:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d116      	bne.n	800117a <bma4_get_advance_power_save+0x4e>
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d013      	beq.n	800117a <bma4_get_advance_power_save+0x4e>
		rslt = bma4_read_regs(BMA4_POWER_CONF_ADDR, &data, 1, dev);
 8001152:	f107 010e 	add.w	r1, r7, #14
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	2201      	movs	r2, #1
 800115a:	207c      	movs	r0, #124	; 0x7c
 800115c:	f7ff fd0b 	bl	8000b76 <bma4_read_regs>
 8001160:	4603      	mov	r3, r0
 8001162:	73fb      	strb	r3, [r7, #15]
		if (rslt == BMA4_OK) {
 8001164:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d108      	bne.n	800117e <bma4_get_advance_power_save+0x52>
			*adv_pwr_save = BMA4_GET_BITS_POS_0(data, BMA4_ADVANCE_POWER_SAVE);
 800116c:	7bbb      	ldrb	r3, [r7, #14]
 800116e:	f003 0301 	and.w	r3, r3, #1
 8001172:	b2da      	uxtb	r2, r3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	701a      	strb	r2, [r3, #0]
		if (rslt == BMA4_OK) {
 8001178:	e001      	b.n	800117e <bma4_get_advance_power_save+0x52>
		}
	} else {
		rslt = BMA4_E_NULL_PTR;
 800117a:	23ff      	movs	r3, #255	; 0xff
 800117c:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800117e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001182:	4618      	mov	r0, r3
 8001184:	3710      	adds	r7, #16
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}

0800118a <bma4_set_accel_enable>:
}

/*!
 *  @brief This API enables or disables the Accel in the sensor.
 */
int8_t bma4_set_accel_enable(uint8_t accel_en, struct bma4_dev *dev) {
 800118a:	b580      	push	{r7, lr}
 800118c:	b084      	sub	sp, #16
 800118e:	af00      	add	r7, sp, #0
 8001190:	4603      	mov	r3, r0
 8001192:	6039      	str	r1, [r7, #0]
 8001194:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t data = 0;
 8001196:	2300      	movs	r3, #0
 8001198:	73bb      	strb	r3, [r7, #14]

	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 800119a:	6838      	ldr	r0, [r7, #0]
 800119c:	f000 f934 	bl	8001408 <null_pointer_check>
 80011a0:	4603      	mov	r3, r0
 80011a2:	73fb      	strb	r3, [r7, #15]

	if (rslt == BMA4_OK) {
 80011a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d124      	bne.n	80011f6 <bma4_set_accel_enable+0x6c>
		rslt = bma4_read_regs(BMA4_POWER_CTRL_ADDR, &data, 1, dev);
 80011ac:	f107 010e 	add.w	r1, r7, #14
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	2201      	movs	r2, #1
 80011b4:	207d      	movs	r0, #125	; 0x7d
 80011b6:	f7ff fcde 	bl	8000b76 <bma4_read_regs>
 80011ba:	4603      	mov	r3, r0
 80011bc:	73fb      	strb	r3, [r7, #15]
		if (rslt == BMA4_OK) {
 80011be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d117      	bne.n	80011f6 <bma4_set_accel_enable+0x6c>
			data = BMA4_SET_BITSLICE(data, BMA4_ACCEL_ENABLE, accel_en);
 80011c6:	7bbb      	ldrb	r3, [r7, #14]
 80011c8:	b25b      	sxtb	r3, r3
 80011ca:	f023 0304 	bic.w	r3, r3, #4
 80011ce:	b25a      	sxtb	r2, r3
 80011d0:	79fb      	ldrb	r3, [r7, #7]
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	b25b      	sxtb	r3, r3
 80011d6:	f003 0304 	and.w	r3, r3, #4
 80011da:	b25b      	sxtb	r3, r3
 80011dc:	4313      	orrs	r3, r2
 80011de:	b25b      	sxtb	r3, r3
 80011e0:	b2db      	uxtb	r3, r3
 80011e2:	73bb      	strb	r3, [r7, #14]
			rslt = bma4_write_regs(BMA4_POWER_CTRL_ADDR, &data, 1, dev);
 80011e4:	f107 010e 	add.w	r1, r7, #14
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	2201      	movs	r2, #1
 80011ec:	207d      	movs	r0, #125	; 0x7d
 80011ee:	f7ff fac2 	bl	8000776 <bma4_write_regs>
 80011f2:	4603      	mov	r3, r0
 80011f4:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 80011f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	3710      	adds	r7, #16
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
	...

08001204 <bma4_map_interrupt>:
/*!
 *  @brief API sets the interrupt to either interrupt1 or
 *  interrupt2 pin in the sensor.
 */
int8_t bma4_map_interrupt(uint8_t int_line, uint16_t int_map, uint8_t enable,
		struct bma4_dev *dev) {
 8001204:	b580      	push	{r7, lr}
 8001206:	b084      	sub	sp, #16
 8001208:	af00      	add	r7, sp, #0
 800120a:	603b      	str	r3, [r7, #0]
 800120c:	4603      	mov	r3, r0
 800120e:	71fb      	strb	r3, [r7, #7]
 8001210:	460b      	mov	r3, r1
 8001212:	80bb      	strh	r3, [r7, #4]
 8001214:	4613      	mov	r3, r2
 8001216:	71bb      	strb	r3, [r7, #6]
	int8_t rslt;
	uint8_t data[3] = { 0, 0, 0 };
 8001218:	2300      	movs	r3, #0
 800121a:	733b      	strb	r3, [r7, #12]
 800121c:	2300      	movs	r3, #0
 800121e:	737b      	strb	r3, [r7, #13]
 8001220:	2300      	movs	r3, #0
 8001222:	73bb      	strb	r3, [r7, #14]
	uint8_t index[2] = { BMA4_INT_MAP_1_ADDR, BMA4_INT_MAP_2_ADDR };
 8001224:	4b36      	ldr	r3, [pc, #216]	; (8001300 <bma4_map_interrupt+0xfc>)
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	813b      	strh	r3, [r7, #8]

	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 800122a:	6838      	ldr	r0, [r7, #0]
 800122c:	f000 f8ec 	bl	8001408 <null_pointer_check>
 8001230:	4603      	mov	r3, r0
 8001232:	73fb      	strb	r3, [r7, #15]

	if (rslt == BMA4_OK) {
 8001234:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d15b      	bne.n	80012f4 <bma4_map_interrupt+0xf0>
		rslt = bma4_read_regs(BMA4_INT_MAP_1_ADDR, data, 3, dev);
 800123c:	f107 010c 	add.w	r1, r7, #12
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	2203      	movs	r2, #3
 8001244:	2056      	movs	r0, #86	; 0x56
 8001246:	f7ff fc96 	bl	8000b76 <bma4_read_regs>
 800124a:	4603      	mov	r3, r0
 800124c:	73fb      	strb	r3, [r7, #15]
		if (rslt == BMA4_OK) {
 800124e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d14e      	bne.n	80012f4 <bma4_map_interrupt+0xf0>
			if (enable == TRUE) {
 8001256:	79bb      	ldrb	r3, [r7, #6]
 8001258:	2b01      	cmp	r3, #1
 800125a:	d10d      	bne.n	8001278 <bma4_map_interrupt+0x74>
				/* Feature interrupt mapping */
				data[int_line] = (uint8_t) (int_map & (0x00FF));
 800125c:	79fb      	ldrb	r3, [r7, #7]
 800125e:	88ba      	ldrh	r2, [r7, #4]
 8001260:	b2d2      	uxtb	r2, r2
 8001262:	f107 0110 	add.w	r1, r7, #16
 8001266:	440b      	add	r3, r1
 8001268:	f803 2c04 	strb.w	r2, [r3, #-4]

				/* Hardware interrupt mapping */
				data[2] = (uint8_t) ((int_map & (0xFF00)) >> 8);
 800126c:	88bb      	ldrh	r3, [r7, #4]
 800126e:	0a1b      	lsrs	r3, r3, #8
 8001270:	b29b      	uxth	r3, r3
 8001272:	b2db      	uxtb	r3, r3
 8001274:	73bb      	strb	r3, [r7, #14]
 8001276:	e01f      	b.n	80012b8 <bma4_map_interrupt+0xb4>
			} else {
				/* Feature interrupt un-mapping */
				data[int_line] &= (~(uint8_t) (int_map & (0x00FF)));
 8001278:	79fb      	ldrb	r3, [r7, #7]
 800127a:	f107 0210 	add.w	r2, r7, #16
 800127e:	4413      	add	r3, r2
 8001280:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8001284:	b25a      	sxtb	r2, r3
 8001286:	88bb      	ldrh	r3, [r7, #4]
 8001288:	b25b      	sxtb	r3, r3
 800128a:	43db      	mvns	r3, r3
 800128c:	b25b      	sxtb	r3, r3
 800128e:	4013      	ands	r3, r2
 8001290:	b25a      	sxtb	r2, r3
 8001292:	79fb      	ldrb	r3, [r7, #7]
 8001294:	b2d2      	uxtb	r2, r2
 8001296:	f107 0110 	add.w	r1, r7, #16
 800129a:	440b      	add	r3, r1
 800129c:	f803 2c04 	strb.w	r2, [r3, #-4]

				/* Hardware interrupt un-mapping */
				data[2] &= (~(uint8_t) ((int_map & (0xFF00)) >> 8));
 80012a0:	7bbb      	ldrb	r3, [r7, #14]
 80012a2:	b25a      	sxtb	r2, r3
 80012a4:	88bb      	ldrh	r3, [r7, #4]
 80012a6:	0a1b      	lsrs	r3, r3, #8
 80012a8:	b29b      	uxth	r3, r3
 80012aa:	b25b      	sxtb	r3, r3
 80012ac:	43db      	mvns	r3, r3
 80012ae:	b25b      	sxtb	r3, r3
 80012b0:	4013      	ands	r3, r2
 80012b2:	b25b      	sxtb	r3, r3
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	73bb      	strb	r3, [r7, #14]
			}

			rslt = bma4_write_regs(index[int_line], &data[int_line], 1, dev);
 80012b8:	79fb      	ldrb	r3, [r7, #7]
 80012ba:	f107 0210 	add.w	r2, r7, #16
 80012be:	4413      	add	r3, r2
 80012c0:	f813 0c08 	ldrb.w	r0, [r3, #-8]
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	f107 020c 	add.w	r2, r7, #12
 80012ca:	18d1      	adds	r1, r2, r3
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	2201      	movs	r2, #1
 80012d0:	f7ff fa51 	bl	8000776 <bma4_write_regs>
 80012d4:	4603      	mov	r3, r0
 80012d6:	73fb      	strb	r3, [r7, #15]
			if (rslt == BMA4_OK) {
 80012d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d109      	bne.n	80012f4 <bma4_map_interrupt+0xf0>
				rslt = bma4_write_regs(BMA4_INT_MAP_DATA_ADDR, &data[2], 1,
 80012e0:	f107 030c 	add.w	r3, r7, #12
 80012e4:	1c99      	adds	r1, r3, #2
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	2201      	movs	r2, #1
 80012ea:	2058      	movs	r0, #88	; 0x58
 80012ec:	f7ff fa43 	bl	8000776 <bma4_write_regs>
 80012f0:	4603      	mov	r3, r0
 80012f2:	73fb      	strb	r3, [r7, #15]
						dev);
			}
		}
	}

	return rslt;
 80012f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3710      	adds	r7, #16
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	0801eea8 	.word	0x0801eea8

08001304 <bma4_read_int_status>:
}

/*!
 *  @brief This API reads the Feature and Hardware interrupt status from the sensor.
 */
int8_t bma4_read_int_status(uint16_t *int_status, struct bma4_dev *dev) {
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t data[2] = { 0 };
 800130e:	2300      	movs	r3, #0
 8001310:	81bb      	strh	r3, [r7, #12]

	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 8001312:	6838      	ldr	r0, [r7, #0]
 8001314:	f000 f878 	bl	8001408 <null_pointer_check>
 8001318:	4603      	mov	r3, r0
 800131a:	73fb      	strb	r3, [r7, #15]

	if ((rslt == BMA4_OK) && (int_status != NULL)) {
 800131c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d118      	bne.n	8001356 <bma4_read_int_status+0x52>
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d015      	beq.n	8001356 <bma4_read_int_status+0x52>
		rslt = bma4_read_regs(BMA4_INT_STAT_0_ADDR, data, 2, dev);
 800132a:	f107 010c 	add.w	r1, r7, #12
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	2202      	movs	r2, #2
 8001332:	201c      	movs	r0, #28
 8001334:	f7ff fc1f 	bl	8000b76 <bma4_read_regs>
 8001338:	4603      	mov	r3, r0
 800133a:	73fb      	strb	r3, [r7, #15]
		if (rslt == BMA4_OK) {
 800133c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d10a      	bne.n	800135a <bma4_read_int_status+0x56>
			*int_status = data[0];
 8001344:	7b3b      	ldrb	r3, [r7, #12]
 8001346:	b29a      	uxth	r2, r3
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	801a      	strh	r2, [r3, #0]
			*((uint8_t*) int_status + 1) = data[1];
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	3301      	adds	r3, #1
 8001350:	7b7a      	ldrb	r2, [r7, #13]
 8001352:	701a      	strb	r2, [r3, #0]
		if (rslt == BMA4_OK) {
 8001354:	e001      	b.n	800135a <bma4_read_int_status+0x56>
		}
	} else {
		rslt = BMA4_E_NULL_PTR;
 8001356:	23ff      	movs	r3, #255	; 0xff
 8001358:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800135a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800135e:	4618      	mov	r0, r3
 8001360:	3710      	adds	r7, #16
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}

08001366 <stream_transfer_write>:
/*!
 *  @brief This API writes the config stream data in memory using burst mode
 *  @note index value should be even number.
 */
static int8_t stream_transfer_write(const uint8_t *stream_data, uint16_t index,
		struct bma4_dev *dev) {
 8001366:	b580      	push	{r7, lr}
 8001368:	b086      	sub	sp, #24
 800136a:	af00      	add	r7, sp, #0
 800136c:	60f8      	str	r0, [r7, #12]
 800136e:	460b      	mov	r3, r1
 8001370:	607a      	str	r2, [r7, #4]
 8001372:	817b      	strh	r3, [r7, #10]
	int8_t rslt;
	uint8_t asic_msb = (uint8_t) ((index / 2) >> 4);
 8001374:	897b      	ldrh	r3, [r7, #10]
 8001376:	085b      	lsrs	r3, r3, #1
 8001378:	b29b      	uxth	r3, r3
 800137a:	091b      	lsrs	r3, r3, #4
 800137c:	b29b      	uxth	r3, r3
 800137e:	b2db      	uxtb	r3, r3
 8001380:	75bb      	strb	r3, [r7, #22]
	uint8_t asic_lsb = ((index / 2) & 0x0F);
 8001382:	897b      	ldrh	r3, [r7, #10]
 8001384:	085b      	lsrs	r3, r3, #1
 8001386:	b29b      	uxth	r3, r3
 8001388:	b2db      	uxtb	r3, r3
 800138a:	f003 030f 	and.w	r3, r3, #15
 800138e:	b2db      	uxtb	r3, r3
 8001390:	757b      	strb	r3, [r7, #21]

	/* Check the dev structure as NULL */
	rslt = null_pointer_check(dev);
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f000 f838 	bl	8001408 <null_pointer_check>
 8001398:	4603      	mov	r3, r0
 800139a:	75fb      	strb	r3, [r7, #23]

	if ((rslt == BMA4_OK) && (stream_data != NULL)) {
 800139c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d127      	bne.n	80013f4 <stream_transfer_write+0x8e>
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d024      	beq.n	80013f4 <stream_transfer_write+0x8e>
		rslt = bma4_write_regs(BMA4_RESERVED_REG_5B_ADDR, &asic_lsb, 1, dev);
 80013aa:	f107 0115 	add.w	r1, r7, #21
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	2201      	movs	r2, #1
 80013b2:	205b      	movs	r0, #91	; 0x5b
 80013b4:	f7ff f9df 	bl	8000776 <bma4_write_regs>
 80013b8:	4603      	mov	r3, r0
 80013ba:	75fb      	strb	r3, [r7, #23]
		if (rslt == BMA4_OK) {
 80013bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d11a      	bne.n	80013fa <stream_transfer_write+0x94>
			rslt = bma4_write_regs(BMA4_RESERVED_REG_5C_ADDR, &asic_msb, 1,
 80013c4:	f107 0116 	add.w	r1, r7, #22
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2201      	movs	r2, #1
 80013cc:	205c      	movs	r0, #92	; 0x5c
 80013ce:	f7ff f9d2 	bl	8000776 <bma4_write_regs>
 80013d2:	4603      	mov	r3, r0
 80013d4:	75fb      	strb	r3, [r7, #23]
					dev);
			if (rslt == BMA4_OK) {
 80013d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d10d      	bne.n	80013fa <stream_transfer_write+0x94>
				rslt = write_regs(BMA4_FEATURE_CONFIG_ADDR,
						(uint8_t*) stream_data, dev->read_write_len, dev);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	8a9b      	ldrh	r3, [r3, #20]
				rslt = write_regs(BMA4_FEATURE_CONFIG_ADDR,
 80013e2:	461a      	mov	r2, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	68f9      	ldr	r1, [r7, #12]
 80013e8:	205e      	movs	r0, #94	; 0x5e
 80013ea:	f7ff faa7 	bl	800093c <write_regs>
 80013ee:	4603      	mov	r3, r0
 80013f0:	75fb      	strb	r3, [r7, #23]
		if (rslt == BMA4_OK) {
 80013f2:	e002      	b.n	80013fa <stream_transfer_write+0x94>
			}
		}
	} else {
		rslt = BMA4_E_NULL_PTR;
 80013f4:	23ff      	movs	r3, #255	; 0xff
 80013f6:	75fb      	strb	r3, [r7, #23]
 80013f8:	e000      	b.n	80013fc <stream_transfer_write+0x96>
		if (rslt == BMA4_OK) {
 80013fa:	bf00      	nop
	}

	return rslt;
 80013fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001400:	4618      	mov	r0, r3
 8001402:	3718      	adds	r7, #24
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}

08001408 <null_pointer_check>:
}

/*!
 * @brief This internal API checks null pointer error
 */
static int8_t null_pointer_check(const struct bma4_dev *dev) {
 8001408:	b480      	push	{r7}
 800140a:	b085      	sub	sp, #20
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
	int8_t rslt = BMA4_OK;
 8001410:	2300      	movs	r3, #0
 8001412:	73fb      	strb	r3, [r7, #15]

	if ((dev == NULL) || (dev->bus_read == NULL) || (dev->bus_write == NULL)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d00b      	beq.n	8001432 <null_pointer_check+0x2a>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	6a1b      	ldr	r3, [r3, #32]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d007      	beq.n	8001432 <null_pointer_check+0x2a>
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001426:	2b00      	cmp	r3, #0
 8001428:	d003      	beq.n	8001432 <null_pointer_check+0x2a>
			|| (dev->intf_ptr == NULL)) {
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d102      	bne.n	8001438 <null_pointer_check+0x30>
		rslt = BMA4_E_NULL_PTR;
 8001432:	23ff      	movs	r3, #255	; 0xff
 8001434:	73fb      	strb	r3, [r7, #15]
 8001436:	e001      	b.n	800143c <null_pointer_check+0x34>
	} else {
		rslt = BMA4_OK;
 8001438:	2300      	movs	r3, #0
 800143a:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800143c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001440:	4618      	mov	r0, r3
 8001442:	3714      	adds	r7, #20
 8001444:	46bd      	mov	sp, r7
 8001446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144a:	4770      	bx	lr

0800144c <bma456_init>:
 * @brief This API is the entry point.
 * Call this API before using all other APIs.
 * This API reads the chip-id of the sensor and sets the resolution.
 */
int8_t bma456_init(struct bma4_dev *dev)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b084      	sub	sp, #16
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    rslt = bma4_init(dev);
 8001454:	6878      	ldr	r0, [r7, #4]
 8001456:	f7ff f8cb 	bl	80005f0 <bma4_init>
 800145a:	4603      	mov	r3, r0
 800145c:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMA4_OK)
 800145e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d113      	bne.n	800148e <bma456_init+0x42>
    {
//printf("%x CHIPID\r\n",dev->chip_id);
        if (dev->chip_id == BMA456_CHIP_ID)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	2b16      	cmp	r3, #22
 800146c:	d10d      	bne.n	800148a <bma456_init+0x3e>
        {
            /* Resolution of BMA456 sensor is 16 bit */
            dev->resolution = 16;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2210      	movs	r2, #16
 8001472:	731a      	strb	r2, [r3, #12]
            dev->feature_len = BMA456_FEATURE_SIZE;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2246      	movs	r2, #70	; 0x46
 8001478:	759a      	strb	r2, [r3, #22]
            dev->variant = BMA45X_VARIANT;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2202      	movs	r2, #2
 800147e:	735a      	strb	r2, [r3, #13]
            //printf("config size %d \r\n", sizeof(bma456_config_file));
            dev->config_size = sizeof(bma456_config_file);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
 8001486:	859a      	strh	r2, [r3, #44]	; 0x2c
 8001488:	e001      	b.n	800148e <bma456_init+0x42>
        }
        else
        {
            rslt = BMA4_E_INVALID_SENSOR;
 800148a:	23fc      	movs	r3, #252	; 0xfc
 800148c:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 800148e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001492:	4618      	mov	r0, r3
 8001494:	3710      	adds	r7, #16
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
	...

0800149c <bma456_write_config_file>:
/*!
 * @brief This API is used to upload the configuration file to enable the
 * features of the sensor.
 */
int8_t bma456_write_config_file(struct bma4_dev *dev)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b084      	sub	sp, #16
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
    int8_t rslt = BMA4_OK;
 80014a4:	2300      	movs	r3, #0
 80014a6:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d028      	beq.n	8001500 <bma456_write_config_file+0x64>
    {
        if (dev->chip_id == BMA456_CHIP_ID)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	2b16      	cmp	r3, #22
 80014b4:	d121      	bne.n	80014fa <bma456_write_config_file+0x5e>
        {
            /* Configuration stream read/write length boundary
             * check
             */
            if ((dev->read_write_len >= BMA456_RD_WR_MIN_LEN) && (dev->read_write_len <= BMA456_RD_WR_MAX_LEN))
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	8a9b      	ldrh	r3, [r3, #20]
 80014ba:	2b01      	cmp	r3, #1
 80014bc:	d91a      	bls.n	80014f4 <bma456_write_config_file+0x58>
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	8a9b      	ldrh	r3, [r3, #20]
 80014c2:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80014c6:	d815      	bhi.n	80014f4 <bma456_write_config_file+0x58>
            {

                /* Even or odd check */
                if ((dev->read_write_len % 2) != 0)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	8a9b      	ldrh	r3, [r3, #20]
 80014cc:	f003 0301 	and.w	r3, r3, #1
 80014d0:	b29b      	uxth	r3, r3
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d005      	beq.n	80014e2 <bma456_write_config_file+0x46>
                {
                    dev->read_write_len = dev->read_write_len - 1;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	8a9b      	ldrh	r3, [r3, #20]
 80014da:	3b01      	subs	r3, #1
 80014dc:	b29a      	uxth	r2, r3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	829a      	strh	r2, [r3, #20]
                }

                /* Assign stream data */
                dev->config_file_ptr = bma456_config_file;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	4a0a      	ldr	r2, [pc, #40]	; (8001510 <bma456_write_config_file+0x74>)
 80014e6:	611a      	str	r2, [r3, #16]

                rslt = bma4_write_config_file(dev);
 80014e8:	6878      	ldr	r0, [r7, #4]
 80014ea:	f7ff f8c0 	bl	800066e <bma4_write_config_file>
 80014ee:	4603      	mov	r3, r0
 80014f0:	73fb      	strb	r3, [r7, #15]
 80014f2:	e007      	b.n	8001504 <bma456_write_config_file+0x68>

            }
            else
            {

                rslt = BMA4_E_RD_WR_LENGTH_INVALID;
 80014f4:	23f6      	movs	r3, #246	; 0xf6
 80014f6:	73fb      	strb	r3, [r7, #15]
 80014f8:	e004      	b.n	8001504 <bma456_write_config_file+0x68>
            }
        }
        else
        {
            rslt = BMA4_E_INVALID_SENSOR;
 80014fa:	23fc      	movs	r3, #252	; 0xfc
 80014fc:	73fb      	strb	r3, [r7, #15]
 80014fe:	e001      	b.n	8001504 <bma456_write_config_file+0x68>
        }
    }
    else
    {
        rslt = BMA4_E_NULL_PTR;
 8001500:	23ff      	movs	r3, #255	; 0xff
 8001502:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001504:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001508:	4618      	mov	r0, r3
 800150a:	3710      	adds	r7, #16
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	08022bb0 	.word	0x08022bb0

08001514 <bma456_map_interrupt>:
/*!
 * @brief This API sets/un-sets the user provided interrupt to either interrupt
 * pin1 or pin2 in the sensor.
 */
int8_t bma456_map_interrupt(uint8_t int_line, uint16_t int_map, uint8_t enable, struct bma4_dev *dev)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b084      	sub	sp, #16
 8001518:	af00      	add	r7, sp, #0
 800151a:	603b      	str	r3, [r7, #0]
 800151c:	4603      	mov	r3, r0
 800151e:	71fb      	strb	r3, [r7, #7]
 8001520:	460b      	mov	r3, r1
 8001522:	80bb      	strh	r3, [r7, #4]
 8001524:	4613      	mov	r3, r2
 8001526:	71bb      	strb	r3, [r7, #6]
    int8_t rslt = BMA4_OK;
 8001528:	2300      	movs	r3, #0
 800152a:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d015      	beq.n	800155e <bma456_map_interrupt+0x4a>
    {
        if (dev->chip_id == BMA456_CHIP_ID)
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	2b16      	cmp	r3, #22
 8001538:	d10e      	bne.n	8001558 <bma456_map_interrupt+0x44>
        {
            if (int_line <= 1)
 800153a:	79fb      	ldrb	r3, [r7, #7]
 800153c:	2b01      	cmp	r3, #1
 800153e:	d808      	bhi.n	8001552 <bma456_map_interrupt+0x3e>
            {
                /* Map/Unmap the interrupt */
                rslt = bma4_map_interrupt(int_line, int_map, enable, dev);
 8001540:	79ba      	ldrb	r2, [r7, #6]
 8001542:	88b9      	ldrh	r1, [r7, #4]
 8001544:	79f8      	ldrb	r0, [r7, #7]
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	f7ff fe5c 	bl	8001204 <bma4_map_interrupt>
 800154c:	4603      	mov	r3, r0
 800154e:	73fb      	strb	r3, [r7, #15]
 8001550:	e007      	b.n	8001562 <bma456_map_interrupt+0x4e>
            }
            else
            {
                rslt = BMA4_E_INT_LINE_INVALID;
 8001552:	23f7      	movs	r3, #247	; 0xf7
 8001554:	73fb      	strb	r3, [r7, #15]
 8001556:	e004      	b.n	8001562 <bma456_map_interrupt+0x4e>
            }
        }
        else
        {
            rslt = BMA4_E_INVALID_SENSOR;
 8001558:	23fc      	movs	r3, #252	; 0xfc
 800155a:	73fb      	strb	r3, [r7, #15]
 800155c:	e001      	b.n	8001562 <bma456_map_interrupt+0x4e>
        }
    }
    else
    {
        rslt = BMA4_E_NULL_PTR;
 800155e:	23ff      	movs	r3, #255	; 0xff
 8001560:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001562:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001566:	4618      	mov	r0, r3
 8001568:	3710      	adds	r7, #16
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}

0800156e <bma456_read_int_status>:

/*!
 * @brief This API reads the bma456 interrupt status from the sensor.
 */
int8_t bma456_read_int_status(uint16_t *int_status, struct bma4_dev *dev)
{
 800156e:	b580      	push	{r7, lr}
 8001570:	b084      	sub	sp, #16
 8001572:	af00      	add	r7, sp, #0
 8001574:	6078      	str	r0, [r7, #4]
 8001576:	6039      	str	r1, [r7, #0]
    int8_t rslt = BMA4_OK;
 8001578:	2300      	movs	r3, #0
 800157a:	73fb      	strb	r3, [r7, #15]

    if ((dev != NULL) && (int_status != NULL))
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d010      	beq.n	80015a4 <bma456_read_int_status+0x36>
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d00d      	beq.n	80015a4 <bma456_read_int_status+0x36>
    {
        if (dev->chip_id == BMA456_CHIP_ID)
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	2b16      	cmp	r3, #22
 800158e:	d106      	bne.n	800159e <bma456_read_int_status+0x30>
        {
            /* Read the interrupt status */
            rslt = bma4_read_int_status(int_status, dev);
 8001590:	6839      	ldr	r1, [r7, #0]
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f7ff feb6 	bl	8001304 <bma4_read_int_status>
 8001598:	4603      	mov	r3, r0
 800159a:	73fb      	strb	r3, [r7, #15]
        if (dev->chip_id == BMA456_CHIP_ID)
 800159c:	e004      	b.n	80015a8 <bma456_read_int_status+0x3a>
        }
        else
        {
            rslt = BMA4_E_INVALID_SENSOR;
 800159e:	23fc      	movs	r3, #252	; 0xfc
 80015a0:	73fb      	strb	r3, [r7, #15]
        if (dev->chip_id == BMA456_CHIP_ID)
 80015a2:	e001      	b.n	80015a8 <bma456_read_int_status+0x3a>
        }
    }
    else
    {
        rslt = BMA4_E_NULL_PTR;
 80015a4:	23ff      	movs	r3, #255	; 0xff
 80015a6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80015a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	3710      	adds	r7, #16
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}

080015b4 <user_i2c_init>:
/*!                User interface functions                                   */

/*!
 * @brief Function for initialization of I2C bus.
 */
int8_t user_i2c_init(void) {
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0

	/* Implement I2C bus initialization according to the target machine. */
	return 0;
 80015b8:	2300      	movs	r3, #0
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	46bd      	mov	sp, r7
 80015be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c2:	4770      	bx	lr

080015c4 <user_spi_init>:

/*!
 * @brief Function for initialization of SPI bus.
 */
int8_t user_spi_init(void) {
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0

	/* Implement SPI bus initialization according to the target machine. */
	return 0;
 80015c8:	2300      	movs	r3, #0
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr

080015d4 <user_spi_read>:

/*!
 * @brief Function for reading the sensor's registers through SPI bus.
 */
int8_t user_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length,
		void *intf_ptr) {
 80015d4:	b480      	push	{r7}
 80015d6:	b085      	sub	sp, #20
 80015d8:	af00      	add	r7, sp, #0
 80015da:	60b9      	str	r1, [r7, #8]
 80015dc:	607a      	str	r2, [r7, #4]
 80015de:	603b      	str	r3, [r7, #0]
 80015e0:	4603      	mov	r3, r0
 80015e2:	73fb      	strb	r3, [r7, #15]

	/* Implement the SPI read routine according to the target machine. */
	return 0;
 80015e4:	2300      	movs	r3, #0
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	3714      	adds	r7, #20
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
	...

080015f4 <user_i2c_read>:

/*!
 * @brief Function for reading the sensor's registers through I2C bus.
 */
int8_t user_i2c_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length,
		void *intf_ptr) {
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b088      	sub	sp, #32
 80015f8:	af02      	add	r7, sp, #8
 80015fa:	60b9      	str	r1, [r7, #8]
 80015fc:	607a      	str	r2, [r7, #4]
 80015fe:	603b      	str	r3, [r7, #0]
 8001600:	4603      	mov	r3, r0
 8001602:	73fb      	strb	r3, [r7, #15]
	uint8_t reg_buf[1] = { reg_addr };
 8001604:	7bfb      	ldrb	r3, [r7, #15]
 8001606:	753b      	strb	r3, [r7, #20]
	HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit(&hi2c1, 0x30, reg_buf,
 8001608:	f107 0214 	add.w	r2, r7, #20
 800160c:	f04f 33ff 	mov.w	r3, #4294967295
 8001610:	9300      	str	r3, [sp, #0]
 8001612:	2301      	movs	r3, #1
 8001614:	2130      	movs	r1, #48	; 0x30
 8001616:	480b      	ldr	r0, [pc, #44]	; (8001644 <user_i2c_read+0x50>)
 8001618:	f004 fa6c 	bl	8005af4 <HAL_I2C_Master_Transmit>
 800161c:	4603      	mov	r3, r0
 800161e:	75fb      	strb	r3, [r7, #23]

//	if (ret != HAL_OK) {
//		printf("#################### HAL_TRANSMIT_FAIL @@\r\n");
//	}

	ret = HAL_I2C_Master_Receive(&hi2c1, 0x30, reg_data, length, HAL_MAX_DELAY);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	b29a      	uxth	r2, r3
 8001624:	f04f 33ff 	mov.w	r3, #4294967295
 8001628:	9300      	str	r3, [sp, #0]
 800162a:	4613      	mov	r3, r2
 800162c:	68ba      	ldr	r2, [r7, #8]
 800162e:	2130      	movs	r1, #48	; 0x30
 8001630:	4804      	ldr	r0, [pc, #16]	; (8001644 <user_i2c_read+0x50>)
 8001632:	f004 fb53 	bl	8005cdc <HAL_I2C_Master_Receive>
 8001636:	4603      	mov	r3, r0
 8001638:	75fb      	strb	r3, [r7, #23]

//	if (ret != HAL_OK) {
//		printf("#################### HAL_RECEIVE_FAIL @@\r\n");
//	}
	/* Implement the I2C read routine according to the target machine. */
	return BMA4_INTF_RET_SUCCESS;
 800163a:	2300      	movs	r3, #0
}
 800163c:	4618      	mov	r0, r3
 800163e:	3718      	adds	r7, #24
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	20000acc 	.word	0x20000acc

08001648 <user_spi_write>:

/*!
 * @brief Function for writing the sensor's registers through SPI bus.
 */
int8_t user_spi_write(uint8_t reg_addr, const uint8_t *reg_data,
		uint32_t length, void *intf_ptr) {
 8001648:	b480      	push	{r7}
 800164a:	b085      	sub	sp, #20
 800164c:	af00      	add	r7, sp, #0
 800164e:	60b9      	str	r1, [r7, #8]
 8001650:	607a      	str	r2, [r7, #4]
 8001652:	603b      	str	r3, [r7, #0]
 8001654:	4603      	mov	r3, r0
 8001656:	73fb      	strb	r3, [r7, #15]

	/* Implement the SPI write routine according to the target machine. */
	return 0;
 8001658:	2300      	movs	r3, #0
}
 800165a:	4618      	mov	r0, r3
 800165c:	3714      	adds	r7, #20
 800165e:	46bd      	mov	sp, r7
 8001660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001664:	4770      	bx	lr
	...

08001668 <user_i2c_write>:

/*!
 * @brief Function for writing the sensor's registers through I2C bus.
 */
int8_t user_i2c_write(uint8_t reg_addr, const uint8_t *reg_data,
		uint32_t length, void *intf_ptr) {
 8001668:	b5b0      	push	{r4, r5, r7, lr}
 800166a:	b08a      	sub	sp, #40	; 0x28
 800166c:	af02      	add	r7, sp, #8
 800166e:	60b9      	str	r1, [r7, #8]
 8001670:	607a      	str	r2, [r7, #4]
 8001672:	603b      	str	r3, [r7, #0]
 8001674:	4603      	mov	r3, r0
 8001676:	73fb      	strb	r3, [r7, #15]
 8001678:	466b      	mov	r3, sp
 800167a:	461d      	mov	r5, r3

	uint8_t buffer[length + 1];
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	1c58      	adds	r0, r3, #1
 8001680:	4603      	mov	r3, r0
 8001682:	3b01      	subs	r3, #1
 8001684:	61fb      	str	r3, [r7, #28]
 8001686:	4601      	mov	r1, r0
 8001688:	f04f 0200 	mov.w	r2, #0
 800168c:	f04f 0300 	mov.w	r3, #0
 8001690:	f04f 0400 	mov.w	r4, #0
 8001694:	00d4      	lsls	r4, r2, #3
 8001696:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800169a:	00cb      	lsls	r3, r1, #3
 800169c:	4601      	mov	r1, r0
 800169e:	f04f 0200 	mov.w	r2, #0
 80016a2:	f04f 0300 	mov.w	r3, #0
 80016a6:	f04f 0400 	mov.w	r4, #0
 80016aa:	00d4      	lsls	r4, r2, #3
 80016ac:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80016b0:	00cb      	lsls	r3, r1, #3
 80016b2:	1dc3      	adds	r3, r0, #7
 80016b4:	08db      	lsrs	r3, r3, #3
 80016b6:	00db      	lsls	r3, r3, #3
 80016b8:	ebad 0d03 	sub.w	sp, sp, r3
 80016bc:	ab02      	add	r3, sp, #8
 80016be:	3300      	adds	r3, #0
 80016c0:	61bb      	str	r3, [r7, #24]

	buffer[0] = reg_addr;
 80016c2:	69bb      	ldr	r3, [r7, #24]
 80016c4:	7bfa      	ldrb	r2, [r7, #15]
 80016c6:	701a      	strb	r2, [r3, #0]
	memcpy(&buffer[1], reg_data, length);
 80016c8:	69bb      	ldr	r3, [r7, #24]
 80016ca:	3301      	adds	r3, #1
 80016cc:	687a      	ldr	r2, [r7, #4]
 80016ce:	68b9      	ldr	r1, [r7, #8]
 80016d0:	4618      	mov	r0, r3
 80016d2:	f018 fc20 	bl	8019f16 <memcpy>

	HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit(&hi2c1, 0x30, buffer,
 80016d6:	69ba      	ldr	r2, [r7, #24]
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	b29b      	uxth	r3, r3
 80016dc:	3301      	adds	r3, #1
 80016de:	b299      	uxth	r1, r3
 80016e0:	f04f 33ff 	mov.w	r3, #4294967295
 80016e4:	9300      	str	r3, [sp, #0]
 80016e6:	460b      	mov	r3, r1
 80016e8:	2130      	movs	r1, #48	; 0x30
 80016ea:	4805      	ldr	r0, [pc, #20]	; (8001700 <user_i2c_write+0x98>)
 80016ec:	f004 fa02 	bl	8005af4 <HAL_I2C_Master_Transmit>
 80016f0:	4603      	mov	r3, r0
 80016f2:	75fb      	strb	r3, [r7, #23]
						length+1, HAL_MAX_DELAY);

	return BMA4_INTF_RET_SUCCESS;
 80016f4:	2300      	movs	r3, #0
 80016f6:	46ad      	mov	sp, r5
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	3720      	adds	r7, #32
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bdb0      	pop	{r4, r5, r7, pc}
 8001700:	20000acc 	.word	0x20000acc

08001704 <user_delay>:

/*!
 * @brief This function provides the delay for required time (Microseconds) as per the input provided in some of the
 * APIs.
 */
void user_delay(uint32_t period_us, void *intf_ptr) {
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
 800170c:	6039      	str	r1, [r7, #0]
	/* Implement the delay routine according to the target machine. */
	osDelay(1);
 800170e:	2001      	movs	r0, #1
 8001710:	f008 f8ba 	bl	8009888 <osDelay>
}
 8001714:	bf00      	nop
 8001716:	3708      	adds	r7, #8
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}

0800171c <bma4_interface_selection>:

/*!
 *  @brief Function to select the interface between SPI and I2C.
 */
int8_t bma4_interface_selection(struct bma4_dev *bma) {
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
	int8_t rslt = BMA4_OK;
 8001724:	2300      	movs	r3, #0
 8001726:	73fb      	strb	r3, [r7, #15]

	if (bma != NULL) {
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d02e      	beq.n	800178c <bma4_interface_selection+0x70>
		/* Select the interface for execution
		 * For I2C : BMA4_I2C_INTF
		 * For SPI : BMA4_SPI_INTF
		 */
		bma->intf = BMA4_I2C_INTF;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	2201      	movs	r2, #1
 8001732:	721a      	strb	r2, [r3, #8]

		/* Bus configuration : I2C */
		if (bma->intf == BMA4_I2C_INTF) {
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	7a1b      	ldrb	r3, [r3, #8]
 8001738:	2b01      	cmp	r3, #1
 800173a:	d10b      	bne.n	8001754 <bma4_interface_selection+0x38>
			//printf("I2C Interface \r\n");

			/* To initialize the user I2C function */
			user_i2c_init();
 800173c:	f7ff ff3a 	bl	80015b4 <user_i2c_init>
			dev_addr = 0x30; //BMA4_I2C_ADDR_PRIMARY
 8001740:	4b16      	ldr	r3, [pc, #88]	; (800179c <bma4_interface_selection+0x80>)
 8001742:	2230      	movs	r2, #48	; 0x30
 8001744:	701a      	strb	r2, [r3, #0]
			bma->bus_read = user_i2c_read;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	4a15      	ldr	r2, [pc, #84]	; (80017a0 <bma4_interface_selection+0x84>)
 800174a:	621a      	str	r2, [r3, #32]
			bma->bus_write = user_i2c_write;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	4a15      	ldr	r2, [pc, #84]	; (80017a4 <bma4_interface_selection+0x88>)
 8001750:	625a      	str	r2, [r3, #36]	; 0x24
 8001752:	e011      	b.n	8001778 <bma4_interface_selection+0x5c>
		}

		/* Bus configuration : SPI */
		else if (bma->intf == BMA4_SPI_INTF) {
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	7a1b      	ldrb	r3, [r3, #8]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d10d      	bne.n	8001778 <bma4_interface_selection+0x5c>
			printf("SPI Interface \r\n");
 800175c:	4812      	ldr	r0, [pc, #72]	; (80017a8 <bma4_interface_selection+0x8c>)
 800175e:	f019 fb37 	bl	801add0 <puts>

			/* To initialize the user SPI function */
			user_spi_init();
 8001762:	f7ff ff2f 	bl	80015c4 <user_spi_init>
			dev_addr = 0;
 8001766:	4b0d      	ldr	r3, [pc, #52]	; (800179c <bma4_interface_selection+0x80>)
 8001768:	2200      	movs	r2, #0
 800176a:	701a      	strb	r2, [r3, #0]
			bma->bus_read = user_spi_read;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	4a0f      	ldr	r2, [pc, #60]	; (80017ac <bma4_interface_selection+0x90>)
 8001770:	621a      	str	r2, [r3, #32]
			bma->bus_write = user_spi_write;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4a0e      	ldr	r2, [pc, #56]	; (80017b0 <bma4_interface_selection+0x94>)
 8001776:	625a      	str	r2, [r3, #36]	; 0x24
		}

		/* Assign device address to interface pointer */
		bma->intf_ptr = &dev_addr;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	4a08      	ldr	r2, [pc, #32]	; (800179c <bma4_interface_selection+0x80>)
 800177c:	605a      	str	r2, [r3, #4]

		/* Configure delay in microseconds */
		bma->delay_us = user_delay;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	4a0c      	ldr	r2, [pc, #48]	; (80017b4 <bma4_interface_selection+0x98>)
 8001782:	629a      	str	r2, [r3, #40]	; 0x28

		/* Configure max read/write length (in bytes) ( Supported length depends on target machine) */
		bma->read_write_len = 8;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2208      	movs	r2, #8
 8001788:	829a      	strh	r2, [r3, #20]
 800178a:	e001      	b.n	8001790 <bma4_interface_selection+0x74>
	} else {
		rslt = BMA4_E_NULL_PTR;
 800178c:	23ff      	movs	r3, #255	; 0xff
 800178e:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001790:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 8001794:	4618      	mov	r0, r3
 8001796:	3710      	adds	r7, #16
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	20000210 	.word	0x20000210
 80017a0:	080015f5 	.word	0x080015f5
 80017a4:	08001669 	.word	0x08001669
 80017a8:	0801eeb0 	.word	0x0801eeb0
 80017ac:	080015d5 	.word	0x080015d5
 80017b0:	08001649 	.word	0x08001649
 80017b4:	08001705 	.word	0x08001705

080017b8 <bma4_error_codes_print_result>:

/*!
 *  @brief Prints the execution status of the APIs.
 */
void bma4_error_codes_print_result(const char api_name[], uint16_t rslt) {
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
 80017c0:	460b      	mov	r3, r1
 80017c2:	807b      	strh	r3, [r7, #2]
	if (rslt != BMA4_OK) {
 80017c4:	887b      	ldrh	r3, [r7, #2]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d032      	beq.n	8001830 <bma4_error_codes_print_result+0x78>
		printf("%s\r\n", api_name);
 80017ca:	6879      	ldr	r1, [r7, #4]
 80017cc:	481a      	ldr	r0, [pc, #104]	; (8001838 <bma4_error_codes_print_result+0x80>)
 80017ce:	f019 fa8b 	bl	801ace8 <iprintf>
		if (rslt & BMA4_E_NULL_PTR) {
 80017d2:	887b      	ldrh	r3, [r7, #2]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d005      	beq.n	80017e4 <bma4_error_codes_print_result+0x2c>
			printf("Error [%d] : Null pointer\r\n", rslt);
 80017d8:	887b      	ldrh	r3, [r7, #2]
 80017da:	4619      	mov	r1, r3
 80017dc:	4817      	ldr	r0, [pc, #92]	; (800183c <bma4_error_codes_print_result+0x84>)
 80017de:	f019 fa83 	bl	801ace8 <iprintf>
		} else {
			/* For more error codes refer "*_defs.h" */
			printf("Error [%d] : Unknown error code\r\n", rslt);
		}
	}
}
 80017e2:	e025      	b.n	8001830 <bma4_error_codes_print_result+0x78>
		} else if (rslt & BMA4_E_CONFIG_STREAM_ERROR) {
 80017e4:	887b      	ldrh	r3, [r7, #2]
 80017e6:	f023 0304 	bic.w	r3, r3, #4
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d005      	beq.n	80017fa <bma4_error_codes_print_result+0x42>
			printf("Error [%d] : Invalid configuration stream\r\n", rslt);
 80017ee:	887b      	ldrh	r3, [r7, #2]
 80017f0:	4619      	mov	r1, r3
 80017f2:	4813      	ldr	r0, [pc, #76]	; (8001840 <bma4_error_codes_print_result+0x88>)
 80017f4:	f019 fa78 	bl	801ace8 <iprintf>
}
 80017f8:	e01a      	b.n	8001830 <bma4_error_codes_print_result+0x78>
		} else if (rslt & BMA4_E_SELF_TEST_FAIL) {
 80017fa:	887b      	ldrh	r3, [r7, #2]
 80017fc:	f023 0305 	bic.w	r3, r3, #5
 8001800:	2b00      	cmp	r3, #0
 8001802:	d005      	beq.n	8001810 <bma4_error_codes_print_result+0x58>
			printf("Error [%d] : Self test failed\r\n", rslt);
 8001804:	887b      	ldrh	r3, [r7, #2]
 8001806:	4619      	mov	r1, r3
 8001808:	480e      	ldr	r0, [pc, #56]	; (8001844 <bma4_error_codes_print_result+0x8c>)
 800180a:	f019 fa6d 	bl	801ace8 <iprintf>
}
 800180e:	e00f      	b.n	8001830 <bma4_error_codes_print_result+0x78>
		} else if (rslt & BMA4_E_INVALID_SENSOR) {
 8001810:	887b      	ldrh	r3, [r7, #2]
 8001812:	f023 0303 	bic.w	r3, r3, #3
 8001816:	2b00      	cmp	r3, #0
 8001818:	d005      	beq.n	8001826 <bma4_error_codes_print_result+0x6e>
			printf("Error [%d] : Device not found\r\n", rslt);
 800181a:	887b      	ldrh	r3, [r7, #2]
 800181c:	4619      	mov	r1, r3
 800181e:	480a      	ldr	r0, [pc, #40]	; (8001848 <bma4_error_codes_print_result+0x90>)
 8001820:	f019 fa62 	bl	801ace8 <iprintf>
}
 8001824:	e004      	b.n	8001830 <bma4_error_codes_print_result+0x78>
			printf("Error [%d] : Unknown error code\r\n", rslt);
 8001826:	887b      	ldrh	r3, [r7, #2]
 8001828:	4619      	mov	r1, r3
 800182a:	4808      	ldr	r0, [pc, #32]	; (800184c <bma4_error_codes_print_result+0x94>)
 800182c:	f019 fa5c 	bl	801ace8 <iprintf>
}
 8001830:	bf00      	nop
 8001832:	3708      	adds	r7, #8
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	0801eec0 	.word	0x0801eec0
 800183c:	0801eec8 	.word	0x0801eec8
 8001840:	0801eee4 	.word	0x0801eee4
 8001844:	0801ef10 	.word	0x0801ef10
 8001848:	0801ef30 	.word	0x0801ef30
 800184c:	0801ef50 	.word	0x0801ef50

08001850 <vApplicationStackOverflowHook>:
/* Hook prototypes */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8001850:	b480      	push	{r7}
 8001852:	b083      	sub	sp, #12
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 800185a:	bf00      	nop
 800185c:	370c      	adds	r7, #12
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
	...

08001868 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001868:	b480      	push	{r7}
 800186a:	b085      	sub	sp, #20
 800186c:	af00      	add	r7, sp, #0
 800186e:	60f8      	str	r0, [r7, #12]
 8001870:	60b9      	str	r1, [r7, #8]
 8001872:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	4a07      	ldr	r2, [pc, #28]	; (8001894 <vApplicationGetIdleTaskMemory+0x2c>)
 8001878:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	4a06      	ldr	r2, [pc, #24]	; (8001898 <vApplicationGetIdleTaskMemory+0x30>)
 800187e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001886:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8001888:	bf00      	nop
 800188a:	3714      	adds	r7, #20
 800188c:	46bd      	mov	sp, r7
 800188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001892:	4770      	bx	lr
 8001894:	20000214 	.word	0x20000214
 8001898:	200002c8 	.word	0x200002c8

0800189c <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch) {
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
	uint8_t ch8 = ch;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart3, (uint8_t*) &ch8, 1, HAL_MAX_DELAY);
 80018aa:	f107 010f 	add.w	r1, r7, #15
 80018ae:	f04f 33ff 	mov.w	r3, #4294967295
 80018b2:	2201      	movs	r2, #1
 80018b4:	4803      	ldr	r0, [pc, #12]	; (80018c4 <__io_putchar+0x28>)
 80018b6:	f006 f991 	bl	8007bdc <HAL_UART_Transmit>
	return ch;
 80018ba:	687b      	ldr	r3, [r7, #4]
}
 80018bc:	4618      	mov	r0, r3
 80018be:	3710      	adds	r7, #16
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	200009fc 	.word	0x200009fc

080018c8 <__io_getchar>:

int __io_getchar() {
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
	uint8_t ch8;
	HAL_UART_Receive(&huart3, &ch8, 1, HAL_MAX_DELAY);
 80018ce:	1df9      	adds	r1, r7, #7
 80018d0:	f04f 33ff 	mov.w	r3, #4294967295
 80018d4:	2201      	movs	r2, #1
 80018d6:	4804      	ldr	r0, [pc, #16]	; (80018e8 <__io_getchar+0x20>)
 80018d8:	f006 fa11 	bl	8007cfe <HAL_UART_Receive>
	return 0;
 80018dc:	2300      	movs	r3, #0
}
 80018de:	4618      	mov	r0, r3
 80018e0:	3708      	adds	r7, #8
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	200009fc 	.word	0x200009fc

080018ec <print_ip>:

void print_ip(unsigned int ip, unsigned int netmask, unsigned int gw_ip) {
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b088      	sub	sp, #32
 80018f0:	af02      	add	r7, sp, #8
 80018f2:	60f8      	str	r0, [r7, #12]
 80018f4:	60b9      	str	r1, [r7, #8]
 80018f6:	607a      	str	r2, [r7, #4]
	unsigned char bytes[4];
	bytes[0] = ip & 0xFF;
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	753b      	strb	r3, [r7, #20]
	bytes[1] = (ip >> 8) & 0xFF;
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	0a1b      	lsrs	r3, r3, #8
 8001902:	b2db      	uxtb	r3, r3
 8001904:	757b      	strb	r3, [r7, #21]
	bytes[2] = (ip >> 16) & 0xFF;
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	0c1b      	lsrs	r3, r3, #16
 800190a:	b2db      	uxtb	r3, r3
 800190c:	75bb      	strb	r3, [r7, #22]
	bytes[3] = (ip >> 24) & 0xFF;
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	0e1b      	lsrs	r3, r3, #24
 8001912:	b2db      	uxtb	r3, r3
 8001914:	75fb      	strb	r3, [r7, #23]
	printf("ip %d.%d.%d.%d\r\n", bytes[3], bytes[2], bytes[1], bytes[0]);
 8001916:	7dfb      	ldrb	r3, [r7, #23]
 8001918:	4619      	mov	r1, r3
 800191a:	7dbb      	ldrb	r3, [r7, #22]
 800191c:	461a      	mov	r2, r3
 800191e:	7d7b      	ldrb	r3, [r7, #21]
 8001920:	4618      	mov	r0, r3
 8001922:	7d3b      	ldrb	r3, [r7, #20]
 8001924:	9300      	str	r3, [sp, #0]
 8001926:	4603      	mov	r3, r0
 8001928:	481e      	ldr	r0, [pc, #120]	; (80019a4 <print_ip+0xb8>)
 800192a:	f019 f9dd 	bl	801ace8 <iprintf>

	bytes[0] = netmask & 0xFF;
 800192e:	68bb      	ldr	r3, [r7, #8]
 8001930:	b2db      	uxtb	r3, r3
 8001932:	753b      	strb	r3, [r7, #20]
	bytes[1] = (netmask >> 8) & 0xFF;
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	0a1b      	lsrs	r3, r3, #8
 8001938:	b2db      	uxtb	r3, r3
 800193a:	757b      	strb	r3, [r7, #21]
	bytes[2] = (netmask >> 16) & 0xFF;
 800193c:	68bb      	ldr	r3, [r7, #8]
 800193e:	0c1b      	lsrs	r3, r3, #16
 8001940:	b2db      	uxtb	r3, r3
 8001942:	75bb      	strb	r3, [r7, #22]
	bytes[3] = (netmask >> 24) & 0xFF;
 8001944:	68bb      	ldr	r3, [r7, #8]
 8001946:	0e1b      	lsrs	r3, r3, #24
 8001948:	b2db      	uxtb	r3, r3
 800194a:	75fb      	strb	r3, [r7, #23]
	printf("netmask %d.%d.%d.%d\r\n", bytes[3], bytes[2], bytes[1], bytes[0]);
 800194c:	7dfb      	ldrb	r3, [r7, #23]
 800194e:	4619      	mov	r1, r3
 8001950:	7dbb      	ldrb	r3, [r7, #22]
 8001952:	461a      	mov	r2, r3
 8001954:	7d7b      	ldrb	r3, [r7, #21]
 8001956:	4618      	mov	r0, r3
 8001958:	7d3b      	ldrb	r3, [r7, #20]
 800195a:	9300      	str	r3, [sp, #0]
 800195c:	4603      	mov	r3, r0
 800195e:	4812      	ldr	r0, [pc, #72]	; (80019a8 <print_ip+0xbc>)
 8001960:	f019 f9c2 	bl	801ace8 <iprintf>

	bytes[0] = gw_ip & 0xFF;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	b2db      	uxtb	r3, r3
 8001968:	753b      	strb	r3, [r7, #20]
	bytes[1] = (gw_ip >> 8) & 0xFF;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	0a1b      	lsrs	r3, r3, #8
 800196e:	b2db      	uxtb	r3, r3
 8001970:	757b      	strb	r3, [r7, #21]
	bytes[2] = (gw_ip >> 16) & 0xFF;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	0c1b      	lsrs	r3, r3, #16
 8001976:	b2db      	uxtb	r3, r3
 8001978:	75bb      	strb	r3, [r7, #22]
	bytes[3] = (gw_ip >> 24) & 0xFF;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	0e1b      	lsrs	r3, r3, #24
 800197e:	b2db      	uxtb	r3, r3
 8001980:	75fb      	strb	r3, [r7, #23]
	printf("gw_ip %d.%d.%d.%d\r\n", bytes[3], bytes[2], bytes[1], bytes[0]);
 8001982:	7dfb      	ldrb	r3, [r7, #23]
 8001984:	4619      	mov	r1, r3
 8001986:	7dbb      	ldrb	r3, [r7, #22]
 8001988:	461a      	mov	r2, r3
 800198a:	7d7b      	ldrb	r3, [r7, #21]
 800198c:	4618      	mov	r0, r3
 800198e:	7d3b      	ldrb	r3, [r7, #20]
 8001990:	9300      	str	r3, [sp, #0]
 8001992:	4603      	mov	r3, r0
 8001994:	4805      	ldr	r0, [pc, #20]	; (80019ac <print_ip+0xc0>)
 8001996:	f019 f9a7 	bl	801ace8 <iprintf>
}
 800199a:	bf00      	nop
 800199c:	3718      	adds	r7, #24
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	0801ef74 	.word	0x0801ef74
 80019a8:	0801ef88 	.word	0x0801ef88
 80019ac:	0801efa0 	.word	0x0801efa0

080019b0 <lsb_to_ms2>:

static float lsb_to_ms2(int16_t val, float g_range, uint8_t bit_width) {
 80019b0:	b480      	push	{r7}
 80019b2:	b085      	sub	sp, #20
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	4603      	mov	r3, r0
 80019b8:	ed87 0a00 	vstr	s0, [r7]
 80019bc:	460a      	mov	r2, r1
 80019be:	80fb      	strh	r3, [r7, #6]
 80019c0:	4613      	mov	r3, r2
 80019c2:	717b      	strb	r3, [r7, #5]
	float half_scale = (1 << bit_width) / 2.0f;
 80019c4:	797b      	ldrb	r3, [r7, #5]
 80019c6:	2201      	movs	r2, #1
 80019c8:	fa02 f303 	lsl.w	r3, r2, r3
 80019cc:	ee07 3a90 	vmov	s15, r3
 80019d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019d4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80019d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019dc:	edc7 7a03 	vstr	s15, [r7, #12]
	return ((float) (GRAVITY_EARTH * val * g_range)) / half_scale;
 80019e0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019e4:	ee07 3a90 	vmov	s15, r3
 80019e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019ec:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001a18 <lsb_to_ms2+0x68>
 80019f0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80019f4:	edd7 7a00 	vldr	s15, [r7]
 80019f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a00:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001a04:	eef0 7a66 	vmov.f32	s15, s13
}
 8001a08:	eeb0 0a67 	vmov.f32	s0, s15
 8001a0c:	3714      	adds	r7, #20
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	411ce80a 	.word	0x411ce80a
 8001a1c:	00000000 	.word	0x00000000

08001a20 <collectionTask>:

const float LM75A_DEGREES_RESOLUTION = 0.125;
void collectionTask(void const *argument) {
 8001a20:	b580      	push	{r7, lr}
 8001a22:	ed2d 8b02 	vpush	{d8}
 8001a26:	b08e      	sub	sp, #56	; 0x38
 8001a28:	af02      	add	r7, sp, #8
 8001a2a:	6078      	str	r0, [r7, #4]
	printf("----- StartCollectionTask ------\r\n");
 8001a2c:	485a      	ldr	r0, [pc, #360]	; (8001b98 <collectionTask+0x178>)
 8001a2e:	f019 f9cf 	bl	801add0 <puts>
	uint32_t adc;
	float co_tmp;
	float V;

	//gpio
	uint8_t fext_no = HAL_GPIO_ReadPin(GPIOG, FEXT_NO_Pin); // FEXT EMPTY
 8001a32:	2108      	movs	r1, #8
 8001a34:	4859      	ldr	r0, [pc, #356]	; (8001b9c <collectionTask+0x17c>)
 8001a36:	f003 ff69 	bl	800590c <HAL_GPIO_ReadPin>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t fext_nc = HAL_GPIO_ReadPin(GPIOG, FEXT_NC_Pin); // FEXT NOT CONNECTED
 8001a40:	2110      	movs	r1, #16
 8001a42:	4856      	ldr	r0, [pc, #344]	; (8001b9c <collectionTask+0x17c>)
 8001a44:	f003 ff62 	bl	800590c <HAL_GPIO_ReadPin>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a

	uint8_t fire0 = HAL_GPIO_ReadPin(GPIOD, FIRE0_Pin); // temp up
 8001a4e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a52:	4853      	ldr	r0, [pc, #332]	; (8001ba0 <collectionTask+0x180>)
 8001a54:	f003 ff5a 	bl	800590c <HAL_GPIO_ReadPin>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t fire1 = HAL_GPIO_ReadPin(GPIOD, FIRE1_Pin); // fire up
 8001a5e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a62:	484f      	ldr	r0, [pc, #316]	; (8001ba0 <collectionTask+0x180>)
 8001a64:	f003 ff52 	bl	800590c <HAL_GPIO_ReadPin>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

	fext_stat = fext_no << 1 | fext_nc;
 8001a6e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	b25a      	sxtb	r2, r3
 8001a76:	f997 302a 	ldrsb.w	r3, [r7, #42]	; 0x2a
 8001a7a:	4313      	orrs	r3, r2
 8001a7c:	b25b      	sxtb	r3, r3
 8001a7e:	b2da      	uxtb	r2, r3
 8001a80:	4b48      	ldr	r3, [pc, #288]	; (8001ba4 <collectionTask+0x184>)
 8001a82:	701a      	strb	r2, [r3, #0]
	fire = fire1 << 1 | fire0;
 8001a84:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001a88:	005b      	lsls	r3, r3, #1
 8001a8a:	b25a      	sxtb	r2, r3
 8001a8c:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 8001a90:	4313      	orrs	r3, r2
 8001a92:	b25b      	sxtb	r3, r3
 8001a94:	b2da      	uxtb	r2, r3
 8001a96:	4b44      	ldr	r3, [pc, #272]	; (8001ba8 <collectionTask+0x188>)
 8001a98:	701a      	strb	r2, [r3, #0]
	//i2c
	HAL_StatusTypeDef ret;
	int8_t rslt;

	int16_t refactored_value;
	uint8_t *ptr = (uint8_t*) &refactored_value;
 8001a9a:	f107 0314 	add.w	r3, r7, #20
 8001a9e:	627b      	str	r3, [r7, #36]	; 0x24

	uint8_t send_buf[1] = { 0x00 };
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	743b      	strb	r3, [r7, #16]
	uint8_t i2c_rx_buf[2] = { 0 };
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	81bb      	strh	r3, [r7, #12]

	float real_value;

	while (1) {
		// ---------------------- START ADC ----------------------
		osDelay(1000);
 8001aa8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001aac:	f007 feec 	bl	8009888 <osDelay>
		//printf("========== ADC ==========\r\n");
		//printf("       ADC    V         Value\r\n");


		// co , PC2 , SMOKE_A
		HAL_ADC_Start(&hadc2);
 8001ab0:	483e      	ldr	r0, [pc, #248]	; (8001bac <collectionTask+0x18c>)
 8001ab2:	f002 f8f5 	bl	8003ca0 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 8001ab6:	f04f 31ff 	mov.w	r1, #4294967295
 8001aba:	483c      	ldr	r0, [pc, #240]	; (8001bac <collectionTask+0x18c>)
 8001abc:	f002 f9b0 	bl	8003e20 <HAL_ADC_PollForConversion>
		adc = HAL_ADC_GetValue(&hadc2);
 8001ac0:	483a      	ldr	r0, [pc, #232]	; (8001bac <collectionTask+0x18c>)
 8001ac2:	f002 fa31 	bl	8003f28 <HAL_ADC_GetValue>
 8001ac6:	6238      	str	r0, [r7, #32]
		V = adc * (3.3f / 4096.0f);
 8001ac8:	6a3b      	ldr	r3, [r7, #32]
 8001aca:	ee07 3a90 	vmov	s15, r3
 8001ace:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ad2:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8001bb0 <collectionTask+0x190>
 8001ad6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ada:	edc7 7a07 	vstr	s15, [r7, #28]
		V = V * 5 / 3.3f;
 8001ade:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ae2:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8001ae6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001aea:	eddf 6a32 	vldr	s13, [pc, #200]	; 8001bb4 <collectionTask+0x194>
 8001aee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001af2:	edc7 7a07 	vstr	s15, [r7, #28]

		co_tmp = 113.26042 - (271.01187 * V) + (148.17739 * pow(V, 2)); // * 5/3.3
 8001af6:	edd7 7a07 	vldr	s15, [r7, #28]
 8001afa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001afe:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8001b80 <collectionTask+0x160>
 8001b02:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001b06:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8001b88 <collectionTask+0x168>
 8001b0a:	ee36 8b47 	vsub.f64	d8, d6, d7
 8001b0e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b12:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001b16:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001b1a:	eeb0 0b47 	vmov.f64	d0, d7
 8001b1e:	f01c fb77 	bl	801e210 <pow>
 8001b22:	eeb0 6b40 	vmov.f64	d6, d0
 8001b26:	ed9f 7b1a 	vldr	d7, [pc, #104]	; 8001b90 <collectionTask+0x170>
 8001b2a:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001b2e:	ee38 7b07 	vadd.f64	d7, d8, d7
 8001b32:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001b36:	edc7 7a06 	vstr	s15, [r7, #24]

		if (V > 1.0 && co_tmp > 0) {
 8001b3a:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b3e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001b42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b4a:	dd3b      	ble.n	8001bc4 <collectionTask+0x1a4>
 8001b4c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001b50:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b58:	dd34      	ble.n	8001bc4 <collectionTask+0x1a4>
			if (co_tmp > 1000) {
 8001b5a:	edd7 7a06 	vldr	s15, [r7, #24]
 8001b5e:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8001bb8 <collectionTask+0x198>
 8001b62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b6a:	dd03      	ble.n	8001b74 <collectionTask+0x154>
				co = 1000;
 8001b6c:	4b13      	ldr	r3, [pc, #76]	; (8001bbc <collectionTask+0x19c>)
 8001b6e:	4a14      	ldr	r2, [pc, #80]	; (8001bc0 <collectionTask+0x1a0>)
 8001b70:	601a      	str	r2, [r3, #0]
			if (co_tmp > 1000) {
 8001b72:	e02b      	b.n	8001bcc <collectionTask+0x1ac>
			} else {
				co = co_tmp;
 8001b74:	4a11      	ldr	r2, [pc, #68]	; (8001bbc <collectionTask+0x19c>)
 8001b76:	69bb      	ldr	r3, [r7, #24]
 8001b78:	6013      	str	r3, [r2, #0]
			if (co_tmp > 1000) {
 8001b7a:	e027      	b.n	8001bcc <collectionTask+0x1ac>
 8001b7c:	f3af 8000 	nop.w
 8001b80:	9e98dcdb 	.word	0x9e98dcdb
 8001b84:	4070f030 	.word	0x4070f030
 8001b88:	b8a5ce5b 	.word	0xb8a5ce5b
 8001b8c:	405c50aa 	.word	0x405c50aa
 8001b90:	2dcb1466 	.word	0x2dcb1466
 8001b94:	406285ad 	.word	0x406285ad
 8001b98:	0801efb4 	.word	0x0801efb4
 8001b9c:	40021800 	.word	0x40021800
 8001ba0:	40020c00 	.word	0x40020c00
 8001ba4:	20000a7c 	.word	0x20000a7c
 8001ba8:	20001390 	.word	0x20001390
 8001bac:	20000a80 	.word	0x20000a80
 8001bb0:	3a533333 	.word	0x3a533333
 8001bb4:	40533333 	.word	0x40533333
 8001bb8:	447a0000 	.word	0x447a0000
 8001bbc:	20001174 	.word	0x20001174
 8001bc0:	447a0000 	.word	0x447a0000
			}
		} else {
			co = 0;
 8001bc4:	4bd4      	ldr	r3, [pc, #848]	; (8001f18 <collectionTask+0x4f8>)
 8001bc6:	f04f 0200 	mov.w	r2, #0
 8001bca:	601a      	str	r2, [r3, #0]
		}

		//printf("CO  : %d , %f, %f PPM\r\n", adc, V, co);

		// voc , PF4 , VOC_A
		HAL_ADC_Start(&hadc3);
 8001bcc:	48d3      	ldr	r0, [pc, #844]	; (8001f1c <collectionTask+0x4fc>)
 8001bce:	f002 f867 	bl	8003ca0 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc3, HAL_MAX_DELAY);
 8001bd2:	f04f 31ff 	mov.w	r1, #4294967295
 8001bd6:	48d1      	ldr	r0, [pc, #836]	; (8001f1c <collectionTask+0x4fc>)
 8001bd8:	f002 f922 	bl	8003e20 <HAL_ADC_PollForConversion>
		adc = HAL_ADC_GetValue(&hadc3);
 8001bdc:	48cf      	ldr	r0, [pc, #828]	; (8001f1c <collectionTask+0x4fc>)
 8001bde:	f002 f9a3 	bl	8003f28 <HAL_ADC_GetValue>
 8001be2:	6238      	str	r0, [r7, #32]
		V = adc * (3.3f / 4096.0f);
 8001be4:	6a3b      	ldr	r3, [r7, #32]
 8001be6:	ee07 3a90 	vmov	s15, r3
 8001bea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001bee:	ed9f 7acc 	vldr	s14, [pc, #816]	; 8001f20 <collectionTask+0x500>
 8001bf2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bf6:	edc7 7a07 	vstr	s15, [r7, #28]
		V = V * 5 / 3.3;
 8001bfa:	edd7 7a07 	vldr	s15, [r7, #28]
 8001bfe:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8001c02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c06:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001c0a:	ed9f 5bb5 	vldr	d5, [pc, #724]	; 8001ee0 <collectionTask+0x4c0>
 8001c0e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001c12:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001c16:	edc7 7a07 	vstr	s15, [r7, #28]

		toluene = pow(10, (-5.237f) + 4.848f * (V) + (-0.857f) * pow(V, 2));
 8001c1a:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c1e:	ed9f 7ac1 	vldr	s14, [pc, #772]	; 8001f24 <collectionTask+0x504>
 8001c22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c26:	ed9f 7ac0 	vldr	s14, [pc, #768]	; 8001f28 <collectionTask+0x508>
 8001c2a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001c2e:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8001c32:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c36:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001c3a:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001c3e:	eeb0 0b47 	vmov.f64	d0, d7
 8001c42:	f01c fae5 	bl	801e210 <pow>
 8001c46:	eeb0 6b40 	vmov.f64	d6, d0
 8001c4a:	ed9f 7ba7 	vldr	d7, [pc, #668]	; 8001ee8 <collectionTask+0x4c8>
 8001c4e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001c52:	ee38 7b07 	vadd.f64	d7, d8, d7
 8001c56:	eeb0 1b47 	vmov.f64	d1, d7
 8001c5a:	eeb2 0b04 	vmov.f64	d0, #36	; 0x41200000  10.0
 8001c5e:	f01c fad7 	bl	801e210 <pow>
 8001c62:	eeb0 7b40 	vmov.f64	d7, d0
 8001c66:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001c6a:	4bb0      	ldr	r3, [pc, #704]	; (8001f2c <collectionTask+0x50c>)
 8001c6c:	edc3 7a00 	vstr	s15, [r3]
		formaldehyde = pow(10,
				(-5.905f) + 6.996f * (V) + (-1.327f) * pow(V, 2));
 8001c70:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c74:	ed9f 7aae 	vldr	s14, [pc, #696]	; 8001f30 <collectionTask+0x510>
 8001c78:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c7c:	ed9f 7aad 	vldr	s14, [pc, #692]	; 8001f34 <collectionTask+0x514>
 8001c80:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001c84:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8001c88:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c8c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001c90:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001c94:	eeb0 0b47 	vmov.f64	d0, d7
 8001c98:	f01c faba 	bl	801e210 <pow>
 8001c9c:	eeb0 6b40 	vmov.f64	d6, d0
 8001ca0:	ed9f 7b93 	vldr	d7, [pc, #588]	; 8001ef0 <collectionTask+0x4d0>
 8001ca4:	ee26 7b07 	vmul.f64	d7, d6, d7
		formaldehyde = pow(10,
 8001ca8:	ee38 7b07 	vadd.f64	d7, d8, d7
 8001cac:	eeb0 1b47 	vmov.f64	d1, d7
 8001cb0:	eeb2 0b04 	vmov.f64	d0, #36	; 0x41200000  10.0
 8001cb4:	f01c faac 	bl	801e210 <pow>
 8001cb8:	eeb0 7b40 	vmov.f64	d7, d0
 8001cbc:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001cc0:	4b9d      	ldr	r3, [pc, #628]	; (8001f38 <collectionTask+0x518>)
 8001cc2:	edc3 7a00 	vstr	s15, [r3]
		benzene = pow(10, (-11.207f) + 14.718f * (V) + (-3.829f) * pow(V, 2));
 8001cc6:	edd7 7a07 	vldr	s15, [r7, #28]
 8001cca:	ed9f 7a9c 	vldr	s14, [pc, #624]	; 8001f3c <collectionTask+0x51c>
 8001cce:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cd2:	ed9f 7a9b 	vldr	s14, [pc, #620]	; 8001f40 <collectionTask+0x520>
 8001cd6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001cda:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8001cde:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ce2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001ce6:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8001cea:	eeb0 0b47 	vmov.f64	d0, d7
 8001cee:	f01c fa8f 	bl	801e210 <pow>
 8001cf2:	eeb0 6b40 	vmov.f64	d6, d0
 8001cf6:	ed9f 7b80 	vldr	d7, [pc, #512]	; 8001ef8 <collectionTask+0x4d8>
 8001cfa:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001cfe:	ee38 7b07 	vadd.f64	d7, d8, d7
 8001d02:	eeb0 1b47 	vmov.f64	d1, d7
 8001d06:	eeb2 0b04 	vmov.f64	d0, #36	; 0x41200000  10.0
 8001d0a:	f01c fa81 	bl	801e210 <pow>
 8001d0e:	eeb0 7b40 	vmov.f64	d7, d0
 8001d12:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001d16:	4b8b      	ldr	r3, [pc, #556]	; (8001f44 <collectionTask+0x524>)
 8001d18:	edc3 7a00 	vstr	s15, [r3]

		if (V > 2.62) {
 8001d1c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001d20:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001d24:	ed9f 6b76 	vldr	d6, [pc, #472]	; 8001f00 <collectionTask+0x4e0>
 8001d28:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001d2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d30:	dd02      	ble.n	8001d38 <collectionTask+0x318>
			toluene = 750;
 8001d32:	4b7e      	ldr	r3, [pc, #504]	; (8001f2c <collectionTask+0x50c>)
 8001d34:	4a84      	ldr	r2, [pc, #528]	; (8001f48 <collectionTask+0x528>)
 8001d36:	601a      	str	r2, [r3, #0]
		}

		if (V > 2.08) {
 8001d38:	edd7 7a07 	vldr	s15, [r7, #28]
 8001d3c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001d40:	ed9f 6b71 	vldr	d6, [pc, #452]	; 8001f08 <collectionTask+0x4e8>
 8001d44:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001d48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d4c:	dd02      	ble.n	8001d54 <collectionTask+0x334>
			formaldehyde = 750;
 8001d4e:	4b7a      	ldr	r3, [pc, #488]	; (8001f38 <collectionTask+0x518>)
 8001d50:	4a7d      	ldr	r2, [pc, #500]	; (8001f48 <collectionTask+0x528>)
 8001d52:	601a      	str	r2, [r3, #0]
		}

		if (V > 1.39) {
 8001d54:	edd7 7a07 	vldr	s15, [r7, #28]
 8001d58:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001d5c:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 8001f10 <collectionTask+0x4f0>
 8001d60:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001d64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d68:	dd02      	ble.n	8001d70 <collectionTask+0x350>
			benzene = 70;
 8001d6a:	4b76      	ldr	r3, [pc, #472]	; (8001f44 <collectionTask+0x524>)
 8001d6c:	4a77      	ldr	r2, [pc, #476]	; (8001f4c <collectionTask+0x52c>)
 8001d6e:	601a      	str	r2, [r3, #0]
		//printf("VOCS  : %d , %fV\r\n", adc, V);
		//printf("TOL  : %d , %f, %fppm \r\n", adc, toluene);
		//printf("FOR  : %d , %f, %fppm \r\n", adc, V, formaldehyde);
		//printf("BEZ  : %d , %f, %fppm \r\n", adc, V, benzene);

		vocs = formaldehyde;
 8001d70:	4b71      	ldr	r3, [pc, #452]	; (8001f38 <collectionTask+0x518>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a76      	ldr	r2, [pc, #472]	; (8001f50 <collectionTask+0x530>)
 8001d76:	6013      	str	r3, [r2, #0]
		// ---------------------- END ADC ----------------------

		// ---------------------- START I2C ----------------------
		//printf("========== I2C ==========\r\n");

		ret = HAL_I2C_Master_Transmit(&hi2c1, 0x90, send_buf, 1, HAL_MAX_DELAY);
 8001d78:	f107 0210 	add.w	r2, r7, #16
 8001d7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d80:	9300      	str	r3, [sp, #0]
 8001d82:	2301      	movs	r3, #1
 8001d84:	2190      	movs	r1, #144	; 0x90
 8001d86:	4873      	ldr	r0, [pc, #460]	; (8001f54 <collectionTask+0x534>)
 8001d88:	f003 feb4 	bl	8005af4 <HAL_I2C_Master_Transmit>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	75fb      	strb	r3, [r7, #23]
		if (ret != HAL_OK) {
 8001d90:	7dfb      	ldrb	r3, [r7, #23]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d003      	beq.n	8001d9e <collectionTask+0x37e>
			printf("LM75AD i2s send error\r\n");
 8001d96:	4870      	ldr	r0, [pc, #448]	; (8001f58 <collectionTask+0x538>)
 8001d98:	f019 f81a 	bl	801add0 <puts>
 8001d9c:	e050      	b.n	8001e40 <collectionTask+0x420>
		} else {
			ret = HAL_I2C_Master_Receive(&hi2c1, 0x90, i2c_rx_buf, 2,
 8001d9e:	f107 020c 	add.w	r2, r7, #12
 8001da2:	f04f 33ff 	mov.w	r3, #4294967295
 8001da6:	9300      	str	r3, [sp, #0]
 8001da8:	2302      	movs	r3, #2
 8001daa:	2190      	movs	r1, #144	; 0x90
 8001dac:	4869      	ldr	r0, [pc, #420]	; (8001f54 <collectionTask+0x534>)
 8001dae:	f003 ff95 	bl	8005cdc <HAL_I2C_Master_Receive>
 8001db2:	4603      	mov	r3, r0
 8001db4:	75fb      	strb	r3, [r7, #23]
			HAL_MAX_DELAY);

			if (ret != HAL_OK) {
 8001db6:	7dfb      	ldrb	r3, [r7, #23]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d003      	beq.n	8001dc4 <collectionTask+0x3a4>
				printf("LM75AD i2s receive error\r\n");
 8001dbc:	4867      	ldr	r0, [pc, #412]	; (8001f5c <collectionTask+0x53c>)
 8001dbe:	f019 f807 	bl	801add0 <puts>
 8001dc2:	e03d      	b.n	8001e40 <collectionTask+0x420>
			} else {

				// Swap bytes
				*ptr = *((uint8_t*) &i2c_rx_buf + 1);
 8001dc4:	7b7a      	ldrb	r2, [r7, #13]
 8001dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc8:	701a      	strb	r2, [r3, #0]
				*(ptr + 1) = *(uint8_t*) &i2c_rx_buf;
 8001dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dcc:	3301      	adds	r3, #1
 8001dce:	7b3a      	ldrb	r2, [r7, #12]
 8001dd0:	701a      	strb	r2, [r3, #0]

				// Shift data (left-aligned)
				refactored_value >>= 5;
 8001dd2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001dd6:	115b      	asrs	r3, r3, #5
 8001dd8:	b21b      	sxth	r3, r3
 8001dda:	82bb      	strh	r3, [r7, #20]

				if (refactored_value & 0x0400) {
 8001ddc:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001de0:	b29b      	uxth	r3, r3
 8001de2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d01b      	beq.n	8001e22 <collectionTask+0x402>
					// When sign bit is set, set upper unused bits, then 2's complement
					refactored_value |= 0xf800;
 8001dea:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001dee:	4b5c      	ldr	r3, [pc, #368]	; (8001f60 <collectionTask+0x540>)
 8001df0:	4313      	orrs	r3, r2
 8001df2:	b21b      	sxth	r3, r3
 8001df4:	82bb      	strh	r3, [r7, #20]
					refactored_value = ~refactored_value + 1;
 8001df6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001dfa:	b29b      	uxth	r3, r3
 8001dfc:	425b      	negs	r3, r3
 8001dfe:	b29b      	uxth	r3, r3
 8001e00:	b21b      	sxth	r3, r3
 8001e02:	82bb      	strh	r3, [r7, #20]
					real_value = (float) refactored_value * (-1)
 8001e04:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001e08:	ee07 3a90 	vmov	s15, r3
 8001e0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e10:	eef1 7a67 	vneg.f32	s15, s15
							* LM75A_DEGREES_RESOLUTION;
 8001e14:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
					real_value = (float) refactored_value * (-1)
 8001e18:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e1c:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
 8001e20:	e00b      	b.n	8001e3a <collectionTask+0x41a>
				} else {
					real_value = (float) refactored_value
 8001e22:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001e26:	ee07 3a90 	vmov	s15, r3
 8001e2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
							* LM75A_DEGREES_RESOLUTION;
 8001e2e:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
					real_value = (float) refactored_value
 8001e32:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e36:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
				}

				temp = real_value;
 8001e3a:	4a4a      	ldr	r2, [pc, #296]	; (8001f64 <collectionTask+0x544>)
 8001e3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e3e:	6013      	str	r3, [r2, #0]
		//printf("========== GPIO ==========\r\n");

		// get Fire extinguisher status
		// 0 ->1 : GAS EMPTY , 1 -> 0 : WORKING or NOT CONNECT

		fext_no = HAL_GPIO_ReadPin(GPIOG, FEXT_NO_Pin); // FEXT EMPTY
 8001e40:	2108      	movs	r1, #8
 8001e42:	4849      	ldr	r0, [pc, #292]	; (8001f68 <collectionTask+0x548>)
 8001e44:	f003 fd62 	bl	800590c <HAL_GPIO_ReadPin>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
		fext_nc = HAL_GPIO_ReadPin(GPIOG, FEXT_NC_Pin); // FEXT NOT CONNECTED
 8001e4e:	2110      	movs	r1, #16
 8001e50:	4845      	ldr	r0, [pc, #276]	; (8001f68 <collectionTask+0x548>)
 8001e52:	f003 fd5b 	bl	800590c <HAL_GPIO_ReadPin>
 8001e56:	4603      	mov	r3, r0
 8001e58:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
		fire0 = HAL_GPIO_ReadPin(GPIOD, FIRE0_Pin); // temp up
 8001e5c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e60:	4842      	ldr	r0, [pc, #264]	; (8001f6c <collectionTask+0x54c>)
 8001e62:	f003 fd53 	bl	800590c <HAL_GPIO_ReadPin>
 8001e66:	4603      	mov	r3, r0
 8001e68:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
		fire1 = HAL_GPIO_ReadPin(GPIOD, FIRE1_Pin); // fire up
 8001e6c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001e70:	483e      	ldr	r0, [pc, #248]	; (8001f6c <collectionTask+0x54c>)
 8001e72:	f003 fd4b 	bl	800590c <HAL_GPIO_ReadPin>
 8001e76:	4603      	mov	r3, r0
 8001e78:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

		fext_stat = fext_no << 1 | fext_nc;
 8001e7c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001e80:	005b      	lsls	r3, r3, #1
 8001e82:	b25a      	sxtb	r2, r3
 8001e84:	f997 302a 	ldrsb.w	r3, [r7, #42]	; 0x2a
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	b25b      	sxtb	r3, r3
 8001e8c:	b2da      	uxtb	r2, r3
 8001e8e:	4b38      	ldr	r3, [pc, #224]	; (8001f70 <collectionTask+0x550>)
 8001e90:	701a      	strb	r2, [r3, #0]
		fire = fire1 << 1 | fire0;
 8001e92:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001e96:	005b      	lsls	r3, r3, #1
 8001e98:	b25a      	sxtb	r2, r3
 8001e9a:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	b25b      	sxtb	r3, r3
 8001ea2:	b2da      	uxtb	r2, r3
 8001ea4:	4b33      	ldr	r3, [pc, #204]	; (8001f74 <collectionTask+0x554>)
 8001ea6:	701a      	strb	r2, [r3, #0]
		//printf(" FIRE0 %d\r\n",fire0 );
		//printf(" FIRE1 %d\r\n",fire1 );
		//printf("fext_stat : %d \r\n", fext_stat);
		//printf("fire : %d \r\n", fire);

		fan_stat = HAL_GPIO_ReadPin(GPIOG, FAN_Pin);
 8001ea8:	2104      	movs	r1, #4
 8001eaa:	482f      	ldr	r0, [pc, #188]	; (8001f68 <collectionTask+0x548>)
 8001eac:	f003 fd2e 	bl	800590c <HAL_GPIO_ReadPin>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	461a      	mov	r2, r3
 8001eb4:	4b30      	ldr	r3, [pc, #192]	; (8001f78 <collectionTask+0x558>)
 8001eb6:	701a      	strb	r2, [r3, #0]
		//printf("fan_stat : %d\r\n", fan_stat);


		// control fan
		if(temp >= FAN_ON_TEMP && fan_stat == 0){
 8001eb8:	4b2a      	ldr	r3, [pc, #168]	; (8001f64 <collectionTask+0x544>)
 8001eba:	edd3 7a00 	vldr	s15, [r3]
 8001ebe:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8001f7c <collectionTask+0x55c>
 8001ec2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ec6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eca:	db59      	blt.n	8001f80 <collectionTask+0x560>
 8001ecc:	4b2a      	ldr	r3, [pc, #168]	; (8001f78 <collectionTask+0x558>)
 8001ece:	781b      	ldrb	r3, [r3, #0]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d155      	bne.n	8001f80 <collectionTask+0x560>
			HAL_GPIO_WritePin(GPIOG, FAN_Pin ,GPIO_PIN_SET);
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	2104      	movs	r1, #4
 8001ed8:	4823      	ldr	r0, [pc, #140]	; (8001f68 <collectionTask+0x548>)
 8001eda:	f003 fd2f 	bl	800593c <HAL_GPIO_WritePin>
 8001ede:	e063      	b.n	8001fa8 <collectionTask+0x588>
 8001ee0:	66666666 	.word	0x66666666
 8001ee4:	400a6666 	.word	0x400a6666
 8001ee8:	40000000 	.word	0x40000000
 8001eec:	bfeb6c8b 	.word	0xbfeb6c8b
 8001ef0:	60000000 	.word	0x60000000
 8001ef4:	bff53b64 	.word	0xbff53b64
 8001ef8:	c0000000 	.word	0xc0000000
 8001efc:	c00ea1ca 	.word	0xc00ea1ca
 8001f00:	8f5c28f6 	.word	0x8f5c28f6
 8001f04:	4004f5c2 	.word	0x4004f5c2
 8001f08:	0a3d70a4 	.word	0x0a3d70a4
 8001f0c:	4000a3d7 	.word	0x4000a3d7
 8001f10:	a3d70a3d 	.word	0xa3d70a3d
 8001f14:	3ff63d70 	.word	0x3ff63d70
 8001f18:	20001174 	.word	0x20001174
 8001f1c:	20000c8c 	.word	0x20000c8c
 8001f20:	3a533333 	.word	0x3a533333
 8001f24:	409b22d1 	.word	0x409b22d1
 8001f28:	40a79581 	.word	0x40a79581
 8001f2c:	200009e8 	.word	0x200009e8
 8001f30:	40dfdf3b 	.word	0x40dfdf3b
 8001f34:	40bcf5c3 	.word	0x40bcf5c3
 8001f38:	20000d60 	.word	0x20000d60
 8001f3c:	416b7cee 	.word	0x416b7cee
 8001f40:	41334fdf 	.word	0x41334fdf
 8001f44:	20000b24 	.word	0x20000b24
 8001f48:	443b8000 	.word	0x443b8000
 8001f4c:	428c0000 	.word	0x428c0000
 8001f50:	20000d6c 	.word	0x20000d6c
 8001f54:	20000acc 	.word	0x20000acc
 8001f58:	0801efd8 	.word	0x0801efd8
 8001f5c:	0801eff0 	.word	0x0801eff0
 8001f60:	fffff800 	.word	0xfffff800
 8001f64:	20000c30 	.word	0x20000c30
 8001f68:	40021800 	.word	0x40021800
 8001f6c:	40020c00 	.word	0x40020c00
 8001f70:	20000a7c 	.word	0x20000a7c
 8001f74:	20001390 	.word	0x20001390
 8001f78:	20001188 	.word	0x20001188
 8001f7c:	420c0000 	.word	0x420c0000
		}else if(temp < FAN_ON_TEMP && fan_stat == 1){
 8001f80:	4b0a      	ldr	r3, [pc, #40]	; (8001fac <collectionTask+0x58c>)
 8001f82:	edd3 7a00 	vldr	s15, [r3]
 8001f86:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001fb0 <collectionTask+0x590>
 8001f8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f92:	d509      	bpl.n	8001fa8 <collectionTask+0x588>
 8001f94:	4b07      	ldr	r3, [pc, #28]	; (8001fb4 <collectionTask+0x594>)
 8001f96:	781b      	ldrb	r3, [r3, #0]
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	f47f ad85 	bne.w	8001aa8 <collectionTask+0x88>
			HAL_GPIO_WritePin(GPIOG, FAN_Pin ,GPIO_PIN_RESET);
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	2104      	movs	r1, #4
 8001fa2:	4805      	ldr	r0, [pc, #20]	; (8001fb8 <collectionTask+0x598>)
 8001fa4:	f003 fcca 	bl	800593c <HAL_GPIO_WritePin>
		osDelay(1000);
 8001fa8:	e57e      	b.n	8001aa8 <collectionTask+0x88>
 8001faa:	bf00      	nop
 8001fac:	20000c30 	.word	0x20000c30
 8001fb0:	420c0000 	.word	0x420c0000
 8001fb4:	20001188 	.word	0x20001188
 8001fb8:	40021800 	.word	0x40021800

08001fbc <HAL_UART_RxCpltCallback>:

// lora uart data
uint8_t lora_rv_data;
uint8_t lora_rv_buf[1024];
uint32_t lora_rv_buf_pos;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *uartHandle) {
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]

	if (uartHandle->Instance == huart3.Instance) {
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	4b11      	ldr	r3, [pc, #68]	; (8002010 <HAL_UART_RxCpltCallback+0x54>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d01b      	beq.n	8002008 <HAL_UART_RxCpltCallback+0x4c>
//			printf("%s\r\n", buf);
//			pos = 0;
//		}
//
//		HAL_UART_Receive_IT(&huart3, &lora_rv_data, 1);
	} else if (uartHandle->Instance == huart1.Instance) {
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	4b0f      	ldr	r3, [pc, #60]	; (8002014 <HAL_UART_RxCpltCallback+0x58>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	d115      	bne.n	8002008 <HAL_UART_RxCpltCallback+0x4c>

		lora_rv_buf[lora_rv_buf_pos++] = lora_rv_data;
 8001fdc:	4b0e      	ldr	r3, [pc, #56]	; (8002018 <HAL_UART_RxCpltCallback+0x5c>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	1c5a      	adds	r2, r3, #1
 8001fe2:	490d      	ldr	r1, [pc, #52]	; (8002018 <HAL_UART_RxCpltCallback+0x5c>)
 8001fe4:	600a      	str	r2, [r1, #0]
 8001fe6:	4a0d      	ldr	r2, [pc, #52]	; (800201c <HAL_UART_RxCpltCallback+0x60>)
 8001fe8:	7811      	ldrb	r1, [r2, #0]
 8001fea:	4a0d      	ldr	r2, [pc, #52]	; (8002020 <HAL_UART_RxCpltCallback+0x64>)
 8001fec:	54d1      	strb	r1, [r2, r3]

		if (lora_rv_buf_pos == sizeof(lora_rv_buf)) {
 8001fee:	4b0a      	ldr	r3, [pc, #40]	; (8002018 <HAL_UART_RxCpltCallback+0x5c>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ff6:	d102      	bne.n	8001ffe <HAL_UART_RxCpltCallback+0x42>
			//printf("%s", lora_rv_buf);
			lora_rv_buf_pos = 0;
 8001ff8:	4b07      	ldr	r3, [pc, #28]	; (8002018 <HAL_UART_RxCpltCallback+0x5c>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	601a      	str	r2, [r3, #0]
		}

		HAL_UART_Receive_IT(&huart1, &lora_rv_data, 1);
 8001ffe:	2201      	movs	r2, #1
 8002000:	4906      	ldr	r1, [pc, #24]	; (800201c <HAL_UART_RxCpltCallback+0x60>)
 8002002:	4804      	ldr	r0, [pc, #16]	; (8002014 <HAL_UART_RxCpltCallback+0x58>)
 8002004:	f005 ffa4 	bl	8007f50 <HAL_UART_Receive_IT>
	}
}
 8002008:	bf00      	nop
 800200a:	3708      	adds	r7, #8
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	200009fc 	.word	0x200009fc
 8002014:	20000ce0 	.word	0x20000ce0
 8002018:	2000138c 	.word	0x2000138c
 800201c:	20000b20 	.word	0x20000b20
 8002020:	20000d74 	.word	0x20000d74

08002024 <Lora_Buf_Clear>:

void Lora_Buf_Clear() {
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
	memset(lora_rv_buf, 0x0, sizeof(lora_rv_buf));
 8002028:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800202c:	2100      	movs	r1, #0
 800202e:	4808      	ldr	r0, [pc, #32]	; (8002050 <Lora_Buf_Clear+0x2c>)
 8002030:	f017 ff95 	bl	8019f5e <memset>
	lora_rv_buf_pos = 0;
 8002034:	4b07      	ldr	r3, [pc, #28]	; (8002054 <Lora_Buf_Clear+0x30>)
 8002036:	2200      	movs	r2, #0
 8002038:	601a      	str	r2, [r3, #0]
	osDelay(500);
 800203a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800203e:	f007 fc23 	bl	8009888 <osDelay>
	HAL_UART_Receive_IT(&huart1, &lora_rv_data, 1);
 8002042:	2201      	movs	r2, #1
 8002044:	4904      	ldr	r1, [pc, #16]	; (8002058 <Lora_Buf_Clear+0x34>)
 8002046:	4805      	ldr	r0, [pc, #20]	; (800205c <Lora_Buf_Clear+0x38>)
 8002048:	f005 ff82 	bl	8007f50 <HAL_UART_Receive_IT>

}
 800204c:	bf00      	nop
 800204e:	bd80      	pop	{r7, pc}
 8002050:	20000d74 	.word	0x20000d74
 8002054:	2000138c 	.word	0x2000138c
 8002058:	20000b20 	.word	0x20000b20
 800205c:	20000ce0 	.word	0x20000ce0

08002060 <Lora_Cmd_Send>:

void Lora_Cmd_Send(UART_HandleTypeDef *huart, char *cmd) {
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
 8002068:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit_IT(huart, cmd, strlen(cmd));
 800206a:	6838      	ldr	r0, [r7, #0]
 800206c:	f7fe f8e8 	bl	8000240 <strlen>
 8002070:	4603      	mov	r3, r0
 8002072:	b29b      	uxth	r3, r3
 8002074:	461a      	mov	r2, r3
 8002076:	6839      	ldr	r1, [r7, #0]
 8002078:	6878      	ldr	r0, [r7, #4]
 800207a:	f005 ff0d 	bl	8007e98 <HAL_UART_Transmit_IT>
}
 800207e:	bf00      	nop
 8002080:	3708      	adds	r7, #8
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
	...

08002088 <Lora_Str_Find>:

bool Lora_Str_Find(char *str) {
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
	return strstr((char*) lora_rv_buf, str) != NULL;
 8002090:	6879      	ldr	r1, [r7, #4]
 8002092:	4806      	ldr	r0, [pc, #24]	; (80020ac <Lora_Str_Find+0x24>)
 8002094:	f018 ffbd 	bl	801b012 <strstr>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	bf14      	ite	ne
 800209e:	2301      	movne	r3, #1
 80020a0:	2300      	moveq	r3, #0
 80020a2:	b2db      	uxtb	r3, r3
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	3708      	adds	r7, #8
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	20000d74 	.word	0x20000d74

080020b0 <Print_Lora_Buf>:

void Print_Lora_Buf() {
 80020b0:	b580      	push	{r7, lr}
 80020b2:	af00      	add	r7, sp, #0
	printf("%s\r\n", lora_rv_buf);
 80020b4:	4902      	ldr	r1, [pc, #8]	; (80020c0 <Print_Lora_Buf+0x10>)
 80020b6:	4803      	ldr	r0, [pc, #12]	; (80020c4 <Print_Lora_Buf+0x14>)
 80020b8:	f018 fe16 	bl	801ace8 <iprintf>
}
 80020bc:	bf00      	nop
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	20000d74 	.word	0x20000d74
 80020c4:	0801f00c 	.word	0x0801f00c

080020c8 <Lora_INIT>:

bool Lora_INIT(UART_HandleTypeDef *huart, char *cmd) {
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b082      	sub	sp, #8
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
 80020d0:	6039      	str	r1, [r7, #0]
	Lora_Buf_Clear();
 80020d2:	f7ff ffa7 	bl	8002024 <Lora_Buf_Clear>
	Lora_Cmd_Send(huart, cmd);
 80020d6:	6839      	ldr	r1, [r7, #0]
 80020d8:	6878      	ldr	r0, [r7, #4]
 80020da:	f7ff ffc1 	bl	8002060 <Lora_Cmd_Send>
	osDelay(2000);
 80020de:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80020e2:	f007 fbd1 	bl	8009888 <osDelay>

	//check uart response
	//Print_Lora_Buf();
	if (Lora_Str_Find("OK")) {
 80020e6:	4806      	ldr	r0, [pc, #24]	; (8002100 <Lora_INIT+0x38>)
 80020e8:	f7ff ffce 	bl	8002088 <Lora_Str_Find>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d001      	beq.n	80020f6 <Lora_INIT+0x2e>
		return true;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e000      	b.n	80020f8 <Lora_INIT+0x30>
	} else {
		return false;
 80020f6:	2300      	movs	r3, #0
	}

}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3708      	adds	r7, #8
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	0801f014 	.word	0x0801f014

08002104 <Lora_Config>:
bool c1, c2, c3, c4, c5, c6;
bool Lora_Config(UART_HandleTypeDef *huart) {
 8002104:	b580      	push	{r7, lr}
 8002106:	b0a4      	sub	sp, #144	; 0x90
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]

	char cmd[128];
	bool flag = true;
 800210c:	2301      	movs	r3, #1
 800210e:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	while (flag) {
 8002112:	e0c8      	b.n	80022a6 <Lora_Config+0x1a2>
		// set KR920
		if (!c1) {
 8002114:	4b6a      	ldr	r3, [pc, #424]	; (80022c0 <Lora_Config+0x1bc>)
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	f083 0301 	eor.w	r3, r3, #1
 800211c:	b2db      	uxtb	r3, r3
 800211e:	2b00      	cmp	r3, #0
 8002120:	d020      	beq.n	8002164 <Lora_Config+0x60>
			sprintf(cmd, "at+set_config=lora:region:%s\r\n", REGION);
 8002122:	f107 030c 	add.w	r3, r7, #12
 8002126:	4a67      	ldr	r2, [pc, #412]	; (80022c4 <Lora_Config+0x1c0>)
 8002128:	4967      	ldr	r1, [pc, #412]	; (80022c8 <Lora_Config+0x1c4>)
 800212a:	4618      	mov	r0, r3
 800212c:	f018 fefc 	bl	801af28 <siprintf>
			if (Lora_INIT(huart, cmd)) {
 8002130:	f107 030c 	add.w	r3, r7, #12
 8002134:	4619      	mov	r1, r3
 8002136:	6878      	ldr	r0, [r7, #4]
 8002138:	f7ff ffc6 	bl	80020c8 <Lora_INIT>
 800213c:	4603      	mov	r3, r0
 800213e:	2b00      	cmp	r3, #0
 8002140:	d009      	beq.n	8002156 <Lora_Config+0x52>
				printf("Lora_INIT OK : %s", cmd);
 8002142:	f107 030c 	add.w	r3, r7, #12
 8002146:	4619      	mov	r1, r3
 8002148:	4860      	ldr	r0, [pc, #384]	; (80022cc <Lora_Config+0x1c8>)
 800214a:	f018 fdcd 	bl	801ace8 <iprintf>
				c1 = true;
 800214e:	4b5c      	ldr	r3, [pc, #368]	; (80022c0 <Lora_Config+0x1bc>)
 8002150:	2201      	movs	r2, #1
 8002152:	701a      	strb	r2, [r3, #0]
 8002154:	e006      	b.n	8002164 <Lora_Config+0x60>
			} else {
				printf("Lora_INIT FAIL : %s", cmd);
 8002156:	f107 030c 	add.w	r3, r7, #12
 800215a:	4619      	mov	r1, r3
 800215c:	485c      	ldr	r0, [pc, #368]	; (80022d0 <Lora_Config+0x1cc>)
 800215e:	f018 fdc3 	bl	801ace8 <iprintf>
				continue;
 8002162:	e0a0      	b.n	80022a6 <Lora_Config+0x1a2>
//			}
//		}

		// set app_eui device_eui

		if (!c3) {
 8002164:	4b5b      	ldr	r3, [pc, #364]	; (80022d4 <Lora_Config+0x1d0>)
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	f083 0301 	eor.w	r3, r3, #1
 800216c:	b2db      	uxtb	r3, r3
 800216e:	2b00      	cmp	r3, #0
 8002170:	d020      	beq.n	80021b4 <Lora_Config+0xb0>
			sprintf(cmd, "at+set_config=lora:app_eui:%s\r\n", APP_EUI);
 8002172:	f107 030c 	add.w	r3, r7, #12
 8002176:	4a58      	ldr	r2, [pc, #352]	; (80022d8 <Lora_Config+0x1d4>)
 8002178:	4958      	ldr	r1, [pc, #352]	; (80022dc <Lora_Config+0x1d8>)
 800217a:	4618      	mov	r0, r3
 800217c:	f018 fed4 	bl	801af28 <siprintf>
			if (Lora_INIT(huart, cmd)) {
 8002180:	f107 030c 	add.w	r3, r7, #12
 8002184:	4619      	mov	r1, r3
 8002186:	6878      	ldr	r0, [r7, #4]
 8002188:	f7ff ff9e 	bl	80020c8 <Lora_INIT>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d009      	beq.n	80021a6 <Lora_Config+0xa2>
				printf("Lora_INIT OK : %s", cmd);
 8002192:	f107 030c 	add.w	r3, r7, #12
 8002196:	4619      	mov	r1, r3
 8002198:	484c      	ldr	r0, [pc, #304]	; (80022cc <Lora_Config+0x1c8>)
 800219a:	f018 fda5 	bl	801ace8 <iprintf>
				c3 = true;
 800219e:	4b4d      	ldr	r3, [pc, #308]	; (80022d4 <Lora_Config+0x1d0>)
 80021a0:	2201      	movs	r2, #1
 80021a2:	701a      	strb	r2, [r3, #0]
 80021a4:	e006      	b.n	80021b4 <Lora_Config+0xb0>
			} else {
				printf("Lora_INIT FAIL : %s", cmd);
 80021a6:	f107 030c 	add.w	r3, r7, #12
 80021aa:	4619      	mov	r1, r3
 80021ac:	4848      	ldr	r0, [pc, #288]	; (80022d0 <Lora_Config+0x1cc>)
 80021ae:	f018 fd9b 	bl	801ace8 <iprintf>
				continue;
 80021b2:	e078      	b.n	80022a6 <Lora_Config+0x1a2>
			}
		}
		// set dev_eui

		if (!c4) {
 80021b4:	4b4a      	ldr	r3, [pc, #296]	; (80022e0 <Lora_Config+0x1dc>)
 80021b6:	781b      	ldrb	r3, [r3, #0]
 80021b8:	f083 0301 	eor.w	r3, r3, #1
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d021      	beq.n	8002206 <Lora_Config+0x102>
			//sprintf(cmd, "at+set_config=lora:dev_eui:%s\r\n", DEV_EUI);
			sprintf(cmd, "at+set_config=lora:dev_eui:%s\r\n", device_eui);
 80021c2:	4b48      	ldr	r3, [pc, #288]	; (80022e4 <Lora_Config+0x1e0>)
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	f107 030c 	add.w	r3, r7, #12
 80021ca:	4947      	ldr	r1, [pc, #284]	; (80022e8 <Lora_Config+0x1e4>)
 80021cc:	4618      	mov	r0, r3
 80021ce:	f018 feab 	bl	801af28 <siprintf>
			if (Lora_INIT(huart, cmd)) {
 80021d2:	f107 030c 	add.w	r3, r7, #12
 80021d6:	4619      	mov	r1, r3
 80021d8:	6878      	ldr	r0, [r7, #4]
 80021da:	f7ff ff75 	bl	80020c8 <Lora_INIT>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d009      	beq.n	80021f8 <Lora_Config+0xf4>
				printf("Lora_INIT OK : %s", cmd);
 80021e4:	f107 030c 	add.w	r3, r7, #12
 80021e8:	4619      	mov	r1, r3
 80021ea:	4838      	ldr	r0, [pc, #224]	; (80022cc <Lora_Config+0x1c8>)
 80021ec:	f018 fd7c 	bl	801ace8 <iprintf>
				c4 = true;
 80021f0:	4b3b      	ldr	r3, [pc, #236]	; (80022e0 <Lora_Config+0x1dc>)
 80021f2:	2201      	movs	r2, #1
 80021f4:	701a      	strb	r2, [r3, #0]
 80021f6:	e006      	b.n	8002206 <Lora_Config+0x102>
			} else {
				printf("Lora_INIT FAIL : %s", cmd);
 80021f8:	f107 030c 	add.w	r3, r7, #12
 80021fc:	4619      	mov	r1, r3
 80021fe:	4834      	ldr	r0, [pc, #208]	; (80022d0 <Lora_Config+0x1cc>)
 8002200:	f018 fd72 	bl	801ace8 <iprintf>
				continue;
 8002204:	e04f      	b.n	80022a6 <Lora_Config+0x1a2>
			}
		}

		if (!c5) {
 8002206:	4b39      	ldr	r3, [pc, #228]	; (80022ec <Lora_Config+0x1e8>)
 8002208:	781b      	ldrb	r3, [r3, #0]
 800220a:	f083 0301 	eor.w	r3, r3, #1
 800220e:	b2db      	uxtb	r3, r3
 8002210:	2b00      	cmp	r3, #0
 8002212:	d020      	beq.n	8002256 <Lora_Config+0x152>
			// set app_key
			sprintf(cmd, "at+set_config=lora:app_key:%s\r\n", APP_KEY);
 8002214:	f107 030c 	add.w	r3, r7, #12
 8002218:	4a35      	ldr	r2, [pc, #212]	; (80022f0 <Lora_Config+0x1ec>)
 800221a:	4936      	ldr	r1, [pc, #216]	; (80022f4 <Lora_Config+0x1f0>)
 800221c:	4618      	mov	r0, r3
 800221e:	f018 fe83 	bl	801af28 <siprintf>
			if (Lora_INIT(huart, cmd)) {
 8002222:	f107 030c 	add.w	r3, r7, #12
 8002226:	4619      	mov	r1, r3
 8002228:	6878      	ldr	r0, [r7, #4]
 800222a:	f7ff ff4d 	bl	80020c8 <Lora_INIT>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d009      	beq.n	8002248 <Lora_Config+0x144>
				printf("Lora_INIT OK : %s", cmd);
 8002234:	f107 030c 	add.w	r3, r7, #12
 8002238:	4619      	mov	r1, r3
 800223a:	4824      	ldr	r0, [pc, #144]	; (80022cc <Lora_Config+0x1c8>)
 800223c:	f018 fd54 	bl	801ace8 <iprintf>
				c5 = true;
 8002240:	4b2a      	ldr	r3, [pc, #168]	; (80022ec <Lora_Config+0x1e8>)
 8002242:	2201      	movs	r2, #1
 8002244:	701a      	strb	r2, [r3, #0]
 8002246:	e006      	b.n	8002256 <Lora_Config+0x152>
			} else {
				printf("Lora_INIT FAIL : %s", cmd);
 8002248:	f107 030c 	add.w	r3, r7, #12
 800224c:	4619      	mov	r1, r3
 800224e:	4820      	ldr	r0, [pc, #128]	; (80022d0 <Lora_Config+0x1cc>)
 8002250:	f018 fd4a 	bl	801ace8 <iprintf>
				continue;
 8002254:	e027      	b.n	80022a6 <Lora_Config+0x1a2>
			}
		}

		if (!c6) {
 8002256:	4b28      	ldr	r3, [pc, #160]	; (80022f8 <Lora_Config+0x1f4>)
 8002258:	781b      	ldrb	r3, [r3, #0]
 800225a:	f083 0301 	eor.w	r3, r3, #1
 800225e:	b2db      	uxtb	r3, r3
 8002260:	2b00      	cmp	r3, #0
 8002262:	d026      	beq.n	80022b2 <Lora_Config+0x1ae>
			// set app_key
			sprintf(cmd, "at+set_config=lora:confirm:%s\r\n", CONFIRM);
 8002264:	f107 030c 	add.w	r3, r7, #12
 8002268:	4a24      	ldr	r2, [pc, #144]	; (80022fc <Lora_Config+0x1f8>)
 800226a:	4925      	ldr	r1, [pc, #148]	; (8002300 <Lora_Config+0x1fc>)
 800226c:	4618      	mov	r0, r3
 800226e:	f018 fe5b 	bl	801af28 <siprintf>
			if (Lora_INIT(huart, cmd)) {
 8002272:	f107 030c 	add.w	r3, r7, #12
 8002276:	4619      	mov	r1, r3
 8002278:	6878      	ldr	r0, [r7, #4]
 800227a:	f7ff ff25 	bl	80020c8 <Lora_INIT>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d009      	beq.n	8002298 <Lora_Config+0x194>
				printf("Lora_INIT OK : %s", cmd);
 8002284:	f107 030c 	add.w	r3, r7, #12
 8002288:	4619      	mov	r1, r3
 800228a:	4810      	ldr	r0, [pc, #64]	; (80022cc <Lora_Config+0x1c8>)
 800228c:	f018 fd2c 	bl	801ace8 <iprintf>
				c6 = true;
 8002290:	4b19      	ldr	r3, [pc, #100]	; (80022f8 <Lora_Config+0x1f4>)
 8002292:	2201      	movs	r2, #1
 8002294:	701a      	strb	r2, [r3, #0]
			} else {
				printf("Lora_INIT FAIL : %s", cmd);
				continue;
			}
		}
		break;
 8002296:	e00c      	b.n	80022b2 <Lora_Config+0x1ae>
				printf("Lora_INIT FAIL : %s", cmd);
 8002298:	f107 030c 	add.w	r3, r7, #12
 800229c:	4619      	mov	r1, r3
 800229e:	480c      	ldr	r0, [pc, #48]	; (80022d0 <Lora_Config+0x1cc>)
 80022a0:	f018 fd22 	bl	801ace8 <iprintf>
				continue;
 80022a4:	bf00      	nop
	while (flag) {
 80022a6:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	f47f af32 	bne.w	8002114 <Lora_Config+0x10>
 80022b0:	e000      	b.n	80022b4 <Lora_Config+0x1b0>
		break;
 80022b2:	bf00      	nop

	}

}
 80022b4:	bf00      	nop
 80022b6:	4618      	mov	r0, r3
 80022b8:	3790      	adds	r7, #144	; 0x90
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	20000d64 	.word	0x20000d64
 80022c4:	0801f018 	.word	0x0801f018
 80022c8:	0801f020 	.word	0x0801f020
 80022cc:	0801f040 	.word	0x0801f040
 80022d0:	0801f054 	.word	0x0801f054
 80022d4:	20001180 	.word	0x20001180
 80022d8:	0801f068 	.word	0x0801f068
 80022dc:	0801f07c 	.word	0x0801f07c
 80022e0:	20000ac8 	.word	0x20000ac8
 80022e4:	200009f8 	.word	0x200009f8
 80022e8:	0801f09c 	.word	0x0801f09c
 80022ec:	20000c36 	.word	0x20000c36
 80022f0:	0801f0bc 	.word	0x0801f0bc
 80022f4:	0801f0e0 	.word	0x0801f0e0
 80022f8:	200009f0 	.word	0x200009f0
 80022fc:	0801f100 	.word	0x0801f100
 8002300:	0801f104 	.word	0x0801f104

08002304 <Lora_Status>:

bool Lora_Status(UART_HandleTypeDef *huart) {
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
	Lora_Buf_Clear();
 800230c:	f7ff fe8a 	bl	8002024 <Lora_Buf_Clear>
	Lora_Cmd_Send(huart, "at+get_config=lora:status\r\n");
 8002310:	490a      	ldr	r1, [pc, #40]	; (800233c <Lora_Status+0x38>)
 8002312:	6878      	ldr	r0, [r7, #4]
 8002314:	f7ff fea4 	bl	8002060 <Lora_Cmd_Send>
	osDelay(2000);
 8002318:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800231c:	f007 fab4 	bl	8009888 <osDelay>
	//Print_Lora_Buf();
	if (Lora_Str_Find("Joined Network:true")) {
 8002320:	4807      	ldr	r0, [pc, #28]	; (8002340 <Lora_Status+0x3c>)
 8002322:	f7ff feb1 	bl	8002088 <Lora_Str_Find>
 8002326:	4603      	mov	r3, r0
 8002328:	2b00      	cmp	r3, #0
 800232a:	d001      	beq.n	8002330 <Lora_Status+0x2c>
		//printf("LoRa Joined Network\r\n");
		return true;
 800232c:	2301      	movs	r3, #1
 800232e:	e000      	b.n	8002332 <Lora_Status+0x2e>
	} else {
		//printf("LoRa Not Joined Network\r\n");
		return false;
 8002330:	2300      	movs	r3, #0
	}
}
 8002332:	4618      	mov	r0, r3
 8002334:	3708      	adds	r7, #8
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	0801f124 	.word	0x0801f124
 8002340:	0801f140 	.word	0x0801f140

08002344 <Lora_Join>:

bool Lora_Join(UART_HandleTypeDef *huart) {
 8002344:	b580      	push	{r7, lr}
 8002346:	b082      	sub	sp, #8
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
	Lora_Buf_Clear();
 800234c:	f7ff fe6a 	bl	8002024 <Lora_Buf_Clear>
	Lora_Cmd_Send(huart, "at+join\r\n");
 8002350:	490a      	ldr	r1, [pc, #40]	; (800237c <Lora_Join+0x38>)
 8002352:	6878      	ldr	r0, [r7, #4]
 8002354:	f7ff fe84 	bl	8002060 <Lora_Cmd_Send>
	osDelay(5000);
 8002358:	f241 3088 	movw	r0, #5000	; 0x1388
 800235c:	f007 fa94 	bl	8009888 <osDelay>
	//Print_Lora_Buf();
	if (Lora_Str_Find("Join Success")) {
 8002360:	4807      	ldr	r0, [pc, #28]	; (8002380 <Lora_Join+0x3c>)
 8002362:	f7ff fe91 	bl	8002088 <Lora_Str_Find>
 8002366:	4603      	mov	r3, r0
 8002368:	2b00      	cmp	r3, #0
 800236a:	d001      	beq.n	8002370 <Lora_Join+0x2c>
		return true;
 800236c:	2301      	movs	r3, #1
 800236e:	e000      	b.n	8002372 <Lora_Join+0x2e>
	} else {
		return false;
 8002370:	2300      	movs	r3, #0
	}
}
 8002372:	4618      	mov	r0, r3
 8002374:	3708      	adds	r7, #8
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	0801f154 	.word	0x0801f154
 8002380:	0801f160 	.word	0x0801f160

08002384 <Lora_Send>:

char lora_send_msg[128];
char lora_send_payload[128];
uint32_t len;
struct lora_packet_t lora_packet_t;
void Lora_Send(UART_HandleTypeDef *huart) {
 8002384:	b5b0      	push	{r4, r5, r7, lr}
 8002386:	b094      	sub	sp, #80	; 0x50
 8002388:	af10      	add	r7, sp, #64	; 0x40
 800238a:	6078      	str	r0, [r7, #4]

	len = sprintf((char*) lora_send_msg, "at+send=lora:10:");
 800238c:	4a6f      	ldr	r2, [pc, #444]	; (800254c <Lora_Send+0x1c8>)
 800238e:	4b70      	ldr	r3, [pc, #448]	; (8002550 <Lora_Send+0x1cc>)
 8002390:	4615      	mov	r5, r2
 8002392:	461c      	mov	r4, r3
 8002394:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002396:	6028      	str	r0, [r5, #0]
 8002398:	6069      	str	r1, [r5, #4]
 800239a:	60aa      	str	r2, [r5, #8]
 800239c:	60eb      	str	r3, [r5, #12]
 800239e:	7823      	ldrb	r3, [r4, #0]
 80023a0:	742b      	strb	r3, [r5, #16]
 80023a2:	2310      	movs	r3, #16
 80023a4:	461a      	mov	r2, r3
 80023a6:	4b6b      	ldr	r3, [pc, #428]	; (8002554 <Lora_Send+0x1d0>)
 80023a8:	601a      	str	r2, [r3, #0]
//	uint8_t debug;
//	uint8_t fext_stat;
//	uint8_t fan_stat;
//	uint8_t i;

	lora_packet_t.device_id = device_id;
 80023aa:	4b6b      	ldr	r3, [pc, #428]	; (8002558 <Lora_Send+0x1d4>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a6b      	ldr	r2, [pc, #428]	; (800255c <Lora_Send+0x1d8>)
 80023b0:	6013      	str	r3, [r2, #0]
	lora_packet_t.temp = temp;
 80023b2:	4b6b      	ldr	r3, [pc, #428]	; (8002560 <Lora_Send+0x1dc>)
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	4b69      	ldr	r3, [pc, #420]	; (800255c <Lora_Send+0x1d8>)
 80023b8:	605a      	str	r2, [r3, #4]
	lora_packet_t.vocs = vocs;
 80023ba:	4b6a      	ldr	r3, [pc, #424]	; (8002564 <Lora_Send+0x1e0>)
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	4b67      	ldr	r3, [pc, #412]	; (800255c <Lora_Send+0x1d8>)
 80023c0:	609a      	str	r2, [r3, #8]
	lora_packet_t.smoke = co;
 80023c2:	4b69      	ldr	r3, [pc, #420]	; (8002568 <Lora_Send+0x1e4>)
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	4b65      	ldr	r3, [pc, #404]	; (800255c <Lora_Send+0x1d8>)
 80023c8:	60da      	str	r2, [r3, #12]
	lora_packet_t.vibr_x = vibr_x;
 80023ca:	4b68      	ldr	r3, [pc, #416]	; (800256c <Lora_Send+0x1e8>)
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	4b63      	ldr	r3, [pc, #396]	; (800255c <Lora_Send+0x1d8>)
 80023d0:	611a      	str	r2, [r3, #16]
	lora_packet_t.vibr_y = vibr_y;
 80023d2:	4b67      	ldr	r3, [pc, #412]	; (8002570 <Lora_Send+0x1ec>)
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	4b61      	ldr	r3, [pc, #388]	; (800255c <Lora_Send+0x1d8>)
 80023d8:	615a      	str	r2, [r3, #20]
	lora_packet_t.vibr_z = vibr_z;
 80023da:	4b66      	ldr	r3, [pc, #408]	; (8002574 <Lora_Send+0x1f0>)
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	4b5f      	ldr	r3, [pc, #380]	; (800255c <Lora_Send+0x1d8>)
 80023e0:	619a      	str	r2, [r3, #24]
	lora_packet_t.vibr = vibr;
 80023e2:	4b65      	ldr	r3, [pc, #404]	; (8002578 <Lora_Send+0x1f4>)
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	4b5d      	ldr	r3, [pc, #372]	; (800255c <Lora_Send+0x1d8>)
 80023e8:	61da      	str	r2, [r3, #28]
	lora_packet_t.fire = fire;
 80023ea:	4b64      	ldr	r3, [pc, #400]	; (800257c <Lora_Send+0x1f8>)
 80023ec:	781a      	ldrb	r2, [r3, #0]
 80023ee:	4b5b      	ldr	r3, [pc, #364]	; (800255c <Lora_Send+0x1d8>)
 80023f0:	f883 2020 	strb.w	r2, [r3, #32]
	lora_packet_t.fan_stat = fan_stat;
 80023f4:	4b62      	ldr	r3, [pc, #392]	; (8002580 <Lora_Send+0x1fc>)
 80023f6:	781a      	ldrb	r2, [r3, #0]
 80023f8:	4b58      	ldr	r3, [pc, #352]	; (800255c <Lora_Send+0x1d8>)
 80023fa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	lora_packet_t.fext_stat = fext_stat;
 80023fe:	4b61      	ldr	r3, [pc, #388]	; (8002584 <Lora_Send+0x200>)
 8002400:	781a      	ldrb	r2, [r3, #0]
 8002402:	4b56      	ldr	r3, [pc, #344]	; (800255c <Lora_Send+0x1d8>)
 8002404:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

	printf(
 8002408:	4b54      	ldr	r3, [pc, #336]	; (800255c <Lora_Send+0x1d8>)
 800240a:	6819      	ldr	r1, [r3, #0]
			"#### SEND LoRa Msg : {\"device_id\":%d,\"temp\":%f,\"vocs\":%f,\"smoke\":%f,\"vibr_x\":%f,\"vibr_y\":%f,\"vibr_z\":%f,\"vibr\":%f,\"fire\":%x,\"fan\":%x,\"fext_stat\":%x}\r\n",
			lora_packet_t.device_id,
			lora_packet_t.temp, //
 800240c:	4b53      	ldr	r3, [pc, #332]	; (800255c <Lora_Send+0x1d8>)
 800240e:	685b      	ldr	r3, [r3, #4]
	printf(
 8002410:	ee07 3a90 	vmov	s15, r3
 8002414:	eeb7 1ae7 	vcvt.f64.f32	d1, s15
			lora_packet_t.vocs, //
 8002418:	4b50      	ldr	r3, [pc, #320]	; (800255c <Lora_Send+0x1d8>)
 800241a:	689b      	ldr	r3, [r3, #8]
	printf(
 800241c:	ee07 3a90 	vmov	s15, r3
 8002420:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
			lora_packet_t.smoke, lora_packet_t.vibr_x, lora_packet_t.vibr_y,
 8002424:	4b4d      	ldr	r3, [pc, #308]	; (800255c <Lora_Send+0x1d8>)
 8002426:	68db      	ldr	r3, [r3, #12]
	printf(
 8002428:	ee06 3a90 	vmov	s13, r3
 800242c:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
			lora_packet_t.smoke, lora_packet_t.vibr_x, lora_packet_t.vibr_y,
 8002430:	4b4a      	ldr	r3, [pc, #296]	; (800255c <Lora_Send+0x1d8>)
 8002432:	691b      	ldr	r3, [r3, #16]
	printf(
 8002434:	ee05 3a90 	vmov	s11, r3
 8002438:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
			lora_packet_t.smoke, lora_packet_t.vibr_x, lora_packet_t.vibr_y,
 800243c:	4b47      	ldr	r3, [pc, #284]	; (800255c <Lora_Send+0x1d8>)
 800243e:	695b      	ldr	r3, [r3, #20]
	printf(
 8002440:	ee04 3a90 	vmov	s9, r3
 8002444:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
			lora_packet_t.vibr_z, lora_packet_t.vibr, lora_packet_t.fire,
 8002448:	4b44      	ldr	r3, [pc, #272]	; (800255c <Lora_Send+0x1d8>)
 800244a:	699b      	ldr	r3, [r3, #24]
	printf(
 800244c:	ee03 3a90 	vmov	s7, r3
 8002450:	eeb7 3ae3 	vcvt.f64.f32	d3, s7
			lora_packet_t.vibr_z, lora_packet_t.vibr, lora_packet_t.fire,
 8002454:	4b41      	ldr	r3, [pc, #260]	; (800255c <Lora_Send+0x1d8>)
 8002456:	69db      	ldr	r3, [r3, #28]
	printf(
 8002458:	ee02 3a90 	vmov	s5, r3
 800245c:	eeb7 2ae2 	vcvt.f64.f32	d2, s5
			lora_packet_t.vibr_z, lora_packet_t.vibr, lora_packet_t.fire,
 8002460:	4b3e      	ldr	r3, [pc, #248]	; (800255c <Lora_Send+0x1d8>)
 8002462:	f893 3020 	ldrb.w	r3, [r3, #32]
	printf(
 8002466:	461a      	mov	r2, r3
			lora_packet_t.fan_stat, lora_packet_t.fext_stat);
 8002468:	4b3c      	ldr	r3, [pc, #240]	; (800255c <Lora_Send+0x1d8>)
 800246a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
	printf(
 800246e:	4618      	mov	r0, r3
			lora_packet_t.fan_stat, lora_packet_t.fext_stat);
 8002470:	4b3a      	ldr	r3, [pc, #232]	; (800255c <Lora_Send+0x1d8>)
 8002472:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
	printf(
 8002476:	930e      	str	r3, [sp, #56]	; 0x38
 8002478:	900d      	str	r0, [sp, #52]	; 0x34
 800247a:	920c      	str	r2, [sp, #48]	; 0x30
 800247c:	ed8d 2b0a 	vstr	d2, [sp, #40]	; 0x28
 8002480:	ed8d 3b08 	vstr	d3, [sp, #32]
 8002484:	ed8d 4b06 	vstr	d4, [sp, #24]
 8002488:	ed8d 5b04 	vstr	d5, [sp, #16]
 800248c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8002490:	ed8d 7b00 	vstr	d7, [sp]
 8002494:	ec53 2b11 	vmov	r2, r3, d1
 8002498:	483b      	ldr	r0, [pc, #236]	; (8002588 <Lora_Send+0x204>)
 800249a:	f018 fc25 	bl	801ace8 <iprintf>

	for (uint8_t i = 0; i < sizeof(struct lora_packet_t); i++) {
 800249e:	2300      	movs	r3, #0
 80024a0:	73fb      	strb	r3, [r7, #15]
 80024a2:	e012      	b.n	80024ca <Lora_Send+0x146>
		sprintf((char*) &lora_send_msg[len + (i * 2)], "%02X",
 80024a4:	7bfb      	ldrb	r3, [r7, #15]
 80024a6:	005b      	lsls	r3, r3, #1
 80024a8:	461a      	mov	r2, r3
 80024aa:	4b2a      	ldr	r3, [pc, #168]	; (8002554 <Lora_Send+0x1d0>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4413      	add	r3, r2
 80024b0:	4a26      	ldr	r2, [pc, #152]	; (800254c <Lora_Send+0x1c8>)
 80024b2:	1898      	adds	r0, r3, r2
				((char*) &lora_packet_t)[i]);
 80024b4:	7bfb      	ldrb	r3, [r7, #15]
 80024b6:	4a29      	ldr	r2, [pc, #164]	; (800255c <Lora_Send+0x1d8>)
 80024b8:	4413      	add	r3, r2
 80024ba:	781b      	ldrb	r3, [r3, #0]
		sprintf((char*) &lora_send_msg[len + (i * 2)], "%02X",
 80024bc:	461a      	mov	r2, r3
 80024be:	4933      	ldr	r1, [pc, #204]	; (800258c <Lora_Send+0x208>)
 80024c0:	f018 fd32 	bl	801af28 <siprintf>
	for (uint8_t i = 0; i < sizeof(struct lora_packet_t); i++) {
 80024c4:	7bfb      	ldrb	r3, [r7, #15]
 80024c6:	3301      	adds	r3, #1
 80024c8:	73fb      	strb	r3, [r7, #15]
 80024ca:	7bfb      	ldrb	r3, [r7, #15]
 80024cc:	2b22      	cmp	r3, #34	; 0x22
 80024ce:	d9e9      	bls.n	80024a4 <Lora_Send+0x120>
	}

	len += sizeof(struct lora_packet_t) * 2;
 80024d0:	4b20      	ldr	r3, [pc, #128]	; (8002554 <Lora_Send+0x1d0>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	3346      	adds	r3, #70	; 0x46
 80024d6:	4a1f      	ldr	r2, [pc, #124]	; (8002554 <Lora_Send+0x1d0>)
 80024d8:	6013      	str	r3, [r2, #0]

	lora_send_msg[len++] = '\r';
 80024da:	4b1e      	ldr	r3, [pc, #120]	; (8002554 <Lora_Send+0x1d0>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	1c5a      	adds	r2, r3, #1
 80024e0:	491c      	ldr	r1, [pc, #112]	; (8002554 <Lora_Send+0x1d0>)
 80024e2:	600a      	str	r2, [r1, #0]
 80024e4:	4a19      	ldr	r2, [pc, #100]	; (800254c <Lora_Send+0x1c8>)
 80024e6:	210d      	movs	r1, #13
 80024e8:	54d1      	strb	r1, [r2, r3]
	lora_send_msg[len++] = '\n';
 80024ea:	4b1a      	ldr	r3, [pc, #104]	; (8002554 <Lora_Send+0x1d0>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	1c5a      	adds	r2, r3, #1
 80024f0:	4918      	ldr	r1, [pc, #96]	; (8002554 <Lora_Send+0x1d0>)
 80024f2:	600a      	str	r2, [r1, #0]
 80024f4:	4a15      	ldr	r2, [pc, #84]	; (800254c <Lora_Send+0x1c8>)
 80024f6:	210a      	movs	r1, #10
 80024f8:	54d1      	strb	r1, [r2, r3]

//printf("%s",lora_send_msg, sizeof(struct lora_packet_t));
	Lora_Buf_Clear();
 80024fa:	f7ff fd93 	bl	8002024 <Lora_Buf_Clear>
	Lora_Cmd_Send(huart, lora_send_msg);
 80024fe:	4913      	ldr	r1, [pc, #76]	; (800254c <Lora_Send+0x1c8>)
 8002500:	6878      	ldr	r0, [r7, #4]
 8002502:	f7ff fdad 	bl	8002060 <Lora_Cmd_Send>
	//osDelay(500);
	for (uint8_t wait_cnt = 0; wait_cnt < 60; wait_cnt++) { // wait 1 minute
 8002506:	2300      	movs	r3, #0
 8002508:	73bb      	strb	r3, [r7, #14]
 800250a:	e014      	b.n	8002536 <Lora_Send+0x1b2>
		osDelay(1000);
 800250c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002510:	f007 f9ba 	bl	8009888 <osDelay>
		Print_Lora_Buf();
 8002514:	f7ff fdcc 	bl	80020b0 <Print_Lora_Buf>
		if (Lora_Str_Find("OK") || Lora_Str_Find("ERROR")) {
 8002518:	481d      	ldr	r0, [pc, #116]	; (8002590 <Lora_Send+0x20c>)
 800251a:	f7ff fdb5 	bl	8002088 <Lora_Str_Find>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d10b      	bne.n	800253c <Lora_Send+0x1b8>
 8002524:	481b      	ldr	r0, [pc, #108]	; (8002594 <Lora_Send+0x210>)
 8002526:	f7ff fdaf 	bl	8002088 <Lora_Str_Find>
 800252a:	4603      	mov	r3, r0
 800252c:	2b00      	cmp	r3, #0
 800252e:	d105      	bne.n	800253c <Lora_Send+0x1b8>
	for (uint8_t wait_cnt = 0; wait_cnt < 60; wait_cnt++) { // wait 1 minute
 8002530:	7bbb      	ldrb	r3, [r7, #14]
 8002532:	3301      	adds	r3, #1
 8002534:	73bb      	strb	r3, [r7, #14]
 8002536:	7bbb      	ldrb	r3, [r7, #14]
 8002538:	2b3b      	cmp	r3, #59	; 0x3b
 800253a:	d9e7      	bls.n	800250c <Lora_Send+0x188>
			break;
		}
	}

	vibr = 0;
 800253c:	4b0e      	ldr	r3, [pc, #56]	; (8002578 <Lora_Send+0x1f4>)
 800253e:	f04f 0200 	mov.w	r2, #0
 8002542:	601a      	str	r2, [r3, #0]
}
 8002544:	bf00      	nop
 8002546:	3710      	adds	r7, #16
 8002548:	46bd      	mov	sp, r7
 800254a:	bdb0      	pop	{r4, r5, r7, pc}
 800254c:	20000bac 	.word	0x20000bac
 8002550:	0801f170 	.word	0x0801f170
 8002554:	200013b8 	.word	0x200013b8
 8002558:	20000c2c 	.word	0x20000c2c
 800255c:	20001394 	.word	0x20001394
 8002560:	20000c30 	.word	0x20000c30
 8002564:	20000d6c 	.word	0x20000d6c
 8002568:	20001174 	.word	0x20001174
 800256c:	20000c84 	.word	0x20000c84
 8002570:	20001178 	.word	0x20001178
 8002574:	200009e0 	.word	0x200009e0
 8002578:	20000cdc 	.word	0x20000cdc
 800257c:	20001390 	.word	0x20001390
 8002580:	20001188 	.word	0x20001188
 8002584:	20000a7c 	.word	0x20000a7c
 8002588:	0801f184 	.word	0x0801f184
 800258c:	0801f21c 	.word	0x0801f21c
 8002590:	0801f014 	.word	0x0801f014
 8002594:	0801f224 	.word	0x0801f224

08002598 <initLoRa>:
//		} else {
//
//		}
//	}

void initLoRa() {
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
	osDelay(10);
 800259c:	200a      	movs	r0, #10
 800259e:	f007 f973 	bl	8009888 <osDelay>
	HAL_UART_Receive_IT(&huart1, &lora_rv_data, 1);
 80025a2:	2201      	movs	r2, #1
 80025a4:	491a      	ldr	r1, [pc, #104]	; (8002610 <initLoRa+0x78>)
 80025a6:	481b      	ldr	r0, [pc, #108]	; (8002614 <initLoRa+0x7c>)
 80025a8:	f005 fcd2 	bl	8007f50 <HAL_UART_Receive_IT>

// init lora config (region , tx power , app eui, dev eui, app key )
	Lora_Config(&huart1);
 80025ac:	4819      	ldr	r0, [pc, #100]	; (8002614 <initLoRa+0x7c>)
 80025ae:	f7ff fda9 	bl	8002104 <Lora_Config>

	printf("LORA RAK JOIN CHECK START!\r\n");
 80025b2:	4819      	ldr	r0, [pc, #100]	; (8002618 <initLoRa+0x80>)
 80025b4:	f018 fc0c 	bl	801add0 <puts>

	state = Lora_Status(&huart1);
 80025b8:	4816      	ldr	r0, [pc, #88]	; (8002614 <initLoRa+0x7c>)
 80025ba:	f7ff fea3 	bl	8002304 <Lora_Status>
 80025be:	4603      	mov	r3, r0
 80025c0:	461a      	mov	r2, r3
 80025c2:	4b16      	ldr	r3, [pc, #88]	; (800261c <initLoRa+0x84>)
 80025c4:	701a      	strb	r2, [r3, #0]
	while (1) {
		printf("LORA RAK STATUS!\r\n");
 80025c6:	4816      	ldr	r0, [pc, #88]	; (8002620 <initLoRa+0x88>)
 80025c8:	f018 fc02 	bl	801add0 <puts>
		state = Lora_Status(&huart1);
 80025cc:	4811      	ldr	r0, [pc, #68]	; (8002614 <initLoRa+0x7c>)
 80025ce:	f7ff fe99 	bl	8002304 <Lora_Status>
 80025d2:	4603      	mov	r3, r0
 80025d4:	461a      	mov	r2, r3
 80025d6:	4b11      	ldr	r3, [pc, #68]	; (800261c <initLoRa+0x84>)
 80025d8:	701a      	strb	r2, [r3, #0]
		if (state) {
 80025da:	4b10      	ldr	r3, [pc, #64]	; (800261c <initLoRa+0x84>)
 80025dc:	781b      	ldrb	r3, [r3, #0]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d003      	beq.n	80025ea <initLoRa+0x52>
			lora_init = true;
 80025e2:	4b10      	ldr	r3, [pc, #64]	; (8002624 <initLoRa+0x8c>)
 80025e4:	2201      	movs	r2, #1
 80025e6:	701a      	strb	r2, [r3, #0]
			break;
 80025e8:	e00d      	b.n	8002606 <initLoRa+0x6e>
		} else {
			state = Lora_Join(&huart1);
 80025ea:	480a      	ldr	r0, [pc, #40]	; (8002614 <initLoRa+0x7c>)
 80025ec:	f7ff feaa 	bl	8002344 <Lora_Join>
 80025f0:	4603      	mov	r3, r0
 80025f2:	461a      	mov	r2, r3
 80025f4:	4b09      	ldr	r3, [pc, #36]	; (800261c <initLoRa+0x84>)
 80025f6:	701a      	strb	r2, [r3, #0]
			if (state == true) {
 80025f8:	4b08      	ldr	r3, [pc, #32]	; (800261c <initLoRa+0x84>)
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d0e2      	beq.n	80025c6 <initLoRa+0x2e>
				lora_init = true;
 8002600:	4b08      	ldr	r3, [pc, #32]	; (8002624 <initLoRa+0x8c>)
 8002602:	2201      	movs	r2, #1
 8002604:	701a      	strb	r2, [r3, #0]
				break;
			}
		}
	}
	printf("LORA RAK JOIN CHECK Finish!\r\n");
 8002606:	4808      	ldr	r0, [pc, #32]	; (8002628 <initLoRa+0x90>)
 8002608:	f018 fbe2 	bl	801add0 <puts>
}
 800260c:	bf00      	nop
 800260e:	bd80      	pop	{r7, pc}
 8002610:	20000b20 	.word	0x20000b20
 8002614:	20000ce0 	.word	0x20000ce0
 8002618:	0801f26c 	.word	0x0801f26c
 800261c:	20000c35 	.word	0x20000c35
 8002620:	0801f288 	.word	0x0801f288
 8002624:	200013bc 	.word	0x200013bc
 8002628:	0801f29c 	.word	0x0801f29c

0800262c <StartClientTask>:

void StartClientTask(void const *argument) {
 800262c:	b580      	push	{r7, lr}
 800262e:	b088      	sub	sp, #32
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]

	osDelay(1000);
 8002634:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002638:	f007 f926 	bl	8009888 <osDelay>
	printf("----- StartClientTask ------\r\n");
 800263c:	4847      	ldr	r0, [pc, #284]	; (800275c <StartClientTask+0x130>)
 800263e:	f018 fbc7 	bl	801add0 <puts>
	u16_t nWritten; //write buffer index
	LWIP_UNUSED_ARG(argument);

	while (1) {

		if (gnetif.ip_addr.addr == 0 || gnetif.netmask.addr == 0
 8002642:	4b47      	ldr	r3, [pc, #284]	; (8002760 <StartClientTask+0x134>)
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d007      	beq.n	800265a <StartClientTask+0x2e>
 800264a:	4b45      	ldr	r3, [pc, #276]	; (8002760 <StartClientTask+0x134>)
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d003      	beq.n	800265a <StartClientTask+0x2e>
				|| gnetif.gw.addr == 0) {
 8002652:	4b43      	ldr	r3, [pc, #268]	; (8002760 <StartClientTask+0x134>)
 8002654:	68db      	ldr	r3, [r3, #12]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d107      	bne.n	800266a <StartClientTask+0x3e>
			printf("no valid ip \r\n");
 800265a:	4842      	ldr	r0, [pc, #264]	; (8002764 <StartClientTask+0x138>)
 800265c:	f018 fbb8 	bl	801add0 <puts>
			osDelay(1000);
 8002660:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002664:	f007 f910 	bl	8009888 <osDelay>
			continue;
 8002668:	e076      	b.n	8002758 <StartClientTask+0x12c>
		}
		print_ip(gnetif.ip_addr.addr, gnetif.netmask.addr, gnetif.gw.addr);
 800266a:	4b3d      	ldr	r3, [pc, #244]	; (8002760 <StartClientTask+0x134>)
 800266c:	6858      	ldr	r0, [r3, #4]
 800266e:	4b3c      	ldr	r3, [pc, #240]	; (8002760 <StartClientTask+0x134>)
 8002670:	6899      	ldr	r1, [r3, #8]
 8002672:	4b3b      	ldr	r3, [pc, #236]	; (8002760 <StartClientTask+0x134>)
 8002674:	68db      	ldr	r3, [r3, #12]
 8002676:	461a      	mov	r2, r3
 8002678:	f7ff f938 	bl	80018ec <print_ip>
		//printf("%"PRIu32"\r\n", gnetif.ip_addr.addr); //print time information

		nRead = 0;			//clear indexes
 800267c:	2300      	movs	r3, #0
 800267e:	83fb      	strh	r3, [r7, #30]
		nWritten = 0;
 8002680:	2300      	movs	r3, #0
 8002682:	83bb      	strh	r3, [r7, #28]

		//conn = netconn_new(NETCONN_TCP); //new tcp netconn
		conn = netconn_new(NETCONN_UDP);			//new udp netconn
 8002684:	2200      	movs	r2, #0
 8002686:	2100      	movs	r1, #0
 8002688:	2020      	movs	r0, #32
 800268a:	f00a f835 	bl	800c6f8 <netconn_new_with_proto_and_callback>
 800268e:	4602      	mov	r2, r0
 8002690:	4b35      	ldr	r3, [pc, #212]	; (8002768 <StartClientTask+0x13c>)
 8002692:	601a      	str	r2, [r3, #0]

		if (conn != NULL) {
 8002694:	4b34      	ldr	r3, [pc, #208]	; (8002768 <StartClientTask+0x13c>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d0d2      	beq.n	8002642 <StartClientTask+0x16>

			printf("start Socket connect\r\n");
 800269c:	4833      	ldr	r0, [pc, #204]	; (800276c <StartClientTask+0x140>)
 800269e:	f018 fb97 	bl	801add0 <puts>

			IP4_ADDR(&server_addr, SERVER_IP1, SERVER_IP2, SERVER_IP3,
 80026a2:	4b33      	ldr	r3, [pc, #204]	; (8002770 <StartClientTask+0x144>)
 80026a4:	4a33      	ldr	r2, [pc, #204]	; (8002774 <StartClientTask+0x148>)
 80026a6:	601a      	str	r2, [r3, #0]
					SERVER_IP4);	//server ip
			err = netconn_connect(conn, &server_addr, SERVER_PORT);	//connect to the server
 80026a8:	4b2f      	ldr	r3, [pc, #188]	; (8002768 <StartClientTask+0x13c>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80026b0:	492f      	ldr	r1, [pc, #188]	; (8002770 <StartClientTask+0x144>)
 80026b2:	4618      	mov	r0, r3
 80026b4:	f00a f8da 	bl	800c86c <netconn_connect>
 80026b8:	4603      	mov	r3, r0
 80026ba:	76fb      	strb	r3, [r7, #27]

			if (err != ERR_OK) {
 80026bc:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d00f      	beq.n	80026e4 <StartClientTask+0xb8>
				printf("connect ERR %d\r\n", err);
 80026c4:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80026c8:	4619      	mov	r1, r3
 80026ca:	482b      	ldr	r0, [pc, #172]	; (8002778 <StartClientTask+0x14c>)
 80026cc:	f018 fb0c 	bl	801ace8 <iprintf>
				netconn_delete(conn); //free memory
 80026d0:	4b25      	ldr	r3, [pc, #148]	; (8002768 <StartClientTask+0x13c>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4618      	mov	r0, r3
 80026d6:	f00a f8ad 	bl	800c834 <netconn_delete>
				osDelay(1000);
 80026da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80026de:	f007 f8d3 	bl	8009888 <osDelay>
				continue;
 80026e2:	e039      	b.n	8002758 <StartClientTask+0x12c>
			}
			printf("connected %d\r\n", conn->state);
 80026e4:	4b20      	ldr	r3, [pc, #128]	; (8002768 <StartClientTask+0x13c>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	785b      	ldrb	r3, [r3, #1]
 80026ea:	4619      	mov	r1, r3
 80026ec:	4823      	ldr	r0, [pc, #140]	; (800277c <StartClientTask+0x150>)
 80026ee:	f018 fafb 	bl	801ace8 <iprintf>
//				} else {
//					nWritten += len;
//				}
//			} while (nWritten < sizeof(struct time_packet)); //send request

			while (netconn_recv(conn, &buf) == ERR_OK)	//receive the response
 80026f2:	e016      	b.n	8002722 <StartClientTask+0xf6>
			{
				do {

					netbuf_data(buf, &data, &len); //receive lora_rv_data pointer & length
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	f107 020e 	add.w	r2, r7, #14
 80026fa:	f107 0110 	add.w	r1, r7, #16
 80026fe:	4618      	mov	r0, r3
 8002700:	f00b ff36 	bl	800e570 <netbuf_data>

					//memcpy(&packet + nRead, lora_rv_data, len);
					//printf("receive@@ %d \r\n", len);
					nRead += len;
 8002704:	89fa      	ldrh	r2, [r7, #14]
 8002706:	8bfb      	ldrh	r3, [r7, #30]
 8002708:	4413      	add	r3, r2
 800270a:	83fb      	strh	r3, [r7, #30]
				} while (netbuf_next(buf) >= 0); //check buffer empty
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	4618      	mov	r0, r3
 8002710:	f00b ff78 	bl	800e604 <netbuf_next>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	daec      	bge.n	80026f4 <StartClientTask+0xc8>
				netbuf_delete(buf); //clear buffer
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	4618      	mov	r0, r3
 800271e:	f00b febd 	bl	800e49c <netbuf_delete>
			while (netconn_recv(conn, &buf) == ERR_OK)	//receive the response
 8002722:	4b11      	ldr	r3, [pc, #68]	; (8002768 <StartClientTask+0x13c>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f107 0214 	add.w	r2, r7, #20
 800272a:	4611      	mov	r1, r2
 800272c:	4618      	mov	r0, r3
 800272e:	f00a fa51 	bl	800cbd4 <netconn_recv>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	d0dd      	beq.n	80026f4 <StartClientTask+0xc8>
			}

			printf("end \r\n");
 8002738:	4811      	ldr	r0, [pc, #68]	; (8002780 <StartClientTask+0x154>)
 800273a:	f018 fb49 	bl	801add0 <puts>
			netconn_close(conn); //close session
 800273e:	4b0a      	ldr	r3, [pc, #40]	; (8002768 <StartClientTask+0x13c>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4618      	mov	r0, r3
 8002744:	f00a fb1e 	bl	800cd84 <netconn_close>
			netconn_delete(conn); //free memory
 8002748:	4b07      	ldr	r3, [pc, #28]	; (8002768 <StartClientTask+0x13c>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4618      	mov	r0, r3
 800274e:	f00a f871 	bl	800c834 <netconn_delete>
			conn = NULL;
 8002752:	4b05      	ldr	r3, [pc, #20]	; (8002768 <StartClientTask+0x13c>)
 8002754:	2200      	movs	r2, #0
 8002756:	601a      	str	r2, [r3, #0]
		if (gnetif.ip_addr.addr == 0 || gnetif.netmask.addr == 0
 8002758:	e773      	b.n	8002642 <StartClientTask+0x16>
 800275a:	bf00      	nop
 800275c:	0801f2bc 	.word	0x0801f2bc
 8002760:	20001410 	.word	0x20001410
 8002764:	0801f2dc 	.word	0x0801f2dc
 8002768:	200009dc 	.word	0x200009dc
 800276c:	0801f2ec 	.word	0x0801f2ec
 8002770:	200009e4 	.word	0x200009e4
 8002774:	8901a8c0 	.word	0x8901a8c0
 8002778:	0801f304 	.word	0x0801f304
 800277c:	0801f318 	.word	0x0801f318
 8002780:	0801f328 	.word	0x0801f328

08002784 <startUdpSendTask>:
		}
	}
}

uint8_t send_buf[512];
void startUdpSendTask(void const *argument) {
 8002784:	b580      	push	{r7, lr}
 8002786:	b096      	sub	sp, #88	; 0x58
 8002788:	af12      	add	r7, sp, #72	; 0x48
 800278a:	6078      	str	r0, [r7, #4]

	printf("----- startUdpSendTask ------\r\n");
 800278c:	4839      	ldr	r0, [pc, #228]	; (8002874 <startUdpSendTask+0xf0>)
 800278e:	f018 fb1f 	bl	801add0 <puts>

	struct netbuf *netbuf;
	netbuf = netbuf_new();
 8002792:	f00b fe6f 	bl	800e474 <netbuf_new>
 8002796:	60f8      	str	r0, [r7, #12]
	while (1) {
		if (conn != NULL && conn->state == NETCONN_NONE) {
 8002798:	4b37      	ldr	r3, [pc, #220]	; (8002878 <startUdpSendTask+0xf4>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d064      	beq.n	800286a <startUdpSendTask+0xe6>
 80027a0:	4b35      	ldr	r3, [pc, #212]	; (8002878 <startUdpSendTask+0xf4>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	785b      	ldrb	r3, [r3, #1]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d15f      	bne.n	800286a <startUdpSendTask+0xe6>

			memset(send_buf, 0, sizeof(send_buf));
 80027aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027ae:	2100      	movs	r1, #0
 80027b0:	4832      	ldr	r0, [pc, #200]	; (800287c <startUdpSendTask+0xf8>)
 80027b2:	f017 fbd4 	bl	8019f5e <memset>
			sprintf((char*) send_buf,
 80027b6:	4b32      	ldr	r3, [pc, #200]	; (8002880 <startUdpSendTask+0xfc>)
 80027b8:	681a      	ldr	r2, [r3, #0]
 80027ba:	4b32      	ldr	r3, [pc, #200]	; (8002884 <startUdpSendTask+0x100>)
 80027bc:	edd3 7a00 	vldr	s15, [r3]
 80027c0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80027c4:	4b30      	ldr	r3, [pc, #192]	; (8002888 <startUdpSendTask+0x104>)
 80027c6:	edd3 6a00 	vldr	s13, [r3]
 80027ca:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80027ce:	4b2f      	ldr	r3, [pc, #188]	; (800288c <startUdpSendTask+0x108>)
 80027d0:	edd3 5a00 	vldr	s11, [r3]
 80027d4:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 80027d8:	4b2d      	ldr	r3, [pc, #180]	; (8002890 <startUdpSendTask+0x10c>)
 80027da:	edd3 4a00 	vldr	s9, [r3]
 80027de:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 80027e2:	4b2c      	ldr	r3, [pc, #176]	; (8002894 <startUdpSendTask+0x110>)
 80027e4:	edd3 3a00 	vldr	s7, [r3]
 80027e8:	eeb7 3ae3 	vcvt.f64.f32	d3, s7
 80027ec:	4b2a      	ldr	r3, [pc, #168]	; (8002898 <startUdpSendTask+0x114>)
 80027ee:	edd3 2a00 	vldr	s5, [r3]
 80027f2:	eeb7 2ae2 	vcvt.f64.f32	d2, s5
 80027f6:	4b29      	ldr	r3, [pc, #164]	; (800289c <startUdpSendTask+0x118>)
 80027f8:	edd3 1a00 	vldr	s3, [r3]
 80027fc:	eeb7 1ae1 	vcvt.f64.f32	d1, s3
 8002800:	4b27      	ldr	r3, [pc, #156]	; (80028a0 <startUdpSendTask+0x11c>)
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	4619      	mov	r1, r3
 8002806:	4b27      	ldr	r3, [pc, #156]	; (80028a4 <startUdpSendTask+0x120>)
 8002808:	781b      	ldrb	r3, [r3, #0]
 800280a:	4618      	mov	r0, r3
 800280c:	4b26      	ldr	r3, [pc, #152]	; (80028a8 <startUdpSendTask+0x124>)
 800280e:	781b      	ldrb	r3, [r3, #0]
 8002810:	9310      	str	r3, [sp, #64]	; 0x40
 8002812:	900f      	str	r0, [sp, #60]	; 0x3c
 8002814:	910e      	str	r1, [sp, #56]	; 0x38
 8002816:	ed8d 1b0c 	vstr	d1, [sp, #48]	; 0x30
 800281a:	ed8d 2b0a 	vstr	d2, [sp, #40]	; 0x28
 800281e:	ed8d 3b08 	vstr	d3, [sp, #32]
 8002822:	ed8d 4b06 	vstr	d4, [sp, #24]
 8002826:	ed8d 5b04 	vstr	d5, [sp, #16]
 800282a:	ed8d 6b02 	vstr	d6, [sp, #8]
 800282e:	ed8d 7b00 	vstr	d7, [sp]
 8002832:	491e      	ldr	r1, [pc, #120]	; (80028ac <startUdpSendTask+0x128>)
 8002834:	4811      	ldr	r0, [pc, #68]	; (800287c <startUdpSendTask+0xf8>)
 8002836:	f018 fb77 	bl	801af28 <siprintf>
					device_id,
					temp, // 0
					vocs, // 0
					co, vibr_x, vibr_y, vibr_z, vibr, fire, fan_stat,
					fext_stat);
			printf("Send UDP Msg : %s\r\n", send_buf);
 800283a:	4910      	ldr	r1, [pc, #64]	; (800287c <startUdpSendTask+0xf8>)
 800283c:	481c      	ldr	r0, [pc, #112]	; (80028b0 <startUdpSendTask+0x12c>)
 800283e:	f018 fa53 	bl	801ace8 <iprintf>

			//HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_13); //toggle running led

			//UDP
			netbuf_ref(netbuf, send_buf, strlen(send_buf));
 8002842:	480e      	ldr	r0, [pc, #56]	; (800287c <startUdpSendTask+0xf8>)
 8002844:	f7fd fcfc 	bl	8000240 <strlen>
 8002848:	4603      	mov	r3, r0
 800284a:	b29b      	uxth	r3, r3
 800284c:	461a      	mov	r2, r3
 800284e:	490b      	ldr	r1, [pc, #44]	; (800287c <startUdpSendTask+0xf8>)
 8002850:	68f8      	ldr	r0, [r7, #12]
 8002852:	f00b fe43 	bl	800e4dc <netbuf_ref>
			netconn_send(conn, netbuf);
 8002856:	4b08      	ldr	r3, [pc, #32]	; (8002878 <startUdpSendTask+0xf4>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	68f9      	ldr	r1, [r7, #12]
 800285c:	4618      	mov	r0, r3
 800285e:	f00a fa33 	bl	800ccc8 <netconn_send>

			vibr = 0;
 8002862:	4b0e      	ldr	r3, [pc, #56]	; (800289c <startUdpSendTask+0x118>)
 8002864:	f04f 0200 	mov.w	r2, #0
 8002868:	601a      	str	r2, [r3, #0]

			//TCP
			//netconn_write(conn, send_buf, sizeof(send_buf), NETCONN_NOFLAG);

		}
		osDelay(5000);
 800286a:	f241 3088 	movw	r0, #5000	; 0x1388
 800286e:	f007 f80b 	bl	8009888 <osDelay>
		if (conn != NULL && conn->state == NETCONN_NONE) {
 8002872:	e791      	b.n	8002798 <startUdpSendTask+0x14>
 8002874:	0801f330 	.word	0x0801f330
 8002878:	200009dc 	.word	0x200009dc
 800287c:	2000118c 	.word	0x2000118c
 8002880:	20000c2c 	.word	0x20000c2c
 8002884:	20000c30 	.word	0x20000c30
 8002888:	20000d6c 	.word	0x20000d6c
 800288c:	20001174 	.word	0x20001174
 8002890:	20000c84 	.word	0x20000c84
 8002894:	20001178 	.word	0x20001178
 8002898:	200009e0 	.word	0x200009e0
 800289c:	20000cdc 	.word	0x20000cdc
 80028a0:	20001390 	.word	0x20001390
 80028a4:	20001188 	.word	0x20001188
 80028a8:	20000a7c 	.word	0x20000a7c
 80028ac:	0801f350 	.word	0x0801f350
 80028b0:	0801f3d0 	.word	0x0801f3d0

080028b4 <startLoRaSendTask>:

	}
}

void startLoRaSendTask(void const *argument) {
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b082      	sub	sp, #8
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]

	printf("----- startLoRaSendTask ------\r\n");
 80028bc:	4814      	ldr	r0, [pc, #80]	; (8002910 <startLoRaSendTask+0x5c>)
 80028be:	f018 fa87 	bl	801add0 <puts>
	while (1) {
		// send LoRa message
		if (lora_init) { // lora_init
 80028c2:	4b14      	ldr	r3, [pc, #80]	; (8002914 <startLoRaSendTask+0x60>)
 80028c4:	781b      	ldrb	r3, [r3, #0]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d01c      	beq.n	8002904 <startLoRaSendTask+0x50>
			state = Lora_Status(&huart1);
 80028ca:	4813      	ldr	r0, [pc, #76]	; (8002918 <startLoRaSendTask+0x64>)
 80028cc:	f7ff fd1a 	bl	8002304 <Lora_Status>
 80028d0:	4603      	mov	r3, r0
 80028d2:	461a      	mov	r2, r3
 80028d4:	4b11      	ldr	r3, [pc, #68]	; (800291c <startLoRaSendTask+0x68>)
 80028d6:	701a      	strb	r2, [r3, #0]
			if (state) {
 80028d8:	4b10      	ldr	r3, [pc, #64]	; (800291c <startLoRaSendTask+0x68>)
 80028da:	781b      	ldrb	r3, [r3, #0]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d003      	beq.n	80028e8 <startLoRaSendTask+0x34>
				Lora_Send(&huart1);
 80028e0:	480d      	ldr	r0, [pc, #52]	; (8002918 <startLoRaSendTask+0x64>)
 80028e2:	f7ff fd4f 	bl	8002384 <Lora_Send>
 80028e6:	e00d      	b.n	8002904 <startLoRaSendTask+0x50>
			} else { // JOIN
				state = Lora_Join(&huart1);
 80028e8:	480b      	ldr	r0, [pc, #44]	; (8002918 <startLoRaSendTask+0x64>)
 80028ea:	f7ff fd2b 	bl	8002344 <Lora_Join>
 80028ee:	4603      	mov	r3, r0
 80028f0:	461a      	mov	r2, r3
 80028f2:	4b0a      	ldr	r3, [pc, #40]	; (800291c <startLoRaSendTask+0x68>)
 80028f4:	701a      	strb	r2, [r3, #0]
				if (state == true)
 80028f6:	4b09      	ldr	r3, [pc, #36]	; (800291c <startLoRaSendTask+0x68>)
 80028f8:	781b      	ldrb	r3, [r3, #0]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d002      	beq.n	8002904 <startLoRaSendTask+0x50>
					printf("Lora JOIN Success!!\r\n");
 80028fe:	4808      	ldr	r0, [pc, #32]	; (8002920 <startLoRaSendTask+0x6c>)
 8002900:	f018 fa66 	bl	801add0 <puts>
			}
		}
		osDelay(1000);
 8002904:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002908:	f006 ffbe 	bl	8009888 <osDelay>
		if (lora_init) { // lora_init
 800290c:	e7d9      	b.n	80028c2 <startLoRaSendTask+0xe>
 800290e:	bf00      	nop
 8002910:	0801f3e4 	.word	0x0801f3e4
 8002914:	200013bc 	.word	0x200013bc
 8002918:	20000ce0 	.word	0x20000ce0
 800291c:	20000c35 	.word	0x20000c35
 8002920:	0801f404 	.word	0x0801f404

08002924 <startLedBlinkTask>:
	}
}

void startLedBlinkTask(void const *argument) {
 8002924:	b580      	push	{r7, lr}
 8002926:	b082      	sub	sp, #8
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]

	printf("----- startLedBlinkTask ------\r\n");
 800292c:	4805      	ldr	r0, [pc, #20]	; (8002944 <startLedBlinkTask+0x20>)
 800292e:	f018 fa4f 	bl	801add0 <puts>
	while (1) {
		HAL_GPIO_TogglePin(GPIOB, LED2_Pin);
 8002932:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002936:	4804      	ldr	r0, [pc, #16]	; (8002948 <startLedBlinkTask+0x24>)
 8002938:	f003 f819 	bl	800596e <HAL_GPIO_TogglePin>
		osDelay(200);
 800293c:	20c8      	movs	r0, #200	; 0xc8
 800293e:	f006 ffa3 	bl	8009888 <osDelay>
		HAL_GPIO_TogglePin(GPIOB, LED2_Pin);
 8002942:	e7f6      	b.n	8002932 <startLedBlinkTask+0xe>
 8002944:	0801f41c 	.word	0x0801f41c
 8002948:	40020400 	.word	0x40020400

0800294c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800294c:	b5b0      	push	{r4, r5, r7, lr}
 800294e:	b088      	sub	sp, #32
 8002950:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002952:	f001 f912 	bl	8003b7a <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8002956:	f000 f82d 	bl	80029b4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800295a:	f000 fa57 	bl	8002e0c <MX_GPIO_Init>
	MX_ADC1_Init();
 800295e:	f000 f8bf 	bl	8002ae0 <MX_ADC1_Init>
	MX_USART1_UART_Init();
 8002962:	f000 f9f3 	bl	8002d4c <MX_USART1_UART_Init>
	MX_USART3_UART_Init();
 8002966:	f000 fa21 	bl	8002dac <MX_USART3_UART_Init>
	MX_ADC3_Init();
 800296a:	f000 f95d 	bl	8002c28 <MX_ADC3_Init>
	MX_ADC2_Init();
 800296e:	f000 f909 	bl	8002b84 <MX_ADC2_Init>
	MX_I2C1_Init();
 8002972:	f000 f9ab 	bl	8002ccc <MX_I2C1_Init>
	/* USER CODE BEGIN 2 */

	// power led
	HAL_GPIO_WritePin(GPIOB, LED1_Pin, GPIO_PIN_SET);
 8002976:	2201      	movs	r2, #1
 8002978:	2180      	movs	r1, #128	; 0x80
 800297a:	480b      	ldr	r0, [pc, #44]	; (80029a8 <main+0x5c>)
 800297c:	f002 ffde 	bl	800593c <HAL_GPIO_WritePin>
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* definition and creation of defaultTask */
	osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 8002980:	4b0a      	ldr	r3, [pc, #40]	; (80029ac <main+0x60>)
 8002982:	1d3c      	adds	r4, r7, #4
 8002984:	461d      	mov	r5, r3
 8002986:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002988:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800298a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800298e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002992:	1d3b      	adds	r3, r7, #4
 8002994:	2100      	movs	r1, #0
 8002996:	4618      	mov	r0, r3
 8002998:	f006 ff1e 	bl	80097d8 <osThreadCreate>
 800299c:	4602      	mov	r2, r0
 800299e:	4b04      	ldr	r3, [pc, #16]	; (80029b0 <main+0x64>)
 80029a0:	601a      	str	r2, [r3, #0]
	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	/* USER CODE END RTOS_THREADS */

	/* Start scheduler */
	osKernelStart();
 80029a2:	f006 ff02 	bl	80097aa <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 80029a6:	e7fe      	b.n	80029a6 <main+0x5a>
 80029a8:	40020400 	.word	0x40020400
 80029ac:	0801f448 	.word	0x0801f448
 80029b0:	200009ec 	.word	0x200009ec

080029b4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b0b8      	sub	sp, #224	; 0xe0
 80029b8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80029ba:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80029be:	2234      	movs	r2, #52	; 0x34
 80029c0:	2100      	movs	r1, #0
 80029c2:	4618      	mov	r0, r3
 80029c4:	f017 facb 	bl	8019f5e <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80029c8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80029cc:	2200      	movs	r2, #0
 80029ce:	601a      	str	r2, [r3, #0]
 80029d0:	605a      	str	r2, [r3, #4]
 80029d2:	609a      	str	r2, [r3, #8]
 80029d4:	60da      	str	r2, [r3, #12]
 80029d6:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 80029d8:	f107 0308 	add.w	r3, r7, #8
 80029dc:	2290      	movs	r2, #144	; 0x90
 80029de:	2100      	movs	r1, #0
 80029e0:	4618      	mov	r0, r3
 80029e2:	f017 fabc 	bl	8019f5e <memset>

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 80029e6:	f003 fce7 	bl	80063b8 <HAL_PWR_EnableBkUpAccess>
	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80029ea:	4b3b      	ldr	r3, [pc, #236]	; (8002ad8 <SystemClock_Config+0x124>)
 80029ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ee:	4a3a      	ldr	r2, [pc, #232]	; (8002ad8 <SystemClock_Config+0x124>)
 80029f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029f4:	6413      	str	r3, [r2, #64]	; 0x40
 80029f6:	4b38      	ldr	r3, [pc, #224]	; (8002ad8 <SystemClock_Config+0x124>)
 80029f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029fe:	607b      	str	r3, [r7, #4]
 8002a00:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002a02:	4b36      	ldr	r3, [pc, #216]	; (8002adc <SystemClock_Config+0x128>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002a0a:	4a34      	ldr	r2, [pc, #208]	; (8002adc <SystemClock_Config+0x128>)
 8002a0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a10:	6013      	str	r3, [r2, #0]
 8002a12:	4b32      	ldr	r3, [pc, #200]	; (8002adc <SystemClock_Config+0x128>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002a1a:	603b      	str	r3, [r7, #0]
 8002a1c:	683b      	ldr	r3, [r7, #0]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002a24:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002a28:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a2c:	2302      	movs	r3, #2
 8002a2e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002a32:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002a36:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	RCC_OscInitStruct.PLL.PLLM = 4;
 8002a3a:	2304      	movs	r3, #4
 8002a3c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	RCC_OscInitStruct.PLL.PLLN = 96;
 8002a40:	2360      	movs	r3, #96	; 0x60
 8002a42:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002a46:	2302      	movs	r3, #2
 8002a48:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8002a4c:	2304      	movs	r3, #4
 8002a4e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002a52:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002a56:	4618      	mov	r0, r3
 8002a58:	f003 fd0e 	bl	8006478 <HAL_RCC_OscConfig>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d001      	beq.n	8002a66 <SystemClock_Config+0xb2>
		Error_Handler();
 8002a62:	f000 fd89 	bl	8003578 <Error_Handler>
	}
	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 8002a66:	f003 fcb7 	bl	80063d8 <HAL_PWREx_EnableOverDrive>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d001      	beq.n	8002a74 <SystemClock_Config+0xc0>
		Error_Handler();
 8002a70:	f000 fd82 	bl	8003578 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002a74:	230f      	movs	r3, #15
 8002a76:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a7a:	2302      	movs	r3, #2
 8002a7c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a80:	2300      	movs	r3, #0
 8002a82:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002a86:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a8a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) {
 8002a94:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002a98:	2103      	movs	r1, #3
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f003 ff9a 	bl	80069d4 <HAL_RCC_ClockConfig>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d001      	beq.n	8002aaa <SystemClock_Config+0xf6>
		Error_Handler();
 8002aa6:	f000 fd67 	bl	8003578 <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1
 8002aaa:	f244 1340 	movw	r3, #16704	; 0x4140
 8002aae:	60bb      	str	r3, [r7, #8]
			| RCC_PERIPHCLK_USART3 | RCC_PERIPHCLK_I2C1;
	PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	64fb      	str	r3, [r7, #76]	; 0x4c
	PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	657b      	str	r3, [r7, #84]	; 0x54
	PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	66fb      	str	r3, [r7, #108]	; 0x6c
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8002abc:	f107 0308 	add.w	r3, r7, #8
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f004 f9b1 	bl	8006e28 <HAL_RCCEx_PeriphCLKConfig>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d001      	beq.n	8002ad0 <SystemClock_Config+0x11c>
		Error_Handler();
 8002acc:	f000 fd54 	bl	8003578 <Error_Handler>
	}
}
 8002ad0:	bf00      	nop
 8002ad2:	37e0      	adds	r7, #224	; 0xe0
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	40023800 	.word	0x40023800
 8002adc:	40007000 	.word	0x40007000

08002ae0 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b084      	sub	sp, #16
 8002ae4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8002ae6:	463b      	mov	r3, r7
 8002ae8:	2200      	movs	r2, #0
 8002aea:	601a      	str	r2, [r3, #0]
 8002aec:	605a      	str	r2, [r3, #4]
 8002aee:	609a      	str	r2, [r3, #8]
 8002af0:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8002af2:	4b21      	ldr	r3, [pc, #132]	; (8002b78 <MX_ADC1_Init+0x98>)
 8002af4:	4a21      	ldr	r2, [pc, #132]	; (8002b7c <MX_ADC1_Init+0x9c>)
 8002af6:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002af8:	4b1f      	ldr	r3, [pc, #124]	; (8002b78 <MX_ADC1_Init+0x98>)
 8002afa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002afe:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002b00:	4b1d      	ldr	r3, [pc, #116]	; (8002b78 <MX_ADC1_Init+0x98>)
 8002b02:	2200      	movs	r2, #0
 8002b04:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002b06:	4b1c      	ldr	r3, [pc, #112]	; (8002b78 <MX_ADC1_Init+0x98>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8002b0c:	4b1a      	ldr	r3, [pc, #104]	; (8002b78 <MX_ADC1_Init+0x98>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	619a      	str	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002b12:	4b19      	ldr	r3, [pc, #100]	; (8002b78 <MX_ADC1_Init+0x98>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002b1a:	4b17      	ldr	r3, [pc, #92]	; (8002b78 <MX_ADC1_Init+0x98>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002b20:	4b15      	ldr	r3, [pc, #84]	; (8002b78 <MX_ADC1_Init+0x98>)
 8002b22:	4a17      	ldr	r2, [pc, #92]	; (8002b80 <MX_ADC1_Init+0xa0>)
 8002b24:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002b26:	4b14      	ldr	r3, [pc, #80]	; (8002b78 <MX_ADC1_Init+0x98>)
 8002b28:	2200      	movs	r2, #0
 8002b2a:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 8002b2c:	4b12      	ldr	r3, [pc, #72]	; (8002b78 <MX_ADC1_Init+0x98>)
 8002b2e:	2201      	movs	r2, #1
 8002b30:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8002b32:	4b11      	ldr	r3, [pc, #68]	; (8002b78 <MX_ADC1_Init+0x98>)
 8002b34:	2200      	movs	r2, #0
 8002b36:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002b3a:	4b0f      	ldr	r3, [pc, #60]	; (8002b78 <MX_ADC1_Init+0x98>)
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8002b40:	480d      	ldr	r0, [pc, #52]	; (8002b78 <MX_ADC1_Init+0x98>)
 8002b42:	f001 f869 	bl	8003c18 <HAL_ADC_Init>
 8002b46:	4603      	mov	r3, r0
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d001      	beq.n	8002b50 <MX_ADC1_Init+0x70>
		Error_Handler();
 8002b4c:	f000 fd14 	bl	8003578 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_9;
 8002b50:	2309      	movs	r3, #9
 8002b52:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8002b54:	2301      	movs	r3, #1
 8002b56:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8002b5c:	463b      	mov	r3, r7
 8002b5e:	4619      	mov	r1, r3
 8002b60:	4805      	ldr	r0, [pc, #20]	; (8002b78 <MX_ADC1_Init+0x98>)
 8002b62:	f001 f9ef 	bl	8003f44 <HAL_ADC_ConfigChannel>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d001      	beq.n	8002b70 <MX_ADC1_Init+0x90>
		Error_Handler();
 8002b6c:	f000 fd04 	bl	8003578 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8002b70:	bf00      	nop
 8002b72:	3710      	adds	r7, #16
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	20000c38 	.word	0x20000c38
 8002b7c:	40012000 	.word	0x40012000
 8002b80:	0f000001 	.word	0x0f000001

08002b84 <MX_ADC2_Init>:
/**
 * @brief ADC2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC2_Init(void) {
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b084      	sub	sp, #16
 8002b88:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC2_Init 0 */

	/* USER CODE END ADC2_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8002b8a:	463b      	mov	r3, r7
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	601a      	str	r2, [r3, #0]
 8002b90:	605a      	str	r2, [r3, #4]
 8002b92:	609a      	str	r2, [r3, #8]
 8002b94:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC2_Init 1 */

	/* USER CODE END ADC2_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc2.Instance = ADC2;
 8002b96:	4b21      	ldr	r3, [pc, #132]	; (8002c1c <MX_ADC2_Init+0x98>)
 8002b98:	4a21      	ldr	r2, [pc, #132]	; (8002c20 <MX_ADC2_Init+0x9c>)
 8002b9a:	601a      	str	r2, [r3, #0]
	hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002b9c:	4b1f      	ldr	r3, [pc, #124]	; (8002c1c <MX_ADC2_Init+0x98>)
 8002b9e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002ba2:	605a      	str	r2, [r3, #4]
	hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8002ba4:	4b1d      	ldr	r3, [pc, #116]	; (8002c1c <MX_ADC2_Init+0x98>)
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	609a      	str	r2, [r3, #8]
	hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002baa:	4b1c      	ldr	r3, [pc, #112]	; (8002c1c <MX_ADC2_Init+0x98>)
 8002bac:	2200      	movs	r2, #0
 8002bae:	611a      	str	r2, [r3, #16]
	hadc2.Init.ContinuousConvMode = DISABLE;
 8002bb0:	4b1a      	ldr	r3, [pc, #104]	; (8002c1c <MX_ADC2_Init+0x98>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	619a      	str	r2, [r3, #24]
	hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002bb6:	4b19      	ldr	r3, [pc, #100]	; (8002c1c <MX_ADC2_Init+0x98>)
 8002bb8:	2200      	movs	r2, #0
 8002bba:	f883 2020 	strb.w	r2, [r3, #32]
	hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002bbe:	4b17      	ldr	r3, [pc, #92]	; (8002c1c <MX_ADC2_Init+0x98>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002bc4:	4b15      	ldr	r3, [pc, #84]	; (8002c1c <MX_ADC2_Init+0x98>)
 8002bc6:	4a17      	ldr	r2, [pc, #92]	; (8002c24 <MX_ADC2_Init+0xa0>)
 8002bc8:	629a      	str	r2, [r3, #40]	; 0x28
	hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002bca:	4b14      	ldr	r3, [pc, #80]	; (8002c1c <MX_ADC2_Init+0x98>)
 8002bcc:	2200      	movs	r2, #0
 8002bce:	60da      	str	r2, [r3, #12]
	hadc2.Init.NbrOfConversion = 1;
 8002bd0:	4b12      	ldr	r3, [pc, #72]	; (8002c1c <MX_ADC2_Init+0x98>)
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	61da      	str	r2, [r3, #28]
	hadc2.Init.DMAContinuousRequests = DISABLE;
 8002bd6:	4b11      	ldr	r3, [pc, #68]	; (8002c1c <MX_ADC2_Init+0x98>)
 8002bd8:	2200      	movs	r2, #0
 8002bda:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002bde:	4b0f      	ldr	r3, [pc, #60]	; (8002c1c <MX_ADC2_Init+0x98>)
 8002be0:	2201      	movs	r2, #1
 8002be2:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc2) != HAL_OK) {
 8002be4:	480d      	ldr	r0, [pc, #52]	; (8002c1c <MX_ADC2_Init+0x98>)
 8002be6:	f001 f817 	bl	8003c18 <HAL_ADC_Init>
 8002bea:	4603      	mov	r3, r0
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d001      	beq.n	8002bf4 <MX_ADC2_Init+0x70>
		Error_Handler();
 8002bf0:	f000 fcc2 	bl	8003578 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_12;
 8002bf4:	230c      	movs	r3, #12
 8002bf6:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK) {
 8002c00:	463b      	mov	r3, r7
 8002c02:	4619      	mov	r1, r3
 8002c04:	4805      	ldr	r0, [pc, #20]	; (8002c1c <MX_ADC2_Init+0x98>)
 8002c06:	f001 f99d 	bl	8003f44 <HAL_ADC_ConfigChannel>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d001      	beq.n	8002c14 <MX_ADC2_Init+0x90>
		Error_Handler();
 8002c10:	f000 fcb2 	bl	8003578 <Error_Handler>
	}
	/* USER CODE BEGIN ADC2_Init 2 */

	/* USER CODE END ADC2_Init 2 */

}
 8002c14:	bf00      	nop
 8002c16:	3710      	adds	r7, #16
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	20000a80 	.word	0x20000a80
 8002c20:	40012100 	.word	0x40012100
 8002c24:	0f000001 	.word	0x0f000001

08002c28 <MX_ADC3_Init>:
/**
 * @brief ADC3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC3_Init(void) {
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b084      	sub	sp, #16
 8002c2c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC3_Init 0 */

	/* USER CODE END ADC3_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8002c2e:	463b      	mov	r3, r7
 8002c30:	2200      	movs	r2, #0
 8002c32:	601a      	str	r2, [r3, #0]
 8002c34:	605a      	str	r2, [r3, #4]
 8002c36:	609a      	str	r2, [r3, #8]
 8002c38:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC3_Init 1 */

	/* USER CODE END ADC3_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc3.Instance = ADC3;
 8002c3a:	4b21      	ldr	r3, [pc, #132]	; (8002cc0 <MX_ADC3_Init+0x98>)
 8002c3c:	4a21      	ldr	r2, [pc, #132]	; (8002cc4 <MX_ADC3_Init+0x9c>)
 8002c3e:	601a      	str	r2, [r3, #0]
	hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002c40:	4b1f      	ldr	r3, [pc, #124]	; (8002cc0 <MX_ADC3_Init+0x98>)
 8002c42:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002c46:	605a      	str	r2, [r3, #4]
	hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8002c48:	4b1d      	ldr	r3, [pc, #116]	; (8002cc0 <MX_ADC3_Init+0x98>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	609a      	str	r2, [r3, #8]
	hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002c4e:	4b1c      	ldr	r3, [pc, #112]	; (8002cc0 <MX_ADC3_Init+0x98>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	611a      	str	r2, [r3, #16]
	hadc3.Init.ContinuousConvMode = DISABLE;
 8002c54:	4b1a      	ldr	r3, [pc, #104]	; (8002cc0 <MX_ADC3_Init+0x98>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	619a      	str	r2, [r3, #24]
	hadc3.Init.DiscontinuousConvMode = DISABLE;
 8002c5a:	4b19      	ldr	r3, [pc, #100]	; (8002cc0 <MX_ADC3_Init+0x98>)
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	f883 2020 	strb.w	r2, [r3, #32]
	hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002c62:	4b17      	ldr	r3, [pc, #92]	; (8002cc0 <MX_ADC3_Init+0x98>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002c68:	4b15      	ldr	r3, [pc, #84]	; (8002cc0 <MX_ADC3_Init+0x98>)
 8002c6a:	4a17      	ldr	r2, [pc, #92]	; (8002cc8 <MX_ADC3_Init+0xa0>)
 8002c6c:	629a      	str	r2, [r3, #40]	; 0x28
	hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002c6e:	4b14      	ldr	r3, [pc, #80]	; (8002cc0 <MX_ADC3_Init+0x98>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	60da      	str	r2, [r3, #12]
	hadc3.Init.NbrOfConversion = 1;
 8002c74:	4b12      	ldr	r3, [pc, #72]	; (8002cc0 <MX_ADC3_Init+0x98>)
 8002c76:	2201      	movs	r2, #1
 8002c78:	61da      	str	r2, [r3, #28]
	hadc3.Init.DMAContinuousRequests = DISABLE;
 8002c7a:	4b11      	ldr	r3, [pc, #68]	; (8002cc0 <MX_ADC3_Init+0x98>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002c82:	4b0f      	ldr	r3, [pc, #60]	; (8002cc0 <MX_ADC3_Init+0x98>)
 8002c84:	2201      	movs	r2, #1
 8002c86:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc3) != HAL_OK) {
 8002c88:	480d      	ldr	r0, [pc, #52]	; (8002cc0 <MX_ADC3_Init+0x98>)
 8002c8a:	f000 ffc5 	bl	8003c18 <HAL_ADC_Init>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d001      	beq.n	8002c98 <MX_ADC3_Init+0x70>
		Error_Handler();
 8002c94:	f000 fc70 	bl	8003578 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_14;
 8002c98:	230e      	movs	r3, #14
 8002c9a:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK) {
 8002ca4:	463b      	mov	r3, r7
 8002ca6:	4619      	mov	r1, r3
 8002ca8:	4805      	ldr	r0, [pc, #20]	; (8002cc0 <MX_ADC3_Init+0x98>)
 8002caa:	f001 f94b 	bl	8003f44 <HAL_ADC_ConfigChannel>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d001      	beq.n	8002cb8 <MX_ADC3_Init+0x90>
		Error_Handler();
 8002cb4:	f000 fc60 	bl	8003578 <Error_Handler>
	}
	/* USER CODE BEGIN ADC3_Init 2 */

	/* USER CODE END ADC3_Init 2 */

}
 8002cb8:	bf00      	nop
 8002cba:	3710      	adds	r7, #16
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	20000c8c 	.word	0x20000c8c
 8002cc4:	40012200 	.word	0x40012200
 8002cc8:	0f000001 	.word	0x0f000001

08002ccc <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8002cd0:	4b1b      	ldr	r3, [pc, #108]	; (8002d40 <MX_I2C1_Init+0x74>)
 8002cd2:	4a1c      	ldr	r2, [pc, #112]	; (8002d44 <MX_I2C1_Init+0x78>)
 8002cd4:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x20303E5D;
 8002cd6:	4b1a      	ldr	r3, [pc, #104]	; (8002d40 <MX_I2C1_Init+0x74>)
 8002cd8:	4a1b      	ldr	r2, [pc, #108]	; (8002d48 <MX_I2C1_Init+0x7c>)
 8002cda:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8002cdc:	4b18      	ldr	r3, [pc, #96]	; (8002d40 <MX_I2C1_Init+0x74>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002ce2:	4b17      	ldr	r3, [pc, #92]	; (8002d40 <MX_I2C1_Init+0x74>)
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002ce8:	4b15      	ldr	r3, [pc, #84]	; (8002d40 <MX_I2C1_Init+0x74>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8002cee:	4b14      	ldr	r3, [pc, #80]	; (8002d40 <MX_I2C1_Init+0x74>)
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002cf4:	4b12      	ldr	r3, [pc, #72]	; (8002d40 <MX_I2C1_Init+0x74>)
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002cfa:	4b11      	ldr	r3, [pc, #68]	; (8002d40 <MX_I2C1_Init+0x74>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002d00:	4b0f      	ldr	r3, [pc, #60]	; (8002d40 <MX_I2C1_Init+0x74>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8002d06:	480e      	ldr	r0, [pc, #56]	; (8002d40 <MX_I2C1_Init+0x74>)
 8002d08:	f002 fe64 	bl	80059d4 <HAL_I2C_Init>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d001      	beq.n	8002d16 <MX_I2C1_Init+0x4a>
		Error_Handler();
 8002d12:	f000 fc31 	bl	8003578 <Error_Handler>
	}
	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 8002d16:	2100      	movs	r1, #0
 8002d18:	4809      	ldr	r0, [pc, #36]	; (8002d40 <MX_I2C1_Init+0x74>)
 8002d1a:	f003 fab5 	bl	8006288 <HAL_I2CEx_ConfigAnalogFilter>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d001      	beq.n	8002d28 <MX_I2C1_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 8002d24:	f000 fc28 	bl	8003578 <Error_Handler>
	}
	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 8002d28:	2100      	movs	r1, #0
 8002d2a:	4805      	ldr	r0, [pc, #20]	; (8002d40 <MX_I2C1_Init+0x74>)
 8002d2c:	f003 faf7 	bl	800631e <HAL_I2CEx_ConfigDigitalFilter>
 8002d30:	4603      	mov	r3, r0
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d001      	beq.n	8002d3a <MX_I2C1_Init+0x6e>
		Error_Handler();
 8002d36:	f000 fc1f 	bl	8003578 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8002d3a:	bf00      	nop
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	20000acc 	.word	0x20000acc
 8002d44:	40005400 	.word	0x40005400
 8002d48:	20303e5d 	.word	0x20303e5d

08002d4c <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8002d50:	4b14      	ldr	r3, [pc, #80]	; (8002da4 <MX_USART1_UART_Init+0x58>)
 8002d52:	4a15      	ldr	r2, [pc, #84]	; (8002da8 <MX_USART1_UART_Init+0x5c>)
 8002d54:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8002d56:	4b13      	ldr	r3, [pc, #76]	; (8002da4 <MX_USART1_UART_Init+0x58>)
 8002d58:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002d5c:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002d5e:	4b11      	ldr	r3, [pc, #68]	; (8002da4 <MX_USART1_UART_Init+0x58>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8002d64:	4b0f      	ldr	r3, [pc, #60]	; (8002da4 <MX_USART1_UART_Init+0x58>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8002d6a:	4b0e      	ldr	r3, [pc, #56]	; (8002da4 <MX_USART1_UART_Init+0x58>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8002d70:	4b0c      	ldr	r3, [pc, #48]	; (8002da4 <MX_USART1_UART_Init+0x58>)
 8002d72:	220c      	movs	r2, #12
 8002d74:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d76:	4b0b      	ldr	r3, [pc, #44]	; (8002da4 <MX_USART1_UART_Init+0x58>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d7c:	4b09      	ldr	r3, [pc, #36]	; (8002da4 <MX_USART1_UART_Init+0x58>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d82:	4b08      	ldr	r3, [pc, #32]	; (8002da4 <MX_USART1_UART_Init+0x58>)
 8002d84:	2200      	movs	r2, #0
 8002d86:	621a      	str	r2, [r3, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d88:	4b06      	ldr	r3, [pc, #24]	; (8002da4 <MX_USART1_UART_Init+0x58>)
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8002d8e:	4805      	ldr	r0, [pc, #20]	; (8002da4 <MX_USART1_UART_Init+0x58>)
 8002d90:	f004 fed6 	bl	8007b40 <HAL_UART_Init>
 8002d94:	4603      	mov	r3, r0
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d001      	beq.n	8002d9e <MX_USART1_UART_Init+0x52>
		Error_Handler();
 8002d9a:	f000 fbed 	bl	8003578 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8002d9e:	bf00      	nop
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	20000ce0 	.word	0x20000ce0
 8002da8:	40011000 	.word	0x40011000

08002dac <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 8002dac:	b580      	push	{r7, lr}
 8002dae:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8002db0:	4b14      	ldr	r3, [pc, #80]	; (8002e04 <MX_USART3_UART_Init+0x58>)
 8002db2:	4a15      	ldr	r2, [pc, #84]	; (8002e08 <MX_USART3_UART_Init+0x5c>)
 8002db4:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8002db6:	4b13      	ldr	r3, [pc, #76]	; (8002e04 <MX_USART3_UART_Init+0x58>)
 8002db8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002dbc:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002dbe:	4b11      	ldr	r3, [pc, #68]	; (8002e04 <MX_USART3_UART_Init+0x58>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8002dc4:	4b0f      	ldr	r3, [pc, #60]	; (8002e04 <MX_USART3_UART_Init+0x58>)
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8002dca:	4b0e      	ldr	r3, [pc, #56]	; (8002e04 <MX_USART3_UART_Init+0x58>)
 8002dcc:	2200      	movs	r2, #0
 8002dce:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8002dd0:	4b0c      	ldr	r3, [pc, #48]	; (8002e04 <MX_USART3_UART_Init+0x58>)
 8002dd2:	220c      	movs	r2, #12
 8002dd4:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002dd6:	4b0b      	ldr	r3, [pc, #44]	; (8002e04 <MX_USART3_UART_Init+0x58>)
 8002dd8:	2200      	movs	r2, #0
 8002dda:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ddc:	4b09      	ldr	r3, [pc, #36]	; (8002e04 <MX_USART3_UART_Init+0x58>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002de2:	4b08      	ldr	r3, [pc, #32]	; (8002e04 <MX_USART3_UART_Init+0x58>)
 8002de4:	2200      	movs	r2, #0
 8002de6:	621a      	str	r2, [r3, #32]
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002de8:	4b06      	ldr	r3, [pc, #24]	; (8002e04 <MX_USART3_UART_Init+0x58>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8002dee:	4805      	ldr	r0, [pc, #20]	; (8002e04 <MX_USART3_UART_Init+0x58>)
 8002df0:	f004 fea6 	bl	8007b40 <HAL_UART_Init>
 8002df4:	4603      	mov	r3, r0
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d001      	beq.n	8002dfe <MX_USART3_UART_Init+0x52>
		Error_Handler();
 8002dfa:	f000 fbbd 	bl	8003578 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8002dfe:	bf00      	nop
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	200009fc 	.word	0x200009fc
 8002e08:	40004800 	.word	0x40004800

08002e0c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b08e      	sub	sp, #56	; 0x38
 8002e10:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002e12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e16:	2200      	movs	r2, #0
 8002e18:	601a      	str	r2, [r3, #0]
 8002e1a:	605a      	str	r2, [r3, #4]
 8002e1c:	609a      	str	r2, [r3, #8]
 8002e1e:	60da      	str	r2, [r3, #12]
 8002e20:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002e22:	4b83      	ldr	r3, [pc, #524]	; (8003030 <MX_GPIO_Init+0x224>)
 8002e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e26:	4a82      	ldr	r2, [pc, #520]	; (8003030 <MX_GPIO_Init+0x224>)
 8002e28:	f043 0304 	orr.w	r3, r3, #4
 8002e2c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e2e:	4b80      	ldr	r3, [pc, #512]	; (8003030 <MX_GPIO_Init+0x224>)
 8002e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e32:	f003 0304 	and.w	r3, r3, #4
 8002e36:	623b      	str	r3, [r7, #32]
 8002e38:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8002e3a:	4b7d      	ldr	r3, [pc, #500]	; (8003030 <MX_GPIO_Init+0x224>)
 8002e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e3e:	4a7c      	ldr	r2, [pc, #496]	; (8003030 <MX_GPIO_Init+0x224>)
 8002e40:	f043 0320 	orr.w	r3, r3, #32
 8002e44:	6313      	str	r3, [r2, #48]	; 0x30
 8002e46:	4b7a      	ldr	r3, [pc, #488]	; (8003030 <MX_GPIO_Init+0x224>)
 8002e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e4a:	f003 0320 	and.w	r3, r3, #32
 8002e4e:	61fb      	str	r3, [r7, #28]
 8002e50:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8002e52:	4b77      	ldr	r3, [pc, #476]	; (8003030 <MX_GPIO_Init+0x224>)
 8002e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e56:	4a76      	ldr	r2, [pc, #472]	; (8003030 <MX_GPIO_Init+0x224>)
 8002e58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e5c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e5e:	4b74      	ldr	r3, [pc, #464]	; (8003030 <MX_GPIO_Init+0x224>)
 8002e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e66:	61bb      	str	r3, [r7, #24]
 8002e68:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002e6a:	4b71      	ldr	r3, [pc, #452]	; (8003030 <MX_GPIO_Init+0x224>)
 8002e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e6e:	4a70      	ldr	r2, [pc, #448]	; (8003030 <MX_GPIO_Init+0x224>)
 8002e70:	f043 0301 	orr.w	r3, r3, #1
 8002e74:	6313      	str	r3, [r2, #48]	; 0x30
 8002e76:	4b6e      	ldr	r3, [pc, #440]	; (8003030 <MX_GPIO_Init+0x224>)
 8002e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e7a:	f003 0301 	and.w	r3, r3, #1
 8002e7e:	617b      	str	r3, [r7, #20]
 8002e80:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002e82:	4b6b      	ldr	r3, [pc, #428]	; (8003030 <MX_GPIO_Init+0x224>)
 8002e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e86:	4a6a      	ldr	r2, [pc, #424]	; (8003030 <MX_GPIO_Init+0x224>)
 8002e88:	f043 0302 	orr.w	r3, r3, #2
 8002e8c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e8e:	4b68      	ldr	r3, [pc, #416]	; (8003030 <MX_GPIO_Init+0x224>)
 8002e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e92:	f003 0302 	and.w	r3, r3, #2
 8002e96:	613b      	str	r3, [r7, #16]
 8002e98:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8002e9a:	4b65      	ldr	r3, [pc, #404]	; (8003030 <MX_GPIO_Init+0x224>)
 8002e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e9e:	4a64      	ldr	r2, [pc, #400]	; (8003030 <MX_GPIO_Init+0x224>)
 8002ea0:	f043 0310 	orr.w	r3, r3, #16
 8002ea4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ea6:	4b62      	ldr	r3, [pc, #392]	; (8003030 <MX_GPIO_Init+0x224>)
 8002ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eaa:	f003 0310 	and.w	r3, r3, #16
 8002eae:	60fb      	str	r3, [r7, #12]
 8002eb0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002eb2:	4b5f      	ldr	r3, [pc, #380]	; (8003030 <MX_GPIO_Init+0x224>)
 8002eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eb6:	4a5e      	ldr	r2, [pc, #376]	; (8003030 <MX_GPIO_Init+0x224>)
 8002eb8:	f043 0308 	orr.w	r3, r3, #8
 8002ebc:	6313      	str	r3, [r2, #48]	; 0x30
 8002ebe:	4b5c      	ldr	r3, [pc, #368]	; (8003030 <MX_GPIO_Init+0x224>)
 8002ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec2:	f003 0308 	and.w	r3, r3, #8
 8002ec6:	60bb      	str	r3, [r7, #8]
 8002ec8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8002eca:	4b59      	ldr	r3, [pc, #356]	; (8003030 <MX_GPIO_Init+0x224>)
 8002ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ece:	4a58      	ldr	r2, [pc, #352]	; (8003030 <MX_GPIO_Init+0x224>)
 8002ed0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ed4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ed6:	4b56      	ldr	r3, [pc, #344]	; (8003030 <MX_GPIO_Init+0x224>)
 8002ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ede:	607b      	str	r3, [r7, #4]
 8002ee0:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 | LED2_Pin | LED1_Pin, GPIO_PIN_RESET);
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	f244 0181 	movw	r1, #16513	; 0x4081
 8002ee8:	4852      	ldr	r0, [pc, #328]	; (8003034 <MX_GPIO_Init+0x228>)
 8002eea:	f002 fd27 	bl	800593c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG, FAN_Pin | GPIO_PIN_6, GPIO_PIN_RESET);
 8002eee:	2200      	movs	r2, #0
 8002ef0:	2144      	movs	r1, #68	; 0x44
 8002ef2:	4851      	ldr	r0, [pc, #324]	; (8003038 <MX_GPIO_Init+0x22c>)
 8002ef4:	f002 fd22 	bl	800593c <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002ef8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002efc:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002efe:	4b4f      	ldr	r3, [pc, #316]	; (800303c <MX_GPIO_Init+0x230>)
 8002f00:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f02:	2300      	movs	r3, #0
 8002f04:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f0a:	4619      	mov	r1, r3
 8002f0c:	484c      	ldr	r0, [pc, #304]	; (8003040 <MX_GPIO_Init+0x234>)
 8002f0e:	f002 fb53 	bl	80055b8 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB0 LED2_Pin LED1_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | LED2_Pin | LED1_Pin;
 8002f12:	f244 0381 	movw	r3, #16513	; 0x4081
 8002f16:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f20:	2300      	movs	r3, #0
 8002f22:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f28:	4619      	mov	r1, r3
 8002f2a:	4842      	ldr	r0, [pc, #264]	; (8003034 <MX_GPIO_Init+0x228>)
 8002f2c:	f002 fb44 	bl	80055b8 <HAL_GPIO_Init>

	/*Configure GPIO pins : SW3_1_Pin SW3_2_Pin SW3_3_Pin SW3_4_Pin */
	GPIO_InitStruct.Pin = SW3_1_Pin | SW3_2_Pin | SW3_3_Pin | SW3_4_Pin;
 8002f30:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8002f34:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f36:	2300      	movs	r3, #0
 8002f38:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002f3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f42:	4619      	mov	r1, r3
 8002f44:	483f      	ldr	r0, [pc, #252]	; (8003044 <MX_GPIO_Init+0x238>)
 8002f46:	f002 fb37 	bl	80055b8 <HAL_GPIO_Init>

	/*Configure GPIO pins : FIRE0_Pin FIRE1_Pin */
	GPIO_InitStruct.Pin = FIRE0_Pin | FIRE1_Pin;
 8002f4a:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8002f4e:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f50:	2300      	movs	r3, #0
 8002f52:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f54:	2300      	movs	r3, #0
 8002f56:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002f58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f5c:	4619      	mov	r1, r3
 8002f5e:	483a      	ldr	r0, [pc, #232]	; (8003048 <MX_GPIO_Init+0x23c>)
 8002f60:	f002 fb2a 	bl	80055b8 <HAL_GPIO_Init>

	/*Configure GPIO pins : FAN_Pin PG6 */
	GPIO_InitStruct.Pin = FAN_Pin | GPIO_PIN_6;
 8002f64:	2344      	movs	r3, #68	; 0x44
 8002f66:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f70:	2300      	movs	r3, #0
 8002f72:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002f74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f78:	4619      	mov	r1, r3
 8002f7a:	482f      	ldr	r0, [pc, #188]	; (8003038 <MX_GPIO_Init+0x22c>)
 8002f7c:	f002 fb1c 	bl	80055b8 <HAL_GPIO_Init>

	/*Configure GPIO pins : FEXT_NO_Pin FEXT_NC_Pin PG7 */
	GPIO_InitStruct.Pin = FEXT_NO_Pin | FEXT_NC_Pin | GPIO_PIN_7;
 8002f80:	2398      	movs	r3, #152	; 0x98
 8002f82:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f84:	2300      	movs	r3, #0
 8002f86:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002f8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f90:	4619      	mov	r1, r3
 8002f92:	4829      	ldr	r0, [pc, #164]	; (8003038 <MX_GPIO_Init+0x22c>)
 8002f94:	f002 fb10 	bl	80055b8 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA8 PA10 PA11 PA12 */
	GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12;
 8002f98:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8002f9c:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f9e:	2302      	movs	r3, #2
 8002fa0:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fa6:	2303      	movs	r3, #3
 8002fa8:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002faa:	230a      	movs	r3, #10
 8002fac:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fb2:	4619      	mov	r1, r3
 8002fb4:	4825      	ldr	r0, [pc, #148]	; (800304c <MX_GPIO_Init+0x240>)
 8002fb6:	f002 faff 	bl	80055b8 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA9 */
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002fba:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002fbe:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fc8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fcc:	4619      	mov	r1, r3
 8002fce:	481f      	ldr	r0, [pc, #124]	; (800304c <MX_GPIO_Init+0x240>)
 8002fd0:	f002 faf2 	bl	80055b8 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD5 PD6 */
	GPIO_InitStruct.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8002fd4:	2360      	movs	r3, #96	; 0x60
 8002fd6:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fd8:	2302      	movs	r3, #2
 8002fda:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fe0:	2303      	movs	r3, #3
 8002fe2:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002fe4:	2307      	movs	r3, #7
 8002fe6:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002fe8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fec:	4619      	mov	r1, r3
 8002fee:	4816      	ldr	r0, [pc, #88]	; (8003048 <MX_GPIO_Init+0x23c>)
 8002ff0:	f002 fae2 	bl	80055b8 <HAL_GPIO_Init>

	/*Configure GPIO pins : PG9 PG14 */
	GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_14;
 8002ff4:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8002ff8:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ffa:	2302      	movs	r3, #2
 8002ffc:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ffe:	2300      	movs	r3, #0
 8003000:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003002:	2303      	movs	r3, #3
 8003004:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003006:	2308      	movs	r3, #8
 8003008:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800300a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800300e:	4619      	mov	r1, r3
 8003010:	4809      	ldr	r0, [pc, #36]	; (8003038 <MX_GPIO_Init+0x22c>)
 8003012:	f002 fad1 	bl	80055b8 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8003016:	2200      	movs	r2, #0
 8003018:	2105      	movs	r1, #5
 800301a:	2028      	movs	r0, #40	; 0x28
 800301c:	f001 fa8e 	bl	800453c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003020:	2028      	movs	r0, #40	; 0x28
 8003022:	f001 faa7 	bl	8004574 <HAL_NVIC_EnableIRQ>

}
 8003026:	bf00      	nop
 8003028:	3738      	adds	r7, #56	; 0x38
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}
 800302e:	bf00      	nop
 8003030:	40023800 	.word	0x40023800
 8003034:	40020400 	.word	0x40020400
 8003038:	40021800 	.word	0x40021800
 800303c:	10210000 	.word	0x10210000
 8003040:	40020800 	.word	0x40020800
 8003044:	40021000 	.word	0x40021000
 8003048:	40020c00 	.word	0x40020c00
 800304c:	40020000 	.word	0x40020000

08003050 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8003050:	b480      	push	{r7}
 8003052:	b083      	sub	sp, #12
 8003054:	af00      	add	r7, sp, #0
 8003056:	4603      	mov	r3, r0
 8003058:	80fb      	strh	r3, [r7, #6]

		//uint8_t init_sw = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
		//HAL_GPIO_TogglePin(GPIOB, RED_LED_Pin);
		//printf("PREESED\r\n");
	}
}
 800305a:	bf00      	nop
 800305c:	370c      	adds	r7, #12
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr
	...

08003068 <initTxType>:

void initTxType(void) {
 8003068:	b580      	push	{r7, lr}
 800306a:	b082      	sub	sp, #8
 800306c:	af00      	add	r7, sp, #0

	uint8_t sw3_1 = HAL_GPIO_ReadPin(GPIOE, SW3_1_Pin);
 800306e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003072:	4812      	ldr	r0, [pc, #72]	; (80030bc <initTxType+0x54>)
 8003074:	f002 fc4a 	bl	800590c <HAL_GPIO_ReadPin>
 8003078:	4603      	mov	r3, r0
 800307a:	71fb      	strb	r3, [r7, #7]
	uint8_t sw3_2 = HAL_GPIO_ReadPin(GPIOE, SW3_2_Pin);
 800307c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003080:	480e      	ldr	r0, [pc, #56]	; (80030bc <initTxType+0x54>)
 8003082:	f002 fc43 	bl	800590c <HAL_GPIO_ReadPin>
 8003086:	4603      	mov	r3, r0
 8003088:	71bb      	strb	r3, [r7, #6]
	uint8_t sw3_3 = HAL_GPIO_ReadPin(GPIOE, SW3_3_Pin);
 800308a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800308e:	480b      	ldr	r0, [pc, #44]	; (80030bc <initTxType+0x54>)
 8003090:	f002 fc3c 	bl	800590c <HAL_GPIO_ReadPin>
 8003094:	4603      	mov	r3, r0
 8003096:	717b      	strb	r3, [r7, #5]
	uint8_t sw3_4 = HAL_GPIO_ReadPin(GPIOE, SW3_4_Pin);
 8003098:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800309c:	4807      	ldr	r0, [pc, #28]	; (80030bc <initTxType+0x54>)
 800309e:	f002 fc35 	bl	800590c <HAL_GPIO_ReadPin>
 80030a2:	4603      	mov	r3, r0
 80030a4:	713b      	strb	r3, [r7, #4]

	UDP = sw3_1;
 80030a6:	4a06      	ldr	r2, [pc, #24]	; (80030c0 <initTxType+0x58>)
 80030a8:	79fb      	ldrb	r3, [r7, #7]
 80030aa:	7013      	strb	r3, [r2, #0]
	LORA = sw3_2;
 80030ac:	4a05      	ldr	r2, [pc, #20]	; (80030c4 <initTxType+0x5c>)
 80030ae:	79bb      	ldrb	r3, [r7, #6]
 80030b0:	7013      	strb	r3, [r2, #0]

}
 80030b2:	bf00      	nop
 80030b4:	3708      	adds	r7, #8
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	40021000 	.word	0x40021000
 80030c0:	20000cd9 	.word	0x20000cd9
 80030c4:	20000c80 	.word	0x20000c80

080030c8 <initDeviceEui>:
	device_id = DEVICEID
	;
	printf("DEVICE_ID : %d\r\n", device_id);
}

void initDeviceEui(void) {
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b084      	sub	sp, #16
 80030cc:	af00      	add	r7, sp, #0

	unsigned char a[] = { 0xff, 0xff, 0xff, 0xff, 0x00, 0x00, 0x00, (device_id
 80030ce:	23ff      	movs	r3, #255	; 0xff
 80030d0:	703b      	strb	r3, [r7, #0]
 80030d2:	23ff      	movs	r3, #255	; 0xff
 80030d4:	707b      	strb	r3, [r7, #1]
 80030d6:	23ff      	movs	r3, #255	; 0xff
 80030d8:	70bb      	strb	r3, [r7, #2]
 80030da:	23ff      	movs	r3, #255	; 0xff
 80030dc:	70fb      	strb	r3, [r7, #3]
 80030de:	2300      	movs	r3, #0
 80030e0:	713b      	strb	r3, [r7, #4]
 80030e2:	2300      	movs	r3, #0
 80030e4:	717b      	strb	r3, [r7, #5]
 80030e6:	2300      	movs	r3, #0
 80030e8:	71bb      	strb	r3, [r7, #6]
 80030ea:	4b14      	ldr	r3, [pc, #80]	; (800313c <initDeviceEui+0x74>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	b2db      	uxtb	r3, r3
 80030f0:	71fb      	strb	r3, [r7, #7]
			& 0xff) };

	char *s = malloc(sizeof a * 2 + 1);
 80030f2:	2011      	movs	r0, #17
 80030f4:	f016 fede 	bl	8019eb4 <malloc>
 80030f8:	4603      	mov	r3, r0
 80030fa:	60bb      	str	r3, [r7, #8]
	for (size_t i = 0; i < sizeof a; i++)
 80030fc:	2300      	movs	r3, #0
 80030fe:	60fb      	str	r3, [r7, #12]
 8003100:	e00e      	b.n	8003120 <initDeviceEui+0x58>
		sprintf(s + i * 2, "%02x", a[i]);
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	005b      	lsls	r3, r3, #1
 8003106:	68ba      	ldr	r2, [r7, #8]
 8003108:	18d0      	adds	r0, r2, r3
 800310a:	463a      	mov	r2, r7
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	4413      	add	r3, r2
 8003110:	781b      	ldrb	r3, [r3, #0]
 8003112:	461a      	mov	r2, r3
 8003114:	490a      	ldr	r1, [pc, #40]	; (8003140 <initDeviceEui+0x78>)
 8003116:	f017 ff07 	bl	801af28 <siprintf>
	for (size_t i = 0; i < sizeof a; i++)
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	3301      	adds	r3, #1
 800311e:	60fb      	str	r3, [r7, #12]
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2b07      	cmp	r3, #7
 8003124:	d9ed      	bls.n	8003102 <initDeviceEui+0x3a>

	printf("deviceEUI : %s\r\n", s);
 8003126:	68b9      	ldr	r1, [r7, #8]
 8003128:	4806      	ldr	r0, [pc, #24]	; (8003144 <initDeviceEui+0x7c>)
 800312a:	f017 fddd 	bl	801ace8 <iprintf>

	device_eui = s;
 800312e:	4a06      	ldr	r2, [pc, #24]	; (8003148 <initDeviceEui+0x80>)
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	6013      	str	r3, [r2, #0]
	//free(s);

}
 8003134:	bf00      	nop
 8003136:	3710      	adds	r7, #16
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}
 800313c:	20000c2c 	.word	0x20000c2c
 8003140:	0801f478 	.word	0x0801f478
 8003144:	0801f480 	.word	0x0801f480
 8003148:	200009f8 	.word	0x200009f8

0800314c <initBma456>:

uint16_t initBma456(void) {
 800314c:	b580      	push	{r7, lr}
 800314e:	b082      	sub	sp, #8
 8003150:	af00      	add	r7, sp, #0
	int8_t rslt;

	/* Sensor initialization configuration */

	/* Variable to store accel data ready interrupt status */
	uint16_t int_status = 0;
 8003152:	2300      	movs	r3, #0
 8003154:	80bb      	strh	r3, [r7, #4]

	/* Variable that holds the accelerometer sample count */
	uint8_t n_data = 100;
 8003156:	2364      	movs	r3, #100	; 0x64
 8003158:	71fb      	strb	r3, [r7, #7]

	struct bma4_accel_config accel_conf = { 0 };
 800315a:	2300      	movs	r3, #0
 800315c:	603b      	str	r3, [r7, #0]

	/* Function to select interface between SPI and I2C, according to that the device structure gets updated */
	rslt = bma4_interface_selection(&bma);
 800315e:	4834      	ldr	r0, [pc, #208]	; (8003230 <initBma456+0xe4>)
 8003160:	f7fe fadc 	bl	800171c <bma4_interface_selection>
 8003164:	4603      	mov	r3, r0
 8003166:	71bb      	strb	r3, [r7, #6]

	bma4_error_codes_print_result("bma4_interface_selection", rslt);
 8003168:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800316c:	b29b      	uxth	r3, r3
 800316e:	4619      	mov	r1, r3
 8003170:	4830      	ldr	r0, [pc, #192]	; (8003234 <initBma456+0xe8>)
 8003172:	f7fe fb21 	bl	80017b8 <bma4_error_codes_print_result>
	//printf("bma4_interface_selection status\r\n");

	/* Sensor initialization */
	rslt = bma456_init(&bma);
 8003176:	482e      	ldr	r0, [pc, #184]	; (8003230 <initBma456+0xe4>)
 8003178:	f7fe f968 	bl	800144c <bma456_init>
 800317c:	4603      	mov	r3, r0
 800317e:	71bb      	strb	r3, [r7, #6]
	bma4_error_codes_print_result("bma456_init", rslt);
 8003180:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003184:	b29b      	uxth	r3, r3
 8003186:	4619      	mov	r1, r3
 8003188:	482b      	ldr	r0, [pc, #172]	; (8003238 <initBma456+0xec>)
 800318a:	f7fe fb15 	bl	80017b8 <bma4_error_codes_print_result>
	//printf("bma456_init status\r\n");

	/* Upload the configuration file to enable the features of the sensor. */

	rslt = bma456_write_config_file(&bma);
 800318e:	4828      	ldr	r0, [pc, #160]	; (8003230 <initBma456+0xe4>)
 8003190:	f7fe f984 	bl	800149c <bma456_write_config_file>
 8003194:	4603      	mov	r3, r0
 8003196:	71bb      	strb	r3, [r7, #6]
	bma4_error_codes_print_result("bma456_write_config_file", rslt);
 8003198:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800319c:	b29b      	uxth	r3, r3
 800319e:	4619      	mov	r1, r3
 80031a0:	4826      	ldr	r0, [pc, #152]	; (800323c <initBma456+0xf0>)
 80031a2:	f7fe fb09 	bl	80017b8 <bma4_error_codes_print_result>
	//printf("bma456_write_config status\r\n");

	/* Enable the accelerometer */
	rslt = bma4_set_accel_enable(BMA4_ENABLE, &bma);
 80031a6:	4922      	ldr	r1, [pc, #136]	; (8003230 <initBma456+0xe4>)
 80031a8:	2001      	movs	r0, #1
 80031aa:	f7fd ffee 	bl	800118a <bma4_set_accel_enable>
 80031ae:	4603      	mov	r3, r0
 80031b0:	71bb      	strb	r3, [r7, #6]
	bma4_error_codes_print_result("bma4_set_accel_enable", rslt);
 80031b2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80031b6:	b29b      	uxth	r3, r3
 80031b8:	4619      	mov	r1, r3
 80031ba:	4821      	ldr	r0, [pc, #132]	; (8003240 <initBma456+0xf4>)
 80031bc:	f7fe fafc 	bl	80017b8 <bma4_error_codes_print_result>
	//printf("bma4_set_accel_enable status\r\n");

	/* Accelerometer configuration settings */
	/* Output data Rate */
	accel_conf.odr = BMA4_OUTPUT_DATA_RATE_50HZ;
 80031c0:	2307      	movs	r3, #7
 80031c2:	703b      	strb	r3, [r7, #0]

	/* Gravity range of the sensor (+/- 2G, 4G, 8G, 16G) */
	accel_conf.range = BMA4_ACCEL_RANGE_2G;
 80031c4:	2300      	movs	r3, #0
 80031c6:	70fb      	strb	r3, [r7, #3]
	 * are averaged, resulting in 4 averaged samples
	 * Note1 : For more information, refer the datasheet.
	 * Note2 : A higher number of averaged samples will result in a less noisier signal, but
	 * this has an adverse effect on the power consumed.
	 */
	accel_conf.bandwidth = BMA4_ACCEL_NORMAL_AVG4;
 80031c8:	2302      	movs	r3, #2
 80031ca:	707b      	strb	r3, [r7, #1]
	 *  1 -> No averaging
	 * For more info on No Averaging mode refer datasheet.
	 */
	//accel_conf.perf_mode = BMA4_CIC_AVG_MODE;
	/* Set the accel configurations */
	rslt = bma4_set_accel_config(&accel_conf, &bma);
 80031cc:	463b      	mov	r3, r7
 80031ce:	4918      	ldr	r1, [pc, #96]	; (8003230 <initBma456+0xe4>)
 80031d0:	4618      	mov	r0, r3
 80031d2:	f7fd fec1 	bl	8000f58 <bma4_set_accel_config>
 80031d6:	4603      	mov	r3, r0
 80031d8:	71bb      	strb	r3, [r7, #6]

	//printf("bma4_set_accel_config status\r\n");

	/* Mapping data ready interrupt with interrupt pin 1 to get interrupt status once getting new accel data */
	rslt = bma456_map_interrupt(BMA4_INTR1_MAP, BMA4_DATA_RDY_INT, BMA4_ENABLE,
 80031da:	4b15      	ldr	r3, [pc, #84]	; (8003230 <initBma456+0xe4>)
 80031dc:	2201      	movs	r2, #1
 80031de:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80031e2:	2000      	movs	r0, #0
 80031e4:	f7fe f996 	bl	8001514 <bma456_map_interrupt>
 80031e8:	4603      	mov	r3, r0
 80031ea:	71bb      	strb	r3, [r7, #6]

	//printf("Ax[m/s2], Ay[m/s2], Az[m/s2]\r\n");

	while (1) {
		/* Read interrupt status */
		rslt = bma456_read_int_status(&int_status, &bma);
 80031ec:	1d3b      	adds	r3, r7, #4
 80031ee:	4910      	ldr	r1, [pc, #64]	; (8003230 <initBma456+0xe4>)
 80031f0:	4618      	mov	r0, r3
 80031f2:	f7fe f9bc 	bl	800156e <bma456_read_int_status>
 80031f6:	4603      	mov	r3, r0
 80031f8:	71bb      	strb	r3, [r7, #6]
		bma4_error_codes_print_result("bma456_read_int_status", rslt);
 80031fa:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80031fe:	b29b      	uxth	r3, r3
 8003200:	4619      	mov	r1, r3
 8003202:	4810      	ldr	r0, [pc, #64]	; (8003244 <initBma456+0xf8>)
 8003204:	f7fe fad8 	bl	80017b8 <bma4_error_codes_print_result>

		/* Filtering only the accel data ready interrupt */
		if ((rslt == BMA4_OK) && (int_status & BMA4_ACCEL_DATA_RDY_INT)) {
 8003208:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d1ed      	bne.n	80031ec <initBma456+0xa0>
 8003210:	88bb      	ldrh	r3, [r7, #4]
 8003212:	b21b      	sxth	r3, r3
 8003214:	2b00      	cmp	r3, #0
 8003216:	dae9      	bge.n	80031ec <initBma456+0xa0>
			bma_init = true;
 8003218:	4b0b      	ldr	r3, [pc, #44]	; (8003248 <initBma456+0xfc>)
 800321a:	2201      	movs	r2, #1
 800321c:	701a      	strb	r2, [r3, #0]

			printf("BMA456 INIT Success\r\n");
 800321e:	480b      	ldr	r0, [pc, #44]	; (800324c <initBma456+0x100>)
 8003220:	f017 fdd6 	bl	801add0 <puts>
//            if (n_data == 0)
//            {
//                printf("NData is 0 \r\n");
//            }

			return;
 8003224:	bf00      	nop
		}
	}

	return rslt;
}
 8003226:	4618      	mov	r0, r3
 8003228:	3708      	adds	r7, #8
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	200006c8 	.word	0x200006c8
 8003234:	0801f494 	.word	0x0801f494
 8003238:	0801f4b0 	.word	0x0801f4b0
 800323c:	0801f4bc 	.word	0x0801f4bc
 8003240:	0801f4d8 	.word	0x0801f4d8
 8003244:	0801f4f0 	.word	0x0801f4f0
 8003248:	20000d70 	.word	0x20000d70
 800324c:	0801f508 	.word	0x0801f508

08003250 <StartDefaultTask>:
 * @brief  Function implementing the defaultTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const *argument) {
 8003250:	b5b0      	push	{r4, r5, r7, lr}
 8003252:	ed2d 8b02 	vpush	{d8}
 8003256:	b0a6      	sub	sp, #152	; 0x98
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
	/* init code for LWIP */
	MX_LWIP_Init();
 800325c:	f005 fdf6 	bl	8008e4c <MX_LWIP_Init>
	/* USER CODE BEGIN 5 */

	device_id = DEVICEID;
 8003260:	4ba1      	ldr	r3, [pc, #644]	; (80034e8 <StartDefaultTask+0x298>)
 8003262:	2202      	movs	r2, #2
 8003264:	601a      	str	r2, [r3, #0]

	printf("### DEVICE_ID : %d ### \r\n",device_id);
 8003266:	4ba0      	ldr	r3, [pc, #640]	; (80034e8 <StartDefaultTask+0x298>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4619      	mov	r1, r3
 800326c:	489f      	ldr	r0, [pc, #636]	; (80034ec <StartDefaultTask+0x29c>)
 800326e:	f017 fd3b 	bl	801ace8 <iprintf>


	// init status led blink start
	osThreadDef(led_blink_task, startLedBlinkTask, osPriorityNormal, 0,
 8003272:	4b9f      	ldr	r3, [pc, #636]	; (80034f0 <StartDefaultTask+0x2a0>)
 8003274:	f107 0478 	add.w	r4, r7, #120	; 0x78
 8003278:	461d      	mov	r5, r3
 800327a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800327c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800327e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003282:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			configMINIMAL_STACK_SIZE);
	led_blink_task = osThreadCreate(osThread(led_blink_task), NULL);
 8003286:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800328a:	2100      	movs	r1, #0
 800328c:	4618      	mov	r0, r3
 800328e:	f006 faa3 	bl	80097d8 <osThreadCreate>
 8003292:	4602      	mov	r2, r0
 8003294:	4b97      	ldr	r3, [pc, #604]	; (80034f4 <StartDefaultTask+0x2a4>)
 8003296:	601a      	str	r2, [r3, #0]

	osDelay(1000);
 8003298:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800329c:	f006 faf4 	bl	8009888 <osDelay>

	initTxType();
 80032a0:	f7ff fee2 	bl	8003068 <initTxType>
	//initDeviceId();
	initBma456();
 80032a4:	f7ff ff52 	bl	800314c <initBma456>

	if (LORA) {
 80032a8:	4b93      	ldr	r3, [pc, #588]	; (80034f8 <StartDefaultTask+0x2a8>)
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d019      	beq.n	80032e4 <StartDefaultTask+0x94>
		printf("==== LORA start ==== \r\n");
 80032b0:	4892      	ldr	r0, [pc, #584]	; (80034fc <StartDefaultTask+0x2ac>)
 80032b2:	f017 fd8d 	bl	801add0 <puts>
		initDeviceEui();
 80032b6:	f7ff ff07 	bl	80030c8 <initDeviceEui>
		initLoRa();
 80032ba:	f7ff f96d 	bl	8002598 <initLoRa>
		osThreadDef(lora_send_task, startLoRaSendTask, osPriorityNormal, 0,
 80032be:	4b90      	ldr	r3, [pc, #576]	; (8003500 <StartDefaultTask+0x2b0>)
 80032c0:	f107 0440 	add.w	r4, r7, #64	; 0x40
 80032c4:	461d      	mov	r5, r3
 80032c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80032c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80032ca:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80032ce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
				configMINIMAL_STACK_SIZE);
		lora_send_task = osThreadCreate(osThread(lora_send_task), NULL);
 80032d2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80032d6:	2100      	movs	r1, #0
 80032d8:	4618      	mov	r0, r3
 80032da:	f006 fa7d 	bl	80097d8 <osThreadCreate>
 80032de:	4602      	mov	r2, r0
 80032e0:	4b88      	ldr	r3, [pc, #544]	; (8003504 <StartDefaultTask+0x2b4>)
 80032e2:	601a      	str	r2, [r3, #0]
	}

	if (UDP) {
 80032e4:	4b88      	ldr	r3, [pc, #544]	; (8003508 <StartDefaultTask+0x2b8>)
 80032e6:	781b      	ldrb	r3, [r3, #0]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d028      	beq.n	800333e <StartDefaultTask+0xee>
		printf("==== UDP start ==== \r\n");
 80032ec:	4887      	ldr	r0, [pc, #540]	; (800350c <StartDefaultTask+0x2bc>)
 80032ee:	f017 fd6f 	bl	801add0 <puts>
		osThreadDef(tcp_task, StartClientTask, osPriorityNormal, 0,
 80032f2:	4b87      	ldr	r3, [pc, #540]	; (8003510 <StartDefaultTask+0x2c0>)
 80032f4:	f107 0424 	add.w	r4, r7, #36	; 0x24
 80032f8:	461d      	mov	r5, r3
 80032fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80032fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80032fe:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003302:	e884 0007 	stmia.w	r4, {r0, r1, r2}
				configMINIMAL_STACK_SIZE);
		tcp_task = osThreadCreate(osThread(tcp_task), NULL);
 8003306:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800330a:	2100      	movs	r1, #0
 800330c:	4618      	mov	r0, r3
 800330e:	f006 fa63 	bl	80097d8 <osThreadCreate>
 8003312:	4602      	mov	r2, r0
 8003314:	4b7f      	ldr	r3, [pc, #508]	; (8003514 <StartDefaultTask+0x2c4>)
 8003316:	601a      	str	r2, [r3, #0]

		osThreadDef(udp_send_task, startUdpSendTask, osPriorityNormal, 0,
 8003318:	4b7f      	ldr	r3, [pc, #508]	; (8003518 <StartDefaultTask+0x2c8>)
 800331a:	f107 0408 	add.w	r4, r7, #8
 800331e:	461d      	mov	r5, r3
 8003320:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003322:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003324:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003328:	e884 0007 	stmia.w	r4, {r0, r1, r2}
				configMINIMAL_STACK_SIZE);
		udp_send_task = osThreadCreate(osThread(udp_send_task), NULL);
 800332c:	f107 0308 	add.w	r3, r7, #8
 8003330:	2100      	movs	r1, #0
 8003332:	4618      	mov	r0, r3
 8003334:	f006 fa50 	bl	80097d8 <osThreadCreate>
 8003338:	4602      	mov	r2, r0
 800333a:	4b78      	ldr	r3, [pc, #480]	; (800351c <StartDefaultTask+0x2cc>)
 800333c:	601a      	str	r2, [r3, #0]
	}

	// sensor data collection task.
	osThreadDef(collection_task, collectionTask, osPriorityNormal, 0,
 800333e:	4b78      	ldr	r3, [pc, #480]	; (8003520 <StartDefaultTask+0x2d0>)
 8003340:	f107 045c 	add.w	r4, r7, #92	; 0x5c
 8003344:	461d      	mov	r5, r3
 8003346:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003348:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800334a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800334e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			configMINIMAL_STACK_SIZE);
	collection_task = osThreadCreate(osThread(collection_task), NULL);
 8003352:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003356:	2100      	movs	r1, #0
 8003358:	4618      	mov	r0, r3
 800335a:	f006 fa3d 	bl	80097d8 <osThreadCreate>
 800335e:	4602      	mov	r2, r0
 8003360:	4b70      	ldr	r3, [pc, #448]	; (8003524 <StartDefaultTask+0x2d4>)
 8003362:	601a      	str	r2, [r3, #0]
//	osThreadDef(i2c_task, StartI2CTask, osPriorityNormal, 0,
//			configMINIMAL_STACK_SIZE);
//	i2c_task = osThreadCreate(osThread(i2c_task), NULL);

	// init finish
	osThreadTerminate(led_blink_task);
 8003364:	4b63      	ldr	r3, [pc, #396]	; (80034f4 <StartDefaultTask+0x2a4>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4618      	mov	r0, r3
 800336a:	f006 fa81 	bl	8009870 <osThreadTerminate>
	HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_SET);
 800336e:	2201      	movs	r2, #1
 8003370:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003374:	486c      	ldr	r0, [pc, #432]	; (8003528 <StartDefaultTask+0x2d8>)
 8003376:	f002 fae1 	bl	800593c <HAL_GPIO_WritePin>

	HAL_StatusTypeDef ret;
	/* Infinite loop */
	for (;;) {
		if (bma_init) {
 800337a:	4b6c      	ldr	r3, [pc, #432]	; (800352c <StartDefaultTask+0x2dc>)
 800337c:	781b      	ldrb	r3, [r3, #0]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d0fb      	beq.n	800337a <StartDefaultTask+0x12a>
//				}
//				printf("\r\n");
//
//			}

			int8_t rslt = bma4_read_accel_xyz(&sens_data, &bma);
 8003382:	496b      	ldr	r1, [pc, #428]	; (8003530 <StartDefaultTask+0x2e0>)
 8003384:	486b      	ldr	r0, [pc, #428]	; (8003534 <StartDefaultTask+0x2e4>)
 8003386:	f7fd fd49 	bl	8000e1c <bma4_read_accel_xyz>
 800338a:	4603      	mov	r3, r0
 800338c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
			bma4_error_codes_print_result("bma4_read_accel_xyz status", rslt);
 8003390:	f997 3097 	ldrsb.w	r3, [r7, #151]	; 0x97
 8003394:	b29b      	uxth	r3, r3
 8003396:	4619      	mov	r1, r3
 8003398:	4867      	ldr	r0, [pc, #412]	; (8003538 <StartDefaultTask+0x2e8>)
 800339a:	f7fe fa0d 	bl	80017b8 <bma4_error_codes_print_result>

			if (rslt == BMA4_OK) {
 800339e:	f997 3097 	ldrsb.w	r3, [r7, #151]	; 0x97
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	f040 809c 	bne.w	80034e0 <StartDefaultTask+0x290>

				/* Converting lsb to meter per second squared for 16 bit resolution at 2G range */
				vibr_x = lsb_to_ms2(sens_data.x, 2, bma.resolution);
 80033a8:	4b62      	ldr	r3, [pc, #392]	; (8003534 <StartDefaultTask+0x2e4>)
 80033aa:	f9b3 2000 	ldrsh.w	r2, [r3]
 80033ae:	4b60      	ldr	r3, [pc, #384]	; (8003530 <StartDefaultTask+0x2e0>)
 80033b0:	7b1b      	ldrb	r3, [r3, #12]
 80033b2:	4619      	mov	r1, r3
 80033b4:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80033b8:	4610      	mov	r0, r2
 80033ba:	f7fe faf9 	bl	80019b0 <lsb_to_ms2>
 80033be:	eef0 7a40 	vmov.f32	s15, s0
 80033c2:	4b5e      	ldr	r3, [pc, #376]	; (800353c <StartDefaultTask+0x2ec>)
 80033c4:	edc3 7a00 	vstr	s15, [r3]
				vibr_y = lsb_to_ms2(sens_data.y, 2, bma.resolution);
 80033c8:	4b5a      	ldr	r3, [pc, #360]	; (8003534 <StartDefaultTask+0x2e4>)
 80033ca:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 80033ce:	4b58      	ldr	r3, [pc, #352]	; (8003530 <StartDefaultTask+0x2e0>)
 80033d0:	7b1b      	ldrb	r3, [r3, #12]
 80033d2:	4619      	mov	r1, r3
 80033d4:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80033d8:	4610      	mov	r0, r2
 80033da:	f7fe fae9 	bl	80019b0 <lsb_to_ms2>
 80033de:	eef0 7a40 	vmov.f32	s15, s0
 80033e2:	4b57      	ldr	r3, [pc, #348]	; (8003540 <StartDefaultTask+0x2f0>)
 80033e4:	edc3 7a00 	vstr	s15, [r3]
				vibr_z = lsb_to_ms2(sens_data.z, 2, bma.resolution);
 80033e8:	4b52      	ldr	r3, [pc, #328]	; (8003534 <StartDefaultTask+0x2e4>)
 80033ea:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 80033ee:	4b50      	ldr	r3, [pc, #320]	; (8003530 <StartDefaultTask+0x2e0>)
 80033f0:	7b1b      	ldrb	r3, [r3, #12]
 80033f2:	4619      	mov	r1, r3
 80033f4:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80033f8:	4610      	mov	r0, r2
 80033fa:	f7fe fad9 	bl	80019b0 <lsb_to_ms2>
 80033fe:	eef0 7a40 	vmov.f32	s15, s0
 8003402:	4b50      	ldr	r3, [pc, #320]	; (8003544 <StartDefaultTask+0x2f4>)
 8003404:	edc3 7a00 	vstr	s15, [r3]
				vibr_abs_new = sqrt(
						pow(vibr_x, 2.0) + pow(vibr_y, 2.0) + pow(vibr_z, 2.0));
 8003408:	4b4c      	ldr	r3, [pc, #304]	; (800353c <StartDefaultTask+0x2ec>)
 800340a:	edd3 7a00 	vldr	s15, [r3]
 800340e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003412:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8003416:	eeb0 0b47 	vmov.f64	d0, d7
 800341a:	f01a fef9 	bl	801e210 <pow>
 800341e:	eeb0 8b40 	vmov.f64	d8, d0
 8003422:	4b47      	ldr	r3, [pc, #284]	; (8003540 <StartDefaultTask+0x2f0>)
 8003424:	edd3 7a00 	vldr	s15, [r3]
 8003428:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800342c:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 8003430:	eeb0 0b47 	vmov.f64	d0, d7
 8003434:	f01a feec 	bl	801e210 <pow>
 8003438:	eeb0 7b40 	vmov.f64	d7, d0
 800343c:	ee38 8b07 	vadd.f64	d8, d8, d7
 8003440:	4b40      	ldr	r3, [pc, #256]	; (8003544 <StartDefaultTask+0x2f4>)
 8003442:	edd3 7a00 	vldr	s15, [r3]
 8003446:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800344a:	eeb0 1b00 	vmov.f64	d1, #0	; 0x40000000  2.0
 800344e:	eeb0 0b47 	vmov.f64	d0, d7
 8003452:	f01a fedd 	bl	801e210 <pow>
 8003456:	eeb0 7b40 	vmov.f64	d7, d0
				vibr_abs_new = sqrt(
 800345a:	ee38 7b07 	vadd.f64	d7, d8, d7
 800345e:	eeb0 0b47 	vmov.f64	d0, d7
 8003462:	f01b f805 	bl	801e470 <sqrt>
 8003466:	eeb0 7b40 	vmov.f64	d7, d0
 800346a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800346e:	4b36      	ldr	r3, [pc, #216]	; (8003548 <StartDefaultTask+0x2f8>)
 8003470:	edc3 7a00 	vstr	s15, [r3]

				if (vibr_abs_old != 0) {
 8003474:	4b35      	ldr	r3, [pc, #212]	; (800354c <StartDefaultTask+0x2fc>)
 8003476:	edd3 7a00 	vldr	s15, [r3]
 800347a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800347e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003482:	d029      	beq.n	80034d8 <StartDefaultTask+0x288>
					//printf("####### VIBR %f , %f , %f#######\r\n",vibr,DIFF_ABS(vibr_abs_new,vibr_abs_old), fmaxf(vibr,DIFF_ABS(vibr_abs_new,vibr_abs_old)));
					vibr = fmaxf(vibr, DIFF_ABS(vibr_abs_new, vibr_abs_old));
 8003484:	4b32      	ldr	r3, [pc, #200]	; (8003550 <StartDefaultTask+0x300>)
 8003486:	edd3 6a00 	vldr	s13, [r3]
 800348a:	4b2f      	ldr	r3, [pc, #188]	; (8003548 <StartDefaultTask+0x2f8>)
 800348c:	ed93 7a00 	vldr	s14, [r3]
 8003490:	4b2e      	ldr	r3, [pc, #184]	; (800354c <StartDefaultTask+0x2fc>)
 8003492:	edd3 7a00 	vldr	s15, [r3]
 8003496:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800349a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800349e:	dd08      	ble.n	80034b2 <StartDefaultTask+0x262>
 80034a0:	4b29      	ldr	r3, [pc, #164]	; (8003548 <StartDefaultTask+0x2f8>)
 80034a2:	ed93 7a00 	vldr	s14, [r3]
 80034a6:	4b29      	ldr	r3, [pc, #164]	; (800354c <StartDefaultTask+0x2fc>)
 80034a8:	edd3 7a00 	vldr	s15, [r3]
 80034ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034b0:	e007      	b.n	80034c2 <StartDefaultTask+0x272>
 80034b2:	4b26      	ldr	r3, [pc, #152]	; (800354c <StartDefaultTask+0x2fc>)
 80034b4:	ed93 7a00 	vldr	s14, [r3]
 80034b8:	4b23      	ldr	r3, [pc, #140]	; (8003548 <StartDefaultTask+0x2f8>)
 80034ba:	edd3 7a00 	vldr	s15, [r3]
 80034be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034c2:	eef0 0a67 	vmov.f32	s1, s15
 80034c6:	eeb0 0a66 	vmov.f32	s0, s13
 80034ca:	f01a fe67 	bl	801e19c <fmaxf>
 80034ce:	eef0 7a40 	vmov.f32	s15, s0
 80034d2:	4b1f      	ldr	r3, [pc, #124]	; (8003550 <StartDefaultTask+0x300>)
 80034d4:	edc3 7a00 	vstr	s15, [r3]
//						!= 0 && DIFF_ABS(vibr_abs_temp,vibr_abs) > VIBR_LIMIT) {
//					printf("####### VIBR #######\r\n");
//					vibr = 0x01;
//				}

				vibr_abs_old = vibr_abs_new;
 80034d8:	4b1b      	ldr	r3, [pc, #108]	; (8003548 <StartDefaultTask+0x2f8>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a1b      	ldr	r2, [pc, #108]	; (800354c <StartDefaultTask+0x2fc>)
 80034de:	6013      	str	r3, [r2, #0]
				/* Print the data in m/s2 */
				//printf("ANGLE : x:%f, y:%f, z:%f , %f\r\n", vibr_x, vibr_y,vibr_z,vibr_abs);
			}
			osDelay(100);
 80034e0:	2064      	movs	r0, #100	; 0x64
 80034e2:	f006 f9d1 	bl	8009888 <osDelay>
		if (bma_init) {
 80034e6:	e748      	b.n	800337a <StartDefaultTask+0x12a>
 80034e8:	20000c2c 	.word	0x20000c2c
 80034ec:	0801f520 	.word	0x0801f520
 80034f0:	0801f598 	.word	0x0801f598
 80034f4:	20000d68 	.word	0x20000d68
 80034f8:	20000c80 	.word	0x20000c80
 80034fc:	0801f53c 	.word	0x0801f53c
 8003500:	0801f5c4 	.word	0x0801f5c4
 8003504:	20000c88 	.word	0x20000c88
 8003508:	20000cd9 	.word	0x20000cd9
 800350c:	0801f554 	.word	0x0801f554
 8003510:	0801f5ec 	.word	0x0801f5ec
 8003514:	20001184 	.word	0x20001184
 8003518:	0801f618 	.word	0x0801f618
 800351c:	200013c0 	.word	0x200013c0
 8003520:	0801f644 	.word	0x0801f644
 8003524:	20000cd4 	.word	0x20000cd4
 8003528:	40020400 	.word	0x40020400
 800352c:	20000d70 	.word	0x20000d70
 8003530:	200006c8 	.word	0x200006c8
 8003534:	200006f8 	.word	0x200006f8
 8003538:	0801f56c 	.word	0x0801f56c
 800353c:	20000c84 	.word	0x20000c84
 8003540:	20001178 	.word	0x20001178
 8003544:	200009e0 	.word	0x200009e0
 8003548:	200013c4 	.word	0x200013c4
 800354c:	20000b1c 	.word	0x20000b1c
 8003550:	20000cdc 	.word	0x20000cdc

08003554 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003554:	b580      	push	{r7, lr}
 8003556:	b082      	sub	sp, #8
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6) {
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a04      	ldr	r2, [pc, #16]	; (8003574 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d101      	bne.n	800356a <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8003566:	f000 fb15 	bl	8003b94 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 800356a:	bf00      	nop
 800356c:	3708      	adds	r7, #8
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}
 8003572:	bf00      	nop
 8003574:	40001000 	.word	0x40001000

08003578 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8003578:	b480      	push	{r7}
 800357a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 800357c:	bf00      	nop
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr
	...

08003588 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b082      	sub	sp, #8
 800358c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800358e:	4b11      	ldr	r3, [pc, #68]	; (80035d4 <HAL_MspInit+0x4c>)
 8003590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003592:	4a10      	ldr	r2, [pc, #64]	; (80035d4 <HAL_MspInit+0x4c>)
 8003594:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003598:	6413      	str	r3, [r2, #64]	; 0x40
 800359a:	4b0e      	ldr	r3, [pc, #56]	; (80035d4 <HAL_MspInit+0x4c>)
 800359c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800359e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035a2:	607b      	str	r3, [r7, #4]
 80035a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035a6:	4b0b      	ldr	r3, [pc, #44]	; (80035d4 <HAL_MspInit+0x4c>)
 80035a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035aa:	4a0a      	ldr	r2, [pc, #40]	; (80035d4 <HAL_MspInit+0x4c>)
 80035ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80035b0:	6453      	str	r3, [r2, #68]	; 0x44
 80035b2:	4b08      	ldr	r3, [pc, #32]	; (80035d4 <HAL_MspInit+0x4c>)
 80035b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035ba:	603b      	str	r3, [r7, #0]
 80035bc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80035be:	2200      	movs	r2, #0
 80035c0:	210f      	movs	r1, #15
 80035c2:	f06f 0001 	mvn.w	r0, #1
 80035c6:	f000 ffb9 	bl	800453c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80035ca:	bf00      	nop
 80035cc:	3708      	adds	r7, #8
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	bf00      	nop
 80035d4:	40023800 	.word	0x40023800

080035d8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b08e      	sub	sp, #56	; 0x38
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80035e4:	2200      	movs	r2, #0
 80035e6:	601a      	str	r2, [r3, #0]
 80035e8:	605a      	str	r2, [r3, #4]
 80035ea:	609a      	str	r2, [r3, #8]
 80035ec:	60da      	str	r2, [r3, #12]
 80035ee:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a3f      	ldr	r2, [pc, #252]	; (80036f4 <HAL_ADC_MspInit+0x11c>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d124      	bne.n	8003644 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80035fa:	4b3f      	ldr	r3, [pc, #252]	; (80036f8 <HAL_ADC_MspInit+0x120>)
 80035fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035fe:	4a3e      	ldr	r2, [pc, #248]	; (80036f8 <HAL_ADC_MspInit+0x120>)
 8003600:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003604:	6453      	str	r3, [r2, #68]	; 0x44
 8003606:	4b3c      	ldr	r3, [pc, #240]	; (80036f8 <HAL_ADC_MspInit+0x120>)
 8003608:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800360a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800360e:	623b      	str	r3, [r7, #32]
 8003610:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003612:	4b39      	ldr	r3, [pc, #228]	; (80036f8 <HAL_ADC_MspInit+0x120>)
 8003614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003616:	4a38      	ldr	r2, [pc, #224]	; (80036f8 <HAL_ADC_MspInit+0x120>)
 8003618:	f043 0302 	orr.w	r3, r3, #2
 800361c:	6313      	str	r3, [r2, #48]	; 0x30
 800361e:	4b36      	ldr	r3, [pc, #216]	; (80036f8 <HAL_ADC_MspInit+0x120>)
 8003620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003622:	f003 0302 	and.w	r3, r3, #2
 8003626:	61fb      	str	r3, [r7, #28]
 8003628:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration    
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = TEMP_Pin;
 800362a:	2302      	movs	r3, #2
 800362c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800362e:	2303      	movs	r3, #3
 8003630:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003632:	2300      	movs	r3, #0
 8003634:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TEMP_GPIO_Port, &GPIO_InitStruct);
 8003636:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800363a:	4619      	mov	r1, r3
 800363c:	482f      	ldr	r0, [pc, #188]	; (80036fc <HAL_ADC_MspInit+0x124>)
 800363e:	f001 ffbb 	bl	80055b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8003642:	e052      	b.n	80036ea <HAL_ADC_MspInit+0x112>
  else if(hadc->Instance==ADC2)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a2d      	ldr	r2, [pc, #180]	; (8003700 <HAL_ADC_MspInit+0x128>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d124      	bne.n	8003698 <HAL_ADC_MspInit+0xc0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800364e:	4b2a      	ldr	r3, [pc, #168]	; (80036f8 <HAL_ADC_MspInit+0x120>)
 8003650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003652:	4a29      	ldr	r2, [pc, #164]	; (80036f8 <HAL_ADC_MspInit+0x120>)
 8003654:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003658:	6453      	str	r3, [r2, #68]	; 0x44
 800365a:	4b27      	ldr	r3, [pc, #156]	; (80036f8 <HAL_ADC_MspInit+0x120>)
 800365c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800365e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003662:	61bb      	str	r3, [r7, #24]
 8003664:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003666:	4b24      	ldr	r3, [pc, #144]	; (80036f8 <HAL_ADC_MspInit+0x120>)
 8003668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800366a:	4a23      	ldr	r2, [pc, #140]	; (80036f8 <HAL_ADC_MspInit+0x120>)
 800366c:	f043 0304 	orr.w	r3, r3, #4
 8003670:	6313      	str	r3, [r2, #48]	; 0x30
 8003672:	4b21      	ldr	r3, [pc, #132]	; (80036f8 <HAL_ADC_MspInit+0x120>)
 8003674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003676:	f003 0304 	and.w	r3, r3, #4
 800367a:	617b      	str	r3, [r7, #20]
 800367c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800367e:	2304      	movs	r3, #4
 8003680:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003682:	2303      	movs	r3, #3
 8003684:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003686:	2300      	movs	r3, #0
 8003688:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800368a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800368e:	4619      	mov	r1, r3
 8003690:	481c      	ldr	r0, [pc, #112]	; (8003704 <HAL_ADC_MspInit+0x12c>)
 8003692:	f001 ff91 	bl	80055b8 <HAL_GPIO_Init>
}
 8003696:	e028      	b.n	80036ea <HAL_ADC_MspInit+0x112>
  else if(hadc->Instance==ADC3)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a1a      	ldr	r2, [pc, #104]	; (8003708 <HAL_ADC_MspInit+0x130>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d123      	bne.n	80036ea <HAL_ADC_MspInit+0x112>
    __HAL_RCC_ADC3_CLK_ENABLE();
 80036a2:	4b15      	ldr	r3, [pc, #84]	; (80036f8 <HAL_ADC_MspInit+0x120>)
 80036a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036a6:	4a14      	ldr	r2, [pc, #80]	; (80036f8 <HAL_ADC_MspInit+0x120>)
 80036a8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80036ac:	6453      	str	r3, [r2, #68]	; 0x44
 80036ae:	4b12      	ldr	r3, [pc, #72]	; (80036f8 <HAL_ADC_MspInit+0x120>)
 80036b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036b6:	613b      	str	r3, [r7, #16]
 80036b8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80036ba:	4b0f      	ldr	r3, [pc, #60]	; (80036f8 <HAL_ADC_MspInit+0x120>)
 80036bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036be:	4a0e      	ldr	r2, [pc, #56]	; (80036f8 <HAL_ADC_MspInit+0x120>)
 80036c0:	f043 0320 	orr.w	r3, r3, #32
 80036c4:	6313      	str	r3, [r2, #48]	; 0x30
 80036c6:	4b0c      	ldr	r3, [pc, #48]	; (80036f8 <HAL_ADC_MspInit+0x120>)
 80036c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ca:	f003 0320 	and.w	r3, r3, #32
 80036ce:	60fb      	str	r3, [r7, #12]
 80036d0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80036d2:	2310      	movs	r3, #16
 80036d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80036d6:	2303      	movs	r3, #3
 80036d8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036da:	2300      	movs	r3, #0
 80036dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80036de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036e2:	4619      	mov	r1, r3
 80036e4:	4809      	ldr	r0, [pc, #36]	; (800370c <HAL_ADC_MspInit+0x134>)
 80036e6:	f001 ff67 	bl	80055b8 <HAL_GPIO_Init>
}
 80036ea:	bf00      	nop
 80036ec:	3738      	adds	r7, #56	; 0x38
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}
 80036f2:	bf00      	nop
 80036f4:	40012000 	.word	0x40012000
 80036f8:	40023800 	.word	0x40023800
 80036fc:	40020400 	.word	0x40020400
 8003700:	40012100 	.word	0x40012100
 8003704:	40020800 	.word	0x40020800
 8003708:	40012200 	.word	0x40012200
 800370c:	40021400 	.word	0x40021400

08003710 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b08a      	sub	sp, #40	; 0x28
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003718:	f107 0314 	add.w	r3, r7, #20
 800371c:	2200      	movs	r2, #0
 800371e:	601a      	str	r2, [r3, #0]
 8003720:	605a      	str	r2, [r3, #4]
 8003722:	609a      	str	r2, [r3, #8]
 8003724:	60da      	str	r2, [r3, #12]
 8003726:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a17      	ldr	r2, [pc, #92]	; (800378c <HAL_I2C_MspInit+0x7c>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d128      	bne.n	8003784 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003732:	4b17      	ldr	r3, [pc, #92]	; (8003790 <HAL_I2C_MspInit+0x80>)
 8003734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003736:	4a16      	ldr	r2, [pc, #88]	; (8003790 <HAL_I2C_MspInit+0x80>)
 8003738:	f043 0302 	orr.w	r3, r3, #2
 800373c:	6313      	str	r3, [r2, #48]	; 0x30
 800373e:	4b14      	ldr	r3, [pc, #80]	; (8003790 <HAL_I2C_MspInit+0x80>)
 8003740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003742:	f003 0302 	and.w	r3, r3, #2
 8003746:	613b      	str	r3, [r7, #16]
 8003748:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800374a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800374e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003750:	2312      	movs	r3, #18
 8003752:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003754:	2301      	movs	r3, #1
 8003756:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003758:	2303      	movs	r3, #3
 800375a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800375c:	2304      	movs	r3, #4
 800375e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003760:	f107 0314 	add.w	r3, r7, #20
 8003764:	4619      	mov	r1, r3
 8003766:	480b      	ldr	r0, [pc, #44]	; (8003794 <HAL_I2C_MspInit+0x84>)
 8003768:	f001 ff26 	bl	80055b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800376c:	4b08      	ldr	r3, [pc, #32]	; (8003790 <HAL_I2C_MspInit+0x80>)
 800376e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003770:	4a07      	ldr	r2, [pc, #28]	; (8003790 <HAL_I2C_MspInit+0x80>)
 8003772:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003776:	6413      	str	r3, [r2, #64]	; 0x40
 8003778:	4b05      	ldr	r3, [pc, #20]	; (8003790 <HAL_I2C_MspInit+0x80>)
 800377a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800377c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003780:	60fb      	str	r3, [r7, #12]
 8003782:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003784:	bf00      	nop
 8003786:	3728      	adds	r7, #40	; 0x28
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}
 800378c:	40005400 	.word	0x40005400
 8003790:	40023800 	.word	0x40023800
 8003794:	40020400 	.word	0x40020400

08003798 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b08c      	sub	sp, #48	; 0x30
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037a0:	f107 031c 	add.w	r3, r7, #28
 80037a4:	2200      	movs	r2, #0
 80037a6:	601a      	str	r2, [r3, #0]
 80037a8:	605a      	str	r2, [r3, #4]
 80037aa:	609a      	str	r2, [r3, #8]
 80037ac:	60da      	str	r2, [r3, #12]
 80037ae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a49      	ldr	r2, [pc, #292]	; (80038dc <HAL_UART_MspInit+0x144>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d141      	bne.n	800383e <HAL_UART_MspInit+0xa6>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80037ba:	4b49      	ldr	r3, [pc, #292]	; (80038e0 <HAL_UART_MspInit+0x148>)
 80037bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037be:	4a48      	ldr	r2, [pc, #288]	; (80038e0 <HAL_UART_MspInit+0x148>)
 80037c0:	f043 0310 	orr.w	r3, r3, #16
 80037c4:	6453      	str	r3, [r2, #68]	; 0x44
 80037c6:	4b46      	ldr	r3, [pc, #280]	; (80038e0 <HAL_UART_MspInit+0x148>)
 80037c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037ca:	f003 0310 	and.w	r3, r3, #16
 80037ce:	61bb      	str	r3, [r7, #24]
 80037d0:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037d2:	4b43      	ldr	r3, [pc, #268]	; (80038e0 <HAL_UART_MspInit+0x148>)
 80037d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037d6:	4a42      	ldr	r2, [pc, #264]	; (80038e0 <HAL_UART_MspInit+0x148>)
 80037d8:	f043 0302 	orr.w	r3, r3, #2
 80037dc:	6313      	str	r3, [r2, #48]	; 0x30
 80037de:	4b40      	ldr	r3, [pc, #256]	; (80038e0 <HAL_UART_MspInit+0x148>)
 80037e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037e2:	f003 0302 	and.w	r3, r3, #2
 80037e6:	617b      	str	r3, [r7, #20]
 80037e8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration    
    PB15     ------> USART1_RX
    PB6     ------> USART1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80037ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80037ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037f0:	2302      	movs	r3, #2
 80037f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037f4:	2300      	movs	r3, #0
 80037f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037f8:	2303      	movs	r3, #3
 80037fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80037fc:	2304      	movs	r3, #4
 80037fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003800:	f107 031c 	add.w	r3, r7, #28
 8003804:	4619      	mov	r1, r3
 8003806:	4837      	ldr	r0, [pc, #220]	; (80038e4 <HAL_UART_MspInit+0x14c>)
 8003808:	f001 fed6 	bl	80055b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800380c:	2340      	movs	r3, #64	; 0x40
 800380e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003810:	2302      	movs	r3, #2
 8003812:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003814:	2300      	movs	r3, #0
 8003816:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003818:	2303      	movs	r3, #3
 800381a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800381c:	2307      	movs	r3, #7
 800381e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003820:	f107 031c 	add.w	r3, r7, #28
 8003824:	4619      	mov	r1, r3
 8003826:	482f      	ldr	r0, [pc, #188]	; (80038e4 <HAL_UART_MspInit+0x14c>)
 8003828:	f001 fec6 	bl	80055b8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800382c:	2200      	movs	r2, #0
 800382e:	2105      	movs	r1, #5
 8003830:	2025      	movs	r0, #37	; 0x25
 8003832:	f000 fe83 	bl	800453c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003836:	2025      	movs	r0, #37	; 0x25
 8003838:	f000 fe9c 	bl	8004574 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800383c:	e04a      	b.n	80038d4 <HAL_UART_MspInit+0x13c>
  else if(huart->Instance==USART3)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a29      	ldr	r2, [pc, #164]	; (80038e8 <HAL_UART_MspInit+0x150>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d145      	bne.n	80038d4 <HAL_UART_MspInit+0x13c>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003848:	4b25      	ldr	r3, [pc, #148]	; (80038e0 <HAL_UART_MspInit+0x148>)
 800384a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800384c:	4a24      	ldr	r2, [pc, #144]	; (80038e0 <HAL_UART_MspInit+0x148>)
 800384e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003852:	6413      	str	r3, [r2, #64]	; 0x40
 8003854:	4b22      	ldr	r3, [pc, #136]	; (80038e0 <HAL_UART_MspInit+0x148>)
 8003856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003858:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800385c:	613b      	str	r3, [r7, #16]
 800385e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003860:	4b1f      	ldr	r3, [pc, #124]	; (80038e0 <HAL_UART_MspInit+0x148>)
 8003862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003864:	4a1e      	ldr	r2, [pc, #120]	; (80038e0 <HAL_UART_MspInit+0x148>)
 8003866:	f043 0302 	orr.w	r3, r3, #2
 800386a:	6313      	str	r3, [r2, #48]	; 0x30
 800386c:	4b1c      	ldr	r3, [pc, #112]	; (80038e0 <HAL_UART_MspInit+0x148>)
 800386e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003870:	f003 0302 	and.w	r3, r3, #2
 8003874:	60fb      	str	r3, [r7, #12]
 8003876:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003878:	4b19      	ldr	r3, [pc, #100]	; (80038e0 <HAL_UART_MspInit+0x148>)
 800387a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800387c:	4a18      	ldr	r2, [pc, #96]	; (80038e0 <HAL_UART_MspInit+0x148>)
 800387e:	f043 0304 	orr.w	r3, r3, #4
 8003882:	6313      	str	r3, [r2, #48]	; 0x30
 8003884:	4b16      	ldr	r3, [pc, #88]	; (80038e0 <HAL_UART_MspInit+0x148>)
 8003886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003888:	f003 0304 	and.w	r3, r3, #4
 800388c:	60bb      	str	r3, [r7, #8]
 800388e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003890:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003894:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003896:	2302      	movs	r3, #2
 8003898:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800389a:	2300      	movs	r3, #0
 800389c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800389e:	2303      	movs	r3, #3
 80038a0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80038a2:	2307      	movs	r3, #7
 80038a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038a6:	f107 031c 	add.w	r3, r7, #28
 80038aa:	4619      	mov	r1, r3
 80038ac:	480d      	ldr	r0, [pc, #52]	; (80038e4 <HAL_UART_MspInit+0x14c>)
 80038ae:	f001 fe83 	bl	80055b8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80038b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80038b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038b8:	2302      	movs	r3, #2
 80038ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038bc:	2300      	movs	r3, #0
 80038be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038c0:	2303      	movs	r3, #3
 80038c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80038c4:	2307      	movs	r3, #7
 80038c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038c8:	f107 031c 	add.w	r3, r7, #28
 80038cc:	4619      	mov	r1, r3
 80038ce:	4807      	ldr	r0, [pc, #28]	; (80038ec <HAL_UART_MspInit+0x154>)
 80038d0:	f001 fe72 	bl	80055b8 <HAL_GPIO_Init>
}
 80038d4:	bf00      	nop
 80038d6:	3730      	adds	r7, #48	; 0x30
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}
 80038dc:	40011000 	.word	0x40011000
 80038e0:	40023800 	.word	0x40023800
 80038e4:	40020400 	.word	0x40020400
 80038e8:	40004800 	.word	0x40004800
 80038ec:	40020800 	.word	0x40020800

080038f0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b08c      	sub	sp, #48	; 0x30
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80038f8:	2300      	movs	r3, #0
 80038fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80038fc:	2300      	movs	r3, #0
 80038fe:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 8003900:	2200      	movs	r2, #0
 8003902:	6879      	ldr	r1, [r7, #4]
 8003904:	2036      	movs	r0, #54	; 0x36
 8003906:	f000 fe19 	bl	800453c <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); 
 800390a:	2036      	movs	r0, #54	; 0x36
 800390c:	f000 fe32 	bl	8004574 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003910:	4b1f      	ldr	r3, [pc, #124]	; (8003990 <HAL_InitTick+0xa0>)
 8003912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003914:	4a1e      	ldr	r2, [pc, #120]	; (8003990 <HAL_InitTick+0xa0>)
 8003916:	f043 0310 	orr.w	r3, r3, #16
 800391a:	6413      	str	r3, [r2, #64]	; 0x40
 800391c:	4b1c      	ldr	r3, [pc, #112]	; (8003990 <HAL_InitTick+0xa0>)
 800391e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003920:	f003 0310 	and.w	r3, r3, #16
 8003924:	60fb      	str	r3, [r7, #12]
 8003926:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003928:	f107 0210 	add.w	r2, r7, #16
 800392c:	f107 0314 	add.w	r3, r7, #20
 8003930:	4611      	mov	r1, r2
 8003932:	4618      	mov	r0, r3
 8003934:	f003 fa46 	bl	8006dc4 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8003938:	f003 fa1c 	bl	8006d74 <HAL_RCC_GetPCLK1Freq>
 800393c:	4603      	mov	r3, r0
 800393e:	005b      	lsls	r3, r3, #1
 8003940:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8003942:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003944:	4a13      	ldr	r2, [pc, #76]	; (8003994 <HAL_InitTick+0xa4>)
 8003946:	fba2 2303 	umull	r2, r3, r2, r3
 800394a:	0c9b      	lsrs	r3, r3, #18
 800394c:	3b01      	subs	r3, #1
 800394e:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003950:	4b11      	ldr	r3, [pc, #68]	; (8003998 <HAL_InitTick+0xa8>)
 8003952:	4a12      	ldr	r2, [pc, #72]	; (800399c <HAL_InitTick+0xac>)
 8003954:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8003956:	4b10      	ldr	r3, [pc, #64]	; (8003998 <HAL_InitTick+0xa8>)
 8003958:	f240 32e7 	movw	r2, #999	; 0x3e7
 800395c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800395e:	4a0e      	ldr	r2, [pc, #56]	; (8003998 <HAL_InitTick+0xa8>)
 8003960:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003962:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003964:	4b0c      	ldr	r3, [pc, #48]	; (8003998 <HAL_InitTick+0xa8>)
 8003966:	2200      	movs	r2, #0
 8003968:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800396a:	4b0b      	ldr	r3, [pc, #44]	; (8003998 <HAL_InitTick+0xa8>)
 800396c:	2200      	movs	r2, #0
 800396e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8003970:	4809      	ldr	r0, [pc, #36]	; (8003998 <HAL_InitTick+0xa8>)
 8003972:	f003 fe7f 	bl	8007674 <HAL_TIM_Base_Init>
 8003976:	4603      	mov	r3, r0
 8003978:	2b00      	cmp	r3, #0
 800397a:	d104      	bne.n	8003986 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800397c:	4806      	ldr	r0, [pc, #24]	; (8003998 <HAL_InitTick+0xa8>)
 800397e:	f003 feaf 	bl	80076e0 <HAL_TIM_Base_Start_IT>
 8003982:	4603      	mov	r3, r0
 8003984:	e000      	b.n	8003988 <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8003986:	2301      	movs	r3, #1
}
 8003988:	4618      	mov	r0, r3
 800398a:	3730      	adds	r7, #48	; 0x30
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}
 8003990:	40023800 	.word	0x40023800
 8003994:	431bde83 	.word	0x431bde83
 8003998:	200013c8 	.word	0x200013c8
 800399c:	40001000 	.word	0x40001000

080039a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80039a0:	b480      	push	{r7}
 80039a2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80039a4:	bf00      	nop
 80039a6:	46bd      	mov	sp, r7
 80039a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ac:	4770      	bx	lr

080039ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80039ae:	b480      	push	{r7}
 80039b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80039b2:	e7fe      	b.n	80039b2 <HardFault_Handler+0x4>

080039b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80039b4:	b480      	push	{r7}
 80039b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80039b8:	e7fe      	b.n	80039b8 <MemManage_Handler+0x4>

080039ba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80039ba:	b480      	push	{r7}
 80039bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80039be:	e7fe      	b.n	80039be <BusFault_Handler+0x4>

080039c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80039c0:	b480      	push	{r7}
 80039c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80039c4:	e7fe      	b.n	80039c4 <UsageFault_Handler+0x4>

080039c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80039c6:	b480      	push	{r7}
 80039c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80039ca:	bf00      	nop
 80039cc:	46bd      	mov	sp, r7
 80039ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d2:	4770      	bx	lr

080039d4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80039d8:	4802      	ldr	r0, [pc, #8]	; (80039e4 <USART1_IRQHandler+0x10>)
 80039da:	f004 fb5b 	bl	8008094 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80039de:	bf00      	nop
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop
 80039e4:	20000ce0 	.word	0x20000ce0

080039e8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80039ec:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80039f0:	f001 ffd8 	bl	80059a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80039f4:	bf00      	nop
 80039f6:	bd80      	pop	{r7, pc}

080039f8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80039fc:	4802      	ldr	r0, [pc, #8]	; (8003a08 <TIM6_DAC_IRQHandler+0x10>)
 80039fe:	f003 fe99 	bl	8007734 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003a02:	bf00      	nop
 8003a04:	bd80      	pop	{r7, pc}
 8003a06:	bf00      	nop
 8003a08:	200013c8 	.word	0x200013c8

08003a0c <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8003a10:	4802      	ldr	r0, [pc, #8]	; (8003a1c <ETH_IRQHandler+0x10>)
 8003a12:	f001 f9c3 	bl	8004d9c <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8003a16:	bf00      	nop
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop
 8003a1c:	20002d24 	.word	0x20002d24

08003a20 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b086      	sub	sp, #24
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	60b9      	str	r1, [r7, #8]
 8003a2a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	617b      	str	r3, [r7, #20]
 8003a30:	e00a      	b.n	8003a48 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003a32:	f7fd ff49 	bl	80018c8 <__io_getchar>
 8003a36:	4601      	mov	r1, r0
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	1c5a      	adds	r2, r3, #1
 8003a3c:	60ba      	str	r2, [r7, #8]
 8003a3e:	b2ca      	uxtb	r2, r1
 8003a40:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	3301      	adds	r3, #1
 8003a46:	617b      	str	r3, [r7, #20]
 8003a48:	697a      	ldr	r2, [r7, #20]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	dbf0      	blt.n	8003a32 <_read+0x12>
	}

return len;
 8003a50:	687b      	ldr	r3, [r7, #4]
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3718      	adds	r7, #24
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}

08003a5a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003a5a:	b580      	push	{r7, lr}
 8003a5c:	b086      	sub	sp, #24
 8003a5e:	af00      	add	r7, sp, #0
 8003a60:	60f8      	str	r0, [r7, #12]
 8003a62:	60b9      	str	r1, [r7, #8]
 8003a64:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a66:	2300      	movs	r3, #0
 8003a68:	617b      	str	r3, [r7, #20]
 8003a6a:	e009      	b.n	8003a80 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	1c5a      	adds	r2, r3, #1
 8003a70:	60ba      	str	r2, [r7, #8]
 8003a72:	781b      	ldrb	r3, [r3, #0]
 8003a74:	4618      	mov	r0, r3
 8003a76:	f7fd ff11 	bl	800189c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a7a:	697b      	ldr	r3, [r7, #20]
 8003a7c:	3301      	adds	r3, #1
 8003a7e:	617b      	str	r3, [r7, #20]
 8003a80:	697a      	ldr	r2, [r7, #20]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	429a      	cmp	r2, r3
 8003a86:	dbf1      	blt.n	8003a6c <_write+0x12>
	}
	return len;
 8003a88:	687b      	ldr	r3, [r7, #4]
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3718      	adds	r7, #24
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}

08003a92 <_close>:

int _close(int file)
{
 8003a92:	b480      	push	{r7}
 8003a94:	b083      	sub	sp, #12
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	6078      	str	r0, [r7, #4]
	return -1;
 8003a9a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	370c      	adds	r7, #12
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa8:	4770      	bx	lr

08003aaa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003aaa:	b480      	push	{r7}
 8003aac:	b083      	sub	sp, #12
 8003aae:	af00      	add	r7, sp, #0
 8003ab0:	6078      	str	r0, [r7, #4]
 8003ab2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003aba:	605a      	str	r2, [r3, #4]
	return 0;
 8003abc:	2300      	movs	r3, #0
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	370c      	adds	r7, #12
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr

08003aca <_isatty>:

int _isatty(int file)
{
 8003aca:	b480      	push	{r7}
 8003acc:	b083      	sub	sp, #12
 8003ace:	af00      	add	r7, sp, #0
 8003ad0:	6078      	str	r0, [r7, #4]
	return 1;
 8003ad2:	2301      	movs	r3, #1
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	370c      	adds	r7, #12
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ade:	4770      	bx	lr

08003ae0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b085      	sub	sp, #20
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	60f8      	str	r0, [r7, #12]
 8003ae8:	60b9      	str	r1, [r7, #8]
 8003aea:	607a      	str	r2, [r7, #4]
	return 0;
 8003aec:	2300      	movs	r3, #0
}
 8003aee:	4618      	mov	r0, r3
 8003af0:	3714      	adds	r7, #20
 8003af2:	46bd      	mov	sp, r7
 8003af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af8:	4770      	bx	lr
	...

08003afc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003afc:	b480      	push	{r7}
 8003afe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003b00:	4b08      	ldr	r3, [pc, #32]	; (8003b24 <SystemInit+0x28>)
 8003b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b06:	4a07      	ldr	r2, [pc, #28]	; (8003b24 <SystemInit+0x28>)
 8003b08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003b0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003b10:	4b04      	ldr	r3, [pc, #16]	; (8003b24 <SystemInit+0x28>)
 8003b12:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003b16:	609a      	str	r2, [r3, #8]
#endif
}
 8003b18:	bf00      	nop
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b20:	4770      	bx	lr
 8003b22:	bf00      	nop
 8003b24:	e000ed00 	.word	0xe000ed00

08003b28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003b28:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003b60 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003b2c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003b2e:	e003      	b.n	8003b38 <LoopCopyDataInit>

08003b30 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003b30:	4b0c      	ldr	r3, [pc, #48]	; (8003b64 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003b32:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003b34:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003b36:	3104      	adds	r1, #4

08003b38 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003b38:	480b      	ldr	r0, [pc, #44]	; (8003b68 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003b3a:	4b0c      	ldr	r3, [pc, #48]	; (8003b6c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003b3c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003b3e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003b40:	d3f6      	bcc.n	8003b30 <CopyDataInit>
  ldr  r2, =_sbss
 8003b42:	4a0b      	ldr	r2, [pc, #44]	; (8003b70 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003b44:	e002      	b.n	8003b4c <LoopFillZerobss>

08003b46 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003b46:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003b48:	f842 3b04 	str.w	r3, [r2], #4

08003b4c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003b4c:	4b09      	ldr	r3, [pc, #36]	; (8003b74 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003b4e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003b50:	d3f9      	bcc.n	8003b46 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003b52:	f7ff ffd3 	bl	8003afc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003b56:	f016 f985 	bl	8019e64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003b5a:	f7fe fef7 	bl	800294c <main>
  bx  lr    
 8003b5e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003b60:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8003b64:	08024868 	.word	0x08024868
  ldr  r0, =_sdata
 8003b68:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003b6c:	200001f4 	.word	0x200001f4
  ldr  r2, =_sbss
 8003b70:	200001f4 	.word	0x200001f4
  ldr  r3, = _ebss
 8003b74:	20007cc4 	.word	0x20007cc4

08003b78 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003b78:	e7fe      	b.n	8003b78 <ADC_IRQHandler>

08003b7a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b7a:	b580      	push	{r7, lr}
 8003b7c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b7e:	2003      	movs	r0, #3
 8003b80:	f000 fcd1 	bl	8004526 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003b84:	2000      	movs	r0, #0
 8003b86:	f7ff feb3 	bl	80038f0 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8003b8a:	f7ff fcfd 	bl	8003588 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8003b8e:	2300      	movs	r3, #0
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	bd80      	pop	{r7, pc}

08003b94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b94:	b480      	push	{r7}
 8003b96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003b98:	4b06      	ldr	r3, [pc, #24]	; (8003bb4 <HAL_IncTick+0x20>)
 8003b9a:	781b      	ldrb	r3, [r3, #0]
 8003b9c:	461a      	mov	r2, r3
 8003b9e:	4b06      	ldr	r3, [pc, #24]	; (8003bb8 <HAL_IncTick+0x24>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4413      	add	r3, r2
 8003ba4:	4a04      	ldr	r2, [pc, #16]	; (8003bb8 <HAL_IncTick+0x24>)
 8003ba6:	6013      	str	r3, [r2, #0]
}
 8003ba8:	bf00      	nop
 8003baa:	46bd      	mov	sp, r7
 8003bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb0:	4770      	bx	lr
 8003bb2:	bf00      	nop
 8003bb4:	20000008 	.word	0x20000008
 8003bb8:	20001408 	.word	0x20001408

08003bbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	af00      	add	r7, sp, #0
  return uwTick;
 8003bc0:	4b03      	ldr	r3, [pc, #12]	; (8003bd0 <HAL_GetTick+0x14>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr
 8003bce:	bf00      	nop
 8003bd0:	20001408 	.word	0x20001408

08003bd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b084      	sub	sp, #16
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003bdc:	f7ff ffee 	bl	8003bbc <HAL_GetTick>
 8003be0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bec:	d005      	beq.n	8003bfa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003bee:	4b09      	ldr	r3, [pc, #36]	; (8003c14 <HAL_Delay+0x40>)
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	4413      	add	r3, r2
 8003bf8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003bfa:	bf00      	nop
 8003bfc:	f7ff ffde 	bl	8003bbc <HAL_GetTick>
 8003c00:	4602      	mov	r2, r0
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	68fa      	ldr	r2, [r7, #12]
 8003c08:	429a      	cmp	r2, r3
 8003c0a:	d8f7      	bhi.n	8003bfc <HAL_Delay+0x28>
  {
  }
}
 8003c0c:	bf00      	nop
 8003c0e:	3710      	adds	r7, #16
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	20000008 	.word	0x20000008

08003c18 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b084      	sub	sp, #16
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c20:	2300      	movs	r3, #0
 8003c22:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d101      	bne.n	8003c2e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e031      	b.n	8003c92 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d109      	bne.n	8003c4a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003c36:	6878      	ldr	r0, [r7, #4]
 8003c38:	f7ff fcce 	bl	80035d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2200      	movs	r2, #0
 8003c46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c4e:	f003 0310 	and.w	r3, r3, #16
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d116      	bne.n	8003c84 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c5a:	4b10      	ldr	r3, [pc, #64]	; (8003c9c <HAL_ADC_Init+0x84>)
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	f043 0202 	orr.w	r2, r3, #2
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003c66:	6878      	ldr	r0, [r7, #4]
 8003c68:	f000 fab6 	bl	80041d8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2200      	movs	r2, #0
 8003c70:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c76:	f023 0303 	bic.w	r3, r3, #3
 8003c7a:	f043 0201 	orr.w	r2, r3, #1
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	641a      	str	r2, [r3, #64]	; 0x40
 8003c82:	e001      	b.n	8003c88 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003c90:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c92:	4618      	mov	r0, r3
 8003c94:	3710      	adds	r7, #16
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}
 8003c9a:	bf00      	nop
 8003c9c:	ffffeefd 	.word	0xffffeefd

08003ca0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b085      	sub	sp, #20
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cb2:	2b01      	cmp	r3, #1
 8003cb4:	d101      	bne.n	8003cba <HAL_ADC_Start+0x1a>
 8003cb6:	2302      	movs	r3, #2
 8003cb8:	e0a0      	b.n	8003dfc <HAL_ADC_Start+0x15c>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	f003 0301 	and.w	r3, r3, #1
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	d018      	beq.n	8003d02 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	689a      	ldr	r2, [r3, #8]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f042 0201 	orr.w	r2, r2, #1
 8003cde:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8003ce0:	4b49      	ldr	r3, [pc, #292]	; (8003e08 <HAL_ADC_Start+0x168>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a49      	ldr	r2, [pc, #292]	; (8003e0c <HAL_ADC_Start+0x16c>)
 8003ce6:	fba2 2303 	umull	r2, r3, r2, r3
 8003cea:	0c9a      	lsrs	r2, r3, #18
 8003cec:	4613      	mov	r3, r2
 8003cee:	005b      	lsls	r3, r3, #1
 8003cf0:	4413      	add	r3, r2
 8003cf2:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8003cf4:	e002      	b.n	8003cfc <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	3b01      	subs	r3, #1
 8003cfa:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d1f9      	bne.n	8003cf6 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	f003 0301 	and.w	r3, r3, #1
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	d174      	bne.n	8003dfa <HAL_ADC_Start+0x15a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d14:	4b3e      	ldr	r3, [pc, #248]	; (8003e10 <HAL_ADC_Start+0x170>)
 8003d16:	4013      	ands	r3, r2
 8003d18:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d007      	beq.n	8003d3e <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d32:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003d36:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d42:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d4a:	d106      	bne.n	8003d5a <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d50:	f023 0206 	bic.w	r2, r3, #6
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	645a      	str	r2, [r3, #68]	; 0x44
 8003d58:	e002      	b.n	8003d60 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2200      	movs	r2, #0
 8003d64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003d70:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8003d72:	4b28      	ldr	r3, [pc, #160]	; (8003e14 <HAL_ADC_Start+0x174>)
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	f003 031f 	and.w	r3, r3, #31
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d10f      	bne.n	8003d9e <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d136      	bne.n	8003dfa <HAL_ADC_Start+0x15a>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	689a      	ldr	r2, [r3, #8]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003d9a:	609a      	str	r2, [r3, #8]
 8003d9c:	e02d      	b.n	8003dfa <HAL_ADC_Start+0x15a>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a1d      	ldr	r2, [pc, #116]	; (8003e18 <HAL_ADC_Start+0x178>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d10e      	bne.n	8003dc6 <HAL_ADC_Start+0x126>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	689b      	ldr	r3, [r3, #8]
 8003dae:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d107      	bne.n	8003dc6 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	689a      	ldr	r2, [r3, #8]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003dc4:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8003dc6:	4b13      	ldr	r3, [pc, #76]	; (8003e14 <HAL_ADC_Start+0x174>)
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	f003 0310 	and.w	r3, r3, #16
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d113      	bne.n	8003dfa <HAL_ADC_Start+0x15a>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a11      	ldr	r2, [pc, #68]	; (8003e1c <HAL_ADC_Start+0x17c>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d10e      	bne.n	8003dfa <HAL_ADC_Start+0x15a>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	689b      	ldr	r3, [r3, #8]
 8003de2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d107      	bne.n	8003dfa <HAL_ADC_Start+0x15a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	689a      	ldr	r2, [r3, #8]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003df8:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8003dfa:	2300      	movs	r3, #0
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	3714      	adds	r7, #20
 8003e00:	46bd      	mov	sp, r7
 8003e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e06:	4770      	bx	lr
 8003e08:	20000000 	.word	0x20000000
 8003e0c:	431bde83 	.word	0x431bde83
 8003e10:	fffff8fe 	.word	0xfffff8fe
 8003e14:	40012300 	.word	0x40012300
 8003e18:	40012000 	.word	0x40012000
 8003e1c:	40012200 	.word	0x40012200

08003e20 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b084      	sub	sp, #16
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
 8003e28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e3c:	d113      	bne.n	8003e66 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003e48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e4c:	d10b      	bne.n	8003e66 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e52:	f043 0220 	orr.w	r2, r3, #32
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e05c      	b.n	8003f20 <HAL_ADC_PollForConversion+0x100>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8003e66:	f7ff fea9 	bl	8003bbc <HAL_GetTick>
 8003e6a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003e6c:	e01a      	b.n	8003ea4 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e74:	d016      	beq.n	8003ea4 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d007      	beq.n	8003e8c <HAL_ADC_PollForConversion+0x6c>
 8003e7c:	f7ff fe9e 	bl	8003bbc <HAL_GetTick>
 8003e80:	4602      	mov	r2, r0
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	1ad3      	subs	r3, r2, r3
 8003e86:	683a      	ldr	r2, [r7, #0]
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d20b      	bcs.n	8003ea4 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e90:	f043 0204 	orr.w	r2, r3, #4
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8003ea0:	2303      	movs	r3, #3
 8003ea2:	e03d      	b.n	8003f20 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f003 0302 	and.w	r3, r3, #2
 8003eae:	2b02      	cmp	r3, #2
 8003eb0:	d1dd      	bne.n	8003e6e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f06f 0212 	mvn.w	r2, #18
 8003eba:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d123      	bne.n	8003f1e <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d11f      	bne.n	8003f1e <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ee4:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d006      	beq.n	8003efa <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d111      	bne.n	8003f1e <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003efe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f0a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d105      	bne.n	8003f1e <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f16:	f043 0201 	orr.w	r2, r3, #1
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003f1e:	2300      	movs	r3, #0
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	3710      	adds	r7, #16
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bd80      	pop	{r7, pc}

08003f28 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003f28:	b480      	push	{r7}
 8003f2a:	b083      	sub	sp, #12
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	370c      	adds	r7, #12
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f40:	4770      	bx	lr
	...

08003f44 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003f44:	b480      	push	{r7}
 8003f46:	b085      	sub	sp, #20
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
 8003f4c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f58:	2b01      	cmp	r3, #1
 8003f5a:	d101      	bne.n	8003f60 <HAL_ADC_ConfigChannel+0x1c>
 8003f5c:	2302      	movs	r3, #2
 8003f5e:	e12a      	b.n	80041b6 <HAL_ADC_ConfigChannel+0x272>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	2b09      	cmp	r3, #9
 8003f6e:	d93a      	bls.n	8003fe6 <HAL_ADC_ConfigChannel+0xa2>
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003f78:	d035      	beq.n	8003fe6 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	68d9      	ldr	r1, [r3, #12]
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	b29b      	uxth	r3, r3
 8003f86:	461a      	mov	r2, r3
 8003f88:	4613      	mov	r3, r2
 8003f8a:	005b      	lsls	r3, r3, #1
 8003f8c:	4413      	add	r3, r2
 8003f8e:	3b1e      	subs	r3, #30
 8003f90:	2207      	movs	r2, #7
 8003f92:	fa02 f303 	lsl.w	r3, r2, r3
 8003f96:	43da      	mvns	r2, r3
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	400a      	ands	r2, r1
 8003f9e:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a87      	ldr	r2, [pc, #540]	; (80041c4 <HAL_ADC_ConfigChannel+0x280>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d10a      	bne.n	8003fc0 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	68d9      	ldr	r1, [r3, #12]
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	061a      	lsls	r2, r3, #24
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	430a      	orrs	r2, r1
 8003fbc:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003fbe:	e035      	b.n	800402c <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	68d9      	ldr	r1, [r3, #12]
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	689a      	ldr	r2, [r3, #8]
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	005b      	lsls	r3, r3, #1
 8003fd6:	4403      	add	r3, r0
 8003fd8:	3b1e      	subs	r3, #30
 8003fda:	409a      	lsls	r2, r3
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	430a      	orrs	r2, r1
 8003fe2:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003fe4:	e022      	b.n	800402c <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	6919      	ldr	r1, [r3, #16]
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	4613      	mov	r3, r2
 8003ff6:	005b      	lsls	r3, r3, #1
 8003ff8:	4413      	add	r3, r2
 8003ffa:	2207      	movs	r2, #7
 8003ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8004000:	43da      	mvns	r2, r3
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	400a      	ands	r2, r1
 8004008:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	6919      	ldr	r1, [r3, #16]
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	689a      	ldr	r2, [r3, #8]
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	b29b      	uxth	r3, r3
 800401a:	4618      	mov	r0, r3
 800401c:	4603      	mov	r3, r0
 800401e:	005b      	lsls	r3, r3, #1
 8004020:	4403      	add	r3, r0
 8004022:	409a      	lsls	r2, r3
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	430a      	orrs	r2, r1
 800402a:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	2b06      	cmp	r3, #6
 8004032:	d824      	bhi.n	800407e <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	685a      	ldr	r2, [r3, #4]
 800403e:	4613      	mov	r3, r2
 8004040:	009b      	lsls	r3, r3, #2
 8004042:	4413      	add	r3, r2
 8004044:	3b05      	subs	r3, #5
 8004046:	221f      	movs	r2, #31
 8004048:	fa02 f303 	lsl.w	r3, r2, r3
 800404c:	43da      	mvns	r2, r3
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	400a      	ands	r2, r1
 8004054:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	b29b      	uxth	r3, r3
 8004062:	4618      	mov	r0, r3
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	685a      	ldr	r2, [r3, #4]
 8004068:	4613      	mov	r3, r2
 800406a:	009b      	lsls	r3, r3, #2
 800406c:	4413      	add	r3, r2
 800406e:	3b05      	subs	r3, #5
 8004070:	fa00 f203 	lsl.w	r2, r0, r3
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	430a      	orrs	r2, r1
 800407a:	635a      	str	r2, [r3, #52]	; 0x34
 800407c:	e04c      	b.n	8004118 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	2b0c      	cmp	r3, #12
 8004084:	d824      	bhi.n	80040d0 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	685a      	ldr	r2, [r3, #4]
 8004090:	4613      	mov	r3, r2
 8004092:	009b      	lsls	r3, r3, #2
 8004094:	4413      	add	r3, r2
 8004096:	3b23      	subs	r3, #35	; 0x23
 8004098:	221f      	movs	r2, #31
 800409a:	fa02 f303 	lsl.w	r3, r2, r3
 800409e:	43da      	mvns	r2, r3
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	400a      	ands	r2, r1
 80040a6:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	b29b      	uxth	r3, r3
 80040b4:	4618      	mov	r0, r3
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	685a      	ldr	r2, [r3, #4]
 80040ba:	4613      	mov	r3, r2
 80040bc:	009b      	lsls	r3, r3, #2
 80040be:	4413      	add	r3, r2
 80040c0:	3b23      	subs	r3, #35	; 0x23
 80040c2:	fa00 f203 	lsl.w	r2, r0, r3
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	430a      	orrs	r2, r1
 80040cc:	631a      	str	r2, [r3, #48]	; 0x30
 80040ce:	e023      	b.n	8004118 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	685a      	ldr	r2, [r3, #4]
 80040da:	4613      	mov	r3, r2
 80040dc:	009b      	lsls	r3, r3, #2
 80040de:	4413      	add	r3, r2
 80040e0:	3b41      	subs	r3, #65	; 0x41
 80040e2:	221f      	movs	r2, #31
 80040e4:	fa02 f303 	lsl.w	r3, r2, r3
 80040e8:	43da      	mvns	r2, r3
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	400a      	ands	r2, r1
 80040f0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	b29b      	uxth	r3, r3
 80040fe:	4618      	mov	r0, r3
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	685a      	ldr	r2, [r3, #4]
 8004104:	4613      	mov	r3, r2
 8004106:	009b      	lsls	r3, r3, #2
 8004108:	4413      	add	r3, r2
 800410a:	3b41      	subs	r3, #65	; 0x41
 800410c:	fa00 f203 	lsl.w	r2, r0, r3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	430a      	orrs	r2, r1
 8004116:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a2a      	ldr	r2, [pc, #168]	; (80041c8 <HAL_ADC_ConfigChannel+0x284>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d10a      	bne.n	8004138 <HAL_ADC_ConfigChannel+0x1f4>
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800412a:	d105      	bne.n	8004138 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 800412c:	4b27      	ldr	r3, [pc, #156]	; (80041cc <HAL_ADC_ConfigChannel+0x288>)
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	4a26      	ldr	r2, [pc, #152]	; (80041cc <HAL_ADC_ConfigChannel+0x288>)
 8004132:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8004136:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a22      	ldr	r2, [pc, #136]	; (80041c8 <HAL_ADC_ConfigChannel+0x284>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d109      	bne.n	8004156 <HAL_ADC_ConfigChannel+0x212>
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	2b12      	cmp	r3, #18
 8004148:	d105      	bne.n	8004156 <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800414a:	4b20      	ldr	r3, [pc, #128]	; (80041cc <HAL_ADC_ConfigChannel+0x288>)
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	4a1f      	ldr	r2, [pc, #124]	; (80041cc <HAL_ADC_ConfigChannel+0x288>)
 8004150:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004154:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a1b      	ldr	r2, [pc, #108]	; (80041c8 <HAL_ADC_ConfigChannel+0x284>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d125      	bne.n	80041ac <HAL_ADC_ConfigChannel+0x268>
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a17      	ldr	r2, [pc, #92]	; (80041c4 <HAL_ADC_ConfigChannel+0x280>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d003      	beq.n	8004172 <HAL_ADC_ConfigChannel+0x22e>
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	2b11      	cmp	r3, #17
 8004170:	d11c      	bne.n	80041ac <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8004172:	4b16      	ldr	r3, [pc, #88]	; (80041cc <HAL_ADC_ConfigChannel+0x288>)
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	4a15      	ldr	r2, [pc, #84]	; (80041cc <HAL_ADC_ConfigChannel+0x288>)
 8004178:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800417c:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a10      	ldr	r2, [pc, #64]	; (80041c4 <HAL_ADC_ConfigChannel+0x280>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d111      	bne.n	80041ac <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8004188:	4b11      	ldr	r3, [pc, #68]	; (80041d0 <HAL_ADC_ConfigChannel+0x28c>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a11      	ldr	r2, [pc, #68]	; (80041d4 <HAL_ADC_ConfigChannel+0x290>)
 800418e:	fba2 2303 	umull	r2, r3, r2, r3
 8004192:	0c9a      	lsrs	r2, r3, #18
 8004194:	4613      	mov	r3, r2
 8004196:	009b      	lsls	r3, r3, #2
 8004198:	4413      	add	r3, r2
 800419a:	005b      	lsls	r3, r3, #1
 800419c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800419e:	e002      	b.n	80041a6 <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	3b01      	subs	r3, #1
 80041a4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d1f9      	bne.n	80041a0 <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2200      	movs	r2, #0
 80041b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80041b4:	2300      	movs	r3, #0
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3714      	adds	r7, #20
 80041ba:	46bd      	mov	sp, r7
 80041bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c0:	4770      	bx	lr
 80041c2:	bf00      	nop
 80041c4:	10000012 	.word	0x10000012
 80041c8:	40012000 	.word	0x40012000
 80041cc:	40012300 	.word	0x40012300
 80041d0:	20000000 	.word	0x20000000
 80041d4:	431bde83 	.word	0x431bde83

080041d8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80041d8:	b480      	push	{r7}
 80041da:	b083      	sub	sp, #12
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80041e0:	4b78      	ldr	r3, [pc, #480]	; (80043c4 <ADC_Init+0x1ec>)
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	4a77      	ldr	r2, [pc, #476]	; (80043c4 <ADC_Init+0x1ec>)
 80041e6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80041ea:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80041ec:	4b75      	ldr	r3, [pc, #468]	; (80043c4 <ADC_Init+0x1ec>)
 80041ee:	685a      	ldr	r2, [r3, #4]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	4973      	ldr	r1, [pc, #460]	; (80043c4 <ADC_Init+0x1ec>)
 80041f6:	4313      	orrs	r3, r2
 80041f8:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	685a      	ldr	r2, [r3, #4]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004208:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	6859      	ldr	r1, [r3, #4]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	691b      	ldr	r3, [r3, #16]
 8004214:	021a      	lsls	r2, r3, #8
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	430a      	orrs	r2, r1
 800421c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	685a      	ldr	r2, [r3, #4]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800422c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	6859      	ldr	r1, [r3, #4]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	689a      	ldr	r2, [r3, #8]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	430a      	orrs	r2, r1
 800423e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	689a      	ldr	r2, [r3, #8]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800424e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	6899      	ldr	r1, [r3, #8]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	68da      	ldr	r2, [r3, #12]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	430a      	orrs	r2, r1
 8004260:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004266:	4a58      	ldr	r2, [pc, #352]	; (80043c8 <ADC_Init+0x1f0>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d022      	beq.n	80042b2 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	689a      	ldr	r2, [r3, #8]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800427a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	6899      	ldr	r1, [r3, #8]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	430a      	orrs	r2, r1
 800428c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	689a      	ldr	r2, [r3, #8]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800429c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	6899      	ldr	r1, [r3, #8]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	430a      	orrs	r2, r1
 80042ae:	609a      	str	r2, [r3, #8]
 80042b0:	e00f      	b.n	80042d2 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	689a      	ldr	r2, [r3, #8]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80042c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	689a      	ldr	r2, [r3, #8]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80042d0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	689a      	ldr	r2, [r3, #8]
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f022 0202 	bic.w	r2, r2, #2
 80042e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	6899      	ldr	r1, [r3, #8]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	699b      	ldr	r3, [r3, #24]
 80042ec:	005a      	lsls	r2, r3, #1
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	430a      	orrs	r2, r1
 80042f4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d01b      	beq.n	8004338 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	685a      	ldr	r2, [r3, #4]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800430e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	685a      	ldr	r2, [r3, #4]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800431e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	6859      	ldr	r1, [r3, #4]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800432a:	3b01      	subs	r3, #1
 800432c:	035a      	lsls	r2, r3, #13
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	430a      	orrs	r2, r1
 8004334:	605a      	str	r2, [r3, #4]
 8004336:	e007      	b.n	8004348 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	685a      	ldr	r2, [r3, #4]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004346:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004356:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	69db      	ldr	r3, [r3, #28]
 8004362:	3b01      	subs	r3, #1
 8004364:	051a      	lsls	r2, r3, #20
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	430a      	orrs	r2, r1
 800436c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	689a      	ldr	r2, [r3, #8]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800437c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	6899      	ldr	r1, [r3, #8]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800438a:	025a      	lsls	r2, r3, #9
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	430a      	orrs	r2, r1
 8004392:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	689a      	ldr	r2, [r3, #8]
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043a2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	6899      	ldr	r1, [r3, #8]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	695b      	ldr	r3, [r3, #20]
 80043ae:	029a      	lsls	r2, r3, #10
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	430a      	orrs	r2, r1
 80043b6:	609a      	str	r2, [r3, #8]
}
 80043b8:	bf00      	nop
 80043ba:	370c      	adds	r7, #12
 80043bc:	46bd      	mov	sp, r7
 80043be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c2:	4770      	bx	lr
 80043c4:	40012300 	.word	0x40012300
 80043c8:	0f000001 	.word	0x0f000001

080043cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b085      	sub	sp, #20
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	f003 0307 	and.w	r3, r3, #7
 80043da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80043dc:	4b0b      	ldr	r3, [pc, #44]	; (800440c <__NVIC_SetPriorityGrouping+0x40>)
 80043de:	68db      	ldr	r3, [r3, #12]
 80043e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80043e2:	68ba      	ldr	r2, [r7, #8]
 80043e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80043e8:	4013      	ands	r3, r2
 80043ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80043f4:	4b06      	ldr	r3, [pc, #24]	; (8004410 <__NVIC_SetPriorityGrouping+0x44>)
 80043f6:	4313      	orrs	r3, r2
 80043f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80043fa:	4a04      	ldr	r2, [pc, #16]	; (800440c <__NVIC_SetPriorityGrouping+0x40>)
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	60d3      	str	r3, [r2, #12]
}
 8004400:	bf00      	nop
 8004402:	3714      	adds	r7, #20
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr
 800440c:	e000ed00 	.word	0xe000ed00
 8004410:	05fa0000 	.word	0x05fa0000

08004414 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004414:	b480      	push	{r7}
 8004416:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004418:	4b04      	ldr	r3, [pc, #16]	; (800442c <__NVIC_GetPriorityGrouping+0x18>)
 800441a:	68db      	ldr	r3, [r3, #12]
 800441c:	0a1b      	lsrs	r3, r3, #8
 800441e:	f003 0307 	and.w	r3, r3, #7
}
 8004422:	4618      	mov	r0, r3
 8004424:	46bd      	mov	sp, r7
 8004426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442a:	4770      	bx	lr
 800442c:	e000ed00 	.word	0xe000ed00

08004430 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004430:	b480      	push	{r7}
 8004432:	b083      	sub	sp, #12
 8004434:	af00      	add	r7, sp, #0
 8004436:	4603      	mov	r3, r0
 8004438:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800443a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800443e:	2b00      	cmp	r3, #0
 8004440:	db0b      	blt.n	800445a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004442:	79fb      	ldrb	r3, [r7, #7]
 8004444:	f003 021f 	and.w	r2, r3, #31
 8004448:	4907      	ldr	r1, [pc, #28]	; (8004468 <__NVIC_EnableIRQ+0x38>)
 800444a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800444e:	095b      	lsrs	r3, r3, #5
 8004450:	2001      	movs	r0, #1
 8004452:	fa00 f202 	lsl.w	r2, r0, r2
 8004456:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800445a:	bf00      	nop
 800445c:	370c      	adds	r7, #12
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr
 8004466:	bf00      	nop
 8004468:	e000e100 	.word	0xe000e100

0800446c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800446c:	b480      	push	{r7}
 800446e:	b083      	sub	sp, #12
 8004470:	af00      	add	r7, sp, #0
 8004472:	4603      	mov	r3, r0
 8004474:	6039      	str	r1, [r7, #0]
 8004476:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004478:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800447c:	2b00      	cmp	r3, #0
 800447e:	db0a      	blt.n	8004496 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	b2da      	uxtb	r2, r3
 8004484:	490c      	ldr	r1, [pc, #48]	; (80044b8 <__NVIC_SetPriority+0x4c>)
 8004486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800448a:	0112      	lsls	r2, r2, #4
 800448c:	b2d2      	uxtb	r2, r2
 800448e:	440b      	add	r3, r1
 8004490:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004494:	e00a      	b.n	80044ac <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	b2da      	uxtb	r2, r3
 800449a:	4908      	ldr	r1, [pc, #32]	; (80044bc <__NVIC_SetPriority+0x50>)
 800449c:	79fb      	ldrb	r3, [r7, #7]
 800449e:	f003 030f 	and.w	r3, r3, #15
 80044a2:	3b04      	subs	r3, #4
 80044a4:	0112      	lsls	r2, r2, #4
 80044a6:	b2d2      	uxtb	r2, r2
 80044a8:	440b      	add	r3, r1
 80044aa:	761a      	strb	r2, [r3, #24]
}
 80044ac:	bf00      	nop
 80044ae:	370c      	adds	r7, #12
 80044b0:	46bd      	mov	sp, r7
 80044b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b6:	4770      	bx	lr
 80044b8:	e000e100 	.word	0xe000e100
 80044bc:	e000ed00 	.word	0xe000ed00

080044c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b089      	sub	sp, #36	; 0x24
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	60f8      	str	r0, [r7, #12]
 80044c8:	60b9      	str	r1, [r7, #8]
 80044ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	f003 0307 	and.w	r3, r3, #7
 80044d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80044d4:	69fb      	ldr	r3, [r7, #28]
 80044d6:	f1c3 0307 	rsb	r3, r3, #7
 80044da:	2b04      	cmp	r3, #4
 80044dc:	bf28      	it	cs
 80044de:	2304      	movcs	r3, #4
 80044e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80044e2:	69fb      	ldr	r3, [r7, #28]
 80044e4:	3304      	adds	r3, #4
 80044e6:	2b06      	cmp	r3, #6
 80044e8:	d902      	bls.n	80044f0 <NVIC_EncodePriority+0x30>
 80044ea:	69fb      	ldr	r3, [r7, #28]
 80044ec:	3b03      	subs	r3, #3
 80044ee:	e000      	b.n	80044f2 <NVIC_EncodePriority+0x32>
 80044f0:	2300      	movs	r3, #0
 80044f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044f4:	f04f 32ff 	mov.w	r2, #4294967295
 80044f8:	69bb      	ldr	r3, [r7, #24]
 80044fa:	fa02 f303 	lsl.w	r3, r2, r3
 80044fe:	43da      	mvns	r2, r3
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	401a      	ands	r2, r3
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004508:	f04f 31ff 	mov.w	r1, #4294967295
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	fa01 f303 	lsl.w	r3, r1, r3
 8004512:	43d9      	mvns	r1, r3
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004518:	4313      	orrs	r3, r2
         );
}
 800451a:	4618      	mov	r0, r3
 800451c:	3724      	adds	r7, #36	; 0x24
 800451e:	46bd      	mov	sp, r7
 8004520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004524:	4770      	bx	lr

08004526 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004526:	b580      	push	{r7, lr}
 8004528:	b082      	sub	sp, #8
 800452a:	af00      	add	r7, sp, #0
 800452c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f7ff ff4c 	bl	80043cc <__NVIC_SetPriorityGrouping>
}
 8004534:	bf00      	nop
 8004536:	3708      	adds	r7, #8
 8004538:	46bd      	mov	sp, r7
 800453a:	bd80      	pop	{r7, pc}

0800453c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800453c:	b580      	push	{r7, lr}
 800453e:	b086      	sub	sp, #24
 8004540:	af00      	add	r7, sp, #0
 8004542:	4603      	mov	r3, r0
 8004544:	60b9      	str	r1, [r7, #8]
 8004546:	607a      	str	r2, [r7, #4]
 8004548:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800454a:	2300      	movs	r3, #0
 800454c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800454e:	f7ff ff61 	bl	8004414 <__NVIC_GetPriorityGrouping>
 8004552:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004554:	687a      	ldr	r2, [r7, #4]
 8004556:	68b9      	ldr	r1, [r7, #8]
 8004558:	6978      	ldr	r0, [r7, #20]
 800455a:	f7ff ffb1 	bl	80044c0 <NVIC_EncodePriority>
 800455e:	4602      	mov	r2, r0
 8004560:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004564:	4611      	mov	r1, r2
 8004566:	4618      	mov	r0, r3
 8004568:	f7ff ff80 	bl	800446c <__NVIC_SetPriority>
}
 800456c:	bf00      	nop
 800456e:	3718      	adds	r7, #24
 8004570:	46bd      	mov	sp, r7
 8004572:	bd80      	pop	{r7, pc}

08004574 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b082      	sub	sp, #8
 8004578:	af00      	add	r7, sp, #0
 800457a:	4603      	mov	r3, r0
 800457c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800457e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004582:	4618      	mov	r0, r3
 8004584:	f7ff ff54 	bl	8004430 <__NVIC_EnableIRQ>
}
 8004588:	bf00      	nop
 800458a:	3708      	adds	r7, #8
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}

08004590 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004590:	b480      	push	{r7}
 8004592:	b083      	sub	sp, #12
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800459e:	b2db      	uxtb	r3, r3
 80045a0:	2b02      	cmp	r3, #2
 80045a2:	d004      	beq.n	80045ae <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2280      	movs	r2, #128	; 0x80
 80045a8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	e00c      	b.n	80045c8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2205      	movs	r2, #5
 80045b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f022 0201 	bic.w	r2, r2, #1
 80045c4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80045c6:	2300      	movs	r3, #0
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	370c      	adds	r7, #12
 80045cc:	46bd      	mov	sp, r7
 80045ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d2:	4770      	bx	lr

080045d4 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b088      	sub	sp, #32
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0, phyreg = 0;
 80045dc:	2300      	movs	r3, #0
 80045de:	61fb      	str	r3, [r7, #28]
 80045e0:	2300      	movs	r3, #0
 80045e2:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000;
 80045e4:	4ba9      	ldr	r3, [pc, #676]	; (800488c <HAL_ETH_Init+0x2b8>)
 80045e6:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0;
 80045e8:	2300      	movs	r3, #0
 80045ea:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 80045ec:	2300      	movs	r3, #0
 80045ee:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d101      	bne.n	80045fa <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
 80045f8:	e183      	b.n	8004902 <HAL_ETH_Init+0x32e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004600:	b2db      	uxtb	r3, r3
 8004602:	2b00      	cmp	r3, #0
 8004604:	d106      	bne.n	8004614 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800460e:	6878      	ldr	r0, [r7, #4]
 8004610:	f004 fd4a 	bl	80090a8 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004614:	4b9e      	ldr	r3, [pc, #632]	; (8004890 <HAL_ETH_Init+0x2bc>)
 8004616:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004618:	4a9d      	ldr	r2, [pc, #628]	; (8004890 <HAL_ETH_Init+0x2bc>)
 800461a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800461e:	6453      	str	r3, [r2, #68]	; 0x44
 8004620:	4b9b      	ldr	r3, [pc, #620]	; (8004890 <HAL_ETH_Init+0x2bc>)
 8004622:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004624:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004628:	60bb      	str	r3, [r7, #8]
 800462a:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800462c:	4b99      	ldr	r3, [pc, #612]	; (8004894 <HAL_ETH_Init+0x2c0>)
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	4a98      	ldr	r2, [pc, #608]	; (8004894 <HAL_ETH_Init+0x2c0>)
 8004632:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004636:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8004638:	4b96      	ldr	r3, [pc, #600]	; (8004894 <HAL_ETH_Init+0x2c0>)
 800463a:	685a      	ldr	r2, [r3, #4]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6a1b      	ldr	r3, [r3, #32]
 8004640:	4994      	ldr	r1, [pc, #592]	; (8004894 <HAL_ETH_Init+0x2c0>)
 8004642:	4313      	orrs	r3, r2
 8004644:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f042 0201 	orr.w	r2, r2, #1
 8004658:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800465c:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 800465e:	f7ff faad 	bl	8003bbc <HAL_GetTick>
 8004662:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8004664:	e011      	b.n	800468a <HAL_ETH_Init+0xb6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 8004666:	f7ff faa9 	bl	8003bbc <HAL_GetTick>
 800466a:	4602      	mov	r2, r0
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	1ad3      	subs	r3, r2, r3
 8004670:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004674:	d909      	bls.n	800468a <HAL_ETH_Init+0xb6>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2203      	movs	r2, #3
 800467a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2200      	movs	r2, #0
 8004682:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
               
      return HAL_TIMEOUT;
 8004686:	2303      	movs	r3, #3
 8004688:	e13b      	b.n	8004902 <HAL_ETH_Init+0x32e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f003 0301 	and.w	r3, r3, #1
 8004698:	2b00      	cmp	r3, #0
 800469a:	d1e4      	bne.n	8004666 <HAL_ETH_Init+0x92>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tempreg = (heth->Instance)->MACMIIAR;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	691b      	ldr	r3, [r3, #16]
 80046a2:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tempreg &= ETH_MACMIIAR_CR_MASK;
 80046a4:	69fb      	ldr	r3, [r7, #28]
 80046a6:	f023 031c 	bic.w	r3, r3, #28
 80046aa:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80046ac:	f002 fb56 	bl	8006d5c <HAL_RCC_GetHCLKFreq>
 80046b0:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000)&&(hclk < 35000000))
 80046b2:	69bb      	ldr	r3, [r7, #24]
 80046b4:	4a78      	ldr	r2, [pc, #480]	; (8004898 <HAL_ETH_Init+0x2c4>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d908      	bls.n	80046cc <HAL_ETH_Init+0xf8>
 80046ba:	69bb      	ldr	r3, [r7, #24]
 80046bc:	4a77      	ldr	r2, [pc, #476]	; (800489c <HAL_ETH_Init+0x2c8>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d804      	bhi.n	80046cc <HAL_ETH_Init+0xf8>
  {
    /* CSR Clock Range between 20-35 MHz */
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 80046c2:	69fb      	ldr	r3, [r7, #28]
 80046c4:	f043 0308 	orr.w	r3, r3, #8
 80046c8:	61fb      	str	r3, [r7, #28]
 80046ca:	e027      	b.n	800471c <HAL_ETH_Init+0x148>
  }
  else if((hclk >= 35000000)&&(hclk < 60000000))
 80046cc:	69bb      	ldr	r3, [r7, #24]
 80046ce:	4a73      	ldr	r2, [pc, #460]	; (800489c <HAL_ETH_Init+0x2c8>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d908      	bls.n	80046e6 <HAL_ETH_Init+0x112>
 80046d4:	69bb      	ldr	r3, [r7, #24]
 80046d6:	4a72      	ldr	r2, [pc, #456]	; (80048a0 <HAL_ETH_Init+0x2cc>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d804      	bhi.n	80046e6 <HAL_ETH_Init+0x112>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 80046dc:	69fb      	ldr	r3, [r7, #28]
 80046de:	f043 030c 	orr.w	r3, r3, #12
 80046e2:	61fb      	str	r3, [r7, #28]
 80046e4:	e01a      	b.n	800471c <HAL_ETH_Init+0x148>
  }  
  else if((hclk >= 60000000)&&(hclk < 100000000))
 80046e6:	69bb      	ldr	r3, [r7, #24]
 80046e8:	4a6d      	ldr	r2, [pc, #436]	; (80048a0 <HAL_ETH_Init+0x2cc>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d903      	bls.n	80046f6 <HAL_ETH_Init+0x122>
 80046ee:	69bb      	ldr	r3, [r7, #24]
 80046f0:	4a6c      	ldr	r2, [pc, #432]	; (80048a4 <HAL_ETH_Init+0x2d0>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d911      	bls.n	800471a <HAL_ETH_Init+0x146>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000)&&(hclk < 150000000))
 80046f6:	69bb      	ldr	r3, [r7, #24]
 80046f8:	4a6a      	ldr	r2, [pc, #424]	; (80048a4 <HAL_ETH_Init+0x2d0>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d908      	bls.n	8004710 <HAL_ETH_Init+0x13c>
 80046fe:	69bb      	ldr	r3, [r7, #24]
 8004700:	4a69      	ldr	r2, [pc, #420]	; (80048a8 <HAL_ETH_Init+0x2d4>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d804      	bhi.n	8004710 <HAL_ETH_Init+0x13c>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8004706:	69fb      	ldr	r3, [r7, #28]
 8004708:	f043 0304 	orr.w	r3, r3, #4
 800470c:	61fb      	str	r3, [r7, #28]
 800470e:	e005      	b.n	800471c <HAL_ETH_Init+0x148>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 216000000)) */
  {
    /* CSR Clock Range between 150-216 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8004710:	69fb      	ldr	r3, [r7, #28]
 8004712:	f043 0310 	orr.w	r3, r3, #16
 8004716:	61fb      	str	r3, [r7, #28]
 8004718:	e000      	b.n	800471c <HAL_ETH_Init+0x148>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 800471a:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	69fa      	ldr	r2, [r7, #28]
 8004722:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8004724:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004728:	2100      	movs	r1, #0
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f000 fc19 	bl	8004f62 <HAL_ETH_WritePHYRegister>
 8004730:	4603      	mov	r3, r0
 8004732:	2b00      	cmp	r3, #0
 8004734:	d00b      	beq.n	800474e <HAL_ETH_Init+0x17a>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 800473a:	6939      	ldr	r1, [r7, #16]
 800473c:	6878      	ldr	r0, [r7, #4]
 800473e:	f000 fca5 	bl	800508c <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2201      	movs	r2, #1
 8004746:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e0d9      	b.n	8004902 <HAL_ETH_Init+0x32e>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 800474e:	20ff      	movs	r0, #255	; 0xff
 8004750:	f7ff fa40 	bl	8003bd4 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	2b00      	cmp	r3, #0
 800475a:	f000 80a7 	beq.w	80048ac <HAL_ETH_Init+0x2d8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800475e:	f7ff fa2d 	bl	8003bbc <HAL_GetTick>
 8004762:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8004764:	f107 030c 	add.w	r3, r7, #12
 8004768:	461a      	mov	r2, r3
 800476a:	2101      	movs	r1, #1
 800476c:	6878      	ldr	r0, [r7, #4]
 800476e:	f000 fb90 	bl	8004e92 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8004772:	f7ff fa23 	bl	8003bbc <HAL_GetTick>
 8004776:	4602      	mov	r2, r0
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	1ad3      	subs	r3, r2, r3
 800477c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004780:	4293      	cmp	r3, r2
 8004782:	d90f      	bls.n	80047a4 <HAL_ETH_Init+0x1d0>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8004784:	2301      	movs	r3, #1
 8004786:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8004788:	6939      	ldr	r1, [r7, #16]
 800478a:	6878      	ldr	r0, [r7, #4]
 800478c:	f000 fc7e 	bl	800508c <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2201      	movs	r2, #1
 8004794:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2200      	movs	r2, #0
 800479c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 80047a0:	2303      	movs	r3, #3
 80047a2:	e0ae      	b.n	8004902 <HAL_ETH_Init+0x32e>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	f003 0304 	and.w	r3, r3, #4
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d0da      	beq.n	8004764 <HAL_ETH_Init+0x190>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 80047ae:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80047b2:	2100      	movs	r1, #0
 80047b4:	6878      	ldr	r0, [r7, #4]
 80047b6:	f000 fbd4 	bl	8004f62 <HAL_ETH_WritePHYRegister>
 80047ba:	4603      	mov	r3, r0
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d00b      	beq.n	80047d8 <HAL_ETH_Init+0x204>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80047c0:	2301      	movs	r3, #1
 80047c2:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80047c4:	6939      	ldr	r1, [r7, #16]
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	f000 fc60 	bl	800508c <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2201      	movs	r2, #1
 80047d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 80047d4:	2301      	movs	r3, #1
 80047d6:	e094      	b.n	8004902 <HAL_ETH_Init+0x32e>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 80047d8:	f7ff f9f0 	bl	8003bbc <HAL_GetTick>
 80047dc:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80047de:	f107 030c 	add.w	r3, r7, #12
 80047e2:	461a      	mov	r2, r3
 80047e4:	2101      	movs	r1, #1
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f000 fb53 	bl	8004e92 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 80047ec:	f7ff f9e6 	bl	8003bbc <HAL_GetTick>
 80047f0:	4602      	mov	r2, r0
 80047f2:	697b      	ldr	r3, [r7, #20]
 80047f4:	1ad3      	subs	r3, r2, r3
 80047f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d90f      	bls.n	800481e <HAL_ETH_Init+0x24a>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8004802:	6939      	ldr	r1, [r7, #16]
 8004804:	6878      	ldr	r0, [r7, #4]
 8004806:	f000 fc41 	bl	800508c <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2201      	movs	r2, #1
 800480e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2200      	movs	r2, #0
 8004816:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 800481a:	2303      	movs	r3, #3
 800481c:	e071      	b.n	8004902 <HAL_ETH_Init+0x32e>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	f003 0320 	and.w	r3, r3, #32
 8004824:	2b00      	cmp	r3, #0
 8004826:	d0da      	beq.n	80047de <HAL_ETH_Init+0x20a>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8004828:	f107 030c 	add.w	r3, r7, #12
 800482c:	461a      	mov	r2, r3
 800482e:	211f      	movs	r1, #31
 8004830:	6878      	ldr	r0, [r7, #4]
 8004832:	f000 fb2e 	bl	8004e92 <HAL_ETH_ReadPHYRegister>
 8004836:	4603      	mov	r3, r0
 8004838:	2b00      	cmp	r3, #0
 800483a:	d00b      	beq.n	8004854 <HAL_ETH_Init+0x280>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004840:	6939      	ldr	r1, [r7, #16]
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	f000 fc22 	bl	800508c <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2201      	movs	r2, #1
 800484c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8004850:	2301      	movs	r3, #1
 8004852:	e056      	b.n	8004902 <HAL_ETH_Init+0x32e>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	f003 0310 	and.w	r3, r3, #16
 800485a:	2b00      	cmp	r3, #0
 800485c:	d004      	beq.n	8004868 <HAL_ETH_Init+0x294>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004864:	60da      	str	r2, [r3, #12]
 8004866:	e002      	b.n	800486e <HAL_ETH_Init+0x29a>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2200      	movs	r2, #0
 800486c:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	f003 0304 	and.w	r3, r3, #4
 8004874:	2b00      	cmp	r3, #0
 8004876:	d003      	beq.n	8004880 <HAL_ETH_Init+0x2ac>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2200      	movs	r2, #0
 800487c:	609a      	str	r2, [r3, #8]
 800487e:	e037      	b.n	80048f0 <HAL_ETH_Init+0x31c>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004886:	609a      	str	r2, [r3, #8]
 8004888:	e032      	b.n	80048f0 <HAL_ETH_Init+0x31c>
 800488a:	bf00      	nop
 800488c:	03938700 	.word	0x03938700
 8004890:	40023800 	.word	0x40023800
 8004894:	40013800 	.word	0x40013800
 8004898:	01312cff 	.word	0x01312cff
 800489c:	02160ebf 	.word	0x02160ebf
 80048a0:	039386ff 	.word	0x039386ff
 80048a4:	05f5e0ff 	.word	0x05f5e0ff
 80048a8:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	68db      	ldr	r3, [r3, #12]
 80048b0:	08db      	lsrs	r3, r3, #3
 80048b2:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	085b      	lsrs	r3, r3, #1
 80048ba:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 80048bc:	4313      	orrs	r3, r2
 80048be:	b29b      	uxth	r3, r3
 80048c0:	461a      	mov	r2, r3
 80048c2:	2100      	movs	r1, #0
 80048c4:	6878      	ldr	r0, [r7, #4]
 80048c6:	f000 fb4c 	bl	8004f62 <HAL_ETH_WritePHYRegister>
 80048ca:	4603      	mov	r3, r0
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d00b      	beq.n	80048e8 <HAL_ETH_Init+0x314>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80048d4:	6939      	ldr	r1, [r7, #16]
 80048d6:	6878      	ldr	r0, [r7, #4]
 80048d8:	f000 fbd8 	bl	800508c <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2201      	movs	r2, #1
 80048e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 80048e4:	2301      	movs	r3, #1
 80048e6:	e00c      	b.n	8004902 <HAL_ETH_Init+0x32e>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 80048e8:	f640 70ff 	movw	r0, #4095	; 0xfff
 80048ec:	f7ff f972 	bl	8003bd4 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 80048f0:	6939      	ldr	r1, [r7, #16]
 80048f2:	6878      	ldr	r0, [r7, #4]
 80048f4:	f000 fbca 	bl	800508c <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8004900:	2300      	movs	r3, #0
}
 8004902:	4618      	mov	r0, r3
 8004904:	3720      	adds	r7, #32
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}
 800490a:	bf00      	nop

0800490c <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 800490c:	b480      	push	{r7}
 800490e:	b087      	sub	sp, #28
 8004910:	af00      	add	r7, sp, #0
 8004912:	60f8      	str	r0, [r7, #12]
 8004914:	60b9      	str	r1, [r7, #8]
 8004916:	607a      	str	r2, [r7, #4]
 8004918:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 800491a:	2300      	movs	r3, #0
 800491c:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004924:	2b01      	cmp	r3, #1
 8004926:	d101      	bne.n	800492c <HAL_ETH_DMATxDescListInit+0x20>
 8004928:	2302      	movs	r3, #2
 800492a:	e052      	b.n	80049d2 <HAL_ETH_DMATxDescListInit+0xc6>
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	2201      	movs	r2, #1
 8004930:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2202      	movs	r2, #2
 8004938:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	68ba      	ldr	r2, [r7, #8]
 8004940:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0; i < TxBuffCount; i++)
 8004942:	2300      	movs	r3, #0
 8004944:	617b      	str	r3, [r7, #20]
 8004946:	e030      	b.n	80049aa <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	015b      	lsls	r3, r3, #5
 800494c:	68ba      	ldr	r2, [r7, #8]
 800494e:	4413      	add	r3, r2
 8004950:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004958:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004960:	fb02 f303 	mul.w	r3, r2, r3
 8004964:	687a      	ldr	r2, [r7, #4]
 8004966:	4413      	add	r3, r2
 8004968:	461a      	mov	r2, r3
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	69db      	ldr	r3, [r3, #28]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d105      	bne.n	8004982 <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 800497e:	693b      	ldr	r3, [r7, #16]
 8004980:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1))
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	3b01      	subs	r3, #1
 8004986:	697a      	ldr	r2, [r7, #20]
 8004988:	429a      	cmp	r2, r3
 800498a:	d208      	bcs.n	800499e <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1);
 800498c:	697b      	ldr	r3, [r7, #20]
 800498e:	3301      	adds	r3, #1
 8004990:	015b      	lsls	r3, r3, #5
 8004992:	68ba      	ldr	r2, [r7, #8]
 8004994:	4413      	add	r3, r2
 8004996:	461a      	mov	r2, r3
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	60da      	str	r2, [r3, #12]
 800499c:	e002      	b.n	80049a4 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 800499e:	68ba      	ldr	r2, [r7, #8]
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	60da      	str	r2, [r3, #12]
  for(i=0; i < TxBuffCount; i++)
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	3301      	adds	r3, #1
 80049a8:	617b      	str	r3, [r7, #20]
 80049aa:	697a      	ldr	r2, [r7, #20]
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	429a      	cmp	r2, r3
 80049b0:	d3ca      	bcc.n	8004948 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	6819      	ldr	r1, [r3, #0]
 80049b6:	68ba      	ldr	r2, [r7, #8]
 80049b8:	f241 0310 	movw	r3, #4112	; 0x1010
 80049bc:	440b      	add	r3, r1
 80049be:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	2201      	movs	r2, #1
 80049c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2200      	movs	r2, #0
 80049cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80049d0:	2300      	movs	r3, #0
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	371c      	adds	r7, #28
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr

080049de <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 80049de:	b480      	push	{r7}
 80049e0:	b087      	sub	sp, #28
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	60f8      	str	r0, [r7, #12]
 80049e6:	60b9      	str	r1, [r7, #8]
 80049e8:	607a      	str	r2, [r7, #4]
 80049ea:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 80049ec:	2300      	movs	r3, #0
 80049ee:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80049f6:	2b01      	cmp	r3, #1
 80049f8:	d101      	bne.n	80049fe <HAL_ETH_DMARxDescListInit+0x20>
 80049fa:	2302      	movs	r3, #2
 80049fc:	e056      	b.n	8004aac <HAL_ETH_DMARxDescListInit+0xce>
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2201      	movs	r2, #1
 8004a02:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	2202      	movs	r2, #2
 8004a0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	68ba      	ldr	r2, [r7, #8]
 8004a12:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0; i < RxBuffCount; i++)
 8004a14:	2300      	movs	r3, #0
 8004a16:	617b      	str	r3, [r7, #20]
 8004a18:	e034      	b.n	8004a84 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	015b      	lsls	r3, r3, #5
 8004a1e:	68ba      	ldr	r2, [r7, #8]
 8004a20:	4413      	add	r3, r2
 8004a22:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8004a24:	693b      	ldr	r3, [r7, #16]
 8004a26:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004a2a:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8004a32:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8004a34:	697b      	ldr	r3, [r7, #20]
 8004a36:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004a3a:	fb02 f303 	mul.w	r3, r2, r3
 8004a3e:	687a      	ldr	r2, [r7, #4]
 8004a40:	4413      	add	r3, r2
 8004a42:	461a      	mov	r2, r3
 8004a44:	693b      	ldr	r3, [r7, #16]
 8004a46:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	699b      	ldr	r3, [r3, #24]
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	d105      	bne.n	8004a5c <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1))
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	3b01      	subs	r3, #1
 8004a60:	697a      	ldr	r2, [r7, #20]
 8004a62:	429a      	cmp	r2, r3
 8004a64:	d208      	bcs.n	8004a78 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1); 
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	3301      	adds	r3, #1
 8004a6a:	015b      	lsls	r3, r3, #5
 8004a6c:	68ba      	ldr	r2, [r7, #8]
 8004a6e:	4413      	add	r3, r2
 8004a70:	461a      	mov	r2, r3
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	60da      	str	r2, [r3, #12]
 8004a76:	e002      	b.n	8004a7e <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 8004a78:	68ba      	ldr	r2, [r7, #8]
 8004a7a:	693b      	ldr	r3, [r7, #16]
 8004a7c:	60da      	str	r2, [r3, #12]
  for(i=0; i < RxBuffCount; i++)
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	3301      	adds	r3, #1
 8004a82:	617b      	str	r3, [r7, #20]
 8004a84:	697a      	ldr	r2, [r7, #20]
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	429a      	cmp	r2, r3
 8004a8a:	d3c6      	bcc.n	8004a1a <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	6819      	ldr	r1, [r3, #0]
 8004a90:	68ba      	ldr	r2, [r7, #8]
 8004a92:	f241 030c 	movw	r3, #4108	; 0x100c
 8004a96:	440b      	add	r3, r1
 8004a98:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	2201      	movs	r2, #1
 8004a9e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004aaa:	2300      	movs	r3, #0
}
 8004aac:	4618      	mov	r0, r3
 8004aae:	371c      	adds	r7, #28
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab6:	4770      	bx	lr

08004ab8 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b087      	sub	sp, #28
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
 8004ac0:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0, size = 0, i = 0;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	617b      	str	r3, [r7, #20]
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	60fb      	str	r3, [r7, #12]
 8004aca:	2300      	movs	r3, #0
 8004acc:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004ad4:	2b01      	cmp	r3, #1
 8004ad6:	d101      	bne.n	8004adc <HAL_ETH_TransmitFrame+0x24>
 8004ad8:	2302      	movs	r3, #2
 8004ada:	e0cd      	b.n	8004c78 <HAL_ETH_TransmitFrame+0x1c0>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2202      	movs	r2, #2
 8004ae8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0) 
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d109      	bne.n	8004b06 <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2201      	movs	r2, #1
 8004af6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2200      	movs	r2, #0
 8004afe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 8004b02:	2301      	movs	r3, #1
 8004b04:	e0b8      	b.n	8004c78 <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	da09      	bge.n	8004b24 <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2212      	movs	r2, #18
 8004b14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	e0a9      	b.n	8004c78 <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d915      	bls.n	8004b5a <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	4a54      	ldr	r2, [pc, #336]	; (8004c84 <HAL_ETH_TransmitFrame+0x1cc>)
 8004b32:	fba2 2303 	umull	r2, r3, r2, r3
 8004b36:	0a9b      	lsrs	r3, r3, #10
 8004b38:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 8004b3a:	683a      	ldr	r2, [r7, #0]
 8004b3c:	4b51      	ldr	r3, [pc, #324]	; (8004c84 <HAL_ETH_TransmitFrame+0x1cc>)
 8004b3e:	fba3 1302 	umull	r1, r3, r3, r2
 8004b42:	0a9b      	lsrs	r3, r3, #10
 8004b44:	f240 51f4 	movw	r1, #1524	; 0x5f4
 8004b48:	fb01 f303 	mul.w	r3, r1, r3
 8004b4c:	1ad3      	subs	r3, r2, r3
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d005      	beq.n	8004b5e <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	3301      	adds	r3, #1
 8004b56:	617b      	str	r3, [r7, #20]
 8004b58:	e001      	b.n	8004b5e <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1)
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	2b01      	cmp	r3, #1
 8004b62:	d11c      	bne.n	8004b9e <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b68:	681a      	ldr	r2, [r3, #0]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b6e:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8004b72:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b78:	683a      	ldr	r2, [r7, #0]
 8004b7a:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8004b7e:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b84:	681a      	ldr	r2, [r3, #0]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b8a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004b8e:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b94:	68db      	ldr	r3, [r3, #12]
 8004b96:	461a      	mov	r2, r3
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	62da      	str	r2, [r3, #44]	; 0x2c
 8004b9c:	e04b      	b.n	8004c36 <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0; i< bufcount; i++)
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	613b      	str	r3, [r7, #16]
 8004ba2:	e044      	b.n	8004c2e <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ba8:	681a      	ldr	r2, [r3, #0]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bae:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004bb2:	601a      	str	r2, [r3, #0]
      
      if (i == 0) 
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d107      	bne.n	8004bca <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bbe:	681a      	ldr	r2, [r3, #0]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bc4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004bc8:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bce:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004bd2:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1))
 8004bd4:	697b      	ldr	r3, [r7, #20]
 8004bd6:	3b01      	subs	r3, #1
 8004bd8:	693a      	ldr	r2, [r7, #16]
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	d116      	bne.n	8004c0c <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004be8:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004bec:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	4a25      	ldr	r2, [pc, #148]	; (8004c88 <HAL_ETH_TransmitFrame+0x1d0>)
 8004bf2:	fb02 f203 	mul.w	r2, r2, r3
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	4413      	add	r3, r2
 8004bfa:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8004bfe:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c04:	68fa      	ldr	r2, [r7, #12]
 8004c06:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8004c0a:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c16:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004c1a:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c20:	68db      	ldr	r3, [r3, #12]
 8004c22:	461a      	mov	r2, r3
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0; i< bufcount; i++)
 8004c28:	693b      	ldr	r3, [r7, #16]
 8004c2a:	3301      	adds	r3, #1
 8004c2c:	613b      	str	r3, [r7, #16]
 8004c2e:	693a      	ldr	r2, [r7, #16]
 8004c30:	697b      	ldr	r3, [r7, #20]
 8004c32:	429a      	cmp	r2, r3
 8004c34:	d3b6      	bcc.n	8004ba4 <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681a      	ldr	r2, [r3, #0]
 8004c3a:	f241 0314 	movw	r3, #4116	; 0x1014
 8004c3e:	4413      	add	r3, r2
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f003 0304 	and.w	r3, r3, #4
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d00d      	beq.n	8004c66 <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681a      	ldr	r2, [r3, #0]
 8004c4e:	f241 0314 	movw	r3, #4116	; 0x1014
 8004c52:	4413      	add	r3, r2
 8004c54:	2204      	movs	r2, #4
 8004c56:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681a      	ldr	r2, [r3, #0]
 8004c5c:	f241 0304 	movw	r3, #4100	; 0x1004
 8004c60:	4413      	add	r3, r2
 8004c62:	2200      	movs	r2, #0
 8004c64:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2201      	movs	r2, #1
 8004c6a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2200      	movs	r2, #0
 8004c72:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004c76:	2300      	movs	r3, #0
}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	371c      	adds	r7, #28
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c82:	4770      	bx	lr
 8004c84:	ac02b00b 	.word	0xac02b00b
 8004c88:	fffffa0c 	.word	0xfffffa0c

08004c8c <HAL_ETH_GetReceivedFrame_IT>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	b085      	sub	sp, #20
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
  uint32_t descriptorscancounter = 0;
 8004c94:	2300      	movs	r3, #0
 8004c96:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004c9e:	2b01      	cmp	r3, #1
 8004ca0:	d101      	bne.n	8004ca6 <HAL_ETH_GetReceivedFrame_IT+0x1a>
 8004ca2:	2302      	movs	r3, #2
 8004ca4:	e074      	b.n	8004d90 <HAL_ETH_GetReceivedFrame_IT+0x104>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2201      	movs	r2, #1
 8004caa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set ETH HAL State to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2202      	movs	r2, #2
 8004cb2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Scan descriptors owned by CPU */
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8004cb6:	e05a      	b.n	8004d6e <HAL_ETH_GetReceivedFrame_IT+0xe2>
  {
    /* Just for security */
    descriptorscancounter++;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	3301      	adds	r3, #1
 8004cbc:	60fb      	str	r3, [r7, #12]
    
    /* Check if first segment in frame */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)) */  
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ccc:	d10d      	bne.n	8004cea <HAL_ETH_GetReceivedFrame_IT+0x5e>
    { 
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	631a      	str	r2, [r3, #48]	; 0x30
      heth->RxFrameInfos.SegCount = 1;   
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2201      	movs	r2, #1
 8004cda:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ce0:	68db      	ldr	r3, [r3, #12]
 8004ce2:	461a      	mov	r2, r3
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	629a      	str	r2, [r3, #40]	; 0x28
 8004ce8:	e041      	b.n	8004d6e <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Check if intermediate segment */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ETH_DMARXDESC_FS) == (uint32_t)RESET)) */
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d10b      	bne.n	8004d10 <HAL_ETH_GetReceivedFrame_IT+0x84>
    {
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cfc:	1c5a      	adds	r2, r3, #1
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d06:	68db      	ldr	r3, [r3, #12]
 8004d08:	461a      	mov	r2, r3
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	629a      	str	r2, [r3, #40]	; 0x28
 8004d0e:	e02e      	b.n	8004d6e <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Should be last segment */
    else
    { 
      /* Last segment */
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d1c:	1c5a      	adds	r2, r3, #1
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos.SegCount) == 1)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d26:	2b01      	cmp	r3, #1
 8004d28:	d103      	bne.n	8004d32 <HAL_ETH_GetReceivedFrame_IT+0xa6>
      {
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	0c1b      	lsrs	r3, r3, #16
 8004d3a:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8004d3e:	1f1a      	subs	r2, r3, #4
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */ 
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d48:	689a      	ldr	r2, [r3, #8]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Point to next descriptor */      
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d52:	68db      	ldr	r3, [r3, #12]
 8004d54:	461a      	mov	r2, r3
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2201      	movs	r2, #1
 8004d5e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2200      	movs	r2, #0
 8004d66:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
      /* Return function status */
      return HAL_OK;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	e010      	b.n	8004d90 <HAL_ETH_GetReceivedFrame_IT+0x104>
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	db02      	blt.n	8004d7e <HAL_ETH_GetReceivedFrame_IT+0xf2>
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2b03      	cmp	r3, #3
 8004d7c:	d99c      	bls.n	8004cb8 <HAL_ETH_GetReceivedFrame_IT+0x2c>
    }
  }

  /* Set HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2201      	movs	r2, #1
 8004d82:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	3714      	adds	r7, #20
 8004d94:	46bd      	mov	sp, r7
 8004d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9a:	4770      	bx	lr

08004d9c <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b082      	sub	sp, #8
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	f241 0314 	movw	r3, #4116	; 0x1014
 8004dac:	4413      	add	r3, r2
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004db4:	2b40      	cmp	r3, #64	; 0x40
 8004db6:	d112      	bne.n	8004dde <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8004db8:	6878      	ldr	r0, [r7, #4]
 8004dba:	f004 fa35 	bl	8009228 <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	f241 0314 	movw	r3, #4116	; 0x1014
 8004dc6:	4413      	add	r3, r2
 8004dc8:	2240      	movs	r2, #64	; 0x40
 8004dca:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004ddc:	e01b      	b.n	8004e16 <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	f241 0314 	movw	r3, #4116	; 0x1014
 8004de6:	4413      	add	r3, r2
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f003 0301 	and.w	r3, r3, #1
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d111      	bne.n	8004e16 <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	f000 f839 	bl	8004e6a <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	f241 0314 	movw	r3, #4116	; 0x1014
 8004e00:	4413      	add	r3, r2
 8004e02:	2201      	movs	r2, #1
 8004e04:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2201      	movs	r2, #1
 8004e0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2200      	movs	r2, #0
 8004e12:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	f241 0314 	movw	r3, #4116	; 0x1014
 8004e1e:	4413      	add	r3, r2
 8004e20:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004e24:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	f241 0314 	movw	r3, #4116	; 0x1014
 8004e2e:	4413      	add	r3, r2
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e3a:	d112      	bne.n	8004e62 <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8004e3c:	6878      	ldr	r0, [r7, #4]
 8004e3e:	f000 f81e 	bl	8004e7e <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681a      	ldr	r2, [r3, #0]
 8004e46:	f241 0314 	movw	r3, #4116	; 0x1014
 8004e4a:	4413      	add	r3, r2
 8004e4c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004e50:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2201      	movs	r2, #1
 8004e56:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 8004e62:	bf00      	nop
 8004e64:	3708      	adds	r7, #8
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}

08004e6a <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8004e6a:	b480      	push	{r7}
 8004e6c:	b083      	sub	sp, #12
 8004e6e:	af00      	add	r7, sp, #0
 8004e70:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8004e72:	bf00      	nop
 8004e74:	370c      	adds	r7, #12
 8004e76:	46bd      	mov	sp, r7
 8004e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7c:	4770      	bx	lr

08004e7e <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8004e7e:	b480      	push	{r7}
 8004e80:	b083      	sub	sp, #12
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_ErrorCallback could be implemented in the user file
  */ 
}
 8004e86:	bf00      	nop
 8004e88:	370c      	adds	r7, #12
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr

08004e92 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8004e92:	b580      	push	{r7, lr}
 8004e94:	b086      	sub	sp, #24
 8004e96:	af00      	add	r7, sp, #0
 8004e98:	60f8      	str	r0, [r7, #12]
 8004e9a:	460b      	mov	r3, r1
 8004e9c:	607a      	str	r2, [r7, #4]
 8004e9e:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;     
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004eae:	b2db      	uxtb	r3, r3
 8004eb0:	2b82      	cmp	r3, #130	; 0x82
 8004eb2:	d101      	bne.n	8004eb8 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8004eb4:	2302      	movs	r3, #2
 8004eb6:	e050      	b.n	8004f5a <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2282      	movs	r2, #130	; 0x82
 8004ebc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	691b      	ldr	r3, [r3, #16]
 8004ec6:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	f003 031c 	and.w	r3, r3, #28
 8004ece:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	8a1b      	ldrh	r3, [r3, #16]
 8004ed4:	02db      	lsls	r3, r3, #11
 8004ed6:	b29b      	uxth	r3, r3
 8004ed8:	697a      	ldr	r2, [r7, #20]
 8004eda:	4313      	orrs	r3, r2
 8004edc:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8004ede:	897b      	ldrh	r3, [r7, #10]
 8004ee0:	019b      	lsls	r3, r3, #6
 8004ee2:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8004ee6:	697a      	ldr	r2, [r7, #20]
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	617b      	str	r3, [r7, #20]
  tmpreg &= ~ETH_MACMIIAR_MW;                                           /* Set the read mode            */
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	f023 0302 	bic.w	r3, r3, #2
 8004ef2:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	f043 0301 	orr.w	r3, r3, #1
 8004efa:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	697a      	ldr	r2, [r7, #20]
 8004f02:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8004f04:	f7fe fe5a 	bl	8003bbc <HAL_GetTick>
 8004f08:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004f0a:	e015      	b.n	8004f38 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8004f0c:	f7fe fe56 	bl	8003bbc <HAL_GetTick>
 8004f10:	4602      	mov	r2, r0
 8004f12:	693b      	ldr	r3, [r7, #16]
 8004f14:	1ad3      	subs	r3, r2, r3
 8004f16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f1a:	d309      	bcc.n	8004f30 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2200      	movs	r2, #0
 8004f28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8004f2c:	2303      	movs	r3, #3
 8004f2e:	e014      	b.n	8004f5a <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	691b      	ldr	r3, [r3, #16]
 8004f36:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	f003 0301 	and.w	r3, r3, #1
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d1e4      	bne.n	8004f0c <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	695b      	ldr	r3, [r3, #20]
 8004f48:	b29b      	uxth	r3, r3
 8004f4a:	461a      	mov	r2, r3
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8004f58:	2300      	movs	r3, #0
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	3718      	adds	r7, #24
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}

08004f62 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8004f62:	b580      	push	{r7, lr}
 8004f64:	b086      	sub	sp, #24
 8004f66:	af00      	add	r7, sp, #0
 8004f68:	60f8      	str	r0, [r7, #12]
 8004f6a:	460b      	mov	r3, r1
 8004f6c:	607a      	str	r2, [r7, #4]
 8004f6e:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;
 8004f70:	2300      	movs	r3, #0
 8004f72:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8004f74:	2300      	movs	r3, #0
 8004f76:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004f7e:	b2db      	uxtb	r3, r3
 8004f80:	2b42      	cmp	r3, #66	; 0x42
 8004f82:	d101      	bne.n	8004f88 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8004f84:	2302      	movs	r3, #2
 8004f86:	e04e      	b.n	8005026 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2242      	movs	r2, #66	; 0x42
 8004f8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	691b      	ldr	r3, [r3, #16]
 8004f96:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	f003 031c 	and.w	r3, r3, #28
 8004f9e:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	8a1b      	ldrh	r3, [r3, #16]
 8004fa4:	02db      	lsls	r3, r3, #11
 8004fa6:	b29b      	uxth	r3, r3
 8004fa8:	697a      	ldr	r2, [r7, #20]
 8004faa:	4313      	orrs	r3, r2
 8004fac:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8004fae:	897b      	ldrh	r3, [r7, #10]
 8004fb0:	019b      	lsls	r3, r3, #6
 8004fb2:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8004fb6:	697a      	ldr	r2, [r7, #20]
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MW;                                          /* Set the write mode */
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	f043 0302 	orr.w	r3, r3, #2
 8004fc2:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	f043 0301 	orr.w	r3, r3, #1
 8004fca:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	b29a      	uxth	r2, r3
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	697a      	ldr	r2, [r7, #20]
 8004fdc:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8004fde:	f7fe fded 	bl	8003bbc <HAL_GetTick>
 8004fe2:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004fe4:	e015      	b.n	8005012 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8004fe6:	f7fe fde9 	bl	8003bbc <HAL_GetTick>
 8004fea:	4602      	mov	r2, r0
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	1ad3      	subs	r3, r2, r3
 8004ff0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ff4:	d309      	bcc.n	800500a <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2200      	movs	r2, #0
 8005002:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8005006:	2303      	movs	r3, #3
 8005008:	e00d      	b.n	8005026 <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	691b      	ldr	r3, [r3, #16]
 8005010:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	f003 0301 	and.w	r3, r3, #1
 8005018:	2b00      	cmp	r3, #0
 800501a:	d1e4      	bne.n	8004fe6 <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	2201      	movs	r2, #1
 8005020:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 8005024:	2300      	movs	r3, #0
}
 8005026:	4618      	mov	r0, r3
 8005028:	3718      	adds	r7, #24
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}

0800502e <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 800502e:	b580      	push	{r7, lr}
 8005030:	b082      	sub	sp, #8
 8005032:	af00      	add	r7, sp, #0
 8005034:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800503c:	2b01      	cmp	r3, #1
 800503e:	d101      	bne.n	8005044 <HAL_ETH_Start+0x16>
 8005040:	2302      	movs	r3, #2
 8005042:	e01f      	b.n	8005084 <HAL_ETH_Start+0x56>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2201      	movs	r2, #1
 8005048:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2202      	movs	r2, #2
 8005050:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 8005054:	6878      	ldr	r0, [r7, #4]
 8005056:	f000 fa1b 	bl	8005490 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 800505a:	6878      	ldr	r0, [r7, #4]
 800505c:	f000 fa35 	bl	80054ca <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8005060:	6878      	ldr	r0, [r7, #4]
 8005062:	f000 fa7f 	bl	8005564 <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 8005066:	6878      	ldr	r0, [r7, #4]
 8005068:	f000 fa4c 	bl	8005504 <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 800506c:	6878      	ldr	r0, [r7, #4]
 800506e:	f000 fa61 	bl	8005534 <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2201      	movs	r2, #1
 8005076:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2200      	movs	r2, #0
 800507e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8005082:	2300      	movs	r3, #0
}
 8005084:	4618      	mov	r0, r3
 8005086:	3708      	adds	r7, #8
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}

0800508c <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b0b0      	sub	sp, #192	; 0xc0
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
 8005094:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg = 0;
 8005096:	2300      	movs	r3, #0
 8005098:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d007      	beq.n	80050b2 <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80050a8:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80050b0:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 80050b2:	2300      	movs	r3, #0
 80050b4:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 80050b6:	2300      	movs	r3, #0
 80050b8:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 80050ba:	2300      	movs	r3, #0
 80050bc:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 80050be:	2300      	movs	r3, #0
 80050c0:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 80050c2:	2300      	movs	r3, #0
 80050c4:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 80050c6:	2300      	movs	r3, #0
 80050c8:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	69db      	ldr	r3, [r3, #28]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d103      	bne.n	80050da <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 80050d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80050d6:	663b      	str	r3, [r7, #96]	; 0x60
 80050d8:	e001      	b.n	80050de <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 80050da:	2300      	movs	r3, #0
 80050dc:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 80050de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80050e2:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 80050e4:	2300      	movs	r3, #0
 80050e6:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80050e8:	2300      	movs	r3, #0
 80050ea:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 80050ec:	2300      	movs	r3, #0
 80050ee:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 80050f0:	2300      	movs	r3, #0
 80050f2:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 80050f4:	2300      	movs	r3, #0
 80050f6:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 80050f8:	2340      	movs	r3, #64	; 0x40
 80050fa:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 80050fc:	2300      	movs	r3, #0
 80050fe:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 8005102:	2300      	movs	r3, #0
 8005104:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8005108:	2300      	movs	r3, #0
 800510a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 800510e:	2300      	movs	r3, #0
 8005110:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8005114:	2300      	movs	r3, #0
 8005116:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0;
 800511a:	2300      	movs	r3, #0
 800511c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0;
 8005120:	2300      	movs	r3, #0
 8005122:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0;
 8005126:	2300      	movs	r3, #0
 8005128:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 800512c:	2380      	movs	r3, #128	; 0x80
 800512e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8005132:	2300      	movs	r3, #0
 8005134:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8005138:	2300      	movs	r3, #0
 800513a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 800513e:	2300      	movs	r3, #0
 8005140:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8005144:	2300      	movs	r3, #0
 8005146:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 800514a:	2300      	movs	r3, #0
 800514c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0;
 8005150:	2300      	movs	r3, #0
 8005152:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg = (heth->Instance)->MACCR;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 8005160:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005164:	4bab      	ldr	r3, [pc, #684]	; (8005414 <ETH_MACDMAConfig+0x388>)
 8005166:	4013      	ands	r3, r2
 8005168:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 800516c:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 800516e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8005170:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 8005172:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 8005174:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 8005176:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8005178:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 800517e:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8005180:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 8005182:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 8005184:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 8005186:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 800518c:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 800518e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8005190:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 8005192:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 8005194:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 8005196:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 8005198:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 800519a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 800519c:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 800519e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 80051a0:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 80051a2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80051a6:	4313      	orrs	r3, r2
 80051a8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80051b4:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80051c0:	2001      	movs	r0, #1
 80051c2:	f7fe fd07 	bl	8003bd4 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80051ce:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80051d0:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 80051d2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80051d4:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 80051d6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 80051d8:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 80051da:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 80051de:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 80051e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 80051e4:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 80051e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 80051ea:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 80051ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 80051f0:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 80051f4:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 80051fc:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80051fe:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFFR;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 800520a:	2001      	movs	r0, #1
 800520c:	f7fe fce2 	bl	8003bd4 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005218:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005222:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800522c:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg = (heth->Instance)->MACFCR;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	699b      	ldr	r3, [r3, #24]
 8005234:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8005238:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800523c:	f64f 7341 	movw	r3, #65345	; 0xff41
 8005240:	4013      	ands	r3, r2
 8005242:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8005246:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800524a:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 800524c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8005250:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8005252:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 8005256:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8005258:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 800525c:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 800525e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 8005262:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 8005264:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8005268:	4313      	orrs	r3, r2
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 800526a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800526e:	4313      	orrs	r3, r2
 8005270:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800527c:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFCR;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	699b      	ldr	r3, [r3, #24]
 8005284:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8005288:	2001      	movs	r0, #1
 800528a:	f7fe fca3 	bl	8003bd4 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005296:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8005298:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 800529c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	430a      	orrs	r2, r1
 80052a6:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACVLANTR;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	69db      	ldr	r3, [r3, #28]
 80052ae:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80052b2:	2001      	movs	r0, #1
 80052b4:	f7fe fc8e 	bl	8003bd4 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80052c0:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 80052c2:	2300      	movs	r3, #0
 80052c4:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 80052c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80052ca:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 80052cc:	2300      	movs	r3, #0
 80052ce:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 80052d0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80052d4:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80052d6:	2300      	movs	r3, #0
 80052d8:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 80052da:	2300      	movs	r3, #0
 80052dc:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 80052de:	2300      	movs	r3, #0
 80052e0:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80052e2:	2300      	movs	r3, #0
 80052e4:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 80052e6:	2304      	movs	r3, #4
 80052e8:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 80052ea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80052ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 80052f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80052f4:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80052f6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80052fa:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80052fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005300:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8005302:	2380      	movs	r3, #128	; 0x80
 8005304:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0;
 8005306:	2300      	movs	r3, #0
 8005308:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800530a:	2300      	movs	r3, #0
 800530c:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg = (heth->Instance)->DMAOMR;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	f241 0318 	movw	r3, #4120	; 0x1018
 8005316:	4413      	add	r3, r2
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 800531e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005322:	4b3d      	ldr	r3, [pc, #244]	; (8005418 <ETH_MACDMAConfig+0x38c>)
 8005324:	4013      	ands	r3, r2
 8005326:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800532a:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 800532c:	68fb      	ldr	r3, [r7, #12]
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800532e:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 8005330:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 8005332:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 8005334:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 8005336:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 8005338:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 800533a:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 800533c:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 800533e:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8005340:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 8005342:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 8005344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 8005346:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 8005348:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 800534a:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800534c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005350:	4313      	orrs	r3, r2
 8005352:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681a      	ldr	r2, [r3, #0]
 800535a:	f241 0318 	movw	r3, #4120	; 0x1018
 800535e:	4413      	add	r3, r2
 8005360:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005364:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->DMAOMR;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681a      	ldr	r2, [r3, #0]
 800536a:	f241 0318 	movw	r3, #4120	; 0x1018
 800536e:	4413      	add	r3, r2
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8005376:	2001      	movs	r0, #1
 8005378:	f7fe fc2c 	bl	8003bd4 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681a      	ldr	r2, [r3, #0]
 8005380:	f241 0318 	movw	r3, #4120	; 0x1018
 8005384:	4413      	add	r3, r2
 8005386:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800538a:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 800538c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 800538e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8005390:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8005392:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 8005394:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 8005396:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8005398:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 800539a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 800539c:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2) |
 800539e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80053a0:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 80053a2:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 80053a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2) |
 80053a6:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80053b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80053b4:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->DMABMR;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80053c4:	2001      	movs	r0, #1
 80053c6:	f7fe fc05 	bl	8003bd4 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80053d2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80053d6:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	699b      	ldr	r3, [r3, #24]
 80053dc:	2b01      	cmp	r3, #1
 80053de:	d10d      	bne.n	80053fc <ETH_MACDMAConfig+0x370>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	f241 031c 	movw	r3, #4124	; 0x101c
 80053e8:	4413      	add	r3, r2
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	687a      	ldr	r2, [r7, #4]
 80053ee:	6811      	ldr	r1, [r2, #0]
 80053f0:	4a0a      	ldr	r2, [pc, #40]	; (800541c <ETH_MACDMAConfig+0x390>)
 80053f2:	431a      	orrs	r2, r3
 80053f4:	f241 031c 	movw	r3, #4124	; 0x101c
 80053f8:	440b      	add	r3, r1
 80053fa:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	695b      	ldr	r3, [r3, #20]
 8005400:	461a      	mov	r2, r3
 8005402:	2100      	movs	r1, #0
 8005404:	6878      	ldr	r0, [r7, #4]
 8005406:	f000 f80b 	bl	8005420 <ETH_MACAddressConfig>
}
 800540a:	bf00      	nop
 800540c:	37c0      	adds	r7, #192	; 0xc0
 800540e:	46bd      	mov	sp, r7
 8005410:	bd80      	pop	{r7, pc}
 8005412:	bf00      	nop
 8005414:	ff20810f 	.word	0xff20810f
 8005418:	f8de3f23 	.word	0xf8de3f23
 800541c:	00010040 	.word	0x00010040

08005420 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8005420:	b480      	push	{r7}
 8005422:	b087      	sub	sp, #28
 8005424:	af00      	add	r7, sp, #0
 8005426:	60f8      	str	r0, [r7, #12]
 8005428:	60b9      	str	r1, [r7, #8]
 800542a:	607a      	str	r2, [r7, #4]
  
  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	3305      	adds	r3, #5
 8005430:	781b      	ldrb	r3, [r3, #0]
 8005432:	021b      	lsls	r3, r3, #8
 8005434:	687a      	ldr	r2, [r7, #4]
 8005436:	3204      	adds	r2, #4
 8005438:	7812      	ldrb	r2, [r2, #0]
 800543a:	4313      	orrs	r3, r2
 800543c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 800543e:	68ba      	ldr	r2, [r7, #8]
 8005440:	4b11      	ldr	r3, [pc, #68]	; (8005488 <ETH_MACAddressConfig+0x68>)
 8005442:	4413      	add	r3, r2
 8005444:	461a      	mov	r2, r3
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	3303      	adds	r3, #3
 800544e:	781b      	ldrb	r3, [r3, #0]
 8005450:	061a      	lsls	r2, r3, #24
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	3302      	adds	r3, #2
 8005456:	781b      	ldrb	r3, [r3, #0]
 8005458:	041b      	lsls	r3, r3, #16
 800545a:	431a      	orrs	r2, r3
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	3301      	adds	r3, #1
 8005460:	781b      	ldrb	r3, [r3, #0]
 8005462:	021b      	lsls	r3, r3, #8
 8005464:	4313      	orrs	r3, r2
 8005466:	687a      	ldr	r2, [r7, #4]
 8005468:	7812      	ldrb	r2, [r2, #0]
 800546a:	4313      	orrs	r3, r2
 800546c:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 800546e:	68ba      	ldr	r2, [r7, #8]
 8005470:	4b06      	ldr	r3, [pc, #24]	; (800548c <ETH_MACAddressConfig+0x6c>)
 8005472:	4413      	add	r3, r2
 8005474:	461a      	mov	r2, r3
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	6013      	str	r3, [r2, #0]
}
 800547a:	bf00      	nop
 800547c:	371c      	adds	r7, #28
 800547e:	46bd      	mov	sp, r7
 8005480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005484:	4770      	bx	lr
 8005486:	bf00      	nop
 8005488:	40028040 	.word	0x40028040
 800548c:	40028044 	.word	0x40028044

08005490 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 8005490:	b580      	push	{r7, lr}
 8005492:	b084      	sub	sp, #16
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8005498:	2300      	movs	r3, #0
 800549a:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	681a      	ldr	r2, [r3, #0]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f042 0208 	orr.w	r2, r2, #8
 80054aa:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80054b4:	2001      	movs	r0, #1
 80054b6:	f7fe fb8d 	bl	8003bd4 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	68fa      	ldr	r2, [r7, #12]
 80054c0:	601a      	str	r2, [r3, #0]
}
 80054c2:	bf00      	nop
 80054c4:	3710      	adds	r7, #16
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}

080054ca <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 80054ca:	b580      	push	{r7, lr}
 80054cc:	b084      	sub	sp, #16
 80054ce:	af00      	add	r7, sp, #0
 80054d0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80054d2:	2300      	movs	r3, #0
 80054d4:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f042 0204 	orr.w	r2, r2, #4
 80054e4:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80054ee:	2001      	movs	r0, #1
 80054f0:	f7fe fb70 	bl	8003bd4 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	68fa      	ldr	r2, [r7, #12]
 80054fa:	601a      	str	r2, [r3, #0]
}
 80054fc:	bf00      	nop
 80054fe:	3710      	adds	r7, #16
 8005500:	46bd      	mov	sp, r7
 8005502:	bd80      	pop	{r7, pc}

08005504 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681a      	ldr	r2, [r3, #0]
 8005510:	f241 0318 	movw	r3, #4120	; 0x1018
 8005514:	4413      	add	r3, r2
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	687a      	ldr	r2, [r7, #4]
 800551a:	6811      	ldr	r1, [r2, #0]
 800551c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8005520:	f241 0318 	movw	r3, #4120	; 0x1018
 8005524:	440b      	add	r3, r1
 8005526:	601a      	str	r2, [r3, #0]
}
 8005528:	bf00      	nop
 800552a:	370c      	adds	r7, #12
 800552c:	46bd      	mov	sp, r7
 800552e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005532:	4770      	bx	lr

08005534 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 8005534:	b480      	push	{r7}
 8005536:	b083      	sub	sp, #12
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	f241 0318 	movw	r3, #4120	; 0x1018
 8005544:	4413      	add	r3, r2
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	687a      	ldr	r2, [r7, #4]
 800554a:	6811      	ldr	r1, [r2, #0]
 800554c:	f043 0202 	orr.w	r2, r3, #2
 8005550:	f241 0318 	movw	r3, #4120	; 0x1018
 8005554:	440b      	add	r3, r1
 8005556:	601a      	str	r2, [r3, #0]
}
 8005558:	bf00      	nop
 800555a:	370c      	adds	r7, #12
 800555c:	46bd      	mov	sp, r7
 800555e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005562:	4770      	bx	lr

08005564 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b084      	sub	sp, #16
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800556c:	2300      	movs	r3, #0
 800556e:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681a      	ldr	r2, [r3, #0]
 8005574:	f241 0318 	movw	r3, #4120	; 0x1018
 8005578:	4413      	add	r3, r2
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	687a      	ldr	r2, [r7, #4]
 800557e:	6811      	ldr	r1, [r2, #0]
 8005580:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005584:	f241 0318 	movw	r3, #4120	; 0x1018
 8005588:	440b      	add	r3, r1
 800558a:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681a      	ldr	r2, [r3, #0]
 8005590:	f241 0318 	movw	r3, #4120	; 0x1018
 8005594:	4413      	add	r3, r2
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800559a:	2001      	movs	r0, #1
 800559c:	f7fe fb1a 	bl	8003bd4 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6819      	ldr	r1, [r3, #0]
 80055a4:	68fa      	ldr	r2, [r7, #12]
 80055a6:	f241 0318 	movw	r3, #4120	; 0x1018
 80055aa:	440b      	add	r3, r1
 80055ac:	601a      	str	r2, [r3, #0]
}
 80055ae:	bf00      	nop
 80055b0:	3710      	adds	r7, #16
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}
	...

080055b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b089      	sub	sp, #36	; 0x24
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
 80055c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80055c2:	2300      	movs	r3, #0
 80055c4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80055c6:	2300      	movs	r3, #0
 80055c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80055ca:	2300      	movs	r3, #0
 80055cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80055ce:	2300      	movs	r3, #0
 80055d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80055d2:	2300      	movs	r3, #0
 80055d4:	61fb      	str	r3, [r7, #28]
 80055d6:	e175      	b.n	80058c4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80055d8:	2201      	movs	r2, #1
 80055da:	69fb      	ldr	r3, [r7, #28]
 80055dc:	fa02 f303 	lsl.w	r3, r2, r3
 80055e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	697a      	ldr	r2, [r7, #20]
 80055e8:	4013      	ands	r3, r2
 80055ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80055ec:	693a      	ldr	r2, [r7, #16]
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	429a      	cmp	r2, r3
 80055f2:	f040 8164 	bne.w	80058be <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	2b01      	cmp	r3, #1
 80055fc:	d00b      	beq.n	8005616 <HAL_GPIO_Init+0x5e>
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	2b02      	cmp	r3, #2
 8005604:	d007      	beq.n	8005616 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800560a:	2b11      	cmp	r3, #17
 800560c:	d003      	beq.n	8005616 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	2b12      	cmp	r3, #18
 8005614:	d130      	bne.n	8005678 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	689b      	ldr	r3, [r3, #8]
 800561a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800561c:	69fb      	ldr	r3, [r7, #28]
 800561e:	005b      	lsls	r3, r3, #1
 8005620:	2203      	movs	r2, #3
 8005622:	fa02 f303 	lsl.w	r3, r2, r3
 8005626:	43db      	mvns	r3, r3
 8005628:	69ba      	ldr	r2, [r7, #24]
 800562a:	4013      	ands	r3, r2
 800562c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	68da      	ldr	r2, [r3, #12]
 8005632:	69fb      	ldr	r3, [r7, #28]
 8005634:	005b      	lsls	r3, r3, #1
 8005636:	fa02 f303 	lsl.w	r3, r2, r3
 800563a:	69ba      	ldr	r2, [r7, #24]
 800563c:	4313      	orrs	r3, r2
 800563e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	69ba      	ldr	r2, [r7, #24]
 8005644:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800564c:	2201      	movs	r2, #1
 800564e:	69fb      	ldr	r3, [r7, #28]
 8005650:	fa02 f303 	lsl.w	r3, r2, r3
 8005654:	43db      	mvns	r3, r3
 8005656:	69ba      	ldr	r2, [r7, #24]
 8005658:	4013      	ands	r3, r2
 800565a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	091b      	lsrs	r3, r3, #4
 8005662:	f003 0201 	and.w	r2, r3, #1
 8005666:	69fb      	ldr	r3, [r7, #28]
 8005668:	fa02 f303 	lsl.w	r3, r2, r3
 800566c:	69ba      	ldr	r2, [r7, #24]
 800566e:	4313      	orrs	r3, r2
 8005670:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	69ba      	ldr	r2, [r7, #24]
 8005676:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	68db      	ldr	r3, [r3, #12]
 800567c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800567e:	69fb      	ldr	r3, [r7, #28]
 8005680:	005b      	lsls	r3, r3, #1
 8005682:	2203      	movs	r2, #3
 8005684:	fa02 f303 	lsl.w	r3, r2, r3
 8005688:	43db      	mvns	r3, r3
 800568a:	69ba      	ldr	r2, [r7, #24]
 800568c:	4013      	ands	r3, r2
 800568e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	689a      	ldr	r2, [r3, #8]
 8005694:	69fb      	ldr	r3, [r7, #28]
 8005696:	005b      	lsls	r3, r3, #1
 8005698:	fa02 f303 	lsl.w	r3, r2, r3
 800569c:	69ba      	ldr	r2, [r7, #24]
 800569e:	4313      	orrs	r3, r2
 80056a0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	69ba      	ldr	r2, [r7, #24]
 80056a6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	2b02      	cmp	r3, #2
 80056ae:	d003      	beq.n	80056b8 <HAL_GPIO_Init+0x100>
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	685b      	ldr	r3, [r3, #4]
 80056b4:	2b12      	cmp	r3, #18
 80056b6:	d123      	bne.n	8005700 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80056b8:	69fb      	ldr	r3, [r7, #28]
 80056ba:	08da      	lsrs	r2, r3, #3
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	3208      	adds	r2, #8
 80056c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80056c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80056c6:	69fb      	ldr	r3, [r7, #28]
 80056c8:	f003 0307 	and.w	r3, r3, #7
 80056cc:	009b      	lsls	r3, r3, #2
 80056ce:	220f      	movs	r2, #15
 80056d0:	fa02 f303 	lsl.w	r3, r2, r3
 80056d4:	43db      	mvns	r3, r3
 80056d6:	69ba      	ldr	r2, [r7, #24]
 80056d8:	4013      	ands	r3, r2
 80056da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	691a      	ldr	r2, [r3, #16]
 80056e0:	69fb      	ldr	r3, [r7, #28]
 80056e2:	f003 0307 	and.w	r3, r3, #7
 80056e6:	009b      	lsls	r3, r3, #2
 80056e8:	fa02 f303 	lsl.w	r3, r2, r3
 80056ec:	69ba      	ldr	r2, [r7, #24]
 80056ee:	4313      	orrs	r3, r2
 80056f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80056f2:	69fb      	ldr	r3, [r7, #28]
 80056f4:	08da      	lsrs	r2, r3, #3
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	3208      	adds	r2, #8
 80056fa:	69b9      	ldr	r1, [r7, #24]
 80056fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005706:	69fb      	ldr	r3, [r7, #28]
 8005708:	005b      	lsls	r3, r3, #1
 800570a:	2203      	movs	r2, #3
 800570c:	fa02 f303 	lsl.w	r3, r2, r3
 8005710:	43db      	mvns	r3, r3
 8005712:	69ba      	ldr	r2, [r7, #24]
 8005714:	4013      	ands	r3, r2
 8005716:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	685b      	ldr	r3, [r3, #4]
 800571c:	f003 0203 	and.w	r2, r3, #3
 8005720:	69fb      	ldr	r3, [r7, #28]
 8005722:	005b      	lsls	r3, r3, #1
 8005724:	fa02 f303 	lsl.w	r3, r2, r3
 8005728:	69ba      	ldr	r2, [r7, #24]
 800572a:	4313      	orrs	r3, r2
 800572c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	69ba      	ldr	r2, [r7, #24]
 8005732:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800573c:	2b00      	cmp	r3, #0
 800573e:	f000 80be 	beq.w	80058be <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005742:	4b65      	ldr	r3, [pc, #404]	; (80058d8 <HAL_GPIO_Init+0x320>)
 8005744:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005746:	4a64      	ldr	r2, [pc, #400]	; (80058d8 <HAL_GPIO_Init+0x320>)
 8005748:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800574c:	6453      	str	r3, [r2, #68]	; 0x44
 800574e:	4b62      	ldr	r3, [pc, #392]	; (80058d8 <HAL_GPIO_Init+0x320>)
 8005750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005752:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005756:	60fb      	str	r3, [r7, #12]
 8005758:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800575a:	4a60      	ldr	r2, [pc, #384]	; (80058dc <HAL_GPIO_Init+0x324>)
 800575c:	69fb      	ldr	r3, [r7, #28]
 800575e:	089b      	lsrs	r3, r3, #2
 8005760:	3302      	adds	r3, #2
 8005762:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005766:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005768:	69fb      	ldr	r3, [r7, #28]
 800576a:	f003 0303 	and.w	r3, r3, #3
 800576e:	009b      	lsls	r3, r3, #2
 8005770:	220f      	movs	r2, #15
 8005772:	fa02 f303 	lsl.w	r3, r2, r3
 8005776:	43db      	mvns	r3, r3
 8005778:	69ba      	ldr	r2, [r7, #24]
 800577a:	4013      	ands	r3, r2
 800577c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	4a57      	ldr	r2, [pc, #348]	; (80058e0 <HAL_GPIO_Init+0x328>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d037      	beq.n	80057f6 <HAL_GPIO_Init+0x23e>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	4a56      	ldr	r2, [pc, #344]	; (80058e4 <HAL_GPIO_Init+0x32c>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d031      	beq.n	80057f2 <HAL_GPIO_Init+0x23a>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	4a55      	ldr	r2, [pc, #340]	; (80058e8 <HAL_GPIO_Init+0x330>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d02b      	beq.n	80057ee <HAL_GPIO_Init+0x236>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	4a54      	ldr	r2, [pc, #336]	; (80058ec <HAL_GPIO_Init+0x334>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d025      	beq.n	80057ea <HAL_GPIO_Init+0x232>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	4a53      	ldr	r2, [pc, #332]	; (80058f0 <HAL_GPIO_Init+0x338>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d01f      	beq.n	80057e6 <HAL_GPIO_Init+0x22e>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	4a52      	ldr	r2, [pc, #328]	; (80058f4 <HAL_GPIO_Init+0x33c>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d019      	beq.n	80057e2 <HAL_GPIO_Init+0x22a>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	4a51      	ldr	r2, [pc, #324]	; (80058f8 <HAL_GPIO_Init+0x340>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d013      	beq.n	80057de <HAL_GPIO_Init+0x226>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	4a50      	ldr	r2, [pc, #320]	; (80058fc <HAL_GPIO_Init+0x344>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d00d      	beq.n	80057da <HAL_GPIO_Init+0x222>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	4a4f      	ldr	r2, [pc, #316]	; (8005900 <HAL_GPIO_Init+0x348>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d007      	beq.n	80057d6 <HAL_GPIO_Init+0x21e>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	4a4e      	ldr	r2, [pc, #312]	; (8005904 <HAL_GPIO_Init+0x34c>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d101      	bne.n	80057d2 <HAL_GPIO_Init+0x21a>
 80057ce:	2309      	movs	r3, #9
 80057d0:	e012      	b.n	80057f8 <HAL_GPIO_Init+0x240>
 80057d2:	230a      	movs	r3, #10
 80057d4:	e010      	b.n	80057f8 <HAL_GPIO_Init+0x240>
 80057d6:	2308      	movs	r3, #8
 80057d8:	e00e      	b.n	80057f8 <HAL_GPIO_Init+0x240>
 80057da:	2307      	movs	r3, #7
 80057dc:	e00c      	b.n	80057f8 <HAL_GPIO_Init+0x240>
 80057de:	2306      	movs	r3, #6
 80057e0:	e00a      	b.n	80057f8 <HAL_GPIO_Init+0x240>
 80057e2:	2305      	movs	r3, #5
 80057e4:	e008      	b.n	80057f8 <HAL_GPIO_Init+0x240>
 80057e6:	2304      	movs	r3, #4
 80057e8:	e006      	b.n	80057f8 <HAL_GPIO_Init+0x240>
 80057ea:	2303      	movs	r3, #3
 80057ec:	e004      	b.n	80057f8 <HAL_GPIO_Init+0x240>
 80057ee:	2302      	movs	r3, #2
 80057f0:	e002      	b.n	80057f8 <HAL_GPIO_Init+0x240>
 80057f2:	2301      	movs	r3, #1
 80057f4:	e000      	b.n	80057f8 <HAL_GPIO_Init+0x240>
 80057f6:	2300      	movs	r3, #0
 80057f8:	69fa      	ldr	r2, [r7, #28]
 80057fa:	f002 0203 	and.w	r2, r2, #3
 80057fe:	0092      	lsls	r2, r2, #2
 8005800:	4093      	lsls	r3, r2
 8005802:	69ba      	ldr	r2, [r7, #24]
 8005804:	4313      	orrs	r3, r2
 8005806:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005808:	4934      	ldr	r1, [pc, #208]	; (80058dc <HAL_GPIO_Init+0x324>)
 800580a:	69fb      	ldr	r3, [r7, #28]
 800580c:	089b      	lsrs	r3, r3, #2
 800580e:	3302      	adds	r3, #2
 8005810:	69ba      	ldr	r2, [r7, #24]
 8005812:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005816:	4b3c      	ldr	r3, [pc, #240]	; (8005908 <HAL_GPIO_Init+0x350>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800581c:	693b      	ldr	r3, [r7, #16]
 800581e:	43db      	mvns	r3, r3
 8005820:	69ba      	ldr	r2, [r7, #24]
 8005822:	4013      	ands	r3, r2
 8005824:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800582e:	2b00      	cmp	r3, #0
 8005830:	d003      	beq.n	800583a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005832:	69ba      	ldr	r2, [r7, #24]
 8005834:	693b      	ldr	r3, [r7, #16]
 8005836:	4313      	orrs	r3, r2
 8005838:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800583a:	4a33      	ldr	r2, [pc, #204]	; (8005908 <HAL_GPIO_Init+0x350>)
 800583c:	69bb      	ldr	r3, [r7, #24]
 800583e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005840:	4b31      	ldr	r3, [pc, #196]	; (8005908 <HAL_GPIO_Init+0x350>)
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	43db      	mvns	r3, r3
 800584a:	69ba      	ldr	r2, [r7, #24]
 800584c:	4013      	ands	r3, r2
 800584e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005858:	2b00      	cmp	r3, #0
 800585a:	d003      	beq.n	8005864 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800585c:	69ba      	ldr	r2, [r7, #24]
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	4313      	orrs	r3, r2
 8005862:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005864:	4a28      	ldr	r2, [pc, #160]	; (8005908 <HAL_GPIO_Init+0x350>)
 8005866:	69bb      	ldr	r3, [r7, #24]
 8005868:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800586a:	4b27      	ldr	r3, [pc, #156]	; (8005908 <HAL_GPIO_Init+0x350>)
 800586c:	689b      	ldr	r3, [r3, #8]
 800586e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005870:	693b      	ldr	r3, [r7, #16]
 8005872:	43db      	mvns	r3, r3
 8005874:	69ba      	ldr	r2, [r7, #24]
 8005876:	4013      	ands	r3, r2
 8005878:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005882:	2b00      	cmp	r3, #0
 8005884:	d003      	beq.n	800588e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005886:	69ba      	ldr	r2, [r7, #24]
 8005888:	693b      	ldr	r3, [r7, #16]
 800588a:	4313      	orrs	r3, r2
 800588c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800588e:	4a1e      	ldr	r2, [pc, #120]	; (8005908 <HAL_GPIO_Init+0x350>)
 8005890:	69bb      	ldr	r3, [r7, #24]
 8005892:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005894:	4b1c      	ldr	r3, [pc, #112]	; (8005908 <HAL_GPIO_Init+0x350>)
 8005896:	68db      	ldr	r3, [r3, #12]
 8005898:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	43db      	mvns	r3, r3
 800589e:	69ba      	ldr	r2, [r7, #24]
 80058a0:	4013      	ands	r3, r2
 80058a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d003      	beq.n	80058b8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80058b0:	69ba      	ldr	r2, [r7, #24]
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	4313      	orrs	r3, r2
 80058b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80058b8:	4a13      	ldr	r2, [pc, #76]	; (8005908 <HAL_GPIO_Init+0x350>)
 80058ba:	69bb      	ldr	r3, [r7, #24]
 80058bc:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80058be:	69fb      	ldr	r3, [r7, #28]
 80058c0:	3301      	adds	r3, #1
 80058c2:	61fb      	str	r3, [r7, #28]
 80058c4:	69fb      	ldr	r3, [r7, #28]
 80058c6:	2b0f      	cmp	r3, #15
 80058c8:	f67f ae86 	bls.w	80055d8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80058cc:	bf00      	nop
 80058ce:	3724      	adds	r7, #36	; 0x24
 80058d0:	46bd      	mov	sp, r7
 80058d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d6:	4770      	bx	lr
 80058d8:	40023800 	.word	0x40023800
 80058dc:	40013800 	.word	0x40013800
 80058e0:	40020000 	.word	0x40020000
 80058e4:	40020400 	.word	0x40020400
 80058e8:	40020800 	.word	0x40020800
 80058ec:	40020c00 	.word	0x40020c00
 80058f0:	40021000 	.word	0x40021000
 80058f4:	40021400 	.word	0x40021400
 80058f8:	40021800 	.word	0x40021800
 80058fc:	40021c00 	.word	0x40021c00
 8005900:	40022000 	.word	0x40022000
 8005904:	40022400 	.word	0x40022400
 8005908:	40013c00 	.word	0x40013c00

0800590c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800590c:	b480      	push	{r7}
 800590e:	b085      	sub	sp, #20
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
 8005914:	460b      	mov	r3, r1
 8005916:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	691a      	ldr	r2, [r3, #16]
 800591c:	887b      	ldrh	r3, [r7, #2]
 800591e:	4013      	ands	r3, r2
 8005920:	2b00      	cmp	r3, #0
 8005922:	d002      	beq.n	800592a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005924:	2301      	movs	r3, #1
 8005926:	73fb      	strb	r3, [r7, #15]
 8005928:	e001      	b.n	800592e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800592a:	2300      	movs	r3, #0
 800592c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800592e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005930:	4618      	mov	r0, r3
 8005932:	3714      	adds	r7, #20
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr

0800593c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800593c:	b480      	push	{r7}
 800593e:	b083      	sub	sp, #12
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
 8005944:	460b      	mov	r3, r1
 8005946:	807b      	strh	r3, [r7, #2]
 8005948:	4613      	mov	r3, r2
 800594a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800594c:	787b      	ldrb	r3, [r7, #1]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d003      	beq.n	800595a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005952:	887a      	ldrh	r2, [r7, #2]
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005958:	e003      	b.n	8005962 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800595a:	887b      	ldrh	r3, [r7, #2]
 800595c:	041a      	lsls	r2, r3, #16
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	619a      	str	r2, [r3, #24]
}
 8005962:	bf00      	nop
 8005964:	370c      	adds	r7, #12
 8005966:	46bd      	mov	sp, r7
 8005968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596c:	4770      	bx	lr

0800596e <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800596e:	b480      	push	{r7}
 8005970:	b083      	sub	sp, #12
 8005972:	af00      	add	r7, sp, #0
 8005974:	6078      	str	r0, [r7, #4]
 8005976:	460b      	mov	r3, r1
 8005978:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	695a      	ldr	r2, [r3, #20]
 800597e:	887b      	ldrh	r3, [r7, #2]
 8005980:	4013      	ands	r3, r2
 8005982:	2b00      	cmp	r3, #0
 8005984:	d004      	beq.n	8005990 <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005986:	887b      	ldrh	r3, [r7, #2]
 8005988:	041a      	lsls	r2, r3, #16
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 800598e:	e002      	b.n	8005996 <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005990:	887a      	ldrh	r2, [r7, #2]
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	619a      	str	r2, [r3, #24]
}
 8005996:	bf00      	nop
 8005998:	370c      	adds	r7, #12
 800599a:	46bd      	mov	sp, r7
 800599c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a0:	4770      	bx	lr
	...

080059a4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b082      	sub	sp, #8
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	4603      	mov	r3, r0
 80059ac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80059ae:	4b08      	ldr	r3, [pc, #32]	; (80059d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80059b0:	695a      	ldr	r2, [r3, #20]
 80059b2:	88fb      	ldrh	r3, [r7, #6]
 80059b4:	4013      	ands	r3, r2
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d006      	beq.n	80059c8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80059ba:	4a05      	ldr	r2, [pc, #20]	; (80059d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80059bc:	88fb      	ldrh	r3, [r7, #6]
 80059be:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80059c0:	88fb      	ldrh	r3, [r7, #6]
 80059c2:	4618      	mov	r0, r3
 80059c4:	f7fd fb44 	bl	8003050 <HAL_GPIO_EXTI_Callback>
  }
}
 80059c8:	bf00      	nop
 80059ca:	3708      	adds	r7, #8
 80059cc:	46bd      	mov	sp, r7
 80059ce:	bd80      	pop	{r7, pc}
 80059d0:	40013c00 	.word	0x40013c00

080059d4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b082      	sub	sp, #8
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d101      	bne.n	80059e6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80059e2:	2301      	movs	r3, #1
 80059e4:	e07f      	b.n	8005ae6 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d106      	bne.n	8005a00 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2200      	movs	r2, #0
 80059f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80059fa:	6878      	ldr	r0, [r7, #4]
 80059fc:	f7fd fe88 	bl	8003710 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2224      	movs	r2, #36	; 0x24
 8005a04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	681a      	ldr	r2, [r3, #0]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f022 0201 	bic.w	r2, r2, #1
 8005a16:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	685a      	ldr	r2, [r3, #4]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005a24:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	689a      	ldr	r2, [r3, #8]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005a34:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	68db      	ldr	r3, [r3, #12]
 8005a3a:	2b01      	cmp	r3, #1
 8005a3c:	d107      	bne.n	8005a4e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	689a      	ldr	r2, [r3, #8]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005a4a:	609a      	str	r2, [r3, #8]
 8005a4c:	e006      	b.n	8005a5c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	689a      	ldr	r2, [r3, #8]
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8005a5a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	68db      	ldr	r3, [r3, #12]
 8005a60:	2b02      	cmp	r3, #2
 8005a62:	d104      	bne.n	8005a6e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005a6c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	6859      	ldr	r1, [r3, #4]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681a      	ldr	r2, [r3, #0]
 8005a78:	4b1d      	ldr	r3, [pc, #116]	; (8005af0 <HAL_I2C_Init+0x11c>)
 8005a7a:	430b      	orrs	r3, r1
 8005a7c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	68da      	ldr	r2, [r3, #12]
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005a8c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	691a      	ldr	r2, [r3, #16]
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	695b      	ldr	r3, [r3, #20]
 8005a96:	ea42 0103 	orr.w	r1, r2, r3
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	699b      	ldr	r3, [r3, #24]
 8005a9e:	021a      	lsls	r2, r3, #8
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	430a      	orrs	r2, r1
 8005aa6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	69d9      	ldr	r1, [r3, #28]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6a1a      	ldr	r2, [r3, #32]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	430a      	orrs	r2, r1
 8005ab6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	681a      	ldr	r2, [r3, #0]
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f042 0201 	orr.w	r2, r2, #1
 8005ac6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2200      	movs	r2, #0
 8005acc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2220      	movs	r2, #32
 8005ad2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005ae4:	2300      	movs	r3, #0
}
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	3708      	adds	r7, #8
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}
 8005aee:	bf00      	nop
 8005af0:	02008000 	.word	0x02008000

08005af4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b088      	sub	sp, #32
 8005af8:	af02      	add	r7, sp, #8
 8005afa:	60f8      	str	r0, [r7, #12]
 8005afc:	607a      	str	r2, [r7, #4]
 8005afe:	461a      	mov	r2, r3
 8005b00:	460b      	mov	r3, r1
 8005b02:	817b      	strh	r3, [r7, #10]
 8005b04:	4613      	mov	r3, r2
 8005b06:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b0e:	b2db      	uxtb	r3, r3
 8005b10:	2b20      	cmp	r3, #32
 8005b12:	f040 80da 	bne.w	8005cca <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005b1c:	2b01      	cmp	r3, #1
 8005b1e:	d101      	bne.n	8005b24 <HAL_I2C_Master_Transmit+0x30>
 8005b20:	2302      	movs	r3, #2
 8005b22:	e0d3      	b.n	8005ccc <HAL_I2C_Master_Transmit+0x1d8>
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	2201      	movs	r2, #1
 8005b28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005b2c:	f7fe f846 	bl	8003bbc <HAL_GetTick>
 8005b30:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	9300      	str	r3, [sp, #0]
 8005b36:	2319      	movs	r3, #25
 8005b38:	2201      	movs	r2, #1
 8005b3a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005b3e:	68f8      	ldr	r0, [r7, #12]
 8005b40:	f000 f9e6 	bl	8005f10 <I2C_WaitOnFlagUntilTimeout>
 8005b44:	4603      	mov	r3, r0
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d001      	beq.n	8005b4e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	e0be      	b.n	8005ccc <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	2221      	movs	r2, #33	; 0x21
 8005b52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2210      	movs	r2, #16
 8005b5a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2200      	movs	r2, #0
 8005b62:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	687a      	ldr	r2, [r7, #4]
 8005b68:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	893a      	ldrh	r2, [r7, #8]
 8005b6e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	2200      	movs	r2, #0
 8005b74:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b7a:	b29b      	uxth	r3, r3
 8005b7c:	2bff      	cmp	r3, #255	; 0xff
 8005b7e:	d90e      	bls.n	8005b9e <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	22ff      	movs	r2, #255	; 0xff
 8005b84:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b8a:	b2da      	uxtb	r2, r3
 8005b8c:	8979      	ldrh	r1, [r7, #10]
 8005b8e:	4b51      	ldr	r3, [pc, #324]	; (8005cd4 <HAL_I2C_Master_Transmit+0x1e0>)
 8005b90:	9300      	str	r3, [sp, #0]
 8005b92:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005b96:	68f8      	ldr	r0, [r7, #12]
 8005b98:	f000 fb48 	bl	800622c <I2C_TransferConfig>
 8005b9c:	e06c      	b.n	8005c78 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ba2:	b29a      	uxth	r2, r3
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bac:	b2da      	uxtb	r2, r3
 8005bae:	8979      	ldrh	r1, [r7, #10]
 8005bb0:	4b48      	ldr	r3, [pc, #288]	; (8005cd4 <HAL_I2C_Master_Transmit+0x1e0>)
 8005bb2:	9300      	str	r3, [sp, #0]
 8005bb4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005bb8:	68f8      	ldr	r0, [r7, #12]
 8005bba:	f000 fb37 	bl	800622c <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8005bbe:	e05b      	b.n	8005c78 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005bc0:	697a      	ldr	r2, [r7, #20]
 8005bc2:	6a39      	ldr	r1, [r7, #32]
 8005bc4:	68f8      	ldr	r0, [r7, #12]
 8005bc6:	f000 f9e3 	bl	8005f90 <I2C_WaitOnTXISFlagUntilTimeout>
 8005bca:	4603      	mov	r3, r0
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d001      	beq.n	8005bd4 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	e07b      	b.n	8005ccc <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bd8:	781a      	ldrb	r2, [r3, #0]
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005be4:	1c5a      	adds	r2, r3, #1
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bee:	b29b      	uxth	r3, r3
 8005bf0:	3b01      	subs	r3, #1
 8005bf2:	b29a      	uxth	r2, r3
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bfc:	3b01      	subs	r3, #1
 8005bfe:	b29a      	uxth	r2, r3
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c08:	b29b      	uxth	r3, r3
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d034      	beq.n	8005c78 <HAL_I2C_Master_Transmit+0x184>
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d130      	bne.n	8005c78 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	9300      	str	r3, [sp, #0]
 8005c1a:	6a3b      	ldr	r3, [r7, #32]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	2180      	movs	r1, #128	; 0x80
 8005c20:	68f8      	ldr	r0, [r7, #12]
 8005c22:	f000 f975 	bl	8005f10 <I2C_WaitOnFlagUntilTimeout>
 8005c26:	4603      	mov	r3, r0
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d001      	beq.n	8005c30 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	e04d      	b.n	8005ccc <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c34:	b29b      	uxth	r3, r3
 8005c36:	2bff      	cmp	r3, #255	; 0xff
 8005c38:	d90e      	bls.n	8005c58 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	22ff      	movs	r2, #255	; 0xff
 8005c3e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c44:	b2da      	uxtb	r2, r3
 8005c46:	8979      	ldrh	r1, [r7, #10]
 8005c48:	2300      	movs	r3, #0
 8005c4a:	9300      	str	r3, [sp, #0]
 8005c4c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005c50:	68f8      	ldr	r0, [r7, #12]
 8005c52:	f000 faeb 	bl	800622c <I2C_TransferConfig>
 8005c56:	e00f      	b.n	8005c78 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c5c:	b29a      	uxth	r2, r3
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c66:	b2da      	uxtb	r2, r3
 8005c68:	8979      	ldrh	r1, [r7, #10]
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	9300      	str	r3, [sp, #0]
 8005c6e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005c72:	68f8      	ldr	r0, [r7, #12]
 8005c74:	f000 fada 	bl	800622c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c7c:	b29b      	uxth	r3, r3
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d19e      	bne.n	8005bc0 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c82:	697a      	ldr	r2, [r7, #20]
 8005c84:	6a39      	ldr	r1, [r7, #32]
 8005c86:	68f8      	ldr	r0, [r7, #12]
 8005c88:	f000 f9c2 	bl	8006010 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d001      	beq.n	8005c96 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8005c92:	2301      	movs	r3, #1
 8005c94:	e01a      	b.n	8005ccc <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	2220      	movs	r2, #32
 8005c9c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	6859      	ldr	r1, [r3, #4]
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681a      	ldr	r2, [r3, #0]
 8005ca8:	4b0b      	ldr	r3, [pc, #44]	; (8005cd8 <HAL_I2C_Master_Transmit+0x1e4>)
 8005caa:	400b      	ands	r3, r1
 8005cac:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2220      	movs	r2, #32
 8005cb2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	e000      	b.n	8005ccc <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8005cca:	2302      	movs	r3, #2
  }
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	3718      	adds	r7, #24
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bd80      	pop	{r7, pc}
 8005cd4:	80002000 	.word	0x80002000
 8005cd8:	fe00e800 	.word	0xfe00e800

08005cdc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b088      	sub	sp, #32
 8005ce0:	af02      	add	r7, sp, #8
 8005ce2:	60f8      	str	r0, [r7, #12]
 8005ce4:	607a      	str	r2, [r7, #4]
 8005ce6:	461a      	mov	r2, r3
 8005ce8:	460b      	mov	r3, r1
 8005cea:	817b      	strh	r3, [r7, #10]
 8005cec:	4613      	mov	r3, r2
 8005cee:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005cf6:	b2db      	uxtb	r3, r3
 8005cf8:	2b20      	cmp	r3, #32
 8005cfa:	f040 80db 	bne.w	8005eb4 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d101      	bne.n	8005d0c <HAL_I2C_Master_Receive+0x30>
 8005d08:	2302      	movs	r3, #2
 8005d0a:	e0d4      	b.n	8005eb6 <HAL_I2C_Master_Receive+0x1da>
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	2201      	movs	r2, #1
 8005d10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005d14:	f7fd ff52 	bl	8003bbc <HAL_GetTick>
 8005d18:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	9300      	str	r3, [sp, #0]
 8005d1e:	2319      	movs	r3, #25
 8005d20:	2201      	movs	r2, #1
 8005d22:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005d26:	68f8      	ldr	r0, [r7, #12]
 8005d28:	f000 f8f2 	bl	8005f10 <I2C_WaitOnFlagUntilTimeout>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d001      	beq.n	8005d36 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8005d32:	2301      	movs	r3, #1
 8005d34:	e0bf      	b.n	8005eb6 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	2222      	movs	r2, #34	; 0x22
 8005d3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	2210      	movs	r2, #16
 8005d42:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	687a      	ldr	r2, [r7, #4]
 8005d50:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	893a      	ldrh	r2, [r7, #8]
 8005d56:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d62:	b29b      	uxth	r3, r3
 8005d64:	2bff      	cmp	r3, #255	; 0xff
 8005d66:	d90e      	bls.n	8005d86 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	22ff      	movs	r2, #255	; 0xff
 8005d6c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d72:	b2da      	uxtb	r2, r3
 8005d74:	8979      	ldrh	r1, [r7, #10]
 8005d76:	4b52      	ldr	r3, [pc, #328]	; (8005ec0 <HAL_I2C_Master_Receive+0x1e4>)
 8005d78:	9300      	str	r3, [sp, #0]
 8005d7a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005d7e:	68f8      	ldr	r0, [r7, #12]
 8005d80:	f000 fa54 	bl	800622c <I2C_TransferConfig>
 8005d84:	e06d      	b.n	8005e62 <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d8a:	b29a      	uxth	r2, r3
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d94:	b2da      	uxtb	r2, r3
 8005d96:	8979      	ldrh	r1, [r7, #10]
 8005d98:	4b49      	ldr	r3, [pc, #292]	; (8005ec0 <HAL_I2C_Master_Receive+0x1e4>)
 8005d9a:	9300      	str	r3, [sp, #0]
 8005d9c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005da0:	68f8      	ldr	r0, [r7, #12]
 8005da2:	f000 fa43 	bl	800622c <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8005da6:	e05c      	b.n	8005e62 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005da8:	697a      	ldr	r2, [r7, #20]
 8005daa:	6a39      	ldr	r1, [r7, #32]
 8005dac:	68f8      	ldr	r0, [r7, #12]
 8005dae:	f000 f96b 	bl	8006088 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005db2:	4603      	mov	r3, r0
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d001      	beq.n	8005dbc <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8005db8:	2301      	movs	r3, #1
 8005dba:	e07c      	b.n	8005eb6 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dc6:	b2d2      	uxtb	r2, r2
 8005dc8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dce:	1c5a      	adds	r2, r3, #1
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005dd8:	3b01      	subs	r3, #1
 8005dda:	b29a      	uxth	r2, r3
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005de4:	b29b      	uxth	r3, r3
 8005de6:	3b01      	subs	r3, #1
 8005de8:	b29a      	uxth	r2, r3
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005df2:	b29b      	uxth	r3, r3
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d034      	beq.n	8005e62 <HAL_I2C_Master_Receive+0x186>
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d130      	bne.n	8005e62 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	9300      	str	r3, [sp, #0]
 8005e04:	6a3b      	ldr	r3, [r7, #32]
 8005e06:	2200      	movs	r2, #0
 8005e08:	2180      	movs	r1, #128	; 0x80
 8005e0a:	68f8      	ldr	r0, [r7, #12]
 8005e0c:	f000 f880 	bl	8005f10 <I2C_WaitOnFlagUntilTimeout>
 8005e10:	4603      	mov	r3, r0
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d001      	beq.n	8005e1a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8005e16:	2301      	movs	r3, #1
 8005e18:	e04d      	b.n	8005eb6 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e1e:	b29b      	uxth	r3, r3
 8005e20:	2bff      	cmp	r3, #255	; 0xff
 8005e22:	d90e      	bls.n	8005e42 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	22ff      	movs	r2, #255	; 0xff
 8005e28:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e2e:	b2da      	uxtb	r2, r3
 8005e30:	8979      	ldrh	r1, [r7, #10]
 8005e32:	2300      	movs	r3, #0
 8005e34:	9300      	str	r3, [sp, #0]
 8005e36:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005e3a:	68f8      	ldr	r0, [r7, #12]
 8005e3c:	f000 f9f6 	bl	800622c <I2C_TransferConfig>
 8005e40:	e00f      	b.n	8005e62 <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e46:	b29a      	uxth	r2, r3
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e50:	b2da      	uxtb	r2, r3
 8005e52:	8979      	ldrh	r1, [r7, #10]
 8005e54:	2300      	movs	r3, #0
 8005e56:	9300      	str	r3, [sp, #0]
 8005e58:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005e5c:	68f8      	ldr	r0, [r7, #12]
 8005e5e:	f000 f9e5 	bl	800622c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e66:	b29b      	uxth	r3, r3
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d19d      	bne.n	8005da8 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e6c:	697a      	ldr	r2, [r7, #20]
 8005e6e:	6a39      	ldr	r1, [r7, #32]
 8005e70:	68f8      	ldr	r0, [r7, #12]
 8005e72:	f000 f8cd 	bl	8006010 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005e76:	4603      	mov	r3, r0
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d001      	beq.n	8005e80 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	e01a      	b.n	8005eb6 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	2220      	movs	r2, #32
 8005e86:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	6859      	ldr	r1, [r3, #4]
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681a      	ldr	r2, [r3, #0]
 8005e92:	4b0c      	ldr	r3, [pc, #48]	; (8005ec4 <HAL_I2C_Master_Receive+0x1e8>)
 8005e94:	400b      	ands	r3, r1
 8005e96:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	2220      	movs	r2, #32
 8005e9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	e000      	b.n	8005eb6 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8005eb4:	2302      	movs	r3, #2
  }
}
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	3718      	adds	r7, #24
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	bd80      	pop	{r7, pc}
 8005ebe:	bf00      	nop
 8005ec0:	80002400 	.word	0x80002400
 8005ec4:	fe00e800 	.word	0xfe00e800

08005ec8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b083      	sub	sp, #12
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	699b      	ldr	r3, [r3, #24]
 8005ed6:	f003 0302 	and.w	r3, r3, #2
 8005eda:	2b02      	cmp	r3, #2
 8005edc:	d103      	bne.n	8005ee6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	699b      	ldr	r3, [r3, #24]
 8005eec:	f003 0301 	and.w	r3, r3, #1
 8005ef0:	2b01      	cmp	r3, #1
 8005ef2:	d007      	beq.n	8005f04 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	699a      	ldr	r2, [r3, #24]
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f042 0201 	orr.w	r2, r2, #1
 8005f02:	619a      	str	r2, [r3, #24]
  }
}
 8005f04:	bf00      	nop
 8005f06:	370c      	adds	r7, #12
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0e:	4770      	bx	lr

08005f10 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b084      	sub	sp, #16
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	60f8      	str	r0, [r7, #12]
 8005f18:	60b9      	str	r1, [r7, #8]
 8005f1a:	603b      	str	r3, [r7, #0]
 8005f1c:	4613      	mov	r3, r2
 8005f1e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f20:	e022      	b.n	8005f68 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f28:	d01e      	beq.n	8005f68 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f2a:	f7fd fe47 	bl	8003bbc <HAL_GetTick>
 8005f2e:	4602      	mov	r2, r0
 8005f30:	69bb      	ldr	r3, [r7, #24]
 8005f32:	1ad3      	subs	r3, r2, r3
 8005f34:	683a      	ldr	r2, [r7, #0]
 8005f36:	429a      	cmp	r2, r3
 8005f38:	d302      	bcc.n	8005f40 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d113      	bne.n	8005f68 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f44:	f043 0220 	orr.w	r2, r3, #32
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2220      	movs	r2, #32
 8005f50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	2200      	movs	r2, #0
 8005f58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8005f64:	2301      	movs	r3, #1
 8005f66:	e00f      	b.n	8005f88 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	699a      	ldr	r2, [r3, #24]
 8005f6e:	68bb      	ldr	r3, [r7, #8]
 8005f70:	4013      	ands	r3, r2
 8005f72:	68ba      	ldr	r2, [r7, #8]
 8005f74:	429a      	cmp	r2, r3
 8005f76:	bf0c      	ite	eq
 8005f78:	2301      	moveq	r3, #1
 8005f7a:	2300      	movne	r3, #0
 8005f7c:	b2db      	uxtb	r3, r3
 8005f7e:	461a      	mov	r2, r3
 8005f80:	79fb      	ldrb	r3, [r7, #7]
 8005f82:	429a      	cmp	r2, r3
 8005f84:	d0cd      	beq.n	8005f22 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005f86:	2300      	movs	r3, #0
}
 8005f88:	4618      	mov	r0, r3
 8005f8a:	3710      	adds	r7, #16
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	bd80      	pop	{r7, pc}

08005f90 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b084      	sub	sp, #16
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	60f8      	str	r0, [r7, #12]
 8005f98:	60b9      	str	r1, [r7, #8]
 8005f9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005f9c:	e02c      	b.n	8005ff8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f9e:	687a      	ldr	r2, [r7, #4]
 8005fa0:	68b9      	ldr	r1, [r7, #8]
 8005fa2:	68f8      	ldr	r0, [r7, #12]
 8005fa4:	f000 f8dc 	bl	8006160 <I2C_IsAcknowledgeFailed>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d001      	beq.n	8005fb2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	e02a      	b.n	8006008 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fb2:	68bb      	ldr	r3, [r7, #8]
 8005fb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fb8:	d01e      	beq.n	8005ff8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fba:	f7fd fdff 	bl	8003bbc <HAL_GetTick>
 8005fbe:	4602      	mov	r2, r0
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	1ad3      	subs	r3, r2, r3
 8005fc4:	68ba      	ldr	r2, [r7, #8]
 8005fc6:	429a      	cmp	r2, r3
 8005fc8:	d302      	bcc.n	8005fd0 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d113      	bne.n	8005ff8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fd4:	f043 0220 	orr.w	r2, r3, #32
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	2220      	movs	r2, #32
 8005fe0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	2200      	movs	r2, #0
 8005ff0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	e007      	b.n	8006008 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	699b      	ldr	r3, [r3, #24]
 8005ffe:	f003 0302 	and.w	r3, r3, #2
 8006002:	2b02      	cmp	r3, #2
 8006004:	d1cb      	bne.n	8005f9e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006006:	2300      	movs	r3, #0
}
 8006008:	4618      	mov	r0, r3
 800600a:	3710      	adds	r7, #16
 800600c:	46bd      	mov	sp, r7
 800600e:	bd80      	pop	{r7, pc}

08006010 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b084      	sub	sp, #16
 8006014:	af00      	add	r7, sp, #0
 8006016:	60f8      	str	r0, [r7, #12]
 8006018:	60b9      	str	r1, [r7, #8]
 800601a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800601c:	e028      	b.n	8006070 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800601e:	687a      	ldr	r2, [r7, #4]
 8006020:	68b9      	ldr	r1, [r7, #8]
 8006022:	68f8      	ldr	r0, [r7, #12]
 8006024:	f000 f89c 	bl	8006160 <I2C_IsAcknowledgeFailed>
 8006028:	4603      	mov	r3, r0
 800602a:	2b00      	cmp	r3, #0
 800602c:	d001      	beq.n	8006032 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800602e:	2301      	movs	r3, #1
 8006030:	e026      	b.n	8006080 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006032:	f7fd fdc3 	bl	8003bbc <HAL_GetTick>
 8006036:	4602      	mov	r2, r0
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	1ad3      	subs	r3, r2, r3
 800603c:	68ba      	ldr	r2, [r7, #8]
 800603e:	429a      	cmp	r2, r3
 8006040:	d302      	bcc.n	8006048 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d113      	bne.n	8006070 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800604c:	f043 0220 	orr.w	r2, r3, #32
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	2220      	movs	r2, #32
 8006058:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	2200      	movs	r2, #0
 8006060:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	2200      	movs	r2, #0
 8006068:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800606c:	2301      	movs	r3, #1
 800606e:	e007      	b.n	8006080 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	699b      	ldr	r3, [r3, #24]
 8006076:	f003 0320 	and.w	r3, r3, #32
 800607a:	2b20      	cmp	r3, #32
 800607c:	d1cf      	bne.n	800601e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800607e:	2300      	movs	r3, #0
}
 8006080:	4618      	mov	r0, r3
 8006082:	3710      	adds	r7, #16
 8006084:	46bd      	mov	sp, r7
 8006086:	bd80      	pop	{r7, pc}

08006088 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b084      	sub	sp, #16
 800608c:	af00      	add	r7, sp, #0
 800608e:	60f8      	str	r0, [r7, #12]
 8006090:	60b9      	str	r1, [r7, #8]
 8006092:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006094:	e055      	b.n	8006142 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8006096:	687a      	ldr	r2, [r7, #4]
 8006098:	68b9      	ldr	r1, [r7, #8]
 800609a:	68f8      	ldr	r0, [r7, #12]
 800609c:	f000 f860 	bl	8006160 <I2C_IsAcknowledgeFailed>
 80060a0:	4603      	mov	r3, r0
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d001      	beq.n	80060aa <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80060a6:	2301      	movs	r3, #1
 80060a8:	e053      	b.n	8006152 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	699b      	ldr	r3, [r3, #24]
 80060b0:	f003 0320 	and.w	r3, r3, #32
 80060b4:	2b20      	cmp	r3, #32
 80060b6:	d129      	bne.n	800610c <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	699b      	ldr	r3, [r3, #24]
 80060be:	f003 0304 	and.w	r3, r3, #4
 80060c2:	2b04      	cmp	r3, #4
 80060c4:	d105      	bne.n	80060d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d001      	beq.n	80060d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80060ce:	2300      	movs	r3, #0
 80060d0:	e03f      	b.n	8006152 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	2220      	movs	r2, #32
 80060d8:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	6859      	ldr	r1, [r3, #4]
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681a      	ldr	r2, [r3, #0]
 80060e4:	4b1d      	ldr	r3, [pc, #116]	; (800615c <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 80060e6:	400b      	ands	r3, r1
 80060e8:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2200      	movs	r2, #0
 80060ee:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2220      	movs	r2, #32
 80060f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	2200      	movs	r2, #0
 80060fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	2200      	movs	r2, #0
 8006104:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006108:	2301      	movs	r3, #1
 800610a:	e022      	b.n	8006152 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800610c:	f7fd fd56 	bl	8003bbc <HAL_GetTick>
 8006110:	4602      	mov	r2, r0
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	1ad3      	subs	r3, r2, r3
 8006116:	68ba      	ldr	r2, [r7, #8]
 8006118:	429a      	cmp	r2, r3
 800611a:	d302      	bcc.n	8006122 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d10f      	bne.n	8006142 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006126:	f043 0220 	orr.w	r2, r3, #32
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	2220      	movs	r2, #32
 8006132:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	2200      	movs	r2, #0
 800613a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800613e:	2301      	movs	r3, #1
 8006140:	e007      	b.n	8006152 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	699b      	ldr	r3, [r3, #24]
 8006148:	f003 0304 	and.w	r3, r3, #4
 800614c:	2b04      	cmp	r3, #4
 800614e:	d1a2      	bne.n	8006096 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006150:	2300      	movs	r3, #0
}
 8006152:	4618      	mov	r0, r3
 8006154:	3710      	adds	r7, #16
 8006156:	46bd      	mov	sp, r7
 8006158:	bd80      	pop	{r7, pc}
 800615a:	bf00      	nop
 800615c:	fe00e800 	.word	0xfe00e800

08006160 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b084      	sub	sp, #16
 8006164:	af00      	add	r7, sp, #0
 8006166:	60f8      	str	r0, [r7, #12]
 8006168:	60b9      	str	r1, [r7, #8]
 800616a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	699b      	ldr	r3, [r3, #24]
 8006172:	f003 0310 	and.w	r3, r3, #16
 8006176:	2b10      	cmp	r3, #16
 8006178:	d151      	bne.n	800621e <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800617a:	e022      	b.n	80061c2 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800617c:	68bb      	ldr	r3, [r7, #8]
 800617e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006182:	d01e      	beq.n	80061c2 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006184:	f7fd fd1a 	bl	8003bbc <HAL_GetTick>
 8006188:	4602      	mov	r2, r0
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	1ad3      	subs	r3, r2, r3
 800618e:	68ba      	ldr	r2, [r7, #8]
 8006190:	429a      	cmp	r2, r3
 8006192:	d302      	bcc.n	800619a <I2C_IsAcknowledgeFailed+0x3a>
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d113      	bne.n	80061c2 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800619e:	f043 0220 	orr.w	r2, r3, #32
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2220      	movs	r2, #32
 80061aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2200      	movs	r2, #0
 80061b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2200      	movs	r2, #0
 80061ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80061be:	2301      	movs	r3, #1
 80061c0:	e02e      	b.n	8006220 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	699b      	ldr	r3, [r3, #24]
 80061c8:	f003 0320 	and.w	r3, r3, #32
 80061cc:	2b20      	cmp	r3, #32
 80061ce:	d1d5      	bne.n	800617c <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	2210      	movs	r2, #16
 80061d6:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	2220      	movs	r2, #32
 80061de:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80061e0:	68f8      	ldr	r0, [r7, #12]
 80061e2:	f7ff fe71 	bl	8005ec8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	6859      	ldr	r1, [r3, #4]
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681a      	ldr	r2, [r3, #0]
 80061f0:	4b0d      	ldr	r3, [pc, #52]	; (8006228 <I2C_IsAcknowledgeFailed+0xc8>)
 80061f2:	400b      	ands	r3, r1
 80061f4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061fa:	f043 0204 	orr.w	r2, r3, #4
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	2220      	movs	r2, #32
 8006206:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	2200      	movs	r2, #0
 800620e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	2200      	movs	r2, #0
 8006216:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800621a:	2301      	movs	r3, #1
 800621c:	e000      	b.n	8006220 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800621e:	2300      	movs	r3, #0
}
 8006220:	4618      	mov	r0, r3
 8006222:	3710      	adds	r7, #16
 8006224:	46bd      	mov	sp, r7
 8006226:	bd80      	pop	{r7, pc}
 8006228:	fe00e800 	.word	0xfe00e800

0800622c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 800622c:	b480      	push	{r7}
 800622e:	b085      	sub	sp, #20
 8006230:	af00      	add	r7, sp, #0
 8006232:	60f8      	str	r0, [r7, #12]
 8006234:	607b      	str	r3, [r7, #4]
 8006236:	460b      	mov	r3, r1
 8006238:	817b      	strh	r3, [r7, #10]
 800623a:	4613      	mov	r3, r2
 800623c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	685a      	ldr	r2, [r3, #4]
 8006244:	69bb      	ldr	r3, [r7, #24]
 8006246:	0d5b      	lsrs	r3, r3, #21
 8006248:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800624c:	4b0d      	ldr	r3, [pc, #52]	; (8006284 <I2C_TransferConfig+0x58>)
 800624e:	430b      	orrs	r3, r1
 8006250:	43db      	mvns	r3, r3
 8006252:	ea02 0103 	and.w	r1, r2, r3
 8006256:	897b      	ldrh	r3, [r7, #10]
 8006258:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800625c:	7a7b      	ldrb	r3, [r7, #9]
 800625e:	041b      	lsls	r3, r3, #16
 8006260:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006264:	431a      	orrs	r2, r3
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	431a      	orrs	r2, r3
 800626a:	69bb      	ldr	r3, [r7, #24]
 800626c:	431a      	orrs	r2, r3
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	430a      	orrs	r2, r1
 8006274:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8006276:	bf00      	nop
 8006278:	3714      	adds	r7, #20
 800627a:	46bd      	mov	sp, r7
 800627c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006280:	4770      	bx	lr
 8006282:	bf00      	nop
 8006284:	03ff63ff 	.word	0x03ff63ff

08006288 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006288:	b480      	push	{r7}
 800628a:	b083      	sub	sp, #12
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006298:	b2db      	uxtb	r3, r3
 800629a:	2b20      	cmp	r3, #32
 800629c:	d138      	bne.n	8006310 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80062a4:	2b01      	cmp	r3, #1
 80062a6:	d101      	bne.n	80062ac <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80062a8:	2302      	movs	r3, #2
 80062aa:	e032      	b.n	8006312 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2201      	movs	r2, #1
 80062b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2224      	movs	r2, #36	; 0x24
 80062b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	681a      	ldr	r2, [r3, #0]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f022 0201 	bic.w	r2, r2, #1
 80062ca:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	681a      	ldr	r2, [r3, #0]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80062da:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	6819      	ldr	r1, [r3, #0]
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	683a      	ldr	r2, [r7, #0]
 80062e8:	430a      	orrs	r2, r1
 80062ea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	681a      	ldr	r2, [r3, #0]
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f042 0201 	orr.w	r2, r2, #1
 80062fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2220      	movs	r2, #32
 8006300:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2200      	movs	r2, #0
 8006308:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800630c:	2300      	movs	r3, #0
 800630e:	e000      	b.n	8006312 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006310:	2302      	movs	r3, #2
  }
}
 8006312:	4618      	mov	r0, r3
 8006314:	370c      	adds	r7, #12
 8006316:	46bd      	mov	sp, r7
 8006318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631c:	4770      	bx	lr

0800631e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800631e:	b480      	push	{r7}
 8006320:	b085      	sub	sp, #20
 8006322:	af00      	add	r7, sp, #0
 8006324:	6078      	str	r0, [r7, #4]
 8006326:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800632e:	b2db      	uxtb	r3, r3
 8006330:	2b20      	cmp	r3, #32
 8006332:	d139      	bne.n	80063a8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800633a:	2b01      	cmp	r3, #1
 800633c:	d101      	bne.n	8006342 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800633e:	2302      	movs	r3, #2
 8006340:	e033      	b.n	80063aa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2201      	movs	r2, #1
 8006346:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2224      	movs	r2, #36	; 0x24
 800634e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	681a      	ldr	r2, [r3, #0]
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f022 0201 	bic.w	r2, r2, #1
 8006360:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006370:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	021b      	lsls	r3, r3, #8
 8006376:	68fa      	ldr	r2, [r7, #12]
 8006378:	4313      	orrs	r3, r2
 800637a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	68fa      	ldr	r2, [r7, #12]
 8006382:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	681a      	ldr	r2, [r3, #0]
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f042 0201 	orr.w	r2, r2, #1
 8006392:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2220      	movs	r2, #32
 8006398:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2200      	movs	r2, #0
 80063a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80063a4:	2300      	movs	r3, #0
 80063a6:	e000      	b.n	80063aa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80063a8:	2302      	movs	r3, #2
  }
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3714      	adds	r7, #20
 80063ae:	46bd      	mov	sp, r7
 80063b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b4:	4770      	bx	lr
	...

080063b8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80063b8:	b480      	push	{r7}
 80063ba:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80063bc:	4b05      	ldr	r3, [pc, #20]	; (80063d4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4a04      	ldr	r2, [pc, #16]	; (80063d4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80063c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063c6:	6013      	str	r3, [r2, #0]
}
 80063c8:	bf00      	nop
 80063ca:	46bd      	mov	sp, r7
 80063cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d0:	4770      	bx	lr
 80063d2:	bf00      	nop
 80063d4:	40007000 	.word	0x40007000

080063d8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b082      	sub	sp, #8
 80063dc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80063de:	2300      	movs	r3, #0
 80063e0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80063e2:	4b23      	ldr	r3, [pc, #140]	; (8006470 <HAL_PWREx_EnableOverDrive+0x98>)
 80063e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063e6:	4a22      	ldr	r2, [pc, #136]	; (8006470 <HAL_PWREx_EnableOverDrive+0x98>)
 80063e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80063ec:	6413      	str	r3, [r2, #64]	; 0x40
 80063ee:	4b20      	ldr	r3, [pc, #128]	; (8006470 <HAL_PWREx_EnableOverDrive+0x98>)
 80063f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063f6:	603b      	str	r3, [r7, #0]
 80063f8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80063fa:	4b1e      	ldr	r3, [pc, #120]	; (8006474 <HAL_PWREx_EnableOverDrive+0x9c>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4a1d      	ldr	r2, [pc, #116]	; (8006474 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006400:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006404:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006406:	f7fd fbd9 	bl	8003bbc <HAL_GetTick>
 800640a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800640c:	e009      	b.n	8006422 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800640e:	f7fd fbd5 	bl	8003bbc <HAL_GetTick>
 8006412:	4602      	mov	r2, r0
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	1ad3      	subs	r3, r2, r3
 8006418:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800641c:	d901      	bls.n	8006422 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800641e:	2303      	movs	r3, #3
 8006420:	e022      	b.n	8006468 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006422:	4b14      	ldr	r3, [pc, #80]	; (8006474 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006424:	685b      	ldr	r3, [r3, #4]
 8006426:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800642a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800642e:	d1ee      	bne.n	800640e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006430:	4b10      	ldr	r3, [pc, #64]	; (8006474 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4a0f      	ldr	r2, [pc, #60]	; (8006474 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006436:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800643a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800643c:	f7fd fbbe 	bl	8003bbc <HAL_GetTick>
 8006440:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006442:	e009      	b.n	8006458 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006444:	f7fd fbba 	bl	8003bbc <HAL_GetTick>
 8006448:	4602      	mov	r2, r0
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	1ad3      	subs	r3, r2, r3
 800644e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006452:	d901      	bls.n	8006458 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8006454:	2303      	movs	r3, #3
 8006456:	e007      	b.n	8006468 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006458:	4b06      	ldr	r3, [pc, #24]	; (8006474 <HAL_PWREx_EnableOverDrive+0x9c>)
 800645a:	685b      	ldr	r3, [r3, #4]
 800645c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006460:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006464:	d1ee      	bne.n	8006444 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8006466:	2300      	movs	r3, #0
}
 8006468:	4618      	mov	r0, r3
 800646a:	3708      	adds	r7, #8
 800646c:	46bd      	mov	sp, r7
 800646e:	bd80      	pop	{r7, pc}
 8006470:	40023800 	.word	0x40023800
 8006474:	40007000 	.word	0x40007000

08006478 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b086      	sub	sp, #24
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8006480:	2300      	movs	r3, #0
 8006482:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d101      	bne.n	800648e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800648a:	2301      	movs	r3, #1
 800648c:	e29b      	b.n	80069c6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f003 0301 	and.w	r3, r3, #1
 8006496:	2b00      	cmp	r3, #0
 8006498:	f000 8087 	beq.w	80065aa <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800649c:	4b96      	ldr	r3, [pc, #600]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 800649e:	689b      	ldr	r3, [r3, #8]
 80064a0:	f003 030c 	and.w	r3, r3, #12
 80064a4:	2b04      	cmp	r3, #4
 80064a6:	d00c      	beq.n	80064c2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80064a8:	4b93      	ldr	r3, [pc, #588]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	f003 030c 	and.w	r3, r3, #12
 80064b0:	2b08      	cmp	r3, #8
 80064b2:	d112      	bne.n	80064da <HAL_RCC_OscConfig+0x62>
 80064b4:	4b90      	ldr	r3, [pc, #576]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 80064b6:	685b      	ldr	r3, [r3, #4]
 80064b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064bc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80064c0:	d10b      	bne.n	80064da <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064c2:	4b8d      	ldr	r3, [pc, #564]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d06c      	beq.n	80065a8 <HAL_RCC_OscConfig+0x130>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	685b      	ldr	r3, [r3, #4]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d168      	bne.n	80065a8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80064d6:	2301      	movs	r3, #1
 80064d8:	e275      	b.n	80069c6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	685b      	ldr	r3, [r3, #4]
 80064de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064e2:	d106      	bne.n	80064f2 <HAL_RCC_OscConfig+0x7a>
 80064e4:	4b84      	ldr	r3, [pc, #528]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	4a83      	ldr	r2, [pc, #524]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 80064ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80064ee:	6013      	str	r3, [r2, #0]
 80064f0:	e02e      	b.n	8006550 <HAL_RCC_OscConfig+0xd8>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d10c      	bne.n	8006514 <HAL_RCC_OscConfig+0x9c>
 80064fa:	4b7f      	ldr	r3, [pc, #508]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	4a7e      	ldr	r2, [pc, #504]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 8006500:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006504:	6013      	str	r3, [r2, #0]
 8006506:	4b7c      	ldr	r3, [pc, #496]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a7b      	ldr	r2, [pc, #492]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 800650c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006510:	6013      	str	r3, [r2, #0]
 8006512:	e01d      	b.n	8006550 <HAL_RCC_OscConfig+0xd8>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800651c:	d10c      	bne.n	8006538 <HAL_RCC_OscConfig+0xc0>
 800651e:	4b76      	ldr	r3, [pc, #472]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4a75      	ldr	r2, [pc, #468]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 8006524:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006528:	6013      	str	r3, [r2, #0]
 800652a:	4b73      	ldr	r3, [pc, #460]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	4a72      	ldr	r2, [pc, #456]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 8006530:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006534:	6013      	str	r3, [r2, #0]
 8006536:	e00b      	b.n	8006550 <HAL_RCC_OscConfig+0xd8>
 8006538:	4b6f      	ldr	r3, [pc, #444]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4a6e      	ldr	r2, [pc, #440]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 800653e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006542:	6013      	str	r3, [r2, #0]
 8006544:	4b6c      	ldr	r3, [pc, #432]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a6b      	ldr	r2, [pc, #428]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 800654a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800654e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	685b      	ldr	r3, [r3, #4]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d013      	beq.n	8006580 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006558:	f7fd fb30 	bl	8003bbc <HAL_GetTick>
 800655c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800655e:	e008      	b.n	8006572 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006560:	f7fd fb2c 	bl	8003bbc <HAL_GetTick>
 8006564:	4602      	mov	r2, r0
 8006566:	693b      	ldr	r3, [r7, #16]
 8006568:	1ad3      	subs	r3, r2, r3
 800656a:	2b64      	cmp	r3, #100	; 0x64
 800656c:	d901      	bls.n	8006572 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800656e:	2303      	movs	r3, #3
 8006570:	e229      	b.n	80069c6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006572:	4b61      	ldr	r3, [pc, #388]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800657a:	2b00      	cmp	r3, #0
 800657c:	d0f0      	beq.n	8006560 <HAL_RCC_OscConfig+0xe8>
 800657e:	e014      	b.n	80065aa <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006580:	f7fd fb1c 	bl	8003bbc <HAL_GetTick>
 8006584:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006586:	e008      	b.n	800659a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006588:	f7fd fb18 	bl	8003bbc <HAL_GetTick>
 800658c:	4602      	mov	r2, r0
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	1ad3      	subs	r3, r2, r3
 8006592:	2b64      	cmp	r3, #100	; 0x64
 8006594:	d901      	bls.n	800659a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006596:	2303      	movs	r3, #3
 8006598:	e215      	b.n	80069c6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800659a:	4b57      	ldr	r3, [pc, #348]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d1f0      	bne.n	8006588 <HAL_RCC_OscConfig+0x110>
 80065a6:	e000      	b.n	80065aa <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f003 0302 	and.w	r3, r3, #2
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d069      	beq.n	800668a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80065b6:	4b50      	ldr	r3, [pc, #320]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 80065b8:	689b      	ldr	r3, [r3, #8]
 80065ba:	f003 030c 	and.w	r3, r3, #12
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d00b      	beq.n	80065da <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80065c2:	4b4d      	ldr	r3, [pc, #308]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 80065c4:	689b      	ldr	r3, [r3, #8]
 80065c6:	f003 030c 	and.w	r3, r3, #12
 80065ca:	2b08      	cmp	r3, #8
 80065cc:	d11c      	bne.n	8006608 <HAL_RCC_OscConfig+0x190>
 80065ce:	4b4a      	ldr	r3, [pc, #296]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 80065d0:	685b      	ldr	r3, [r3, #4]
 80065d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d116      	bne.n	8006608 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80065da:	4b47      	ldr	r3, [pc, #284]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f003 0302 	and.w	r3, r3, #2
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d005      	beq.n	80065f2 <HAL_RCC_OscConfig+0x17a>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	68db      	ldr	r3, [r3, #12]
 80065ea:	2b01      	cmp	r3, #1
 80065ec:	d001      	beq.n	80065f2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80065ee:	2301      	movs	r3, #1
 80065f0:	e1e9      	b.n	80069c6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065f2:	4b41      	ldr	r3, [pc, #260]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	691b      	ldr	r3, [r3, #16]
 80065fe:	00db      	lsls	r3, r3, #3
 8006600:	493d      	ldr	r1, [pc, #244]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 8006602:	4313      	orrs	r3, r2
 8006604:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006606:	e040      	b.n	800668a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	68db      	ldr	r3, [r3, #12]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d023      	beq.n	8006658 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006610:	4b39      	ldr	r3, [pc, #228]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4a38      	ldr	r2, [pc, #224]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 8006616:	f043 0301 	orr.w	r3, r3, #1
 800661a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800661c:	f7fd face 	bl	8003bbc <HAL_GetTick>
 8006620:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006622:	e008      	b.n	8006636 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006624:	f7fd faca 	bl	8003bbc <HAL_GetTick>
 8006628:	4602      	mov	r2, r0
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	1ad3      	subs	r3, r2, r3
 800662e:	2b02      	cmp	r3, #2
 8006630:	d901      	bls.n	8006636 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8006632:	2303      	movs	r3, #3
 8006634:	e1c7      	b.n	80069c6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006636:	4b30      	ldr	r3, [pc, #192]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f003 0302 	and.w	r3, r3, #2
 800663e:	2b00      	cmp	r3, #0
 8006640:	d0f0      	beq.n	8006624 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006642:	4b2d      	ldr	r3, [pc, #180]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	691b      	ldr	r3, [r3, #16]
 800664e:	00db      	lsls	r3, r3, #3
 8006650:	4929      	ldr	r1, [pc, #164]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 8006652:	4313      	orrs	r3, r2
 8006654:	600b      	str	r3, [r1, #0]
 8006656:	e018      	b.n	800668a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006658:	4b27      	ldr	r3, [pc, #156]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	4a26      	ldr	r2, [pc, #152]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 800665e:	f023 0301 	bic.w	r3, r3, #1
 8006662:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006664:	f7fd faaa 	bl	8003bbc <HAL_GetTick>
 8006668:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800666a:	e008      	b.n	800667e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800666c:	f7fd faa6 	bl	8003bbc <HAL_GetTick>
 8006670:	4602      	mov	r2, r0
 8006672:	693b      	ldr	r3, [r7, #16]
 8006674:	1ad3      	subs	r3, r2, r3
 8006676:	2b02      	cmp	r3, #2
 8006678:	d901      	bls.n	800667e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800667a:	2303      	movs	r3, #3
 800667c:	e1a3      	b.n	80069c6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800667e:	4b1e      	ldr	r3, [pc, #120]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f003 0302 	and.w	r3, r3, #2
 8006686:	2b00      	cmp	r3, #0
 8006688:	d1f0      	bne.n	800666c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f003 0308 	and.w	r3, r3, #8
 8006692:	2b00      	cmp	r3, #0
 8006694:	d038      	beq.n	8006708 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	695b      	ldr	r3, [r3, #20]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d019      	beq.n	80066d2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800669e:	4b16      	ldr	r3, [pc, #88]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 80066a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066a2:	4a15      	ldr	r2, [pc, #84]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 80066a4:	f043 0301 	orr.w	r3, r3, #1
 80066a8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066aa:	f7fd fa87 	bl	8003bbc <HAL_GetTick>
 80066ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80066b0:	e008      	b.n	80066c4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066b2:	f7fd fa83 	bl	8003bbc <HAL_GetTick>
 80066b6:	4602      	mov	r2, r0
 80066b8:	693b      	ldr	r3, [r7, #16]
 80066ba:	1ad3      	subs	r3, r2, r3
 80066bc:	2b02      	cmp	r3, #2
 80066be:	d901      	bls.n	80066c4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80066c0:	2303      	movs	r3, #3
 80066c2:	e180      	b.n	80069c6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80066c4:	4b0c      	ldr	r3, [pc, #48]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 80066c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066c8:	f003 0302 	and.w	r3, r3, #2
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d0f0      	beq.n	80066b2 <HAL_RCC_OscConfig+0x23a>
 80066d0:	e01a      	b.n	8006708 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80066d2:	4b09      	ldr	r3, [pc, #36]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 80066d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066d6:	4a08      	ldr	r2, [pc, #32]	; (80066f8 <HAL_RCC_OscConfig+0x280>)
 80066d8:	f023 0301 	bic.w	r3, r3, #1
 80066dc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066de:	f7fd fa6d 	bl	8003bbc <HAL_GetTick>
 80066e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80066e4:	e00a      	b.n	80066fc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066e6:	f7fd fa69 	bl	8003bbc <HAL_GetTick>
 80066ea:	4602      	mov	r2, r0
 80066ec:	693b      	ldr	r3, [r7, #16]
 80066ee:	1ad3      	subs	r3, r2, r3
 80066f0:	2b02      	cmp	r3, #2
 80066f2:	d903      	bls.n	80066fc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80066f4:	2303      	movs	r3, #3
 80066f6:	e166      	b.n	80069c6 <HAL_RCC_OscConfig+0x54e>
 80066f8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80066fc:	4b92      	ldr	r3, [pc, #584]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 80066fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006700:	f003 0302 	and.w	r3, r3, #2
 8006704:	2b00      	cmp	r3, #0
 8006706:	d1ee      	bne.n	80066e6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f003 0304 	and.w	r3, r3, #4
 8006710:	2b00      	cmp	r3, #0
 8006712:	f000 80a4 	beq.w	800685e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006716:	4b8c      	ldr	r3, [pc, #560]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 8006718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800671a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800671e:	2b00      	cmp	r3, #0
 8006720:	d10d      	bne.n	800673e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8006722:	4b89      	ldr	r3, [pc, #548]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 8006724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006726:	4a88      	ldr	r2, [pc, #544]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 8006728:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800672c:	6413      	str	r3, [r2, #64]	; 0x40
 800672e:	4b86      	ldr	r3, [pc, #536]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 8006730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006732:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006736:	60bb      	str	r3, [r7, #8]
 8006738:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800673a:	2301      	movs	r3, #1
 800673c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800673e:	4b83      	ldr	r3, [pc, #524]	; (800694c <HAL_RCC_OscConfig+0x4d4>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006746:	2b00      	cmp	r3, #0
 8006748:	d118      	bne.n	800677c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800674a:	4b80      	ldr	r3, [pc, #512]	; (800694c <HAL_RCC_OscConfig+0x4d4>)
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	4a7f      	ldr	r2, [pc, #508]	; (800694c <HAL_RCC_OscConfig+0x4d4>)
 8006750:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006754:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006756:	f7fd fa31 	bl	8003bbc <HAL_GetTick>
 800675a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800675c:	e008      	b.n	8006770 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800675e:	f7fd fa2d 	bl	8003bbc <HAL_GetTick>
 8006762:	4602      	mov	r2, r0
 8006764:	693b      	ldr	r3, [r7, #16]
 8006766:	1ad3      	subs	r3, r2, r3
 8006768:	2b64      	cmp	r3, #100	; 0x64
 800676a:	d901      	bls.n	8006770 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800676c:	2303      	movs	r3, #3
 800676e:	e12a      	b.n	80069c6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006770:	4b76      	ldr	r3, [pc, #472]	; (800694c <HAL_RCC_OscConfig+0x4d4>)
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006778:	2b00      	cmp	r3, #0
 800677a:	d0f0      	beq.n	800675e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	689b      	ldr	r3, [r3, #8]
 8006780:	2b01      	cmp	r3, #1
 8006782:	d106      	bne.n	8006792 <HAL_RCC_OscConfig+0x31a>
 8006784:	4b70      	ldr	r3, [pc, #448]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 8006786:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006788:	4a6f      	ldr	r2, [pc, #444]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 800678a:	f043 0301 	orr.w	r3, r3, #1
 800678e:	6713      	str	r3, [r2, #112]	; 0x70
 8006790:	e02d      	b.n	80067ee <HAL_RCC_OscConfig+0x376>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d10c      	bne.n	80067b4 <HAL_RCC_OscConfig+0x33c>
 800679a:	4b6b      	ldr	r3, [pc, #428]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 800679c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800679e:	4a6a      	ldr	r2, [pc, #424]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 80067a0:	f023 0301 	bic.w	r3, r3, #1
 80067a4:	6713      	str	r3, [r2, #112]	; 0x70
 80067a6:	4b68      	ldr	r3, [pc, #416]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 80067a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067aa:	4a67      	ldr	r2, [pc, #412]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 80067ac:	f023 0304 	bic.w	r3, r3, #4
 80067b0:	6713      	str	r3, [r2, #112]	; 0x70
 80067b2:	e01c      	b.n	80067ee <HAL_RCC_OscConfig+0x376>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	689b      	ldr	r3, [r3, #8]
 80067b8:	2b05      	cmp	r3, #5
 80067ba:	d10c      	bne.n	80067d6 <HAL_RCC_OscConfig+0x35e>
 80067bc:	4b62      	ldr	r3, [pc, #392]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 80067be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067c0:	4a61      	ldr	r2, [pc, #388]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 80067c2:	f043 0304 	orr.w	r3, r3, #4
 80067c6:	6713      	str	r3, [r2, #112]	; 0x70
 80067c8:	4b5f      	ldr	r3, [pc, #380]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 80067ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067cc:	4a5e      	ldr	r2, [pc, #376]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 80067ce:	f043 0301 	orr.w	r3, r3, #1
 80067d2:	6713      	str	r3, [r2, #112]	; 0x70
 80067d4:	e00b      	b.n	80067ee <HAL_RCC_OscConfig+0x376>
 80067d6:	4b5c      	ldr	r3, [pc, #368]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 80067d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067da:	4a5b      	ldr	r2, [pc, #364]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 80067dc:	f023 0301 	bic.w	r3, r3, #1
 80067e0:	6713      	str	r3, [r2, #112]	; 0x70
 80067e2:	4b59      	ldr	r3, [pc, #356]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 80067e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067e6:	4a58      	ldr	r2, [pc, #352]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 80067e8:	f023 0304 	bic.w	r3, r3, #4
 80067ec:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	689b      	ldr	r3, [r3, #8]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d015      	beq.n	8006822 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067f6:	f7fd f9e1 	bl	8003bbc <HAL_GetTick>
 80067fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067fc:	e00a      	b.n	8006814 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067fe:	f7fd f9dd 	bl	8003bbc <HAL_GetTick>
 8006802:	4602      	mov	r2, r0
 8006804:	693b      	ldr	r3, [r7, #16]
 8006806:	1ad3      	subs	r3, r2, r3
 8006808:	f241 3288 	movw	r2, #5000	; 0x1388
 800680c:	4293      	cmp	r3, r2
 800680e:	d901      	bls.n	8006814 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8006810:	2303      	movs	r3, #3
 8006812:	e0d8      	b.n	80069c6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006814:	4b4c      	ldr	r3, [pc, #304]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 8006816:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006818:	f003 0302 	and.w	r3, r3, #2
 800681c:	2b00      	cmp	r3, #0
 800681e:	d0ee      	beq.n	80067fe <HAL_RCC_OscConfig+0x386>
 8006820:	e014      	b.n	800684c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006822:	f7fd f9cb 	bl	8003bbc <HAL_GetTick>
 8006826:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006828:	e00a      	b.n	8006840 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800682a:	f7fd f9c7 	bl	8003bbc <HAL_GetTick>
 800682e:	4602      	mov	r2, r0
 8006830:	693b      	ldr	r3, [r7, #16]
 8006832:	1ad3      	subs	r3, r2, r3
 8006834:	f241 3288 	movw	r2, #5000	; 0x1388
 8006838:	4293      	cmp	r3, r2
 800683a:	d901      	bls.n	8006840 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800683c:	2303      	movs	r3, #3
 800683e:	e0c2      	b.n	80069c6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006840:	4b41      	ldr	r3, [pc, #260]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 8006842:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006844:	f003 0302 	and.w	r3, r3, #2
 8006848:	2b00      	cmp	r3, #0
 800684a:	d1ee      	bne.n	800682a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800684c:	7dfb      	ldrb	r3, [r7, #23]
 800684e:	2b01      	cmp	r3, #1
 8006850:	d105      	bne.n	800685e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006852:	4b3d      	ldr	r3, [pc, #244]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 8006854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006856:	4a3c      	ldr	r2, [pc, #240]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 8006858:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800685c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	699b      	ldr	r3, [r3, #24]
 8006862:	2b00      	cmp	r3, #0
 8006864:	f000 80ae 	beq.w	80069c4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006868:	4b37      	ldr	r3, [pc, #220]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 800686a:	689b      	ldr	r3, [r3, #8]
 800686c:	f003 030c 	and.w	r3, r3, #12
 8006870:	2b08      	cmp	r3, #8
 8006872:	d06d      	beq.n	8006950 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	699b      	ldr	r3, [r3, #24]
 8006878:	2b02      	cmp	r3, #2
 800687a:	d14b      	bne.n	8006914 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800687c:	4b32      	ldr	r3, [pc, #200]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a31      	ldr	r2, [pc, #196]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 8006882:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006886:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006888:	f7fd f998 	bl	8003bbc <HAL_GetTick>
 800688c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800688e:	e008      	b.n	80068a2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006890:	f7fd f994 	bl	8003bbc <HAL_GetTick>
 8006894:	4602      	mov	r2, r0
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	1ad3      	subs	r3, r2, r3
 800689a:	2b02      	cmp	r3, #2
 800689c:	d901      	bls.n	80068a2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800689e:	2303      	movs	r3, #3
 80068a0:	e091      	b.n	80069c6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068a2:	4b29      	ldr	r3, [pc, #164]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d1f0      	bne.n	8006890 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	69da      	ldr	r2, [r3, #28]
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6a1b      	ldr	r3, [r3, #32]
 80068b6:	431a      	orrs	r2, r3
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068bc:	019b      	lsls	r3, r3, #6
 80068be:	431a      	orrs	r2, r3
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068c4:	085b      	lsrs	r3, r3, #1
 80068c6:	3b01      	subs	r3, #1
 80068c8:	041b      	lsls	r3, r3, #16
 80068ca:	431a      	orrs	r2, r3
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068d0:	061b      	lsls	r3, r3, #24
 80068d2:	431a      	orrs	r2, r3
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068d8:	071b      	lsls	r3, r3, #28
 80068da:	491b      	ldr	r1, [pc, #108]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 80068dc:	4313      	orrs	r3, r2
 80068de:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80068e0:	4b19      	ldr	r3, [pc, #100]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a18      	ldr	r2, [pc, #96]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 80068e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80068ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068ec:	f7fd f966 	bl	8003bbc <HAL_GetTick>
 80068f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068f2:	e008      	b.n	8006906 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068f4:	f7fd f962 	bl	8003bbc <HAL_GetTick>
 80068f8:	4602      	mov	r2, r0
 80068fa:	693b      	ldr	r3, [r7, #16]
 80068fc:	1ad3      	subs	r3, r2, r3
 80068fe:	2b02      	cmp	r3, #2
 8006900:	d901      	bls.n	8006906 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8006902:	2303      	movs	r3, #3
 8006904:	e05f      	b.n	80069c6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006906:	4b10      	ldr	r3, [pc, #64]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800690e:	2b00      	cmp	r3, #0
 8006910:	d0f0      	beq.n	80068f4 <HAL_RCC_OscConfig+0x47c>
 8006912:	e057      	b.n	80069c4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006914:	4b0c      	ldr	r3, [pc, #48]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	4a0b      	ldr	r2, [pc, #44]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 800691a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800691e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006920:	f7fd f94c 	bl	8003bbc <HAL_GetTick>
 8006924:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006926:	e008      	b.n	800693a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006928:	f7fd f948 	bl	8003bbc <HAL_GetTick>
 800692c:	4602      	mov	r2, r0
 800692e:	693b      	ldr	r3, [r7, #16]
 8006930:	1ad3      	subs	r3, r2, r3
 8006932:	2b02      	cmp	r3, #2
 8006934:	d901      	bls.n	800693a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8006936:	2303      	movs	r3, #3
 8006938:	e045      	b.n	80069c6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800693a:	4b03      	ldr	r3, [pc, #12]	; (8006948 <HAL_RCC_OscConfig+0x4d0>)
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006942:	2b00      	cmp	r3, #0
 8006944:	d1f0      	bne.n	8006928 <HAL_RCC_OscConfig+0x4b0>
 8006946:	e03d      	b.n	80069c4 <HAL_RCC_OscConfig+0x54c>
 8006948:	40023800 	.word	0x40023800
 800694c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8006950:	4b1f      	ldr	r3, [pc, #124]	; (80069d0 <HAL_RCC_OscConfig+0x558>)
 8006952:	685b      	ldr	r3, [r3, #4]
 8006954:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	699b      	ldr	r3, [r3, #24]
 800695a:	2b01      	cmp	r3, #1
 800695c:	d030      	beq.n	80069c0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006968:	429a      	cmp	r2, r3
 800696a:	d129      	bne.n	80069c0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006976:	429a      	cmp	r2, r3
 8006978:	d122      	bne.n	80069c0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800697a:	68fa      	ldr	r2, [r7, #12]
 800697c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006980:	4013      	ands	r3, r2
 8006982:	687a      	ldr	r2, [r7, #4]
 8006984:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006986:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006988:	4293      	cmp	r3, r2
 800698a:	d119      	bne.n	80069c0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006996:	085b      	lsrs	r3, r3, #1
 8006998:	3b01      	subs	r3, #1
 800699a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800699c:	429a      	cmp	r2, r3
 800699e:	d10f      	bne.n	80069c0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069aa:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80069ac:	429a      	cmp	r2, r3
 80069ae:	d107      	bne.n	80069c0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069ba:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80069bc:	429a      	cmp	r2, r3
 80069be:	d001      	beq.n	80069c4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80069c0:	2301      	movs	r3, #1
 80069c2:	e000      	b.n	80069c6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80069c4:	2300      	movs	r3, #0
}
 80069c6:	4618      	mov	r0, r3
 80069c8:	3718      	adds	r7, #24
 80069ca:	46bd      	mov	sp, r7
 80069cc:	bd80      	pop	{r7, pc}
 80069ce:	bf00      	nop
 80069d0:	40023800 	.word	0x40023800

080069d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	b084      	sub	sp, #16
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
 80069dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80069de:	2300      	movs	r3, #0
 80069e0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d101      	bne.n	80069ec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80069e8:	2301      	movs	r3, #1
 80069ea:	e0d0      	b.n	8006b8e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80069ec:	4b6a      	ldr	r3, [pc, #424]	; (8006b98 <HAL_RCC_ClockConfig+0x1c4>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f003 030f 	and.w	r3, r3, #15
 80069f4:	683a      	ldr	r2, [r7, #0]
 80069f6:	429a      	cmp	r2, r3
 80069f8:	d910      	bls.n	8006a1c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069fa:	4b67      	ldr	r3, [pc, #412]	; (8006b98 <HAL_RCC_ClockConfig+0x1c4>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f023 020f 	bic.w	r2, r3, #15
 8006a02:	4965      	ldr	r1, [pc, #404]	; (8006b98 <HAL_RCC_ClockConfig+0x1c4>)
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	4313      	orrs	r3, r2
 8006a08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a0a:	4b63      	ldr	r3, [pc, #396]	; (8006b98 <HAL_RCC_ClockConfig+0x1c4>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f003 030f 	and.w	r3, r3, #15
 8006a12:	683a      	ldr	r2, [r7, #0]
 8006a14:	429a      	cmp	r2, r3
 8006a16:	d001      	beq.n	8006a1c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006a18:	2301      	movs	r3, #1
 8006a1a:	e0b8      	b.n	8006b8e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f003 0302 	and.w	r3, r3, #2
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d020      	beq.n	8006a6a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f003 0304 	and.w	r3, r3, #4
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d005      	beq.n	8006a40 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006a34:	4b59      	ldr	r3, [pc, #356]	; (8006b9c <HAL_RCC_ClockConfig+0x1c8>)
 8006a36:	689b      	ldr	r3, [r3, #8]
 8006a38:	4a58      	ldr	r2, [pc, #352]	; (8006b9c <HAL_RCC_ClockConfig+0x1c8>)
 8006a3a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006a3e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f003 0308 	and.w	r3, r3, #8
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d005      	beq.n	8006a58 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006a4c:	4b53      	ldr	r3, [pc, #332]	; (8006b9c <HAL_RCC_ClockConfig+0x1c8>)
 8006a4e:	689b      	ldr	r3, [r3, #8]
 8006a50:	4a52      	ldr	r2, [pc, #328]	; (8006b9c <HAL_RCC_ClockConfig+0x1c8>)
 8006a52:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006a56:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a58:	4b50      	ldr	r3, [pc, #320]	; (8006b9c <HAL_RCC_ClockConfig+0x1c8>)
 8006a5a:	689b      	ldr	r3, [r3, #8]
 8006a5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	689b      	ldr	r3, [r3, #8]
 8006a64:	494d      	ldr	r1, [pc, #308]	; (8006b9c <HAL_RCC_ClockConfig+0x1c8>)
 8006a66:	4313      	orrs	r3, r2
 8006a68:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f003 0301 	and.w	r3, r3, #1
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d040      	beq.n	8006af8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	2b01      	cmp	r3, #1
 8006a7c:	d107      	bne.n	8006a8e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a7e:	4b47      	ldr	r3, [pc, #284]	; (8006b9c <HAL_RCC_ClockConfig+0x1c8>)
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d115      	bne.n	8006ab6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	e07f      	b.n	8006b8e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	685b      	ldr	r3, [r3, #4]
 8006a92:	2b02      	cmp	r3, #2
 8006a94:	d107      	bne.n	8006aa6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a96:	4b41      	ldr	r3, [pc, #260]	; (8006b9c <HAL_RCC_ClockConfig+0x1c8>)
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d109      	bne.n	8006ab6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	e073      	b.n	8006b8e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006aa6:	4b3d      	ldr	r3, [pc, #244]	; (8006b9c <HAL_RCC_ClockConfig+0x1c8>)
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f003 0302 	and.w	r3, r3, #2
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d101      	bne.n	8006ab6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	e06b      	b.n	8006b8e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006ab6:	4b39      	ldr	r3, [pc, #228]	; (8006b9c <HAL_RCC_ClockConfig+0x1c8>)
 8006ab8:	689b      	ldr	r3, [r3, #8]
 8006aba:	f023 0203 	bic.w	r2, r3, #3
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	4936      	ldr	r1, [pc, #216]	; (8006b9c <HAL_RCC_ClockConfig+0x1c8>)
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ac8:	f7fd f878 	bl	8003bbc <HAL_GetTick>
 8006acc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ace:	e00a      	b.n	8006ae6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006ad0:	f7fd f874 	bl	8003bbc <HAL_GetTick>
 8006ad4:	4602      	mov	r2, r0
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	1ad3      	subs	r3, r2, r3
 8006ada:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d901      	bls.n	8006ae6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8006ae2:	2303      	movs	r3, #3
 8006ae4:	e053      	b.n	8006b8e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ae6:	4b2d      	ldr	r3, [pc, #180]	; (8006b9c <HAL_RCC_ClockConfig+0x1c8>)
 8006ae8:	689b      	ldr	r3, [r3, #8]
 8006aea:	f003 020c 	and.w	r2, r3, #12
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	685b      	ldr	r3, [r3, #4]
 8006af2:	009b      	lsls	r3, r3, #2
 8006af4:	429a      	cmp	r2, r3
 8006af6:	d1eb      	bne.n	8006ad0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006af8:	4b27      	ldr	r3, [pc, #156]	; (8006b98 <HAL_RCC_ClockConfig+0x1c4>)
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f003 030f 	and.w	r3, r3, #15
 8006b00:	683a      	ldr	r2, [r7, #0]
 8006b02:	429a      	cmp	r2, r3
 8006b04:	d210      	bcs.n	8006b28 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b06:	4b24      	ldr	r3, [pc, #144]	; (8006b98 <HAL_RCC_ClockConfig+0x1c4>)
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f023 020f 	bic.w	r2, r3, #15
 8006b0e:	4922      	ldr	r1, [pc, #136]	; (8006b98 <HAL_RCC_ClockConfig+0x1c4>)
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	4313      	orrs	r3, r2
 8006b14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b16:	4b20      	ldr	r3, [pc, #128]	; (8006b98 <HAL_RCC_ClockConfig+0x1c4>)
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f003 030f 	and.w	r3, r3, #15
 8006b1e:	683a      	ldr	r2, [r7, #0]
 8006b20:	429a      	cmp	r2, r3
 8006b22:	d001      	beq.n	8006b28 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8006b24:	2301      	movs	r3, #1
 8006b26:	e032      	b.n	8006b8e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f003 0304 	and.w	r3, r3, #4
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d008      	beq.n	8006b46 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006b34:	4b19      	ldr	r3, [pc, #100]	; (8006b9c <HAL_RCC_ClockConfig+0x1c8>)
 8006b36:	689b      	ldr	r3, [r3, #8]
 8006b38:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	68db      	ldr	r3, [r3, #12]
 8006b40:	4916      	ldr	r1, [pc, #88]	; (8006b9c <HAL_RCC_ClockConfig+0x1c8>)
 8006b42:	4313      	orrs	r3, r2
 8006b44:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f003 0308 	and.w	r3, r3, #8
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d009      	beq.n	8006b66 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006b52:	4b12      	ldr	r3, [pc, #72]	; (8006b9c <HAL_RCC_ClockConfig+0x1c8>)
 8006b54:	689b      	ldr	r3, [r3, #8]
 8006b56:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	691b      	ldr	r3, [r3, #16]
 8006b5e:	00db      	lsls	r3, r3, #3
 8006b60:	490e      	ldr	r1, [pc, #56]	; (8006b9c <HAL_RCC_ClockConfig+0x1c8>)
 8006b62:	4313      	orrs	r3, r2
 8006b64:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006b66:	f000 f821 	bl	8006bac <HAL_RCC_GetSysClockFreq>
 8006b6a:	4601      	mov	r1, r0
 8006b6c:	4b0b      	ldr	r3, [pc, #44]	; (8006b9c <HAL_RCC_ClockConfig+0x1c8>)
 8006b6e:	689b      	ldr	r3, [r3, #8]
 8006b70:	091b      	lsrs	r3, r3, #4
 8006b72:	f003 030f 	and.w	r3, r3, #15
 8006b76:	4a0a      	ldr	r2, [pc, #40]	; (8006ba0 <HAL_RCC_ClockConfig+0x1cc>)
 8006b78:	5cd3      	ldrb	r3, [r2, r3]
 8006b7a:	fa21 f303 	lsr.w	r3, r1, r3
 8006b7e:	4a09      	ldr	r2, [pc, #36]	; (8006ba4 <HAL_RCC_ClockConfig+0x1d0>)
 8006b80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006b82:	4b09      	ldr	r3, [pc, #36]	; (8006ba8 <HAL_RCC_ClockConfig+0x1d4>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	4618      	mov	r0, r3
 8006b88:	f7fc feb2 	bl	80038f0 <HAL_InitTick>

  return HAL_OK;
 8006b8c:	2300      	movs	r3, #0
}
 8006b8e:	4618      	mov	r0, r3
 8006b90:	3710      	adds	r7, #16
 8006b92:	46bd      	mov	sp, r7
 8006b94:	bd80      	pop	{r7, pc}
 8006b96:	bf00      	nop
 8006b98:	40023c00 	.word	0x40023c00
 8006b9c:	40023800 	.word	0x40023800
 8006ba0:	080243b0 	.word	0x080243b0
 8006ba4:	20000000 	.word	0x20000000
 8006ba8:	20000004 	.word	0x20000004

08006bac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006bac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006bae:	b085      	sub	sp, #20
 8006bb0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	607b      	str	r3, [r7, #4]
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	60fb      	str	r3, [r7, #12]
 8006bba:	2300      	movs	r3, #0
 8006bbc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006bc2:	4b63      	ldr	r3, [pc, #396]	; (8006d50 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006bc4:	689b      	ldr	r3, [r3, #8]
 8006bc6:	f003 030c 	and.w	r3, r3, #12
 8006bca:	2b04      	cmp	r3, #4
 8006bcc:	d007      	beq.n	8006bde <HAL_RCC_GetSysClockFreq+0x32>
 8006bce:	2b08      	cmp	r3, #8
 8006bd0:	d008      	beq.n	8006be4 <HAL_RCC_GetSysClockFreq+0x38>
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	f040 80b4 	bne.w	8006d40 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006bd8:	4b5e      	ldr	r3, [pc, #376]	; (8006d54 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006bda:	60bb      	str	r3, [r7, #8]
      break;
 8006bdc:	e0b3      	b.n	8006d46 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006bde:	4b5e      	ldr	r3, [pc, #376]	; (8006d58 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8006be0:	60bb      	str	r3, [r7, #8]
      break;
 8006be2:	e0b0      	b.n	8006d46 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006be4:	4b5a      	ldr	r3, [pc, #360]	; (8006d50 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006be6:	685b      	ldr	r3, [r3, #4]
 8006be8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006bec:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006bee:	4b58      	ldr	r3, [pc, #352]	; (8006d50 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006bf0:	685b      	ldr	r3, [r3, #4]
 8006bf2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d04a      	beq.n	8006c90 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006bfa:	4b55      	ldr	r3, [pc, #340]	; (8006d50 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006bfc:	685b      	ldr	r3, [r3, #4]
 8006bfe:	099b      	lsrs	r3, r3, #6
 8006c00:	f04f 0400 	mov.w	r4, #0
 8006c04:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006c08:	f04f 0200 	mov.w	r2, #0
 8006c0c:	ea03 0501 	and.w	r5, r3, r1
 8006c10:	ea04 0602 	and.w	r6, r4, r2
 8006c14:	4629      	mov	r1, r5
 8006c16:	4632      	mov	r2, r6
 8006c18:	f04f 0300 	mov.w	r3, #0
 8006c1c:	f04f 0400 	mov.w	r4, #0
 8006c20:	0154      	lsls	r4, r2, #5
 8006c22:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006c26:	014b      	lsls	r3, r1, #5
 8006c28:	4619      	mov	r1, r3
 8006c2a:	4622      	mov	r2, r4
 8006c2c:	1b49      	subs	r1, r1, r5
 8006c2e:	eb62 0206 	sbc.w	r2, r2, r6
 8006c32:	f04f 0300 	mov.w	r3, #0
 8006c36:	f04f 0400 	mov.w	r4, #0
 8006c3a:	0194      	lsls	r4, r2, #6
 8006c3c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006c40:	018b      	lsls	r3, r1, #6
 8006c42:	1a5b      	subs	r3, r3, r1
 8006c44:	eb64 0402 	sbc.w	r4, r4, r2
 8006c48:	f04f 0100 	mov.w	r1, #0
 8006c4c:	f04f 0200 	mov.w	r2, #0
 8006c50:	00e2      	lsls	r2, r4, #3
 8006c52:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006c56:	00d9      	lsls	r1, r3, #3
 8006c58:	460b      	mov	r3, r1
 8006c5a:	4614      	mov	r4, r2
 8006c5c:	195b      	adds	r3, r3, r5
 8006c5e:	eb44 0406 	adc.w	r4, r4, r6
 8006c62:	f04f 0100 	mov.w	r1, #0
 8006c66:	f04f 0200 	mov.w	r2, #0
 8006c6a:	0262      	lsls	r2, r4, #9
 8006c6c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8006c70:	0259      	lsls	r1, r3, #9
 8006c72:	460b      	mov	r3, r1
 8006c74:	4614      	mov	r4, r2
 8006c76:	4618      	mov	r0, r3
 8006c78:	4621      	mov	r1, r4
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	f04f 0400 	mov.w	r4, #0
 8006c80:	461a      	mov	r2, r3
 8006c82:	4623      	mov	r3, r4
 8006c84:	f7f9 fb34 	bl	80002f0 <__aeabi_uldivmod>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	460c      	mov	r4, r1
 8006c8c:	60fb      	str	r3, [r7, #12]
 8006c8e:	e049      	b.n	8006d24 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c90:	4b2f      	ldr	r3, [pc, #188]	; (8006d50 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	099b      	lsrs	r3, r3, #6
 8006c96:	f04f 0400 	mov.w	r4, #0
 8006c9a:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006c9e:	f04f 0200 	mov.w	r2, #0
 8006ca2:	ea03 0501 	and.w	r5, r3, r1
 8006ca6:	ea04 0602 	and.w	r6, r4, r2
 8006caa:	4629      	mov	r1, r5
 8006cac:	4632      	mov	r2, r6
 8006cae:	f04f 0300 	mov.w	r3, #0
 8006cb2:	f04f 0400 	mov.w	r4, #0
 8006cb6:	0154      	lsls	r4, r2, #5
 8006cb8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006cbc:	014b      	lsls	r3, r1, #5
 8006cbe:	4619      	mov	r1, r3
 8006cc0:	4622      	mov	r2, r4
 8006cc2:	1b49      	subs	r1, r1, r5
 8006cc4:	eb62 0206 	sbc.w	r2, r2, r6
 8006cc8:	f04f 0300 	mov.w	r3, #0
 8006ccc:	f04f 0400 	mov.w	r4, #0
 8006cd0:	0194      	lsls	r4, r2, #6
 8006cd2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006cd6:	018b      	lsls	r3, r1, #6
 8006cd8:	1a5b      	subs	r3, r3, r1
 8006cda:	eb64 0402 	sbc.w	r4, r4, r2
 8006cde:	f04f 0100 	mov.w	r1, #0
 8006ce2:	f04f 0200 	mov.w	r2, #0
 8006ce6:	00e2      	lsls	r2, r4, #3
 8006ce8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006cec:	00d9      	lsls	r1, r3, #3
 8006cee:	460b      	mov	r3, r1
 8006cf0:	4614      	mov	r4, r2
 8006cf2:	195b      	adds	r3, r3, r5
 8006cf4:	eb44 0406 	adc.w	r4, r4, r6
 8006cf8:	f04f 0100 	mov.w	r1, #0
 8006cfc:	f04f 0200 	mov.w	r2, #0
 8006d00:	02a2      	lsls	r2, r4, #10
 8006d02:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006d06:	0299      	lsls	r1, r3, #10
 8006d08:	460b      	mov	r3, r1
 8006d0a:	4614      	mov	r4, r2
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	4621      	mov	r1, r4
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	f04f 0400 	mov.w	r4, #0
 8006d16:	461a      	mov	r2, r3
 8006d18:	4623      	mov	r3, r4
 8006d1a:	f7f9 fae9 	bl	80002f0 <__aeabi_uldivmod>
 8006d1e:	4603      	mov	r3, r0
 8006d20:	460c      	mov	r4, r1
 8006d22:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006d24:	4b0a      	ldr	r3, [pc, #40]	; (8006d50 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	0c1b      	lsrs	r3, r3, #16
 8006d2a:	f003 0303 	and.w	r3, r3, #3
 8006d2e:	3301      	adds	r3, #1
 8006d30:	005b      	lsls	r3, r3, #1
 8006d32:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8006d34:	68fa      	ldr	r2, [r7, #12]
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d3c:	60bb      	str	r3, [r7, #8]
      break;
 8006d3e:	e002      	b.n	8006d46 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006d40:	4b04      	ldr	r3, [pc, #16]	; (8006d54 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006d42:	60bb      	str	r3, [r7, #8]
      break;
 8006d44:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006d46:	68bb      	ldr	r3, [r7, #8]
}
 8006d48:	4618      	mov	r0, r3
 8006d4a:	3714      	adds	r7, #20
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d50:	40023800 	.word	0x40023800
 8006d54:	00f42400 	.word	0x00f42400
 8006d58:	007a1200 	.word	0x007a1200

08006d5c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006d60:	4b03      	ldr	r3, [pc, #12]	; (8006d70 <HAL_RCC_GetHCLKFreq+0x14>)
 8006d62:	681b      	ldr	r3, [r3, #0]
}
 8006d64:	4618      	mov	r0, r3
 8006d66:	46bd      	mov	sp, r7
 8006d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6c:	4770      	bx	lr
 8006d6e:	bf00      	nop
 8006d70:	20000000 	.word	0x20000000

08006d74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006d78:	f7ff fff0 	bl	8006d5c <HAL_RCC_GetHCLKFreq>
 8006d7c:	4601      	mov	r1, r0
 8006d7e:	4b05      	ldr	r3, [pc, #20]	; (8006d94 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	0a9b      	lsrs	r3, r3, #10
 8006d84:	f003 0307 	and.w	r3, r3, #7
 8006d88:	4a03      	ldr	r2, [pc, #12]	; (8006d98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006d8a:	5cd3      	ldrb	r3, [r2, r3]
 8006d8c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006d90:	4618      	mov	r0, r3
 8006d92:	bd80      	pop	{r7, pc}
 8006d94:	40023800 	.word	0x40023800
 8006d98:	080243c0 	.word	0x080243c0

08006d9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006da0:	f7ff ffdc 	bl	8006d5c <HAL_RCC_GetHCLKFreq>
 8006da4:	4601      	mov	r1, r0
 8006da6:	4b05      	ldr	r3, [pc, #20]	; (8006dbc <HAL_RCC_GetPCLK2Freq+0x20>)
 8006da8:	689b      	ldr	r3, [r3, #8]
 8006daa:	0b5b      	lsrs	r3, r3, #13
 8006dac:	f003 0307 	and.w	r3, r3, #7
 8006db0:	4a03      	ldr	r2, [pc, #12]	; (8006dc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006db2:	5cd3      	ldrb	r3, [r2, r3]
 8006db4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006db8:	4618      	mov	r0, r3
 8006dba:	bd80      	pop	{r7, pc}
 8006dbc:	40023800 	.word	0x40023800
 8006dc0:	080243c0 	.word	0x080243c0

08006dc4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006dc4:	b480      	push	{r7}
 8006dc6:	b083      	sub	sp, #12
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
 8006dcc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	220f      	movs	r2, #15
 8006dd2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006dd4:	4b12      	ldr	r3, [pc, #72]	; (8006e20 <HAL_RCC_GetClockConfig+0x5c>)
 8006dd6:	689b      	ldr	r3, [r3, #8]
 8006dd8:	f003 0203 	and.w	r2, r3, #3
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006de0:	4b0f      	ldr	r3, [pc, #60]	; (8006e20 <HAL_RCC_GetClockConfig+0x5c>)
 8006de2:	689b      	ldr	r3, [r3, #8]
 8006de4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006dec:	4b0c      	ldr	r3, [pc, #48]	; (8006e20 <HAL_RCC_GetClockConfig+0x5c>)
 8006dee:	689b      	ldr	r3, [r3, #8]
 8006df0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8006df8:	4b09      	ldr	r3, [pc, #36]	; (8006e20 <HAL_RCC_GetClockConfig+0x5c>)
 8006dfa:	689b      	ldr	r3, [r3, #8]
 8006dfc:	08db      	lsrs	r3, r3, #3
 8006dfe:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006e06:	4b07      	ldr	r3, [pc, #28]	; (8006e24 <HAL_RCC_GetClockConfig+0x60>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f003 020f 	and.w	r2, r3, #15
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	601a      	str	r2, [r3, #0]
}
 8006e12:	bf00      	nop
 8006e14:	370c      	adds	r7, #12
 8006e16:	46bd      	mov	sp, r7
 8006e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1c:	4770      	bx	lr
 8006e1e:	bf00      	nop
 8006e20:	40023800 	.word	0x40023800
 8006e24:	40023c00 	.word	0x40023c00

08006e28 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b088      	sub	sp, #32
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006e30:	2300      	movs	r3, #0
 8006e32:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006e34:	2300      	movs	r3, #0
 8006e36:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006e38:	2300      	movs	r3, #0
 8006e3a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006e40:	2300      	movs	r3, #0
 8006e42:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f003 0301 	and.w	r3, r3, #1
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d012      	beq.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006e50:	4b69      	ldr	r3, [pc, #420]	; (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e52:	689b      	ldr	r3, [r3, #8]
 8006e54:	4a68      	ldr	r2, [pc, #416]	; (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e56:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8006e5a:	6093      	str	r3, [r2, #8]
 8006e5c:	4b66      	ldr	r3, [pc, #408]	; (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e5e:	689a      	ldr	r2, [r3, #8]
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e64:	4964      	ldr	r1, [pc, #400]	; (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e66:	4313      	orrs	r3, r2
 8006e68:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d101      	bne.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8006e72:	2301      	movs	r3, #1
 8006e74:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d017      	beq.n	8006eb2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006e82:	4b5d      	ldr	r3, [pc, #372]	; (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e84:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006e88:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e90:	4959      	ldr	r1, [pc, #356]	; (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e92:	4313      	orrs	r3, r2
 8006e94:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e9c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006ea0:	d101      	bne.n	8006ea6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d101      	bne.n	8006eb2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8006eae:	2301      	movs	r3, #1
 8006eb0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d017      	beq.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006ebe:	4b4e      	ldr	r3, [pc, #312]	; (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ec0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006ec4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ecc:	494a      	ldr	r1, [pc, #296]	; (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ece:	4313      	orrs	r3, r2
 8006ed0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ed8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006edc:	d101      	bne.n	8006ee2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8006ede:	2301      	movs	r3, #1
 8006ee0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d101      	bne.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8006eea:	2301      	movs	r3, #1
 8006eec:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d001      	beq.n	8006efe <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8006efa:	2301      	movs	r3, #1
 8006efc:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f003 0320 	and.w	r3, r3, #32
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	f000 808b 	beq.w	8007022 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006f0c:	4b3a      	ldr	r3, [pc, #232]	; (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f10:	4a39      	ldr	r2, [pc, #228]	; (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006f16:	6413      	str	r3, [r2, #64]	; 0x40
 8006f18:	4b37      	ldr	r3, [pc, #220]	; (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f20:	60bb      	str	r3, [r7, #8]
 8006f22:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006f24:	4b35      	ldr	r3, [pc, #212]	; (8006ffc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	4a34      	ldr	r2, [pc, #208]	; (8006ffc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006f2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f2e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006f30:	f7fc fe44 	bl	8003bbc <HAL_GetTick>
 8006f34:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006f36:	e008      	b.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f38:	f7fc fe40 	bl	8003bbc <HAL_GetTick>
 8006f3c:	4602      	mov	r2, r0
 8006f3e:	697b      	ldr	r3, [r7, #20]
 8006f40:	1ad3      	subs	r3, r2, r3
 8006f42:	2b64      	cmp	r3, #100	; 0x64
 8006f44:	d901      	bls.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8006f46:	2303      	movs	r3, #3
 8006f48:	e38d      	b.n	8007666 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006f4a:	4b2c      	ldr	r3, [pc, #176]	; (8006ffc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d0f0      	beq.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006f56:	4b28      	ldr	r3, [pc, #160]	; (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f5e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006f60:	693b      	ldr	r3, [r7, #16]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d035      	beq.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f6e:	693a      	ldr	r2, [r7, #16]
 8006f70:	429a      	cmp	r2, r3
 8006f72:	d02e      	beq.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006f74:	4b20      	ldr	r3, [pc, #128]	; (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f7c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006f7e:	4b1e      	ldr	r3, [pc, #120]	; (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f82:	4a1d      	ldr	r2, [pc, #116]	; (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f88:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006f8a:	4b1b      	ldr	r3, [pc, #108]	; (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f8e:	4a1a      	ldr	r2, [pc, #104]	; (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f94:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8006f96:	4a18      	ldr	r2, [pc, #96]	; (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f98:	693b      	ldr	r3, [r7, #16]
 8006f9a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006f9c:	4b16      	ldr	r3, [pc, #88]	; (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fa0:	f003 0301 	and.w	r3, r3, #1
 8006fa4:	2b01      	cmp	r3, #1
 8006fa6:	d114      	bne.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fa8:	f7fc fe08 	bl	8003bbc <HAL_GetTick>
 8006fac:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006fae:	e00a      	b.n	8006fc6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006fb0:	f7fc fe04 	bl	8003bbc <HAL_GetTick>
 8006fb4:	4602      	mov	r2, r0
 8006fb6:	697b      	ldr	r3, [r7, #20]
 8006fb8:	1ad3      	subs	r3, r2, r3
 8006fba:	f241 3288 	movw	r2, #5000	; 0x1388
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d901      	bls.n	8006fc6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8006fc2:	2303      	movs	r3, #3
 8006fc4:	e34f      	b.n	8007666 <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006fc6:	4b0c      	ldr	r3, [pc, #48]	; (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fca:	f003 0302 	and.w	r3, r3, #2
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d0ee      	beq.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fd6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006fda:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006fde:	d111      	bne.n	8007004 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8006fe0:	4b05      	ldr	r3, [pc, #20]	; (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fe2:	689b      	ldr	r3, [r3, #8]
 8006fe4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006fec:	4b04      	ldr	r3, [pc, #16]	; (8007000 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006fee:	400b      	ands	r3, r1
 8006ff0:	4901      	ldr	r1, [pc, #4]	; (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ff2:	4313      	orrs	r3, r2
 8006ff4:	608b      	str	r3, [r1, #8]
 8006ff6:	e00b      	b.n	8007010 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8006ff8:	40023800 	.word	0x40023800
 8006ffc:	40007000 	.word	0x40007000
 8007000:	0ffffcff 	.word	0x0ffffcff
 8007004:	4bb3      	ldr	r3, [pc, #716]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007006:	689b      	ldr	r3, [r3, #8]
 8007008:	4ab2      	ldr	r2, [pc, #712]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800700a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800700e:	6093      	str	r3, [r2, #8]
 8007010:	4bb0      	ldr	r3, [pc, #704]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007012:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007018:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800701c:	49ad      	ldr	r1, [pc, #692]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800701e:	4313      	orrs	r3, r2
 8007020:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f003 0310 	and.w	r3, r3, #16
 800702a:	2b00      	cmp	r3, #0
 800702c:	d010      	beq.n	8007050 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800702e:	4ba9      	ldr	r3, [pc, #676]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007030:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007034:	4aa7      	ldr	r2, [pc, #668]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007036:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800703a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800703e:	4ba5      	ldr	r3, [pc, #660]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007040:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007048:	49a2      	ldr	r1, [pc, #648]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800704a:	4313      	orrs	r3, r2
 800704c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007058:	2b00      	cmp	r3, #0
 800705a:	d00a      	beq.n	8007072 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800705c:	4b9d      	ldr	r3, [pc, #628]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800705e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007062:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800706a:	499a      	ldr	r1, [pc, #616]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800706c:	4313      	orrs	r3, r2
 800706e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800707a:	2b00      	cmp	r3, #0
 800707c:	d00a      	beq.n	8007094 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800707e:	4b95      	ldr	r3, [pc, #596]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007080:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007084:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800708c:	4991      	ldr	r1, [pc, #580]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800708e:	4313      	orrs	r3, r2
 8007090:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800709c:	2b00      	cmp	r3, #0
 800709e:	d00a      	beq.n	80070b6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80070a0:	4b8c      	ldr	r3, [pc, #560]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80070a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070a6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80070ae:	4989      	ldr	r1, [pc, #548]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80070b0:	4313      	orrs	r3, r2
 80070b2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d00a      	beq.n	80070d8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80070c2:	4b84      	ldr	r3, [pc, #528]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80070c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070c8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070d0:	4980      	ldr	r1, [pc, #512]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80070d2:	4313      	orrs	r3, r2
 80070d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d00a      	beq.n	80070fa <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80070e4:	4b7b      	ldr	r3, [pc, #492]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80070e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070ea:	f023 0203 	bic.w	r2, r3, #3
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070f2:	4978      	ldr	r1, [pc, #480]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80070f4:	4313      	orrs	r3, r2
 80070f6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007102:	2b00      	cmp	r3, #0
 8007104:	d00a      	beq.n	800711c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007106:	4b73      	ldr	r3, [pc, #460]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007108:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800710c:	f023 020c 	bic.w	r2, r3, #12
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007114:	496f      	ldr	r1, [pc, #444]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007116:	4313      	orrs	r3, r2
 8007118:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007124:	2b00      	cmp	r3, #0
 8007126:	d00a      	beq.n	800713e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007128:	4b6a      	ldr	r3, [pc, #424]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800712a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800712e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007136:	4967      	ldr	r1, [pc, #412]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007138:	4313      	orrs	r3, r2
 800713a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007146:	2b00      	cmp	r3, #0
 8007148:	d00a      	beq.n	8007160 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800714a:	4b62      	ldr	r3, [pc, #392]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800714c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007150:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007158:	495e      	ldr	r1, [pc, #376]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800715a:	4313      	orrs	r3, r2
 800715c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007168:	2b00      	cmp	r3, #0
 800716a:	d00a      	beq.n	8007182 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800716c:	4b59      	ldr	r3, [pc, #356]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800716e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007172:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800717a:	4956      	ldr	r1, [pc, #344]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800717c:	4313      	orrs	r3, r2
 800717e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800718a:	2b00      	cmp	r3, #0
 800718c:	d00a      	beq.n	80071a4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800718e:	4b51      	ldr	r3, [pc, #324]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007190:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007194:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800719c:	494d      	ldr	r1, [pc, #308]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800719e:	4313      	orrs	r3, r2
 80071a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d00a      	beq.n	80071c6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80071b0:	4b48      	ldr	r3, [pc, #288]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80071b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071b6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071be:	4945      	ldr	r1, [pc, #276]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80071c0:	4313      	orrs	r3, r2
 80071c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d00a      	beq.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80071d2:	4b40      	ldr	r3, [pc, #256]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80071d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071d8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80071e0:	493c      	ldr	r1, [pc, #240]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80071e2:	4313      	orrs	r3, r2
 80071e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d00a      	beq.n	800720a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80071f4:	4b37      	ldr	r3, [pc, #220]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80071f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071fa:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007202:	4934      	ldr	r1, [pc, #208]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007204:	4313      	orrs	r3, r2
 8007206:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007212:	2b00      	cmp	r3, #0
 8007214:	d011      	beq.n	800723a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007216:	4b2f      	ldr	r3, [pc, #188]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007218:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800721c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007224:	492b      	ldr	r1, [pc, #172]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007226:	4313      	orrs	r3, r2
 8007228:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007230:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007234:	d101      	bne.n	800723a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8007236:	2301      	movs	r3, #1
 8007238:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f003 0308 	and.w	r3, r3, #8
 8007242:	2b00      	cmp	r3, #0
 8007244:	d001      	beq.n	800724a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8007246:	2301      	movs	r3, #1
 8007248:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007252:	2b00      	cmp	r3, #0
 8007254:	d00a      	beq.n	800726c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007256:	4b1f      	ldr	r3, [pc, #124]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007258:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800725c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007264:	491b      	ldr	r1, [pc, #108]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007266:	4313      	orrs	r3, r2
 8007268:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007274:	2b00      	cmp	r3, #0
 8007276:	d00b      	beq.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007278:	4b16      	ldr	r3, [pc, #88]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800727a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800727e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007288:	4912      	ldr	r1, [pc, #72]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800728a:	4313      	orrs	r3, r2
 800728c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007298:	2b00      	cmp	r3, #0
 800729a:	d00b      	beq.n	80072b4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800729c:	4b0d      	ldr	r3, [pc, #52]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800729e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072a2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80072ac:	4909      	ldr	r1, [pc, #36]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80072ae:	4313      	orrs	r3, r2
 80072b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d00f      	beq.n	80072e0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80072c0:	4b04      	ldr	r3, [pc, #16]	; (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80072c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80072c6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072d0:	e002      	b.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80072d2:	bf00      	nop
 80072d4:	40023800 	.word	0x40023800
 80072d8:	4985      	ldr	r1, [pc, #532]	; (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80072da:	4313      	orrs	r3, r2
 80072dc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d00b      	beq.n	8007304 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80072ec:	4b80      	ldr	r3, [pc, #512]	; (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80072ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80072f2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80072fc:	497c      	ldr	r1, [pc, #496]	; (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80072fe:	4313      	orrs	r3, r2
 8007300:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8007304:	69fb      	ldr	r3, [r7, #28]
 8007306:	2b01      	cmp	r3, #1
 8007308:	d005      	beq.n	8007316 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007312:	f040 80d6 	bne.w	80074c2 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007316:	4b76      	ldr	r3, [pc, #472]	; (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	4a75      	ldr	r2, [pc, #468]	; (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800731c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007320:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007322:	f7fc fc4b 	bl	8003bbc <HAL_GetTick>
 8007326:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007328:	e008      	b.n	800733c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800732a:	f7fc fc47 	bl	8003bbc <HAL_GetTick>
 800732e:	4602      	mov	r2, r0
 8007330:	697b      	ldr	r3, [r7, #20]
 8007332:	1ad3      	subs	r3, r2, r3
 8007334:	2b64      	cmp	r3, #100	; 0x64
 8007336:	d901      	bls.n	800733c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007338:	2303      	movs	r3, #3
 800733a:	e194      	b.n	8007666 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800733c:	4b6c      	ldr	r3, [pc, #432]	; (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007344:	2b00      	cmp	r3, #0
 8007346:	d1f0      	bne.n	800732a <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f003 0301 	and.w	r3, r3, #1
 8007350:	2b00      	cmp	r3, #0
 8007352:	d021      	beq.n	8007398 <HAL_RCCEx_PeriphCLKConfig+0x570>
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007358:	2b00      	cmp	r3, #0
 800735a:	d11d      	bne.n	8007398 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800735c:	4b64      	ldr	r3, [pc, #400]	; (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800735e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007362:	0c1b      	lsrs	r3, r3, #16
 8007364:	f003 0303 	and.w	r3, r3, #3
 8007368:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800736a:	4b61      	ldr	r3, [pc, #388]	; (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800736c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007370:	0e1b      	lsrs	r3, r3, #24
 8007372:	f003 030f 	and.w	r3, r3, #15
 8007376:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	685b      	ldr	r3, [r3, #4]
 800737c:	019a      	lsls	r2, r3, #6
 800737e:	693b      	ldr	r3, [r7, #16]
 8007380:	041b      	lsls	r3, r3, #16
 8007382:	431a      	orrs	r2, r3
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	061b      	lsls	r3, r3, #24
 8007388:	431a      	orrs	r2, r3
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	689b      	ldr	r3, [r3, #8]
 800738e:	071b      	lsls	r3, r3, #28
 8007390:	4957      	ldr	r1, [pc, #348]	; (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007392:	4313      	orrs	r3, r2
 8007394:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d004      	beq.n	80073ae <HAL_RCCEx_PeriphCLKConfig+0x586>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073a8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80073ac:	d00a      	beq.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d02e      	beq.n	8007418 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80073c2:	d129      	bne.n	8007418 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80073c4:	4b4a      	ldr	r3, [pc, #296]	; (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80073c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80073ca:	0c1b      	lsrs	r3, r3, #16
 80073cc:	f003 0303 	and.w	r3, r3, #3
 80073d0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80073d2:	4b47      	ldr	r3, [pc, #284]	; (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80073d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80073d8:	0f1b      	lsrs	r3, r3, #28
 80073da:	f003 0307 	and.w	r3, r3, #7
 80073de:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	685b      	ldr	r3, [r3, #4]
 80073e4:	019a      	lsls	r2, r3, #6
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	041b      	lsls	r3, r3, #16
 80073ea:	431a      	orrs	r2, r3
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	68db      	ldr	r3, [r3, #12]
 80073f0:	061b      	lsls	r3, r3, #24
 80073f2:	431a      	orrs	r2, r3
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	071b      	lsls	r3, r3, #28
 80073f8:	493d      	ldr	r1, [pc, #244]	; (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80073fa:	4313      	orrs	r3, r2
 80073fc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007400:	4b3b      	ldr	r3, [pc, #236]	; (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007402:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007406:	f023 021f 	bic.w	r2, r3, #31
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800740e:	3b01      	subs	r3, #1
 8007410:	4937      	ldr	r1, [pc, #220]	; (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007412:	4313      	orrs	r3, r2
 8007414:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007420:	2b00      	cmp	r3, #0
 8007422:	d01d      	beq.n	8007460 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007424:	4b32      	ldr	r3, [pc, #200]	; (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007426:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800742a:	0e1b      	lsrs	r3, r3, #24
 800742c:	f003 030f 	and.w	r3, r3, #15
 8007430:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007432:	4b2f      	ldr	r3, [pc, #188]	; (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007434:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007438:	0f1b      	lsrs	r3, r3, #28
 800743a:	f003 0307 	and.w	r3, r3, #7
 800743e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	685b      	ldr	r3, [r3, #4]
 8007444:	019a      	lsls	r2, r3, #6
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	691b      	ldr	r3, [r3, #16]
 800744a:	041b      	lsls	r3, r3, #16
 800744c:	431a      	orrs	r2, r3
 800744e:	693b      	ldr	r3, [r7, #16]
 8007450:	061b      	lsls	r3, r3, #24
 8007452:	431a      	orrs	r2, r3
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	071b      	lsls	r3, r3, #28
 8007458:	4925      	ldr	r1, [pc, #148]	; (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800745a:	4313      	orrs	r3, r2
 800745c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007468:	2b00      	cmp	r3, #0
 800746a:	d011      	beq.n	8007490 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	685b      	ldr	r3, [r3, #4]
 8007470:	019a      	lsls	r2, r3, #6
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	691b      	ldr	r3, [r3, #16]
 8007476:	041b      	lsls	r3, r3, #16
 8007478:	431a      	orrs	r2, r3
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	68db      	ldr	r3, [r3, #12]
 800747e:	061b      	lsls	r3, r3, #24
 8007480:	431a      	orrs	r2, r3
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	689b      	ldr	r3, [r3, #8]
 8007486:	071b      	lsls	r3, r3, #28
 8007488:	4919      	ldr	r1, [pc, #100]	; (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800748a:	4313      	orrs	r3, r2
 800748c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007490:	4b17      	ldr	r3, [pc, #92]	; (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	4a16      	ldr	r2, [pc, #88]	; (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007496:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800749a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800749c:	f7fc fb8e 	bl	8003bbc <HAL_GetTick>
 80074a0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80074a2:	e008      	b.n	80074b6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80074a4:	f7fc fb8a 	bl	8003bbc <HAL_GetTick>
 80074a8:	4602      	mov	r2, r0
 80074aa:	697b      	ldr	r3, [r7, #20]
 80074ac:	1ad3      	subs	r3, r2, r3
 80074ae:	2b64      	cmp	r3, #100	; 0x64
 80074b0:	d901      	bls.n	80074b6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80074b2:	2303      	movs	r3, #3
 80074b4:	e0d7      	b.n	8007666 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80074b6:	4b0e      	ldr	r3, [pc, #56]	; (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d0f0      	beq.n	80074a4 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80074c2:	69bb      	ldr	r3, [r7, #24]
 80074c4:	2b01      	cmp	r3, #1
 80074c6:	f040 80cd 	bne.w	8007664 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80074ca:	4b09      	ldr	r3, [pc, #36]	; (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	4a08      	ldr	r2, [pc, #32]	; (80074f0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80074d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80074d4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074d6:	f7fc fb71 	bl	8003bbc <HAL_GetTick>
 80074da:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80074dc:	e00a      	b.n	80074f4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80074de:	f7fc fb6d 	bl	8003bbc <HAL_GetTick>
 80074e2:	4602      	mov	r2, r0
 80074e4:	697b      	ldr	r3, [r7, #20]
 80074e6:	1ad3      	subs	r3, r2, r3
 80074e8:	2b64      	cmp	r3, #100	; 0x64
 80074ea:	d903      	bls.n	80074f4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80074ec:	2303      	movs	r3, #3
 80074ee:	e0ba      	b.n	8007666 <HAL_RCCEx_PeriphCLKConfig+0x83e>
 80074f0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80074f4:	4b5e      	ldr	r3, [pc, #376]	; (8007670 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80074fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007500:	d0ed      	beq.n	80074de <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800750a:	2b00      	cmp	r3, #0
 800750c:	d003      	beq.n	8007516 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007512:	2b00      	cmp	r3, #0
 8007514:	d009      	beq.n	800752a <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800751e:	2b00      	cmp	r3, #0
 8007520:	d02e      	beq.n	8007580 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007526:	2b00      	cmp	r3, #0
 8007528:	d12a      	bne.n	8007580 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800752a:	4b51      	ldr	r3, [pc, #324]	; (8007670 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800752c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007530:	0c1b      	lsrs	r3, r3, #16
 8007532:	f003 0303 	and.w	r3, r3, #3
 8007536:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007538:	4b4d      	ldr	r3, [pc, #308]	; (8007670 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800753a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800753e:	0f1b      	lsrs	r3, r3, #28
 8007540:	f003 0307 	and.w	r3, r3, #7
 8007544:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	695b      	ldr	r3, [r3, #20]
 800754a:	019a      	lsls	r2, r3, #6
 800754c:	693b      	ldr	r3, [r7, #16]
 800754e:	041b      	lsls	r3, r3, #16
 8007550:	431a      	orrs	r2, r3
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	699b      	ldr	r3, [r3, #24]
 8007556:	061b      	lsls	r3, r3, #24
 8007558:	431a      	orrs	r2, r3
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	071b      	lsls	r3, r3, #28
 800755e:	4944      	ldr	r1, [pc, #272]	; (8007670 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007560:	4313      	orrs	r3, r2
 8007562:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007566:	4b42      	ldr	r3, [pc, #264]	; (8007670 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007568:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800756c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007574:	3b01      	subs	r3, #1
 8007576:	021b      	lsls	r3, r3, #8
 8007578:	493d      	ldr	r1, [pc, #244]	; (8007670 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800757a:	4313      	orrs	r3, r2
 800757c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007588:	2b00      	cmp	r3, #0
 800758a:	d022      	beq.n	80075d2 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007590:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007594:	d11d      	bne.n	80075d2 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007596:	4b36      	ldr	r3, [pc, #216]	; (8007670 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007598:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800759c:	0e1b      	lsrs	r3, r3, #24
 800759e:	f003 030f 	and.w	r3, r3, #15
 80075a2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80075a4:	4b32      	ldr	r3, [pc, #200]	; (8007670 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80075a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075aa:	0f1b      	lsrs	r3, r3, #28
 80075ac:	f003 0307 	and.w	r3, r3, #7
 80075b0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	695b      	ldr	r3, [r3, #20]
 80075b6:	019a      	lsls	r2, r3, #6
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6a1b      	ldr	r3, [r3, #32]
 80075bc:	041b      	lsls	r3, r3, #16
 80075be:	431a      	orrs	r2, r3
 80075c0:	693b      	ldr	r3, [r7, #16]
 80075c2:	061b      	lsls	r3, r3, #24
 80075c4:	431a      	orrs	r2, r3
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	071b      	lsls	r3, r3, #28
 80075ca:	4929      	ldr	r1, [pc, #164]	; (8007670 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80075cc:	4313      	orrs	r3, r2
 80075ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f003 0308 	and.w	r3, r3, #8
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d028      	beq.n	8007630 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80075de:	4b24      	ldr	r3, [pc, #144]	; (8007670 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80075e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075e4:	0e1b      	lsrs	r3, r3, #24
 80075e6:	f003 030f 	and.w	r3, r3, #15
 80075ea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80075ec:	4b20      	ldr	r3, [pc, #128]	; (8007670 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80075ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075f2:	0c1b      	lsrs	r3, r3, #16
 80075f4:	f003 0303 	and.w	r3, r3, #3
 80075f8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	695b      	ldr	r3, [r3, #20]
 80075fe:	019a      	lsls	r2, r3, #6
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	041b      	lsls	r3, r3, #16
 8007604:	431a      	orrs	r2, r3
 8007606:	693b      	ldr	r3, [r7, #16]
 8007608:	061b      	lsls	r3, r3, #24
 800760a:	431a      	orrs	r2, r3
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	69db      	ldr	r3, [r3, #28]
 8007610:	071b      	lsls	r3, r3, #28
 8007612:	4917      	ldr	r1, [pc, #92]	; (8007670 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007614:	4313      	orrs	r3, r2
 8007616:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800761a:	4b15      	ldr	r3, [pc, #84]	; (8007670 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800761c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007620:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007628:	4911      	ldr	r1, [pc, #68]	; (8007670 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800762a:	4313      	orrs	r3, r2
 800762c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007630:	4b0f      	ldr	r3, [pc, #60]	; (8007670 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	4a0e      	ldr	r2, [pc, #56]	; (8007670 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007636:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800763a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800763c:	f7fc fabe 	bl	8003bbc <HAL_GetTick>
 8007640:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007642:	e008      	b.n	8007656 <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007644:	f7fc faba 	bl	8003bbc <HAL_GetTick>
 8007648:	4602      	mov	r2, r0
 800764a:	697b      	ldr	r3, [r7, #20]
 800764c:	1ad3      	subs	r3, r2, r3
 800764e:	2b64      	cmp	r3, #100	; 0x64
 8007650:	d901      	bls.n	8007656 <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007652:	2303      	movs	r3, #3
 8007654:	e007      	b.n	8007666 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007656:	4b06      	ldr	r3, [pc, #24]	; (8007670 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800765e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007662:	d1ef      	bne.n	8007644 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8007664:	2300      	movs	r3, #0
}
 8007666:	4618      	mov	r0, r3
 8007668:	3720      	adds	r7, #32
 800766a:	46bd      	mov	sp, r7
 800766c:	bd80      	pop	{r7, pc}
 800766e:	bf00      	nop
 8007670:	40023800 	.word	0x40023800

08007674 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b082      	sub	sp, #8
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d101      	bne.n	8007686 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007682:	2301      	movs	r3, #1
 8007684:	e01d      	b.n	80076c2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800768c:	b2db      	uxtb	r3, r3
 800768e:	2b00      	cmp	r3, #0
 8007690:	d106      	bne.n	80076a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2200      	movs	r2, #0
 8007696:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800769a:	6878      	ldr	r0, [r7, #4]
 800769c:	f000 f815 	bl	80076ca <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2202      	movs	r2, #2
 80076a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681a      	ldr	r2, [r3, #0]
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	3304      	adds	r3, #4
 80076b0:	4619      	mov	r1, r3
 80076b2:	4610      	mov	r0, r2
 80076b4:	f000 f986 	bl	80079c4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2201      	movs	r2, #1
 80076bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80076c0:	2300      	movs	r3, #0
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	3708      	adds	r7, #8
 80076c6:	46bd      	mov	sp, r7
 80076c8:	bd80      	pop	{r7, pc}

080076ca <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80076ca:	b480      	push	{r7}
 80076cc:	b083      	sub	sp, #12
 80076ce:	af00      	add	r7, sp, #0
 80076d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80076d2:	bf00      	nop
 80076d4:	370c      	adds	r7, #12
 80076d6:	46bd      	mov	sp, r7
 80076d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076dc:	4770      	bx	lr
	...

080076e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80076e0:	b480      	push	{r7}
 80076e2:	b085      	sub	sp, #20
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	68da      	ldr	r2, [r3, #12]
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f042 0201 	orr.w	r2, r2, #1
 80076f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	689a      	ldr	r2, [r3, #8]
 80076fe:	4b0c      	ldr	r3, [pc, #48]	; (8007730 <HAL_TIM_Base_Start_IT+0x50>)
 8007700:	4013      	ands	r3, r2
 8007702:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	2b06      	cmp	r3, #6
 8007708:	d00b      	beq.n	8007722 <HAL_TIM_Base_Start_IT+0x42>
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007710:	d007      	beq.n	8007722 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	681a      	ldr	r2, [r3, #0]
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f042 0201 	orr.w	r2, r2, #1
 8007720:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007722:	2300      	movs	r3, #0
}
 8007724:	4618      	mov	r0, r3
 8007726:	3714      	adds	r7, #20
 8007728:	46bd      	mov	sp, r7
 800772a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772e:	4770      	bx	lr
 8007730:	00010007 	.word	0x00010007

08007734 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007734:	b580      	push	{r7, lr}
 8007736:	b082      	sub	sp, #8
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	691b      	ldr	r3, [r3, #16]
 8007742:	f003 0302 	and.w	r3, r3, #2
 8007746:	2b02      	cmp	r3, #2
 8007748:	d122      	bne.n	8007790 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	68db      	ldr	r3, [r3, #12]
 8007750:	f003 0302 	and.w	r3, r3, #2
 8007754:	2b02      	cmp	r3, #2
 8007756:	d11b      	bne.n	8007790 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f06f 0202 	mvn.w	r2, #2
 8007760:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2201      	movs	r2, #1
 8007766:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	699b      	ldr	r3, [r3, #24]
 800776e:	f003 0303 	and.w	r3, r3, #3
 8007772:	2b00      	cmp	r3, #0
 8007774:	d003      	beq.n	800777e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007776:	6878      	ldr	r0, [r7, #4]
 8007778:	f000 f905 	bl	8007986 <HAL_TIM_IC_CaptureCallback>
 800777c:	e005      	b.n	800778a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	f000 f8f7 	bl	8007972 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007784:	6878      	ldr	r0, [r7, #4]
 8007786:	f000 f908 	bl	800799a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	2200      	movs	r2, #0
 800778e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	691b      	ldr	r3, [r3, #16]
 8007796:	f003 0304 	and.w	r3, r3, #4
 800779a:	2b04      	cmp	r3, #4
 800779c:	d122      	bne.n	80077e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	68db      	ldr	r3, [r3, #12]
 80077a4:	f003 0304 	and.w	r3, r3, #4
 80077a8:	2b04      	cmp	r3, #4
 80077aa:	d11b      	bne.n	80077e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f06f 0204 	mvn.w	r2, #4
 80077b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2202      	movs	r2, #2
 80077ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	699b      	ldr	r3, [r3, #24]
 80077c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d003      	beq.n	80077d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80077ca:	6878      	ldr	r0, [r7, #4]
 80077cc:	f000 f8db 	bl	8007986 <HAL_TIM_IC_CaptureCallback>
 80077d0:	e005      	b.n	80077de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80077d2:	6878      	ldr	r0, [r7, #4]
 80077d4:	f000 f8cd 	bl	8007972 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077d8:	6878      	ldr	r0, [r7, #4]
 80077da:	f000 f8de 	bl	800799a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2200      	movs	r2, #0
 80077e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	691b      	ldr	r3, [r3, #16]
 80077ea:	f003 0308 	and.w	r3, r3, #8
 80077ee:	2b08      	cmp	r3, #8
 80077f0:	d122      	bne.n	8007838 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	68db      	ldr	r3, [r3, #12]
 80077f8:	f003 0308 	and.w	r3, r3, #8
 80077fc:	2b08      	cmp	r3, #8
 80077fe:	d11b      	bne.n	8007838 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f06f 0208 	mvn.w	r2, #8
 8007808:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2204      	movs	r2, #4
 800780e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	69db      	ldr	r3, [r3, #28]
 8007816:	f003 0303 	and.w	r3, r3, #3
 800781a:	2b00      	cmp	r3, #0
 800781c:	d003      	beq.n	8007826 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800781e:	6878      	ldr	r0, [r7, #4]
 8007820:	f000 f8b1 	bl	8007986 <HAL_TIM_IC_CaptureCallback>
 8007824:	e005      	b.n	8007832 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007826:	6878      	ldr	r0, [r7, #4]
 8007828:	f000 f8a3 	bl	8007972 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800782c:	6878      	ldr	r0, [r7, #4]
 800782e:	f000 f8b4 	bl	800799a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	2200      	movs	r2, #0
 8007836:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	691b      	ldr	r3, [r3, #16]
 800783e:	f003 0310 	and.w	r3, r3, #16
 8007842:	2b10      	cmp	r3, #16
 8007844:	d122      	bne.n	800788c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	68db      	ldr	r3, [r3, #12]
 800784c:	f003 0310 	and.w	r3, r3, #16
 8007850:	2b10      	cmp	r3, #16
 8007852:	d11b      	bne.n	800788c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	f06f 0210 	mvn.w	r2, #16
 800785c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2208      	movs	r2, #8
 8007862:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	69db      	ldr	r3, [r3, #28]
 800786a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800786e:	2b00      	cmp	r3, #0
 8007870:	d003      	beq.n	800787a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007872:	6878      	ldr	r0, [r7, #4]
 8007874:	f000 f887 	bl	8007986 <HAL_TIM_IC_CaptureCallback>
 8007878:	e005      	b.n	8007886 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800787a:	6878      	ldr	r0, [r7, #4]
 800787c:	f000 f879 	bl	8007972 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007880:	6878      	ldr	r0, [r7, #4]
 8007882:	f000 f88a 	bl	800799a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	2200      	movs	r2, #0
 800788a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	691b      	ldr	r3, [r3, #16]
 8007892:	f003 0301 	and.w	r3, r3, #1
 8007896:	2b01      	cmp	r3, #1
 8007898:	d10e      	bne.n	80078b8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	68db      	ldr	r3, [r3, #12]
 80078a0:	f003 0301 	and.w	r3, r3, #1
 80078a4:	2b01      	cmp	r3, #1
 80078a6:	d107      	bne.n	80078b8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f06f 0201 	mvn.w	r2, #1
 80078b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80078b2:	6878      	ldr	r0, [r7, #4]
 80078b4:	f7fb fe4e 	bl	8003554 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	691b      	ldr	r3, [r3, #16]
 80078be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078c2:	2b80      	cmp	r3, #128	; 0x80
 80078c4:	d10e      	bne.n	80078e4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	68db      	ldr	r3, [r3, #12]
 80078cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078d0:	2b80      	cmp	r3, #128	; 0x80
 80078d2:	d107      	bne.n	80078e4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80078dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f000 f91a 	bl	8007b18 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	691b      	ldr	r3, [r3, #16]
 80078ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80078f2:	d10e      	bne.n	8007912 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	68db      	ldr	r3, [r3, #12]
 80078fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078fe:	2b80      	cmp	r3, #128	; 0x80
 8007900:	d107      	bne.n	8007912 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800790a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800790c:	6878      	ldr	r0, [r7, #4]
 800790e:	f000 f90d 	bl	8007b2c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	691b      	ldr	r3, [r3, #16]
 8007918:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800791c:	2b40      	cmp	r3, #64	; 0x40
 800791e:	d10e      	bne.n	800793e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	68db      	ldr	r3, [r3, #12]
 8007926:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800792a:	2b40      	cmp	r3, #64	; 0x40
 800792c:	d107      	bne.n	800793e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007936:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007938:	6878      	ldr	r0, [r7, #4]
 800793a:	f000 f838 	bl	80079ae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	691b      	ldr	r3, [r3, #16]
 8007944:	f003 0320 	and.w	r3, r3, #32
 8007948:	2b20      	cmp	r3, #32
 800794a:	d10e      	bne.n	800796a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	68db      	ldr	r3, [r3, #12]
 8007952:	f003 0320 	and.w	r3, r3, #32
 8007956:	2b20      	cmp	r3, #32
 8007958:	d107      	bne.n	800796a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f06f 0220 	mvn.w	r2, #32
 8007962:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007964:	6878      	ldr	r0, [r7, #4]
 8007966:	f000 f8cd 	bl	8007b04 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800796a:	bf00      	nop
 800796c:	3708      	adds	r7, #8
 800796e:	46bd      	mov	sp, r7
 8007970:	bd80      	pop	{r7, pc}

08007972 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007972:	b480      	push	{r7}
 8007974:	b083      	sub	sp, #12
 8007976:	af00      	add	r7, sp, #0
 8007978:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800797a:	bf00      	nop
 800797c:	370c      	adds	r7, #12
 800797e:	46bd      	mov	sp, r7
 8007980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007984:	4770      	bx	lr

08007986 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007986:	b480      	push	{r7}
 8007988:	b083      	sub	sp, #12
 800798a:	af00      	add	r7, sp, #0
 800798c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800798e:	bf00      	nop
 8007990:	370c      	adds	r7, #12
 8007992:	46bd      	mov	sp, r7
 8007994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007998:	4770      	bx	lr

0800799a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800799a:	b480      	push	{r7}
 800799c:	b083      	sub	sp, #12
 800799e:	af00      	add	r7, sp, #0
 80079a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80079a2:	bf00      	nop
 80079a4:	370c      	adds	r7, #12
 80079a6:	46bd      	mov	sp, r7
 80079a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ac:	4770      	bx	lr

080079ae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80079ae:	b480      	push	{r7}
 80079b0:	b083      	sub	sp, #12
 80079b2:	af00      	add	r7, sp, #0
 80079b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80079b6:	bf00      	nop
 80079b8:	370c      	adds	r7, #12
 80079ba:	46bd      	mov	sp, r7
 80079bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c0:	4770      	bx	lr
	...

080079c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80079c4:	b480      	push	{r7}
 80079c6:	b085      	sub	sp, #20
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
 80079cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	4a40      	ldr	r2, [pc, #256]	; (8007ad8 <TIM_Base_SetConfig+0x114>)
 80079d8:	4293      	cmp	r3, r2
 80079da:	d013      	beq.n	8007a04 <TIM_Base_SetConfig+0x40>
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079e2:	d00f      	beq.n	8007a04 <TIM_Base_SetConfig+0x40>
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	4a3d      	ldr	r2, [pc, #244]	; (8007adc <TIM_Base_SetConfig+0x118>)
 80079e8:	4293      	cmp	r3, r2
 80079ea:	d00b      	beq.n	8007a04 <TIM_Base_SetConfig+0x40>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	4a3c      	ldr	r2, [pc, #240]	; (8007ae0 <TIM_Base_SetConfig+0x11c>)
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d007      	beq.n	8007a04 <TIM_Base_SetConfig+0x40>
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	4a3b      	ldr	r2, [pc, #236]	; (8007ae4 <TIM_Base_SetConfig+0x120>)
 80079f8:	4293      	cmp	r3, r2
 80079fa:	d003      	beq.n	8007a04 <TIM_Base_SetConfig+0x40>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	4a3a      	ldr	r2, [pc, #232]	; (8007ae8 <TIM_Base_SetConfig+0x124>)
 8007a00:	4293      	cmp	r3, r2
 8007a02:	d108      	bne.n	8007a16 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	685b      	ldr	r3, [r3, #4]
 8007a10:	68fa      	ldr	r2, [r7, #12]
 8007a12:	4313      	orrs	r3, r2
 8007a14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	4a2f      	ldr	r2, [pc, #188]	; (8007ad8 <TIM_Base_SetConfig+0x114>)
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	d02b      	beq.n	8007a76 <TIM_Base_SetConfig+0xb2>
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a24:	d027      	beq.n	8007a76 <TIM_Base_SetConfig+0xb2>
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	4a2c      	ldr	r2, [pc, #176]	; (8007adc <TIM_Base_SetConfig+0x118>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d023      	beq.n	8007a76 <TIM_Base_SetConfig+0xb2>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	4a2b      	ldr	r2, [pc, #172]	; (8007ae0 <TIM_Base_SetConfig+0x11c>)
 8007a32:	4293      	cmp	r3, r2
 8007a34:	d01f      	beq.n	8007a76 <TIM_Base_SetConfig+0xb2>
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	4a2a      	ldr	r2, [pc, #168]	; (8007ae4 <TIM_Base_SetConfig+0x120>)
 8007a3a:	4293      	cmp	r3, r2
 8007a3c:	d01b      	beq.n	8007a76 <TIM_Base_SetConfig+0xb2>
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	4a29      	ldr	r2, [pc, #164]	; (8007ae8 <TIM_Base_SetConfig+0x124>)
 8007a42:	4293      	cmp	r3, r2
 8007a44:	d017      	beq.n	8007a76 <TIM_Base_SetConfig+0xb2>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	4a28      	ldr	r2, [pc, #160]	; (8007aec <TIM_Base_SetConfig+0x128>)
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d013      	beq.n	8007a76 <TIM_Base_SetConfig+0xb2>
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	4a27      	ldr	r2, [pc, #156]	; (8007af0 <TIM_Base_SetConfig+0x12c>)
 8007a52:	4293      	cmp	r3, r2
 8007a54:	d00f      	beq.n	8007a76 <TIM_Base_SetConfig+0xb2>
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	4a26      	ldr	r2, [pc, #152]	; (8007af4 <TIM_Base_SetConfig+0x130>)
 8007a5a:	4293      	cmp	r3, r2
 8007a5c:	d00b      	beq.n	8007a76 <TIM_Base_SetConfig+0xb2>
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	4a25      	ldr	r2, [pc, #148]	; (8007af8 <TIM_Base_SetConfig+0x134>)
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d007      	beq.n	8007a76 <TIM_Base_SetConfig+0xb2>
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	4a24      	ldr	r2, [pc, #144]	; (8007afc <TIM_Base_SetConfig+0x138>)
 8007a6a:	4293      	cmp	r3, r2
 8007a6c:	d003      	beq.n	8007a76 <TIM_Base_SetConfig+0xb2>
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	4a23      	ldr	r2, [pc, #140]	; (8007b00 <TIM_Base_SetConfig+0x13c>)
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d108      	bne.n	8007a88 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	68db      	ldr	r3, [r3, #12]
 8007a82:	68fa      	ldr	r2, [r7, #12]
 8007a84:	4313      	orrs	r3, r2
 8007a86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	695b      	ldr	r3, [r3, #20]
 8007a92:	4313      	orrs	r3, r2
 8007a94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	68fa      	ldr	r2, [r7, #12]
 8007a9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007a9c:	683b      	ldr	r3, [r7, #0]
 8007a9e:	689a      	ldr	r2, [r3, #8]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	681a      	ldr	r2, [r3, #0]
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	4a0a      	ldr	r2, [pc, #40]	; (8007ad8 <TIM_Base_SetConfig+0x114>)
 8007ab0:	4293      	cmp	r3, r2
 8007ab2:	d003      	beq.n	8007abc <TIM_Base_SetConfig+0xf8>
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	4a0c      	ldr	r2, [pc, #48]	; (8007ae8 <TIM_Base_SetConfig+0x124>)
 8007ab8:	4293      	cmp	r3, r2
 8007aba:	d103      	bne.n	8007ac4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	691a      	ldr	r2, [r3, #16]
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2201      	movs	r2, #1
 8007ac8:	615a      	str	r2, [r3, #20]
}
 8007aca:	bf00      	nop
 8007acc:	3714      	adds	r7, #20
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad4:	4770      	bx	lr
 8007ad6:	bf00      	nop
 8007ad8:	40010000 	.word	0x40010000
 8007adc:	40000400 	.word	0x40000400
 8007ae0:	40000800 	.word	0x40000800
 8007ae4:	40000c00 	.word	0x40000c00
 8007ae8:	40010400 	.word	0x40010400
 8007aec:	40014000 	.word	0x40014000
 8007af0:	40014400 	.word	0x40014400
 8007af4:	40014800 	.word	0x40014800
 8007af8:	40001800 	.word	0x40001800
 8007afc:	40001c00 	.word	0x40001c00
 8007b00:	40002000 	.word	0x40002000

08007b04 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007b04:	b480      	push	{r7}
 8007b06:	b083      	sub	sp, #12
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007b0c:	bf00      	nop
 8007b0e:	370c      	adds	r7, #12
 8007b10:	46bd      	mov	sp, r7
 8007b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b16:	4770      	bx	lr

08007b18 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007b18:	b480      	push	{r7}
 8007b1a:	b083      	sub	sp, #12
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007b20:	bf00      	nop
 8007b22:	370c      	adds	r7, #12
 8007b24:	46bd      	mov	sp, r7
 8007b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2a:	4770      	bx	lr

08007b2c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007b2c:	b480      	push	{r7}
 8007b2e:	b083      	sub	sp, #12
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007b34:	bf00      	nop
 8007b36:	370c      	adds	r7, #12
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3e:	4770      	bx	lr

08007b40 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b082      	sub	sp, #8
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d101      	bne.n	8007b52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007b4e:	2301      	movs	r3, #1
 8007b50:	e040      	b.n	8007bd4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d106      	bne.n	8007b68 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007b62:	6878      	ldr	r0, [r7, #4]
 8007b64:	f7fb fe18 	bl	8003798 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2224      	movs	r2, #36	; 0x24
 8007b6c:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	681a      	ldr	r2, [r3, #0]
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	f022 0201 	bic.w	r2, r2, #1
 8007b7c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007b7e:	6878      	ldr	r0, [r7, #4]
 8007b80:	f000 fbec 	bl	800835c <UART_SetConfig>
 8007b84:	4603      	mov	r3, r0
 8007b86:	2b01      	cmp	r3, #1
 8007b88:	d101      	bne.n	8007b8e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007b8a:	2301      	movs	r3, #1
 8007b8c:	e022      	b.n	8007bd4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d002      	beq.n	8007b9c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007b96:	6878      	ldr	r0, [r7, #4]
 8007b98:	f000 fe8a 	bl	80088b0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	685a      	ldr	r2, [r3, #4]
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007baa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	689a      	ldr	r2, [r3, #8]
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007bba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	681a      	ldr	r2, [r3, #0]
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	f042 0201 	orr.w	r2, r2, #1
 8007bca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007bcc:	6878      	ldr	r0, [r7, #4]
 8007bce:	f000 ff11 	bl	80089f4 <UART_CheckIdleState>
 8007bd2:	4603      	mov	r3, r0
}
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	3708      	adds	r7, #8
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	bd80      	pop	{r7, pc}

08007bdc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b08a      	sub	sp, #40	; 0x28
 8007be0:	af02      	add	r7, sp, #8
 8007be2:	60f8      	str	r0, [r7, #12]
 8007be4:	60b9      	str	r1, [r7, #8]
 8007be6:	603b      	str	r3, [r7, #0]
 8007be8:	4613      	mov	r3, r2
 8007bea:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007bf0:	2b20      	cmp	r3, #32
 8007bf2:	d17f      	bne.n	8007cf4 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8007bf4:	68bb      	ldr	r3, [r7, #8]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d002      	beq.n	8007c00 <HAL_UART_Transmit+0x24>
 8007bfa:	88fb      	ldrh	r3, [r7, #6]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d101      	bne.n	8007c04 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007c00:	2301      	movs	r3, #1
 8007c02:	e078      	b.n	8007cf6 <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007c0a:	2b01      	cmp	r3, #1
 8007c0c:	d101      	bne.n	8007c12 <HAL_UART_Transmit+0x36>
 8007c0e:	2302      	movs	r3, #2
 8007c10:	e071      	b.n	8007cf6 <HAL_UART_Transmit+0x11a>
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	2201      	movs	r2, #1
 8007c16:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	2221      	movs	r2, #33	; 0x21
 8007c24:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8007c26:	f7fb ffc9 	bl	8003bbc <HAL_GetTick>
 8007c2a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	88fa      	ldrh	r2, [r7, #6]
 8007c30:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	88fa      	ldrh	r2, [r7, #6]
 8007c38:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	689b      	ldr	r3, [r3, #8]
 8007c40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c44:	d108      	bne.n	8007c58 <HAL_UART_Transmit+0x7c>
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	691b      	ldr	r3, [r3, #16]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d104      	bne.n	8007c58 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 8007c4e:	2300      	movs	r3, #0
 8007c50:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007c52:	68bb      	ldr	r3, [r7, #8]
 8007c54:	61bb      	str	r3, [r7, #24]
 8007c56:	e003      	b.n	8007c60 <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 8007c58:	68bb      	ldr	r3, [r7, #8]
 8007c5a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	2200      	movs	r2, #0
 8007c64:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8007c68:	e02c      	b.n	8007cc4 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	9300      	str	r3, [sp, #0]
 8007c6e:	697b      	ldr	r3, [r7, #20]
 8007c70:	2200      	movs	r2, #0
 8007c72:	2180      	movs	r1, #128	; 0x80
 8007c74:	68f8      	ldr	r0, [r7, #12]
 8007c76:	f000 ff02 	bl	8008a7e <UART_WaitOnFlagUntilTimeout>
 8007c7a:	4603      	mov	r3, r0
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d001      	beq.n	8007c84 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 8007c80:	2303      	movs	r3, #3
 8007c82:	e038      	b.n	8007cf6 <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8007c84:	69fb      	ldr	r3, [r7, #28]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d10b      	bne.n	8007ca2 <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007c8a:	69bb      	ldr	r3, [r7, #24]
 8007c8c:	881b      	ldrh	r3, [r3, #0]
 8007c8e:	461a      	mov	r2, r3
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007c98:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007c9a:	69bb      	ldr	r3, [r7, #24]
 8007c9c:	3302      	adds	r3, #2
 8007c9e:	61bb      	str	r3, [r7, #24]
 8007ca0:	e007      	b.n	8007cb2 <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007ca2:	69fb      	ldr	r3, [r7, #28]
 8007ca4:	781a      	ldrb	r2, [r3, #0]
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007cac:	69fb      	ldr	r3, [r7, #28]
 8007cae:	3301      	adds	r3, #1
 8007cb0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007cb8:	b29b      	uxth	r3, r3
 8007cba:	3b01      	subs	r3, #1
 8007cbc:	b29a      	uxth	r2, r3
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007cca:	b29b      	uxth	r3, r3
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d1cc      	bne.n	8007c6a <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	9300      	str	r3, [sp, #0]
 8007cd4:	697b      	ldr	r3, [r7, #20]
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	2140      	movs	r1, #64	; 0x40
 8007cda:	68f8      	ldr	r0, [r7, #12]
 8007cdc:	f000 fecf 	bl	8008a7e <UART_WaitOnFlagUntilTimeout>
 8007ce0:	4603      	mov	r3, r0
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d001      	beq.n	8007cea <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007ce6:	2303      	movs	r3, #3
 8007ce8:	e005      	b.n	8007cf6 <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	2220      	movs	r2, #32
 8007cee:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	e000      	b.n	8007cf6 <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8007cf4:	2302      	movs	r3, #2
  }
}
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	3720      	adds	r7, #32
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	bd80      	pop	{r7, pc}

08007cfe <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007cfe:	b580      	push	{r7, lr}
 8007d00:	b08a      	sub	sp, #40	; 0x28
 8007d02:	af02      	add	r7, sp, #8
 8007d04:	60f8      	str	r0, [r7, #12]
 8007d06:	60b9      	str	r1, [r7, #8]
 8007d08:	603b      	str	r3, [r7, #0]
 8007d0a:	4613      	mov	r3, r2
 8007d0c:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007d12:	2b20      	cmp	r3, #32
 8007d14:	f040 80ba 	bne.w	8007e8c <HAL_UART_Receive+0x18e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d18:	68bb      	ldr	r3, [r7, #8]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d002      	beq.n	8007d24 <HAL_UART_Receive+0x26>
 8007d1e:	88fb      	ldrh	r3, [r7, #6]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d101      	bne.n	8007d28 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8007d24:	2301      	movs	r3, #1
 8007d26:	e0b2      	b.n	8007e8e <HAL_UART_Receive+0x190>
    }

    __HAL_LOCK(huart);
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007d2e:	2b01      	cmp	r3, #1
 8007d30:	d101      	bne.n	8007d36 <HAL_UART_Receive+0x38>
 8007d32:	2302      	movs	r3, #2
 8007d34:	e0ab      	b.n	8007e8e <HAL_UART_Receive+0x190>
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	2201      	movs	r2, #1
 8007d3a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	2200      	movs	r2, #0
 8007d42:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	2222      	movs	r2, #34	; 0x22
 8007d48:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8007d4a:	f7fb ff37 	bl	8003bbc <HAL_GetTick>
 8007d4e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	88fa      	ldrh	r2, [r7, #6]
 8007d54:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	88fa      	ldrh	r2, [r7, #6]
 8007d5c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	689b      	ldr	r3, [r3, #8]
 8007d64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d68:	d10e      	bne.n	8007d88 <HAL_UART_Receive+0x8a>
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	691b      	ldr	r3, [r3, #16]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d105      	bne.n	8007d7e <HAL_UART_Receive+0x80>
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007d78:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007d7c:	e02d      	b.n	8007dda <HAL_UART_Receive+0xdc>
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	22ff      	movs	r2, #255	; 0xff
 8007d82:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007d86:	e028      	b.n	8007dda <HAL_UART_Receive+0xdc>
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	689b      	ldr	r3, [r3, #8]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d10d      	bne.n	8007dac <HAL_UART_Receive+0xae>
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	691b      	ldr	r3, [r3, #16]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d104      	bne.n	8007da2 <HAL_UART_Receive+0xa4>
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	22ff      	movs	r2, #255	; 0xff
 8007d9c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007da0:	e01b      	b.n	8007dda <HAL_UART_Receive+0xdc>
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	227f      	movs	r2, #127	; 0x7f
 8007da6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007daa:	e016      	b.n	8007dda <HAL_UART_Receive+0xdc>
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	689b      	ldr	r3, [r3, #8]
 8007db0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007db4:	d10d      	bne.n	8007dd2 <HAL_UART_Receive+0xd4>
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	691b      	ldr	r3, [r3, #16]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d104      	bne.n	8007dc8 <HAL_UART_Receive+0xca>
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	227f      	movs	r2, #127	; 0x7f
 8007dc2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007dc6:	e008      	b.n	8007dda <HAL_UART_Receive+0xdc>
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	223f      	movs	r2, #63	; 0x3f
 8007dcc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007dd0:	e003      	b.n	8007dda <HAL_UART_Receive+0xdc>
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007de0:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	689b      	ldr	r3, [r3, #8]
 8007de6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007dea:	d108      	bne.n	8007dfe <HAL_UART_Receive+0x100>
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	691b      	ldr	r3, [r3, #16]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d104      	bne.n	8007dfe <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 8007df4:	2300      	movs	r3, #0
 8007df6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007df8:	68bb      	ldr	r3, [r7, #8]
 8007dfa:	61bb      	str	r3, [r7, #24]
 8007dfc:	e003      	b.n	8007e06 <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 8007dfe:	68bb      	ldr	r3, [r7, #8]
 8007e00:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007e02:	2300      	movs	r3, #0
 8007e04:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	2200      	movs	r2, #0
 8007e0a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007e0e:	e032      	b.n	8007e76 <HAL_UART_Receive+0x178>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	9300      	str	r3, [sp, #0]
 8007e14:	697b      	ldr	r3, [r7, #20]
 8007e16:	2200      	movs	r2, #0
 8007e18:	2120      	movs	r1, #32
 8007e1a:	68f8      	ldr	r0, [r7, #12]
 8007e1c:	f000 fe2f 	bl	8008a7e <UART_WaitOnFlagUntilTimeout>
 8007e20:	4603      	mov	r3, r0
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d001      	beq.n	8007e2a <HAL_UART_Receive+0x12c>
      {
        return HAL_TIMEOUT;
 8007e26:	2303      	movs	r3, #3
 8007e28:	e031      	b.n	8007e8e <HAL_UART_Receive+0x190>
      }
      if (pdata8bits == NULL)
 8007e2a:	69fb      	ldr	r3, [r7, #28]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d10c      	bne.n	8007e4a <HAL_UART_Receive+0x14c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e36:	b29a      	uxth	r2, r3
 8007e38:	8a7b      	ldrh	r3, [r7, #18]
 8007e3a:	4013      	ands	r3, r2
 8007e3c:	b29a      	uxth	r2, r3
 8007e3e:	69bb      	ldr	r3, [r7, #24]
 8007e40:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007e42:	69bb      	ldr	r3, [r7, #24]
 8007e44:	3302      	adds	r3, #2
 8007e46:	61bb      	str	r3, [r7, #24]
 8007e48:	e00c      	b.n	8007e64 <HAL_UART_Receive+0x166>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e50:	b2da      	uxtb	r2, r3
 8007e52:	8a7b      	ldrh	r3, [r7, #18]
 8007e54:	b2db      	uxtb	r3, r3
 8007e56:	4013      	ands	r3, r2
 8007e58:	b2da      	uxtb	r2, r3
 8007e5a:	69fb      	ldr	r3, [r7, #28]
 8007e5c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8007e5e:	69fb      	ldr	r3, [r7, #28]
 8007e60:	3301      	adds	r3, #1
 8007e62:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007e6a:	b29b      	uxth	r3, r3
 8007e6c:	3b01      	subs	r3, #1
 8007e6e:	b29a      	uxth	r2, r3
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007e7c:	b29b      	uxth	r3, r3
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d1c6      	bne.n	8007e10 <HAL_UART_Receive+0x112>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	2220      	movs	r2, #32
 8007e86:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8007e88:	2300      	movs	r3, #0
 8007e8a:	e000      	b.n	8007e8e <HAL_UART_Receive+0x190>
  }
  else
  {
    return HAL_BUSY;
 8007e8c:	2302      	movs	r3, #2
  }
}
 8007e8e:	4618      	mov	r0, r3
 8007e90:	3720      	adds	r7, #32
 8007e92:	46bd      	mov	sp, r7
 8007e94:	bd80      	pop	{r7, pc}
	...

08007e98 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e98:	b480      	push	{r7}
 8007e9a:	b085      	sub	sp, #20
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	60f8      	str	r0, [r7, #12]
 8007ea0:	60b9      	str	r1, [r7, #8]
 8007ea2:	4613      	mov	r3, r2
 8007ea4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007eaa:	2b20      	cmp	r3, #32
 8007eac:	d144      	bne.n	8007f38 <HAL_UART_Transmit_IT+0xa0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d002      	beq.n	8007eba <HAL_UART_Transmit_IT+0x22>
 8007eb4:	88fb      	ldrh	r3, [r7, #6]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d101      	bne.n	8007ebe <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8007eba:	2301      	movs	r3, #1
 8007ebc:	e03d      	b.n	8007f3a <HAL_UART_Transmit_IT+0xa2>
    }

    __HAL_LOCK(huart);
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007ec4:	2b01      	cmp	r3, #1
 8007ec6:	d101      	bne.n	8007ecc <HAL_UART_Transmit_IT+0x34>
 8007ec8:	2302      	movs	r3, #2
 8007eca:	e036      	b.n	8007f3a <HAL_UART_Transmit_IT+0xa2>
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	2201      	movs	r2, #1
 8007ed0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	68ba      	ldr	r2, [r7, #8]
 8007ed8:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	88fa      	ldrh	r2, [r7, #6]
 8007ede:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	88fa      	ldrh	r2, [r7, #6]
 8007ee6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	2200      	movs	r2, #0
 8007eee:	665a      	str	r2, [r3, #100]	; 0x64

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	2221      	movs	r2, #33	; 0x21
 8007efa:	675a      	str	r2, [r3, #116]	; 0x74

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	689b      	ldr	r3, [r3, #8]
 8007f00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f04:	d107      	bne.n	8007f16 <HAL_UART_Transmit_IT+0x7e>
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	691b      	ldr	r3, [r3, #16]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d103      	bne.n	8007f16 <HAL_UART_Transmit_IT+0x7e>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	4a0d      	ldr	r2, [pc, #52]	; (8007f48 <HAL_UART_Transmit_IT+0xb0>)
 8007f12:	665a      	str	r2, [r3, #100]	; 0x64
 8007f14:	e002      	b.n	8007f1c <HAL_UART_Transmit_IT+0x84>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	4a0c      	ldr	r2, [pc, #48]	; (8007f4c <HAL_UART_Transmit_IT+0xb4>)
 8007f1a:	665a      	str	r2, [r3, #100]	; 0x64
    }

    __HAL_UNLOCK(huart);
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	2200      	movs	r2, #0
 8007f20:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the Transmit Data Register Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	681a      	ldr	r2, [r3, #0]
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007f32:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8007f34:	2300      	movs	r3, #0
 8007f36:	e000      	b.n	8007f3a <HAL_UART_Transmit_IT+0xa2>
  }
  else
  {
    return HAL_BUSY;
 8007f38:	2302      	movs	r3, #2
  }
}
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	3714      	adds	r7, #20
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f44:	4770      	bx	lr
 8007f46:	bf00      	nop
 8007f48:	08008c53 	.word	0x08008c53
 8007f4c:	08008be1 	.word	0x08008be1

08007f50 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f50:	b480      	push	{r7}
 8007f52:	b085      	sub	sp, #20
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	60f8      	str	r0, [r7, #12]
 8007f58:	60b9      	str	r1, [r7, #8]
 8007f5a:	4613      	mov	r3, r2
 8007f5c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007f62:	2b20      	cmp	r3, #32
 8007f64:	f040 808a 	bne.w	800807c <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f68:	68bb      	ldr	r3, [r7, #8]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d002      	beq.n	8007f74 <HAL_UART_Receive_IT+0x24>
 8007f6e:	88fb      	ldrh	r3, [r7, #6]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d101      	bne.n	8007f78 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007f74:	2301      	movs	r3, #1
 8007f76:	e082      	b.n	800807e <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007f7e:	2b01      	cmp	r3, #1
 8007f80:	d101      	bne.n	8007f86 <HAL_UART_Receive_IT+0x36>
 8007f82:	2302      	movs	r3, #2
 8007f84:	e07b      	b.n	800807e <HAL_UART_Receive_IT+0x12e>
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	2201      	movs	r2, #1
 8007f8a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	68ba      	ldr	r2, [r7, #8]
 8007f92:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	88fa      	ldrh	r2, [r7, #6]
 8007f98:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	88fa      	ldrh	r2, [r7, #6]
 8007fa0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	689b      	ldr	r3, [r3, #8]
 8007fae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007fb2:	d10e      	bne.n	8007fd2 <HAL_UART_Receive_IT+0x82>
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	691b      	ldr	r3, [r3, #16]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d105      	bne.n	8007fc8 <HAL_UART_Receive_IT+0x78>
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007fc2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007fc6:	e02d      	b.n	8008024 <HAL_UART_Receive_IT+0xd4>
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	22ff      	movs	r2, #255	; 0xff
 8007fcc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007fd0:	e028      	b.n	8008024 <HAL_UART_Receive_IT+0xd4>
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	689b      	ldr	r3, [r3, #8]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d10d      	bne.n	8007ff6 <HAL_UART_Receive_IT+0xa6>
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	691b      	ldr	r3, [r3, #16]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d104      	bne.n	8007fec <HAL_UART_Receive_IT+0x9c>
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	22ff      	movs	r2, #255	; 0xff
 8007fe6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007fea:	e01b      	b.n	8008024 <HAL_UART_Receive_IT+0xd4>
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	227f      	movs	r2, #127	; 0x7f
 8007ff0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007ff4:	e016      	b.n	8008024 <HAL_UART_Receive_IT+0xd4>
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	689b      	ldr	r3, [r3, #8]
 8007ffa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007ffe:	d10d      	bne.n	800801c <HAL_UART_Receive_IT+0xcc>
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	691b      	ldr	r3, [r3, #16]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d104      	bne.n	8008012 <HAL_UART_Receive_IT+0xc2>
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	227f      	movs	r2, #127	; 0x7f
 800800c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008010:	e008      	b.n	8008024 <HAL_UART_Receive_IT+0xd4>
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	223f      	movs	r2, #63	; 0x3f
 8008016:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800801a:	e003      	b.n	8008024 <HAL_UART_Receive_IT+0xd4>
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	2200      	movs	r2, #0
 8008020:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	2200      	movs	r2, #0
 8008028:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	2222      	movs	r2, #34	; 0x22
 800802e:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	689a      	ldr	r2, [r3, #8]
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	f042 0201 	orr.w	r2, r2, #1
 800803e:	609a      	str	r2, [r3, #8]

    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	689b      	ldr	r3, [r3, #8]
 8008044:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008048:	d107      	bne.n	800805a <HAL_UART_Receive_IT+0x10a>
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	691b      	ldr	r3, [r3, #16]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d103      	bne.n	800805a <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	4a0d      	ldr	r2, [pc, #52]	; (800808c <HAL_UART_Receive_IT+0x13c>)
 8008056:	661a      	str	r2, [r3, #96]	; 0x60
 8008058:	e002      	b.n	8008060 <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	4a0c      	ldr	r2, [pc, #48]	; (8008090 <HAL_UART_Receive_IT+0x140>)
 800805e:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	2200      	movs	r2, #0
 8008064:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	681a      	ldr	r2, [r3, #0]
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8008076:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8008078:	2300      	movs	r3, #0
 800807a:	e000      	b.n	800807e <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 800807c:	2302      	movs	r3, #2
  }
}
 800807e:	4618      	mov	r0, r3
 8008080:	3714      	adds	r7, #20
 8008082:	46bd      	mov	sp, r7
 8008084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008088:	4770      	bx	lr
 800808a:	bf00      	nop
 800808c:	08008da7 	.word	0x08008da7
 8008090:	08008d01 	.word	0x08008d01

08008094 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b088      	sub	sp, #32
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	69db      	ldr	r3, [r3, #28]
 80080a2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	689b      	ldr	r3, [r3, #8]
 80080b2:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80080b4:	69fa      	ldr	r2, [r7, #28]
 80080b6:	f640 030f 	movw	r3, #2063	; 0x80f
 80080ba:	4013      	ands	r3, r2
 80080bc:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80080be:	693b      	ldr	r3, [r7, #16]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d113      	bne.n	80080ec <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80080c4:	69fb      	ldr	r3, [r7, #28]
 80080c6:	f003 0320 	and.w	r3, r3, #32
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d00e      	beq.n	80080ec <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80080ce:	69bb      	ldr	r3, [r7, #24]
 80080d0:	f003 0320 	and.w	r3, r3, #32
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d009      	beq.n	80080ec <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080dc:	2b00      	cmp	r3, #0
 80080de:	f000 8114 	beq.w	800830a <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	4798      	blx	r3
      }
      return;
 80080ea:	e10e      	b.n	800830a <HAL_UART_IRQHandler+0x276>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80080ec:	693b      	ldr	r3, [r7, #16]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	f000 80d6 	beq.w	80082a0 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80080f4:	697b      	ldr	r3, [r7, #20]
 80080f6:	f003 0301 	and.w	r3, r3, #1
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d105      	bne.n	800810a <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 80080fe:	69bb      	ldr	r3, [r7, #24]
 8008100:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008104:	2b00      	cmp	r3, #0
 8008106:	f000 80cb 	beq.w	80082a0 <HAL_UART_IRQHandler+0x20c>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800810a:	69fb      	ldr	r3, [r7, #28]
 800810c:	f003 0301 	and.w	r3, r3, #1
 8008110:	2b00      	cmp	r3, #0
 8008112:	d00e      	beq.n	8008132 <HAL_UART_IRQHandler+0x9e>
 8008114:	69bb      	ldr	r3, [r7, #24]
 8008116:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800811a:	2b00      	cmp	r3, #0
 800811c:	d009      	beq.n	8008132 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	2201      	movs	r2, #1
 8008124:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800812a:	f043 0201 	orr.w	r2, r3, #1
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008132:	69fb      	ldr	r3, [r7, #28]
 8008134:	f003 0302 	and.w	r3, r3, #2
 8008138:	2b00      	cmp	r3, #0
 800813a:	d00e      	beq.n	800815a <HAL_UART_IRQHandler+0xc6>
 800813c:	697b      	ldr	r3, [r7, #20]
 800813e:	f003 0301 	and.w	r3, r3, #1
 8008142:	2b00      	cmp	r3, #0
 8008144:	d009      	beq.n	800815a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	2202      	movs	r2, #2
 800814c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008152:	f043 0204 	orr.w	r2, r3, #4
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800815a:	69fb      	ldr	r3, [r7, #28]
 800815c:	f003 0304 	and.w	r3, r3, #4
 8008160:	2b00      	cmp	r3, #0
 8008162:	d00e      	beq.n	8008182 <HAL_UART_IRQHandler+0xee>
 8008164:	697b      	ldr	r3, [r7, #20]
 8008166:	f003 0301 	and.w	r3, r3, #1
 800816a:	2b00      	cmp	r3, #0
 800816c:	d009      	beq.n	8008182 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	2204      	movs	r2, #4
 8008174:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800817a:	f043 0202 	orr.w	r2, r3, #2
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008182:	69fb      	ldr	r3, [r7, #28]
 8008184:	f003 0308 	and.w	r3, r3, #8
 8008188:	2b00      	cmp	r3, #0
 800818a:	d013      	beq.n	80081b4 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800818c:	69bb      	ldr	r3, [r7, #24]
 800818e:	f003 0320 	and.w	r3, r3, #32
 8008192:	2b00      	cmp	r3, #0
 8008194:	d104      	bne.n	80081a0 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008196:	697b      	ldr	r3, [r7, #20]
 8008198:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800819c:	2b00      	cmp	r3, #0
 800819e:	d009      	beq.n	80081b4 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	2208      	movs	r2, #8
 80081a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80081ac:	f043 0208 	orr.w	r2, r3, #8
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80081b4:	69fb      	ldr	r3, [r7, #28]
 80081b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d00f      	beq.n	80081de <HAL_UART_IRQHandler+0x14a>
 80081be:	69bb      	ldr	r3, [r7, #24]
 80081c0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d00a      	beq.n	80081de <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80081d0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80081d6:	f043 0220 	orr.w	r2, r3, #32
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	f000 8093 	beq.w	800830e <HAL_UART_IRQHandler+0x27a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80081e8:	69fb      	ldr	r3, [r7, #28]
 80081ea:	f003 0320 	and.w	r3, r3, #32
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d00c      	beq.n	800820c <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80081f2:	69bb      	ldr	r3, [r7, #24]
 80081f4:	f003 0320 	and.w	r3, r3, #32
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d007      	beq.n	800820c <HAL_UART_IRQHandler+0x178>
      {
        if (huart->RxISR != NULL)
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008200:	2b00      	cmp	r3, #0
 8008202:	d003      	beq.n	800820c <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008208:	6878      	ldr	r0, [r7, #4]
 800820a:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008210:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	689b      	ldr	r3, [r3, #8]
 8008218:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800821c:	2b40      	cmp	r3, #64	; 0x40
 800821e:	d004      	beq.n	800822a <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008226:	2b00      	cmp	r3, #0
 8008228:	d031      	beq.n	800828e <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800822a:	6878      	ldr	r0, [r7, #4]
 800822c:	f000 fca2 	bl	8008b74 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	689b      	ldr	r3, [r3, #8]
 8008236:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800823a:	2b40      	cmp	r3, #64	; 0x40
 800823c:	d123      	bne.n	8008286 <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	689a      	ldr	r2, [r3, #8]
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800824c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008252:	2b00      	cmp	r3, #0
 8008254:	d013      	beq.n	800827e <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800825a:	4a30      	ldr	r2, [pc, #192]	; (800831c <HAL_UART_IRQHandler+0x288>)
 800825c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008262:	4618      	mov	r0, r3
 8008264:	f7fc f994 	bl	8004590 <HAL_DMA_Abort_IT>
 8008268:	4603      	mov	r3, r0
 800826a:	2b00      	cmp	r3, #0
 800826c:	d016      	beq.n	800829c <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008272:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008274:	687a      	ldr	r2, [r7, #4]
 8008276:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8008278:	4610      	mov	r0, r2
 800827a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800827c:	e00e      	b.n	800829c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800827e:	6878      	ldr	r0, [r7, #4]
 8008280:	f000 f858 	bl	8008334 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008284:	e00a      	b.n	800829c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f000 f854 	bl	8008334 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800828c:	e006      	b.n	800829c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	f000 f850 	bl	8008334 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2200      	movs	r2, #0
 8008298:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 800829a:	e038      	b.n	800830e <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800829c:	bf00      	nop
    return;
 800829e:	e036      	b.n	800830e <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */
#if defined(USART_CR1_UESM)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80082a0:	69fb      	ldr	r3, [r7, #28]
 80082a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d00d      	beq.n	80082c6 <HAL_UART_IRQHandler+0x232>
 80082aa:	697b      	ldr	r3, [r7, #20]
 80082ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d008      	beq.n	80082c6 <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80082bc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f000 f842 	bl	8008348 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80082c4:	e026      	b.n	8008314 <HAL_UART_IRQHandler+0x280>
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80082c6:	69fb      	ldr	r3, [r7, #28]
 80082c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d00d      	beq.n	80082ec <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80082d0:	69bb      	ldr	r3, [r7, #24]
 80082d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d008      	beq.n	80082ec <HAL_UART_IRQHandler+0x258>
  {
    if (huart->TxISR != NULL)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d017      	beq.n	8008312 <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80082e6:	6878      	ldr	r0, [r7, #4]
 80082e8:	4798      	blx	r3
    }
    return;
 80082ea:	e012      	b.n	8008312 <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80082ec:	69fb      	ldr	r3, [r7, #28]
 80082ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d00e      	beq.n	8008314 <HAL_UART_IRQHandler+0x280>
 80082f6:	69bb      	ldr	r3, [r7, #24]
 80082f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d009      	beq.n	8008314 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 8008300:	6878      	ldr	r0, [r7, #4]
 8008302:	f000 fce4 	bl	8008cce <UART_EndTransmit_IT>
    return;
 8008306:	bf00      	nop
 8008308:	e004      	b.n	8008314 <HAL_UART_IRQHandler+0x280>
      return;
 800830a:	bf00      	nop
 800830c:	e002      	b.n	8008314 <HAL_UART_IRQHandler+0x280>
    return;
 800830e:	bf00      	nop
 8008310:	e000      	b.n	8008314 <HAL_UART_IRQHandler+0x280>
    return;
 8008312:	bf00      	nop
  }

}
 8008314:	3720      	adds	r7, #32
 8008316:	46bd      	mov	sp, r7
 8008318:	bd80      	pop	{r7, pc}
 800831a:	bf00      	nop
 800831c:	08008bb5 	.word	0x08008bb5

08008320 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008320:	b480      	push	{r7}
 8008322:	b083      	sub	sp, #12
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008328:	bf00      	nop
 800832a:	370c      	adds	r7, #12
 800832c:	46bd      	mov	sp, r7
 800832e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008332:	4770      	bx	lr

08008334 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008334:	b480      	push	{r7}
 8008336:	b083      	sub	sp, #12
 8008338:	af00      	add	r7, sp, #0
 800833a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800833c:	bf00      	nop
 800833e:	370c      	adds	r7, #12
 8008340:	46bd      	mov	sp, r7
 8008342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008346:	4770      	bx	lr

08008348 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008348:	b480      	push	{r7}
 800834a:	b083      	sub	sp, #12
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008350:	bf00      	nop
 8008352:	370c      	adds	r7, #12
 8008354:	46bd      	mov	sp, r7
 8008356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835a:	4770      	bx	lr

0800835c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800835c:	b580      	push	{r7, lr}
 800835e:	b088      	sub	sp, #32
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8008364:	2300      	movs	r3, #0
 8008366:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8008368:	2300      	movs	r3, #0
 800836a:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	689a      	ldr	r2, [r3, #8]
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	691b      	ldr	r3, [r3, #16]
 8008374:	431a      	orrs	r2, r3
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	695b      	ldr	r3, [r3, #20]
 800837a:	431a      	orrs	r2, r3
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	69db      	ldr	r3, [r3, #28]
 8008380:	4313      	orrs	r3, r2
 8008382:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	681a      	ldr	r2, [r3, #0]
 800838a:	4bb1      	ldr	r3, [pc, #708]	; (8008650 <UART_SetConfig+0x2f4>)
 800838c:	4013      	ands	r3, r2
 800838e:	687a      	ldr	r2, [r7, #4]
 8008390:	6812      	ldr	r2, [r2, #0]
 8008392:	6939      	ldr	r1, [r7, #16]
 8008394:	430b      	orrs	r3, r1
 8008396:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	685b      	ldr	r3, [r3, #4]
 800839e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	68da      	ldr	r2, [r3, #12]
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	430a      	orrs	r2, r1
 80083ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	699b      	ldr	r3, [r3, #24]
 80083b2:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	6a1b      	ldr	r3, [r3, #32]
 80083b8:	693a      	ldr	r2, [r7, #16]
 80083ba:	4313      	orrs	r3, r2
 80083bc:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	689b      	ldr	r3, [r3, #8]
 80083c4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	693a      	ldr	r2, [r7, #16]
 80083ce:	430a      	orrs	r2, r1
 80083d0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	4a9f      	ldr	r2, [pc, #636]	; (8008654 <UART_SetConfig+0x2f8>)
 80083d8:	4293      	cmp	r3, r2
 80083da:	d121      	bne.n	8008420 <UART_SetConfig+0xc4>
 80083dc:	4b9e      	ldr	r3, [pc, #632]	; (8008658 <UART_SetConfig+0x2fc>)
 80083de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083e2:	f003 0303 	and.w	r3, r3, #3
 80083e6:	2b03      	cmp	r3, #3
 80083e8:	d816      	bhi.n	8008418 <UART_SetConfig+0xbc>
 80083ea:	a201      	add	r2, pc, #4	; (adr r2, 80083f0 <UART_SetConfig+0x94>)
 80083ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083f0:	08008401 	.word	0x08008401
 80083f4:	0800840d 	.word	0x0800840d
 80083f8:	08008407 	.word	0x08008407
 80083fc:	08008413 	.word	0x08008413
 8008400:	2301      	movs	r3, #1
 8008402:	77fb      	strb	r3, [r7, #31]
 8008404:	e151      	b.n	80086aa <UART_SetConfig+0x34e>
 8008406:	2302      	movs	r3, #2
 8008408:	77fb      	strb	r3, [r7, #31]
 800840a:	e14e      	b.n	80086aa <UART_SetConfig+0x34e>
 800840c:	2304      	movs	r3, #4
 800840e:	77fb      	strb	r3, [r7, #31]
 8008410:	e14b      	b.n	80086aa <UART_SetConfig+0x34e>
 8008412:	2308      	movs	r3, #8
 8008414:	77fb      	strb	r3, [r7, #31]
 8008416:	e148      	b.n	80086aa <UART_SetConfig+0x34e>
 8008418:	2310      	movs	r3, #16
 800841a:	77fb      	strb	r3, [r7, #31]
 800841c:	bf00      	nop
 800841e:	e144      	b.n	80086aa <UART_SetConfig+0x34e>
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	4a8d      	ldr	r2, [pc, #564]	; (800865c <UART_SetConfig+0x300>)
 8008426:	4293      	cmp	r3, r2
 8008428:	d134      	bne.n	8008494 <UART_SetConfig+0x138>
 800842a:	4b8b      	ldr	r3, [pc, #556]	; (8008658 <UART_SetConfig+0x2fc>)
 800842c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008430:	f003 030c 	and.w	r3, r3, #12
 8008434:	2b0c      	cmp	r3, #12
 8008436:	d829      	bhi.n	800848c <UART_SetConfig+0x130>
 8008438:	a201      	add	r2, pc, #4	; (adr r2, 8008440 <UART_SetConfig+0xe4>)
 800843a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800843e:	bf00      	nop
 8008440:	08008475 	.word	0x08008475
 8008444:	0800848d 	.word	0x0800848d
 8008448:	0800848d 	.word	0x0800848d
 800844c:	0800848d 	.word	0x0800848d
 8008450:	08008481 	.word	0x08008481
 8008454:	0800848d 	.word	0x0800848d
 8008458:	0800848d 	.word	0x0800848d
 800845c:	0800848d 	.word	0x0800848d
 8008460:	0800847b 	.word	0x0800847b
 8008464:	0800848d 	.word	0x0800848d
 8008468:	0800848d 	.word	0x0800848d
 800846c:	0800848d 	.word	0x0800848d
 8008470:	08008487 	.word	0x08008487
 8008474:	2300      	movs	r3, #0
 8008476:	77fb      	strb	r3, [r7, #31]
 8008478:	e117      	b.n	80086aa <UART_SetConfig+0x34e>
 800847a:	2302      	movs	r3, #2
 800847c:	77fb      	strb	r3, [r7, #31]
 800847e:	e114      	b.n	80086aa <UART_SetConfig+0x34e>
 8008480:	2304      	movs	r3, #4
 8008482:	77fb      	strb	r3, [r7, #31]
 8008484:	e111      	b.n	80086aa <UART_SetConfig+0x34e>
 8008486:	2308      	movs	r3, #8
 8008488:	77fb      	strb	r3, [r7, #31]
 800848a:	e10e      	b.n	80086aa <UART_SetConfig+0x34e>
 800848c:	2310      	movs	r3, #16
 800848e:	77fb      	strb	r3, [r7, #31]
 8008490:	bf00      	nop
 8008492:	e10a      	b.n	80086aa <UART_SetConfig+0x34e>
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	4a71      	ldr	r2, [pc, #452]	; (8008660 <UART_SetConfig+0x304>)
 800849a:	4293      	cmp	r3, r2
 800849c:	d120      	bne.n	80084e0 <UART_SetConfig+0x184>
 800849e:	4b6e      	ldr	r3, [pc, #440]	; (8008658 <UART_SetConfig+0x2fc>)
 80084a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084a4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80084a8:	2b10      	cmp	r3, #16
 80084aa:	d00f      	beq.n	80084cc <UART_SetConfig+0x170>
 80084ac:	2b10      	cmp	r3, #16
 80084ae:	d802      	bhi.n	80084b6 <UART_SetConfig+0x15a>
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d005      	beq.n	80084c0 <UART_SetConfig+0x164>
 80084b4:	e010      	b.n	80084d8 <UART_SetConfig+0x17c>
 80084b6:	2b20      	cmp	r3, #32
 80084b8:	d005      	beq.n	80084c6 <UART_SetConfig+0x16a>
 80084ba:	2b30      	cmp	r3, #48	; 0x30
 80084bc:	d009      	beq.n	80084d2 <UART_SetConfig+0x176>
 80084be:	e00b      	b.n	80084d8 <UART_SetConfig+0x17c>
 80084c0:	2300      	movs	r3, #0
 80084c2:	77fb      	strb	r3, [r7, #31]
 80084c4:	e0f1      	b.n	80086aa <UART_SetConfig+0x34e>
 80084c6:	2302      	movs	r3, #2
 80084c8:	77fb      	strb	r3, [r7, #31]
 80084ca:	e0ee      	b.n	80086aa <UART_SetConfig+0x34e>
 80084cc:	2304      	movs	r3, #4
 80084ce:	77fb      	strb	r3, [r7, #31]
 80084d0:	e0eb      	b.n	80086aa <UART_SetConfig+0x34e>
 80084d2:	2308      	movs	r3, #8
 80084d4:	77fb      	strb	r3, [r7, #31]
 80084d6:	e0e8      	b.n	80086aa <UART_SetConfig+0x34e>
 80084d8:	2310      	movs	r3, #16
 80084da:	77fb      	strb	r3, [r7, #31]
 80084dc:	bf00      	nop
 80084de:	e0e4      	b.n	80086aa <UART_SetConfig+0x34e>
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	4a5f      	ldr	r2, [pc, #380]	; (8008664 <UART_SetConfig+0x308>)
 80084e6:	4293      	cmp	r3, r2
 80084e8:	d120      	bne.n	800852c <UART_SetConfig+0x1d0>
 80084ea:	4b5b      	ldr	r3, [pc, #364]	; (8008658 <UART_SetConfig+0x2fc>)
 80084ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084f0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80084f4:	2b40      	cmp	r3, #64	; 0x40
 80084f6:	d00f      	beq.n	8008518 <UART_SetConfig+0x1bc>
 80084f8:	2b40      	cmp	r3, #64	; 0x40
 80084fa:	d802      	bhi.n	8008502 <UART_SetConfig+0x1a6>
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d005      	beq.n	800850c <UART_SetConfig+0x1b0>
 8008500:	e010      	b.n	8008524 <UART_SetConfig+0x1c8>
 8008502:	2b80      	cmp	r3, #128	; 0x80
 8008504:	d005      	beq.n	8008512 <UART_SetConfig+0x1b6>
 8008506:	2bc0      	cmp	r3, #192	; 0xc0
 8008508:	d009      	beq.n	800851e <UART_SetConfig+0x1c2>
 800850a:	e00b      	b.n	8008524 <UART_SetConfig+0x1c8>
 800850c:	2300      	movs	r3, #0
 800850e:	77fb      	strb	r3, [r7, #31]
 8008510:	e0cb      	b.n	80086aa <UART_SetConfig+0x34e>
 8008512:	2302      	movs	r3, #2
 8008514:	77fb      	strb	r3, [r7, #31]
 8008516:	e0c8      	b.n	80086aa <UART_SetConfig+0x34e>
 8008518:	2304      	movs	r3, #4
 800851a:	77fb      	strb	r3, [r7, #31]
 800851c:	e0c5      	b.n	80086aa <UART_SetConfig+0x34e>
 800851e:	2308      	movs	r3, #8
 8008520:	77fb      	strb	r3, [r7, #31]
 8008522:	e0c2      	b.n	80086aa <UART_SetConfig+0x34e>
 8008524:	2310      	movs	r3, #16
 8008526:	77fb      	strb	r3, [r7, #31]
 8008528:	bf00      	nop
 800852a:	e0be      	b.n	80086aa <UART_SetConfig+0x34e>
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	4a4d      	ldr	r2, [pc, #308]	; (8008668 <UART_SetConfig+0x30c>)
 8008532:	4293      	cmp	r3, r2
 8008534:	d124      	bne.n	8008580 <UART_SetConfig+0x224>
 8008536:	4b48      	ldr	r3, [pc, #288]	; (8008658 <UART_SetConfig+0x2fc>)
 8008538:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800853c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008540:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008544:	d012      	beq.n	800856c <UART_SetConfig+0x210>
 8008546:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800854a:	d802      	bhi.n	8008552 <UART_SetConfig+0x1f6>
 800854c:	2b00      	cmp	r3, #0
 800854e:	d007      	beq.n	8008560 <UART_SetConfig+0x204>
 8008550:	e012      	b.n	8008578 <UART_SetConfig+0x21c>
 8008552:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008556:	d006      	beq.n	8008566 <UART_SetConfig+0x20a>
 8008558:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800855c:	d009      	beq.n	8008572 <UART_SetConfig+0x216>
 800855e:	e00b      	b.n	8008578 <UART_SetConfig+0x21c>
 8008560:	2300      	movs	r3, #0
 8008562:	77fb      	strb	r3, [r7, #31]
 8008564:	e0a1      	b.n	80086aa <UART_SetConfig+0x34e>
 8008566:	2302      	movs	r3, #2
 8008568:	77fb      	strb	r3, [r7, #31]
 800856a:	e09e      	b.n	80086aa <UART_SetConfig+0x34e>
 800856c:	2304      	movs	r3, #4
 800856e:	77fb      	strb	r3, [r7, #31]
 8008570:	e09b      	b.n	80086aa <UART_SetConfig+0x34e>
 8008572:	2308      	movs	r3, #8
 8008574:	77fb      	strb	r3, [r7, #31]
 8008576:	e098      	b.n	80086aa <UART_SetConfig+0x34e>
 8008578:	2310      	movs	r3, #16
 800857a:	77fb      	strb	r3, [r7, #31]
 800857c:	bf00      	nop
 800857e:	e094      	b.n	80086aa <UART_SetConfig+0x34e>
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	4a39      	ldr	r2, [pc, #228]	; (800866c <UART_SetConfig+0x310>)
 8008586:	4293      	cmp	r3, r2
 8008588:	d124      	bne.n	80085d4 <UART_SetConfig+0x278>
 800858a:	4b33      	ldr	r3, [pc, #204]	; (8008658 <UART_SetConfig+0x2fc>)
 800858c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008590:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008594:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008598:	d012      	beq.n	80085c0 <UART_SetConfig+0x264>
 800859a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800859e:	d802      	bhi.n	80085a6 <UART_SetConfig+0x24a>
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d007      	beq.n	80085b4 <UART_SetConfig+0x258>
 80085a4:	e012      	b.n	80085cc <UART_SetConfig+0x270>
 80085a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80085aa:	d006      	beq.n	80085ba <UART_SetConfig+0x25e>
 80085ac:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80085b0:	d009      	beq.n	80085c6 <UART_SetConfig+0x26a>
 80085b2:	e00b      	b.n	80085cc <UART_SetConfig+0x270>
 80085b4:	2301      	movs	r3, #1
 80085b6:	77fb      	strb	r3, [r7, #31]
 80085b8:	e077      	b.n	80086aa <UART_SetConfig+0x34e>
 80085ba:	2302      	movs	r3, #2
 80085bc:	77fb      	strb	r3, [r7, #31]
 80085be:	e074      	b.n	80086aa <UART_SetConfig+0x34e>
 80085c0:	2304      	movs	r3, #4
 80085c2:	77fb      	strb	r3, [r7, #31]
 80085c4:	e071      	b.n	80086aa <UART_SetConfig+0x34e>
 80085c6:	2308      	movs	r3, #8
 80085c8:	77fb      	strb	r3, [r7, #31]
 80085ca:	e06e      	b.n	80086aa <UART_SetConfig+0x34e>
 80085cc:	2310      	movs	r3, #16
 80085ce:	77fb      	strb	r3, [r7, #31]
 80085d0:	bf00      	nop
 80085d2:	e06a      	b.n	80086aa <UART_SetConfig+0x34e>
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	4a25      	ldr	r2, [pc, #148]	; (8008670 <UART_SetConfig+0x314>)
 80085da:	4293      	cmp	r3, r2
 80085dc:	d124      	bne.n	8008628 <UART_SetConfig+0x2cc>
 80085de:	4b1e      	ldr	r3, [pc, #120]	; (8008658 <UART_SetConfig+0x2fc>)
 80085e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80085e4:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80085e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085ec:	d012      	beq.n	8008614 <UART_SetConfig+0x2b8>
 80085ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085f2:	d802      	bhi.n	80085fa <UART_SetConfig+0x29e>
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d007      	beq.n	8008608 <UART_SetConfig+0x2ac>
 80085f8:	e012      	b.n	8008620 <UART_SetConfig+0x2c4>
 80085fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80085fe:	d006      	beq.n	800860e <UART_SetConfig+0x2b2>
 8008600:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008604:	d009      	beq.n	800861a <UART_SetConfig+0x2be>
 8008606:	e00b      	b.n	8008620 <UART_SetConfig+0x2c4>
 8008608:	2300      	movs	r3, #0
 800860a:	77fb      	strb	r3, [r7, #31]
 800860c:	e04d      	b.n	80086aa <UART_SetConfig+0x34e>
 800860e:	2302      	movs	r3, #2
 8008610:	77fb      	strb	r3, [r7, #31]
 8008612:	e04a      	b.n	80086aa <UART_SetConfig+0x34e>
 8008614:	2304      	movs	r3, #4
 8008616:	77fb      	strb	r3, [r7, #31]
 8008618:	e047      	b.n	80086aa <UART_SetConfig+0x34e>
 800861a:	2308      	movs	r3, #8
 800861c:	77fb      	strb	r3, [r7, #31]
 800861e:	e044      	b.n	80086aa <UART_SetConfig+0x34e>
 8008620:	2310      	movs	r3, #16
 8008622:	77fb      	strb	r3, [r7, #31]
 8008624:	bf00      	nop
 8008626:	e040      	b.n	80086aa <UART_SetConfig+0x34e>
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	4a11      	ldr	r2, [pc, #68]	; (8008674 <UART_SetConfig+0x318>)
 800862e:	4293      	cmp	r3, r2
 8008630:	d139      	bne.n	80086a6 <UART_SetConfig+0x34a>
 8008632:	4b09      	ldr	r3, [pc, #36]	; (8008658 <UART_SetConfig+0x2fc>)
 8008634:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008638:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800863c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008640:	d027      	beq.n	8008692 <UART_SetConfig+0x336>
 8008642:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008646:	d817      	bhi.n	8008678 <UART_SetConfig+0x31c>
 8008648:	2b00      	cmp	r3, #0
 800864a:	d01c      	beq.n	8008686 <UART_SetConfig+0x32a>
 800864c:	e027      	b.n	800869e <UART_SetConfig+0x342>
 800864e:	bf00      	nop
 8008650:	efff69f3 	.word	0xefff69f3
 8008654:	40011000 	.word	0x40011000
 8008658:	40023800 	.word	0x40023800
 800865c:	40004400 	.word	0x40004400
 8008660:	40004800 	.word	0x40004800
 8008664:	40004c00 	.word	0x40004c00
 8008668:	40005000 	.word	0x40005000
 800866c:	40011400 	.word	0x40011400
 8008670:	40007800 	.word	0x40007800
 8008674:	40007c00 	.word	0x40007c00
 8008678:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800867c:	d006      	beq.n	800868c <UART_SetConfig+0x330>
 800867e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008682:	d009      	beq.n	8008698 <UART_SetConfig+0x33c>
 8008684:	e00b      	b.n	800869e <UART_SetConfig+0x342>
 8008686:	2300      	movs	r3, #0
 8008688:	77fb      	strb	r3, [r7, #31]
 800868a:	e00e      	b.n	80086aa <UART_SetConfig+0x34e>
 800868c:	2302      	movs	r3, #2
 800868e:	77fb      	strb	r3, [r7, #31]
 8008690:	e00b      	b.n	80086aa <UART_SetConfig+0x34e>
 8008692:	2304      	movs	r3, #4
 8008694:	77fb      	strb	r3, [r7, #31]
 8008696:	e008      	b.n	80086aa <UART_SetConfig+0x34e>
 8008698:	2308      	movs	r3, #8
 800869a:	77fb      	strb	r3, [r7, #31]
 800869c:	e005      	b.n	80086aa <UART_SetConfig+0x34e>
 800869e:	2310      	movs	r3, #16
 80086a0:	77fb      	strb	r3, [r7, #31]
 80086a2:	bf00      	nop
 80086a4:	e001      	b.n	80086aa <UART_SetConfig+0x34e>
 80086a6:	2310      	movs	r3, #16
 80086a8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	69db      	ldr	r3, [r3, #28]
 80086ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80086b2:	d17f      	bne.n	80087b4 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 80086b4:	7ffb      	ldrb	r3, [r7, #31]
 80086b6:	2b08      	cmp	r3, #8
 80086b8:	d85c      	bhi.n	8008774 <UART_SetConfig+0x418>
 80086ba:	a201      	add	r2, pc, #4	; (adr r2, 80086c0 <UART_SetConfig+0x364>)
 80086bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086c0:	080086e5 	.word	0x080086e5
 80086c4:	08008705 	.word	0x08008705
 80086c8:	08008725 	.word	0x08008725
 80086cc:	08008775 	.word	0x08008775
 80086d0:	0800873d 	.word	0x0800873d
 80086d4:	08008775 	.word	0x08008775
 80086d8:	08008775 	.word	0x08008775
 80086dc:	08008775 	.word	0x08008775
 80086e0:	0800875d 	.word	0x0800875d
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80086e4:	f7fe fb46 	bl	8006d74 <HAL_RCC_GetPCLK1Freq>
 80086e8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	005a      	lsls	r2, r3, #1
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	685b      	ldr	r3, [r3, #4]
 80086f2:	085b      	lsrs	r3, r3, #1
 80086f4:	441a      	add	r2, r3
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	685b      	ldr	r3, [r3, #4]
 80086fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80086fe:	b29b      	uxth	r3, r3
 8008700:	61bb      	str	r3, [r7, #24]
        break;
 8008702:	e03a      	b.n	800877a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008704:	f7fe fb4a 	bl	8006d9c <HAL_RCC_GetPCLK2Freq>
 8008708:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	005a      	lsls	r2, r3, #1
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	685b      	ldr	r3, [r3, #4]
 8008712:	085b      	lsrs	r3, r3, #1
 8008714:	441a      	add	r2, r3
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	685b      	ldr	r3, [r3, #4]
 800871a:	fbb2 f3f3 	udiv	r3, r2, r3
 800871e:	b29b      	uxth	r3, r3
 8008720:	61bb      	str	r3, [r7, #24]
        break;
 8008722:	e02a      	b.n	800877a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	685b      	ldr	r3, [r3, #4]
 8008728:	085a      	lsrs	r2, r3, #1
 800872a:	4b5f      	ldr	r3, [pc, #380]	; (80088a8 <UART_SetConfig+0x54c>)
 800872c:	4413      	add	r3, r2
 800872e:	687a      	ldr	r2, [r7, #4]
 8008730:	6852      	ldr	r2, [r2, #4]
 8008732:	fbb3 f3f2 	udiv	r3, r3, r2
 8008736:	b29b      	uxth	r3, r3
 8008738:	61bb      	str	r3, [r7, #24]
        break;
 800873a:	e01e      	b.n	800877a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800873c:	f7fe fa36 	bl	8006bac <HAL_RCC_GetSysClockFreq>
 8008740:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	005a      	lsls	r2, r3, #1
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	685b      	ldr	r3, [r3, #4]
 800874a:	085b      	lsrs	r3, r3, #1
 800874c:	441a      	add	r2, r3
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	685b      	ldr	r3, [r3, #4]
 8008752:	fbb2 f3f3 	udiv	r3, r2, r3
 8008756:	b29b      	uxth	r3, r3
 8008758:	61bb      	str	r3, [r7, #24]
        break;
 800875a:	e00e      	b.n	800877a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	685b      	ldr	r3, [r3, #4]
 8008760:	085b      	lsrs	r3, r3, #1
 8008762:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	685b      	ldr	r3, [r3, #4]
 800876a:	fbb2 f3f3 	udiv	r3, r2, r3
 800876e:	b29b      	uxth	r3, r3
 8008770:	61bb      	str	r3, [r7, #24]
        break;
 8008772:	e002      	b.n	800877a <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 8008774:	2301      	movs	r3, #1
 8008776:	75fb      	strb	r3, [r7, #23]
        break;
 8008778:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800877a:	69bb      	ldr	r3, [r7, #24]
 800877c:	2b0f      	cmp	r3, #15
 800877e:	d916      	bls.n	80087ae <UART_SetConfig+0x452>
 8008780:	69bb      	ldr	r3, [r7, #24]
 8008782:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008786:	d212      	bcs.n	80087ae <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008788:	69bb      	ldr	r3, [r7, #24]
 800878a:	b29b      	uxth	r3, r3
 800878c:	f023 030f 	bic.w	r3, r3, #15
 8008790:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008792:	69bb      	ldr	r3, [r7, #24]
 8008794:	085b      	lsrs	r3, r3, #1
 8008796:	b29b      	uxth	r3, r3
 8008798:	f003 0307 	and.w	r3, r3, #7
 800879c:	b29a      	uxth	r2, r3
 800879e:	897b      	ldrh	r3, [r7, #10]
 80087a0:	4313      	orrs	r3, r2
 80087a2:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	897a      	ldrh	r2, [r7, #10]
 80087aa:	60da      	str	r2, [r3, #12]
 80087ac:	e070      	b.n	8008890 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 80087ae:	2301      	movs	r3, #1
 80087b0:	75fb      	strb	r3, [r7, #23]
 80087b2:	e06d      	b.n	8008890 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 80087b4:	7ffb      	ldrb	r3, [r7, #31]
 80087b6:	2b08      	cmp	r3, #8
 80087b8:	d859      	bhi.n	800886e <UART_SetConfig+0x512>
 80087ba:	a201      	add	r2, pc, #4	; (adr r2, 80087c0 <UART_SetConfig+0x464>)
 80087bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087c0:	080087e5 	.word	0x080087e5
 80087c4:	08008803 	.word	0x08008803
 80087c8:	08008821 	.word	0x08008821
 80087cc:	0800886f 	.word	0x0800886f
 80087d0:	08008839 	.word	0x08008839
 80087d4:	0800886f 	.word	0x0800886f
 80087d8:	0800886f 	.word	0x0800886f
 80087dc:	0800886f 	.word	0x0800886f
 80087e0:	08008857 	.word	0x08008857
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80087e4:	f7fe fac6 	bl	8006d74 <HAL_RCC_GetPCLK1Freq>
 80087e8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	685b      	ldr	r3, [r3, #4]
 80087ee:	085a      	lsrs	r2, r3, #1
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	441a      	add	r2, r3
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	685b      	ldr	r3, [r3, #4]
 80087f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80087fc:	b29b      	uxth	r3, r3
 80087fe:	61bb      	str	r3, [r7, #24]
        break;
 8008800:	e038      	b.n	8008874 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008802:	f7fe facb 	bl	8006d9c <HAL_RCC_GetPCLK2Freq>
 8008806:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	685b      	ldr	r3, [r3, #4]
 800880c:	085a      	lsrs	r2, r3, #1
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	441a      	add	r2, r3
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	685b      	ldr	r3, [r3, #4]
 8008816:	fbb2 f3f3 	udiv	r3, r2, r3
 800881a:	b29b      	uxth	r3, r3
 800881c:	61bb      	str	r3, [r7, #24]
        break;
 800881e:	e029      	b.n	8008874 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	685b      	ldr	r3, [r3, #4]
 8008824:	085a      	lsrs	r2, r3, #1
 8008826:	4b21      	ldr	r3, [pc, #132]	; (80088ac <UART_SetConfig+0x550>)
 8008828:	4413      	add	r3, r2
 800882a:	687a      	ldr	r2, [r7, #4]
 800882c:	6852      	ldr	r2, [r2, #4]
 800882e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008832:	b29b      	uxth	r3, r3
 8008834:	61bb      	str	r3, [r7, #24]
        break;
 8008836:	e01d      	b.n	8008874 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008838:	f7fe f9b8 	bl	8006bac <HAL_RCC_GetSysClockFreq>
 800883c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	685b      	ldr	r3, [r3, #4]
 8008842:	085a      	lsrs	r2, r3, #1
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	441a      	add	r2, r3
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	685b      	ldr	r3, [r3, #4]
 800884c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008850:	b29b      	uxth	r3, r3
 8008852:	61bb      	str	r3, [r7, #24]
        break;
 8008854:	e00e      	b.n	8008874 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	685b      	ldr	r3, [r3, #4]
 800885a:	085b      	lsrs	r3, r3, #1
 800885c:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	685b      	ldr	r3, [r3, #4]
 8008864:	fbb2 f3f3 	udiv	r3, r2, r3
 8008868:	b29b      	uxth	r3, r3
 800886a:	61bb      	str	r3, [r7, #24]
        break;
 800886c:	e002      	b.n	8008874 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 800886e:	2301      	movs	r3, #1
 8008870:	75fb      	strb	r3, [r7, #23]
        break;
 8008872:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008874:	69bb      	ldr	r3, [r7, #24]
 8008876:	2b0f      	cmp	r3, #15
 8008878:	d908      	bls.n	800888c <UART_SetConfig+0x530>
 800887a:	69bb      	ldr	r3, [r7, #24]
 800887c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008880:	d204      	bcs.n	800888c <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	69ba      	ldr	r2, [r7, #24]
 8008888:	60da      	str	r2, [r3, #12]
 800888a:	e001      	b.n	8008890 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800888c:	2301      	movs	r3, #1
 800888e:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	2200      	movs	r2, #0
 8008894:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2200      	movs	r2, #0
 800889a:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800889c:	7dfb      	ldrb	r3, [r7, #23]
}
 800889e:	4618      	mov	r0, r3
 80088a0:	3720      	adds	r7, #32
 80088a2:	46bd      	mov	sp, r7
 80088a4:	bd80      	pop	{r7, pc}
 80088a6:	bf00      	nop
 80088a8:	01e84800 	.word	0x01e84800
 80088ac:	00f42400 	.word	0x00f42400

080088b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80088b0:	b480      	push	{r7}
 80088b2:	b083      	sub	sp, #12
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088bc:	f003 0301 	and.w	r3, r3, #1
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d00a      	beq.n	80088da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	685b      	ldr	r3, [r3, #4]
 80088ca:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	430a      	orrs	r2, r1
 80088d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088de:	f003 0302 	and.w	r3, r3, #2
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d00a      	beq.n	80088fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	685b      	ldr	r3, [r3, #4]
 80088ec:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	430a      	orrs	r2, r1
 80088fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008900:	f003 0304 	and.w	r3, r3, #4
 8008904:	2b00      	cmp	r3, #0
 8008906:	d00a      	beq.n	800891e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	685b      	ldr	r3, [r3, #4]
 800890e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	430a      	orrs	r2, r1
 800891c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008922:	f003 0308 	and.w	r3, r3, #8
 8008926:	2b00      	cmp	r3, #0
 8008928:	d00a      	beq.n	8008940 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	685b      	ldr	r3, [r3, #4]
 8008930:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	430a      	orrs	r2, r1
 800893e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008944:	f003 0310 	and.w	r3, r3, #16
 8008948:	2b00      	cmp	r3, #0
 800894a:	d00a      	beq.n	8008962 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	689b      	ldr	r3, [r3, #8]
 8008952:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	430a      	orrs	r2, r1
 8008960:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008966:	f003 0320 	and.w	r3, r3, #32
 800896a:	2b00      	cmp	r3, #0
 800896c:	d00a      	beq.n	8008984 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	689b      	ldr	r3, [r3, #8]
 8008974:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	430a      	orrs	r2, r1
 8008982:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008988:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800898c:	2b00      	cmp	r3, #0
 800898e:	d01a      	beq.n	80089c6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	685b      	ldr	r3, [r3, #4]
 8008996:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	430a      	orrs	r2, r1
 80089a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089aa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80089ae:	d10a      	bne.n	80089c6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	685b      	ldr	r3, [r3, #4]
 80089b6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	430a      	orrs	r2, r1
 80089c4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d00a      	beq.n	80089e8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	685b      	ldr	r3, [r3, #4]
 80089d8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	430a      	orrs	r2, r1
 80089e6:	605a      	str	r2, [r3, #4]
  }
}
 80089e8:	bf00      	nop
 80089ea:	370c      	adds	r7, #12
 80089ec:	46bd      	mov	sp, r7
 80089ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f2:	4770      	bx	lr

080089f4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80089f4:	b580      	push	{r7, lr}
 80089f6:	b086      	sub	sp, #24
 80089f8:	af02      	add	r7, sp, #8
 80089fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2200      	movs	r2, #0
 8008a00:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8008a02:	f7fb f8db 	bl	8003bbc <HAL_GetTick>
 8008a06:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	f003 0308 	and.w	r3, r3, #8
 8008a12:	2b08      	cmp	r3, #8
 8008a14:	d10e      	bne.n	8008a34 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a16:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008a1a:	9300      	str	r3, [sp, #0]
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	2200      	movs	r2, #0
 8008a20:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008a24:	6878      	ldr	r0, [r7, #4]
 8008a26:	f000 f82a 	bl	8008a7e <UART_WaitOnFlagUntilTimeout>
 8008a2a:	4603      	mov	r3, r0
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d001      	beq.n	8008a34 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008a30:	2303      	movs	r3, #3
 8008a32:	e020      	b.n	8008a76 <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f003 0304 	and.w	r3, r3, #4
 8008a3e:	2b04      	cmp	r3, #4
 8008a40:	d10e      	bne.n	8008a60 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a42:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008a46:	9300      	str	r3, [sp, #0]
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008a50:	6878      	ldr	r0, [r7, #4]
 8008a52:	f000 f814 	bl	8008a7e <UART_WaitOnFlagUntilTimeout>
 8008a56:	4603      	mov	r3, r0
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d001      	beq.n	8008a60 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008a5c:	2303      	movs	r3, #3
 8008a5e:	e00a      	b.n	8008a76 <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2220      	movs	r2, #32
 8008a64:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2220      	movs	r2, #32
 8008a6a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2200      	movs	r2, #0
 8008a70:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8008a74:	2300      	movs	r3, #0
}
 8008a76:	4618      	mov	r0, r3
 8008a78:	3710      	adds	r7, #16
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	bd80      	pop	{r7, pc}

08008a7e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008a7e:	b580      	push	{r7, lr}
 8008a80:	b084      	sub	sp, #16
 8008a82:	af00      	add	r7, sp, #0
 8008a84:	60f8      	str	r0, [r7, #12]
 8008a86:	60b9      	str	r1, [r7, #8]
 8008a88:	603b      	str	r3, [r7, #0]
 8008a8a:	4613      	mov	r3, r2
 8008a8c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a8e:	e05d      	b.n	8008b4c <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008a90:	69bb      	ldr	r3, [r7, #24]
 8008a92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a96:	d059      	beq.n	8008b4c <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a98:	f7fb f890 	bl	8003bbc <HAL_GetTick>
 8008a9c:	4602      	mov	r2, r0
 8008a9e:	683b      	ldr	r3, [r7, #0]
 8008aa0:	1ad3      	subs	r3, r2, r3
 8008aa2:	69ba      	ldr	r2, [r7, #24]
 8008aa4:	429a      	cmp	r2, r3
 8008aa6:	d302      	bcc.n	8008aae <UART_WaitOnFlagUntilTimeout+0x30>
 8008aa8:	69bb      	ldr	r3, [r7, #24]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d11b      	bne.n	8008ae6 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	681a      	ldr	r2, [r3, #0]
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008abc:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	689a      	ldr	r2, [r3, #8]
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	f022 0201 	bic.w	r2, r2, #1
 8008acc:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	2220      	movs	r2, #32
 8008ad2:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	2220      	movs	r2, #32
 8008ad8:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	2200      	movs	r2, #0
 8008ade:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8008ae2:	2303      	movs	r3, #3
 8008ae4:	e042      	b.n	8008b6c <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	f003 0304 	and.w	r3, r3, #4
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d02b      	beq.n	8008b4c <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	69db      	ldr	r3, [r3, #28]
 8008afa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008afe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b02:	d123      	bne.n	8008b4c <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008b0c:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	681a      	ldr	r2, [r3, #0]
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008b1c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	689a      	ldr	r2, [r3, #8]
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f022 0201 	bic.w	r2, r2, #1
 8008b2c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	2220      	movs	r2, #32
 8008b32:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	2220      	movs	r2, #32
 8008b38:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	2220      	movs	r2, #32
 8008b3e:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	2200      	movs	r2, #0
 8008b44:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8008b48:	2303      	movs	r3, #3
 8008b4a:	e00f      	b.n	8008b6c <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	69da      	ldr	r2, [r3, #28]
 8008b52:	68bb      	ldr	r3, [r7, #8]
 8008b54:	4013      	ands	r3, r2
 8008b56:	68ba      	ldr	r2, [r7, #8]
 8008b58:	429a      	cmp	r2, r3
 8008b5a:	bf0c      	ite	eq
 8008b5c:	2301      	moveq	r3, #1
 8008b5e:	2300      	movne	r3, #0
 8008b60:	b2db      	uxtb	r3, r3
 8008b62:	461a      	mov	r2, r3
 8008b64:	79fb      	ldrb	r3, [r7, #7]
 8008b66:	429a      	cmp	r2, r3
 8008b68:	d092      	beq.n	8008a90 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008b6a:	2300      	movs	r3, #0
}
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	3710      	adds	r7, #16
 8008b70:	46bd      	mov	sp, r7
 8008b72:	bd80      	pop	{r7, pc}

08008b74 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008b74:	b480      	push	{r7}
 8008b76:	b083      	sub	sp, #12
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	681a      	ldr	r2, [r3, #0]
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008b8a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	689a      	ldr	r2, [r3, #8]
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	f022 0201 	bic.w	r2, r2, #1
 8008b9a:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	2220      	movs	r2, #32
 8008ba0:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	661a      	str	r2, [r3, #96]	; 0x60
}
 8008ba8:	bf00      	nop
 8008baa:	370c      	adds	r7, #12
 8008bac:	46bd      	mov	sp, r7
 8008bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb2:	4770      	bx	lr

08008bb4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b084      	sub	sp, #16
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bc0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	2200      	movs	r2, #0
 8008bce:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008bd2:	68f8      	ldr	r0, [r7, #12]
 8008bd4:	f7ff fbae 	bl	8008334 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008bd8:	bf00      	nop
 8008bda:	3710      	adds	r7, #16
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	bd80      	pop	{r7, pc}

08008be0 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008be0:	b480      	push	{r7}
 8008be2:	b083      	sub	sp, #12
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008bec:	2b21      	cmp	r3, #33	; 0x21
 8008bee:	d12a      	bne.n	8008c46 <UART_TxISR_8BIT+0x66>
  {
    if (huart->TxXferCount == 0U)
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008bf6:	b29b      	uxth	r3, r3
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d110      	bne.n	8008c1e <UART_TxISR_8BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	681a      	ldr	r2, [r3, #0]
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008c0a:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	681a      	ldr	r2, [r3, #0]
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008c1a:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8008c1c:	e013      	b.n	8008c46 <UART_TxISR_8BIT+0x66>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c22:	781a      	ldrb	r2, [r3, #0]
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c2e:	1c5a      	adds	r2, r3, #1
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008c3a:	b29b      	uxth	r3, r3
 8008c3c:	3b01      	subs	r3, #1
 8008c3e:	b29a      	uxth	r2, r3
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8008c46:	bf00      	nop
 8008c48:	370c      	adds	r7, #12
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c50:	4770      	bx	lr

08008c52 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008c52:	b480      	push	{r7}
 8008c54:	b085      	sub	sp, #20
 8008c56:	af00      	add	r7, sp, #0
 8008c58:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008c5e:	2b21      	cmp	r3, #33	; 0x21
 8008c60:	d12f      	bne.n	8008cc2 <UART_TxISR_16BIT+0x70>
  {
    if (huart->TxXferCount == 0U)
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008c68:	b29b      	uxth	r3, r3
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d110      	bne.n	8008c90 <UART_TxISR_16BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	681a      	ldr	r2, [r3, #0]
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008c7c:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	681a      	ldr	r2, [r3, #0]
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008c8c:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8008c8e:	e018      	b.n	8008cc2 <UART_TxISR_16BIT+0x70>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c94:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	881b      	ldrh	r3, [r3, #0]
 8008c9a:	461a      	mov	r2, r3
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008ca4:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008caa:	1c9a      	adds	r2, r3, #2
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008cb6:	b29b      	uxth	r3, r3
 8008cb8:	3b01      	subs	r3, #1
 8008cba:	b29a      	uxth	r2, r3
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8008cc2:	bf00      	nop
 8008cc4:	3714      	adds	r7, #20
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ccc:	4770      	bx	lr

08008cce <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008cce:	b580      	push	{r7, lr}
 8008cd0:	b082      	sub	sp, #8
 8008cd2:	af00      	add	r7, sp, #0
 8008cd4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	681a      	ldr	r2, [r3, #0]
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008ce4:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	2220      	movs	r2, #32
 8008cea:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2200      	movs	r2, #0
 8008cf0:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	f7ff fb14 	bl	8008320 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008cf8:	bf00      	nop
 8008cfa:	3708      	adds	r7, #8
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	bd80      	pop	{r7, pc}

08008d00 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008d00:	b580      	push	{r7, lr}
 8008d02:	b084      	sub	sp, #16
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008d0e:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008d14:	2b22      	cmp	r3, #34	; 0x22
 8008d16:	d13a      	bne.n	8008d8e <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d1e:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008d20:	89bb      	ldrh	r3, [r7, #12]
 8008d22:	b2d9      	uxtb	r1, r3
 8008d24:	89fb      	ldrh	r3, [r7, #14]
 8008d26:	b2da      	uxtb	r2, r3
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d2c:	400a      	ands	r2, r1
 8008d2e:	b2d2      	uxtb	r2, r2
 8008d30:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d36:	1c5a      	adds	r2, r3, #1
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008d42:	b29b      	uxth	r3, r3
 8008d44:	3b01      	subs	r3, #1
 8008d46:	b29a      	uxth	r2, r3
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008d54:	b29b      	uxth	r3, r3
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d121      	bne.n	8008d9e <UART_RxISR_8BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	681a      	ldr	r2, [r3, #0]
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008d68:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	689a      	ldr	r2, [r3, #8]
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	f022 0201 	bic.w	r2, r2, #1
 8008d78:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	2220      	movs	r2, #32
 8008d7e:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2200      	movs	r2, #0
 8008d84:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8008d86:	6878      	ldr	r0, [r7, #4]
 8008d88:	f7f9 f918 	bl	8001fbc <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008d8c:	e007      	b.n	8008d9e <UART_RxISR_8BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	699a      	ldr	r2, [r3, #24]
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	f042 0208 	orr.w	r2, r2, #8
 8008d9c:	619a      	str	r2, [r3, #24]
}
 8008d9e:	bf00      	nop
 8008da0:	3710      	adds	r7, #16
 8008da2:	46bd      	mov	sp, r7
 8008da4:	bd80      	pop	{r7, pc}

08008da6 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008da6:	b580      	push	{r7, lr}
 8008da8:	b084      	sub	sp, #16
 8008daa:	af00      	add	r7, sp, #0
 8008dac:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008db4:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008dba:	2b22      	cmp	r3, #34	; 0x22
 8008dbc:	d13a      	bne.n	8008e34 <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dc4:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008dca:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8008dcc:	89ba      	ldrh	r2, [r7, #12]
 8008dce:	89fb      	ldrh	r3, [r7, #14]
 8008dd0:	4013      	ands	r3, r2
 8008dd2:	b29a      	uxth	r2, r3
 8008dd4:	68bb      	ldr	r3, [r7, #8]
 8008dd6:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ddc:	1c9a      	adds	r2, r3, #2
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008de8:	b29b      	uxth	r3, r3
 8008dea:	3b01      	subs	r3, #1
 8008dec:	b29a      	uxth	r2, r3
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008dfa:	b29b      	uxth	r3, r3
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d121      	bne.n	8008e44 <UART_RxISR_16BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	681a      	ldr	r2, [r3, #0]
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008e0e:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	689a      	ldr	r2, [r3, #8]
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	f022 0201 	bic.w	r2, r2, #1
 8008e1e:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	2220      	movs	r2, #32
 8008e24:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2200      	movs	r2, #0
 8008e2a:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8008e2c:	6878      	ldr	r0, [r7, #4]
 8008e2e:	f7f9 f8c5 	bl	8001fbc <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008e32:	e007      	b.n	8008e44 <UART_RxISR_16BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	699a      	ldr	r2, [r3, #24]
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	f042 0208 	orr.w	r2, r2, #8
 8008e42:	619a      	str	r2, [r3, #24]
}
 8008e44:	bf00      	nop
 8008e46:	3710      	adds	r7, #16
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	bd80      	pop	{r7, pc}

08008e4c <MX_LWIP_Init>:
/* USER CODE END 2 */

/**
 * LwIP initialization function
 */
void MX_LWIP_Init(void) {
 8008e4c:	b580      	push	{r7, lr}
 8008e4e:	b084      	sub	sp, #16
 8008e50:	af04      	add	r7, sp, #16
	/* IP addresses initialization */
	IP_ADDRESS[0] = 192;
 8008e52:	4b8c      	ldr	r3, [pc, #560]	; (8009084 <MX_LWIP_Init+0x238>)
 8008e54:	22c0      	movs	r2, #192	; 0xc0
 8008e56:	701a      	strb	r2, [r3, #0]
	IP_ADDRESS[1] = 168;
 8008e58:	4b8a      	ldr	r3, [pc, #552]	; (8009084 <MX_LWIP_Init+0x238>)
 8008e5a:	22a8      	movs	r2, #168	; 0xa8
 8008e5c:	705a      	strb	r2, [r3, #1]
	IP_ADDRESS[2] = 1;
 8008e5e:	4b89      	ldr	r3, [pc, #548]	; (8009084 <MX_LWIP_Init+0x238>)
 8008e60:	2201      	movs	r2, #1
 8008e62:	709a      	strb	r2, [r3, #2]
	IP_ADDRESS[3] = 101;
 8008e64:	4b87      	ldr	r3, [pc, #540]	; (8009084 <MX_LWIP_Init+0x238>)
 8008e66:	2265      	movs	r2, #101	; 0x65
 8008e68:	70da      	strb	r2, [r3, #3]
	NETMASK_ADDRESS[0] = 255;
 8008e6a:	4b87      	ldr	r3, [pc, #540]	; (8009088 <MX_LWIP_Init+0x23c>)
 8008e6c:	22ff      	movs	r2, #255	; 0xff
 8008e6e:	701a      	strb	r2, [r3, #0]
	NETMASK_ADDRESS[1] = 255;
 8008e70:	4b85      	ldr	r3, [pc, #532]	; (8009088 <MX_LWIP_Init+0x23c>)
 8008e72:	22ff      	movs	r2, #255	; 0xff
 8008e74:	705a      	strb	r2, [r3, #1]
	NETMASK_ADDRESS[2] = 255;
 8008e76:	4b84      	ldr	r3, [pc, #528]	; (8009088 <MX_LWIP_Init+0x23c>)
 8008e78:	22ff      	movs	r2, #255	; 0xff
 8008e7a:	709a      	strb	r2, [r3, #2]
	NETMASK_ADDRESS[3] = 0;
 8008e7c:	4b82      	ldr	r3, [pc, #520]	; (8009088 <MX_LWIP_Init+0x23c>)
 8008e7e:	2200      	movs	r2, #0
 8008e80:	70da      	strb	r2, [r3, #3]
	GATEWAY_ADDRESS[0] = 192;
 8008e82:	4b82      	ldr	r3, [pc, #520]	; (800908c <MX_LWIP_Init+0x240>)
 8008e84:	22c0      	movs	r2, #192	; 0xc0
 8008e86:	701a      	strb	r2, [r3, #0]
	GATEWAY_ADDRESS[1] = 168;
 8008e88:	4b80      	ldr	r3, [pc, #512]	; (800908c <MX_LWIP_Init+0x240>)
 8008e8a:	22a8      	movs	r2, #168	; 0xa8
 8008e8c:	705a      	strb	r2, [r3, #1]
	GATEWAY_ADDRESS[2] = 1;
 8008e8e:	4b7f      	ldr	r3, [pc, #508]	; (800908c <MX_LWIP_Init+0x240>)
 8008e90:	2201      	movs	r2, #1
 8008e92:	709a      	strb	r2, [r3, #2]
	GATEWAY_ADDRESS[3] = 1;
 8008e94:	4b7d      	ldr	r3, [pc, #500]	; (800908c <MX_LWIP_Init+0x240>)
 8008e96:	2201      	movs	r2, #1
 8008e98:	70da      	strb	r2, [r3, #3]

	/* Initilialize the LwIP stack with RTOS */
	tcpip_init( NULL, NULL);
 8008e9a:	2100      	movs	r1, #0
 8008e9c:	2000      	movs	r0, #0
 8008e9e:	f005 fd4b 	bl	800e938 <tcpip_init>

	/* IP addresses initialization without DHCP (IPv4) */
	IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2],
 8008ea2:	4b78      	ldr	r3, [pc, #480]	; (8009084 <MX_LWIP_Init+0x238>)
 8008ea4:	781b      	ldrb	r3, [r3, #0]
 8008ea6:	061a      	lsls	r2, r3, #24
 8008ea8:	4b76      	ldr	r3, [pc, #472]	; (8009084 <MX_LWIP_Init+0x238>)
 8008eaa:	785b      	ldrb	r3, [r3, #1]
 8008eac:	041b      	lsls	r3, r3, #16
 8008eae:	431a      	orrs	r2, r3
 8008eb0:	4b74      	ldr	r3, [pc, #464]	; (8009084 <MX_LWIP_Init+0x238>)
 8008eb2:	789b      	ldrb	r3, [r3, #2]
 8008eb4:	021b      	lsls	r3, r3, #8
 8008eb6:	4313      	orrs	r3, r2
 8008eb8:	4a72      	ldr	r2, [pc, #456]	; (8009084 <MX_LWIP_Init+0x238>)
 8008eba:	78d2      	ldrb	r2, [r2, #3]
 8008ebc:	4313      	orrs	r3, r2
 8008ebe:	061a      	lsls	r2, r3, #24
 8008ec0:	4b70      	ldr	r3, [pc, #448]	; (8009084 <MX_LWIP_Init+0x238>)
 8008ec2:	781b      	ldrb	r3, [r3, #0]
 8008ec4:	0619      	lsls	r1, r3, #24
 8008ec6:	4b6f      	ldr	r3, [pc, #444]	; (8009084 <MX_LWIP_Init+0x238>)
 8008ec8:	785b      	ldrb	r3, [r3, #1]
 8008eca:	041b      	lsls	r3, r3, #16
 8008ecc:	4319      	orrs	r1, r3
 8008ece:	4b6d      	ldr	r3, [pc, #436]	; (8009084 <MX_LWIP_Init+0x238>)
 8008ed0:	789b      	ldrb	r3, [r3, #2]
 8008ed2:	021b      	lsls	r3, r3, #8
 8008ed4:	430b      	orrs	r3, r1
 8008ed6:	496b      	ldr	r1, [pc, #428]	; (8009084 <MX_LWIP_Init+0x238>)
 8008ed8:	78c9      	ldrb	r1, [r1, #3]
 8008eda:	430b      	orrs	r3, r1
 8008edc:	021b      	lsls	r3, r3, #8
 8008ede:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008ee2:	431a      	orrs	r2, r3
 8008ee4:	4b67      	ldr	r3, [pc, #412]	; (8009084 <MX_LWIP_Init+0x238>)
 8008ee6:	781b      	ldrb	r3, [r3, #0]
 8008ee8:	0619      	lsls	r1, r3, #24
 8008eea:	4b66      	ldr	r3, [pc, #408]	; (8009084 <MX_LWIP_Init+0x238>)
 8008eec:	785b      	ldrb	r3, [r3, #1]
 8008eee:	041b      	lsls	r3, r3, #16
 8008ef0:	4319      	orrs	r1, r3
 8008ef2:	4b64      	ldr	r3, [pc, #400]	; (8009084 <MX_LWIP_Init+0x238>)
 8008ef4:	789b      	ldrb	r3, [r3, #2]
 8008ef6:	021b      	lsls	r3, r3, #8
 8008ef8:	430b      	orrs	r3, r1
 8008efa:	4962      	ldr	r1, [pc, #392]	; (8009084 <MX_LWIP_Init+0x238>)
 8008efc:	78c9      	ldrb	r1, [r1, #3]
 8008efe:	430b      	orrs	r3, r1
 8008f00:	0a1b      	lsrs	r3, r3, #8
 8008f02:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8008f06:	431a      	orrs	r2, r3
 8008f08:	4b5e      	ldr	r3, [pc, #376]	; (8009084 <MX_LWIP_Init+0x238>)
 8008f0a:	781b      	ldrb	r3, [r3, #0]
 8008f0c:	0619      	lsls	r1, r3, #24
 8008f0e:	4b5d      	ldr	r3, [pc, #372]	; (8009084 <MX_LWIP_Init+0x238>)
 8008f10:	785b      	ldrb	r3, [r3, #1]
 8008f12:	041b      	lsls	r3, r3, #16
 8008f14:	4319      	orrs	r1, r3
 8008f16:	4b5b      	ldr	r3, [pc, #364]	; (8009084 <MX_LWIP_Init+0x238>)
 8008f18:	789b      	ldrb	r3, [r3, #2]
 8008f1a:	021b      	lsls	r3, r3, #8
 8008f1c:	430b      	orrs	r3, r1
 8008f1e:	4959      	ldr	r1, [pc, #356]	; (8009084 <MX_LWIP_Init+0x238>)
 8008f20:	78c9      	ldrb	r1, [r1, #3]
 8008f22:	430b      	orrs	r3, r1
 8008f24:	0e1b      	lsrs	r3, r3, #24
 8008f26:	4313      	orrs	r3, r2
 8008f28:	4a59      	ldr	r2, [pc, #356]	; (8009090 <MX_LWIP_Init+0x244>)
 8008f2a:	6013      	str	r3, [r2, #0]
			IP_ADDRESS[3]);
	IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1],
 8008f2c:	4b56      	ldr	r3, [pc, #344]	; (8009088 <MX_LWIP_Init+0x23c>)
 8008f2e:	781b      	ldrb	r3, [r3, #0]
 8008f30:	061a      	lsls	r2, r3, #24
 8008f32:	4b55      	ldr	r3, [pc, #340]	; (8009088 <MX_LWIP_Init+0x23c>)
 8008f34:	785b      	ldrb	r3, [r3, #1]
 8008f36:	041b      	lsls	r3, r3, #16
 8008f38:	431a      	orrs	r2, r3
 8008f3a:	4b53      	ldr	r3, [pc, #332]	; (8009088 <MX_LWIP_Init+0x23c>)
 8008f3c:	789b      	ldrb	r3, [r3, #2]
 8008f3e:	021b      	lsls	r3, r3, #8
 8008f40:	4313      	orrs	r3, r2
 8008f42:	4a51      	ldr	r2, [pc, #324]	; (8009088 <MX_LWIP_Init+0x23c>)
 8008f44:	78d2      	ldrb	r2, [r2, #3]
 8008f46:	4313      	orrs	r3, r2
 8008f48:	061a      	lsls	r2, r3, #24
 8008f4a:	4b4f      	ldr	r3, [pc, #316]	; (8009088 <MX_LWIP_Init+0x23c>)
 8008f4c:	781b      	ldrb	r3, [r3, #0]
 8008f4e:	0619      	lsls	r1, r3, #24
 8008f50:	4b4d      	ldr	r3, [pc, #308]	; (8009088 <MX_LWIP_Init+0x23c>)
 8008f52:	785b      	ldrb	r3, [r3, #1]
 8008f54:	041b      	lsls	r3, r3, #16
 8008f56:	4319      	orrs	r1, r3
 8008f58:	4b4b      	ldr	r3, [pc, #300]	; (8009088 <MX_LWIP_Init+0x23c>)
 8008f5a:	789b      	ldrb	r3, [r3, #2]
 8008f5c:	021b      	lsls	r3, r3, #8
 8008f5e:	430b      	orrs	r3, r1
 8008f60:	4949      	ldr	r1, [pc, #292]	; (8009088 <MX_LWIP_Init+0x23c>)
 8008f62:	78c9      	ldrb	r1, [r1, #3]
 8008f64:	430b      	orrs	r3, r1
 8008f66:	021b      	lsls	r3, r3, #8
 8008f68:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008f6c:	431a      	orrs	r2, r3
 8008f6e:	4b46      	ldr	r3, [pc, #280]	; (8009088 <MX_LWIP_Init+0x23c>)
 8008f70:	781b      	ldrb	r3, [r3, #0]
 8008f72:	0619      	lsls	r1, r3, #24
 8008f74:	4b44      	ldr	r3, [pc, #272]	; (8009088 <MX_LWIP_Init+0x23c>)
 8008f76:	785b      	ldrb	r3, [r3, #1]
 8008f78:	041b      	lsls	r3, r3, #16
 8008f7a:	4319      	orrs	r1, r3
 8008f7c:	4b42      	ldr	r3, [pc, #264]	; (8009088 <MX_LWIP_Init+0x23c>)
 8008f7e:	789b      	ldrb	r3, [r3, #2]
 8008f80:	021b      	lsls	r3, r3, #8
 8008f82:	430b      	orrs	r3, r1
 8008f84:	4940      	ldr	r1, [pc, #256]	; (8009088 <MX_LWIP_Init+0x23c>)
 8008f86:	78c9      	ldrb	r1, [r1, #3]
 8008f88:	430b      	orrs	r3, r1
 8008f8a:	0a1b      	lsrs	r3, r3, #8
 8008f8c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8008f90:	431a      	orrs	r2, r3
 8008f92:	4b3d      	ldr	r3, [pc, #244]	; (8009088 <MX_LWIP_Init+0x23c>)
 8008f94:	781b      	ldrb	r3, [r3, #0]
 8008f96:	0619      	lsls	r1, r3, #24
 8008f98:	4b3b      	ldr	r3, [pc, #236]	; (8009088 <MX_LWIP_Init+0x23c>)
 8008f9a:	785b      	ldrb	r3, [r3, #1]
 8008f9c:	041b      	lsls	r3, r3, #16
 8008f9e:	4319      	orrs	r1, r3
 8008fa0:	4b39      	ldr	r3, [pc, #228]	; (8009088 <MX_LWIP_Init+0x23c>)
 8008fa2:	789b      	ldrb	r3, [r3, #2]
 8008fa4:	021b      	lsls	r3, r3, #8
 8008fa6:	430b      	orrs	r3, r1
 8008fa8:	4937      	ldr	r1, [pc, #220]	; (8009088 <MX_LWIP_Init+0x23c>)
 8008faa:	78c9      	ldrb	r1, [r1, #3]
 8008fac:	430b      	orrs	r3, r1
 8008fae:	0e1b      	lsrs	r3, r3, #24
 8008fb0:	4313      	orrs	r3, r2
 8008fb2:	4a38      	ldr	r2, [pc, #224]	; (8009094 <MX_LWIP_Init+0x248>)
 8008fb4:	6013      	str	r3, [r2, #0]
			NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
	IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2],
 8008fb6:	4b35      	ldr	r3, [pc, #212]	; (800908c <MX_LWIP_Init+0x240>)
 8008fb8:	781b      	ldrb	r3, [r3, #0]
 8008fba:	061a      	lsls	r2, r3, #24
 8008fbc:	4b33      	ldr	r3, [pc, #204]	; (800908c <MX_LWIP_Init+0x240>)
 8008fbe:	785b      	ldrb	r3, [r3, #1]
 8008fc0:	041b      	lsls	r3, r3, #16
 8008fc2:	431a      	orrs	r2, r3
 8008fc4:	4b31      	ldr	r3, [pc, #196]	; (800908c <MX_LWIP_Init+0x240>)
 8008fc6:	789b      	ldrb	r3, [r3, #2]
 8008fc8:	021b      	lsls	r3, r3, #8
 8008fca:	4313      	orrs	r3, r2
 8008fcc:	4a2f      	ldr	r2, [pc, #188]	; (800908c <MX_LWIP_Init+0x240>)
 8008fce:	78d2      	ldrb	r2, [r2, #3]
 8008fd0:	4313      	orrs	r3, r2
 8008fd2:	061a      	lsls	r2, r3, #24
 8008fd4:	4b2d      	ldr	r3, [pc, #180]	; (800908c <MX_LWIP_Init+0x240>)
 8008fd6:	781b      	ldrb	r3, [r3, #0]
 8008fd8:	0619      	lsls	r1, r3, #24
 8008fda:	4b2c      	ldr	r3, [pc, #176]	; (800908c <MX_LWIP_Init+0x240>)
 8008fdc:	785b      	ldrb	r3, [r3, #1]
 8008fde:	041b      	lsls	r3, r3, #16
 8008fe0:	4319      	orrs	r1, r3
 8008fe2:	4b2a      	ldr	r3, [pc, #168]	; (800908c <MX_LWIP_Init+0x240>)
 8008fe4:	789b      	ldrb	r3, [r3, #2]
 8008fe6:	021b      	lsls	r3, r3, #8
 8008fe8:	430b      	orrs	r3, r1
 8008fea:	4928      	ldr	r1, [pc, #160]	; (800908c <MX_LWIP_Init+0x240>)
 8008fec:	78c9      	ldrb	r1, [r1, #3]
 8008fee:	430b      	orrs	r3, r1
 8008ff0:	021b      	lsls	r3, r3, #8
 8008ff2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008ff6:	431a      	orrs	r2, r3
 8008ff8:	4b24      	ldr	r3, [pc, #144]	; (800908c <MX_LWIP_Init+0x240>)
 8008ffa:	781b      	ldrb	r3, [r3, #0]
 8008ffc:	0619      	lsls	r1, r3, #24
 8008ffe:	4b23      	ldr	r3, [pc, #140]	; (800908c <MX_LWIP_Init+0x240>)
 8009000:	785b      	ldrb	r3, [r3, #1]
 8009002:	041b      	lsls	r3, r3, #16
 8009004:	4319      	orrs	r1, r3
 8009006:	4b21      	ldr	r3, [pc, #132]	; (800908c <MX_LWIP_Init+0x240>)
 8009008:	789b      	ldrb	r3, [r3, #2]
 800900a:	021b      	lsls	r3, r3, #8
 800900c:	430b      	orrs	r3, r1
 800900e:	491f      	ldr	r1, [pc, #124]	; (800908c <MX_LWIP_Init+0x240>)
 8009010:	78c9      	ldrb	r1, [r1, #3]
 8009012:	430b      	orrs	r3, r1
 8009014:	0a1b      	lsrs	r3, r3, #8
 8009016:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800901a:	431a      	orrs	r2, r3
 800901c:	4b1b      	ldr	r3, [pc, #108]	; (800908c <MX_LWIP_Init+0x240>)
 800901e:	781b      	ldrb	r3, [r3, #0]
 8009020:	0619      	lsls	r1, r3, #24
 8009022:	4b1a      	ldr	r3, [pc, #104]	; (800908c <MX_LWIP_Init+0x240>)
 8009024:	785b      	ldrb	r3, [r3, #1]
 8009026:	041b      	lsls	r3, r3, #16
 8009028:	4319      	orrs	r1, r3
 800902a:	4b18      	ldr	r3, [pc, #96]	; (800908c <MX_LWIP_Init+0x240>)
 800902c:	789b      	ldrb	r3, [r3, #2]
 800902e:	021b      	lsls	r3, r3, #8
 8009030:	430b      	orrs	r3, r1
 8009032:	4916      	ldr	r1, [pc, #88]	; (800908c <MX_LWIP_Init+0x240>)
 8009034:	78c9      	ldrb	r1, [r1, #3]
 8009036:	430b      	orrs	r3, r1
 8009038:	0e1b      	lsrs	r3, r3, #24
 800903a:	4313      	orrs	r3, r2
 800903c:	4a16      	ldr	r2, [pc, #88]	; (8009098 <MX_LWIP_Init+0x24c>)
 800903e:	6013      	str	r3, [r2, #0]
			GATEWAY_ADDRESS[3]);

	/* add the network interface (IPv4/IPv6) with RTOS */
	netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init,
 8009040:	4b16      	ldr	r3, [pc, #88]	; (800909c <MX_LWIP_Init+0x250>)
 8009042:	9302      	str	r3, [sp, #8]
 8009044:	4b16      	ldr	r3, [pc, #88]	; (80090a0 <MX_LWIP_Init+0x254>)
 8009046:	9301      	str	r3, [sp, #4]
 8009048:	2300      	movs	r3, #0
 800904a:	9300      	str	r3, [sp, #0]
 800904c:	4b12      	ldr	r3, [pc, #72]	; (8009098 <MX_LWIP_Init+0x24c>)
 800904e:	4a11      	ldr	r2, [pc, #68]	; (8009094 <MX_LWIP_Init+0x248>)
 8009050:	490f      	ldr	r1, [pc, #60]	; (8009090 <MX_LWIP_Init+0x244>)
 8009052:	4814      	ldr	r0, [pc, #80]	; (80090a4 <MX_LWIP_Init+0x258>)
 8009054:	f006 f9f4 	bl	800f440 <netif_add>
			&tcpip_input);

	/* Registers the default network interface */
	netif_set_default(&gnetif);
 8009058:	4812      	ldr	r0, [pc, #72]	; (80090a4 <MX_LWIP_Init+0x258>)
 800905a:	f006 fba1 	bl	800f7a0 <netif_set_default>

	if (netif_is_link_up(&gnetif)) {
 800905e:	4b11      	ldr	r3, [pc, #68]	; (80090a4 <MX_LWIP_Init+0x258>)
 8009060:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8009064:	089b      	lsrs	r3, r3, #2
 8009066:	f003 0301 	and.w	r3, r3, #1
 800906a:	b2db      	uxtb	r3, r3
 800906c:	2b00      	cmp	r3, #0
 800906e:	d003      	beq.n	8009078 <MX_LWIP_Init+0x22c>
		/* When the netif is fully configured this function must be called */
		netif_set_up(&gnetif);
 8009070:	480c      	ldr	r0, [pc, #48]	; (80090a4 <MX_LWIP_Init+0x258>)
 8009072:	f006 fba5 	bl	800f7c0 <netif_set_up>
	}

	/* USER CODE BEGIN 3 */

	/* USER CODE END 3 */
}
 8009076:	e002      	b.n	800907e <MX_LWIP_Init+0x232>
		netif_set_down(&gnetif);
 8009078:	480a      	ldr	r0, [pc, #40]	; (80090a4 <MX_LWIP_Init+0x258>)
 800907a:	f006 fc0d 	bl	800f898 <netif_set_down>
}
 800907e:	bf00      	nop
 8009080:	46bd      	mov	sp, r7
 8009082:	bd80      	pop	{r7, pc}
 8009084:	20001448 	.word	0x20001448
 8009088:	20001444 	.word	0x20001444
 800908c:	2000140c 	.word	0x2000140c
 8009090:	20001440 	.word	0x20001440
 8009094:	2000144c 	.word	0x2000144c
 8009098:	20001450 	.word	0x20001450
 800909c:	0800e849 	.word	0x0800e849
 80090a0:	080096ed 	.word	0x080096ed
 80090a4:	20001410 	.word	0x20001410

080090a8 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b08e      	sub	sp, #56	; 0x38
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80090b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80090b4:	2200      	movs	r2, #0
 80090b6:	601a      	str	r2, [r3, #0]
 80090b8:	605a      	str	r2, [r3, #4]
 80090ba:	609a      	str	r2, [r3, #8]
 80090bc:	60da      	str	r2, [r3, #12]
 80090be:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	4a52      	ldr	r2, [pc, #328]	; (8009210 <HAL_ETH_MspInit+0x168>)
 80090c6:	4293      	cmp	r3, r2
 80090c8:	f040 809e 	bne.w	8009208 <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 80090cc:	4b51      	ldr	r3, [pc, #324]	; (8009214 <HAL_ETH_MspInit+0x16c>)
 80090ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090d0:	4a50      	ldr	r2, [pc, #320]	; (8009214 <HAL_ETH_MspInit+0x16c>)
 80090d2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80090d6:	6313      	str	r3, [r2, #48]	; 0x30
 80090d8:	4b4e      	ldr	r3, [pc, #312]	; (8009214 <HAL_ETH_MspInit+0x16c>)
 80090da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80090e0:	623b      	str	r3, [r7, #32]
 80090e2:	6a3b      	ldr	r3, [r7, #32]
 80090e4:	4b4b      	ldr	r3, [pc, #300]	; (8009214 <HAL_ETH_MspInit+0x16c>)
 80090e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090e8:	4a4a      	ldr	r2, [pc, #296]	; (8009214 <HAL_ETH_MspInit+0x16c>)
 80090ea:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80090ee:	6313      	str	r3, [r2, #48]	; 0x30
 80090f0:	4b48      	ldr	r3, [pc, #288]	; (8009214 <HAL_ETH_MspInit+0x16c>)
 80090f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090f4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80090f8:	61fb      	str	r3, [r7, #28]
 80090fa:	69fb      	ldr	r3, [r7, #28]
 80090fc:	4b45      	ldr	r3, [pc, #276]	; (8009214 <HAL_ETH_MspInit+0x16c>)
 80090fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009100:	4a44      	ldr	r2, [pc, #272]	; (8009214 <HAL_ETH_MspInit+0x16c>)
 8009102:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009106:	6313      	str	r3, [r2, #48]	; 0x30
 8009108:	4b42      	ldr	r3, [pc, #264]	; (8009214 <HAL_ETH_MspInit+0x16c>)
 800910a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800910c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009110:	61bb      	str	r3, [r7, #24]
 8009112:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009114:	4b3f      	ldr	r3, [pc, #252]	; (8009214 <HAL_ETH_MspInit+0x16c>)
 8009116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009118:	4a3e      	ldr	r2, [pc, #248]	; (8009214 <HAL_ETH_MspInit+0x16c>)
 800911a:	f043 0304 	orr.w	r3, r3, #4
 800911e:	6313      	str	r3, [r2, #48]	; 0x30
 8009120:	4b3c      	ldr	r3, [pc, #240]	; (8009214 <HAL_ETH_MspInit+0x16c>)
 8009122:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009124:	f003 0304 	and.w	r3, r3, #4
 8009128:	617b      	str	r3, [r7, #20]
 800912a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800912c:	4b39      	ldr	r3, [pc, #228]	; (8009214 <HAL_ETH_MspInit+0x16c>)
 800912e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009130:	4a38      	ldr	r2, [pc, #224]	; (8009214 <HAL_ETH_MspInit+0x16c>)
 8009132:	f043 0301 	orr.w	r3, r3, #1
 8009136:	6313      	str	r3, [r2, #48]	; 0x30
 8009138:	4b36      	ldr	r3, [pc, #216]	; (8009214 <HAL_ETH_MspInit+0x16c>)
 800913a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800913c:	f003 0301 	and.w	r3, r3, #1
 8009140:	613b      	str	r3, [r7, #16]
 8009142:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009144:	4b33      	ldr	r3, [pc, #204]	; (8009214 <HAL_ETH_MspInit+0x16c>)
 8009146:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009148:	4a32      	ldr	r2, [pc, #200]	; (8009214 <HAL_ETH_MspInit+0x16c>)
 800914a:	f043 0302 	orr.w	r3, r3, #2
 800914e:	6313      	str	r3, [r2, #48]	; 0x30
 8009150:	4b30      	ldr	r3, [pc, #192]	; (8009214 <HAL_ETH_MspInit+0x16c>)
 8009152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009154:	f003 0302 	and.w	r3, r3, #2
 8009158:	60fb      	str	r3, [r7, #12]
 800915a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800915c:	4b2d      	ldr	r3, [pc, #180]	; (8009214 <HAL_ETH_MspInit+0x16c>)
 800915e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009160:	4a2c      	ldr	r2, [pc, #176]	; (8009214 <HAL_ETH_MspInit+0x16c>)
 8009162:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009166:	6313      	str	r3, [r2, #48]	; 0x30
 8009168:	4b2a      	ldr	r3, [pc, #168]	; (8009214 <HAL_ETH_MspInit+0x16c>)
 800916a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800916c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009170:	60bb      	str	r3, [r7, #8]
 8009172:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8009174:	2332      	movs	r3, #50	; 0x32
 8009176:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009178:	2302      	movs	r3, #2
 800917a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800917c:	2300      	movs	r3, #0
 800917e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009180:	2303      	movs	r3, #3
 8009182:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009184:	230b      	movs	r3, #11
 8009186:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009188:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800918c:	4619      	mov	r1, r3
 800918e:	4822      	ldr	r0, [pc, #136]	; (8009218 <HAL_ETH_MspInit+0x170>)
 8009190:	f7fc fa12 	bl	80055b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8009194:	2386      	movs	r3, #134	; 0x86
 8009196:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009198:	2302      	movs	r3, #2
 800919a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800919c:	2300      	movs	r3, #0
 800919e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80091a0:	2303      	movs	r3, #3
 80091a2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80091a4:	230b      	movs	r3, #11
 80091a6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80091a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80091ac:	4619      	mov	r1, r3
 80091ae:	481b      	ldr	r0, [pc, #108]	; (800921c <HAL_ETH_MspInit+0x174>)
 80091b0:	f7fc fa02 	bl	80055b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80091b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80091b8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80091ba:	2302      	movs	r3, #2
 80091bc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80091be:	2300      	movs	r3, #0
 80091c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80091c2:	2303      	movs	r3, #3
 80091c4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80091c6:	230b      	movs	r3, #11
 80091c8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80091ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80091ce:	4619      	mov	r1, r3
 80091d0:	4813      	ldr	r0, [pc, #76]	; (8009220 <HAL_ETH_MspInit+0x178>)
 80091d2:	f7fc f9f1 	bl	80055b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 80091d6:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80091da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80091dc:	2302      	movs	r3, #2
 80091de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80091e0:	2300      	movs	r3, #0
 80091e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80091e4:	2303      	movs	r3, #3
 80091e6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80091e8:	230b      	movs	r3, #11
 80091ea:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80091ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80091f0:	4619      	mov	r1, r3
 80091f2:	480c      	ldr	r0, [pc, #48]	; (8009224 <HAL_ETH_MspInit+0x17c>)
 80091f4:	f7fc f9e0 	bl	80055b8 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 80091f8:	2200      	movs	r2, #0
 80091fa:	2105      	movs	r1, #5
 80091fc:	203d      	movs	r0, #61	; 0x3d
 80091fe:	f7fb f99d 	bl	800453c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8009202:	203d      	movs	r0, #61	; 0x3d
 8009204:	f7fb f9b6 	bl	8004574 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8009208:	bf00      	nop
 800920a:	3738      	adds	r7, #56	; 0x38
 800920c:	46bd      	mov	sp, r7
 800920e:	bd80      	pop	{r7, pc}
 8009210:	40028000 	.word	0x40028000
 8009214:	40023800 	.word	0x40023800
 8009218:	40020800 	.word	0x40020800
 800921c:	40020000 	.word	0x40020000
 8009220:	40020400 	.word	0x40020400
 8009224:	40021800 	.word	0x40021800

08009228 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8009228:	b580      	push	{r7, lr}
 800922a:	b082      	sub	sp, #8
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(s_xSemaphore);
 8009230:	4b04      	ldr	r3, [pc, #16]	; (8009244 <HAL_ETH_RxCpltCallback+0x1c>)
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	4618      	mov	r0, r3
 8009236:	f000 fc59 	bl	8009aec <osSemaphoreRelease>
}
 800923a:	bf00      	nop
 800923c:	3708      	adds	r7, #8
 800923e:	46bd      	mov	sp, r7
 8009240:	bd80      	pop	{r7, pc}
 8009242:	bf00      	nop
 8009244:	20000700 	.word	0x20000700

08009248 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{ 
 8009248:	b5b0      	push	{r4, r5, r7, lr}
 800924a:	b090      	sub	sp, #64	; 0x40
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 8009250:	2300      	movs	r3, #0
 8009252:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_StatusTypeDef hal_eth_init_status;
  
/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8009254:	4b5c      	ldr	r3, [pc, #368]	; (80093c8 <low_level_init+0x180>)
 8009256:	4a5d      	ldr	r2, [pc, #372]	; (80093cc <low_level_init+0x184>)
 8009258:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800925a:	4b5b      	ldr	r3, [pc, #364]	; (80093c8 <low_level_init+0x180>)
 800925c:	2201      	movs	r2, #1
 800925e:	605a      	str	r2, [r3, #4]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 8009260:	4b59      	ldr	r3, [pc, #356]	; (80093c8 <low_level_init+0x180>)
 8009262:	2200      	movs	r2, #0
 8009264:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 8009266:	2300      	movs	r3, #0
 8009268:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  MACAddr[1] = 0x80;
 800926c:	2380      	movs	r3, #128	; 0x80
 800926e:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  MACAddr[2] = 0xE1;
 8009272:	23e1      	movs	r3, #225	; 0xe1
 8009274:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  MACAddr[3] = 0x00;
 8009278:	2300      	movs	r3, #0
 800927a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  MACAddr[4] = 0x00;
 800927e:	2300      	movs	r3, #0
 8009280:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  MACAddr[5] = 0x00;
 8009284:	2300      	movs	r3, #0
 8009286:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  heth.Init.MACAddr = &MACAddr[0];
 800928a:	4a4f      	ldr	r2, [pc, #316]	; (80093c8 <low_level_init+0x180>)
 800928c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009290:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 8009292:	4b4d      	ldr	r3, [pc, #308]	; (80093c8 <low_level_init+0x180>)
 8009294:	2201      	movs	r2, #1
 8009296:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 8009298:	4b4b      	ldr	r3, [pc, #300]	; (80093c8 <low_level_init+0x180>)
 800929a:	2200      	movs	r2, #0
 800929c:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800929e:	4b4a      	ldr	r3, [pc, #296]	; (80093c8 <low_level_init+0x180>)
 80092a0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80092a4:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */
    
  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 80092a6:	4848      	ldr	r0, [pc, #288]	; (80093c8 <low_level_init+0x180>)
 80092a8:	f7fb f994 	bl	80045d4 <HAL_ETH_Init>
 80092ac:	4603      	mov	r3, r0
 80092ae:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  if (hal_eth_init_status == HAL_OK)
 80092b2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d108      	bne.n	80092cc <low_level_init+0x84>
  {
    /* Set netif link flag */  
    netif->flags |= NETIF_FLAG_LINK_UP;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80092c0:	f043 0304 	orr.w	r3, r3, #4
 80092c4:	b2da      	uxtb	r2, r3
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 80092cc:	2304      	movs	r3, #4
 80092ce:	4a40      	ldr	r2, [pc, #256]	; (80093d0 <low_level_init+0x188>)
 80092d0:	4940      	ldr	r1, [pc, #256]	; (80093d4 <low_level_init+0x18c>)
 80092d2:	483d      	ldr	r0, [pc, #244]	; (80093c8 <low_level_init+0x180>)
 80092d4:	f7fb fb1a 	bl	800490c <HAL_ETH_DMATxDescListInit>
     
  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 80092d8:	2304      	movs	r3, #4
 80092da:	4a3f      	ldr	r2, [pc, #252]	; (80093d8 <low_level_init+0x190>)
 80092dc:	493f      	ldr	r1, [pc, #252]	; (80093dc <low_level_init+0x194>)
 80092de:	483a      	ldr	r0, [pc, #232]	; (80093c8 <low_level_init+0x180>)
 80092e0:	f7fb fb7d 	bl	80049de <HAL_ETH_DMARxDescListInit>
 
#if LWIP_ARP || LWIP_ETHERNET 

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	2206      	movs	r2, #6
 80092e8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  
  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 80092ec:	4b36      	ldr	r3, [pc, #216]	; (80093c8 <low_level_init+0x180>)
 80092ee:	695b      	ldr	r3, [r3, #20]
 80092f0:	781a      	ldrb	r2, [r3, #0]
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 80092f8:	4b33      	ldr	r3, [pc, #204]	; (80093c8 <low_level_init+0x180>)
 80092fa:	695b      	ldr	r3, [r3, #20]
 80092fc:	785a      	ldrb	r2, [r3, #1]
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8009304:	4b30      	ldr	r3, [pc, #192]	; (80093c8 <low_level_init+0x180>)
 8009306:	695b      	ldr	r3, [r3, #20]
 8009308:	789a      	ldrb	r2, [r3, #2]
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8009310:	4b2d      	ldr	r3, [pc, #180]	; (80093c8 <low_level_init+0x180>)
 8009312:	695b      	ldr	r3, [r3, #20]
 8009314:	78da      	ldrb	r2, [r3, #3]
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800931c:	4b2a      	ldr	r3, [pc, #168]	; (80093c8 <low_level_init+0x180>)
 800931e:	695b      	ldr	r3, [r3, #20]
 8009320:	791a      	ldrb	r2, [r3, #4]
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8009328:	4b27      	ldr	r3, [pc, #156]	; (80093c8 <low_level_init+0x180>)
 800932a:	695b      	ldr	r3, [r3, #20]
 800932c:	795a      	ldrb	r2, [r3, #5]
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  
  /* maximum transfer unit */
  netif->mtu = 1500;
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800933a:	841a      	strh	r2, [r3, #32]
  
  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8009342:	f043 030a 	orr.w	r3, r3, #10
 8009346:	b2da      	uxtb	r2, r3
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  #else 
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */
  
/* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(SEM);
 800934e:	2300      	movs	r3, #0
 8009350:	62bb      	str	r3, [r7, #40]	; 0x28
 8009352:	2300      	movs	r3, #0
 8009354:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 8009356:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800935a:	2101      	movs	r1, #1
 800935c:	4618      	mov	r0, r3
 800935e:	f000 fb43 	bl	80099e8 <osSemaphoreCreate>
 8009362:	4602      	mov	r2, r0
 8009364:	4b1e      	ldr	r3, [pc, #120]	; (80093e0 <low_level_init+0x198>)
 8009366:	601a      	str	r2, [r3, #0]

/* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 8009368:	4b1e      	ldr	r3, [pc, #120]	; (80093e4 <low_level_init+0x19c>)
 800936a:	f107 040c 	add.w	r4, r7, #12
 800936e:	461d      	mov	r5, r3
 8009370:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009372:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009374:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8009378:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 800937c:	f107 030c 	add.w	r3, r7, #12
 8009380:	6879      	ldr	r1, [r7, #4]
 8009382:	4618      	mov	r0, r3
 8009384:	f000 fa28 	bl	80097d8 <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */  
  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 8009388:	480f      	ldr	r0, [pc, #60]	; (80093c8 <low_level_init+0x180>)
 800938a:	f7fb fe50 	bl	800502e <HAL_ETH_Start>
    
/* USER CODE END PHY_PRE_CONFIG */
  

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 800938e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009392:	461a      	mov	r2, r3
 8009394:	211d      	movs	r1, #29
 8009396:	480c      	ldr	r0, [pc, #48]	; (80093c8 <low_level_init+0x180>)
 8009398:	f7fb fd7b 	bl	8004e92 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 800939c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800939e:	f043 030b 	orr.w	r3, r3, #11
 80093a2:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Enable Interrupt on change of link status */ 
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 80093a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093a6:	461a      	mov	r2, r3
 80093a8:	211d      	movs	r1, #29
 80093aa:	4807      	ldr	r0, [pc, #28]	; (80093c8 <low_level_init+0x180>)
 80093ac:	f7fb fdd9 	bl	8004f62 <HAL_ETH_WritePHYRegister>
  
  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 80093b0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80093b4:	461a      	mov	r2, r3
 80093b6:	211d      	movs	r1, #29
 80093b8:	4803      	ldr	r0, [pc, #12]	; (80093c8 <low_level_init+0x180>)
 80093ba:	f7fb fd6a 	bl	8004e92 <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */ 
    
/* USER CODE END LOW_LEVEL_INIT */
}
 80093be:	bf00      	nop
 80093c0:	3740      	adds	r7, #64	; 0x40
 80093c2:	46bd      	mov	sp, r7
 80093c4:	bdb0      	pop	{r4, r5, r7, pc}
 80093c6:	bf00      	nop
 80093c8:	20002d24 	.word	0x20002d24
 80093cc:	40028000 	.word	0x40028000
 80093d0:	20002d6c 	.word	0x20002d6c
 80093d4:	20001454 	.word	0x20001454
 80093d8:	200014d4 	.word	0x200014d4
 80093dc:	20002ca4 	.word	0x20002ca4
 80093e0:	20000700 	.word	0x20000700
 80093e4:	0801f668 	.word	0x0801f668

080093e8 <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b08a      	sub	sp, #40	; 0x28
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
 80093f0:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 80093f2:	4b4b      	ldr	r3, [pc, #300]	; (8009520 <low_level_output+0x138>)
 80093f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093f6:	689b      	ldr	r3, [r3, #8]
 80093f8:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 80093fa:	2300      	movs	r3, #0
 80093fc:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 80093fe:	2300      	movs	r3, #0
 8009400:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 8009402:	2300      	movs	r3, #0
 8009404:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 8009406:	2300      	movs	r3, #0
 8009408:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800940a:	4b45      	ldr	r3, [pc, #276]	; (8009520 <low_level_output+0x138>)
 800940c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800940e:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 8009410:	2300      	movs	r3, #0
 8009412:	613b      	str	r3, [r7, #16]
  
  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 8009414:	683b      	ldr	r3, [r7, #0]
 8009416:	623b      	str	r3, [r7, #32]
 8009418:	e05a      	b.n	80094d0 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800941a:	69bb      	ldr	r3, [r7, #24]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	2b00      	cmp	r3, #0
 8009420:	da03      	bge.n	800942a <low_level_output+0x42>
      {
        errval = ERR_USE;
 8009422:	23f8      	movs	r3, #248	; 0xf8
 8009424:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 8009428:	e05c      	b.n	80094e4 <low_level_output+0xfc>
      }
    
      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800942a:	6a3b      	ldr	r3, [r7, #32]
 800942c:	895b      	ldrh	r3, [r3, #10]
 800942e:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 8009430:	2300      	movs	r3, #0
 8009432:	60bb      	str	r3, [r7, #8]
    
      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8009434:	e02f      	b.n	8009496 <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 8009436:	69fa      	ldr	r2, [r7, #28]
 8009438:	693b      	ldr	r3, [r7, #16]
 800943a:	18d0      	adds	r0, r2, r3
 800943c:	6a3b      	ldr	r3, [r7, #32]
 800943e:	685a      	ldr	r2, [r3, #4]
 8009440:	68bb      	ldr	r3, [r7, #8]
 8009442:	18d1      	adds	r1, r2, r3
 8009444:	693a      	ldr	r2, [r7, #16]
 8009446:	f240 53f4 	movw	r3, #1524	; 0x5f4
 800944a:	1a9b      	subs	r3, r3, r2
 800944c:	461a      	mov	r2, r3
 800944e:	f010 fd62 	bl	8019f16 <memcpy>
      
        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 8009452:	69bb      	ldr	r3, [r7, #24]
 8009454:	68db      	ldr	r3, [r3, #12]
 8009456:	61bb      	str	r3, [r7, #24]
      
        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8009458:	69bb      	ldr	r3, [r7, #24]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	2b00      	cmp	r3, #0
 800945e:	da03      	bge.n	8009468 <low_level_output+0x80>
        {
          errval = ERR_USE;
 8009460:	23f8      	movs	r3, #248	; 0xf8
 8009462:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 8009466:	e03d      	b.n	80094e4 <low_level_output+0xfc>
        }
      
        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 8009468:	69bb      	ldr	r3, [r7, #24]
 800946a:	689b      	ldr	r3, [r3, #8]
 800946c:	61fb      	str	r3, [r7, #28]
      
        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800946e:	693a      	ldr	r2, [r7, #16]
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	4413      	add	r3, r2
 8009474:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 8009478:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800947a:	68ba      	ldr	r2, [r7, #8]
 800947c:	693b      	ldr	r3, [r7, #16]
 800947e:	1ad3      	subs	r3, r2, r3
 8009480:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8009484:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 8009486:	697a      	ldr	r2, [r7, #20]
 8009488:	693b      	ldr	r3, [r7, #16]
 800948a:	1ad3      	subs	r3, r2, r3
 800948c:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8009490:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 8009492:	2300      	movs	r3, #0
 8009494:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8009496:	68fa      	ldr	r2, [r7, #12]
 8009498:	693b      	ldr	r3, [r7, #16]
 800949a:	4413      	add	r3, r2
 800949c:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80094a0:	4293      	cmp	r3, r2
 80094a2:	d8c8      	bhi.n	8009436 <low_level_output+0x4e>
      }
    
      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 80094a4:	69fa      	ldr	r2, [r7, #28]
 80094a6:	693b      	ldr	r3, [r7, #16]
 80094a8:	18d0      	adds	r0, r2, r3
 80094aa:	6a3b      	ldr	r3, [r7, #32]
 80094ac:	685a      	ldr	r2, [r3, #4]
 80094ae:	68bb      	ldr	r3, [r7, #8]
 80094b0:	4413      	add	r3, r2
 80094b2:	68fa      	ldr	r2, [r7, #12]
 80094b4:	4619      	mov	r1, r3
 80094b6:	f010 fd2e 	bl	8019f16 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 80094ba:	693a      	ldr	r2, [r7, #16]
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	4413      	add	r3, r2
 80094c0:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 80094c2:	697a      	ldr	r2, [r7, #20]
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	4413      	add	r3, r2
 80094c8:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 80094ca:	6a3b      	ldr	r3, [r7, #32]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	623b      	str	r3, [r7, #32]
 80094d0:	6a3b      	ldr	r3, [r7, #32]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d1a1      	bne.n	800941a <low_level_output+0x32>
    }
  
  /* Prepare transmit descriptors to give to DMA */ 
  HAL_ETH_TransmitFrame(&heth, framelength);
 80094d6:	6979      	ldr	r1, [r7, #20]
 80094d8:	4811      	ldr	r0, [pc, #68]	; (8009520 <low_level_output+0x138>)
 80094da:	f7fb faed 	bl	8004ab8 <HAL_ETH_TransmitFrame>
  
  errval = ERR_OK;
 80094de:	2300      	movs	r3, #0
 80094e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  
error:
  
  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 80094e4:	4b0e      	ldr	r3, [pc, #56]	; (8009520 <low_level_output+0x138>)
 80094e6:	681a      	ldr	r2, [r3, #0]
 80094e8:	f241 0314 	movw	r3, #4116	; 0x1014
 80094ec:	4413      	add	r3, r2
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	f003 0320 	and.w	r3, r3, #32
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d00d      	beq.n	8009514 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 80094f8:	4b09      	ldr	r3, [pc, #36]	; (8009520 <low_level_output+0x138>)
 80094fa:	681a      	ldr	r2, [r3, #0]
 80094fc:	f241 0314 	movw	r3, #4116	; 0x1014
 8009500:	4413      	add	r3, r2
 8009502:	2220      	movs	r2, #32
 8009504:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 8009506:	4b06      	ldr	r3, [pc, #24]	; (8009520 <low_level_output+0x138>)
 8009508:	681a      	ldr	r2, [r3, #0]
 800950a:	f241 0304 	movw	r3, #4100	; 0x1004
 800950e:	4413      	add	r3, r2
 8009510:	2200      	movs	r2, #0
 8009512:	601a      	str	r2, [r3, #0]
  }
  return errval;
 8009514:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8009518:	4618      	mov	r0, r3
 800951a:	3728      	adds	r7, #40	; 0x28
 800951c:	46bd      	mov	sp, r7
 800951e:	bd80      	pop	{r7, pc}
 8009520:	20002d24 	.word	0x20002d24

08009524 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 8009524:	b580      	push	{r7, lr}
 8009526:	b08c      	sub	sp, #48	; 0x30
 8009528:	af00      	add	r7, sp, #0
 800952a:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800952c:	2300      	movs	r3, #0
 800952e:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 8009530:	2300      	movs	r3, #0
 8009532:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 8009534:	2300      	movs	r3, #0
 8009536:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 8009538:	2300      	movs	r3, #0
 800953a:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 800953c:	2300      	movs	r3, #0
 800953e:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 8009540:	2300      	movs	r3, #0
 8009542:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 8009544:	2300      	movs	r3, #0
 8009546:	613b      	str	r3, [r7, #16]
  

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 8009548:	484f      	ldr	r0, [pc, #316]	; (8009688 <low_level_input+0x164>)
 800954a:	f7fb fb9f 	bl	8004c8c <HAL_ETH_GetReceivedFrame_IT>
 800954e:	4603      	mov	r3, r0
 8009550:	2b00      	cmp	r3, #0
 8009552:	d001      	beq.n	8009558 <low_level_input+0x34>
  
    return NULL;
 8009554:	2300      	movs	r3, #0
 8009556:	e092      	b.n	800967e <low_level_input+0x15a>
  
  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 8009558:	4b4b      	ldr	r3, [pc, #300]	; (8009688 <low_level_input+0x164>)
 800955a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800955c:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800955e:	4b4a      	ldr	r3, [pc, #296]	; (8009688 <low_level_input+0x164>)
 8009560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009562:	627b      	str	r3, [r7, #36]	; 0x24
  
  if (len > 0)
 8009564:	89fb      	ldrh	r3, [r7, #14]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d007      	beq.n	800957a <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800956a:	89fb      	ldrh	r3, [r7, #14]
 800956c:	f44f 72c1 	mov.w	r2, #386	; 0x182
 8009570:	4619      	mov	r1, r3
 8009572:	2000      	movs	r0, #0
 8009574:	f006 fa7a 	bl	800fa6c <pbuf_alloc>
 8009578:	62f8      	str	r0, [r7, #44]	; 0x2c
  }
  
  if (p != NULL)
 800957a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800957c:	2b00      	cmp	r3, #0
 800957e:	d04b      	beq.n	8009618 <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8009580:	4b41      	ldr	r3, [pc, #260]	; (8009688 <low_level_input+0x164>)
 8009582:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009584:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 8009586:	2300      	movs	r3, #0
 8009588:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800958a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800958c:	62bb      	str	r3, [r7, #40]	; 0x28
 800958e:	e040      	b.n	8009612 <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 8009590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009592:	895b      	ldrh	r3, [r3, #10]
 8009594:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 8009596:	2300      	movs	r3, #0
 8009598:	61bb      	str	r3, [r7, #24]
      
      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800959a:	e021      	b.n	80095e0 <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800959c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800959e:	685a      	ldr	r2, [r3, #4]
 80095a0:	69bb      	ldr	r3, [r7, #24]
 80095a2:	18d0      	adds	r0, r2, r3
 80095a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80095a6:	69fb      	ldr	r3, [r7, #28]
 80095a8:	18d1      	adds	r1, r2, r3
 80095aa:	69fa      	ldr	r2, [r7, #28]
 80095ac:	f240 53f4 	movw	r3, #1524	; 0x5f4
 80095b0:	1a9b      	subs	r3, r3, r2
 80095b2:	461a      	mov	r2, r3
 80095b4:	f010 fcaf 	bl	8019f16 <memcpy>
        
        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 80095b8:	6a3b      	ldr	r3, [r7, #32]
 80095ba:	68db      	ldr	r3, [r3, #12]
 80095bc:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 80095be:	6a3b      	ldr	r3, [r7, #32]
 80095c0:	689b      	ldr	r3, [r3, #8]
 80095c2:	627b      	str	r3, [r7, #36]	; 0x24
        
        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 80095c4:	69fa      	ldr	r2, [r7, #28]
 80095c6:	697b      	ldr	r3, [r7, #20]
 80095c8:	4413      	add	r3, r2
 80095ca:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 80095ce:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 80095d0:	69ba      	ldr	r2, [r7, #24]
 80095d2:	69fb      	ldr	r3, [r7, #28]
 80095d4:	1ad3      	subs	r3, r2, r3
 80095d6:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 80095da:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 80095dc:	2300      	movs	r3, #0
 80095de:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 80095e0:	697a      	ldr	r2, [r7, #20]
 80095e2:	69fb      	ldr	r3, [r7, #28]
 80095e4:	4413      	add	r3, r2
 80095e6:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80095ea:	4293      	cmp	r3, r2
 80095ec:	d8d6      	bhi.n	800959c <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 80095ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095f0:	685a      	ldr	r2, [r3, #4]
 80095f2:	69bb      	ldr	r3, [r7, #24]
 80095f4:	18d0      	adds	r0, r2, r3
 80095f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80095f8:	69fb      	ldr	r3, [r7, #28]
 80095fa:	4413      	add	r3, r2
 80095fc:	697a      	ldr	r2, [r7, #20]
 80095fe:	4619      	mov	r1, r3
 8009600:	f010 fc89 	bl	8019f16 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 8009604:	69fa      	ldr	r2, [r7, #28]
 8009606:	697b      	ldr	r3, [r7, #20]
 8009608:	4413      	add	r3, r2
 800960a:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800960c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	62bb      	str	r3, [r7, #40]	; 0x28
 8009612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009614:	2b00      	cmp	r3, #0
 8009616:	d1bb      	bne.n	8009590 <low_level_input+0x6c>
    }
  }  
  
    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8009618:	4b1b      	ldr	r3, [pc, #108]	; (8009688 <low_level_input+0x164>)
 800961a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800961c:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800961e:	2300      	movs	r3, #0
 8009620:	613b      	str	r3, [r7, #16]
 8009622:	e00b      	b.n	800963c <low_level_input+0x118>
    {  
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 8009624:	6a3b      	ldr	r3, [r7, #32]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800962c:	6a3b      	ldr	r3, [r7, #32]
 800962e:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8009630:	6a3b      	ldr	r3, [r7, #32]
 8009632:	68db      	ldr	r3, [r3, #12]
 8009634:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8009636:	693b      	ldr	r3, [r7, #16]
 8009638:	3301      	adds	r3, #1
 800963a:	613b      	str	r3, [r7, #16]
 800963c:	4b12      	ldr	r3, [pc, #72]	; (8009688 <low_level_input+0x164>)
 800963e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009640:	693a      	ldr	r2, [r7, #16]
 8009642:	429a      	cmp	r2, r3
 8009644:	d3ee      	bcc.n	8009624 <low_level_input+0x100>
    }
    
    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;  
 8009646:	4b10      	ldr	r3, [pc, #64]	; (8009688 <low_level_input+0x164>)
 8009648:	2200      	movs	r2, #0
 800964a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)  
 800964c:	4b0e      	ldr	r3, [pc, #56]	; (8009688 <low_level_input+0x164>)
 800964e:	681a      	ldr	r2, [r3, #0]
 8009650:	f241 0314 	movw	r3, #4116	; 0x1014
 8009654:	4413      	add	r3, r2
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800965c:	2b00      	cmp	r3, #0
 800965e:	d00d      	beq.n	800967c <low_level_input+0x158>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 8009660:	4b09      	ldr	r3, [pc, #36]	; (8009688 <low_level_input+0x164>)
 8009662:	681a      	ldr	r2, [r3, #0]
 8009664:	f241 0314 	movw	r3, #4116	; 0x1014
 8009668:	4413      	add	r3, r2
 800966a:	2280      	movs	r2, #128	; 0x80
 800966c:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 800966e:	4b06      	ldr	r3, [pc, #24]	; (8009688 <low_level_input+0x164>)
 8009670:	681a      	ldr	r2, [r3, #0]
 8009672:	f241 0308 	movw	r3, #4104	; 0x1008
 8009676:	4413      	add	r3, r2
 8009678:	2200      	movs	r2, #0
 800967a:	601a      	str	r2, [r3, #0]
  }
  return p;
 800967c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800967e:	4618      	mov	r0, r3
 8009680:	3730      	adds	r7, #48	; 0x30
 8009682:	46bd      	mov	sp, r7
 8009684:	bd80      	pop	{r7, pc}
 8009686:	bf00      	nop
 8009688:	20002d24 	.word	0x20002d24

0800968c <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b084      	sub	sp, #16
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	60fb      	str	r3, [r7, #12]
  
  for( ;; )
  {
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8009698:	4b12      	ldr	r3, [pc, #72]	; (80096e4 <ethernetif_input+0x58>)
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	f04f 31ff 	mov.w	r1, #4294967295
 80096a0:	4618      	mov	r0, r3
 80096a2:	f000 f9d5 	bl	8009a50 <osSemaphoreWait>
 80096a6:	4603      	mov	r3, r0
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d1f5      	bne.n	8009698 <ethernetif_input+0xc>
    {
      do
      {   
        LOCK_TCPIP_CORE();
 80096ac:	480e      	ldr	r0, [pc, #56]	; (80096e8 <ethernetif_input+0x5c>)
 80096ae:	f010 faaf 	bl	8019c10 <sys_mutex_lock>
        p = low_level_input( netif );
 80096b2:	68f8      	ldr	r0, [r7, #12]
 80096b4:	f7ff ff36 	bl	8009524 <low_level_input>
 80096b8:	60b8      	str	r0, [r7, #8]
        if   (p != NULL)
 80096ba:	68bb      	ldr	r3, [r7, #8]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d00a      	beq.n	80096d6 <ethernetif_input+0x4a>
        {
          if (netif->input( p, netif) != ERR_OK )
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	691b      	ldr	r3, [r3, #16]
 80096c4:	68f9      	ldr	r1, [r7, #12]
 80096c6:	68b8      	ldr	r0, [r7, #8]
 80096c8:	4798      	blx	r3
 80096ca:	4603      	mov	r3, r0
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d002      	beq.n	80096d6 <ethernetif_input+0x4a>
          {
            pbuf_free(p);
 80096d0:	68b8      	ldr	r0, [r7, #8]
 80096d2:	f006 fcab 	bl	801002c <pbuf_free>
          }
        }
        UNLOCK_TCPIP_CORE();
 80096d6:	4804      	ldr	r0, [pc, #16]	; (80096e8 <ethernetif_input+0x5c>)
 80096d8:	f010 faa9 	bl	8019c2e <sys_mutex_unlock>
      } while(p!=NULL);
 80096dc:	68bb      	ldr	r3, [r7, #8]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d1e4      	bne.n	80096ac <ethernetif_input+0x20>
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 80096e2:	e7d9      	b.n	8009698 <ethernetif_input+0xc>
 80096e4:	20000700 	.word	0x20000700
 80096e8:	20004588 	.word	0x20004588

080096ec <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b082      	sub	sp, #8
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d106      	bne.n	8009708 <ethernetif_init+0x1c>
 80096fa:	4b0e      	ldr	r3, [pc, #56]	; (8009734 <ethernetif_init+0x48>)
 80096fc:	f240 2235 	movw	r2, #565	; 0x235
 8009700:	490d      	ldr	r1, [pc, #52]	; (8009738 <ethernetif_init+0x4c>)
 8009702:	480e      	ldr	r0, [pc, #56]	; (800973c <ethernetif_init+0x50>)
 8009704:	f011 faf0 	bl	801ace8 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	2273      	movs	r2, #115	; 0x73
 800970c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->name[1] = IFNAME1;
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	2274      	movs	r2, #116	; 0x74
 8009714:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	4a09      	ldr	r2, [pc, #36]	; (8009740 <ethernetif_init+0x54>)
 800971c:	615a      	str	r2, [r3, #20]
 
#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	4a08      	ldr	r2, [pc, #32]	; (8009744 <ethernetif_init+0x58>)
 8009722:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8009724:	6878      	ldr	r0, [r7, #4]
 8009726:	f7ff fd8f 	bl	8009248 <low_level_init>

  return ERR_OK;
 800972a:	2300      	movs	r3, #0
}
 800972c:	4618      	mov	r0, r3
 800972e:	3708      	adds	r7, #8
 8009730:	46bd      	mov	sp, r7
 8009732:	bd80      	pop	{r7, pc}
 8009734:	0801f684 	.word	0x0801f684
 8009738:	0801f6a0 	.word	0x0801f6a0
 800973c:	0801f6b0 	.word	0x0801f6b0
 8009740:	08017c31 	.word	0x08017c31
 8009744:	080093e9 	.word	0x080093e9

08009748 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 8009748:	b580      	push	{r7, lr}
 800974a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800974c:	f7fa fa36 	bl	8003bbc <HAL_GetTick>
 8009750:	4603      	mov	r3, r0
}
 8009752:	4618      	mov	r0, r3
 8009754:	bd80      	pop	{r7, pc}

08009756 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8009756:	b480      	push	{r7}
 8009758:	b085      	sub	sp, #20
 800975a:	af00      	add	r7, sp, #0
 800975c:	4603      	mov	r3, r0
 800975e:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009760:	2300      	movs	r3, #0
 8009762:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009764:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009768:	2b84      	cmp	r3, #132	; 0x84
 800976a:	d005      	beq.n	8009778 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800976c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	4413      	add	r3, r2
 8009774:	3303      	adds	r3, #3
 8009776:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8009778:	68fb      	ldr	r3, [r7, #12]
}
 800977a:	4618      	mov	r0, r3
 800977c:	3714      	adds	r7, #20
 800977e:	46bd      	mov	sp, r7
 8009780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009784:	4770      	bx	lr

08009786 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8009786:	b480      	push	{r7}
 8009788:	b083      	sub	sp, #12
 800978a:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800978c:	f3ef 8305 	mrs	r3, IPSR
 8009790:	607b      	str	r3, [r7, #4]
  return(result);
 8009792:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8009794:	2b00      	cmp	r3, #0
 8009796:	bf14      	ite	ne
 8009798:	2301      	movne	r3, #1
 800979a:	2300      	moveq	r3, #0
 800979c:	b2db      	uxtb	r3, r3
}
 800979e:	4618      	mov	r0, r3
 80097a0:	370c      	adds	r7, #12
 80097a2:	46bd      	mov	sp, r7
 80097a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a8:	4770      	bx	lr

080097aa <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80097aa:	b580      	push	{r7, lr}
 80097ac:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80097ae:	f001 fe0d 	bl	800b3cc <vTaskStartScheduler>
  
  return osOK;
 80097b2:	2300      	movs	r3, #0
}
 80097b4:	4618      	mov	r0, r3
 80097b6:	bd80      	pop	{r7, pc}

080097b8 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 80097b8:	b580      	push	{r7, lr}
 80097ba:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 80097bc:	f7ff ffe3 	bl	8009786 <inHandlerMode>
 80097c0:	4603      	mov	r3, r0
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d003      	beq.n	80097ce <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 80097c6:	f001 ff29 	bl	800b61c <xTaskGetTickCountFromISR>
 80097ca:	4603      	mov	r3, r0
 80097cc:	e002      	b.n	80097d4 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 80097ce:	f001 ff15 	bl	800b5fc <xTaskGetTickCount>
 80097d2:	4603      	mov	r3, r0
  }
}
 80097d4:	4618      	mov	r0, r3
 80097d6:	bd80      	pop	{r7, pc}

080097d8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80097d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80097da:	b089      	sub	sp, #36	; 0x24
 80097dc:	af04      	add	r7, sp, #16
 80097de:	6078      	str	r0, [r7, #4]
 80097e0:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	695b      	ldr	r3, [r3, #20]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d020      	beq.n	800982c <osThreadCreate+0x54>
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	699b      	ldr	r3, [r3, #24]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d01c      	beq.n	800982c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	685c      	ldr	r4, [r3, #4]
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	681d      	ldr	r5, [r3, #0]
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	691e      	ldr	r6, [r3, #16]
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009804:	4618      	mov	r0, r3
 8009806:	f7ff ffa6 	bl	8009756 <makeFreeRtosPriority>
 800980a:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	695b      	ldr	r3, [r3, #20]
 8009810:	687a      	ldr	r2, [r7, #4]
 8009812:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009814:	9202      	str	r2, [sp, #8]
 8009816:	9301      	str	r3, [sp, #4]
 8009818:	9100      	str	r1, [sp, #0]
 800981a:	683b      	ldr	r3, [r7, #0]
 800981c:	4632      	mov	r2, r6
 800981e:	4629      	mov	r1, r5
 8009820:	4620      	mov	r0, r4
 8009822:	f001 fb55 	bl	800aed0 <xTaskCreateStatic>
 8009826:	4603      	mov	r3, r0
 8009828:	60fb      	str	r3, [r7, #12]
 800982a:	e01c      	b.n	8009866 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	685c      	ldr	r4, [r3, #4]
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009838:	b29e      	uxth	r6, r3
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009840:	4618      	mov	r0, r3
 8009842:	f7ff ff88 	bl	8009756 <makeFreeRtosPriority>
 8009846:	4602      	mov	r2, r0
 8009848:	f107 030c 	add.w	r3, r7, #12
 800984c:	9301      	str	r3, [sp, #4]
 800984e:	9200      	str	r2, [sp, #0]
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	4632      	mov	r2, r6
 8009854:	4629      	mov	r1, r5
 8009856:	4620      	mov	r0, r4
 8009858:	f001 fb9a 	bl	800af90 <xTaskCreate>
 800985c:	4603      	mov	r3, r0
 800985e:	2b01      	cmp	r3, #1
 8009860:	d001      	beq.n	8009866 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8009862:	2300      	movs	r3, #0
 8009864:	e000      	b.n	8009868 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8009866:	68fb      	ldr	r3, [r7, #12]
}
 8009868:	4618      	mov	r0, r3
 800986a:	3714      	adds	r7, #20
 800986c:	46bd      	mov	sp, r7
 800986e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009870 <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 8009870:	b580      	push	{r7, lr}
 8009872:	b082      	sub	sp, #8
 8009874:	af00      	add	r7, sp, #0
 8009876:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 8009878:	6878      	ldr	r0, [r7, #4]
 800987a:	f001 fce1 	bl	800b240 <vTaskDelete>
  return osOK;
 800987e:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 8009880:	4618      	mov	r0, r3
 8009882:	3708      	adds	r7, #8
 8009884:	46bd      	mov	sp, r7
 8009886:	bd80      	pop	{r7, pc}

08009888 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8009888:	b580      	push	{r7, lr}
 800988a:	b084      	sub	sp, #16
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	2b00      	cmp	r3, #0
 8009898:	d001      	beq.n	800989e <osDelay+0x16>
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	e000      	b.n	80098a0 <osDelay+0x18>
 800989e:	2301      	movs	r3, #1
 80098a0:	4618      	mov	r0, r3
 80098a2:	f001 fd5d 	bl	800b360 <vTaskDelay>
  
  return osOK;
 80098a6:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80098a8:	4618      	mov	r0, r3
 80098aa:	3710      	adds	r7, #16
 80098ac:	46bd      	mov	sp, r7
 80098ae:	bd80      	pop	{r7, pc}

080098b0 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 80098b0:	b580      	push	{r7, lr}
 80098b2:	b082      	sub	sp, #8
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	685b      	ldr	r3, [r3, #4]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d007      	beq.n	80098d0 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	685b      	ldr	r3, [r3, #4]
 80098c4:	4619      	mov	r1, r3
 80098c6:	2001      	movs	r0, #1
 80098c8:	f000 fc8d 	bl	800a1e6 <xQueueCreateMutexStatic>
 80098cc:	4603      	mov	r3, r0
 80098ce:	e003      	b.n	80098d8 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 80098d0:	2001      	movs	r0, #1
 80098d2:	f000 fc70 	bl	800a1b6 <xQueueCreateMutex>
 80098d6:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 80098d8:	4618      	mov	r0, r3
 80098da:	3708      	adds	r7, #8
 80098dc:	46bd      	mov	sp, r7
 80098de:	bd80      	pop	{r7, pc}

080098e0 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 80098e0:	b580      	push	{r7, lr}
 80098e2:	b084      	sub	sp, #16
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	6078      	str	r0, [r7, #4]
 80098e8:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80098ea:	2300      	movs	r3, #0
 80098ec:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d101      	bne.n	80098f8 <osMutexWait+0x18>
    return osErrorParameter;
 80098f4:	2380      	movs	r3, #128	; 0x80
 80098f6:	e03a      	b.n	800996e <osMutexWait+0x8e>
  }
  
  ticks = 0;
 80098f8:	2300      	movs	r3, #0
 80098fa:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80098fc:	683b      	ldr	r3, [r7, #0]
 80098fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009902:	d103      	bne.n	800990c <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8009904:	f04f 33ff 	mov.w	r3, #4294967295
 8009908:	60fb      	str	r3, [r7, #12]
 800990a:	e009      	b.n	8009920 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800990c:	683b      	ldr	r3, [r7, #0]
 800990e:	2b00      	cmp	r3, #0
 8009910:	d006      	beq.n	8009920 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8009912:	683b      	ldr	r3, [r7, #0]
 8009914:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d101      	bne.n	8009920 <osMutexWait+0x40>
      ticks = 1;
 800991c:	2301      	movs	r3, #1
 800991e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8009920:	f7ff ff31 	bl	8009786 <inHandlerMode>
 8009924:	4603      	mov	r3, r0
 8009926:	2b00      	cmp	r3, #0
 8009928:	d017      	beq.n	800995a <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800992a:	f107 0308 	add.w	r3, r7, #8
 800992e:	461a      	mov	r2, r3
 8009930:	2100      	movs	r1, #0
 8009932:	6878      	ldr	r0, [r7, #4]
 8009934:	f001 f894 	bl	800aa60 <xQueueReceiveFromISR>
 8009938:	4603      	mov	r3, r0
 800993a:	2b01      	cmp	r3, #1
 800993c:	d001      	beq.n	8009942 <osMutexWait+0x62>
      return osErrorOS;
 800993e:	23ff      	movs	r3, #255	; 0xff
 8009940:	e015      	b.n	800996e <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8009942:	68bb      	ldr	r3, [r7, #8]
 8009944:	2b00      	cmp	r3, #0
 8009946:	d011      	beq.n	800996c <osMutexWait+0x8c>
 8009948:	4b0b      	ldr	r3, [pc, #44]	; (8009978 <osMutexWait+0x98>)
 800994a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800994e:	601a      	str	r2, [r3, #0]
 8009950:	f3bf 8f4f 	dsb	sy
 8009954:	f3bf 8f6f 	isb	sy
 8009958:	e008      	b.n	800996c <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800995a:	68f9      	ldr	r1, [r7, #12]
 800995c:	6878      	ldr	r0, [r7, #4]
 800995e:	f000 ff6f 	bl	800a840 <xQueueSemaphoreTake>
 8009962:	4603      	mov	r3, r0
 8009964:	2b01      	cmp	r3, #1
 8009966:	d001      	beq.n	800996c <osMutexWait+0x8c>
    return osErrorOS;
 8009968:	23ff      	movs	r3, #255	; 0xff
 800996a:	e000      	b.n	800996e <osMutexWait+0x8e>
  }
  
  return osOK;
 800996c:	2300      	movs	r3, #0
}
 800996e:	4618      	mov	r0, r3
 8009970:	3710      	adds	r7, #16
 8009972:	46bd      	mov	sp, r7
 8009974:	bd80      	pop	{r7, pc}
 8009976:	bf00      	nop
 8009978:	e000ed04 	.word	0xe000ed04

0800997c <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b084      	sub	sp, #16
 8009980:	af00      	add	r7, sp, #0
 8009982:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8009984:	2300      	movs	r3, #0
 8009986:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8009988:	2300      	movs	r3, #0
 800998a:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800998c:	f7ff fefb 	bl	8009786 <inHandlerMode>
 8009990:	4603      	mov	r3, r0
 8009992:	2b00      	cmp	r3, #0
 8009994:	d016      	beq.n	80099c4 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8009996:	f107 0308 	add.w	r3, r7, #8
 800999a:	4619      	mov	r1, r3
 800999c:	6878      	ldr	r0, [r7, #4]
 800999e:	f000 fddb 	bl	800a558 <xQueueGiveFromISR>
 80099a2:	4603      	mov	r3, r0
 80099a4:	2b01      	cmp	r3, #1
 80099a6:	d001      	beq.n	80099ac <osMutexRelease+0x30>
      return osErrorOS;
 80099a8:	23ff      	movs	r3, #255	; 0xff
 80099aa:	e017      	b.n	80099dc <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80099ac:	68bb      	ldr	r3, [r7, #8]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d013      	beq.n	80099da <osMutexRelease+0x5e>
 80099b2:	4b0c      	ldr	r3, [pc, #48]	; (80099e4 <osMutexRelease+0x68>)
 80099b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80099b8:	601a      	str	r2, [r3, #0]
 80099ba:	f3bf 8f4f 	dsb	sy
 80099be:	f3bf 8f6f 	isb	sy
 80099c2:	e00a      	b.n	80099da <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 80099c4:	2300      	movs	r3, #0
 80099c6:	2200      	movs	r2, #0
 80099c8:	2100      	movs	r1, #0
 80099ca:	6878      	ldr	r0, [r7, #4]
 80099cc:	f000 fc26 	bl	800a21c <xQueueGenericSend>
 80099d0:	4603      	mov	r3, r0
 80099d2:	2b01      	cmp	r3, #1
 80099d4:	d001      	beq.n	80099da <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 80099d6:	23ff      	movs	r3, #255	; 0xff
 80099d8:	60fb      	str	r3, [r7, #12]
  }
  return result;
 80099da:	68fb      	ldr	r3, [r7, #12]
}
 80099dc:	4618      	mov	r0, r3
 80099de:	3710      	adds	r7, #16
 80099e0:	46bd      	mov	sp, r7
 80099e2:	bd80      	pop	{r7, pc}
 80099e4:	e000ed04 	.word	0xe000ed04

080099e8 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 80099e8:	b580      	push	{r7, lr}
 80099ea:	b086      	sub	sp, #24
 80099ec:	af02      	add	r7, sp, #8
 80099ee:	6078      	str	r0, [r7, #4]
 80099f0:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	685b      	ldr	r3, [r3, #4]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d010      	beq.n	8009a1c <osSemaphoreCreate+0x34>
    if (count == 1) {
 80099fa:	683b      	ldr	r3, [r7, #0]
 80099fc:	2b01      	cmp	r3, #1
 80099fe:	d10b      	bne.n	8009a18 <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	685a      	ldr	r2, [r3, #4]
 8009a04:	2303      	movs	r3, #3
 8009a06:	9300      	str	r3, [sp, #0]
 8009a08:	4613      	mov	r3, r2
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	2100      	movs	r1, #0
 8009a0e:	2001      	movs	r0, #1
 8009a10:	f000 fada 	bl	8009fc8 <xQueueGenericCreateStatic>
 8009a14:	4603      	mov	r3, r0
 8009a16:	e016      	b.n	8009a46 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8009a18:	2300      	movs	r3, #0
 8009a1a:	e014      	b.n	8009a46 <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 8009a1c:	683b      	ldr	r3, [r7, #0]
 8009a1e:	2b01      	cmp	r3, #1
 8009a20:	d110      	bne.n	8009a44 <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 8009a22:	2203      	movs	r2, #3
 8009a24:	2100      	movs	r1, #0
 8009a26:	2001      	movs	r0, #1
 8009a28:	f000 fb4b 	bl	800a0c2 <xQueueGenericCreate>
 8009a2c:	60f8      	str	r0, [r7, #12]
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d005      	beq.n	8009a40 <osSemaphoreCreate+0x58>
 8009a34:	2300      	movs	r3, #0
 8009a36:	2200      	movs	r2, #0
 8009a38:	2100      	movs	r1, #0
 8009a3a:	68f8      	ldr	r0, [r7, #12]
 8009a3c:	f000 fbee 	bl	800a21c <xQueueGenericSend>
      return sema;
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	e000      	b.n	8009a46 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8009a44:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8009a46:	4618      	mov	r0, r3
 8009a48:	3710      	adds	r7, #16
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	bd80      	pop	{r7, pc}
	...

08009a50 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8009a50:	b580      	push	{r7, lr}
 8009a52:	b084      	sub	sp, #16
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
 8009a58:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d101      	bne.n	8009a68 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8009a64:	2380      	movs	r3, #128	; 0x80
 8009a66:	e03a      	b.n	8009ade <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8009a68:	2300      	movs	r3, #0
 8009a6a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a72:	d103      	bne.n	8009a7c <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8009a74:	f04f 33ff 	mov.w	r3, #4294967295
 8009a78:	60fb      	str	r3, [r7, #12]
 8009a7a:	e009      	b.n	8009a90 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8009a7c:	683b      	ldr	r3, [r7, #0]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d006      	beq.n	8009a90 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8009a82:	683b      	ldr	r3, [r7, #0]
 8009a84:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d101      	bne.n	8009a90 <osSemaphoreWait+0x40>
      ticks = 1;
 8009a8c:	2301      	movs	r3, #1
 8009a8e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8009a90:	f7ff fe79 	bl	8009786 <inHandlerMode>
 8009a94:	4603      	mov	r3, r0
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d017      	beq.n	8009aca <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8009a9a:	f107 0308 	add.w	r3, r7, #8
 8009a9e:	461a      	mov	r2, r3
 8009aa0:	2100      	movs	r1, #0
 8009aa2:	6878      	ldr	r0, [r7, #4]
 8009aa4:	f000 ffdc 	bl	800aa60 <xQueueReceiveFromISR>
 8009aa8:	4603      	mov	r3, r0
 8009aaa:	2b01      	cmp	r3, #1
 8009aac:	d001      	beq.n	8009ab2 <osSemaphoreWait+0x62>
      return osErrorOS;
 8009aae:	23ff      	movs	r3, #255	; 0xff
 8009ab0:	e015      	b.n	8009ade <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8009ab2:	68bb      	ldr	r3, [r7, #8]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d011      	beq.n	8009adc <osSemaphoreWait+0x8c>
 8009ab8:	4b0b      	ldr	r3, [pc, #44]	; (8009ae8 <osSemaphoreWait+0x98>)
 8009aba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009abe:	601a      	str	r2, [r3, #0]
 8009ac0:	f3bf 8f4f 	dsb	sy
 8009ac4:	f3bf 8f6f 	isb	sy
 8009ac8:	e008      	b.n	8009adc <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8009aca:	68f9      	ldr	r1, [r7, #12]
 8009acc:	6878      	ldr	r0, [r7, #4]
 8009ace:	f000 feb7 	bl	800a840 <xQueueSemaphoreTake>
 8009ad2:	4603      	mov	r3, r0
 8009ad4:	2b01      	cmp	r3, #1
 8009ad6:	d001      	beq.n	8009adc <osSemaphoreWait+0x8c>
    return osErrorOS;
 8009ad8:	23ff      	movs	r3, #255	; 0xff
 8009ada:	e000      	b.n	8009ade <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8009adc:	2300      	movs	r3, #0
}
 8009ade:	4618      	mov	r0, r3
 8009ae0:	3710      	adds	r7, #16
 8009ae2:	46bd      	mov	sp, r7
 8009ae4:	bd80      	pop	{r7, pc}
 8009ae6:	bf00      	nop
 8009ae8:	e000ed04 	.word	0xe000ed04

08009aec <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8009aec:	b580      	push	{r7, lr}
 8009aee:	b084      	sub	sp, #16
 8009af0:	af00      	add	r7, sp, #0
 8009af2:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8009af4:	2300      	movs	r3, #0
 8009af6:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8009af8:	2300      	movs	r3, #0
 8009afa:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8009afc:	f7ff fe43 	bl	8009786 <inHandlerMode>
 8009b00:	4603      	mov	r3, r0
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d016      	beq.n	8009b34 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8009b06:	f107 0308 	add.w	r3, r7, #8
 8009b0a:	4619      	mov	r1, r3
 8009b0c:	6878      	ldr	r0, [r7, #4]
 8009b0e:	f000 fd23 	bl	800a558 <xQueueGiveFromISR>
 8009b12:	4603      	mov	r3, r0
 8009b14:	2b01      	cmp	r3, #1
 8009b16:	d001      	beq.n	8009b1c <osSemaphoreRelease+0x30>
      return osErrorOS;
 8009b18:	23ff      	movs	r3, #255	; 0xff
 8009b1a:	e017      	b.n	8009b4c <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8009b1c:	68bb      	ldr	r3, [r7, #8]
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d013      	beq.n	8009b4a <osSemaphoreRelease+0x5e>
 8009b22:	4b0c      	ldr	r3, [pc, #48]	; (8009b54 <osSemaphoreRelease+0x68>)
 8009b24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b28:	601a      	str	r2, [r3, #0]
 8009b2a:	f3bf 8f4f 	dsb	sy
 8009b2e:	f3bf 8f6f 	isb	sy
 8009b32:	e00a      	b.n	8009b4a <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8009b34:	2300      	movs	r3, #0
 8009b36:	2200      	movs	r2, #0
 8009b38:	2100      	movs	r1, #0
 8009b3a:	6878      	ldr	r0, [r7, #4]
 8009b3c:	f000 fb6e 	bl	800a21c <xQueueGenericSend>
 8009b40:	4603      	mov	r3, r0
 8009b42:	2b01      	cmp	r3, #1
 8009b44:	d001      	beq.n	8009b4a <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8009b46:	23ff      	movs	r3, #255	; 0xff
 8009b48:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8009b4a:	68fb      	ldr	r3, [r7, #12]
}
 8009b4c:	4618      	mov	r0, r3
 8009b4e:	3710      	adds	r7, #16
 8009b50:	46bd      	mov	sp, r7
 8009b52:	bd80      	pop	{r7, pc}
 8009b54:	e000ed04 	.word	0xe000ed04

08009b58 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 8009b58:	b580      	push	{r7, lr}
 8009b5a:	b082      	sub	sp, #8
 8009b5c:	af00      	add	r7, sp, #0
 8009b5e:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8009b60:	f7ff fe11 	bl	8009786 <inHandlerMode>
 8009b64:	4603      	mov	r3, r0
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d001      	beq.n	8009b6e <osSemaphoreDelete+0x16>
    return osErrorISR;
 8009b6a:	2382      	movs	r3, #130	; 0x82
 8009b6c:	e003      	b.n	8009b76 <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 8009b6e:	6878      	ldr	r0, [r7, #4]
 8009b70:	f001 f837 	bl	800abe2 <vQueueDelete>

  return osOK; 
 8009b74:	2300      	movs	r3, #0
}
 8009b76:	4618      	mov	r0, r3
 8009b78:	3708      	adds	r7, #8
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	bd80      	pop	{r7, pc}

08009b7e <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8009b7e:	b590      	push	{r4, r7, lr}
 8009b80:	b085      	sub	sp, #20
 8009b82:	af02      	add	r7, sp, #8
 8009b84:	6078      	str	r0, [r7, #4]
 8009b86:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	689b      	ldr	r3, [r3, #8]
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d012      	beq.n	8009bb6 <osMessageCreate+0x38>
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	68db      	ldr	r3, [r3, #12]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d00e      	beq.n	8009bb6 <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	6818      	ldr	r0, [r3, #0]
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	6859      	ldr	r1, [r3, #4]
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	689a      	ldr	r2, [r3, #8]
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	68dc      	ldr	r4, [r3, #12]
 8009ba8:	2300      	movs	r3, #0
 8009baa:	9300      	str	r3, [sp, #0]
 8009bac:	4623      	mov	r3, r4
 8009bae:	f000 fa0b 	bl	8009fc8 <xQueueGenericCreateStatic>
 8009bb2:	4603      	mov	r3, r0
 8009bb4:	e008      	b.n	8009bc8 <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	6818      	ldr	r0, [r3, #0]
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	685b      	ldr	r3, [r3, #4]
 8009bbe:	2200      	movs	r2, #0
 8009bc0:	4619      	mov	r1, r3
 8009bc2:	f000 fa7e 	bl	800a0c2 <xQueueGenericCreate>
 8009bc6:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8009bc8:	4618      	mov	r0, r3
 8009bca:	370c      	adds	r7, #12
 8009bcc:	46bd      	mov	sp, r7
 8009bce:	bd90      	pop	{r4, r7, pc}

08009bd0 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b086      	sub	sp, #24
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	60f8      	str	r0, [r7, #12]
 8009bd8:	60b9      	str	r1, [r7, #8]
 8009bda:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8009bdc:	2300      	movs	r3, #0
 8009bde:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8009be4:	697b      	ldr	r3, [r7, #20]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d101      	bne.n	8009bee <osMessagePut+0x1e>
    ticks = 1;
 8009bea:	2301      	movs	r3, #1
 8009bec:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8009bee:	f7ff fdca 	bl	8009786 <inHandlerMode>
 8009bf2:	4603      	mov	r3, r0
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d018      	beq.n	8009c2a <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8009bf8:	f107 0210 	add.w	r2, r7, #16
 8009bfc:	f107 0108 	add.w	r1, r7, #8
 8009c00:	2300      	movs	r3, #0
 8009c02:	68f8      	ldr	r0, [r7, #12]
 8009c04:	f000 fc0c 	bl	800a420 <xQueueGenericSendFromISR>
 8009c08:	4603      	mov	r3, r0
 8009c0a:	2b01      	cmp	r3, #1
 8009c0c:	d001      	beq.n	8009c12 <osMessagePut+0x42>
      return osErrorOS;
 8009c0e:	23ff      	movs	r3, #255	; 0xff
 8009c10:	e018      	b.n	8009c44 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8009c12:	693b      	ldr	r3, [r7, #16]
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d014      	beq.n	8009c42 <osMessagePut+0x72>
 8009c18:	4b0c      	ldr	r3, [pc, #48]	; (8009c4c <osMessagePut+0x7c>)
 8009c1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c1e:	601a      	str	r2, [r3, #0]
 8009c20:	f3bf 8f4f 	dsb	sy
 8009c24:	f3bf 8f6f 	isb	sy
 8009c28:	e00b      	b.n	8009c42 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8009c2a:	f107 0108 	add.w	r1, r7, #8
 8009c2e:	2300      	movs	r3, #0
 8009c30:	697a      	ldr	r2, [r7, #20]
 8009c32:	68f8      	ldr	r0, [r7, #12]
 8009c34:	f000 faf2 	bl	800a21c <xQueueGenericSend>
 8009c38:	4603      	mov	r3, r0
 8009c3a:	2b01      	cmp	r3, #1
 8009c3c:	d001      	beq.n	8009c42 <osMessagePut+0x72>
      return osErrorOS;
 8009c3e:	23ff      	movs	r3, #255	; 0xff
 8009c40:	e000      	b.n	8009c44 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8009c42:	2300      	movs	r3, #0
}
 8009c44:	4618      	mov	r0, r3
 8009c46:	3718      	adds	r7, #24
 8009c48:	46bd      	mov	sp, r7
 8009c4a:	bd80      	pop	{r7, pc}
 8009c4c:	e000ed04 	.word	0xe000ed04

08009c50 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8009c50:	b590      	push	{r4, r7, lr}
 8009c52:	b08b      	sub	sp, #44	; 0x2c
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	60f8      	str	r0, [r7, #12]
 8009c58:	60b9      	str	r1, [r7, #8]
 8009c5a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8009c5c:	68bb      	ldr	r3, [r7, #8]
 8009c5e:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8009c60:	2300      	movs	r3, #0
 8009c62:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8009c64:	68bb      	ldr	r3, [r7, #8]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d10a      	bne.n	8009c80 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8009c6a:	2380      	movs	r3, #128	; 0x80
 8009c6c:	617b      	str	r3, [r7, #20]
    return event;
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	461c      	mov	r4, r3
 8009c72:	f107 0314 	add.w	r3, r7, #20
 8009c76:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009c7a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009c7e:	e054      	b.n	8009d2a <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8009c80:	2300      	movs	r3, #0
 8009c82:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8009c84:	2300      	movs	r3, #0
 8009c86:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c8e:	d103      	bne.n	8009c98 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8009c90:	f04f 33ff 	mov.w	r3, #4294967295
 8009c94:	627b      	str	r3, [r7, #36]	; 0x24
 8009c96:	e009      	b.n	8009cac <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d006      	beq.n	8009cac <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 8009ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d101      	bne.n	8009cac <osMessageGet+0x5c>
      ticks = 1;
 8009ca8:	2301      	movs	r3, #1
 8009caa:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8009cac:	f7ff fd6b 	bl	8009786 <inHandlerMode>
 8009cb0:	4603      	mov	r3, r0
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d01c      	beq.n	8009cf0 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8009cb6:	f107 0220 	add.w	r2, r7, #32
 8009cba:	f107 0314 	add.w	r3, r7, #20
 8009cbe:	3304      	adds	r3, #4
 8009cc0:	4619      	mov	r1, r3
 8009cc2:	68b8      	ldr	r0, [r7, #8]
 8009cc4:	f000 fecc 	bl	800aa60 <xQueueReceiveFromISR>
 8009cc8:	4603      	mov	r3, r0
 8009cca:	2b01      	cmp	r3, #1
 8009ccc:	d102      	bne.n	8009cd4 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8009cce:	2310      	movs	r3, #16
 8009cd0:	617b      	str	r3, [r7, #20]
 8009cd2:	e001      	b.n	8009cd8 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8009cd4:	2300      	movs	r3, #0
 8009cd6:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8009cd8:	6a3b      	ldr	r3, [r7, #32]
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d01d      	beq.n	8009d1a <osMessageGet+0xca>
 8009cde:	4b15      	ldr	r3, [pc, #84]	; (8009d34 <osMessageGet+0xe4>)
 8009ce0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009ce4:	601a      	str	r2, [r3, #0]
 8009ce6:	f3bf 8f4f 	dsb	sy
 8009cea:	f3bf 8f6f 	isb	sy
 8009cee:	e014      	b.n	8009d1a <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8009cf0:	f107 0314 	add.w	r3, r7, #20
 8009cf4:	3304      	adds	r3, #4
 8009cf6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009cf8:	4619      	mov	r1, r3
 8009cfa:	68b8      	ldr	r0, [r7, #8]
 8009cfc:	f000 fcbe 	bl	800a67c <xQueueReceive>
 8009d00:	4603      	mov	r3, r0
 8009d02:	2b01      	cmp	r3, #1
 8009d04:	d102      	bne.n	8009d0c <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8009d06:	2310      	movs	r3, #16
 8009d08:	617b      	str	r3, [r7, #20]
 8009d0a:	e006      	b.n	8009d1a <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8009d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d101      	bne.n	8009d16 <osMessageGet+0xc6>
 8009d12:	2300      	movs	r3, #0
 8009d14:	e000      	b.n	8009d18 <osMessageGet+0xc8>
 8009d16:	2340      	movs	r3, #64	; 0x40
 8009d18:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	461c      	mov	r4, r3
 8009d1e:	f107 0314 	add.w	r3, r7, #20
 8009d22:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009d26:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8009d2a:	68f8      	ldr	r0, [r7, #12]
 8009d2c:	372c      	adds	r7, #44	; 0x2c
 8009d2e:	46bd      	mov	sp, r7
 8009d30:	bd90      	pop	{r4, r7, pc}
 8009d32:	bf00      	nop
 8009d34:	e000ed04 	.word	0xe000ed04

08009d38 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b082      	sub	sp, #8
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8009d40:	f7ff fd21 	bl	8009786 <inHandlerMode>
 8009d44:	4603      	mov	r3, r0
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d004      	beq.n	8009d54 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 8009d4a:	6878      	ldr	r0, [r7, #4]
 8009d4c:	f000 ff2a 	bl	800aba4 <uxQueueMessagesWaitingFromISR>
 8009d50:	4603      	mov	r3, r0
 8009d52:	e003      	b.n	8009d5c <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 8009d54:	6878      	ldr	r0, [r7, #4]
 8009d56:	f000 ff06 	bl	800ab66 <uxQueueMessagesWaiting>
 8009d5a:	4603      	mov	r3, r0
  }
}
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	3708      	adds	r7, #8
 8009d60:	46bd      	mov	sp, r7
 8009d62:	bd80      	pop	{r7, pc}

08009d64 <osMessageDelete>:
* @brief Delete a Message Queue
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osMessageDelete (osMessageQId queue_id)
{
 8009d64:	b580      	push	{r7, lr}
 8009d66:	b082      	sub	sp, #8
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8009d6c:	f7ff fd0b 	bl	8009786 <inHandlerMode>
 8009d70:	4603      	mov	r3, r0
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d001      	beq.n	8009d7a <osMessageDelete+0x16>
    return osErrorISR;
 8009d76:	2382      	movs	r3, #130	; 0x82
 8009d78:	e003      	b.n	8009d82 <osMessageDelete+0x1e>
  }

  vQueueDelete(queue_id);
 8009d7a:	6878      	ldr	r0, [r7, #4]
 8009d7c:	f000 ff31 	bl	800abe2 <vQueueDelete>

  return osOK; 
 8009d80:	2300      	movs	r3, #0
}
 8009d82:	4618      	mov	r0, r3
 8009d84:	3708      	adds	r7, #8
 8009d86:	46bd      	mov	sp, r7
 8009d88:	bd80      	pop	{r7, pc}

08009d8a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009d8a:	b480      	push	{r7}
 8009d8c:	b083      	sub	sp, #12
 8009d8e:	af00      	add	r7, sp, #0
 8009d90:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	f103 0208 	add.w	r2, r3, #8
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	f04f 32ff 	mov.w	r2, #4294967295
 8009da2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	f103 0208 	add.w	r2, r3, #8
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	f103 0208 	add.w	r2, r3, #8
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	2200      	movs	r2, #0
 8009dbc:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009dbe:	bf00      	nop
 8009dc0:	370c      	adds	r7, #12
 8009dc2:	46bd      	mov	sp, r7
 8009dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc8:	4770      	bx	lr

08009dca <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009dca:	b480      	push	{r7}
 8009dcc:	b083      	sub	sp, #12
 8009dce:	af00      	add	r7, sp, #0
 8009dd0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009dd8:	bf00      	nop
 8009dda:	370c      	adds	r7, #12
 8009ddc:	46bd      	mov	sp, r7
 8009dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de2:	4770      	bx	lr

08009de4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009de4:	b480      	push	{r7}
 8009de6:	b085      	sub	sp, #20
 8009de8:	af00      	add	r7, sp, #0
 8009dea:	6078      	str	r0, [r7, #4]
 8009dec:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	685b      	ldr	r3, [r3, #4]
 8009df2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009df4:	683b      	ldr	r3, [r7, #0]
 8009df6:	68fa      	ldr	r2, [r7, #12]
 8009df8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	689a      	ldr	r2, [r3, #8]
 8009dfe:	683b      	ldr	r3, [r7, #0]
 8009e00:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	689b      	ldr	r3, [r3, #8]
 8009e06:	683a      	ldr	r2, [r7, #0]
 8009e08:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	683a      	ldr	r2, [r7, #0]
 8009e0e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	687a      	ldr	r2, [r7, #4]
 8009e14:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	1c5a      	adds	r2, r3, #1
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	601a      	str	r2, [r3, #0]
}
 8009e20:	bf00      	nop
 8009e22:	3714      	adds	r7, #20
 8009e24:	46bd      	mov	sp, r7
 8009e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2a:	4770      	bx	lr

08009e2c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009e2c:	b480      	push	{r7}
 8009e2e:	b085      	sub	sp, #20
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	6078      	str	r0, [r7, #4]
 8009e34:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009e36:	683b      	ldr	r3, [r7, #0]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009e3c:	68bb      	ldr	r3, [r7, #8]
 8009e3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e42:	d103      	bne.n	8009e4c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	691b      	ldr	r3, [r3, #16]
 8009e48:	60fb      	str	r3, [r7, #12]
 8009e4a:	e00c      	b.n	8009e66 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	3308      	adds	r3, #8
 8009e50:	60fb      	str	r3, [r7, #12]
 8009e52:	e002      	b.n	8009e5a <vListInsert+0x2e>
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	685b      	ldr	r3, [r3, #4]
 8009e58:	60fb      	str	r3, [r7, #12]
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	685b      	ldr	r3, [r3, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	68ba      	ldr	r2, [r7, #8]
 8009e62:	429a      	cmp	r2, r3
 8009e64:	d2f6      	bcs.n	8009e54 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	685a      	ldr	r2, [r3, #4]
 8009e6a:	683b      	ldr	r3, [r7, #0]
 8009e6c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009e6e:	683b      	ldr	r3, [r7, #0]
 8009e70:	685b      	ldr	r3, [r3, #4]
 8009e72:	683a      	ldr	r2, [r7, #0]
 8009e74:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009e76:	683b      	ldr	r3, [r7, #0]
 8009e78:	68fa      	ldr	r2, [r7, #12]
 8009e7a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	683a      	ldr	r2, [r7, #0]
 8009e80:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009e82:	683b      	ldr	r3, [r7, #0]
 8009e84:	687a      	ldr	r2, [r7, #4]
 8009e86:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	1c5a      	adds	r2, r3, #1
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	601a      	str	r2, [r3, #0]
}
 8009e92:	bf00      	nop
 8009e94:	3714      	adds	r7, #20
 8009e96:	46bd      	mov	sp, r7
 8009e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9c:	4770      	bx	lr

08009e9e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009e9e:	b480      	push	{r7}
 8009ea0:	b085      	sub	sp, #20
 8009ea2:	af00      	add	r7, sp, #0
 8009ea4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	691b      	ldr	r3, [r3, #16]
 8009eaa:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	685b      	ldr	r3, [r3, #4]
 8009eb0:	687a      	ldr	r2, [r7, #4]
 8009eb2:	6892      	ldr	r2, [r2, #8]
 8009eb4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	689b      	ldr	r3, [r3, #8]
 8009eba:	687a      	ldr	r2, [r7, #4]
 8009ebc:	6852      	ldr	r2, [r2, #4]
 8009ebe:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	685b      	ldr	r3, [r3, #4]
 8009ec4:	687a      	ldr	r2, [r7, #4]
 8009ec6:	429a      	cmp	r2, r3
 8009ec8:	d103      	bne.n	8009ed2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	689a      	ldr	r2, [r3, #8]
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	1e5a      	subs	r2, r3, #1
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	681b      	ldr	r3, [r3, #0]
}
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	3714      	adds	r7, #20
 8009eea:	46bd      	mov	sp, r7
 8009eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef0:	4770      	bx	lr
	...

08009ef4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009ef4:	b580      	push	{r7, lr}
 8009ef6:	b084      	sub	sp, #16
 8009ef8:	af00      	add	r7, sp, #0
 8009efa:	6078      	str	r0, [r7, #4]
 8009efc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d10b      	bne.n	8009f20 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009f08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f0c:	b672      	cpsid	i
 8009f0e:	f383 8811 	msr	BASEPRI, r3
 8009f12:	f3bf 8f6f 	isb	sy
 8009f16:	f3bf 8f4f 	dsb	sy
 8009f1a:	b662      	cpsie	i
 8009f1c:	60bb      	str	r3, [r7, #8]
 8009f1e:	e7fe      	b.n	8009f1e <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
 8009f20:	f002 fa02 	bl	800c328 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	681a      	ldr	r2, [r3, #0]
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f2c:	68f9      	ldr	r1, [r7, #12]
 8009f2e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009f30:	fb01 f303 	mul.w	r3, r1, r3
 8009f34:	441a      	add	r2, r3
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	681a      	ldr	r2, [r3, #0]
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	681a      	ldr	r2, [r3, #0]
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f50:	3b01      	subs	r3, #1
 8009f52:	68f9      	ldr	r1, [r7, #12]
 8009f54:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009f56:	fb01 f303 	mul.w	r3, r1, r3
 8009f5a:	441a      	add	r2, r3
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	22ff      	movs	r2, #255	; 0xff
 8009f64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	22ff      	movs	r2, #255	; 0xff
 8009f6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009f70:	683b      	ldr	r3, [r7, #0]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d114      	bne.n	8009fa0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	691b      	ldr	r3, [r3, #16]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d01a      	beq.n	8009fb4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	3310      	adds	r3, #16
 8009f82:	4618      	mov	r0, r3
 8009f84:	f001 fcc4 	bl	800b910 <xTaskRemoveFromEventList>
 8009f88:	4603      	mov	r3, r0
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d012      	beq.n	8009fb4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009f8e:	4b0d      	ldr	r3, [pc, #52]	; (8009fc4 <xQueueGenericReset+0xd0>)
 8009f90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f94:	601a      	str	r2, [r3, #0]
 8009f96:	f3bf 8f4f 	dsb	sy
 8009f9a:	f3bf 8f6f 	isb	sy
 8009f9e:	e009      	b.n	8009fb4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	3310      	adds	r3, #16
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	f7ff fef0 	bl	8009d8a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	3324      	adds	r3, #36	; 0x24
 8009fae:	4618      	mov	r0, r3
 8009fb0:	f7ff feeb 	bl	8009d8a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009fb4:	f002 f9ea 	bl	800c38c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009fb8:	2301      	movs	r3, #1
}
 8009fba:	4618      	mov	r0, r3
 8009fbc:	3710      	adds	r7, #16
 8009fbe:	46bd      	mov	sp, r7
 8009fc0:	bd80      	pop	{r7, pc}
 8009fc2:	bf00      	nop
 8009fc4:	e000ed04 	.word	0xe000ed04

08009fc8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009fc8:	b580      	push	{r7, lr}
 8009fca:	b08e      	sub	sp, #56	; 0x38
 8009fcc:	af02      	add	r7, sp, #8
 8009fce:	60f8      	str	r0, [r7, #12]
 8009fd0:	60b9      	str	r1, [r7, #8]
 8009fd2:	607a      	str	r2, [r7, #4]
 8009fd4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d10b      	bne.n	8009ff4 <xQueueGenericCreateStatic+0x2c>
 8009fdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fe0:	b672      	cpsid	i
 8009fe2:	f383 8811 	msr	BASEPRI, r3
 8009fe6:	f3bf 8f6f 	isb	sy
 8009fea:	f3bf 8f4f 	dsb	sy
 8009fee:	b662      	cpsie	i
 8009ff0:	62bb      	str	r3, [r7, #40]	; 0x28
 8009ff2:	e7fe      	b.n	8009ff2 <xQueueGenericCreateStatic+0x2a>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009ff4:	683b      	ldr	r3, [r7, #0]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d10b      	bne.n	800a012 <xQueueGenericCreateStatic+0x4a>
 8009ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ffe:	b672      	cpsid	i
 800a000:	f383 8811 	msr	BASEPRI, r3
 800a004:	f3bf 8f6f 	isb	sy
 800a008:	f3bf 8f4f 	dsb	sy
 800a00c:	b662      	cpsie	i
 800a00e:	627b      	str	r3, [r7, #36]	; 0x24
 800a010:	e7fe      	b.n	800a010 <xQueueGenericCreateStatic+0x48>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d002      	beq.n	800a01e <xQueueGenericCreateStatic+0x56>
 800a018:	68bb      	ldr	r3, [r7, #8]
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d001      	beq.n	800a022 <xQueueGenericCreateStatic+0x5a>
 800a01e:	2301      	movs	r3, #1
 800a020:	e000      	b.n	800a024 <xQueueGenericCreateStatic+0x5c>
 800a022:	2300      	movs	r3, #0
 800a024:	2b00      	cmp	r3, #0
 800a026:	d10b      	bne.n	800a040 <xQueueGenericCreateStatic+0x78>
 800a028:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a02c:	b672      	cpsid	i
 800a02e:	f383 8811 	msr	BASEPRI, r3
 800a032:	f3bf 8f6f 	isb	sy
 800a036:	f3bf 8f4f 	dsb	sy
 800a03a:	b662      	cpsie	i
 800a03c:	623b      	str	r3, [r7, #32]
 800a03e:	e7fe      	b.n	800a03e <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	2b00      	cmp	r3, #0
 800a044:	d102      	bne.n	800a04c <xQueueGenericCreateStatic+0x84>
 800a046:	68bb      	ldr	r3, [r7, #8]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d101      	bne.n	800a050 <xQueueGenericCreateStatic+0x88>
 800a04c:	2301      	movs	r3, #1
 800a04e:	e000      	b.n	800a052 <xQueueGenericCreateStatic+0x8a>
 800a050:	2300      	movs	r3, #0
 800a052:	2b00      	cmp	r3, #0
 800a054:	d10b      	bne.n	800a06e <xQueueGenericCreateStatic+0xa6>
 800a056:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a05a:	b672      	cpsid	i
 800a05c:	f383 8811 	msr	BASEPRI, r3
 800a060:	f3bf 8f6f 	isb	sy
 800a064:	f3bf 8f4f 	dsb	sy
 800a068:	b662      	cpsie	i
 800a06a:	61fb      	str	r3, [r7, #28]
 800a06c:	e7fe      	b.n	800a06c <xQueueGenericCreateStatic+0xa4>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a06e:	2348      	movs	r3, #72	; 0x48
 800a070:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a072:	697b      	ldr	r3, [r7, #20]
 800a074:	2b48      	cmp	r3, #72	; 0x48
 800a076:	d00b      	beq.n	800a090 <xQueueGenericCreateStatic+0xc8>
 800a078:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a07c:	b672      	cpsid	i
 800a07e:	f383 8811 	msr	BASEPRI, r3
 800a082:	f3bf 8f6f 	isb	sy
 800a086:	f3bf 8f4f 	dsb	sy
 800a08a:	b662      	cpsie	i
 800a08c:	61bb      	str	r3, [r7, #24]
 800a08e:	e7fe      	b.n	800a08e <xQueueGenericCreateStatic+0xc6>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a090:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a092:	683b      	ldr	r3, [r7, #0]
 800a094:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800a096:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d00d      	beq.n	800a0b8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a09c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a09e:	2201      	movs	r2, #1
 800a0a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a0a4:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a0a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0aa:	9300      	str	r3, [sp, #0]
 800a0ac:	4613      	mov	r3, r2
 800a0ae:	687a      	ldr	r2, [r7, #4]
 800a0b0:	68b9      	ldr	r1, [r7, #8]
 800a0b2:	68f8      	ldr	r0, [r7, #12]
 800a0b4:	f000 f846 	bl	800a144 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a0b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	3730      	adds	r7, #48	; 0x30
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	bd80      	pop	{r7, pc}

0800a0c2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a0c2:	b580      	push	{r7, lr}
 800a0c4:	b08a      	sub	sp, #40	; 0x28
 800a0c6:	af02      	add	r7, sp, #8
 800a0c8:	60f8      	str	r0, [r7, #12]
 800a0ca:	60b9      	str	r1, [r7, #8]
 800a0cc:	4613      	mov	r3, r2
 800a0ce:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d10b      	bne.n	800a0ee <xQueueGenericCreate+0x2c>
 800a0d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0da:	b672      	cpsid	i
 800a0dc:	f383 8811 	msr	BASEPRI, r3
 800a0e0:	f3bf 8f6f 	isb	sy
 800a0e4:	f3bf 8f4f 	dsb	sy
 800a0e8:	b662      	cpsie	i
 800a0ea:	613b      	str	r3, [r7, #16]
 800a0ec:	e7fe      	b.n	800a0ec <xQueueGenericCreate+0x2a>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800a0ee:	68bb      	ldr	r3, [r7, #8]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d102      	bne.n	800a0fa <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	61fb      	str	r3, [r7, #28]
 800a0f8:	e004      	b.n	800a104 <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	68ba      	ldr	r2, [r7, #8]
 800a0fe:	fb02 f303 	mul.w	r3, r2, r3
 800a102:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a104:	69fb      	ldr	r3, [r7, #28]
 800a106:	3348      	adds	r3, #72	; 0x48
 800a108:	4618      	mov	r0, r3
 800a10a:	f002 fabf 	bl	800c68c <pvPortMalloc>
 800a10e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a110:	69bb      	ldr	r3, [r7, #24]
 800a112:	2b00      	cmp	r3, #0
 800a114:	d011      	beq.n	800a13a <xQueueGenericCreate+0x78>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a116:	69bb      	ldr	r3, [r7, #24]
 800a118:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a11a:	697b      	ldr	r3, [r7, #20]
 800a11c:	3348      	adds	r3, #72	; 0x48
 800a11e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a120:	69bb      	ldr	r3, [r7, #24]
 800a122:	2200      	movs	r2, #0
 800a124:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a128:	79fa      	ldrb	r2, [r7, #7]
 800a12a:	69bb      	ldr	r3, [r7, #24]
 800a12c:	9300      	str	r3, [sp, #0]
 800a12e:	4613      	mov	r3, r2
 800a130:	697a      	ldr	r2, [r7, #20]
 800a132:	68b9      	ldr	r1, [r7, #8]
 800a134:	68f8      	ldr	r0, [r7, #12]
 800a136:	f000 f805 	bl	800a144 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a13a:	69bb      	ldr	r3, [r7, #24]
	}
 800a13c:	4618      	mov	r0, r3
 800a13e:	3720      	adds	r7, #32
 800a140:	46bd      	mov	sp, r7
 800a142:	bd80      	pop	{r7, pc}

0800a144 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a144:	b580      	push	{r7, lr}
 800a146:	b084      	sub	sp, #16
 800a148:	af00      	add	r7, sp, #0
 800a14a:	60f8      	str	r0, [r7, #12]
 800a14c:	60b9      	str	r1, [r7, #8]
 800a14e:	607a      	str	r2, [r7, #4]
 800a150:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a152:	68bb      	ldr	r3, [r7, #8]
 800a154:	2b00      	cmp	r3, #0
 800a156:	d103      	bne.n	800a160 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a158:	69bb      	ldr	r3, [r7, #24]
 800a15a:	69ba      	ldr	r2, [r7, #24]
 800a15c:	601a      	str	r2, [r3, #0]
 800a15e:	e002      	b.n	800a166 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a160:	69bb      	ldr	r3, [r7, #24]
 800a162:	687a      	ldr	r2, [r7, #4]
 800a164:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a166:	69bb      	ldr	r3, [r7, #24]
 800a168:	68fa      	ldr	r2, [r7, #12]
 800a16a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a16c:	69bb      	ldr	r3, [r7, #24]
 800a16e:	68ba      	ldr	r2, [r7, #8]
 800a170:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a172:	2101      	movs	r1, #1
 800a174:	69b8      	ldr	r0, [r7, #24]
 800a176:	f7ff febd 	bl	8009ef4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a17a:	bf00      	nop
 800a17c:	3710      	adds	r7, #16
 800a17e:	46bd      	mov	sp, r7
 800a180:	bd80      	pop	{r7, pc}

0800a182 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800a182:	b580      	push	{r7, lr}
 800a184:	b082      	sub	sp, #8
 800a186:	af00      	add	r7, sp, #0
 800a188:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d00e      	beq.n	800a1ae <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	2200      	movs	r2, #0
 800a194:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	2200      	movs	r2, #0
 800a19a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	2200      	movs	r2, #0
 800a1a0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800a1a2:	2300      	movs	r3, #0
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	2100      	movs	r1, #0
 800a1a8:	6878      	ldr	r0, [r7, #4]
 800a1aa:	f000 f837 	bl	800a21c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800a1ae:	bf00      	nop
 800a1b0:	3708      	adds	r7, #8
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	bd80      	pop	{r7, pc}

0800a1b6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800a1b6:	b580      	push	{r7, lr}
 800a1b8:	b086      	sub	sp, #24
 800a1ba:	af00      	add	r7, sp, #0
 800a1bc:	4603      	mov	r3, r0
 800a1be:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a1c0:	2301      	movs	r3, #1
 800a1c2:	617b      	str	r3, [r7, #20]
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800a1c8:	79fb      	ldrb	r3, [r7, #7]
 800a1ca:	461a      	mov	r2, r3
 800a1cc:	6939      	ldr	r1, [r7, #16]
 800a1ce:	6978      	ldr	r0, [r7, #20]
 800a1d0:	f7ff ff77 	bl	800a0c2 <xQueueGenericCreate>
 800a1d4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a1d6:	68f8      	ldr	r0, [r7, #12]
 800a1d8:	f7ff ffd3 	bl	800a182 <prvInitialiseMutex>

		return xNewQueue;
 800a1dc:	68fb      	ldr	r3, [r7, #12]
	}
 800a1de:	4618      	mov	r0, r3
 800a1e0:	3718      	adds	r7, #24
 800a1e2:	46bd      	mov	sp, r7
 800a1e4:	bd80      	pop	{r7, pc}

0800a1e6 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800a1e6:	b580      	push	{r7, lr}
 800a1e8:	b088      	sub	sp, #32
 800a1ea:	af02      	add	r7, sp, #8
 800a1ec:	4603      	mov	r3, r0
 800a1ee:	6039      	str	r1, [r7, #0]
 800a1f0:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a1f2:	2301      	movs	r3, #1
 800a1f4:	617b      	str	r3, [r7, #20]
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800a1fa:	79fb      	ldrb	r3, [r7, #7]
 800a1fc:	9300      	str	r3, [sp, #0]
 800a1fe:	683b      	ldr	r3, [r7, #0]
 800a200:	2200      	movs	r2, #0
 800a202:	6939      	ldr	r1, [r7, #16]
 800a204:	6978      	ldr	r0, [r7, #20]
 800a206:	f7ff fedf 	bl	8009fc8 <xQueueGenericCreateStatic>
 800a20a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a20c:	68f8      	ldr	r0, [r7, #12]
 800a20e:	f7ff ffb8 	bl	800a182 <prvInitialiseMutex>

		return xNewQueue;
 800a212:	68fb      	ldr	r3, [r7, #12]
	}
 800a214:	4618      	mov	r0, r3
 800a216:	3718      	adds	r7, #24
 800a218:	46bd      	mov	sp, r7
 800a21a:	bd80      	pop	{r7, pc}

0800a21c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	b08e      	sub	sp, #56	; 0x38
 800a220:	af00      	add	r7, sp, #0
 800a222:	60f8      	str	r0, [r7, #12]
 800a224:	60b9      	str	r1, [r7, #8]
 800a226:	607a      	str	r2, [r7, #4]
 800a228:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a22a:	2300      	movs	r3, #0
 800a22c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a234:	2b00      	cmp	r3, #0
 800a236:	d10b      	bne.n	800a250 <xQueueGenericSend+0x34>
 800a238:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a23c:	b672      	cpsid	i
 800a23e:	f383 8811 	msr	BASEPRI, r3
 800a242:	f3bf 8f6f 	isb	sy
 800a246:	f3bf 8f4f 	dsb	sy
 800a24a:	b662      	cpsie	i
 800a24c:	62bb      	str	r3, [r7, #40]	; 0x28
 800a24e:	e7fe      	b.n	800a24e <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a250:	68bb      	ldr	r3, [r7, #8]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d103      	bne.n	800a25e <xQueueGenericSend+0x42>
 800a256:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d101      	bne.n	800a262 <xQueueGenericSend+0x46>
 800a25e:	2301      	movs	r3, #1
 800a260:	e000      	b.n	800a264 <xQueueGenericSend+0x48>
 800a262:	2300      	movs	r3, #0
 800a264:	2b00      	cmp	r3, #0
 800a266:	d10b      	bne.n	800a280 <xQueueGenericSend+0x64>
 800a268:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a26c:	b672      	cpsid	i
 800a26e:	f383 8811 	msr	BASEPRI, r3
 800a272:	f3bf 8f6f 	isb	sy
 800a276:	f3bf 8f4f 	dsb	sy
 800a27a:	b662      	cpsie	i
 800a27c:	627b      	str	r3, [r7, #36]	; 0x24
 800a27e:	e7fe      	b.n	800a27e <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a280:	683b      	ldr	r3, [r7, #0]
 800a282:	2b02      	cmp	r3, #2
 800a284:	d103      	bne.n	800a28e <xQueueGenericSend+0x72>
 800a286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a288:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a28a:	2b01      	cmp	r3, #1
 800a28c:	d101      	bne.n	800a292 <xQueueGenericSend+0x76>
 800a28e:	2301      	movs	r3, #1
 800a290:	e000      	b.n	800a294 <xQueueGenericSend+0x78>
 800a292:	2300      	movs	r3, #0
 800a294:	2b00      	cmp	r3, #0
 800a296:	d10b      	bne.n	800a2b0 <xQueueGenericSend+0x94>
 800a298:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a29c:	b672      	cpsid	i
 800a29e:	f383 8811 	msr	BASEPRI, r3
 800a2a2:	f3bf 8f6f 	isb	sy
 800a2a6:	f3bf 8f4f 	dsb	sy
 800a2aa:	b662      	cpsie	i
 800a2ac:	623b      	str	r3, [r7, #32]
 800a2ae:	e7fe      	b.n	800a2ae <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a2b0:	f001 fcf2 	bl	800bc98 <xTaskGetSchedulerState>
 800a2b4:	4603      	mov	r3, r0
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d102      	bne.n	800a2c0 <xQueueGenericSend+0xa4>
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d101      	bne.n	800a2c4 <xQueueGenericSend+0xa8>
 800a2c0:	2301      	movs	r3, #1
 800a2c2:	e000      	b.n	800a2c6 <xQueueGenericSend+0xaa>
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d10b      	bne.n	800a2e2 <xQueueGenericSend+0xc6>
 800a2ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2ce:	b672      	cpsid	i
 800a2d0:	f383 8811 	msr	BASEPRI, r3
 800a2d4:	f3bf 8f6f 	isb	sy
 800a2d8:	f3bf 8f4f 	dsb	sy
 800a2dc:	b662      	cpsie	i
 800a2de:	61fb      	str	r3, [r7, #28]
 800a2e0:	e7fe      	b.n	800a2e0 <xQueueGenericSend+0xc4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a2e2:	f002 f821 	bl	800c328 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a2e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a2ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a2ee:	429a      	cmp	r2, r3
 800a2f0:	d302      	bcc.n	800a2f8 <xQueueGenericSend+0xdc>
 800a2f2:	683b      	ldr	r3, [r7, #0]
 800a2f4:	2b02      	cmp	r3, #2
 800a2f6:	d129      	bne.n	800a34c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a2f8:	683a      	ldr	r2, [r7, #0]
 800a2fa:	68b9      	ldr	r1, [r7, #8]
 800a2fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a2fe:	f000 fcac 	bl	800ac5a <prvCopyDataToQueue>
 800a302:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d010      	beq.n	800a32e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a30c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a30e:	3324      	adds	r3, #36	; 0x24
 800a310:	4618      	mov	r0, r3
 800a312:	f001 fafd 	bl	800b910 <xTaskRemoveFromEventList>
 800a316:	4603      	mov	r3, r0
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d013      	beq.n	800a344 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a31c:	4b3f      	ldr	r3, [pc, #252]	; (800a41c <xQueueGenericSend+0x200>)
 800a31e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a322:	601a      	str	r2, [r3, #0]
 800a324:	f3bf 8f4f 	dsb	sy
 800a328:	f3bf 8f6f 	isb	sy
 800a32c:	e00a      	b.n	800a344 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a32e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a330:	2b00      	cmp	r3, #0
 800a332:	d007      	beq.n	800a344 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a334:	4b39      	ldr	r3, [pc, #228]	; (800a41c <xQueueGenericSend+0x200>)
 800a336:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a33a:	601a      	str	r2, [r3, #0]
 800a33c:	f3bf 8f4f 	dsb	sy
 800a340:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a344:	f002 f822 	bl	800c38c <vPortExitCritical>
				return pdPASS;
 800a348:	2301      	movs	r3, #1
 800a34a:	e063      	b.n	800a414 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d103      	bne.n	800a35a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a352:	f002 f81b 	bl	800c38c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a356:	2300      	movs	r3, #0
 800a358:	e05c      	b.n	800a414 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a35a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d106      	bne.n	800a36e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a360:	f107 0314 	add.w	r3, r7, #20
 800a364:	4618      	mov	r0, r3
 800a366:	f001 fb37 	bl	800b9d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a36a:	2301      	movs	r3, #1
 800a36c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a36e:	f002 f80d 	bl	800c38c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a372:	f001 f897 	bl	800b4a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a376:	f001 ffd7 	bl	800c328 <vPortEnterCritical>
 800a37a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a37c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a380:	b25b      	sxtb	r3, r3
 800a382:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a386:	d103      	bne.n	800a390 <xQueueGenericSend+0x174>
 800a388:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a38a:	2200      	movs	r2, #0
 800a38c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a390:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a392:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a396:	b25b      	sxtb	r3, r3
 800a398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a39c:	d103      	bne.n	800a3a6 <xQueueGenericSend+0x18a>
 800a39e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3a0:	2200      	movs	r2, #0
 800a3a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a3a6:	f001 fff1 	bl	800c38c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a3aa:	1d3a      	adds	r2, r7, #4
 800a3ac:	f107 0314 	add.w	r3, r7, #20
 800a3b0:	4611      	mov	r1, r2
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	f001 fb26 	bl	800ba04 <xTaskCheckForTimeOut>
 800a3b8:	4603      	mov	r3, r0
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d124      	bne.n	800a408 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a3be:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a3c0:	f000 fd43 	bl	800ae4a <prvIsQueueFull>
 800a3c4:	4603      	mov	r3, r0
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d018      	beq.n	800a3fc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a3ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3cc:	3310      	adds	r3, #16
 800a3ce:	687a      	ldr	r2, [r7, #4]
 800a3d0:	4611      	mov	r1, r2
 800a3d2:	4618      	mov	r0, r3
 800a3d4:	f001 fa76 	bl	800b8c4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a3d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a3da:	f000 fcce 	bl	800ad7a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a3de:	f001 f86f 	bl	800b4c0 <xTaskResumeAll>
 800a3e2:	4603      	mov	r3, r0
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	f47f af7c 	bne.w	800a2e2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800a3ea:	4b0c      	ldr	r3, [pc, #48]	; (800a41c <xQueueGenericSend+0x200>)
 800a3ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a3f0:	601a      	str	r2, [r3, #0]
 800a3f2:	f3bf 8f4f 	dsb	sy
 800a3f6:	f3bf 8f6f 	isb	sy
 800a3fa:	e772      	b.n	800a2e2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a3fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a3fe:	f000 fcbc 	bl	800ad7a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a402:	f001 f85d 	bl	800b4c0 <xTaskResumeAll>
 800a406:	e76c      	b.n	800a2e2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a408:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a40a:	f000 fcb6 	bl	800ad7a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a40e:	f001 f857 	bl	800b4c0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a412:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a414:	4618      	mov	r0, r3
 800a416:	3738      	adds	r7, #56	; 0x38
 800a418:	46bd      	mov	sp, r7
 800a41a:	bd80      	pop	{r7, pc}
 800a41c:	e000ed04 	.word	0xe000ed04

0800a420 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a420:	b580      	push	{r7, lr}
 800a422:	b08e      	sub	sp, #56	; 0x38
 800a424:	af00      	add	r7, sp, #0
 800a426:	60f8      	str	r0, [r7, #12]
 800a428:	60b9      	str	r1, [r7, #8]
 800a42a:	607a      	str	r2, [r7, #4]
 800a42c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a434:	2b00      	cmp	r3, #0
 800a436:	d10b      	bne.n	800a450 <xQueueGenericSendFromISR+0x30>
 800a438:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a43c:	b672      	cpsid	i
 800a43e:	f383 8811 	msr	BASEPRI, r3
 800a442:	f3bf 8f6f 	isb	sy
 800a446:	f3bf 8f4f 	dsb	sy
 800a44a:	b662      	cpsie	i
 800a44c:	627b      	str	r3, [r7, #36]	; 0x24
 800a44e:	e7fe      	b.n	800a44e <xQueueGenericSendFromISR+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a450:	68bb      	ldr	r3, [r7, #8]
 800a452:	2b00      	cmp	r3, #0
 800a454:	d103      	bne.n	800a45e <xQueueGenericSendFromISR+0x3e>
 800a456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d101      	bne.n	800a462 <xQueueGenericSendFromISR+0x42>
 800a45e:	2301      	movs	r3, #1
 800a460:	e000      	b.n	800a464 <xQueueGenericSendFromISR+0x44>
 800a462:	2300      	movs	r3, #0
 800a464:	2b00      	cmp	r3, #0
 800a466:	d10b      	bne.n	800a480 <xQueueGenericSendFromISR+0x60>
 800a468:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a46c:	b672      	cpsid	i
 800a46e:	f383 8811 	msr	BASEPRI, r3
 800a472:	f3bf 8f6f 	isb	sy
 800a476:	f3bf 8f4f 	dsb	sy
 800a47a:	b662      	cpsie	i
 800a47c:	623b      	str	r3, [r7, #32]
 800a47e:	e7fe      	b.n	800a47e <xQueueGenericSendFromISR+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a480:	683b      	ldr	r3, [r7, #0]
 800a482:	2b02      	cmp	r3, #2
 800a484:	d103      	bne.n	800a48e <xQueueGenericSendFromISR+0x6e>
 800a486:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a488:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a48a:	2b01      	cmp	r3, #1
 800a48c:	d101      	bne.n	800a492 <xQueueGenericSendFromISR+0x72>
 800a48e:	2301      	movs	r3, #1
 800a490:	e000      	b.n	800a494 <xQueueGenericSendFromISR+0x74>
 800a492:	2300      	movs	r3, #0
 800a494:	2b00      	cmp	r3, #0
 800a496:	d10b      	bne.n	800a4b0 <xQueueGenericSendFromISR+0x90>
 800a498:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a49c:	b672      	cpsid	i
 800a49e:	f383 8811 	msr	BASEPRI, r3
 800a4a2:	f3bf 8f6f 	isb	sy
 800a4a6:	f3bf 8f4f 	dsb	sy
 800a4aa:	b662      	cpsie	i
 800a4ac:	61fb      	str	r3, [r7, #28]
 800a4ae:	e7fe      	b.n	800a4ae <xQueueGenericSendFromISR+0x8e>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a4b0:	f002 f81a 	bl	800c4e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a4b4:	f3ef 8211 	mrs	r2, BASEPRI
 800a4b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4bc:	b672      	cpsid	i
 800a4be:	f383 8811 	msr	BASEPRI, r3
 800a4c2:	f3bf 8f6f 	isb	sy
 800a4c6:	f3bf 8f4f 	dsb	sy
 800a4ca:	b662      	cpsie	i
 800a4cc:	61ba      	str	r2, [r7, #24]
 800a4ce:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a4d0:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a4d2:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a4d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a4d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4dc:	429a      	cmp	r2, r3
 800a4de:	d302      	bcc.n	800a4e6 <xQueueGenericSendFromISR+0xc6>
 800a4e0:	683b      	ldr	r3, [r7, #0]
 800a4e2:	2b02      	cmp	r3, #2
 800a4e4:	d12c      	bne.n	800a540 <xQueueGenericSendFromISR+0x120>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a4e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4e8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a4ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a4f0:	683a      	ldr	r2, [r7, #0]
 800a4f2:	68b9      	ldr	r1, [r7, #8]
 800a4f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a4f6:	f000 fbb0 	bl	800ac5a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a4fa:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800a4fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a502:	d112      	bne.n	800a52a <xQueueGenericSendFromISR+0x10a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d016      	beq.n	800a53a <xQueueGenericSendFromISR+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a50c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a50e:	3324      	adds	r3, #36	; 0x24
 800a510:	4618      	mov	r0, r3
 800a512:	f001 f9fd 	bl	800b910 <xTaskRemoveFromEventList>
 800a516:	4603      	mov	r3, r0
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d00e      	beq.n	800a53a <xQueueGenericSendFromISR+0x11a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d00b      	beq.n	800a53a <xQueueGenericSendFromISR+0x11a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	2201      	movs	r2, #1
 800a526:	601a      	str	r2, [r3, #0]
 800a528:	e007      	b.n	800a53a <xQueueGenericSendFromISR+0x11a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a52a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a52e:	3301      	adds	r3, #1
 800a530:	b2db      	uxtb	r3, r3
 800a532:	b25a      	sxtb	r2, r3
 800a534:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a536:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a53a:	2301      	movs	r3, #1
 800a53c:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800a53e:	e001      	b.n	800a544 <xQueueGenericSendFromISR+0x124>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a540:	2300      	movs	r3, #0
 800a542:	637b      	str	r3, [r7, #52]	; 0x34
 800a544:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a546:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a548:	693b      	ldr	r3, [r7, #16]
 800a54a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a54e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a550:	4618      	mov	r0, r3
 800a552:	3738      	adds	r7, #56	; 0x38
 800a554:	46bd      	mov	sp, r7
 800a556:	bd80      	pop	{r7, pc}

0800a558 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a558:	b580      	push	{r7, lr}
 800a55a:	b08e      	sub	sp, #56	; 0x38
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	6078      	str	r0, [r7, #4]
 800a560:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800a566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d10b      	bne.n	800a584 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800a56c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a570:	b672      	cpsid	i
 800a572:	f383 8811 	msr	BASEPRI, r3
 800a576:	f3bf 8f6f 	isb	sy
 800a57a:	f3bf 8f4f 	dsb	sy
 800a57e:	b662      	cpsie	i
 800a580:	623b      	str	r3, [r7, #32]
 800a582:	e7fe      	b.n	800a582 <xQueueGiveFromISR+0x2a>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a584:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d00b      	beq.n	800a5a4 <xQueueGiveFromISR+0x4c>
 800a58c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a590:	b672      	cpsid	i
 800a592:	f383 8811 	msr	BASEPRI, r3
 800a596:	f3bf 8f6f 	isb	sy
 800a59a:	f3bf 8f4f 	dsb	sy
 800a59e:	b662      	cpsie	i
 800a5a0:	61fb      	str	r3, [r7, #28]
 800a5a2:	e7fe      	b.n	800a5a2 <xQueueGiveFromISR+0x4a>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800a5a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d103      	bne.n	800a5b4 <xQueueGiveFromISR+0x5c>
 800a5ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5ae:	689b      	ldr	r3, [r3, #8]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d101      	bne.n	800a5b8 <xQueueGiveFromISR+0x60>
 800a5b4:	2301      	movs	r3, #1
 800a5b6:	e000      	b.n	800a5ba <xQueueGiveFromISR+0x62>
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d10b      	bne.n	800a5d6 <xQueueGiveFromISR+0x7e>
 800a5be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5c2:	b672      	cpsid	i
 800a5c4:	f383 8811 	msr	BASEPRI, r3
 800a5c8:	f3bf 8f6f 	isb	sy
 800a5cc:	f3bf 8f4f 	dsb	sy
 800a5d0:	b662      	cpsie	i
 800a5d2:	61bb      	str	r3, [r7, #24]
 800a5d4:	e7fe      	b.n	800a5d4 <xQueueGiveFromISR+0x7c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a5d6:	f001 ff87 	bl	800c4e8 <vPortValidateInterruptPriority>
	__asm volatile
 800a5da:	f3ef 8211 	mrs	r2, BASEPRI
 800a5de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5e2:	b672      	cpsid	i
 800a5e4:	f383 8811 	msr	BASEPRI, r3
 800a5e8:	f3bf 8f6f 	isb	sy
 800a5ec:	f3bf 8f4f 	dsb	sy
 800a5f0:	b662      	cpsie	i
 800a5f2:	617a      	str	r2, [r7, #20]
 800a5f4:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800a5f6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a5f8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a5fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5fe:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800a600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a602:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a604:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a606:	429a      	cmp	r2, r3
 800a608:	d22b      	bcs.n	800a662 <xQueueGiveFromISR+0x10a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a60a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a60c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a610:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a616:	1c5a      	adds	r2, r3, #1
 800a618:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a61a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a61c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a620:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a624:	d112      	bne.n	800a64c <xQueueGiveFromISR+0xf4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a626:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d016      	beq.n	800a65c <xQueueGiveFromISR+0x104>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a62e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a630:	3324      	adds	r3, #36	; 0x24
 800a632:	4618      	mov	r0, r3
 800a634:	f001 f96c 	bl	800b910 <xTaskRemoveFromEventList>
 800a638:	4603      	mov	r3, r0
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d00e      	beq.n	800a65c <xQueueGiveFromISR+0x104>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a63e:	683b      	ldr	r3, [r7, #0]
 800a640:	2b00      	cmp	r3, #0
 800a642:	d00b      	beq.n	800a65c <xQueueGiveFromISR+0x104>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a644:	683b      	ldr	r3, [r7, #0]
 800a646:	2201      	movs	r2, #1
 800a648:	601a      	str	r2, [r3, #0]
 800a64a:	e007      	b.n	800a65c <xQueueGiveFromISR+0x104>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a64c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a650:	3301      	adds	r3, #1
 800a652:	b2db      	uxtb	r3, r3
 800a654:	b25a      	sxtb	r2, r3
 800a656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a658:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a65c:	2301      	movs	r3, #1
 800a65e:	637b      	str	r3, [r7, #52]	; 0x34
 800a660:	e001      	b.n	800a666 <xQueueGiveFromISR+0x10e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a662:	2300      	movs	r3, #0
 800a664:	637b      	str	r3, [r7, #52]	; 0x34
 800a666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a668:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a670:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a672:	4618      	mov	r0, r3
 800a674:	3738      	adds	r7, #56	; 0x38
 800a676:	46bd      	mov	sp, r7
 800a678:	bd80      	pop	{r7, pc}
	...

0800a67c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a67c:	b580      	push	{r7, lr}
 800a67e:	b08c      	sub	sp, #48	; 0x30
 800a680:	af00      	add	r7, sp, #0
 800a682:	60f8      	str	r0, [r7, #12]
 800a684:	60b9      	str	r1, [r7, #8]
 800a686:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a688:	2300      	movs	r3, #0
 800a68a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a692:	2b00      	cmp	r3, #0
 800a694:	d10b      	bne.n	800a6ae <xQueueReceive+0x32>
	__asm volatile
 800a696:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a69a:	b672      	cpsid	i
 800a69c:	f383 8811 	msr	BASEPRI, r3
 800a6a0:	f3bf 8f6f 	isb	sy
 800a6a4:	f3bf 8f4f 	dsb	sy
 800a6a8:	b662      	cpsie	i
 800a6aa:	623b      	str	r3, [r7, #32]
 800a6ac:	e7fe      	b.n	800a6ac <xQueueReceive+0x30>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a6ae:	68bb      	ldr	r3, [r7, #8]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d103      	bne.n	800a6bc <xQueueReceive+0x40>
 800a6b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d101      	bne.n	800a6c0 <xQueueReceive+0x44>
 800a6bc:	2301      	movs	r3, #1
 800a6be:	e000      	b.n	800a6c2 <xQueueReceive+0x46>
 800a6c0:	2300      	movs	r3, #0
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d10b      	bne.n	800a6de <xQueueReceive+0x62>
 800a6c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6ca:	b672      	cpsid	i
 800a6cc:	f383 8811 	msr	BASEPRI, r3
 800a6d0:	f3bf 8f6f 	isb	sy
 800a6d4:	f3bf 8f4f 	dsb	sy
 800a6d8:	b662      	cpsie	i
 800a6da:	61fb      	str	r3, [r7, #28]
 800a6dc:	e7fe      	b.n	800a6dc <xQueueReceive+0x60>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a6de:	f001 fadb 	bl	800bc98 <xTaskGetSchedulerState>
 800a6e2:	4603      	mov	r3, r0
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d102      	bne.n	800a6ee <xQueueReceive+0x72>
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d101      	bne.n	800a6f2 <xQueueReceive+0x76>
 800a6ee:	2301      	movs	r3, #1
 800a6f0:	e000      	b.n	800a6f4 <xQueueReceive+0x78>
 800a6f2:	2300      	movs	r3, #0
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d10b      	bne.n	800a710 <xQueueReceive+0x94>
 800a6f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6fc:	b672      	cpsid	i
 800a6fe:	f383 8811 	msr	BASEPRI, r3
 800a702:	f3bf 8f6f 	isb	sy
 800a706:	f3bf 8f4f 	dsb	sy
 800a70a:	b662      	cpsie	i
 800a70c:	61bb      	str	r3, [r7, #24]
 800a70e:	e7fe      	b.n	800a70e <xQueueReceive+0x92>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a710:	f001 fe0a 	bl	800c328 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a716:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a718:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a71a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d01f      	beq.n	800a760 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a720:	68b9      	ldr	r1, [r7, #8]
 800a722:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a724:	f000 fb03 	bl	800ad2e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a72a:	1e5a      	subs	r2, r3, #1
 800a72c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a72e:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a732:	691b      	ldr	r3, [r3, #16]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d00f      	beq.n	800a758 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a73a:	3310      	adds	r3, #16
 800a73c:	4618      	mov	r0, r3
 800a73e:	f001 f8e7 	bl	800b910 <xTaskRemoveFromEventList>
 800a742:	4603      	mov	r3, r0
 800a744:	2b00      	cmp	r3, #0
 800a746:	d007      	beq.n	800a758 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a748:	4b3c      	ldr	r3, [pc, #240]	; (800a83c <xQueueReceive+0x1c0>)
 800a74a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a74e:	601a      	str	r2, [r3, #0]
 800a750:	f3bf 8f4f 	dsb	sy
 800a754:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a758:	f001 fe18 	bl	800c38c <vPortExitCritical>
				return pdPASS;
 800a75c:	2301      	movs	r3, #1
 800a75e:	e069      	b.n	800a834 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	2b00      	cmp	r3, #0
 800a764:	d103      	bne.n	800a76e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a766:	f001 fe11 	bl	800c38c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a76a:	2300      	movs	r3, #0
 800a76c:	e062      	b.n	800a834 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a76e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a770:	2b00      	cmp	r3, #0
 800a772:	d106      	bne.n	800a782 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a774:	f107 0310 	add.w	r3, r7, #16
 800a778:	4618      	mov	r0, r3
 800a77a:	f001 f92d 	bl	800b9d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a77e:	2301      	movs	r3, #1
 800a780:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a782:	f001 fe03 	bl	800c38c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a786:	f000 fe8d 	bl	800b4a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a78a:	f001 fdcd 	bl	800c328 <vPortEnterCritical>
 800a78e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a790:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a794:	b25b      	sxtb	r3, r3
 800a796:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a79a:	d103      	bne.n	800a7a4 <xQueueReceive+0x128>
 800a79c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a79e:	2200      	movs	r2, #0
 800a7a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a7a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a7aa:	b25b      	sxtb	r3, r3
 800a7ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7b0:	d103      	bne.n	800a7ba <xQueueReceive+0x13e>
 800a7b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7b4:	2200      	movs	r2, #0
 800a7b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a7ba:	f001 fde7 	bl	800c38c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a7be:	1d3a      	adds	r2, r7, #4
 800a7c0:	f107 0310 	add.w	r3, r7, #16
 800a7c4:	4611      	mov	r1, r2
 800a7c6:	4618      	mov	r0, r3
 800a7c8:	f001 f91c 	bl	800ba04 <xTaskCheckForTimeOut>
 800a7cc:	4603      	mov	r3, r0
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d123      	bne.n	800a81a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a7d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a7d4:	f000 fb23 	bl	800ae1e <prvIsQueueEmpty>
 800a7d8:	4603      	mov	r3, r0
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d017      	beq.n	800a80e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a7de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7e0:	3324      	adds	r3, #36	; 0x24
 800a7e2:	687a      	ldr	r2, [r7, #4]
 800a7e4:	4611      	mov	r1, r2
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	f001 f86c 	bl	800b8c4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a7ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a7ee:	f000 fac4 	bl	800ad7a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a7f2:	f000 fe65 	bl	800b4c0 <xTaskResumeAll>
 800a7f6:	4603      	mov	r3, r0
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d189      	bne.n	800a710 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800a7fc:	4b0f      	ldr	r3, [pc, #60]	; (800a83c <xQueueReceive+0x1c0>)
 800a7fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a802:	601a      	str	r2, [r3, #0]
 800a804:	f3bf 8f4f 	dsb	sy
 800a808:	f3bf 8f6f 	isb	sy
 800a80c:	e780      	b.n	800a710 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a80e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a810:	f000 fab3 	bl	800ad7a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a814:	f000 fe54 	bl	800b4c0 <xTaskResumeAll>
 800a818:	e77a      	b.n	800a710 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a81a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a81c:	f000 faad 	bl	800ad7a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a820:	f000 fe4e 	bl	800b4c0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a824:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a826:	f000 fafa 	bl	800ae1e <prvIsQueueEmpty>
 800a82a:	4603      	mov	r3, r0
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	f43f af6f 	beq.w	800a710 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a832:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a834:	4618      	mov	r0, r3
 800a836:	3730      	adds	r7, #48	; 0x30
 800a838:	46bd      	mov	sp, r7
 800a83a:	bd80      	pop	{r7, pc}
 800a83c:	e000ed04 	.word	0xe000ed04

0800a840 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800a840:	b580      	push	{r7, lr}
 800a842:	b08e      	sub	sp, #56	; 0x38
 800a844:	af00      	add	r7, sp, #0
 800a846:	6078      	str	r0, [r7, #4]
 800a848:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800a84a:	2300      	movs	r3, #0
 800a84c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800a852:	2300      	movs	r3, #0
 800a854:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a856:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d10b      	bne.n	800a874 <xQueueSemaphoreTake+0x34>
 800a85c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a860:	b672      	cpsid	i
 800a862:	f383 8811 	msr	BASEPRI, r3
 800a866:	f3bf 8f6f 	isb	sy
 800a86a:	f3bf 8f4f 	dsb	sy
 800a86e:	b662      	cpsie	i
 800a870:	623b      	str	r3, [r7, #32]
 800a872:	e7fe      	b.n	800a872 <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a874:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d00b      	beq.n	800a894 <xQueueSemaphoreTake+0x54>
 800a87c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a880:	b672      	cpsid	i
 800a882:	f383 8811 	msr	BASEPRI, r3
 800a886:	f3bf 8f6f 	isb	sy
 800a88a:	f3bf 8f4f 	dsb	sy
 800a88e:	b662      	cpsie	i
 800a890:	61fb      	str	r3, [r7, #28]
 800a892:	e7fe      	b.n	800a892 <xQueueSemaphoreTake+0x52>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a894:	f001 fa00 	bl	800bc98 <xTaskGetSchedulerState>
 800a898:	4603      	mov	r3, r0
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d102      	bne.n	800a8a4 <xQueueSemaphoreTake+0x64>
 800a89e:	683b      	ldr	r3, [r7, #0]
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d101      	bne.n	800a8a8 <xQueueSemaphoreTake+0x68>
 800a8a4:	2301      	movs	r3, #1
 800a8a6:	e000      	b.n	800a8aa <xQueueSemaphoreTake+0x6a>
 800a8a8:	2300      	movs	r3, #0
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d10b      	bne.n	800a8c6 <xQueueSemaphoreTake+0x86>
 800a8ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8b2:	b672      	cpsid	i
 800a8b4:	f383 8811 	msr	BASEPRI, r3
 800a8b8:	f3bf 8f6f 	isb	sy
 800a8bc:	f3bf 8f4f 	dsb	sy
 800a8c0:	b662      	cpsie	i
 800a8c2:	61bb      	str	r3, [r7, #24]
 800a8c4:	e7fe      	b.n	800a8c4 <xQueueSemaphoreTake+0x84>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a8c6:	f001 fd2f 	bl	800c328 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a8ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8ce:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a8d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d024      	beq.n	800a920 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a8d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8d8:	1e5a      	subs	r2, r3, #1
 800a8da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8dc:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a8de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d104      	bne.n	800a8f0 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800a8e6:	f001 fb99 	bl	800c01c <pvTaskIncrementMutexHeldCount>
 800a8ea:	4602      	mov	r2, r0
 800a8ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8ee:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a8f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8f2:	691b      	ldr	r3, [r3, #16]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d00f      	beq.n	800a918 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a8f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8fa:	3310      	adds	r3, #16
 800a8fc:	4618      	mov	r0, r3
 800a8fe:	f001 f807 	bl	800b910 <xTaskRemoveFromEventList>
 800a902:	4603      	mov	r3, r0
 800a904:	2b00      	cmp	r3, #0
 800a906:	d007      	beq.n	800a918 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a908:	4b54      	ldr	r3, [pc, #336]	; (800aa5c <xQueueSemaphoreTake+0x21c>)
 800a90a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a90e:	601a      	str	r2, [r3, #0]
 800a910:	f3bf 8f4f 	dsb	sy
 800a914:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a918:	f001 fd38 	bl	800c38c <vPortExitCritical>
				return pdPASS;
 800a91c:	2301      	movs	r3, #1
 800a91e:	e098      	b.n	800aa52 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a920:	683b      	ldr	r3, [r7, #0]
 800a922:	2b00      	cmp	r3, #0
 800a924:	d112      	bne.n	800a94c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800a926:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d00b      	beq.n	800a944 <xQueueSemaphoreTake+0x104>
 800a92c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a930:	b672      	cpsid	i
 800a932:	f383 8811 	msr	BASEPRI, r3
 800a936:	f3bf 8f6f 	isb	sy
 800a93a:	f3bf 8f4f 	dsb	sy
 800a93e:	b662      	cpsie	i
 800a940:	617b      	str	r3, [r7, #20]
 800a942:	e7fe      	b.n	800a942 <xQueueSemaphoreTake+0x102>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800a944:	f001 fd22 	bl	800c38c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a948:	2300      	movs	r3, #0
 800a94a:	e082      	b.n	800aa52 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a94c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d106      	bne.n	800a960 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a952:	f107 030c 	add.w	r3, r7, #12
 800a956:	4618      	mov	r0, r3
 800a958:	f001 f83e 	bl	800b9d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a95c:	2301      	movs	r3, #1
 800a95e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a960:	f001 fd14 	bl	800c38c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a964:	f000 fd9e 	bl	800b4a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a968:	f001 fcde 	bl	800c328 <vPortEnterCritical>
 800a96c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a96e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a972:	b25b      	sxtb	r3, r3
 800a974:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a978:	d103      	bne.n	800a982 <xQueueSemaphoreTake+0x142>
 800a97a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a97c:	2200      	movs	r2, #0
 800a97e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a982:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a984:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a988:	b25b      	sxtb	r3, r3
 800a98a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a98e:	d103      	bne.n	800a998 <xQueueSemaphoreTake+0x158>
 800a990:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a992:	2200      	movs	r2, #0
 800a994:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a998:	f001 fcf8 	bl	800c38c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a99c:	463a      	mov	r2, r7
 800a99e:	f107 030c 	add.w	r3, r7, #12
 800a9a2:	4611      	mov	r1, r2
 800a9a4:	4618      	mov	r0, r3
 800a9a6:	f001 f82d 	bl	800ba04 <xTaskCheckForTimeOut>
 800a9aa:	4603      	mov	r3, r0
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d132      	bne.n	800aa16 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a9b0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a9b2:	f000 fa34 	bl	800ae1e <prvIsQueueEmpty>
 800a9b6:	4603      	mov	r3, r0
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d026      	beq.n	800aa0a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a9bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d109      	bne.n	800a9d8 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800a9c4:	f001 fcb0 	bl	800c328 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a9c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9ca:	689b      	ldr	r3, [r3, #8]
 800a9cc:	4618      	mov	r0, r3
 800a9ce:	f001 f981 	bl	800bcd4 <xTaskPriorityInherit>
 800a9d2:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800a9d4:	f001 fcda 	bl	800c38c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a9d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9da:	3324      	adds	r3, #36	; 0x24
 800a9dc:	683a      	ldr	r2, [r7, #0]
 800a9de:	4611      	mov	r1, r2
 800a9e0:	4618      	mov	r0, r3
 800a9e2:	f000 ff6f 	bl	800b8c4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a9e6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a9e8:	f000 f9c7 	bl	800ad7a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a9ec:	f000 fd68 	bl	800b4c0 <xTaskResumeAll>
 800a9f0:	4603      	mov	r3, r0
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	f47f af67 	bne.w	800a8c6 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800a9f8:	4b18      	ldr	r3, [pc, #96]	; (800aa5c <xQueueSemaphoreTake+0x21c>)
 800a9fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a9fe:	601a      	str	r2, [r3, #0]
 800aa00:	f3bf 8f4f 	dsb	sy
 800aa04:	f3bf 8f6f 	isb	sy
 800aa08:	e75d      	b.n	800a8c6 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800aa0a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aa0c:	f000 f9b5 	bl	800ad7a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800aa10:	f000 fd56 	bl	800b4c0 <xTaskResumeAll>
 800aa14:	e757      	b.n	800a8c6 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800aa16:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aa18:	f000 f9af 	bl	800ad7a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800aa1c:	f000 fd50 	bl	800b4c0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800aa20:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aa22:	f000 f9fc 	bl	800ae1e <prvIsQueueEmpty>
 800aa26:	4603      	mov	r3, r0
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	f43f af4c 	beq.w	800a8c6 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800aa2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d00d      	beq.n	800aa50 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800aa34:	f001 fc78 	bl	800c328 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800aa38:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aa3a:	f000 f8f6 	bl	800ac2a <prvGetDisinheritPriorityAfterTimeout>
 800aa3e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800aa40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa42:	689b      	ldr	r3, [r3, #8]
 800aa44:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800aa46:	4618      	mov	r0, r3
 800aa48:	f001 fa4c 	bl	800bee4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800aa4c:	f001 fc9e 	bl	800c38c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800aa50:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800aa52:	4618      	mov	r0, r3
 800aa54:	3738      	adds	r7, #56	; 0x38
 800aa56:	46bd      	mov	sp, r7
 800aa58:	bd80      	pop	{r7, pc}
 800aa5a:	bf00      	nop
 800aa5c:	e000ed04 	.word	0xe000ed04

0800aa60 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800aa60:	b580      	push	{r7, lr}
 800aa62:	b08e      	sub	sp, #56	; 0x38
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	60f8      	str	r0, [r7, #12]
 800aa68:	60b9      	str	r1, [r7, #8]
 800aa6a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800aa70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d10b      	bne.n	800aa8e <xQueueReceiveFromISR+0x2e>
 800aa76:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa7a:	b672      	cpsid	i
 800aa7c:	f383 8811 	msr	BASEPRI, r3
 800aa80:	f3bf 8f6f 	isb	sy
 800aa84:	f3bf 8f4f 	dsb	sy
 800aa88:	b662      	cpsie	i
 800aa8a:	623b      	str	r3, [r7, #32]
 800aa8c:	e7fe      	b.n	800aa8c <xQueueReceiveFromISR+0x2c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aa8e:	68bb      	ldr	r3, [r7, #8]
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d103      	bne.n	800aa9c <xQueueReceiveFromISR+0x3c>
 800aa94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d101      	bne.n	800aaa0 <xQueueReceiveFromISR+0x40>
 800aa9c:	2301      	movs	r3, #1
 800aa9e:	e000      	b.n	800aaa2 <xQueueReceiveFromISR+0x42>
 800aaa0:	2300      	movs	r3, #0
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d10b      	bne.n	800aabe <xQueueReceiveFromISR+0x5e>
 800aaa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaaa:	b672      	cpsid	i
 800aaac:	f383 8811 	msr	BASEPRI, r3
 800aab0:	f3bf 8f6f 	isb	sy
 800aab4:	f3bf 8f4f 	dsb	sy
 800aab8:	b662      	cpsie	i
 800aaba:	61fb      	str	r3, [r7, #28]
 800aabc:	e7fe      	b.n	800aabc <xQueueReceiveFromISR+0x5c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800aabe:	f001 fd13 	bl	800c4e8 <vPortValidateInterruptPriority>
	__asm volatile
 800aac2:	f3ef 8211 	mrs	r2, BASEPRI
 800aac6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaca:	b672      	cpsid	i
 800aacc:	f383 8811 	msr	BASEPRI, r3
 800aad0:	f3bf 8f6f 	isb	sy
 800aad4:	f3bf 8f4f 	dsb	sy
 800aad8:	b662      	cpsie	i
 800aada:	61ba      	str	r2, [r7, #24]
 800aadc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800aade:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800aae0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800aae2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aae4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aae6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800aae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d02f      	beq.n	800ab4e <xQueueReceiveFromISR+0xee>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800aaee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaf0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800aaf4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800aaf8:	68b9      	ldr	r1, [r7, #8]
 800aafa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aafc:	f000 f917 	bl	800ad2e <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ab00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab02:	1e5a      	subs	r2, r3, #1
 800ab04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab06:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800ab08:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ab0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab10:	d112      	bne.n	800ab38 <xQueueReceiveFromISR+0xd8>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ab12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab14:	691b      	ldr	r3, [r3, #16]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d016      	beq.n	800ab48 <xQueueReceiveFromISR+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ab1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab1c:	3310      	adds	r3, #16
 800ab1e:	4618      	mov	r0, r3
 800ab20:	f000 fef6 	bl	800b910 <xTaskRemoveFromEventList>
 800ab24:	4603      	mov	r3, r0
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d00e      	beq.n	800ab48 <xQueueReceiveFromISR+0xe8>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d00b      	beq.n	800ab48 <xQueueReceiveFromISR+0xe8>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	2201      	movs	r2, #1
 800ab34:	601a      	str	r2, [r3, #0]
 800ab36:	e007      	b.n	800ab48 <xQueueReceiveFromISR+0xe8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800ab38:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ab3c:	3301      	adds	r3, #1
 800ab3e:	b2db      	uxtb	r3, r3
 800ab40:	b25a      	sxtb	r2, r3
 800ab42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800ab48:	2301      	movs	r3, #1
 800ab4a:	637b      	str	r3, [r7, #52]	; 0x34
 800ab4c:	e001      	b.n	800ab52 <xQueueReceiveFromISR+0xf2>
		}
		else
		{
			xReturn = pdFAIL;
 800ab4e:	2300      	movs	r3, #0
 800ab50:	637b      	str	r3, [r7, #52]	; 0x34
 800ab52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab54:	613b      	str	r3, [r7, #16]
	__asm volatile
 800ab56:	693b      	ldr	r3, [r7, #16]
 800ab58:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ab5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800ab5e:	4618      	mov	r0, r3
 800ab60:	3738      	adds	r7, #56	; 0x38
 800ab62:	46bd      	mov	sp, r7
 800ab64:	bd80      	pop	{r7, pc}

0800ab66 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800ab66:	b580      	push	{r7, lr}
 800ab68:	b084      	sub	sp, #16
 800ab6a:	af00      	add	r7, sp, #0
 800ab6c:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d10b      	bne.n	800ab8c <uxQueueMessagesWaiting+0x26>
	__asm volatile
 800ab74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab78:	b672      	cpsid	i
 800ab7a:	f383 8811 	msr	BASEPRI, r3
 800ab7e:	f3bf 8f6f 	isb	sy
 800ab82:	f3bf 8f4f 	dsb	sy
 800ab86:	b662      	cpsie	i
 800ab88:	60bb      	str	r3, [r7, #8]
 800ab8a:	e7fe      	b.n	800ab8a <uxQueueMessagesWaiting+0x24>

	taskENTER_CRITICAL();
 800ab8c:	f001 fbcc 	bl	800c328 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab94:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800ab96:	f001 fbf9 	bl	800c38c <vPortExitCritical>

	return uxReturn;
 800ab9a:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800ab9c:	4618      	mov	r0, r3
 800ab9e:	3710      	adds	r7, #16
 800aba0:	46bd      	mov	sp, r7
 800aba2:	bd80      	pop	{r7, pc}

0800aba4 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800aba4:	b480      	push	{r7}
 800aba6:	b087      	sub	sp, #28
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800abb0:	697b      	ldr	r3, [r7, #20]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d10b      	bne.n	800abce <uxQueueMessagesWaitingFromISR+0x2a>
 800abb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abba:	b672      	cpsid	i
 800abbc:	f383 8811 	msr	BASEPRI, r3
 800abc0:	f3bf 8f6f 	isb	sy
 800abc4:	f3bf 8f4f 	dsb	sy
 800abc8:	b662      	cpsie	i
 800abca:	60fb      	str	r3, [r7, #12]
 800abcc:	e7fe      	b.n	800abcc <uxQueueMessagesWaitingFromISR+0x28>
	uxReturn = pxQueue->uxMessagesWaiting;
 800abce:	697b      	ldr	r3, [r7, #20]
 800abd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abd2:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800abd4:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800abd6:	4618      	mov	r0, r3
 800abd8:	371c      	adds	r7, #28
 800abda:	46bd      	mov	sp, r7
 800abdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe0:	4770      	bx	lr

0800abe2 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800abe2:	b580      	push	{r7, lr}
 800abe4:	b084      	sub	sp, #16
 800abe6:	af00      	add	r7, sp, #0
 800abe8:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d10b      	bne.n	800ac0c <vQueueDelete+0x2a>
 800abf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abf8:	b672      	cpsid	i
 800abfa:	f383 8811 	msr	BASEPRI, r3
 800abfe:	f3bf 8f6f 	isb	sy
 800ac02:	f3bf 8f4f 	dsb	sy
 800ac06:	b662      	cpsie	i
 800ac08:	60bb      	str	r3, [r7, #8]
 800ac0a:	e7fe      	b.n	800ac0a <vQueueDelete+0x28>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800ac0c:	68f8      	ldr	r0, [r7, #12]
 800ac0e:	f000 f935 	bl	800ae7c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d102      	bne.n	800ac22 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800ac1c:	68f8      	ldr	r0, [r7, #12]
 800ac1e:	f001 fd43 	bl	800c6a8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800ac22:	bf00      	nop
 800ac24:	3710      	adds	r7, #16
 800ac26:	46bd      	mov	sp, r7
 800ac28:	bd80      	pop	{r7, pc}

0800ac2a <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800ac2a:	b480      	push	{r7}
 800ac2c:	b085      	sub	sp, #20
 800ac2e:	af00      	add	r7, sp, #0
 800ac30:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d006      	beq.n	800ac48 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	f1c3 0307 	rsb	r3, r3, #7
 800ac44:	60fb      	str	r3, [r7, #12]
 800ac46:	e001      	b.n	800ac4c <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800ac48:	2300      	movs	r3, #0
 800ac4a:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800ac4c:	68fb      	ldr	r3, [r7, #12]
	}
 800ac4e:	4618      	mov	r0, r3
 800ac50:	3714      	adds	r7, #20
 800ac52:	46bd      	mov	sp, r7
 800ac54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac58:	4770      	bx	lr

0800ac5a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ac5a:	b580      	push	{r7, lr}
 800ac5c:	b086      	sub	sp, #24
 800ac5e:	af00      	add	r7, sp, #0
 800ac60:	60f8      	str	r0, [r7, #12]
 800ac62:	60b9      	str	r1, [r7, #8]
 800ac64:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ac66:	2300      	movs	r3, #0
 800ac68:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac6e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d10d      	bne.n	800ac94 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d14d      	bne.n	800ad1c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	689b      	ldr	r3, [r3, #8]
 800ac84:	4618      	mov	r0, r3
 800ac86:	f001 f8a5 	bl	800bdd4 <xTaskPriorityDisinherit>
 800ac8a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	2200      	movs	r2, #0
 800ac90:	609a      	str	r2, [r3, #8]
 800ac92:	e043      	b.n	800ad1c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d119      	bne.n	800acce <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	6858      	ldr	r0, [r3, #4]
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aca2:	461a      	mov	r2, r3
 800aca4:	68b9      	ldr	r1, [r7, #8]
 800aca6:	f00f f936 	bl	8019f16 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	685a      	ldr	r2, [r3, #4]
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acb2:	441a      	add	r2, r3
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	685a      	ldr	r2, [r3, #4]
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	689b      	ldr	r3, [r3, #8]
 800acc0:	429a      	cmp	r2, r3
 800acc2:	d32b      	bcc.n	800ad1c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	681a      	ldr	r2, [r3, #0]
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	605a      	str	r2, [r3, #4]
 800accc:	e026      	b.n	800ad1c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	68d8      	ldr	r0, [r3, #12]
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acd6:	461a      	mov	r2, r3
 800acd8:	68b9      	ldr	r1, [r7, #8]
 800acda:	f00f f91c 	bl	8019f16 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	68da      	ldr	r2, [r3, #12]
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ace6:	425b      	negs	r3, r3
 800ace8:	441a      	add	r2, r3
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	68da      	ldr	r2, [r3, #12]
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	429a      	cmp	r2, r3
 800acf8:	d207      	bcs.n	800ad0a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	689a      	ldr	r2, [r3, #8]
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad02:	425b      	negs	r3, r3
 800ad04:	441a      	add	r2, r3
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	2b02      	cmp	r3, #2
 800ad0e:	d105      	bne.n	800ad1c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ad10:	693b      	ldr	r3, [r7, #16]
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d002      	beq.n	800ad1c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ad16:	693b      	ldr	r3, [r7, #16]
 800ad18:	3b01      	subs	r3, #1
 800ad1a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ad1c:	693b      	ldr	r3, [r7, #16]
 800ad1e:	1c5a      	adds	r2, r3, #1
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800ad24:	697b      	ldr	r3, [r7, #20]
}
 800ad26:	4618      	mov	r0, r3
 800ad28:	3718      	adds	r7, #24
 800ad2a:	46bd      	mov	sp, r7
 800ad2c:	bd80      	pop	{r7, pc}

0800ad2e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800ad2e:	b580      	push	{r7, lr}
 800ad30:	b082      	sub	sp, #8
 800ad32:	af00      	add	r7, sp, #0
 800ad34:	6078      	str	r0, [r7, #4]
 800ad36:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d018      	beq.n	800ad72 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	68da      	ldr	r2, [r3, #12]
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad48:	441a      	add	r2, r3
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	68da      	ldr	r2, [r3, #12]
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	689b      	ldr	r3, [r3, #8]
 800ad56:	429a      	cmp	r2, r3
 800ad58:	d303      	bcc.n	800ad62 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	681a      	ldr	r2, [r3, #0]
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	68d9      	ldr	r1, [r3, #12]
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad6a:	461a      	mov	r2, r3
 800ad6c:	6838      	ldr	r0, [r7, #0]
 800ad6e:	f00f f8d2 	bl	8019f16 <memcpy>
	}
}
 800ad72:	bf00      	nop
 800ad74:	3708      	adds	r7, #8
 800ad76:	46bd      	mov	sp, r7
 800ad78:	bd80      	pop	{r7, pc}

0800ad7a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ad7a:	b580      	push	{r7, lr}
 800ad7c:	b084      	sub	sp, #16
 800ad7e:	af00      	add	r7, sp, #0
 800ad80:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ad82:	f001 fad1 	bl	800c328 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ad8c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ad8e:	e011      	b.n	800adb4 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d012      	beq.n	800adbe <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	3324      	adds	r3, #36	; 0x24
 800ad9c:	4618      	mov	r0, r3
 800ad9e:	f000 fdb7 	bl	800b910 <xTaskRemoveFromEventList>
 800ada2:	4603      	mov	r3, r0
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d001      	beq.n	800adac <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ada8:	f000 fe90 	bl	800bacc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800adac:	7bfb      	ldrb	r3, [r7, #15]
 800adae:	3b01      	subs	r3, #1
 800adb0:	b2db      	uxtb	r3, r3
 800adb2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800adb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800adb8:	2b00      	cmp	r3, #0
 800adba:	dce9      	bgt.n	800ad90 <prvUnlockQueue+0x16>
 800adbc:	e000      	b.n	800adc0 <prvUnlockQueue+0x46>
					break;
 800adbe:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	22ff      	movs	r2, #255	; 0xff
 800adc4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800adc8:	f001 fae0 	bl	800c38c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800adcc:	f001 faac 	bl	800c328 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800add6:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800add8:	e011      	b.n	800adfe <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	691b      	ldr	r3, [r3, #16]
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d012      	beq.n	800ae08 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	3310      	adds	r3, #16
 800ade6:	4618      	mov	r0, r3
 800ade8:	f000 fd92 	bl	800b910 <xTaskRemoveFromEventList>
 800adec:	4603      	mov	r3, r0
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d001      	beq.n	800adf6 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800adf2:	f000 fe6b 	bl	800bacc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800adf6:	7bbb      	ldrb	r3, [r7, #14]
 800adf8:	3b01      	subs	r3, #1
 800adfa:	b2db      	uxtb	r3, r3
 800adfc:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800adfe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	dce9      	bgt.n	800adda <prvUnlockQueue+0x60>
 800ae06:	e000      	b.n	800ae0a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800ae08:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	22ff      	movs	r2, #255	; 0xff
 800ae0e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800ae12:	f001 fabb 	bl	800c38c <vPortExitCritical>
}
 800ae16:	bf00      	nop
 800ae18:	3710      	adds	r7, #16
 800ae1a:	46bd      	mov	sp, r7
 800ae1c:	bd80      	pop	{r7, pc}

0800ae1e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ae1e:	b580      	push	{r7, lr}
 800ae20:	b084      	sub	sp, #16
 800ae22:	af00      	add	r7, sp, #0
 800ae24:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ae26:	f001 fa7f 	bl	800c328 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d102      	bne.n	800ae38 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ae32:	2301      	movs	r3, #1
 800ae34:	60fb      	str	r3, [r7, #12]
 800ae36:	e001      	b.n	800ae3c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ae38:	2300      	movs	r3, #0
 800ae3a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ae3c:	f001 faa6 	bl	800c38c <vPortExitCritical>

	return xReturn;
 800ae40:	68fb      	ldr	r3, [r7, #12]
}
 800ae42:	4618      	mov	r0, r3
 800ae44:	3710      	adds	r7, #16
 800ae46:	46bd      	mov	sp, r7
 800ae48:	bd80      	pop	{r7, pc}

0800ae4a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ae4a:	b580      	push	{r7, lr}
 800ae4c:	b084      	sub	sp, #16
 800ae4e:	af00      	add	r7, sp, #0
 800ae50:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ae52:	f001 fa69 	bl	800c328 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ae5e:	429a      	cmp	r2, r3
 800ae60:	d102      	bne.n	800ae68 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800ae62:	2301      	movs	r3, #1
 800ae64:	60fb      	str	r3, [r7, #12]
 800ae66:	e001      	b.n	800ae6c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ae68:	2300      	movs	r3, #0
 800ae6a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ae6c:	f001 fa8e 	bl	800c38c <vPortExitCritical>

	return xReturn;
 800ae70:	68fb      	ldr	r3, [r7, #12]
}
 800ae72:	4618      	mov	r0, r3
 800ae74:	3710      	adds	r7, #16
 800ae76:	46bd      	mov	sp, r7
 800ae78:	bd80      	pop	{r7, pc}
	...

0800ae7c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800ae7c:	b480      	push	{r7}
 800ae7e:	b085      	sub	sp, #20
 800ae80:	af00      	add	r7, sp, #0
 800ae82:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ae84:	2300      	movs	r3, #0
 800ae86:	60fb      	str	r3, [r7, #12]
 800ae88:	e016      	b.n	800aeb8 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800ae8a:	4a10      	ldr	r2, [pc, #64]	; (800aecc <vQueueUnregisterQueue+0x50>)
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	00db      	lsls	r3, r3, #3
 800ae90:	4413      	add	r3, r2
 800ae92:	685b      	ldr	r3, [r3, #4]
 800ae94:	687a      	ldr	r2, [r7, #4]
 800ae96:	429a      	cmp	r2, r3
 800ae98:	d10b      	bne.n	800aeb2 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800ae9a:	4a0c      	ldr	r2, [pc, #48]	; (800aecc <vQueueUnregisterQueue+0x50>)
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	2100      	movs	r1, #0
 800aea0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800aea4:	4a09      	ldr	r2, [pc, #36]	; (800aecc <vQueueUnregisterQueue+0x50>)
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	00db      	lsls	r3, r3, #3
 800aeaa:	4413      	add	r3, r2
 800aeac:	2200      	movs	r2, #0
 800aeae:	605a      	str	r2, [r3, #4]
				break;
 800aeb0:	e005      	b.n	800aebe <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	3301      	adds	r3, #1
 800aeb6:	60fb      	str	r3, [r7, #12]
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	2b07      	cmp	r3, #7
 800aebc:	d9e5      	bls.n	800ae8a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800aebe:	bf00      	nop
 800aec0:	3714      	adds	r7, #20
 800aec2:	46bd      	mov	sp, r7
 800aec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec8:	4770      	bx	lr
 800aeca:	bf00      	nop
 800aecc:	2000453c 	.word	0x2000453c

0800aed0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800aed0:	b580      	push	{r7, lr}
 800aed2:	b08e      	sub	sp, #56	; 0x38
 800aed4:	af04      	add	r7, sp, #16
 800aed6:	60f8      	str	r0, [r7, #12]
 800aed8:	60b9      	str	r1, [r7, #8]
 800aeda:	607a      	str	r2, [r7, #4]
 800aedc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800aede:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d10b      	bne.n	800aefc <xTaskCreateStatic+0x2c>
 800aee4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aee8:	b672      	cpsid	i
 800aeea:	f383 8811 	msr	BASEPRI, r3
 800aeee:	f3bf 8f6f 	isb	sy
 800aef2:	f3bf 8f4f 	dsb	sy
 800aef6:	b662      	cpsie	i
 800aef8:	623b      	str	r3, [r7, #32]
 800aefa:	e7fe      	b.n	800aefa <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 800aefc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d10b      	bne.n	800af1a <xTaskCreateStatic+0x4a>
 800af02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af06:	b672      	cpsid	i
 800af08:	f383 8811 	msr	BASEPRI, r3
 800af0c:	f3bf 8f6f 	isb	sy
 800af10:	f3bf 8f4f 	dsb	sy
 800af14:	b662      	cpsie	i
 800af16:	61fb      	str	r3, [r7, #28]
 800af18:	e7fe      	b.n	800af18 <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800af1a:	23b4      	movs	r3, #180	; 0xb4
 800af1c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800af1e:	693b      	ldr	r3, [r7, #16]
 800af20:	2bb4      	cmp	r3, #180	; 0xb4
 800af22:	d00b      	beq.n	800af3c <xTaskCreateStatic+0x6c>
 800af24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af28:	b672      	cpsid	i
 800af2a:	f383 8811 	msr	BASEPRI, r3
 800af2e:	f3bf 8f6f 	isb	sy
 800af32:	f3bf 8f4f 	dsb	sy
 800af36:	b662      	cpsie	i
 800af38:	61bb      	str	r3, [r7, #24]
 800af3a:	e7fe      	b.n	800af3a <xTaskCreateStatic+0x6a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800af3c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800af3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af40:	2b00      	cmp	r3, #0
 800af42:	d01e      	beq.n	800af82 <xTaskCreateStatic+0xb2>
 800af44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af46:	2b00      	cmp	r3, #0
 800af48:	d01b      	beq.n	800af82 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800af4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af4c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800af4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af50:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800af52:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800af54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af56:	2202      	movs	r2, #2
 800af58:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800af5c:	2300      	movs	r3, #0
 800af5e:	9303      	str	r3, [sp, #12]
 800af60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af62:	9302      	str	r3, [sp, #8]
 800af64:	f107 0314 	add.w	r3, r7, #20
 800af68:	9301      	str	r3, [sp, #4]
 800af6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af6c:	9300      	str	r3, [sp, #0]
 800af6e:	683b      	ldr	r3, [r7, #0]
 800af70:	687a      	ldr	r2, [r7, #4]
 800af72:	68b9      	ldr	r1, [r7, #8]
 800af74:	68f8      	ldr	r0, [r7, #12]
 800af76:	f000 f851 	bl	800b01c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800af7a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800af7c:	f000 f8f6 	bl	800b16c <prvAddNewTaskToReadyList>
 800af80:	e001      	b.n	800af86 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800af82:	2300      	movs	r3, #0
 800af84:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800af86:	697b      	ldr	r3, [r7, #20]
	}
 800af88:	4618      	mov	r0, r3
 800af8a:	3728      	adds	r7, #40	; 0x28
 800af8c:	46bd      	mov	sp, r7
 800af8e:	bd80      	pop	{r7, pc}

0800af90 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800af90:	b580      	push	{r7, lr}
 800af92:	b08c      	sub	sp, #48	; 0x30
 800af94:	af04      	add	r7, sp, #16
 800af96:	60f8      	str	r0, [r7, #12]
 800af98:	60b9      	str	r1, [r7, #8]
 800af9a:	603b      	str	r3, [r7, #0]
 800af9c:	4613      	mov	r3, r2
 800af9e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800afa0:	88fb      	ldrh	r3, [r7, #6]
 800afa2:	009b      	lsls	r3, r3, #2
 800afa4:	4618      	mov	r0, r3
 800afa6:	f001 fb71 	bl	800c68c <pvPortMalloc>
 800afaa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800afac:	697b      	ldr	r3, [r7, #20]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d00e      	beq.n	800afd0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800afb2:	20b4      	movs	r0, #180	; 0xb4
 800afb4:	f001 fb6a 	bl	800c68c <pvPortMalloc>
 800afb8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800afba:	69fb      	ldr	r3, [r7, #28]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d003      	beq.n	800afc8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800afc0:	69fb      	ldr	r3, [r7, #28]
 800afc2:	697a      	ldr	r2, [r7, #20]
 800afc4:	631a      	str	r2, [r3, #48]	; 0x30
 800afc6:	e005      	b.n	800afd4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800afc8:	6978      	ldr	r0, [r7, #20]
 800afca:	f001 fb6d 	bl	800c6a8 <vPortFree>
 800afce:	e001      	b.n	800afd4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800afd0:	2300      	movs	r3, #0
 800afd2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800afd4:	69fb      	ldr	r3, [r7, #28]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d017      	beq.n	800b00a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800afda:	69fb      	ldr	r3, [r7, #28]
 800afdc:	2200      	movs	r2, #0
 800afde:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800afe2:	88fa      	ldrh	r2, [r7, #6]
 800afe4:	2300      	movs	r3, #0
 800afe6:	9303      	str	r3, [sp, #12]
 800afe8:	69fb      	ldr	r3, [r7, #28]
 800afea:	9302      	str	r3, [sp, #8]
 800afec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afee:	9301      	str	r3, [sp, #4]
 800aff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aff2:	9300      	str	r3, [sp, #0]
 800aff4:	683b      	ldr	r3, [r7, #0]
 800aff6:	68b9      	ldr	r1, [r7, #8]
 800aff8:	68f8      	ldr	r0, [r7, #12]
 800affa:	f000 f80f 	bl	800b01c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800affe:	69f8      	ldr	r0, [r7, #28]
 800b000:	f000 f8b4 	bl	800b16c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b004:	2301      	movs	r3, #1
 800b006:	61bb      	str	r3, [r7, #24]
 800b008:	e002      	b.n	800b010 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b00a:	f04f 33ff 	mov.w	r3, #4294967295
 800b00e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b010:	69bb      	ldr	r3, [r7, #24]
	}
 800b012:	4618      	mov	r0, r3
 800b014:	3720      	adds	r7, #32
 800b016:	46bd      	mov	sp, r7
 800b018:	bd80      	pop	{r7, pc}
	...

0800b01c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b01c:	b580      	push	{r7, lr}
 800b01e:	b088      	sub	sp, #32
 800b020:	af00      	add	r7, sp, #0
 800b022:	60f8      	str	r0, [r7, #12]
 800b024:	60b9      	str	r1, [r7, #8]
 800b026:	607a      	str	r2, [r7, #4]
 800b028:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b02a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b02c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	009b      	lsls	r3, r3, #2
 800b032:	461a      	mov	r2, r3
 800b034:	21a5      	movs	r1, #165	; 0xa5
 800b036:	f00e ff92 	bl	8019f5e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b03a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b03c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b03e:	6879      	ldr	r1, [r7, #4]
 800b040:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800b044:	440b      	add	r3, r1
 800b046:	009b      	lsls	r3, r3, #2
 800b048:	4413      	add	r3, r2
 800b04a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b04c:	69bb      	ldr	r3, [r7, #24]
 800b04e:	f023 0307 	bic.w	r3, r3, #7
 800b052:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b054:	69bb      	ldr	r3, [r7, #24]
 800b056:	f003 0307 	and.w	r3, r3, #7
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d00b      	beq.n	800b076 <prvInitialiseNewTask+0x5a>
 800b05e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b062:	b672      	cpsid	i
 800b064:	f383 8811 	msr	BASEPRI, r3
 800b068:	f3bf 8f6f 	isb	sy
 800b06c:	f3bf 8f4f 	dsb	sy
 800b070:	b662      	cpsie	i
 800b072:	617b      	str	r3, [r7, #20]
 800b074:	e7fe      	b.n	800b074 <prvInitialiseNewTask+0x58>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b076:	68bb      	ldr	r3, [r7, #8]
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d01f      	beq.n	800b0bc <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b07c:	2300      	movs	r3, #0
 800b07e:	61fb      	str	r3, [r7, #28]
 800b080:	e012      	b.n	800b0a8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b082:	68ba      	ldr	r2, [r7, #8]
 800b084:	69fb      	ldr	r3, [r7, #28]
 800b086:	4413      	add	r3, r2
 800b088:	7819      	ldrb	r1, [r3, #0]
 800b08a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b08c:	69fb      	ldr	r3, [r7, #28]
 800b08e:	4413      	add	r3, r2
 800b090:	3334      	adds	r3, #52	; 0x34
 800b092:	460a      	mov	r2, r1
 800b094:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b096:	68ba      	ldr	r2, [r7, #8]
 800b098:	69fb      	ldr	r3, [r7, #28]
 800b09a:	4413      	add	r3, r2
 800b09c:	781b      	ldrb	r3, [r3, #0]
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d006      	beq.n	800b0b0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b0a2:	69fb      	ldr	r3, [r7, #28]
 800b0a4:	3301      	adds	r3, #1
 800b0a6:	61fb      	str	r3, [r7, #28]
 800b0a8:	69fb      	ldr	r3, [r7, #28]
 800b0aa:	2b0f      	cmp	r3, #15
 800b0ac:	d9e9      	bls.n	800b082 <prvInitialiseNewTask+0x66>
 800b0ae:	e000      	b.n	800b0b2 <prvInitialiseNewTask+0x96>
			{
				break;
 800b0b0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b0b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0b4:	2200      	movs	r2, #0
 800b0b6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b0ba:	e003      	b.n	800b0c4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b0bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0be:	2200      	movs	r2, #0
 800b0c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b0c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0c6:	2b06      	cmp	r3, #6
 800b0c8:	d901      	bls.n	800b0ce <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b0ca:	2306      	movs	r3, #6
 800b0cc:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b0ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b0d2:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b0d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b0d8:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800b0da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0dc:	2200      	movs	r2, #0
 800b0de:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b0e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0e2:	3304      	adds	r3, #4
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	f7fe fe70 	bl	8009dca <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b0ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0ec:	3318      	adds	r3, #24
 800b0ee:	4618      	mov	r0, r3
 800b0f0:	f7fe fe6b 	bl	8009dca <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b0f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b0f8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b0fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0fc:	f1c3 0207 	rsb	r2, r3, #7
 800b100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b102:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b104:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b106:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b108:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b10a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b10c:	2200      	movs	r2, #0
 800b10e:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b114:	2200      	movs	r2, #0
 800b116:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b11a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b11c:	334c      	adds	r3, #76	; 0x4c
 800b11e:	2260      	movs	r2, #96	; 0x60
 800b120:	2100      	movs	r1, #0
 800b122:	4618      	mov	r0, r3
 800b124:	f00e ff1b 	bl	8019f5e <memset>
 800b128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b12a:	4a0d      	ldr	r2, [pc, #52]	; (800b160 <prvInitialiseNewTask+0x144>)
 800b12c:	651a      	str	r2, [r3, #80]	; 0x50
 800b12e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b130:	4a0c      	ldr	r2, [pc, #48]	; (800b164 <prvInitialiseNewTask+0x148>)
 800b132:	655a      	str	r2, [r3, #84]	; 0x54
 800b134:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b136:	4a0c      	ldr	r2, [pc, #48]	; (800b168 <prvInitialiseNewTask+0x14c>)
 800b138:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b13a:	683a      	ldr	r2, [r7, #0]
 800b13c:	68f9      	ldr	r1, [r7, #12]
 800b13e:	69b8      	ldr	r0, [r7, #24]
 800b140:	f000 ffe6 	bl	800c110 <pxPortInitialiseStack>
 800b144:	4602      	mov	r2, r0
 800b146:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b148:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b14a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d002      	beq.n	800b156 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b150:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b152:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b154:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b156:	bf00      	nop
 800b158:	3720      	adds	r7, #32
 800b15a:	46bd      	mov	sp, r7
 800b15c:	bd80      	pop	{r7, pc}
 800b15e:	bf00      	nop
 800b160:	08024518 	.word	0x08024518
 800b164:	08024538 	.word	0x08024538
 800b168:	080244f8 	.word	0x080244f8

0800b16c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b16c:	b580      	push	{r7, lr}
 800b16e:	b082      	sub	sp, #8
 800b170:	af00      	add	r7, sp, #0
 800b172:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b174:	f001 f8d8 	bl	800c328 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b178:	4b2a      	ldr	r3, [pc, #168]	; (800b224 <prvAddNewTaskToReadyList+0xb8>)
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	3301      	adds	r3, #1
 800b17e:	4a29      	ldr	r2, [pc, #164]	; (800b224 <prvAddNewTaskToReadyList+0xb8>)
 800b180:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b182:	4b29      	ldr	r3, [pc, #164]	; (800b228 <prvAddNewTaskToReadyList+0xbc>)
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	2b00      	cmp	r3, #0
 800b188:	d109      	bne.n	800b19e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b18a:	4a27      	ldr	r2, [pc, #156]	; (800b228 <prvAddNewTaskToReadyList+0xbc>)
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b190:	4b24      	ldr	r3, [pc, #144]	; (800b224 <prvAddNewTaskToReadyList+0xb8>)
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	2b01      	cmp	r3, #1
 800b196:	d110      	bne.n	800b1ba <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b198:	f000 fcbc 	bl	800bb14 <prvInitialiseTaskLists>
 800b19c:	e00d      	b.n	800b1ba <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b19e:	4b23      	ldr	r3, [pc, #140]	; (800b22c <prvAddNewTaskToReadyList+0xc0>)
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d109      	bne.n	800b1ba <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b1a6:	4b20      	ldr	r3, [pc, #128]	; (800b228 <prvAddNewTaskToReadyList+0xbc>)
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1b0:	429a      	cmp	r2, r3
 800b1b2:	d802      	bhi.n	800b1ba <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b1b4:	4a1c      	ldr	r2, [pc, #112]	; (800b228 <prvAddNewTaskToReadyList+0xbc>)
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b1ba:	4b1d      	ldr	r3, [pc, #116]	; (800b230 <prvAddNewTaskToReadyList+0xc4>)
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	3301      	adds	r3, #1
 800b1c0:	4a1b      	ldr	r2, [pc, #108]	; (800b230 <prvAddNewTaskToReadyList+0xc4>)
 800b1c2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1c8:	2201      	movs	r2, #1
 800b1ca:	409a      	lsls	r2, r3
 800b1cc:	4b19      	ldr	r3, [pc, #100]	; (800b234 <prvAddNewTaskToReadyList+0xc8>)
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	4313      	orrs	r3, r2
 800b1d2:	4a18      	ldr	r2, [pc, #96]	; (800b234 <prvAddNewTaskToReadyList+0xc8>)
 800b1d4:	6013      	str	r3, [r2, #0]
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1da:	4613      	mov	r3, r2
 800b1dc:	009b      	lsls	r3, r3, #2
 800b1de:	4413      	add	r3, r2
 800b1e0:	009b      	lsls	r3, r3, #2
 800b1e2:	4a15      	ldr	r2, [pc, #84]	; (800b238 <prvAddNewTaskToReadyList+0xcc>)
 800b1e4:	441a      	add	r2, r3
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	3304      	adds	r3, #4
 800b1ea:	4619      	mov	r1, r3
 800b1ec:	4610      	mov	r0, r2
 800b1ee:	f7fe fdf9 	bl	8009de4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b1f2:	f001 f8cb 	bl	800c38c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b1f6:	4b0d      	ldr	r3, [pc, #52]	; (800b22c <prvAddNewTaskToReadyList+0xc0>)
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d00e      	beq.n	800b21c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b1fe:	4b0a      	ldr	r3, [pc, #40]	; (800b228 <prvAddNewTaskToReadyList+0xbc>)
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b208:	429a      	cmp	r2, r3
 800b20a:	d207      	bcs.n	800b21c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b20c:	4b0b      	ldr	r3, [pc, #44]	; (800b23c <prvAddNewTaskToReadyList+0xd0>)
 800b20e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b212:	601a      	str	r2, [r3, #0]
 800b214:	f3bf 8f4f 	dsb	sy
 800b218:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b21c:	bf00      	nop
 800b21e:	3708      	adds	r7, #8
 800b220:	46bd      	mov	sp, r7
 800b222:	bd80      	pop	{r7, pc}
 800b224:	20000804 	.word	0x20000804
 800b228:	20000704 	.word	0x20000704
 800b22c:	20000810 	.word	0x20000810
 800b230:	20000820 	.word	0x20000820
 800b234:	2000080c 	.word	0x2000080c
 800b238:	20000708 	.word	0x20000708
 800b23c:	e000ed04 	.word	0xe000ed04

0800b240 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800b240:	b580      	push	{r7, lr}
 800b242:	b084      	sub	sp, #16
 800b244:	af00      	add	r7, sp, #0
 800b246:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800b248:	f001 f86e 	bl	800c328 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d102      	bne.n	800b258 <vTaskDelete+0x18>
 800b252:	4b39      	ldr	r3, [pc, #228]	; (800b338 <vTaskDelete+0xf8>)
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	e000      	b.n	800b25a <vTaskDelete+0x1a>
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	3304      	adds	r3, #4
 800b260:	4618      	mov	r0, r3
 800b262:	f7fe fe1c 	bl	8009e9e <uxListRemove>
 800b266:	4603      	mov	r3, r0
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d115      	bne.n	800b298 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b270:	4932      	ldr	r1, [pc, #200]	; (800b33c <vTaskDelete+0xfc>)
 800b272:	4613      	mov	r3, r2
 800b274:	009b      	lsls	r3, r3, #2
 800b276:	4413      	add	r3, r2
 800b278:	009b      	lsls	r3, r3, #2
 800b27a:	440b      	add	r3, r1
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d10a      	bne.n	800b298 <vTaskDelete+0x58>
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b286:	2201      	movs	r2, #1
 800b288:	fa02 f303 	lsl.w	r3, r2, r3
 800b28c:	43da      	mvns	r2, r3
 800b28e:	4b2c      	ldr	r3, [pc, #176]	; (800b340 <vTaskDelete+0x100>)
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	4013      	ands	r3, r2
 800b294:	4a2a      	ldr	r2, [pc, #168]	; (800b340 <vTaskDelete+0x100>)
 800b296:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d004      	beq.n	800b2aa <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	3318      	adds	r3, #24
 800b2a4:	4618      	mov	r0, r3
 800b2a6:	f7fe fdfa 	bl	8009e9e <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800b2aa:	4b26      	ldr	r3, [pc, #152]	; (800b344 <vTaskDelete+0x104>)
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	3301      	adds	r3, #1
 800b2b0:	4a24      	ldr	r2, [pc, #144]	; (800b344 <vTaskDelete+0x104>)
 800b2b2:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800b2b4:	4b20      	ldr	r3, [pc, #128]	; (800b338 <vTaskDelete+0xf8>)
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	68fa      	ldr	r2, [r7, #12]
 800b2ba:	429a      	cmp	r2, r3
 800b2bc:	d10b      	bne.n	800b2d6 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	3304      	adds	r3, #4
 800b2c2:	4619      	mov	r1, r3
 800b2c4:	4820      	ldr	r0, [pc, #128]	; (800b348 <vTaskDelete+0x108>)
 800b2c6:	f7fe fd8d 	bl	8009de4 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800b2ca:	4b20      	ldr	r3, [pc, #128]	; (800b34c <vTaskDelete+0x10c>)
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	3301      	adds	r3, #1
 800b2d0:	4a1e      	ldr	r2, [pc, #120]	; (800b34c <vTaskDelete+0x10c>)
 800b2d2:	6013      	str	r3, [r2, #0]
 800b2d4:	e009      	b.n	800b2ea <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800b2d6:	4b1e      	ldr	r3, [pc, #120]	; (800b350 <vTaskDelete+0x110>)
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	3b01      	subs	r3, #1
 800b2dc:	4a1c      	ldr	r2, [pc, #112]	; (800b350 <vTaskDelete+0x110>)
 800b2de:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 800b2e0:	68f8      	ldr	r0, [r7, #12]
 800b2e2:	f000 fc83 	bl	800bbec <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800b2e6:	f000 fcb7 	bl	800bc58 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 800b2ea:	f001 f84f 	bl	800c38c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800b2ee:	4b19      	ldr	r3, [pc, #100]	; (800b354 <vTaskDelete+0x114>)
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d01c      	beq.n	800b330 <vTaskDelete+0xf0>
		{
			if( pxTCB == pxCurrentTCB )
 800b2f6:	4b10      	ldr	r3, [pc, #64]	; (800b338 <vTaskDelete+0xf8>)
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	68fa      	ldr	r2, [r7, #12]
 800b2fc:	429a      	cmp	r2, r3
 800b2fe:	d117      	bne.n	800b330 <vTaskDelete+0xf0>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800b300:	4b15      	ldr	r3, [pc, #84]	; (800b358 <vTaskDelete+0x118>)
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	2b00      	cmp	r3, #0
 800b306:	d00b      	beq.n	800b320 <vTaskDelete+0xe0>
 800b308:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b30c:	b672      	cpsid	i
 800b30e:	f383 8811 	msr	BASEPRI, r3
 800b312:	f3bf 8f6f 	isb	sy
 800b316:	f3bf 8f4f 	dsb	sy
 800b31a:	b662      	cpsie	i
 800b31c:	60bb      	str	r3, [r7, #8]
 800b31e:	e7fe      	b.n	800b31e <vTaskDelete+0xde>
				portYIELD_WITHIN_API();
 800b320:	4b0e      	ldr	r3, [pc, #56]	; (800b35c <vTaskDelete+0x11c>)
 800b322:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b326:	601a      	str	r2, [r3, #0]
 800b328:	f3bf 8f4f 	dsb	sy
 800b32c:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b330:	bf00      	nop
 800b332:	3710      	adds	r7, #16
 800b334:	46bd      	mov	sp, r7
 800b336:	bd80      	pop	{r7, pc}
 800b338:	20000704 	.word	0x20000704
 800b33c:	20000708 	.word	0x20000708
 800b340:	2000080c 	.word	0x2000080c
 800b344:	20000820 	.word	0x20000820
 800b348:	200007d8 	.word	0x200007d8
 800b34c:	200007ec 	.word	0x200007ec
 800b350:	20000804 	.word	0x20000804
 800b354:	20000810 	.word	0x20000810
 800b358:	2000082c 	.word	0x2000082c
 800b35c:	e000ed04 	.word	0xe000ed04

0800b360 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b360:	b580      	push	{r7, lr}
 800b362:	b084      	sub	sp, #16
 800b364:	af00      	add	r7, sp, #0
 800b366:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b368:	2300      	movs	r3, #0
 800b36a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d018      	beq.n	800b3a4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b372:	4b14      	ldr	r3, [pc, #80]	; (800b3c4 <vTaskDelay+0x64>)
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	2b00      	cmp	r3, #0
 800b378:	d00b      	beq.n	800b392 <vTaskDelay+0x32>
 800b37a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b37e:	b672      	cpsid	i
 800b380:	f383 8811 	msr	BASEPRI, r3
 800b384:	f3bf 8f6f 	isb	sy
 800b388:	f3bf 8f4f 	dsb	sy
 800b38c:	b662      	cpsie	i
 800b38e:	60bb      	str	r3, [r7, #8]
 800b390:	e7fe      	b.n	800b390 <vTaskDelay+0x30>
			vTaskSuspendAll();
 800b392:	f000 f887 	bl	800b4a4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b396:	2100      	movs	r1, #0
 800b398:	6878      	ldr	r0, [r7, #4]
 800b39a:	f000 fe53 	bl	800c044 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b39e:	f000 f88f 	bl	800b4c0 <xTaskResumeAll>
 800b3a2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d107      	bne.n	800b3ba <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800b3aa:	4b07      	ldr	r3, [pc, #28]	; (800b3c8 <vTaskDelay+0x68>)
 800b3ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b3b0:	601a      	str	r2, [r3, #0]
 800b3b2:	f3bf 8f4f 	dsb	sy
 800b3b6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b3ba:	bf00      	nop
 800b3bc:	3710      	adds	r7, #16
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	bd80      	pop	{r7, pc}
 800b3c2:	bf00      	nop
 800b3c4:	2000082c 	.word	0x2000082c
 800b3c8:	e000ed04 	.word	0xe000ed04

0800b3cc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b3cc:	b580      	push	{r7, lr}
 800b3ce:	b08a      	sub	sp, #40	; 0x28
 800b3d0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b3d6:	2300      	movs	r3, #0
 800b3d8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b3da:	463a      	mov	r2, r7
 800b3dc:	1d39      	adds	r1, r7, #4
 800b3de:	f107 0308 	add.w	r3, r7, #8
 800b3e2:	4618      	mov	r0, r3
 800b3e4:	f7f6 fa40 	bl	8001868 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b3e8:	6839      	ldr	r1, [r7, #0]
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	68ba      	ldr	r2, [r7, #8]
 800b3ee:	9202      	str	r2, [sp, #8]
 800b3f0:	9301      	str	r3, [sp, #4]
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	9300      	str	r3, [sp, #0]
 800b3f6:	2300      	movs	r3, #0
 800b3f8:	460a      	mov	r2, r1
 800b3fa:	4922      	ldr	r1, [pc, #136]	; (800b484 <vTaskStartScheduler+0xb8>)
 800b3fc:	4822      	ldr	r0, [pc, #136]	; (800b488 <vTaskStartScheduler+0xbc>)
 800b3fe:	f7ff fd67 	bl	800aed0 <xTaskCreateStatic>
 800b402:	4602      	mov	r2, r0
 800b404:	4b21      	ldr	r3, [pc, #132]	; (800b48c <vTaskStartScheduler+0xc0>)
 800b406:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b408:	4b20      	ldr	r3, [pc, #128]	; (800b48c <vTaskStartScheduler+0xc0>)
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d002      	beq.n	800b416 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b410:	2301      	movs	r3, #1
 800b412:	617b      	str	r3, [r7, #20]
 800b414:	e001      	b.n	800b41a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b416:	2300      	movs	r3, #0
 800b418:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b41a:	697b      	ldr	r3, [r7, #20]
 800b41c:	2b01      	cmp	r3, #1
 800b41e:	d11c      	bne.n	800b45a <vTaskStartScheduler+0x8e>
 800b420:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b424:	b672      	cpsid	i
 800b426:	f383 8811 	msr	BASEPRI, r3
 800b42a:	f3bf 8f6f 	isb	sy
 800b42e:	f3bf 8f4f 	dsb	sy
 800b432:	b662      	cpsie	i
 800b434:	613b      	str	r3, [r7, #16]

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b436:	4b16      	ldr	r3, [pc, #88]	; (800b490 <vTaskStartScheduler+0xc4>)
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	334c      	adds	r3, #76	; 0x4c
 800b43c:	4a15      	ldr	r2, [pc, #84]	; (800b494 <vTaskStartScheduler+0xc8>)
 800b43e:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b440:	4b15      	ldr	r3, [pc, #84]	; (800b498 <vTaskStartScheduler+0xcc>)
 800b442:	f04f 32ff 	mov.w	r2, #4294967295
 800b446:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b448:	4b14      	ldr	r3, [pc, #80]	; (800b49c <vTaskStartScheduler+0xd0>)
 800b44a:	2201      	movs	r2, #1
 800b44c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b44e:	4b14      	ldr	r3, [pc, #80]	; (800b4a0 <vTaskStartScheduler+0xd4>)
 800b450:	2200      	movs	r2, #0
 800b452:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b454:	f000 feec 	bl	800c230 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b458:	e00f      	b.n	800b47a <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b45a:	697b      	ldr	r3, [r7, #20]
 800b45c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b460:	d10b      	bne.n	800b47a <vTaskStartScheduler+0xae>
 800b462:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b466:	b672      	cpsid	i
 800b468:	f383 8811 	msr	BASEPRI, r3
 800b46c:	f3bf 8f6f 	isb	sy
 800b470:	f3bf 8f4f 	dsb	sy
 800b474:	b662      	cpsie	i
 800b476:	60fb      	str	r3, [r7, #12]
 800b478:	e7fe      	b.n	800b478 <vTaskStartScheduler+0xac>
}
 800b47a:	bf00      	nop
 800b47c:	3718      	adds	r7, #24
 800b47e:	46bd      	mov	sp, r7
 800b480:	bd80      	pop	{r7, pc}
 800b482:	bf00      	nop
 800b484:	0801f6d8 	.word	0x0801f6d8
 800b488:	0800bae5 	.word	0x0800bae5
 800b48c:	20000828 	.word	0x20000828
 800b490:	20000704 	.word	0x20000704
 800b494:	20000020 	.word	0x20000020
 800b498:	20000824 	.word	0x20000824
 800b49c:	20000810 	.word	0x20000810
 800b4a0:	20000808 	.word	0x20000808

0800b4a4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b4a4:	b480      	push	{r7}
 800b4a6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800b4a8:	4b04      	ldr	r3, [pc, #16]	; (800b4bc <vTaskSuspendAll+0x18>)
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	3301      	adds	r3, #1
 800b4ae:	4a03      	ldr	r2, [pc, #12]	; (800b4bc <vTaskSuspendAll+0x18>)
 800b4b0:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800b4b2:	bf00      	nop
 800b4b4:	46bd      	mov	sp, r7
 800b4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ba:	4770      	bx	lr
 800b4bc:	2000082c 	.word	0x2000082c

0800b4c0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b4c0:	b580      	push	{r7, lr}
 800b4c2:	b084      	sub	sp, #16
 800b4c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b4c6:	2300      	movs	r3, #0
 800b4c8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b4ce:	4b42      	ldr	r3, [pc, #264]	; (800b5d8 <xTaskResumeAll+0x118>)
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d10b      	bne.n	800b4ee <xTaskResumeAll+0x2e>
 800b4d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4da:	b672      	cpsid	i
 800b4dc:	f383 8811 	msr	BASEPRI, r3
 800b4e0:	f3bf 8f6f 	isb	sy
 800b4e4:	f3bf 8f4f 	dsb	sy
 800b4e8:	b662      	cpsie	i
 800b4ea:	603b      	str	r3, [r7, #0]
 800b4ec:	e7fe      	b.n	800b4ec <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b4ee:	f000 ff1b 	bl	800c328 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b4f2:	4b39      	ldr	r3, [pc, #228]	; (800b5d8 <xTaskResumeAll+0x118>)
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	3b01      	subs	r3, #1
 800b4f8:	4a37      	ldr	r2, [pc, #220]	; (800b5d8 <xTaskResumeAll+0x118>)
 800b4fa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b4fc:	4b36      	ldr	r3, [pc, #216]	; (800b5d8 <xTaskResumeAll+0x118>)
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	2b00      	cmp	r3, #0
 800b502:	d161      	bne.n	800b5c8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b504:	4b35      	ldr	r3, [pc, #212]	; (800b5dc <xTaskResumeAll+0x11c>)
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d05d      	beq.n	800b5c8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b50c:	e02e      	b.n	800b56c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b50e:	4b34      	ldr	r3, [pc, #208]	; (800b5e0 <xTaskResumeAll+0x120>)
 800b510:	68db      	ldr	r3, [r3, #12]
 800b512:	68db      	ldr	r3, [r3, #12]
 800b514:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	3318      	adds	r3, #24
 800b51a:	4618      	mov	r0, r3
 800b51c:	f7fe fcbf 	bl	8009e9e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	3304      	adds	r3, #4
 800b524:	4618      	mov	r0, r3
 800b526:	f7fe fcba 	bl	8009e9e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b52e:	2201      	movs	r2, #1
 800b530:	409a      	lsls	r2, r3
 800b532:	4b2c      	ldr	r3, [pc, #176]	; (800b5e4 <xTaskResumeAll+0x124>)
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	4313      	orrs	r3, r2
 800b538:	4a2a      	ldr	r2, [pc, #168]	; (800b5e4 <xTaskResumeAll+0x124>)
 800b53a:	6013      	str	r3, [r2, #0]
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b540:	4613      	mov	r3, r2
 800b542:	009b      	lsls	r3, r3, #2
 800b544:	4413      	add	r3, r2
 800b546:	009b      	lsls	r3, r3, #2
 800b548:	4a27      	ldr	r2, [pc, #156]	; (800b5e8 <xTaskResumeAll+0x128>)
 800b54a:	441a      	add	r2, r3
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	3304      	adds	r3, #4
 800b550:	4619      	mov	r1, r3
 800b552:	4610      	mov	r0, r2
 800b554:	f7fe fc46 	bl	8009de4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b55c:	4b23      	ldr	r3, [pc, #140]	; (800b5ec <xTaskResumeAll+0x12c>)
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b562:	429a      	cmp	r2, r3
 800b564:	d302      	bcc.n	800b56c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800b566:	4b22      	ldr	r3, [pc, #136]	; (800b5f0 <xTaskResumeAll+0x130>)
 800b568:	2201      	movs	r2, #1
 800b56a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b56c:	4b1c      	ldr	r3, [pc, #112]	; (800b5e0 <xTaskResumeAll+0x120>)
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	2b00      	cmp	r3, #0
 800b572:	d1cc      	bne.n	800b50e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	2b00      	cmp	r3, #0
 800b578:	d001      	beq.n	800b57e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b57a:	f000 fb6d 	bl	800bc58 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800b57e:	4b1d      	ldr	r3, [pc, #116]	; (800b5f4 <xTaskResumeAll+0x134>)
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	2b00      	cmp	r3, #0
 800b588:	d010      	beq.n	800b5ac <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b58a:	f000 f859 	bl	800b640 <xTaskIncrementTick>
 800b58e:	4603      	mov	r3, r0
 800b590:	2b00      	cmp	r3, #0
 800b592:	d002      	beq.n	800b59a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800b594:	4b16      	ldr	r3, [pc, #88]	; (800b5f0 <xTaskResumeAll+0x130>)
 800b596:	2201      	movs	r2, #1
 800b598:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	3b01      	subs	r3, #1
 800b59e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d1f1      	bne.n	800b58a <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 800b5a6:	4b13      	ldr	r3, [pc, #76]	; (800b5f4 <xTaskResumeAll+0x134>)
 800b5a8:	2200      	movs	r2, #0
 800b5aa:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b5ac:	4b10      	ldr	r3, [pc, #64]	; (800b5f0 <xTaskResumeAll+0x130>)
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d009      	beq.n	800b5c8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b5b4:	2301      	movs	r3, #1
 800b5b6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b5b8:	4b0f      	ldr	r3, [pc, #60]	; (800b5f8 <xTaskResumeAll+0x138>)
 800b5ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b5be:	601a      	str	r2, [r3, #0]
 800b5c0:	f3bf 8f4f 	dsb	sy
 800b5c4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b5c8:	f000 fee0 	bl	800c38c <vPortExitCritical>

	return xAlreadyYielded;
 800b5cc:	68bb      	ldr	r3, [r7, #8]
}
 800b5ce:	4618      	mov	r0, r3
 800b5d0:	3710      	adds	r7, #16
 800b5d2:	46bd      	mov	sp, r7
 800b5d4:	bd80      	pop	{r7, pc}
 800b5d6:	bf00      	nop
 800b5d8:	2000082c 	.word	0x2000082c
 800b5dc:	20000804 	.word	0x20000804
 800b5e0:	200007c4 	.word	0x200007c4
 800b5e4:	2000080c 	.word	0x2000080c
 800b5e8:	20000708 	.word	0x20000708
 800b5ec:	20000704 	.word	0x20000704
 800b5f0:	20000818 	.word	0x20000818
 800b5f4:	20000814 	.word	0x20000814
 800b5f8:	e000ed04 	.word	0xe000ed04

0800b5fc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b5fc:	b480      	push	{r7}
 800b5fe:	b083      	sub	sp, #12
 800b600:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b602:	4b05      	ldr	r3, [pc, #20]	; (800b618 <xTaskGetTickCount+0x1c>)
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b608:	687b      	ldr	r3, [r7, #4]
}
 800b60a:	4618      	mov	r0, r3
 800b60c:	370c      	adds	r7, #12
 800b60e:	46bd      	mov	sp, r7
 800b610:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b614:	4770      	bx	lr
 800b616:	bf00      	nop
 800b618:	20000808 	.word	0x20000808

0800b61c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800b61c:	b580      	push	{r7, lr}
 800b61e:	b082      	sub	sp, #8
 800b620:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b622:	f000 ff61 	bl	800c4e8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800b626:	2300      	movs	r3, #0
 800b628:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800b62a:	4b04      	ldr	r3, [pc, #16]	; (800b63c <xTaskGetTickCountFromISR+0x20>)
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b630:	683b      	ldr	r3, [r7, #0]
}
 800b632:	4618      	mov	r0, r3
 800b634:	3708      	adds	r7, #8
 800b636:	46bd      	mov	sp, r7
 800b638:	bd80      	pop	{r7, pc}
 800b63a:	bf00      	nop
 800b63c:	20000808 	.word	0x20000808

0800b640 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b640:	b580      	push	{r7, lr}
 800b642:	b086      	sub	sp, #24
 800b644:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b646:	2300      	movs	r3, #0
 800b648:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b64a:	4b4f      	ldr	r3, [pc, #316]	; (800b788 <xTaskIncrementTick+0x148>)
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	f040 8089 	bne.w	800b766 <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b654:	4b4d      	ldr	r3, [pc, #308]	; (800b78c <xTaskIncrementTick+0x14c>)
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	3301      	adds	r3, #1
 800b65a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b65c:	4a4b      	ldr	r2, [pc, #300]	; (800b78c <xTaskIncrementTick+0x14c>)
 800b65e:	693b      	ldr	r3, [r7, #16]
 800b660:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b662:	693b      	ldr	r3, [r7, #16]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d121      	bne.n	800b6ac <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800b668:	4b49      	ldr	r3, [pc, #292]	; (800b790 <xTaskIncrementTick+0x150>)
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d00b      	beq.n	800b68a <xTaskIncrementTick+0x4a>
 800b672:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b676:	b672      	cpsid	i
 800b678:	f383 8811 	msr	BASEPRI, r3
 800b67c:	f3bf 8f6f 	isb	sy
 800b680:	f3bf 8f4f 	dsb	sy
 800b684:	b662      	cpsie	i
 800b686:	603b      	str	r3, [r7, #0]
 800b688:	e7fe      	b.n	800b688 <xTaskIncrementTick+0x48>
 800b68a:	4b41      	ldr	r3, [pc, #260]	; (800b790 <xTaskIncrementTick+0x150>)
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	60fb      	str	r3, [r7, #12]
 800b690:	4b40      	ldr	r3, [pc, #256]	; (800b794 <xTaskIncrementTick+0x154>)
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	4a3e      	ldr	r2, [pc, #248]	; (800b790 <xTaskIncrementTick+0x150>)
 800b696:	6013      	str	r3, [r2, #0]
 800b698:	4a3e      	ldr	r2, [pc, #248]	; (800b794 <xTaskIncrementTick+0x154>)
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	6013      	str	r3, [r2, #0]
 800b69e:	4b3e      	ldr	r3, [pc, #248]	; (800b798 <xTaskIncrementTick+0x158>)
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	3301      	adds	r3, #1
 800b6a4:	4a3c      	ldr	r2, [pc, #240]	; (800b798 <xTaskIncrementTick+0x158>)
 800b6a6:	6013      	str	r3, [r2, #0]
 800b6a8:	f000 fad6 	bl	800bc58 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b6ac:	4b3b      	ldr	r3, [pc, #236]	; (800b79c <xTaskIncrementTick+0x15c>)
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	693a      	ldr	r2, [r7, #16]
 800b6b2:	429a      	cmp	r2, r3
 800b6b4:	d348      	bcc.n	800b748 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b6b6:	4b36      	ldr	r3, [pc, #216]	; (800b790 <xTaskIncrementTick+0x150>)
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d104      	bne.n	800b6ca <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b6c0:	4b36      	ldr	r3, [pc, #216]	; (800b79c <xTaskIncrementTick+0x15c>)
 800b6c2:	f04f 32ff 	mov.w	r2, #4294967295
 800b6c6:	601a      	str	r2, [r3, #0]
					break;
 800b6c8:	e03e      	b.n	800b748 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b6ca:	4b31      	ldr	r3, [pc, #196]	; (800b790 <xTaskIncrementTick+0x150>)
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	68db      	ldr	r3, [r3, #12]
 800b6d0:	68db      	ldr	r3, [r3, #12]
 800b6d2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b6d4:	68bb      	ldr	r3, [r7, #8]
 800b6d6:	685b      	ldr	r3, [r3, #4]
 800b6d8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b6da:	693a      	ldr	r2, [r7, #16]
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	429a      	cmp	r2, r3
 800b6e0:	d203      	bcs.n	800b6ea <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b6e2:	4a2e      	ldr	r2, [pc, #184]	; (800b79c <xTaskIncrementTick+0x15c>)
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b6e8:	e02e      	b.n	800b748 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b6ea:	68bb      	ldr	r3, [r7, #8]
 800b6ec:	3304      	adds	r3, #4
 800b6ee:	4618      	mov	r0, r3
 800b6f0:	f7fe fbd5 	bl	8009e9e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b6f4:	68bb      	ldr	r3, [r7, #8]
 800b6f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d004      	beq.n	800b706 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b6fc:	68bb      	ldr	r3, [r7, #8]
 800b6fe:	3318      	adds	r3, #24
 800b700:	4618      	mov	r0, r3
 800b702:	f7fe fbcc 	bl	8009e9e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b706:	68bb      	ldr	r3, [r7, #8]
 800b708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b70a:	2201      	movs	r2, #1
 800b70c:	409a      	lsls	r2, r3
 800b70e:	4b24      	ldr	r3, [pc, #144]	; (800b7a0 <xTaskIncrementTick+0x160>)
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	4313      	orrs	r3, r2
 800b714:	4a22      	ldr	r2, [pc, #136]	; (800b7a0 <xTaskIncrementTick+0x160>)
 800b716:	6013      	str	r3, [r2, #0]
 800b718:	68bb      	ldr	r3, [r7, #8]
 800b71a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b71c:	4613      	mov	r3, r2
 800b71e:	009b      	lsls	r3, r3, #2
 800b720:	4413      	add	r3, r2
 800b722:	009b      	lsls	r3, r3, #2
 800b724:	4a1f      	ldr	r2, [pc, #124]	; (800b7a4 <xTaskIncrementTick+0x164>)
 800b726:	441a      	add	r2, r3
 800b728:	68bb      	ldr	r3, [r7, #8]
 800b72a:	3304      	adds	r3, #4
 800b72c:	4619      	mov	r1, r3
 800b72e:	4610      	mov	r0, r2
 800b730:	f7fe fb58 	bl	8009de4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b734:	68bb      	ldr	r3, [r7, #8]
 800b736:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b738:	4b1b      	ldr	r3, [pc, #108]	; (800b7a8 <xTaskIncrementTick+0x168>)
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b73e:	429a      	cmp	r2, r3
 800b740:	d3b9      	bcc.n	800b6b6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800b742:	2301      	movs	r3, #1
 800b744:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b746:	e7b6      	b.n	800b6b6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b748:	4b17      	ldr	r3, [pc, #92]	; (800b7a8 <xTaskIncrementTick+0x168>)
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b74e:	4915      	ldr	r1, [pc, #84]	; (800b7a4 <xTaskIncrementTick+0x164>)
 800b750:	4613      	mov	r3, r2
 800b752:	009b      	lsls	r3, r3, #2
 800b754:	4413      	add	r3, r2
 800b756:	009b      	lsls	r3, r3, #2
 800b758:	440b      	add	r3, r1
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	2b01      	cmp	r3, #1
 800b75e:	d907      	bls.n	800b770 <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
 800b760:	2301      	movs	r3, #1
 800b762:	617b      	str	r3, [r7, #20]
 800b764:	e004      	b.n	800b770 <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800b766:	4b11      	ldr	r3, [pc, #68]	; (800b7ac <xTaskIncrementTick+0x16c>)
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	3301      	adds	r3, #1
 800b76c:	4a0f      	ldr	r2, [pc, #60]	; (800b7ac <xTaskIncrementTick+0x16c>)
 800b76e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800b770:	4b0f      	ldr	r3, [pc, #60]	; (800b7b0 <xTaskIncrementTick+0x170>)
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	2b00      	cmp	r3, #0
 800b776:	d001      	beq.n	800b77c <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 800b778:	2301      	movs	r3, #1
 800b77a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800b77c:	697b      	ldr	r3, [r7, #20]
}
 800b77e:	4618      	mov	r0, r3
 800b780:	3718      	adds	r7, #24
 800b782:	46bd      	mov	sp, r7
 800b784:	bd80      	pop	{r7, pc}
 800b786:	bf00      	nop
 800b788:	2000082c 	.word	0x2000082c
 800b78c:	20000808 	.word	0x20000808
 800b790:	200007bc 	.word	0x200007bc
 800b794:	200007c0 	.word	0x200007c0
 800b798:	2000081c 	.word	0x2000081c
 800b79c:	20000824 	.word	0x20000824
 800b7a0:	2000080c 	.word	0x2000080c
 800b7a4:	20000708 	.word	0x20000708
 800b7a8:	20000704 	.word	0x20000704
 800b7ac:	20000814 	.word	0x20000814
 800b7b0:	20000818 	.word	0x20000818

0800b7b4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b7b4:	b580      	push	{r7, lr}
 800b7b6:	b088      	sub	sp, #32
 800b7b8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b7ba:	4b3c      	ldr	r3, [pc, #240]	; (800b8ac <vTaskSwitchContext+0xf8>)
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d003      	beq.n	800b7ca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b7c2:	4b3b      	ldr	r3, [pc, #236]	; (800b8b0 <vTaskSwitchContext+0xfc>)
 800b7c4:	2201      	movs	r2, #1
 800b7c6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b7c8:	e06c      	b.n	800b8a4 <vTaskSwitchContext+0xf0>
		xYieldPending = pdFALSE;
 800b7ca:	4b39      	ldr	r3, [pc, #228]	; (800b8b0 <vTaskSwitchContext+0xfc>)
 800b7cc:	2200      	movs	r2, #0
 800b7ce:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800b7d0:	4b38      	ldr	r3, [pc, #224]	; (800b8b4 <vTaskSwitchContext+0x100>)
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b7d6:	61fb      	str	r3, [r7, #28]
 800b7d8:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 800b7dc:	61bb      	str	r3, [r7, #24]
 800b7de:	69fb      	ldr	r3, [r7, #28]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	69ba      	ldr	r2, [r7, #24]
 800b7e4:	429a      	cmp	r2, r3
 800b7e6:	d111      	bne.n	800b80c <vTaskSwitchContext+0x58>
 800b7e8:	69fb      	ldr	r3, [r7, #28]
 800b7ea:	3304      	adds	r3, #4
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	69ba      	ldr	r2, [r7, #24]
 800b7f0:	429a      	cmp	r2, r3
 800b7f2:	d10b      	bne.n	800b80c <vTaskSwitchContext+0x58>
 800b7f4:	69fb      	ldr	r3, [r7, #28]
 800b7f6:	3308      	adds	r3, #8
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	69ba      	ldr	r2, [r7, #24]
 800b7fc:	429a      	cmp	r2, r3
 800b7fe:	d105      	bne.n	800b80c <vTaskSwitchContext+0x58>
 800b800:	69fb      	ldr	r3, [r7, #28]
 800b802:	330c      	adds	r3, #12
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	69ba      	ldr	r2, [r7, #24]
 800b808:	429a      	cmp	r2, r3
 800b80a:	d008      	beq.n	800b81e <vTaskSwitchContext+0x6a>
 800b80c:	4b29      	ldr	r3, [pc, #164]	; (800b8b4 <vTaskSwitchContext+0x100>)
 800b80e:	681a      	ldr	r2, [r3, #0]
 800b810:	4b28      	ldr	r3, [pc, #160]	; (800b8b4 <vTaskSwitchContext+0x100>)
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	3334      	adds	r3, #52	; 0x34
 800b816:	4619      	mov	r1, r3
 800b818:	4610      	mov	r0, r2
 800b81a:	f7f6 f819 	bl	8001850 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b81e:	4b26      	ldr	r3, [pc, #152]	; (800b8b8 <vTaskSwitchContext+0x104>)
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	fab3 f383 	clz	r3, r3
 800b82a:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800b82c:	7afb      	ldrb	r3, [r7, #11]
 800b82e:	f1c3 031f 	rsb	r3, r3, #31
 800b832:	617b      	str	r3, [r7, #20]
 800b834:	4921      	ldr	r1, [pc, #132]	; (800b8bc <vTaskSwitchContext+0x108>)
 800b836:	697a      	ldr	r2, [r7, #20]
 800b838:	4613      	mov	r3, r2
 800b83a:	009b      	lsls	r3, r3, #2
 800b83c:	4413      	add	r3, r2
 800b83e:	009b      	lsls	r3, r3, #2
 800b840:	440b      	add	r3, r1
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	2b00      	cmp	r3, #0
 800b846:	d10b      	bne.n	800b860 <vTaskSwitchContext+0xac>
	__asm volatile
 800b848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b84c:	b672      	cpsid	i
 800b84e:	f383 8811 	msr	BASEPRI, r3
 800b852:	f3bf 8f6f 	isb	sy
 800b856:	f3bf 8f4f 	dsb	sy
 800b85a:	b662      	cpsie	i
 800b85c:	607b      	str	r3, [r7, #4]
 800b85e:	e7fe      	b.n	800b85e <vTaskSwitchContext+0xaa>
 800b860:	697a      	ldr	r2, [r7, #20]
 800b862:	4613      	mov	r3, r2
 800b864:	009b      	lsls	r3, r3, #2
 800b866:	4413      	add	r3, r2
 800b868:	009b      	lsls	r3, r3, #2
 800b86a:	4a14      	ldr	r2, [pc, #80]	; (800b8bc <vTaskSwitchContext+0x108>)
 800b86c:	4413      	add	r3, r2
 800b86e:	613b      	str	r3, [r7, #16]
 800b870:	693b      	ldr	r3, [r7, #16]
 800b872:	685b      	ldr	r3, [r3, #4]
 800b874:	685a      	ldr	r2, [r3, #4]
 800b876:	693b      	ldr	r3, [r7, #16]
 800b878:	605a      	str	r2, [r3, #4]
 800b87a:	693b      	ldr	r3, [r7, #16]
 800b87c:	685a      	ldr	r2, [r3, #4]
 800b87e:	693b      	ldr	r3, [r7, #16]
 800b880:	3308      	adds	r3, #8
 800b882:	429a      	cmp	r2, r3
 800b884:	d104      	bne.n	800b890 <vTaskSwitchContext+0xdc>
 800b886:	693b      	ldr	r3, [r7, #16]
 800b888:	685b      	ldr	r3, [r3, #4]
 800b88a:	685a      	ldr	r2, [r3, #4]
 800b88c:	693b      	ldr	r3, [r7, #16]
 800b88e:	605a      	str	r2, [r3, #4]
 800b890:	693b      	ldr	r3, [r7, #16]
 800b892:	685b      	ldr	r3, [r3, #4]
 800b894:	68db      	ldr	r3, [r3, #12]
 800b896:	4a07      	ldr	r2, [pc, #28]	; (800b8b4 <vTaskSwitchContext+0x100>)
 800b898:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b89a:	4b06      	ldr	r3, [pc, #24]	; (800b8b4 <vTaskSwitchContext+0x100>)
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	334c      	adds	r3, #76	; 0x4c
 800b8a0:	4a07      	ldr	r2, [pc, #28]	; (800b8c0 <vTaskSwitchContext+0x10c>)
 800b8a2:	6013      	str	r3, [r2, #0]
}
 800b8a4:	bf00      	nop
 800b8a6:	3720      	adds	r7, #32
 800b8a8:	46bd      	mov	sp, r7
 800b8aa:	bd80      	pop	{r7, pc}
 800b8ac:	2000082c 	.word	0x2000082c
 800b8b0:	20000818 	.word	0x20000818
 800b8b4:	20000704 	.word	0x20000704
 800b8b8:	2000080c 	.word	0x2000080c
 800b8bc:	20000708 	.word	0x20000708
 800b8c0:	20000020 	.word	0x20000020

0800b8c4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b8c4:	b580      	push	{r7, lr}
 800b8c6:	b084      	sub	sp, #16
 800b8c8:	af00      	add	r7, sp, #0
 800b8ca:	6078      	str	r0, [r7, #4]
 800b8cc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d10b      	bne.n	800b8ec <vTaskPlaceOnEventList+0x28>
 800b8d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8d8:	b672      	cpsid	i
 800b8da:	f383 8811 	msr	BASEPRI, r3
 800b8de:	f3bf 8f6f 	isb	sy
 800b8e2:	f3bf 8f4f 	dsb	sy
 800b8e6:	b662      	cpsie	i
 800b8e8:	60fb      	str	r3, [r7, #12]
 800b8ea:	e7fe      	b.n	800b8ea <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b8ec:	4b07      	ldr	r3, [pc, #28]	; (800b90c <vTaskPlaceOnEventList+0x48>)
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	3318      	adds	r3, #24
 800b8f2:	4619      	mov	r1, r3
 800b8f4:	6878      	ldr	r0, [r7, #4]
 800b8f6:	f7fe fa99 	bl	8009e2c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b8fa:	2101      	movs	r1, #1
 800b8fc:	6838      	ldr	r0, [r7, #0]
 800b8fe:	f000 fba1 	bl	800c044 <prvAddCurrentTaskToDelayedList>
}
 800b902:	bf00      	nop
 800b904:	3710      	adds	r7, #16
 800b906:	46bd      	mov	sp, r7
 800b908:	bd80      	pop	{r7, pc}
 800b90a:	bf00      	nop
 800b90c:	20000704 	.word	0x20000704

0800b910 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b910:	b580      	push	{r7, lr}
 800b912:	b086      	sub	sp, #24
 800b914:	af00      	add	r7, sp, #0
 800b916:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	68db      	ldr	r3, [r3, #12]
 800b91c:	68db      	ldr	r3, [r3, #12]
 800b91e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b920:	693b      	ldr	r3, [r7, #16]
 800b922:	2b00      	cmp	r3, #0
 800b924:	d10b      	bne.n	800b93e <xTaskRemoveFromEventList+0x2e>
 800b926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b92a:	b672      	cpsid	i
 800b92c:	f383 8811 	msr	BASEPRI, r3
 800b930:	f3bf 8f6f 	isb	sy
 800b934:	f3bf 8f4f 	dsb	sy
 800b938:	b662      	cpsie	i
 800b93a:	60fb      	str	r3, [r7, #12]
 800b93c:	e7fe      	b.n	800b93c <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b93e:	693b      	ldr	r3, [r7, #16]
 800b940:	3318      	adds	r3, #24
 800b942:	4618      	mov	r0, r3
 800b944:	f7fe faab 	bl	8009e9e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b948:	4b1d      	ldr	r3, [pc, #116]	; (800b9c0 <xTaskRemoveFromEventList+0xb0>)
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d11c      	bne.n	800b98a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b950:	693b      	ldr	r3, [r7, #16]
 800b952:	3304      	adds	r3, #4
 800b954:	4618      	mov	r0, r3
 800b956:	f7fe faa2 	bl	8009e9e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b95a:	693b      	ldr	r3, [r7, #16]
 800b95c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b95e:	2201      	movs	r2, #1
 800b960:	409a      	lsls	r2, r3
 800b962:	4b18      	ldr	r3, [pc, #96]	; (800b9c4 <xTaskRemoveFromEventList+0xb4>)
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	4313      	orrs	r3, r2
 800b968:	4a16      	ldr	r2, [pc, #88]	; (800b9c4 <xTaskRemoveFromEventList+0xb4>)
 800b96a:	6013      	str	r3, [r2, #0]
 800b96c:	693b      	ldr	r3, [r7, #16]
 800b96e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b970:	4613      	mov	r3, r2
 800b972:	009b      	lsls	r3, r3, #2
 800b974:	4413      	add	r3, r2
 800b976:	009b      	lsls	r3, r3, #2
 800b978:	4a13      	ldr	r2, [pc, #76]	; (800b9c8 <xTaskRemoveFromEventList+0xb8>)
 800b97a:	441a      	add	r2, r3
 800b97c:	693b      	ldr	r3, [r7, #16]
 800b97e:	3304      	adds	r3, #4
 800b980:	4619      	mov	r1, r3
 800b982:	4610      	mov	r0, r2
 800b984:	f7fe fa2e 	bl	8009de4 <vListInsertEnd>
 800b988:	e005      	b.n	800b996 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b98a:	693b      	ldr	r3, [r7, #16]
 800b98c:	3318      	adds	r3, #24
 800b98e:	4619      	mov	r1, r3
 800b990:	480e      	ldr	r0, [pc, #56]	; (800b9cc <xTaskRemoveFromEventList+0xbc>)
 800b992:	f7fe fa27 	bl	8009de4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b996:	693b      	ldr	r3, [r7, #16]
 800b998:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b99a:	4b0d      	ldr	r3, [pc, #52]	; (800b9d0 <xTaskRemoveFromEventList+0xc0>)
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9a0:	429a      	cmp	r2, r3
 800b9a2:	d905      	bls.n	800b9b0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b9a4:	2301      	movs	r3, #1
 800b9a6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b9a8:	4b0a      	ldr	r3, [pc, #40]	; (800b9d4 <xTaskRemoveFromEventList+0xc4>)
 800b9aa:	2201      	movs	r2, #1
 800b9ac:	601a      	str	r2, [r3, #0]
 800b9ae:	e001      	b.n	800b9b4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800b9b0:	2300      	movs	r3, #0
 800b9b2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b9b4:	697b      	ldr	r3, [r7, #20]
}
 800b9b6:	4618      	mov	r0, r3
 800b9b8:	3718      	adds	r7, #24
 800b9ba:	46bd      	mov	sp, r7
 800b9bc:	bd80      	pop	{r7, pc}
 800b9be:	bf00      	nop
 800b9c0:	2000082c 	.word	0x2000082c
 800b9c4:	2000080c 	.word	0x2000080c
 800b9c8:	20000708 	.word	0x20000708
 800b9cc:	200007c4 	.word	0x200007c4
 800b9d0:	20000704 	.word	0x20000704
 800b9d4:	20000818 	.word	0x20000818

0800b9d8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b9d8:	b480      	push	{r7}
 800b9da:	b083      	sub	sp, #12
 800b9dc:	af00      	add	r7, sp, #0
 800b9de:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b9e0:	4b06      	ldr	r3, [pc, #24]	; (800b9fc <vTaskInternalSetTimeOutState+0x24>)
 800b9e2:	681a      	ldr	r2, [r3, #0]
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b9e8:	4b05      	ldr	r3, [pc, #20]	; (800ba00 <vTaskInternalSetTimeOutState+0x28>)
 800b9ea:	681a      	ldr	r2, [r3, #0]
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	605a      	str	r2, [r3, #4]
}
 800b9f0:	bf00      	nop
 800b9f2:	370c      	adds	r7, #12
 800b9f4:	46bd      	mov	sp, r7
 800b9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9fa:	4770      	bx	lr
 800b9fc:	2000081c 	.word	0x2000081c
 800ba00:	20000808 	.word	0x20000808

0800ba04 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ba04:	b580      	push	{r7, lr}
 800ba06:	b088      	sub	sp, #32
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	6078      	str	r0, [r7, #4]
 800ba0c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d10b      	bne.n	800ba2c <xTaskCheckForTimeOut+0x28>
 800ba14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba18:	b672      	cpsid	i
 800ba1a:	f383 8811 	msr	BASEPRI, r3
 800ba1e:	f3bf 8f6f 	isb	sy
 800ba22:	f3bf 8f4f 	dsb	sy
 800ba26:	b662      	cpsie	i
 800ba28:	613b      	str	r3, [r7, #16]
 800ba2a:	e7fe      	b.n	800ba2a <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
 800ba2c:	683b      	ldr	r3, [r7, #0]
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d10b      	bne.n	800ba4a <xTaskCheckForTimeOut+0x46>
 800ba32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba36:	b672      	cpsid	i
 800ba38:	f383 8811 	msr	BASEPRI, r3
 800ba3c:	f3bf 8f6f 	isb	sy
 800ba40:	f3bf 8f4f 	dsb	sy
 800ba44:	b662      	cpsie	i
 800ba46:	60fb      	str	r3, [r7, #12]
 800ba48:	e7fe      	b.n	800ba48 <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
 800ba4a:	f000 fc6d 	bl	800c328 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ba4e:	4b1d      	ldr	r3, [pc, #116]	; (800bac4 <xTaskCheckForTimeOut+0xc0>)
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	685b      	ldr	r3, [r3, #4]
 800ba58:	69ba      	ldr	r2, [r7, #24]
 800ba5a:	1ad3      	subs	r3, r2, r3
 800ba5c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ba5e:	683b      	ldr	r3, [r7, #0]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba66:	d102      	bne.n	800ba6e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ba68:	2300      	movs	r3, #0
 800ba6a:	61fb      	str	r3, [r7, #28]
 800ba6c:	e023      	b.n	800bab6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	681a      	ldr	r2, [r3, #0]
 800ba72:	4b15      	ldr	r3, [pc, #84]	; (800bac8 <xTaskCheckForTimeOut+0xc4>)
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	429a      	cmp	r2, r3
 800ba78:	d007      	beq.n	800ba8a <xTaskCheckForTimeOut+0x86>
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	685b      	ldr	r3, [r3, #4]
 800ba7e:	69ba      	ldr	r2, [r7, #24]
 800ba80:	429a      	cmp	r2, r3
 800ba82:	d302      	bcc.n	800ba8a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ba84:	2301      	movs	r3, #1
 800ba86:	61fb      	str	r3, [r7, #28]
 800ba88:	e015      	b.n	800bab6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ba8a:	683b      	ldr	r3, [r7, #0]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	697a      	ldr	r2, [r7, #20]
 800ba90:	429a      	cmp	r2, r3
 800ba92:	d20b      	bcs.n	800baac <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ba94:	683b      	ldr	r3, [r7, #0]
 800ba96:	681a      	ldr	r2, [r3, #0]
 800ba98:	697b      	ldr	r3, [r7, #20]
 800ba9a:	1ad2      	subs	r2, r2, r3
 800ba9c:	683b      	ldr	r3, [r7, #0]
 800ba9e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800baa0:	6878      	ldr	r0, [r7, #4]
 800baa2:	f7ff ff99 	bl	800b9d8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800baa6:	2300      	movs	r3, #0
 800baa8:	61fb      	str	r3, [r7, #28]
 800baaa:	e004      	b.n	800bab6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800baac:	683b      	ldr	r3, [r7, #0]
 800baae:	2200      	movs	r2, #0
 800bab0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800bab2:	2301      	movs	r3, #1
 800bab4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800bab6:	f000 fc69 	bl	800c38c <vPortExitCritical>

	return xReturn;
 800baba:	69fb      	ldr	r3, [r7, #28]
}
 800babc:	4618      	mov	r0, r3
 800babe:	3720      	adds	r7, #32
 800bac0:	46bd      	mov	sp, r7
 800bac2:	bd80      	pop	{r7, pc}
 800bac4:	20000808 	.word	0x20000808
 800bac8:	2000081c 	.word	0x2000081c

0800bacc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800bacc:	b480      	push	{r7}
 800bace:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800bad0:	4b03      	ldr	r3, [pc, #12]	; (800bae0 <vTaskMissedYield+0x14>)
 800bad2:	2201      	movs	r2, #1
 800bad4:	601a      	str	r2, [r3, #0]
}
 800bad6:	bf00      	nop
 800bad8:	46bd      	mov	sp, r7
 800bada:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bade:	4770      	bx	lr
 800bae0:	20000818 	.word	0x20000818

0800bae4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800bae4:	b580      	push	{r7, lr}
 800bae6:	b082      	sub	sp, #8
 800bae8:	af00      	add	r7, sp, #0
 800baea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800baec:	f000 f852 	bl	800bb94 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800baf0:	4b06      	ldr	r3, [pc, #24]	; (800bb0c <prvIdleTask+0x28>)
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	2b01      	cmp	r3, #1
 800baf6:	d9f9      	bls.n	800baec <prvIdleTask+0x8>
			{
				taskYIELD();
 800baf8:	4b05      	ldr	r3, [pc, #20]	; (800bb10 <prvIdleTask+0x2c>)
 800bafa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bafe:	601a      	str	r2, [r3, #0]
 800bb00:	f3bf 8f4f 	dsb	sy
 800bb04:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800bb08:	e7f0      	b.n	800baec <prvIdleTask+0x8>
 800bb0a:	bf00      	nop
 800bb0c:	20000708 	.word	0x20000708
 800bb10:	e000ed04 	.word	0xe000ed04

0800bb14 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800bb14:	b580      	push	{r7, lr}
 800bb16:	b082      	sub	sp, #8
 800bb18:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bb1a:	2300      	movs	r3, #0
 800bb1c:	607b      	str	r3, [r7, #4]
 800bb1e:	e00c      	b.n	800bb3a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bb20:	687a      	ldr	r2, [r7, #4]
 800bb22:	4613      	mov	r3, r2
 800bb24:	009b      	lsls	r3, r3, #2
 800bb26:	4413      	add	r3, r2
 800bb28:	009b      	lsls	r3, r3, #2
 800bb2a:	4a12      	ldr	r2, [pc, #72]	; (800bb74 <prvInitialiseTaskLists+0x60>)
 800bb2c:	4413      	add	r3, r2
 800bb2e:	4618      	mov	r0, r3
 800bb30:	f7fe f92b 	bl	8009d8a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	3301      	adds	r3, #1
 800bb38:	607b      	str	r3, [r7, #4]
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	2b06      	cmp	r3, #6
 800bb3e:	d9ef      	bls.n	800bb20 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800bb40:	480d      	ldr	r0, [pc, #52]	; (800bb78 <prvInitialiseTaskLists+0x64>)
 800bb42:	f7fe f922 	bl	8009d8a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800bb46:	480d      	ldr	r0, [pc, #52]	; (800bb7c <prvInitialiseTaskLists+0x68>)
 800bb48:	f7fe f91f 	bl	8009d8a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800bb4c:	480c      	ldr	r0, [pc, #48]	; (800bb80 <prvInitialiseTaskLists+0x6c>)
 800bb4e:	f7fe f91c 	bl	8009d8a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800bb52:	480c      	ldr	r0, [pc, #48]	; (800bb84 <prvInitialiseTaskLists+0x70>)
 800bb54:	f7fe f919 	bl	8009d8a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800bb58:	480b      	ldr	r0, [pc, #44]	; (800bb88 <prvInitialiseTaskLists+0x74>)
 800bb5a:	f7fe f916 	bl	8009d8a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bb5e:	4b0b      	ldr	r3, [pc, #44]	; (800bb8c <prvInitialiseTaskLists+0x78>)
 800bb60:	4a05      	ldr	r2, [pc, #20]	; (800bb78 <prvInitialiseTaskLists+0x64>)
 800bb62:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bb64:	4b0a      	ldr	r3, [pc, #40]	; (800bb90 <prvInitialiseTaskLists+0x7c>)
 800bb66:	4a05      	ldr	r2, [pc, #20]	; (800bb7c <prvInitialiseTaskLists+0x68>)
 800bb68:	601a      	str	r2, [r3, #0]
}
 800bb6a:	bf00      	nop
 800bb6c:	3708      	adds	r7, #8
 800bb6e:	46bd      	mov	sp, r7
 800bb70:	bd80      	pop	{r7, pc}
 800bb72:	bf00      	nop
 800bb74:	20000708 	.word	0x20000708
 800bb78:	20000794 	.word	0x20000794
 800bb7c:	200007a8 	.word	0x200007a8
 800bb80:	200007c4 	.word	0x200007c4
 800bb84:	200007d8 	.word	0x200007d8
 800bb88:	200007f0 	.word	0x200007f0
 800bb8c:	200007bc 	.word	0x200007bc
 800bb90:	200007c0 	.word	0x200007c0

0800bb94 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bb94:	b580      	push	{r7, lr}
 800bb96:	b082      	sub	sp, #8
 800bb98:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bb9a:	e019      	b.n	800bbd0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800bb9c:	f000 fbc4 	bl	800c328 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bba0:	4b0f      	ldr	r3, [pc, #60]	; (800bbe0 <prvCheckTasksWaitingTermination+0x4c>)
 800bba2:	68db      	ldr	r3, [r3, #12]
 800bba4:	68db      	ldr	r3, [r3, #12]
 800bba6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	3304      	adds	r3, #4
 800bbac:	4618      	mov	r0, r3
 800bbae:	f7fe f976 	bl	8009e9e <uxListRemove>
				--uxCurrentNumberOfTasks;
 800bbb2:	4b0c      	ldr	r3, [pc, #48]	; (800bbe4 <prvCheckTasksWaitingTermination+0x50>)
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	3b01      	subs	r3, #1
 800bbb8:	4a0a      	ldr	r2, [pc, #40]	; (800bbe4 <prvCheckTasksWaitingTermination+0x50>)
 800bbba:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800bbbc:	4b0a      	ldr	r3, [pc, #40]	; (800bbe8 <prvCheckTasksWaitingTermination+0x54>)
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	3b01      	subs	r3, #1
 800bbc2:	4a09      	ldr	r2, [pc, #36]	; (800bbe8 <prvCheckTasksWaitingTermination+0x54>)
 800bbc4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800bbc6:	f000 fbe1 	bl	800c38c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bbca:	6878      	ldr	r0, [r7, #4]
 800bbcc:	f000 f80e 	bl	800bbec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bbd0:	4b05      	ldr	r3, [pc, #20]	; (800bbe8 <prvCheckTasksWaitingTermination+0x54>)
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d1e1      	bne.n	800bb9c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bbd8:	bf00      	nop
 800bbda:	3708      	adds	r7, #8
 800bbdc:	46bd      	mov	sp, r7
 800bbde:	bd80      	pop	{r7, pc}
 800bbe0:	200007d8 	.word	0x200007d8
 800bbe4:	20000804 	.word	0x20000804
 800bbe8:	200007ec 	.word	0x200007ec

0800bbec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800bbec:	b580      	push	{r7, lr}
 800bbee:	b084      	sub	sp, #16
 800bbf0:	af00      	add	r7, sp, #0
 800bbf2:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	334c      	adds	r3, #76	; 0x4c
 800bbf8:	4618      	mov	r0, r3
 800bbfa:	f00f f933 	bl	801ae64 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d108      	bne.n	800bc1a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc0c:	4618      	mov	r0, r3
 800bc0e:	f000 fd4b 	bl	800c6a8 <vPortFree>
				vPortFree( pxTCB );
 800bc12:	6878      	ldr	r0, [r7, #4]
 800bc14:	f000 fd48 	bl	800c6a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800bc18:	e019      	b.n	800bc4e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800bc20:	2b01      	cmp	r3, #1
 800bc22:	d103      	bne.n	800bc2c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800bc24:	6878      	ldr	r0, [r7, #4]
 800bc26:	f000 fd3f 	bl	800c6a8 <vPortFree>
	}
 800bc2a:	e010      	b.n	800bc4e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800bc32:	2b02      	cmp	r3, #2
 800bc34:	d00b      	beq.n	800bc4e <prvDeleteTCB+0x62>
 800bc36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc3a:	b672      	cpsid	i
 800bc3c:	f383 8811 	msr	BASEPRI, r3
 800bc40:	f3bf 8f6f 	isb	sy
 800bc44:	f3bf 8f4f 	dsb	sy
 800bc48:	b662      	cpsie	i
 800bc4a:	60fb      	str	r3, [r7, #12]
 800bc4c:	e7fe      	b.n	800bc4c <prvDeleteTCB+0x60>
	}
 800bc4e:	bf00      	nop
 800bc50:	3710      	adds	r7, #16
 800bc52:	46bd      	mov	sp, r7
 800bc54:	bd80      	pop	{r7, pc}
	...

0800bc58 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800bc58:	b480      	push	{r7}
 800bc5a:	b083      	sub	sp, #12
 800bc5c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bc5e:	4b0c      	ldr	r3, [pc, #48]	; (800bc90 <prvResetNextTaskUnblockTime+0x38>)
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d104      	bne.n	800bc72 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800bc68:	4b0a      	ldr	r3, [pc, #40]	; (800bc94 <prvResetNextTaskUnblockTime+0x3c>)
 800bc6a:	f04f 32ff 	mov.w	r2, #4294967295
 800bc6e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800bc70:	e008      	b.n	800bc84 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bc72:	4b07      	ldr	r3, [pc, #28]	; (800bc90 <prvResetNextTaskUnblockTime+0x38>)
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	68db      	ldr	r3, [r3, #12]
 800bc78:	68db      	ldr	r3, [r3, #12]
 800bc7a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	685b      	ldr	r3, [r3, #4]
 800bc80:	4a04      	ldr	r2, [pc, #16]	; (800bc94 <prvResetNextTaskUnblockTime+0x3c>)
 800bc82:	6013      	str	r3, [r2, #0]
}
 800bc84:	bf00      	nop
 800bc86:	370c      	adds	r7, #12
 800bc88:	46bd      	mov	sp, r7
 800bc8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc8e:	4770      	bx	lr
 800bc90:	200007bc 	.word	0x200007bc
 800bc94:	20000824 	.word	0x20000824

0800bc98 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800bc98:	b480      	push	{r7}
 800bc9a:	b083      	sub	sp, #12
 800bc9c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800bc9e:	4b0b      	ldr	r3, [pc, #44]	; (800bccc <xTaskGetSchedulerState+0x34>)
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d102      	bne.n	800bcac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800bca6:	2301      	movs	r3, #1
 800bca8:	607b      	str	r3, [r7, #4]
 800bcaa:	e008      	b.n	800bcbe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bcac:	4b08      	ldr	r3, [pc, #32]	; (800bcd0 <xTaskGetSchedulerState+0x38>)
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d102      	bne.n	800bcba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800bcb4:	2302      	movs	r3, #2
 800bcb6:	607b      	str	r3, [r7, #4]
 800bcb8:	e001      	b.n	800bcbe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800bcba:	2300      	movs	r3, #0
 800bcbc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800bcbe:	687b      	ldr	r3, [r7, #4]
	}
 800bcc0:	4618      	mov	r0, r3
 800bcc2:	370c      	adds	r7, #12
 800bcc4:	46bd      	mov	sp, r7
 800bcc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcca:	4770      	bx	lr
 800bccc:	20000810 	.word	0x20000810
 800bcd0:	2000082c 	.word	0x2000082c

0800bcd4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800bcd4:	b580      	push	{r7, lr}
 800bcd6:	b084      	sub	sp, #16
 800bcd8:	af00      	add	r7, sp, #0
 800bcda:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800bce0:	2300      	movs	r3, #0
 800bce2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d069      	beq.n	800bdbe <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800bcea:	68bb      	ldr	r3, [r7, #8]
 800bcec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bcee:	4b36      	ldr	r3, [pc, #216]	; (800bdc8 <xTaskPriorityInherit+0xf4>)
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bcf4:	429a      	cmp	r2, r3
 800bcf6:	d259      	bcs.n	800bdac <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800bcf8:	68bb      	ldr	r3, [r7, #8]
 800bcfa:	699b      	ldr	r3, [r3, #24]
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	db06      	blt.n	800bd0e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bd00:	4b31      	ldr	r3, [pc, #196]	; (800bdc8 <xTaskPriorityInherit+0xf4>)
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd06:	f1c3 0207 	rsb	r2, r3, #7
 800bd0a:	68bb      	ldr	r3, [r7, #8]
 800bd0c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800bd0e:	68bb      	ldr	r3, [r7, #8]
 800bd10:	6959      	ldr	r1, [r3, #20]
 800bd12:	68bb      	ldr	r3, [r7, #8]
 800bd14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd16:	4613      	mov	r3, r2
 800bd18:	009b      	lsls	r3, r3, #2
 800bd1a:	4413      	add	r3, r2
 800bd1c:	009b      	lsls	r3, r3, #2
 800bd1e:	4a2b      	ldr	r2, [pc, #172]	; (800bdcc <xTaskPriorityInherit+0xf8>)
 800bd20:	4413      	add	r3, r2
 800bd22:	4299      	cmp	r1, r3
 800bd24:	d13a      	bne.n	800bd9c <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bd26:	68bb      	ldr	r3, [r7, #8]
 800bd28:	3304      	adds	r3, #4
 800bd2a:	4618      	mov	r0, r3
 800bd2c:	f7fe f8b7 	bl	8009e9e <uxListRemove>
 800bd30:	4603      	mov	r3, r0
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d115      	bne.n	800bd62 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800bd36:	68bb      	ldr	r3, [r7, #8]
 800bd38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd3a:	4924      	ldr	r1, [pc, #144]	; (800bdcc <xTaskPriorityInherit+0xf8>)
 800bd3c:	4613      	mov	r3, r2
 800bd3e:	009b      	lsls	r3, r3, #2
 800bd40:	4413      	add	r3, r2
 800bd42:	009b      	lsls	r3, r3, #2
 800bd44:	440b      	add	r3, r1
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d10a      	bne.n	800bd62 <xTaskPriorityInherit+0x8e>
 800bd4c:	68bb      	ldr	r3, [r7, #8]
 800bd4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd50:	2201      	movs	r2, #1
 800bd52:	fa02 f303 	lsl.w	r3, r2, r3
 800bd56:	43da      	mvns	r2, r3
 800bd58:	4b1d      	ldr	r3, [pc, #116]	; (800bdd0 <xTaskPriorityInherit+0xfc>)
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	4013      	ands	r3, r2
 800bd5e:	4a1c      	ldr	r2, [pc, #112]	; (800bdd0 <xTaskPriorityInherit+0xfc>)
 800bd60:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800bd62:	4b19      	ldr	r3, [pc, #100]	; (800bdc8 <xTaskPriorityInherit+0xf4>)
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd68:	68bb      	ldr	r3, [r7, #8]
 800bd6a:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800bd6c:	68bb      	ldr	r3, [r7, #8]
 800bd6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd70:	2201      	movs	r2, #1
 800bd72:	409a      	lsls	r2, r3
 800bd74:	4b16      	ldr	r3, [pc, #88]	; (800bdd0 <xTaskPriorityInherit+0xfc>)
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	4313      	orrs	r3, r2
 800bd7a:	4a15      	ldr	r2, [pc, #84]	; (800bdd0 <xTaskPriorityInherit+0xfc>)
 800bd7c:	6013      	str	r3, [r2, #0]
 800bd7e:	68bb      	ldr	r3, [r7, #8]
 800bd80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd82:	4613      	mov	r3, r2
 800bd84:	009b      	lsls	r3, r3, #2
 800bd86:	4413      	add	r3, r2
 800bd88:	009b      	lsls	r3, r3, #2
 800bd8a:	4a10      	ldr	r2, [pc, #64]	; (800bdcc <xTaskPriorityInherit+0xf8>)
 800bd8c:	441a      	add	r2, r3
 800bd8e:	68bb      	ldr	r3, [r7, #8]
 800bd90:	3304      	adds	r3, #4
 800bd92:	4619      	mov	r1, r3
 800bd94:	4610      	mov	r0, r2
 800bd96:	f7fe f825 	bl	8009de4 <vListInsertEnd>
 800bd9a:	e004      	b.n	800bda6 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800bd9c:	4b0a      	ldr	r3, [pc, #40]	; (800bdc8 <xTaskPriorityInherit+0xf4>)
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bda2:	68bb      	ldr	r3, [r7, #8]
 800bda4:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800bda6:	2301      	movs	r3, #1
 800bda8:	60fb      	str	r3, [r7, #12]
 800bdaa:	e008      	b.n	800bdbe <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800bdac:	68bb      	ldr	r3, [r7, #8]
 800bdae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bdb0:	4b05      	ldr	r3, [pc, #20]	; (800bdc8 <xTaskPriorityInherit+0xf4>)
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdb6:	429a      	cmp	r2, r3
 800bdb8:	d201      	bcs.n	800bdbe <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800bdba:	2301      	movs	r3, #1
 800bdbc:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bdbe:	68fb      	ldr	r3, [r7, #12]
	}
 800bdc0:	4618      	mov	r0, r3
 800bdc2:	3710      	adds	r7, #16
 800bdc4:	46bd      	mov	sp, r7
 800bdc6:	bd80      	pop	{r7, pc}
 800bdc8:	20000704 	.word	0x20000704
 800bdcc:	20000708 	.word	0x20000708
 800bdd0:	2000080c 	.word	0x2000080c

0800bdd4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800bdd4:	b580      	push	{r7, lr}
 800bdd6:	b086      	sub	sp, #24
 800bdd8:	af00      	add	r7, sp, #0
 800bdda:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800bde0:	2300      	movs	r3, #0
 800bde2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d070      	beq.n	800becc <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800bdea:	4b3b      	ldr	r3, [pc, #236]	; (800bed8 <xTaskPriorityDisinherit+0x104>)
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	693a      	ldr	r2, [r7, #16]
 800bdf0:	429a      	cmp	r2, r3
 800bdf2:	d00b      	beq.n	800be0c <xTaskPriorityDisinherit+0x38>
 800bdf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdf8:	b672      	cpsid	i
 800bdfa:	f383 8811 	msr	BASEPRI, r3
 800bdfe:	f3bf 8f6f 	isb	sy
 800be02:	f3bf 8f4f 	dsb	sy
 800be06:	b662      	cpsie	i
 800be08:	60fb      	str	r3, [r7, #12]
 800be0a:	e7fe      	b.n	800be0a <xTaskPriorityDisinherit+0x36>
			configASSERT( pxTCB->uxMutexesHeld );
 800be0c:	693b      	ldr	r3, [r7, #16]
 800be0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800be10:	2b00      	cmp	r3, #0
 800be12:	d10b      	bne.n	800be2c <xTaskPriorityDisinherit+0x58>
 800be14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be18:	b672      	cpsid	i
 800be1a:	f383 8811 	msr	BASEPRI, r3
 800be1e:	f3bf 8f6f 	isb	sy
 800be22:	f3bf 8f4f 	dsb	sy
 800be26:	b662      	cpsie	i
 800be28:	60bb      	str	r3, [r7, #8]
 800be2a:	e7fe      	b.n	800be2a <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 800be2c:	693b      	ldr	r3, [r7, #16]
 800be2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800be30:	1e5a      	subs	r2, r3, #1
 800be32:	693b      	ldr	r3, [r7, #16]
 800be34:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800be36:	693b      	ldr	r3, [r7, #16]
 800be38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be3a:	693b      	ldr	r3, [r7, #16]
 800be3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800be3e:	429a      	cmp	r2, r3
 800be40:	d044      	beq.n	800becc <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800be42:	693b      	ldr	r3, [r7, #16]
 800be44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800be46:	2b00      	cmp	r3, #0
 800be48:	d140      	bne.n	800becc <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800be4a:	693b      	ldr	r3, [r7, #16]
 800be4c:	3304      	adds	r3, #4
 800be4e:	4618      	mov	r0, r3
 800be50:	f7fe f825 	bl	8009e9e <uxListRemove>
 800be54:	4603      	mov	r3, r0
 800be56:	2b00      	cmp	r3, #0
 800be58:	d115      	bne.n	800be86 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800be5a:	693b      	ldr	r3, [r7, #16]
 800be5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be5e:	491f      	ldr	r1, [pc, #124]	; (800bedc <xTaskPriorityDisinherit+0x108>)
 800be60:	4613      	mov	r3, r2
 800be62:	009b      	lsls	r3, r3, #2
 800be64:	4413      	add	r3, r2
 800be66:	009b      	lsls	r3, r3, #2
 800be68:	440b      	add	r3, r1
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d10a      	bne.n	800be86 <xTaskPriorityDisinherit+0xb2>
 800be70:	693b      	ldr	r3, [r7, #16]
 800be72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be74:	2201      	movs	r2, #1
 800be76:	fa02 f303 	lsl.w	r3, r2, r3
 800be7a:	43da      	mvns	r2, r3
 800be7c:	4b18      	ldr	r3, [pc, #96]	; (800bee0 <xTaskPriorityDisinherit+0x10c>)
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	4013      	ands	r3, r2
 800be82:	4a17      	ldr	r2, [pc, #92]	; (800bee0 <xTaskPriorityDisinherit+0x10c>)
 800be84:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800be86:	693b      	ldr	r3, [r7, #16]
 800be88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800be8a:	693b      	ldr	r3, [r7, #16]
 800be8c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800be8e:	693b      	ldr	r3, [r7, #16]
 800be90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be92:	f1c3 0207 	rsb	r2, r3, #7
 800be96:	693b      	ldr	r3, [r7, #16]
 800be98:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800be9a:	693b      	ldr	r3, [r7, #16]
 800be9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be9e:	2201      	movs	r2, #1
 800bea0:	409a      	lsls	r2, r3
 800bea2:	4b0f      	ldr	r3, [pc, #60]	; (800bee0 <xTaskPriorityDisinherit+0x10c>)
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	4313      	orrs	r3, r2
 800bea8:	4a0d      	ldr	r2, [pc, #52]	; (800bee0 <xTaskPriorityDisinherit+0x10c>)
 800beaa:	6013      	str	r3, [r2, #0]
 800beac:	693b      	ldr	r3, [r7, #16]
 800beae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800beb0:	4613      	mov	r3, r2
 800beb2:	009b      	lsls	r3, r3, #2
 800beb4:	4413      	add	r3, r2
 800beb6:	009b      	lsls	r3, r3, #2
 800beb8:	4a08      	ldr	r2, [pc, #32]	; (800bedc <xTaskPriorityDisinherit+0x108>)
 800beba:	441a      	add	r2, r3
 800bebc:	693b      	ldr	r3, [r7, #16]
 800bebe:	3304      	adds	r3, #4
 800bec0:	4619      	mov	r1, r3
 800bec2:	4610      	mov	r0, r2
 800bec4:	f7fd ff8e 	bl	8009de4 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800bec8:	2301      	movs	r3, #1
 800beca:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800becc:	697b      	ldr	r3, [r7, #20]
	}
 800bece:	4618      	mov	r0, r3
 800bed0:	3718      	adds	r7, #24
 800bed2:	46bd      	mov	sp, r7
 800bed4:	bd80      	pop	{r7, pc}
 800bed6:	bf00      	nop
 800bed8:	20000704 	.word	0x20000704
 800bedc:	20000708 	.word	0x20000708
 800bee0:	2000080c 	.word	0x2000080c

0800bee4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800bee4:	b580      	push	{r7, lr}
 800bee6:	b088      	sub	sp, #32
 800bee8:	af00      	add	r7, sp, #0
 800beea:	6078      	str	r0, [r7, #4]
 800beec:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800bef2:	2301      	movs	r3, #1
 800bef4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	2b00      	cmp	r3, #0
 800befa:	f000 8085 	beq.w	800c008 <vTaskPriorityDisinheritAfterTimeout+0x124>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800befe:	69bb      	ldr	r3, [r7, #24]
 800bf00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	d10b      	bne.n	800bf1e <vTaskPriorityDisinheritAfterTimeout+0x3a>
 800bf06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf0a:	b672      	cpsid	i
 800bf0c:	f383 8811 	msr	BASEPRI, r3
 800bf10:	f3bf 8f6f 	isb	sy
 800bf14:	f3bf 8f4f 	dsb	sy
 800bf18:	b662      	cpsie	i
 800bf1a:	60fb      	str	r3, [r7, #12]
 800bf1c:	e7fe      	b.n	800bf1c <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800bf1e:	69bb      	ldr	r3, [r7, #24]
 800bf20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bf22:	683a      	ldr	r2, [r7, #0]
 800bf24:	429a      	cmp	r2, r3
 800bf26:	d902      	bls.n	800bf2e <vTaskPriorityDisinheritAfterTimeout+0x4a>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800bf28:	683b      	ldr	r3, [r7, #0]
 800bf2a:	61fb      	str	r3, [r7, #28]
 800bf2c:	e002      	b.n	800bf34 <vTaskPriorityDisinheritAfterTimeout+0x50>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800bf2e:	69bb      	ldr	r3, [r7, #24]
 800bf30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bf32:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800bf34:	69bb      	ldr	r3, [r7, #24]
 800bf36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf38:	69fa      	ldr	r2, [r7, #28]
 800bf3a:	429a      	cmp	r2, r3
 800bf3c:	d064      	beq.n	800c008 <vTaskPriorityDisinheritAfterTimeout+0x124>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800bf3e:	69bb      	ldr	r3, [r7, #24]
 800bf40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bf42:	697a      	ldr	r2, [r7, #20]
 800bf44:	429a      	cmp	r2, r3
 800bf46:	d15f      	bne.n	800c008 <vTaskPriorityDisinheritAfterTimeout+0x124>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800bf48:	4b31      	ldr	r3, [pc, #196]	; (800c010 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	69ba      	ldr	r2, [r7, #24]
 800bf4e:	429a      	cmp	r2, r3
 800bf50:	d10b      	bne.n	800bf6a <vTaskPriorityDisinheritAfterTimeout+0x86>
 800bf52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf56:	b672      	cpsid	i
 800bf58:	f383 8811 	msr	BASEPRI, r3
 800bf5c:	f3bf 8f6f 	isb	sy
 800bf60:	f3bf 8f4f 	dsb	sy
 800bf64:	b662      	cpsie	i
 800bf66:	60bb      	str	r3, [r7, #8]
 800bf68:	e7fe      	b.n	800bf68 <vTaskPriorityDisinheritAfterTimeout+0x84>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800bf6a:	69bb      	ldr	r3, [r7, #24]
 800bf6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf6e:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800bf70:	69bb      	ldr	r3, [r7, #24]
 800bf72:	69fa      	ldr	r2, [r7, #28]
 800bf74:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800bf76:	69bb      	ldr	r3, [r7, #24]
 800bf78:	699b      	ldr	r3, [r3, #24]
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	db04      	blt.n	800bf88 <vTaskPriorityDisinheritAfterTimeout+0xa4>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bf7e:	69fb      	ldr	r3, [r7, #28]
 800bf80:	f1c3 0207 	rsb	r2, r3, #7
 800bf84:	69bb      	ldr	r3, [r7, #24]
 800bf86:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800bf88:	69bb      	ldr	r3, [r7, #24]
 800bf8a:	6959      	ldr	r1, [r3, #20]
 800bf8c:	693a      	ldr	r2, [r7, #16]
 800bf8e:	4613      	mov	r3, r2
 800bf90:	009b      	lsls	r3, r3, #2
 800bf92:	4413      	add	r3, r2
 800bf94:	009b      	lsls	r3, r3, #2
 800bf96:	4a1f      	ldr	r2, [pc, #124]	; (800c014 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800bf98:	4413      	add	r3, r2
 800bf9a:	4299      	cmp	r1, r3
 800bf9c:	d134      	bne.n	800c008 <vTaskPriorityDisinheritAfterTimeout+0x124>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bf9e:	69bb      	ldr	r3, [r7, #24]
 800bfa0:	3304      	adds	r3, #4
 800bfa2:	4618      	mov	r0, r3
 800bfa4:	f7fd ff7b 	bl	8009e9e <uxListRemove>
 800bfa8:	4603      	mov	r3, r0
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d115      	bne.n	800bfda <vTaskPriorityDisinheritAfterTimeout+0xf6>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800bfae:	69bb      	ldr	r3, [r7, #24]
 800bfb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfb2:	4918      	ldr	r1, [pc, #96]	; (800c014 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800bfb4:	4613      	mov	r3, r2
 800bfb6:	009b      	lsls	r3, r3, #2
 800bfb8:	4413      	add	r3, r2
 800bfba:	009b      	lsls	r3, r3, #2
 800bfbc:	440b      	add	r3, r1
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d10a      	bne.n	800bfda <vTaskPriorityDisinheritAfterTimeout+0xf6>
 800bfc4:	69bb      	ldr	r3, [r7, #24]
 800bfc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfc8:	2201      	movs	r2, #1
 800bfca:	fa02 f303 	lsl.w	r3, r2, r3
 800bfce:	43da      	mvns	r2, r3
 800bfd0:	4b11      	ldr	r3, [pc, #68]	; (800c018 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	4013      	ands	r3, r2
 800bfd6:	4a10      	ldr	r2, [pc, #64]	; (800c018 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800bfd8:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800bfda:	69bb      	ldr	r3, [r7, #24]
 800bfdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfde:	2201      	movs	r2, #1
 800bfe0:	409a      	lsls	r2, r3
 800bfe2:	4b0d      	ldr	r3, [pc, #52]	; (800c018 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	4313      	orrs	r3, r2
 800bfe8:	4a0b      	ldr	r2, [pc, #44]	; (800c018 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800bfea:	6013      	str	r3, [r2, #0]
 800bfec:	69bb      	ldr	r3, [r7, #24]
 800bfee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bff0:	4613      	mov	r3, r2
 800bff2:	009b      	lsls	r3, r3, #2
 800bff4:	4413      	add	r3, r2
 800bff6:	009b      	lsls	r3, r3, #2
 800bff8:	4a06      	ldr	r2, [pc, #24]	; (800c014 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800bffa:	441a      	add	r2, r3
 800bffc:	69bb      	ldr	r3, [r7, #24]
 800bffe:	3304      	adds	r3, #4
 800c000:	4619      	mov	r1, r3
 800c002:	4610      	mov	r0, r2
 800c004:	f7fd feee 	bl	8009de4 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c008:	bf00      	nop
 800c00a:	3720      	adds	r7, #32
 800c00c:	46bd      	mov	sp, r7
 800c00e:	bd80      	pop	{r7, pc}
 800c010:	20000704 	.word	0x20000704
 800c014:	20000708 	.word	0x20000708
 800c018:	2000080c 	.word	0x2000080c

0800c01c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800c01c:	b480      	push	{r7}
 800c01e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800c020:	4b07      	ldr	r3, [pc, #28]	; (800c040 <pvTaskIncrementMutexHeldCount+0x24>)
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	2b00      	cmp	r3, #0
 800c026:	d004      	beq.n	800c032 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800c028:	4b05      	ldr	r3, [pc, #20]	; (800c040 <pvTaskIncrementMutexHeldCount+0x24>)
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c02e:	3201      	adds	r2, #1
 800c030:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800c032:	4b03      	ldr	r3, [pc, #12]	; (800c040 <pvTaskIncrementMutexHeldCount+0x24>)
 800c034:	681b      	ldr	r3, [r3, #0]
	}
 800c036:	4618      	mov	r0, r3
 800c038:	46bd      	mov	sp, r7
 800c03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c03e:	4770      	bx	lr
 800c040:	20000704 	.word	0x20000704

0800c044 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c044:	b580      	push	{r7, lr}
 800c046:	b084      	sub	sp, #16
 800c048:	af00      	add	r7, sp, #0
 800c04a:	6078      	str	r0, [r7, #4]
 800c04c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c04e:	4b29      	ldr	r3, [pc, #164]	; (800c0f4 <prvAddCurrentTaskToDelayedList+0xb0>)
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c054:	4b28      	ldr	r3, [pc, #160]	; (800c0f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	3304      	adds	r3, #4
 800c05a:	4618      	mov	r0, r3
 800c05c:	f7fd ff1f 	bl	8009e9e <uxListRemove>
 800c060:	4603      	mov	r3, r0
 800c062:	2b00      	cmp	r3, #0
 800c064:	d10b      	bne.n	800c07e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800c066:	4b24      	ldr	r3, [pc, #144]	; (800c0f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c06c:	2201      	movs	r2, #1
 800c06e:	fa02 f303 	lsl.w	r3, r2, r3
 800c072:	43da      	mvns	r2, r3
 800c074:	4b21      	ldr	r3, [pc, #132]	; (800c0fc <prvAddCurrentTaskToDelayedList+0xb8>)
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	4013      	ands	r3, r2
 800c07a:	4a20      	ldr	r2, [pc, #128]	; (800c0fc <prvAddCurrentTaskToDelayedList+0xb8>)
 800c07c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c084:	d10a      	bne.n	800c09c <prvAddCurrentTaskToDelayedList+0x58>
 800c086:	683b      	ldr	r3, [r7, #0]
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d007      	beq.n	800c09c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c08c:	4b1a      	ldr	r3, [pc, #104]	; (800c0f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	3304      	adds	r3, #4
 800c092:	4619      	mov	r1, r3
 800c094:	481a      	ldr	r0, [pc, #104]	; (800c100 <prvAddCurrentTaskToDelayedList+0xbc>)
 800c096:	f7fd fea5 	bl	8009de4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c09a:	e026      	b.n	800c0ea <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c09c:	68fa      	ldr	r2, [r7, #12]
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	4413      	add	r3, r2
 800c0a2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c0a4:	4b14      	ldr	r3, [pc, #80]	; (800c0f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	68ba      	ldr	r2, [r7, #8]
 800c0aa:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c0ac:	68ba      	ldr	r2, [r7, #8]
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	429a      	cmp	r2, r3
 800c0b2:	d209      	bcs.n	800c0c8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c0b4:	4b13      	ldr	r3, [pc, #76]	; (800c104 <prvAddCurrentTaskToDelayedList+0xc0>)
 800c0b6:	681a      	ldr	r2, [r3, #0]
 800c0b8:	4b0f      	ldr	r3, [pc, #60]	; (800c0f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	3304      	adds	r3, #4
 800c0be:	4619      	mov	r1, r3
 800c0c0:	4610      	mov	r0, r2
 800c0c2:	f7fd feb3 	bl	8009e2c <vListInsert>
}
 800c0c6:	e010      	b.n	800c0ea <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c0c8:	4b0f      	ldr	r3, [pc, #60]	; (800c108 <prvAddCurrentTaskToDelayedList+0xc4>)
 800c0ca:	681a      	ldr	r2, [r3, #0]
 800c0cc:	4b0a      	ldr	r3, [pc, #40]	; (800c0f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	3304      	adds	r3, #4
 800c0d2:	4619      	mov	r1, r3
 800c0d4:	4610      	mov	r0, r2
 800c0d6:	f7fd fea9 	bl	8009e2c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c0da:	4b0c      	ldr	r3, [pc, #48]	; (800c10c <prvAddCurrentTaskToDelayedList+0xc8>)
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	68ba      	ldr	r2, [r7, #8]
 800c0e0:	429a      	cmp	r2, r3
 800c0e2:	d202      	bcs.n	800c0ea <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800c0e4:	4a09      	ldr	r2, [pc, #36]	; (800c10c <prvAddCurrentTaskToDelayedList+0xc8>)
 800c0e6:	68bb      	ldr	r3, [r7, #8]
 800c0e8:	6013      	str	r3, [r2, #0]
}
 800c0ea:	bf00      	nop
 800c0ec:	3710      	adds	r7, #16
 800c0ee:	46bd      	mov	sp, r7
 800c0f0:	bd80      	pop	{r7, pc}
 800c0f2:	bf00      	nop
 800c0f4:	20000808 	.word	0x20000808
 800c0f8:	20000704 	.word	0x20000704
 800c0fc:	2000080c 	.word	0x2000080c
 800c100:	200007f0 	.word	0x200007f0
 800c104:	200007c0 	.word	0x200007c0
 800c108:	200007bc 	.word	0x200007bc
 800c10c:	20000824 	.word	0x20000824

0800c110 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c110:	b480      	push	{r7}
 800c112:	b085      	sub	sp, #20
 800c114:	af00      	add	r7, sp, #0
 800c116:	60f8      	str	r0, [r7, #12]
 800c118:	60b9      	str	r1, [r7, #8]
 800c11a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	3b04      	subs	r3, #4
 800c120:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c128:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	3b04      	subs	r3, #4
 800c12e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c130:	68bb      	ldr	r3, [r7, #8]
 800c132:	f023 0201 	bic.w	r2, r3, #1
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	3b04      	subs	r3, #4
 800c13e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c140:	4a0c      	ldr	r2, [pc, #48]	; (800c174 <pxPortInitialiseStack+0x64>)
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	3b14      	subs	r3, #20
 800c14a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c14c:	687a      	ldr	r2, [r7, #4]
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	3b04      	subs	r3, #4
 800c156:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	f06f 0202 	mvn.w	r2, #2
 800c15e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	3b20      	subs	r3, #32
 800c164:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c166:	68fb      	ldr	r3, [r7, #12]
}
 800c168:	4618      	mov	r0, r3
 800c16a:	3714      	adds	r7, #20
 800c16c:	46bd      	mov	sp, r7
 800c16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c172:	4770      	bx	lr
 800c174:	0800c179 	.word	0x0800c179

0800c178 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c178:	b480      	push	{r7}
 800c17a:	b085      	sub	sp, #20
 800c17c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c17e:	2300      	movs	r3, #0
 800c180:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c182:	4b13      	ldr	r3, [pc, #76]	; (800c1d0 <prvTaskExitError+0x58>)
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c18a:	d00b      	beq.n	800c1a4 <prvTaskExitError+0x2c>
 800c18c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c190:	b672      	cpsid	i
 800c192:	f383 8811 	msr	BASEPRI, r3
 800c196:	f3bf 8f6f 	isb	sy
 800c19a:	f3bf 8f4f 	dsb	sy
 800c19e:	b662      	cpsie	i
 800c1a0:	60fb      	str	r3, [r7, #12]
 800c1a2:	e7fe      	b.n	800c1a2 <prvTaskExitError+0x2a>
 800c1a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1a8:	b672      	cpsid	i
 800c1aa:	f383 8811 	msr	BASEPRI, r3
 800c1ae:	f3bf 8f6f 	isb	sy
 800c1b2:	f3bf 8f4f 	dsb	sy
 800c1b6:	b662      	cpsie	i
 800c1b8:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c1ba:	bf00      	nop
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d0fc      	beq.n	800c1bc <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c1c2:	bf00      	nop
 800c1c4:	3714      	adds	r7, #20
 800c1c6:	46bd      	mov	sp, r7
 800c1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1cc:	4770      	bx	lr
 800c1ce:	bf00      	nop
 800c1d0:	2000000c 	.word	0x2000000c
	...

0800c1e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c1e0:	4b07      	ldr	r3, [pc, #28]	; (800c200 <pxCurrentTCBConst2>)
 800c1e2:	6819      	ldr	r1, [r3, #0]
 800c1e4:	6808      	ldr	r0, [r1, #0]
 800c1e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1ea:	f380 8809 	msr	PSP, r0
 800c1ee:	f3bf 8f6f 	isb	sy
 800c1f2:	f04f 0000 	mov.w	r0, #0
 800c1f6:	f380 8811 	msr	BASEPRI, r0
 800c1fa:	4770      	bx	lr
 800c1fc:	f3af 8000 	nop.w

0800c200 <pxCurrentTCBConst2>:
 800c200:	20000704 	.word	0x20000704
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c204:	bf00      	nop
 800c206:	bf00      	nop

0800c208 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c208:	4808      	ldr	r0, [pc, #32]	; (800c22c <prvPortStartFirstTask+0x24>)
 800c20a:	6800      	ldr	r0, [r0, #0]
 800c20c:	6800      	ldr	r0, [r0, #0]
 800c20e:	f380 8808 	msr	MSP, r0
 800c212:	f04f 0000 	mov.w	r0, #0
 800c216:	f380 8814 	msr	CONTROL, r0
 800c21a:	b662      	cpsie	i
 800c21c:	b661      	cpsie	f
 800c21e:	f3bf 8f4f 	dsb	sy
 800c222:	f3bf 8f6f 	isb	sy
 800c226:	df00      	svc	0
 800c228:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c22a:	bf00      	nop
 800c22c:	e000ed08 	.word	0xe000ed08

0800c230 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c230:	b580      	push	{r7, lr}
 800c232:	b084      	sub	sp, #16
 800c234:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c236:	4b36      	ldr	r3, [pc, #216]	; (800c310 <xPortStartScheduler+0xe0>)
 800c238:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	781b      	ldrb	r3, [r3, #0]
 800c23e:	b2db      	uxtb	r3, r3
 800c240:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	22ff      	movs	r2, #255	; 0xff
 800c246:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	781b      	ldrb	r3, [r3, #0]
 800c24c:	b2db      	uxtb	r3, r3
 800c24e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c250:	78fb      	ldrb	r3, [r7, #3]
 800c252:	b2db      	uxtb	r3, r3
 800c254:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c258:	b2da      	uxtb	r2, r3
 800c25a:	4b2e      	ldr	r3, [pc, #184]	; (800c314 <xPortStartScheduler+0xe4>)
 800c25c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c25e:	4b2e      	ldr	r3, [pc, #184]	; (800c318 <xPortStartScheduler+0xe8>)
 800c260:	2207      	movs	r2, #7
 800c262:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c264:	e009      	b.n	800c27a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800c266:	4b2c      	ldr	r3, [pc, #176]	; (800c318 <xPortStartScheduler+0xe8>)
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	3b01      	subs	r3, #1
 800c26c:	4a2a      	ldr	r2, [pc, #168]	; (800c318 <xPortStartScheduler+0xe8>)
 800c26e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c270:	78fb      	ldrb	r3, [r7, #3]
 800c272:	b2db      	uxtb	r3, r3
 800c274:	005b      	lsls	r3, r3, #1
 800c276:	b2db      	uxtb	r3, r3
 800c278:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c27a:	78fb      	ldrb	r3, [r7, #3]
 800c27c:	b2db      	uxtb	r3, r3
 800c27e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c282:	2b80      	cmp	r3, #128	; 0x80
 800c284:	d0ef      	beq.n	800c266 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c286:	4b24      	ldr	r3, [pc, #144]	; (800c318 <xPortStartScheduler+0xe8>)
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	f1c3 0307 	rsb	r3, r3, #7
 800c28e:	2b04      	cmp	r3, #4
 800c290:	d00b      	beq.n	800c2aa <xPortStartScheduler+0x7a>
 800c292:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c296:	b672      	cpsid	i
 800c298:	f383 8811 	msr	BASEPRI, r3
 800c29c:	f3bf 8f6f 	isb	sy
 800c2a0:	f3bf 8f4f 	dsb	sy
 800c2a4:	b662      	cpsie	i
 800c2a6:	60bb      	str	r3, [r7, #8]
 800c2a8:	e7fe      	b.n	800c2a8 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c2aa:	4b1b      	ldr	r3, [pc, #108]	; (800c318 <xPortStartScheduler+0xe8>)
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	021b      	lsls	r3, r3, #8
 800c2b0:	4a19      	ldr	r2, [pc, #100]	; (800c318 <xPortStartScheduler+0xe8>)
 800c2b2:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c2b4:	4b18      	ldr	r3, [pc, #96]	; (800c318 <xPortStartScheduler+0xe8>)
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c2bc:	4a16      	ldr	r2, [pc, #88]	; (800c318 <xPortStartScheduler+0xe8>)
 800c2be:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	b2da      	uxtb	r2, r3
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c2c8:	4b14      	ldr	r3, [pc, #80]	; (800c31c <xPortStartScheduler+0xec>)
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	4a13      	ldr	r2, [pc, #76]	; (800c31c <xPortStartScheduler+0xec>)
 800c2ce:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c2d2:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c2d4:	4b11      	ldr	r3, [pc, #68]	; (800c31c <xPortStartScheduler+0xec>)
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	4a10      	ldr	r2, [pc, #64]	; (800c31c <xPortStartScheduler+0xec>)
 800c2da:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c2de:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c2e0:	f000 f8d4 	bl	800c48c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c2e4:	4b0e      	ldr	r3, [pc, #56]	; (800c320 <xPortStartScheduler+0xf0>)
 800c2e6:	2200      	movs	r2, #0
 800c2e8:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c2ea:	f000 f8f3 	bl	800c4d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c2ee:	4b0d      	ldr	r3, [pc, #52]	; (800c324 <xPortStartScheduler+0xf4>)
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	4a0c      	ldr	r2, [pc, #48]	; (800c324 <xPortStartScheduler+0xf4>)
 800c2f4:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800c2f8:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c2fa:	f7ff ff85 	bl	800c208 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c2fe:	f7ff fa59 	bl	800b7b4 <vTaskSwitchContext>
	prvTaskExitError();
 800c302:	f7ff ff39 	bl	800c178 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c306:	2300      	movs	r3, #0
}
 800c308:	4618      	mov	r0, r3
 800c30a:	3710      	adds	r7, #16
 800c30c:	46bd      	mov	sp, r7
 800c30e:	bd80      	pop	{r7, pc}
 800c310:	e000e400 	.word	0xe000e400
 800c314:	20000830 	.word	0x20000830
 800c318:	20000834 	.word	0x20000834
 800c31c:	e000ed20 	.word	0xe000ed20
 800c320:	2000000c 	.word	0x2000000c
 800c324:	e000ef34 	.word	0xe000ef34

0800c328 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c328:	b480      	push	{r7}
 800c32a:	b083      	sub	sp, #12
 800c32c:	af00      	add	r7, sp, #0
 800c32e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c332:	b672      	cpsid	i
 800c334:	f383 8811 	msr	BASEPRI, r3
 800c338:	f3bf 8f6f 	isb	sy
 800c33c:	f3bf 8f4f 	dsb	sy
 800c340:	b662      	cpsie	i
 800c342:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c344:	4b0f      	ldr	r3, [pc, #60]	; (800c384 <vPortEnterCritical+0x5c>)
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	3301      	adds	r3, #1
 800c34a:	4a0e      	ldr	r2, [pc, #56]	; (800c384 <vPortEnterCritical+0x5c>)
 800c34c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c34e:	4b0d      	ldr	r3, [pc, #52]	; (800c384 <vPortEnterCritical+0x5c>)
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	2b01      	cmp	r3, #1
 800c354:	d110      	bne.n	800c378 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c356:	4b0c      	ldr	r3, [pc, #48]	; (800c388 <vPortEnterCritical+0x60>)
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	b2db      	uxtb	r3, r3
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d00b      	beq.n	800c378 <vPortEnterCritical+0x50>
 800c360:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c364:	b672      	cpsid	i
 800c366:	f383 8811 	msr	BASEPRI, r3
 800c36a:	f3bf 8f6f 	isb	sy
 800c36e:	f3bf 8f4f 	dsb	sy
 800c372:	b662      	cpsie	i
 800c374:	603b      	str	r3, [r7, #0]
 800c376:	e7fe      	b.n	800c376 <vPortEnterCritical+0x4e>
	}
}
 800c378:	bf00      	nop
 800c37a:	370c      	adds	r7, #12
 800c37c:	46bd      	mov	sp, r7
 800c37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c382:	4770      	bx	lr
 800c384:	2000000c 	.word	0x2000000c
 800c388:	e000ed04 	.word	0xe000ed04

0800c38c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c38c:	b480      	push	{r7}
 800c38e:	b083      	sub	sp, #12
 800c390:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c392:	4b12      	ldr	r3, [pc, #72]	; (800c3dc <vPortExitCritical+0x50>)
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	2b00      	cmp	r3, #0
 800c398:	d10b      	bne.n	800c3b2 <vPortExitCritical+0x26>
 800c39a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c39e:	b672      	cpsid	i
 800c3a0:	f383 8811 	msr	BASEPRI, r3
 800c3a4:	f3bf 8f6f 	isb	sy
 800c3a8:	f3bf 8f4f 	dsb	sy
 800c3ac:	b662      	cpsie	i
 800c3ae:	607b      	str	r3, [r7, #4]
 800c3b0:	e7fe      	b.n	800c3b0 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 800c3b2:	4b0a      	ldr	r3, [pc, #40]	; (800c3dc <vPortExitCritical+0x50>)
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	3b01      	subs	r3, #1
 800c3b8:	4a08      	ldr	r2, [pc, #32]	; (800c3dc <vPortExitCritical+0x50>)
 800c3ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c3bc:	4b07      	ldr	r3, [pc, #28]	; (800c3dc <vPortExitCritical+0x50>)
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d104      	bne.n	800c3ce <vPortExitCritical+0x42>
 800c3c4:	2300      	movs	r3, #0
 800c3c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c3c8:	683b      	ldr	r3, [r7, #0]
 800c3ca:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800c3ce:	bf00      	nop
 800c3d0:	370c      	adds	r7, #12
 800c3d2:	46bd      	mov	sp, r7
 800c3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3d8:	4770      	bx	lr
 800c3da:	bf00      	nop
 800c3dc:	2000000c 	.word	0x2000000c

0800c3e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c3e0:	f3ef 8009 	mrs	r0, PSP
 800c3e4:	f3bf 8f6f 	isb	sy
 800c3e8:	4b15      	ldr	r3, [pc, #84]	; (800c440 <pxCurrentTCBConst>)
 800c3ea:	681a      	ldr	r2, [r3, #0]
 800c3ec:	f01e 0f10 	tst.w	lr, #16
 800c3f0:	bf08      	it	eq
 800c3f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c3f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3fa:	6010      	str	r0, [r2, #0]
 800c3fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c400:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c404:	b672      	cpsid	i
 800c406:	f380 8811 	msr	BASEPRI, r0
 800c40a:	f3bf 8f4f 	dsb	sy
 800c40e:	f3bf 8f6f 	isb	sy
 800c412:	b662      	cpsie	i
 800c414:	f7ff f9ce 	bl	800b7b4 <vTaskSwitchContext>
 800c418:	f04f 0000 	mov.w	r0, #0
 800c41c:	f380 8811 	msr	BASEPRI, r0
 800c420:	bc09      	pop	{r0, r3}
 800c422:	6819      	ldr	r1, [r3, #0]
 800c424:	6808      	ldr	r0, [r1, #0]
 800c426:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c42a:	f01e 0f10 	tst.w	lr, #16
 800c42e:	bf08      	it	eq
 800c430:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c434:	f380 8809 	msr	PSP, r0
 800c438:	f3bf 8f6f 	isb	sy
 800c43c:	4770      	bx	lr
 800c43e:	bf00      	nop

0800c440 <pxCurrentTCBConst>:
 800c440:	20000704 	.word	0x20000704
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c444:	bf00      	nop
 800c446:	bf00      	nop

0800c448 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c448:	b580      	push	{r7, lr}
 800c44a:	b082      	sub	sp, #8
 800c44c:	af00      	add	r7, sp, #0
	__asm volatile
 800c44e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c452:	b672      	cpsid	i
 800c454:	f383 8811 	msr	BASEPRI, r3
 800c458:	f3bf 8f6f 	isb	sy
 800c45c:	f3bf 8f4f 	dsb	sy
 800c460:	b662      	cpsie	i
 800c462:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c464:	f7ff f8ec 	bl	800b640 <xTaskIncrementTick>
 800c468:	4603      	mov	r3, r0
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d003      	beq.n	800c476 <SysTick_Handler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c46e:	4b06      	ldr	r3, [pc, #24]	; (800c488 <SysTick_Handler+0x40>)
 800c470:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c474:	601a      	str	r2, [r3, #0]
 800c476:	2300      	movs	r3, #0
 800c478:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c47a:	683b      	ldr	r3, [r7, #0]
 800c47c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800c480:	bf00      	nop
 800c482:	3708      	adds	r7, #8
 800c484:	46bd      	mov	sp, r7
 800c486:	bd80      	pop	{r7, pc}
 800c488:	e000ed04 	.word	0xe000ed04

0800c48c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c48c:	b480      	push	{r7}
 800c48e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c490:	4b0b      	ldr	r3, [pc, #44]	; (800c4c0 <vPortSetupTimerInterrupt+0x34>)
 800c492:	2200      	movs	r2, #0
 800c494:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c496:	4b0b      	ldr	r3, [pc, #44]	; (800c4c4 <vPortSetupTimerInterrupt+0x38>)
 800c498:	2200      	movs	r2, #0
 800c49a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c49c:	4b0a      	ldr	r3, [pc, #40]	; (800c4c8 <vPortSetupTimerInterrupt+0x3c>)
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	4a0a      	ldr	r2, [pc, #40]	; (800c4cc <vPortSetupTimerInterrupt+0x40>)
 800c4a2:	fba2 2303 	umull	r2, r3, r2, r3
 800c4a6:	099b      	lsrs	r3, r3, #6
 800c4a8:	4a09      	ldr	r2, [pc, #36]	; (800c4d0 <vPortSetupTimerInterrupt+0x44>)
 800c4aa:	3b01      	subs	r3, #1
 800c4ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c4ae:	4b04      	ldr	r3, [pc, #16]	; (800c4c0 <vPortSetupTimerInterrupt+0x34>)
 800c4b0:	2207      	movs	r2, #7
 800c4b2:	601a      	str	r2, [r3, #0]
}
 800c4b4:	bf00      	nop
 800c4b6:	46bd      	mov	sp, r7
 800c4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4bc:	4770      	bx	lr
 800c4be:	bf00      	nop
 800c4c0:	e000e010 	.word	0xe000e010
 800c4c4:	e000e018 	.word	0xe000e018
 800c4c8:	20000000 	.word	0x20000000
 800c4cc:	10624dd3 	.word	0x10624dd3
 800c4d0:	e000e014 	.word	0xe000e014

0800c4d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c4d4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800c4e4 <vPortEnableVFP+0x10>
 800c4d8:	6801      	ldr	r1, [r0, #0]
 800c4da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c4de:	6001      	str	r1, [r0, #0]
 800c4e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c4e2:	bf00      	nop
 800c4e4:	e000ed88 	.word	0xe000ed88

0800c4e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c4e8:	b480      	push	{r7}
 800c4ea:	b085      	sub	sp, #20
 800c4ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c4ee:	f3ef 8305 	mrs	r3, IPSR
 800c4f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	2b0f      	cmp	r3, #15
 800c4f8:	d915      	bls.n	800c526 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c4fa:	4a18      	ldr	r2, [pc, #96]	; (800c55c <vPortValidateInterruptPriority+0x74>)
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	4413      	add	r3, r2
 800c500:	781b      	ldrb	r3, [r3, #0]
 800c502:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c504:	4b16      	ldr	r3, [pc, #88]	; (800c560 <vPortValidateInterruptPriority+0x78>)
 800c506:	781b      	ldrb	r3, [r3, #0]
 800c508:	7afa      	ldrb	r2, [r7, #11]
 800c50a:	429a      	cmp	r2, r3
 800c50c:	d20b      	bcs.n	800c526 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800c50e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c512:	b672      	cpsid	i
 800c514:	f383 8811 	msr	BASEPRI, r3
 800c518:	f3bf 8f6f 	isb	sy
 800c51c:	f3bf 8f4f 	dsb	sy
 800c520:	b662      	cpsie	i
 800c522:	607b      	str	r3, [r7, #4]
 800c524:	e7fe      	b.n	800c524 <vPortValidateInterruptPriority+0x3c>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c526:	4b0f      	ldr	r3, [pc, #60]	; (800c564 <vPortValidateInterruptPriority+0x7c>)
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c52e:	4b0e      	ldr	r3, [pc, #56]	; (800c568 <vPortValidateInterruptPriority+0x80>)
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	429a      	cmp	r2, r3
 800c534:	d90b      	bls.n	800c54e <vPortValidateInterruptPriority+0x66>
 800c536:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c53a:	b672      	cpsid	i
 800c53c:	f383 8811 	msr	BASEPRI, r3
 800c540:	f3bf 8f6f 	isb	sy
 800c544:	f3bf 8f4f 	dsb	sy
 800c548:	b662      	cpsie	i
 800c54a:	603b      	str	r3, [r7, #0]
 800c54c:	e7fe      	b.n	800c54c <vPortValidateInterruptPriority+0x64>
	}
 800c54e:	bf00      	nop
 800c550:	3714      	adds	r7, #20
 800c552:	46bd      	mov	sp, r7
 800c554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c558:	4770      	bx	lr
 800c55a:	bf00      	nop
 800c55c:	e000e3f0 	.word	0xe000e3f0
 800c560:	20000830 	.word	0x20000830
 800c564:	e000ed0c 	.word	0xe000ed0c
 800c568:	20000834 	.word	0x20000834

0800c56c <_sbrk_r>:
    static int totalBytesProvidedBySBRK = 0;
#endif
extern char __HeapBase, __HeapLimit;  // make sure to define these symbols in linker LD command file

//! _sbrk_r version supporting reentrant newlib (depends upon above symbols defined by linker control file).
void * _sbrk_r(struct _reent *pReent, int incr) {
 800c56c:	b580      	push	{r7, lr}
 800c56e:	b084      	sub	sp, #16
 800c570:	af00      	add	r7, sp, #0
 800c572:	6078      	str	r0, [r7, #4]
 800c574:	6039      	str	r1, [r7, #0]
    #ifdef MALLOCS_INSIDE_ISRs // block interrupts during free-storage use
      UBaseType_t usis; // saved interrupt status
    #endif
    static char *currentHeapEnd = &__HeapBase;
    #ifdef STM_VERSION // Use STM CubeMX LD symbols for heap
      if(TotalHeapSize==0) {
 800c576:	4b24      	ldr	r3, [pc, #144]	; (800c608 <_sbrk_r+0x9c>)
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d10e      	bne.n	800c59c <_sbrk_r+0x30>
        TotalHeapSize = heapBytesRemaining = (int)((&__HeapLimit)-(&__HeapBase))-ISR_STACK_LENGTH_BYTES;
 800c57e:	4b23      	ldr	r3, [pc, #140]	; (800c60c <_sbrk_r+0xa0>)
 800c580:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 800c584:	4a22      	ldr	r2, [pc, #136]	; (800c610 <_sbrk_r+0xa4>)
 800c586:	1a9b      	subs	r3, r3, r2
 800c588:	4a22      	ldr	r2, [pc, #136]	; (800c614 <_sbrk_r+0xa8>)
 800c58a:	6013      	str	r3, [r2, #0]
 800c58c:	4b1f      	ldr	r3, [pc, #124]	; (800c60c <_sbrk_r+0xa0>)
 800c58e:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 800c592:	4a1f      	ldr	r2, [pc, #124]	; (800c610 <_sbrk_r+0xa4>)
 800c594:	1a9b      	subs	r3, r3, r2
 800c596:	461a      	mov	r2, r3
 800c598:	4b1b      	ldr	r3, [pc, #108]	; (800c608 <_sbrk_r+0x9c>)
 800c59a:	601a      	str	r2, [r3, #0]
      };
    #endif
    char* limit = (xTaskGetSchedulerState()==taskSCHEDULER_NOT_STARTED) ?
 800c59c:	f7ff fb7c 	bl	800bc98 <xTaskGetSchedulerState>
 800c5a0:	4603      	mov	r3, r0
            stack_ptr   :  // Before scheduler is started, limit is stack pointer (risky!)
 800c5a2:	2b01      	cmp	r3, #1
 800c5a4:	d101      	bne.n	800c5aa <_sbrk_r+0x3e>
 800c5a6:	466b      	mov	r3, sp
 800c5a8:	e000      	b.n	800c5ac <_sbrk_r+0x40>
 800c5aa:	4b1b      	ldr	r3, [pc, #108]	; (800c618 <_sbrk_r+0xac>)
    char* limit = (xTaskGetSchedulerState()==taskSCHEDULER_NOT_STARTED) ?
 800c5ac:	60fb      	str	r3, [r7, #12]
            &__HeapLimit-ISR_STACK_LENGTH_BYTES;  // Once running, OK to reuse all remaining RAM except ISR stack (MSP) stack
    DRN_ENTER_CRITICAL_SECTION(usis);
 800c5ae:	f7fe ff79 	bl	800b4a4 <vTaskSuspendAll>
    char *previousHeapEnd = currentHeapEnd;
 800c5b2:	4b1a      	ldr	r3, [pc, #104]	; (800c61c <_sbrk_r+0xb0>)
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	60bb      	str	r3, [r7, #8]
    if (currentHeapEnd + incr > limit) {
 800c5b8:	4b18      	ldr	r3, [pc, #96]	; (800c61c <_sbrk_r+0xb0>)
 800c5ba:	681a      	ldr	r2, [r3, #0]
 800c5bc:	683b      	ldr	r3, [r7, #0]
 800c5be:	4413      	add	r3, r2
 800c5c0:	68fa      	ldr	r2, [r7, #12]
 800c5c2:	429a      	cmp	r2, r3
 800c5c4:	d207      	bcs.n	800c5d6 <_sbrk_r+0x6a>
            // If you want to alert debugger or halt...
            // WARNING: brkpt instruction may prevent watchdog operation...
            while(1) { __asm("bkpt #0"); }; // Stop in GUI as if at a breakpoint (if debugging, otherwise loop forever)
        #else
            // Default, if you prefer to believe your application will gracefully trap out-of-memory...
            pReent->_errno = ENOMEM; // newlib's thread-specific errno
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	220c      	movs	r2, #12
 800c5ca:	601a      	str	r2, [r3, #0]
            DRN_EXIT_CRITICAL_SECTION(usis);
 800c5cc:	f7fe ff78 	bl	800b4c0 <xTaskResumeAll>
        #endif
        return (char *)-1; // the malloc-family routine that called sbrk will return 0
 800c5d0:	f04f 33ff 	mov.w	r3, #4294967295
 800c5d4:	e014      	b.n	800c600 <_sbrk_r+0x94>
    }
    // 'incr' of memory is available: update accounting and return it.
    currentHeapEnd += incr;
 800c5d6:	4b11      	ldr	r3, [pc, #68]	; (800c61c <_sbrk_r+0xb0>)
 800c5d8:	681a      	ldr	r2, [r3, #0]
 800c5da:	683b      	ldr	r3, [r7, #0]
 800c5dc:	4413      	add	r3, r2
 800c5de:	4a0f      	ldr	r2, [pc, #60]	; (800c61c <_sbrk_r+0xb0>)
 800c5e0:	6013      	str	r3, [r2, #0]
    heapBytesRemaining -= incr;
 800c5e2:	4b0c      	ldr	r3, [pc, #48]	; (800c614 <_sbrk_r+0xa8>)
 800c5e4:	681a      	ldr	r2, [r3, #0]
 800c5e6:	683b      	ldr	r3, [r7, #0]
 800c5e8:	1ad3      	subs	r3, r2, r3
 800c5ea:	4a0a      	ldr	r2, [pc, #40]	; (800c614 <_sbrk_r+0xa8>)
 800c5ec:	6013      	str	r3, [r2, #0]
    #ifndef NDEBUG
        totalBytesProvidedBySBRK += incr;
 800c5ee:	4b0c      	ldr	r3, [pc, #48]	; (800c620 <_sbrk_r+0xb4>)
 800c5f0:	681a      	ldr	r2, [r3, #0]
 800c5f2:	683b      	ldr	r3, [r7, #0]
 800c5f4:	4413      	add	r3, r2
 800c5f6:	4a0a      	ldr	r2, [pc, #40]	; (800c620 <_sbrk_r+0xb4>)
 800c5f8:	6013      	str	r3, [r2, #0]
    #endif
    DRN_EXIT_CRITICAL_SECTION(usis);
 800c5fa:	f7fe ff61 	bl	800b4c0 <xTaskResumeAll>
    return (char *) previousHeapEnd;
 800c5fe:	68bb      	ldr	r3, [r7, #8]
}
 800c600:	4618      	mov	r0, r3
 800c602:	3710      	adds	r7, #16
 800c604:	46bd      	mov	sp, r7
 800c606:	bd80      	pop	{r7, pc}
 800c608:	20004580 	.word	0x20004580
 800c60c:	20080000 	.word	0x20080000
 800c610:	20007cc8 	.word	0x20007cc8
 800c614:	20000838 	.word	0x20000838
 800c618:	2007fe00 	.word	0x2007fe00
 800c61c:	20000010 	.word	0x20000010
 800c620:	2000083c 	.word	0x2000083c

0800c624 <__malloc_lock>:
//char * _sbrk(int incr) { return sbrk(incr); };

#ifdef MALLOCS_INSIDE_ISRs // block interrupts during free-storage use
  static UBaseType_t malLock_uxSavedInterruptStatus;
#endif
void __malloc_lock(struct _reent *r)     {
 800c624:	b580      	push	{r7, lr}
 800c626:	b086      	sub	sp, #24
 800c628:	af00      	add	r7, sp, #0
 800c62a:	6078      	str	r0, [r7, #4]
	__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c62c:	f3ef 8305 	mrs	r3, IPSR
 800c630:	613b      	str	r3, [r7, #16]
	if( ulCurrentInterrupt == 0 )
 800c632:	693b      	ldr	r3, [r7, #16]
 800c634:	2b00      	cmp	r3, #0
 800c636:	d102      	bne.n	800c63e <__malloc_lock+0x1a>
		xReturn = pdFALSE;
 800c638:	2300      	movs	r3, #0
 800c63a:	60fb      	str	r3, [r7, #12]
 800c63c:	e001      	b.n	800c642 <__malloc_lock+0x1e>
		xReturn = pdTRUE;
 800c63e:	2301      	movs	r3, #1
 800c640:	60fb      	str	r3, [r7, #12]
	return xReturn;
 800c642:	68fb      	ldr	r3, [r7, #12]
  #if defined(MALLOCS_INSIDE_ISRs)
    DRN_ENTER_CRITICAL_SECTION(malLock_uxSavedInterruptStatus);
  #else
    bool insideAnISR = xPortIsInsideInterrupt();
 800c644:	2b00      	cmp	r3, #0
 800c646:	bf14      	ite	ne
 800c648:	2301      	movne	r3, #1
 800c64a:	2300      	moveq	r3, #0
 800c64c:	75fb      	strb	r3, [r7, #23]
    configASSERT( !insideAnISR ); // Make damn sure no more mallocs inside ISRs!!
 800c64e:	7dfb      	ldrb	r3, [r7, #23]
 800c650:	2b00      	cmp	r3, #0
 800c652:	d00b      	beq.n	800c66c <__malloc_lock+0x48>
	__asm volatile
 800c654:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c658:	b672      	cpsid	i
 800c65a:	f383 8811 	msr	BASEPRI, r3
 800c65e:	f3bf 8f6f 	isb	sy
 800c662:	f3bf 8f4f 	dsb	sy
 800c666:	b662      	cpsie	i
 800c668:	60bb      	str	r3, [r7, #8]
 800c66a:	e7fe      	b.n	800c66a <__malloc_lock+0x46>
    vTaskSuspendAll();
 800c66c:	f7fe ff1a 	bl	800b4a4 <vTaskSuspendAll>
  #endif
};
 800c670:	bf00      	nop
 800c672:	3718      	adds	r7, #24
 800c674:	46bd      	mov	sp, r7
 800c676:	bd80      	pop	{r7, pc}

0800c678 <__malloc_unlock>:
void __malloc_unlock(struct _reent *r)   {
 800c678:	b580      	push	{r7, lr}
 800c67a:	b082      	sub	sp, #8
 800c67c:	af00      	add	r7, sp, #0
 800c67e:	6078      	str	r0, [r7, #4]
  #if defined(MALLOCS_INSIDE_ISRs)
    DRN_EXIT_CRITICAL_SECTION(malLock_uxSavedInterruptStatus);
  #else
    (void)xTaskResumeAll();
 800c680:	f7fe ff1e 	bl	800b4c0 <xTaskResumeAll>
  #endif
};
 800c684:	bf00      	nop
 800c686:	3708      	adds	r7, #8
 800c688:	46bd      	mov	sp, r7
 800c68a:	bd80      	pop	{r7, pc}

0800c68c <pvPortMalloc>:

// ================================================================================================
// Implement FreeRTOS's memory API using newlib-provided malloc family.
// ================================================================================================

void *pvPortMalloc( size_t xSize ) PRIVILEGED_FUNCTION {
 800c68c:	b580      	push	{r7, lr}
 800c68e:	b084      	sub	sp, #16
 800c690:	af00      	add	r7, sp, #0
 800c692:	6078      	str	r0, [r7, #4]
    void *p = malloc(xSize);
 800c694:	6878      	ldr	r0, [r7, #4]
 800c696:	f00d fc0d 	bl	8019eb4 <malloc>
 800c69a:	4603      	mov	r3, r0
 800c69c:	60fb      	str	r3, [r7, #12]
    return p;
 800c69e:	68fb      	ldr	r3, [r7, #12]
}
 800c6a0:	4618      	mov	r0, r3
 800c6a2:	3710      	adds	r7, #16
 800c6a4:	46bd      	mov	sp, r7
 800c6a6:	bd80      	pop	{r7, pc}

0800c6a8 <vPortFree>:
void vPortFree( void *pv ) PRIVILEGED_FUNCTION {
 800c6a8:	b580      	push	{r7, lr}
 800c6aa:	b082      	sub	sp, #8
 800c6ac:	af00      	add	r7, sp, #0
 800c6ae:	6078      	str	r0, [r7, #4]
    free(pv);
 800c6b0:	6878      	ldr	r0, [r7, #4]
 800c6b2:	f00d fc07 	bl	8019ec4 <free>
};
 800c6b6:	bf00      	nop
 800c6b8:	3708      	adds	r7, #8
 800c6ba:	46bd      	mov	sp, r7
 800c6bc:	bd80      	pop	{r7, pc}

0800c6be <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 800c6be:	b580      	push	{r7, lr}
 800c6c0:	b084      	sub	sp, #16
 800c6c2:	af00      	add	r7, sp, #0
 800c6c4:	6078      	str	r0, [r7, #4]
 800c6c6:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 800c6c8:	683b      	ldr	r3, [r7, #0]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	330c      	adds	r3, #12
 800c6ce:	461a      	mov	r2, r3
 800c6d0:	6839      	ldr	r1, [r7, #0]
 800c6d2:	6878      	ldr	r0, [r7, #4]
 800c6d4:	f002 f91a 	bl	800e90c <tcpip_send_msg_wait_sem>
 800c6d8:	4603      	mov	r3, r0
 800c6da:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800c6dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d103      	bne.n	800c6ec <netconn_apimsg+0x2e>
    return apimsg->err;
 800c6e4:	683b      	ldr	r3, [r7, #0]
 800c6e6:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800c6ea:	e001      	b.n	800c6f0 <netconn_apimsg+0x32>
  }
  return err;
 800c6ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c6f0:	4618      	mov	r0, r3
 800c6f2:	3710      	adds	r7, #16
 800c6f4:	46bd      	mov	sp, r7
 800c6f6:	bd80      	pop	{r7, pc}

0800c6f8 <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 800c6f8:	b580      	push	{r7, lr}
 800c6fa:	b08c      	sub	sp, #48	; 0x30
 800c6fc:	af00      	add	r7, sp, #0
 800c6fe:	4603      	mov	r3, r0
 800c700:	603a      	str	r2, [r7, #0]
 800c702:	71fb      	strb	r3, [r7, #7]
 800c704:	460b      	mov	r3, r1
 800c706:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 800c708:	79fb      	ldrb	r3, [r7, #7]
 800c70a:	6839      	ldr	r1, [r7, #0]
 800c70c:	4618      	mov	r0, r3
 800c70e:	f000 ff07 	bl	800d520 <netconn_alloc>
 800c712:	62f8      	str	r0, [r7, #44]	; 0x2c
  if (conn != NULL) {
 800c714:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c716:	2b00      	cmp	r3, #0
 800c718:	d054      	beq.n	800c7c4 <netconn_new_with_proto_and_callback+0xcc>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 800c71a:	79bb      	ldrb	r3, [r7, #6]
 800c71c:	743b      	strb	r3, [r7, #16]
    API_MSG_VAR_REF(msg).conn = conn;
 800c71e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c720:	60bb      	str	r3, [r7, #8]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 800c722:	f107 0308 	add.w	r3, r7, #8
 800c726:	4619      	mov	r1, r3
 800c728:	4829      	ldr	r0, [pc, #164]	; (800c7d0 <netconn_new_with_proto_and_callback+0xd8>)
 800c72a:	f7ff ffc8 	bl	800c6be <netconn_apimsg>
 800c72e:	4603      	mov	r3, r0
 800c730:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    if (err != ERR_OK) {
 800c734:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d043      	beq.n	800c7c4 <netconn_new_with_proto_and_callback+0xcc>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 800c73c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c73e:	685b      	ldr	r3, [r3, #4]
 800c740:	2b00      	cmp	r3, #0
 800c742:	d005      	beq.n	800c750 <netconn_new_with_proto_and_callback+0x58>
 800c744:	4b23      	ldr	r3, [pc, #140]	; (800c7d4 <netconn_new_with_proto_and_callback+0xdc>)
 800c746:	22a3      	movs	r2, #163	; 0xa3
 800c748:	4923      	ldr	r1, [pc, #140]	; (800c7d8 <netconn_new_with_proto_and_callback+0xe0>)
 800c74a:	4824      	ldr	r0, [pc, #144]	; (800c7dc <netconn_new_with_proto_and_callback+0xe4>)
 800c74c:	f00e facc 	bl	801ace8 <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 800c750:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c752:	3310      	adds	r3, #16
 800c754:	4618      	mov	r0, r3
 800c756:	f00d f982 	bl	8019a5e <sys_mbox_valid>
 800c75a:	4603      	mov	r3, r0
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d105      	bne.n	800c76c <netconn_new_with_proto_and_callback+0x74>
 800c760:	4b1c      	ldr	r3, [pc, #112]	; (800c7d4 <netconn_new_with_proto_and_callback+0xdc>)
 800c762:	22a4      	movs	r2, #164	; 0xa4
 800c764:	491e      	ldr	r1, [pc, #120]	; (800c7e0 <netconn_new_with_proto_and_callback+0xe8>)
 800c766:	481d      	ldr	r0, [pc, #116]	; (800c7dc <netconn_new_with_proto_and_callback+0xe4>)
 800c768:	f00e fabe 	bl	801ace8 <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
 800c76c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c76e:	3314      	adds	r3, #20
 800c770:	4618      	mov	r0, r3
 800c772:	f00d f974 	bl	8019a5e <sys_mbox_valid>
 800c776:	4603      	mov	r3, r0
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d005      	beq.n	800c788 <netconn_new_with_proto_and_callback+0x90>
 800c77c:	4b15      	ldr	r3, [pc, #84]	; (800c7d4 <netconn_new_with_proto_and_callback+0xdc>)
 800c77e:	22a6      	movs	r2, #166	; 0xa6
 800c780:	4918      	ldr	r1, [pc, #96]	; (800c7e4 <netconn_new_with_proto_and_callback+0xec>)
 800c782:	4816      	ldr	r0, [pc, #88]	; (800c7dc <netconn_new_with_proto_and_callback+0xe4>)
 800c784:	f00e fab0 	bl	801ace8 <iprintf>
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 800c788:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c78a:	330c      	adds	r3, #12
 800c78c:	4618      	mov	r0, r3
 800c78e:	f00d f9f7 	bl	8019b80 <sys_sem_valid>
 800c792:	4603      	mov	r3, r0
 800c794:	2b00      	cmp	r3, #0
 800c796:	d105      	bne.n	800c7a4 <netconn_new_with_proto_and_callback+0xac>
 800c798:	4b0e      	ldr	r3, [pc, #56]	; (800c7d4 <netconn_new_with_proto_and_callback+0xdc>)
 800c79a:	22a9      	movs	r2, #169	; 0xa9
 800c79c:	4912      	ldr	r1, [pc, #72]	; (800c7e8 <netconn_new_with_proto_and_callback+0xf0>)
 800c79e:	480f      	ldr	r0, [pc, #60]	; (800c7dc <netconn_new_with_proto_and_callback+0xe4>)
 800c7a0:	f00e faa2 	bl	801ace8 <iprintf>
      sys_sem_free(&conn->op_completed);
 800c7a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7a6:	330c      	adds	r3, #12
 800c7a8:	4618      	mov	r0, r3
 800c7aa:	f00d f9dc 	bl	8019b66 <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 800c7ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7b0:	3310      	adds	r3, #16
 800c7b2:	4618      	mov	r0, r3
 800c7b4:	f00d f8cc 	bl	8019950 <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 800c7b8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c7ba:	2007      	movs	r0, #7
 800c7bc:	f002 fe0e 	bl	800f3dc <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 800c7c0:	2300      	movs	r3, #0
 800c7c2:	e000      	b.n	800c7c6 <netconn_new_with_proto_and_callback+0xce>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 800c7c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800c7c6:	4618      	mov	r0, r3
 800c7c8:	3730      	adds	r7, #48	; 0x30
 800c7ca:	46bd      	mov	sp, r7
 800c7cc:	bd80      	pop	{r7, pc}
 800c7ce:	bf00      	nop
 800c7d0:	0800d4f5 	.word	0x0800d4f5
 800c7d4:	0801f6e0 	.word	0x0801f6e0
 800c7d8:	0801f714 	.word	0x0801f714
 800c7dc:	0801f738 	.word	0x0801f738
 800c7e0:	0801f760 	.word	0x0801f760
 800c7e4:	0801f778 	.word	0x0801f778
 800c7e8:	0801f79c 	.word	0x0801f79c

0800c7ec <netconn_prepare_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_prepare_delete(struct netconn *conn)
{
 800c7ec:	b580      	push	{r7, lr}
 800c7ee:	b08c      	sub	sp, #48	; 0x30
 800c7f0:	af00      	add	r7, sp, #0
 800c7f2:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d101      	bne.n	800c7fe <netconn_prepare_delete+0x12>
    return ERR_OK;
 800c7fa:	2300      	movs	r3, #0
 800c7fc:	e014      	b.n	800c828 <netconn_prepare_delete+0x3c>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	60fb      	str	r3, [r7, #12]
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800c802:	2329      	movs	r3, #41	; 0x29
 800c804:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 800c806:	f107 030c 	add.w	r3, r7, #12
 800c80a:	4619      	mov	r1, r3
 800c80c:	4808      	ldr	r0, [pc, #32]	; (800c830 <netconn_prepare_delete+0x44>)
 800c80e:	f7ff ff56 	bl	800c6be <netconn_apimsg>
 800c812:	4603      	mov	r3, r0
 800c814:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 800c818:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	d002      	beq.n	800c826 <netconn_prepare_delete+0x3a>
    return err;
 800c820:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800c824:	e000      	b.n	800c828 <netconn_prepare_delete+0x3c>
  }
  return ERR_OK;
 800c826:	2300      	movs	r3, #0
}
 800c828:	4618      	mov	r0, r3
 800c82a:	3730      	adds	r7, #48	; 0x30
 800c82c:	46bd      	mov	sp, r7
 800c82e:	bd80      	pop	{r7, pc}
 800c830:	0800da59 	.word	0x0800da59

0800c834 <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 800c834:	b580      	push	{r7, lr}
 800c836:	b084      	sub	sp, #16
 800c838:	af00      	add	r7, sp, #0
 800c83a:	6078      	str	r0, [r7, #4]
  err_t err;

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d101      	bne.n	800c846 <netconn_delete+0x12>
    return ERR_OK;
 800c842:	2300      	movs	r3, #0
 800c844:	e00d      	b.n	800c862 <netconn_delete+0x2e>
    /* Already called netconn_prepare_delete() before */
    err = ERR_OK;
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    err = netconn_prepare_delete(conn);
 800c846:	6878      	ldr	r0, [r7, #4]
 800c848:	f7ff ffd0 	bl	800c7ec <netconn_prepare_delete>
 800c84c:	4603      	mov	r3, r0
 800c84e:	73fb      	strb	r3, [r7, #15]
  }
  if (err == ERR_OK) {
 800c850:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c854:	2b00      	cmp	r3, #0
 800c856:	d102      	bne.n	800c85e <netconn_delete+0x2a>
    netconn_free(conn);
 800c858:	6878      	ldr	r0, [r7, #4]
 800c85a:	f000 fecf 	bl	800d5fc <netconn_free>
  }
  return err;
 800c85e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c862:	4618      	mov	r0, r3
 800c864:	3710      	adds	r7, #16
 800c866:	46bd      	mov	sp, r7
 800c868:	bd80      	pop	{r7, pc}
	...

0800c86c <netconn_connect>:
 * @param port the remote port to connect to (no used for RAW)
 * @return ERR_OK if connected, return value of tcp_/udp_/raw_connect otherwise
 */
err_t
netconn_connect(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 800c86c:	b580      	push	{r7, lr}
 800c86e:	b08e      	sub	sp, #56	; 0x38
 800c870:	af00      	add	r7, sp, #0
 800c872:	60f8      	str	r0, [r7, #12]
 800c874:	60b9      	str	r1, [r7, #8]
 800c876:	4613      	mov	r3, r2
 800c878:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_connect: invalid conn", (conn != NULL), return ERR_ARG;);
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d109      	bne.n	800c894 <netconn_connect+0x28>
 800c880:	4b11      	ldr	r3, [pc, #68]	; (800c8c8 <netconn_connect+0x5c>)
 800c882:	f44f 72bf 	mov.w	r2, #382	; 0x17e
 800c886:	4911      	ldr	r1, [pc, #68]	; (800c8cc <netconn_connect+0x60>)
 800c888:	4811      	ldr	r0, [pc, #68]	; (800c8d0 <netconn_connect+0x64>)
 800c88a:	f00e fa2d 	bl	801ace8 <iprintf>
 800c88e:	f06f 030f 	mvn.w	r3, #15
 800c892:	e015      	b.n	800c8c0 <netconn_connect+0x54>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 800c894:	68bb      	ldr	r3, [r7, #8]
 800c896:	2b00      	cmp	r3, #0
 800c898:	d101      	bne.n	800c89e <netconn_connect+0x32>
    addr = IP4_ADDR_ANY;
 800c89a:	4b0e      	ldr	r3, [pc, #56]	; (800c8d4 <netconn_connect+0x68>)
 800c89c:	60bb      	str	r3, [r7, #8]
  }
#endif /* LWIP_IPV4 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 800c8a2:	68bb      	ldr	r3, [r7, #8]
 800c8a4:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 800c8a6:	88fb      	ldrh	r3, [r7, #6]
 800c8a8:	843b      	strh	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_connect, &API_MSG_VAR_REF(msg));
 800c8aa:	f107 0314 	add.w	r3, r7, #20
 800c8ae:	4619      	mov	r1, r3
 800c8b0:	4809      	ldr	r0, [pc, #36]	; (800c8d8 <netconn_connect+0x6c>)
 800c8b2:	f7ff ff04 	bl	800c6be <netconn_apimsg>
 800c8b6:	4603      	mov	r3, r0
 800c8b8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  API_MSG_VAR_FREE(msg);

  return err;
 800c8bc:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 800c8c0:	4618      	mov	r0, r3
 800c8c2:	3738      	adds	r7, #56	; 0x38
 800c8c4:	46bd      	mov	sp, r7
 800c8c6:	bd80      	pop	{r7, pc}
 800c8c8:	0801f6e0 	.word	0x0801f6e0
 800c8cc:	0801f854 	.word	0x0801f854
 800c8d0:	0801f738 	.word	0x0801f738
 800c8d4:	080244dc 	.word	0x080244dc
 800c8d8:	0800dd41 	.word	0x0800dd41

0800c8dc <netconn_recv_data>:
 *         ERR_WOULDBLOCK if the netconn is nonblocking but would block to wait for data
 *         ERR_TIMEOUT if the netconn has a receive timeout and no data was received
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf, u8_t apiflags)
{
 800c8dc:	b580      	push	{r7, lr}
 800c8de:	b088      	sub	sp, #32
 800c8e0:	af00      	add	r7, sp, #0
 800c8e2:	60f8      	str	r0, [r7, #12]
 800c8e4:	60b9      	str	r1, [r7, #8]
 800c8e6:	4613      	mov	r3, r2
 800c8e8:	71fb      	strb	r3, [r7, #7]
  void *buf = NULL;
 800c8ea:	2300      	movs	r3, #0
 800c8ec:	61bb      	str	r3, [r7, #24]
  u16_t len;

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800c8ee:	68bb      	ldr	r3, [r7, #8]
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d109      	bne.n	800c908 <netconn_recv_data+0x2c>
 800c8f4:	4b58      	ldr	r3, [pc, #352]	; (800ca58 <netconn_recv_data+0x17c>)
 800c8f6:	f44f 7212 	mov.w	r2, #584	; 0x248
 800c8fa:	4958      	ldr	r1, [pc, #352]	; (800ca5c <netconn_recv_data+0x180>)
 800c8fc:	4858      	ldr	r0, [pc, #352]	; (800ca60 <netconn_recv_data+0x184>)
 800c8fe:	f00e f9f3 	bl	801ace8 <iprintf>
 800c902:	f06f 030f 	mvn.w	r3, #15
 800c906:	e0a2      	b.n	800ca4e <netconn_recv_data+0x172>
  *new_buf = NULL;
 800c908:	68bb      	ldr	r3, [r7, #8]
 800c90a:	2200      	movs	r2, #0
 800c90c:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	2b00      	cmp	r3, #0
 800c912:	d109      	bne.n	800c928 <netconn_recv_data+0x4c>
 800c914:	4b50      	ldr	r3, [pc, #320]	; (800ca58 <netconn_recv_data+0x17c>)
 800c916:	f240 224a 	movw	r2, #586	; 0x24a
 800c91a:	4952      	ldr	r1, [pc, #328]	; (800ca64 <netconn_recv_data+0x188>)
 800c91c:	4850      	ldr	r0, [pc, #320]	; (800ca60 <netconn_recv_data+0x184>)
 800c91e:	f00e f9e3 	bl	801ace8 <iprintf>
 800c922:	f06f 030f 	mvn.w	r3, #15
 800c926:	e092      	b.n	800ca4e <netconn_recv_data+0x172>

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	3310      	adds	r3, #16
 800c92c:	4618      	mov	r0, r3
 800c92e:	f00d f896 	bl	8019a5e <sys_mbox_valid>
 800c932:	4603      	mov	r3, r0
 800c934:	2b00      	cmp	r3, #0
 800c936:	d10e      	bne.n	800c956 <netconn_recv_data+0x7a>
    err_t err = netconn_err(conn);
 800c938:	68f8      	ldr	r0, [r7, #12]
 800c93a:	f000 fa30 	bl	800cd9e <netconn_err>
 800c93e:	4603      	mov	r3, r0
 800c940:	773b      	strb	r3, [r7, #28]
    if (err != ERR_OK) {
 800c942:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800c946:	2b00      	cmp	r3, #0
 800c948:	d002      	beq.n	800c950 <netconn_recv_data+0x74>
      /* return pending error */
      return err;
 800c94a:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800c94e:	e07e      	b.n	800ca4e <netconn_recv_data+0x172>
    }
    return ERR_CONN;
 800c950:	f06f 030a 	mvn.w	r3, #10
 800c954:	e07b      	b.n	800ca4e <netconn_recv_data+0x172>
  }

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	7f1b      	ldrb	r3, [r3, #28]
 800c95a:	f003 0302 	and.w	r3, r3, #2
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d10f      	bne.n	800c982 <netconn_recv_data+0xa6>
 800c962:	79fb      	ldrb	r3, [r7, #7]
 800c964:	f003 0304 	and.w	r3, r3, #4
 800c968:	2b00      	cmp	r3, #0
 800c96a:	d10a      	bne.n	800c982 <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800c96c:	68fb      	ldr	r3, [r7, #12]
 800c96e:	7f1b      	ldrb	r3, [r3, #28]
 800c970:	f003 0301 	and.w	r3, r3, #1
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800c974:	2b00      	cmp	r3, #0
 800c976:	d104      	bne.n	800c982 <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800c978:	68fb      	ldr	r3, [r7, #12]
 800c97a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800c97e:	2b00      	cmp	r3, #0
 800c980:	d023      	beq.n	800c9ca <netconn_recv_data+0xee>
    if (sys_arch_mbox_tryfetch(&conn->recvmbox, &buf) == SYS_ARCH_TIMEOUT) {
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	3310      	adds	r3, #16
 800c986:	f107 0218 	add.w	r2, r7, #24
 800c98a:	4611      	mov	r1, r2
 800c98c:	4618      	mov	r0, r3
 800c98e:	f00d f84a 	bl	8019a26 <sys_arch_mbox_tryfetch>
 800c992:	4603      	mov	r3, r0
 800c994:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c998:	d11f      	bne.n	800c9da <netconn_recv_data+0xfe>
      err_t err;
      NETCONN_MBOX_WAITING_DEC(conn);
      err = netconn_err(conn);
 800c99a:	68f8      	ldr	r0, [r7, #12]
 800c99c:	f000 f9ff 	bl	800cd9e <netconn_err>
 800c9a0:	4603      	mov	r3, r0
 800c9a2:	777b      	strb	r3, [r7, #29]
      if (err != ERR_OK) {
 800c9a4:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d002      	beq.n	800c9b2 <netconn_recv_data+0xd6>
        /* return pending error */
        return err;
 800c9ac:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800c9b0:	e04d      	b.n	800ca4e <netconn_recv_data+0x172>
      }
      if (conn->flags & NETCONN_FLAG_MBOXCLOSED) {
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	7f1b      	ldrb	r3, [r3, #28]
 800c9b6:	f003 0301 	and.w	r3, r3, #1
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d002      	beq.n	800c9c4 <netconn_recv_data+0xe8>
        return ERR_CONN;
 800c9be:	f06f 030a 	mvn.w	r3, #10
 800c9c2:	e044      	b.n	800ca4e <netconn_recv_data+0x172>
      }
      return ERR_WOULDBLOCK;
 800c9c4:	f06f 0306 	mvn.w	r3, #6
 800c9c8:	e041      	b.n	800ca4e <netconn_recv_data+0x172>
    if (sys_arch_mbox_fetch(&conn->recvmbox, &buf, conn->recv_timeout) == SYS_ARCH_TIMEOUT) {
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
    }
#else
    sys_arch_mbox_fetch(&conn->recvmbox, &buf, 0);
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	3310      	adds	r3, #16
 800c9ce:	f107 0118 	add.w	r1, r7, #24
 800c9d2:	2200      	movs	r2, #0
 800c9d4:	4618      	mov	r0, r3
 800c9d6:	f00c ffe7 	bl	80199a8 <sys_arch_mbox_fetch>
  }
#endif

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800c9da:	68fb      	ldr	r3, [r7, #12]
 800c9dc:	781b      	ldrb	r3, [r3, #0]
 800c9de:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c9e2:	2b10      	cmp	r3, #16
 800c9e4:	d117      	bne.n	800ca16 <netconn_recv_data+0x13a>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    err_t err;
    /* Check if this is an error message or a pbuf */
    if (lwip_netconn_is_err_msg(buf, &err)) {
 800c9e6:	69bb      	ldr	r3, [r7, #24]
 800c9e8:	f107 0217 	add.w	r2, r7, #23
 800c9ec:	4611      	mov	r1, r2
 800c9ee:	4618      	mov	r0, r3
 800c9f0:	f000 fa22 	bl	800ce38 <lwip_netconn_is_err_msg>
 800c9f4:	4603      	mov	r3, r0
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	d009      	beq.n	800ca0e <netconn_recv_data+0x132>
      /* new_buf has been zeroed above already */
      if (err == ERR_CLSD) {
 800c9fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c9fe:	f113 0f0f 	cmn.w	r3, #15
 800ca02:	d101      	bne.n	800ca08 <netconn_recv_data+0x12c>
        /* connection closed translates to ERR_OK with *new_buf == NULL */
        return ERR_OK;
 800ca04:	2300      	movs	r3, #0
 800ca06:	e022      	b.n	800ca4e <netconn_recv_data+0x172>
      }
      return err;
 800ca08:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ca0c:	e01f      	b.n	800ca4e <netconn_recv_data+0x172>
    }
    len = ((struct pbuf *)buf)->tot_len;
 800ca0e:	69bb      	ldr	r3, [r7, #24]
 800ca10:	891b      	ldrh	r3, [r3, #8]
 800ca12:	83fb      	strh	r3, [r7, #30]
 800ca14:	e00d      	b.n	800ca32 <netconn_recv_data+0x156>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 800ca16:	69bb      	ldr	r3, [r7, #24]
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d106      	bne.n	800ca2a <netconn_recv_data+0x14e>
 800ca1c:	4b0e      	ldr	r3, [pc, #56]	; (800ca58 <netconn_recv_data+0x17c>)
 800ca1e:	f240 2291 	movw	r2, #657	; 0x291
 800ca22:	4911      	ldr	r1, [pc, #68]	; (800ca68 <netconn_recv_data+0x18c>)
 800ca24:	480e      	ldr	r0, [pc, #56]	; (800ca60 <netconn_recv_data+0x184>)
 800ca26:	f00e f95f 	bl	801ace8 <iprintf>
    len = netbuf_len((struct netbuf *)buf);
 800ca2a:	69bb      	ldr	r3, [r7, #24]
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	891b      	ldrh	r3, [r3, #8]
 800ca30:	83fb      	strh	r3, [r7, #30]

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 800ca32:	68fb      	ldr	r3, [r7, #12]
 800ca34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	d005      	beq.n	800ca46 <netconn_recv_data+0x16a>
 800ca3a:	68fb      	ldr	r3, [r7, #12]
 800ca3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ca3e:	8bfa      	ldrh	r2, [r7, #30]
 800ca40:	2101      	movs	r1, #1
 800ca42:	68f8      	ldr	r0, [r7, #12]
 800ca44:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 800ca46:	69ba      	ldr	r2, [r7, #24]
 800ca48:	68bb      	ldr	r3, [r7, #8]
 800ca4a:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800ca4c:	2300      	movs	r3, #0
}
 800ca4e:	4618      	mov	r0, r3
 800ca50:	3720      	adds	r7, #32
 800ca52:	46bd      	mov	sp, r7
 800ca54:	bd80      	pop	{r7, pc}
 800ca56:	bf00      	nop
 800ca58:	0801f6e0 	.word	0x0801f6e0
 800ca5c:	0801f8f8 	.word	0x0801f8f8
 800ca60:	0801f738 	.word	0x0801f738
 800ca64:	0801f918 	.word	0x0801f918
 800ca68:	0801f934 	.word	0x0801f934

0800ca6c <netconn_tcp_recvd_msg>:

#if LWIP_TCP
static err_t
netconn_tcp_recvd_msg(struct netconn *conn, size_t len, struct api_msg *msg)
{
 800ca6c:	b580      	push	{r7, lr}
 800ca6e:	b084      	sub	sp, #16
 800ca70:	af00      	add	r7, sp, #0
 800ca72:	60f8      	str	r0, [r7, #12]
 800ca74:	60b9      	str	r1, [r7, #8]
 800ca76:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d005      	beq.n	800ca8a <netconn_tcp_recvd_msg+0x1e>
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	781b      	ldrb	r3, [r3, #0]
 800ca82:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ca86:	2b10      	cmp	r3, #16
 800ca88:	d009      	beq.n	800ca9e <netconn_tcp_recvd_msg+0x32>
 800ca8a:	4b0c      	ldr	r3, [pc, #48]	; (800cabc <netconn_tcp_recvd_msg+0x50>)
 800ca8c:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 800ca90:	490b      	ldr	r1, [pc, #44]	; (800cac0 <netconn_tcp_recvd_msg+0x54>)
 800ca92:	480c      	ldr	r0, [pc, #48]	; (800cac4 <netconn_tcp_recvd_msg+0x58>)
 800ca94:	f00e f928 	bl	801ace8 <iprintf>
 800ca98:	f06f 030f 	mvn.w	r3, #15
 800ca9c:	e00a      	b.n	800cab4 <netconn_tcp_recvd_msg+0x48>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  msg->conn = conn;
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	68fa      	ldr	r2, [r7, #12]
 800caa2:	601a      	str	r2, [r3, #0]
  msg->msg.r.len = len;
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	68ba      	ldr	r2, [r7, #8]
 800caa8:	609a      	str	r2, [r3, #8]

  return netconn_apimsg(lwip_netconn_do_recv, msg);
 800caaa:	6879      	ldr	r1, [r7, #4]
 800caac:	4806      	ldr	r0, [pc, #24]	; (800cac8 <netconn_tcp_recvd_msg+0x5c>)
 800caae:	f7ff fe06 	bl	800c6be <netconn_apimsg>
 800cab2:	4603      	mov	r3, r0
}
 800cab4:	4618      	mov	r0, r3
 800cab6:	3710      	adds	r7, #16
 800cab8:	46bd      	mov	sp, r7
 800caba:	bd80      	pop	{r7, pc}
 800cabc:	0801f6e0 	.word	0x0801f6e0
 800cac0:	0801f940 	.word	0x0801f940
 800cac4:	0801f738 	.word	0x0801f738
 800cac8:	0800df59 	.word	0x0800df59

0800cacc <netconn_recv_data_tcp>:
  return err;
}

static err_t
netconn_recv_data_tcp(struct netconn *conn, struct pbuf **new_buf, u8_t apiflags)
{
 800cacc:	b580      	push	{r7, lr}
 800cace:	b090      	sub	sp, #64	; 0x40
 800cad0:	af00      	add	r7, sp, #0
 800cad2:	60f8      	str	r0, [r7, #12]
 800cad4:	60b9      	str	r1, [r7, #8]
 800cad6:	4613      	mov	r3, r2
 800cad8:	71fb      	strb	r3, [r7, #7]
  API_MSG_VAR_DECLARE(msg);
#if LWIP_MPU_COMPATIBLE
  msg = NULL;
#endif

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	3310      	adds	r3, #16
 800cade:	4618      	mov	r0, r3
 800cae0:	f00c ffbd 	bl	8019a5e <sys_mbox_valid>
 800cae4:	4603      	mov	r3, r0
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d102      	bne.n	800caf0 <netconn_recv_data_tcp+0x24>
    /* This only happens when calling this function more than once *after* receiving FIN */
    return ERR_CONN;
 800caea:	f06f 030a 	mvn.w	r3, #10
 800caee:	e06d      	b.n	800cbcc <netconn_recv_data_tcp+0x100>
  }
  if (netconn_is_flag_set(conn, NETCONN_FIN_RX_PENDING)) {
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	7f1b      	ldrb	r3, [r3, #28]
 800caf4:	b25b      	sxtb	r3, r3
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	da07      	bge.n	800cb0a <netconn_recv_data_tcp+0x3e>
    netconn_clear_flags(conn, NETCONN_FIN_RX_PENDING);
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	7f1b      	ldrb	r3, [r3, #28]
 800cafe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cb02:	b2da      	uxtb	r2, r3
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	771a      	strb	r2, [r3, #28]
    goto handle_fin;
 800cb08:	e039      	b.n	800cb7e <netconn_recv_data_tcp+0xb2>
    /* need to allocate API message here so empty message pool does not result in event loss
      * see bug #47512: MPU_COMPATIBLE may fail on empty pool */
    API_MSG_VAR_ALLOC(msg);
  }

  err = netconn_recv_data(conn, (void **)new_buf, apiflags);
 800cb0a:	79fb      	ldrb	r3, [r7, #7]
 800cb0c:	461a      	mov	r2, r3
 800cb0e:	68b9      	ldr	r1, [r7, #8]
 800cb10:	68f8      	ldr	r0, [r7, #12]
 800cb12:	f7ff fee3 	bl	800c8dc <netconn_recv_data>
 800cb16:	4603      	mov	r3, r0
 800cb18:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  if (err != ERR_OK) {
 800cb1c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d002      	beq.n	800cb2a <netconn_recv_data_tcp+0x5e>
    if (!(apiflags & NETCONN_NOAUTORCVD)) {
      API_MSG_VAR_FREE(msg);
    }
    return err;
 800cb24:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800cb28:	e050      	b.n	800cbcc <netconn_recv_data_tcp+0x100>
  }
  buf = *new_buf;
 800cb2a:	68bb      	ldr	r3, [r7, #8]
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (!(apiflags & NETCONN_NOAUTORCVD)) {
 800cb30:	79fb      	ldrb	r3, [r7, #7]
 800cb32:	f003 0308 	and.w	r3, r3, #8
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d10e      	bne.n	800cb58 <netconn_recv_data_tcp+0x8c>
    /* Let the stack know that we have taken the data. */
    u16_t len = buf ? buf->tot_len : 1;
 800cb3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d002      	beq.n	800cb46 <netconn_recv_data_tcp+0x7a>
 800cb40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb42:	891b      	ldrh	r3, [r3, #8]
 800cb44:	e000      	b.n	800cb48 <netconn_recv_data_tcp+0x7c>
 800cb46:	2301      	movs	r3, #1
 800cb48:	86fb      	strh	r3, [r7, #54]	; 0x36
    /* don't care for the return value of lwip_netconn_do_recv */
    /* @todo: this should really be fixed, e.g. by retrying in poll on error */
    netconn_tcp_recvd_msg(conn, len,  &API_VAR_REF(msg));
 800cb4a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800cb4c:	f107 0214 	add.w	r2, r7, #20
 800cb50:	4619      	mov	r1, r3
 800cb52:	68f8      	ldr	r0, [r7, #12]
 800cb54:	f7ff ff8a 	bl	800ca6c <netconn_tcp_recvd_msg>
    API_MSG_VAR_FREE(msg);
  }

  /* If we are closed, we indicate that we no longer wish to use the socket */
  if (buf == NULL) {
 800cb58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	d134      	bne.n	800cbc8 <netconn_recv_data_tcp+0xfc>
    if (apiflags & NETCONN_NOFIN) {
 800cb5e:	79fb      	ldrb	r3, [r7, #7]
 800cb60:	f003 0310 	and.w	r3, r3, #16
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d009      	beq.n	800cb7c <netconn_recv_data_tcp+0xb0>
      /* received a FIN but the caller cannot handle it right now:
         re-enqueue it and return "no data" */
      netconn_set_flags(conn, NETCONN_FIN_RX_PENDING);
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	7f1b      	ldrb	r3, [r3, #28]
 800cb6c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800cb70:	b2da      	uxtb	r2, r3
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	771a      	strb	r2, [r3, #28]
      return ERR_WOULDBLOCK;
 800cb76:	f06f 0306 	mvn.w	r3, #6
 800cb7a:	e027      	b.n	800cbcc <netconn_recv_data_tcp+0x100>
    } else {
handle_fin:
 800cb7c:	bf00      	nop
      API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d005      	beq.n	800cb92 <netconn_recv_data_tcp+0xc6>
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb8a:	2200      	movs	r2, #0
 800cb8c:	2101      	movs	r1, #1
 800cb8e:	68f8      	ldr	r0, [r7, #12]
 800cb90:	4798      	blx	r3
      if (conn->pcb.ip == NULL) {
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	685b      	ldr	r3, [r3, #4]
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d10f      	bne.n	800cbba <netconn_recv_data_tcp+0xee>
        /* race condition: RST during recv */
        err = netconn_err(conn);
 800cb9a:	68f8      	ldr	r0, [r7, #12]
 800cb9c:	f000 f8ff 	bl	800cd9e <netconn_err>
 800cba0:	4603      	mov	r3, r0
 800cba2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
        if (err != ERR_OK) {
 800cba6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d002      	beq.n	800cbb4 <netconn_recv_data_tcp+0xe8>
          return err;
 800cbae:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800cbb2:	e00b      	b.n	800cbcc <netconn_recv_data_tcp+0x100>
        }
        return ERR_RST;
 800cbb4:	f06f 030d 	mvn.w	r3, #13
 800cbb8:	e008      	b.n	800cbcc <netconn_recv_data_tcp+0x100>
      }
      /* RX side is closed, so deallocate the recvmbox */
      netconn_close_shutdown(conn, NETCONN_SHUT_RD);
 800cbba:	2101      	movs	r1, #1
 800cbbc:	68f8      	ldr	r0, [r7, #12]
 800cbbe:	f000 f8b1 	bl	800cd24 <netconn_close_shutdown>
      /* Don' store ERR_CLSD as conn->err since we are only half-closed */
      return ERR_CLSD;
 800cbc2:	f06f 030e 	mvn.w	r3, #14
 800cbc6:	e001      	b.n	800cbcc <netconn_recv_data_tcp+0x100>
    }
  }
  return err;
 800cbc8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800cbcc:	4618      	mov	r0, r3
 800cbce:	3740      	adds	r7, #64	; 0x40
 800cbd0:	46bd      	mov	sp, r7
 800cbd2:	bd80      	pop	{r7, pc}

0800cbd4 <netconn_recv>:
 * @return ERR_OK if data has been received, an error code otherwise (timeout,
 *                memory error or another error)
 */
err_t
netconn_recv(struct netconn *conn, struct netbuf **new_buf)
{
 800cbd4:	b580      	push	{r7, lr}
 800cbd6:	b086      	sub	sp, #24
 800cbd8:	af00      	add	r7, sp, #0
 800cbda:	6078      	str	r0, [r7, #4]
 800cbdc:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  struct netbuf *buf = NULL;
 800cbde:	2300      	movs	r3, #0
 800cbe0:	617b      	str	r3, [r7, #20]
  err_t err;
#endif /* LWIP_TCP */

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800cbe2:	683b      	ldr	r3, [r7, #0]
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d109      	bne.n	800cbfc <netconn_recv+0x28>
 800cbe8:	4b32      	ldr	r3, [pc, #200]	; (800ccb4 <netconn_recv+0xe0>)
 800cbea:	f240 3263 	movw	r2, #867	; 0x363
 800cbee:	4932      	ldr	r1, [pc, #200]	; (800ccb8 <netconn_recv+0xe4>)
 800cbf0:	4832      	ldr	r0, [pc, #200]	; (800ccbc <netconn_recv+0xe8>)
 800cbf2:	f00e f879 	bl	801ace8 <iprintf>
 800cbf6:	f06f 030f 	mvn.w	r3, #15
 800cbfa:	e056      	b.n	800ccaa <netconn_recv+0xd6>
  *new_buf = NULL;
 800cbfc:	683b      	ldr	r3, [r7, #0]
 800cbfe:	2200      	movs	r2, #0
 800cc00:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d109      	bne.n	800cc1c <netconn_recv+0x48>
 800cc08:	4b2a      	ldr	r3, [pc, #168]	; (800ccb4 <netconn_recv+0xe0>)
 800cc0a:	f240 3265 	movw	r2, #869	; 0x365
 800cc0e:	492c      	ldr	r1, [pc, #176]	; (800ccc0 <netconn_recv+0xec>)
 800cc10:	482a      	ldr	r0, [pc, #168]	; (800ccbc <netconn_recv+0xe8>)
 800cc12:	f00e f869 	bl	801ace8 <iprintf>
 800cc16:	f06f 030f 	mvn.w	r3, #15
 800cc1a:	e046      	b.n	800ccaa <netconn_recv+0xd6>

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	781b      	ldrb	r3, [r3, #0]
 800cc20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800cc24:	2b10      	cmp	r3, #16
 800cc26:	d13a      	bne.n	800cc9e <netconn_recv+0xca>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    struct pbuf *p = NULL;
 800cc28:	2300      	movs	r3, #0
 800cc2a:	60fb      	str	r3, [r7, #12]
    /* This is not a listening netconn, since recvmbox is set */

    buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800cc2c:	2006      	movs	r0, #6
 800cc2e:	f002 fb83 	bl	800f338 <memp_malloc>
 800cc32:	6178      	str	r0, [r7, #20]
    if (buf == NULL) {
 800cc34:	697b      	ldr	r3, [r7, #20]
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d102      	bne.n	800cc40 <netconn_recv+0x6c>
      return ERR_MEM;
 800cc3a:	f04f 33ff 	mov.w	r3, #4294967295
 800cc3e:	e034      	b.n	800ccaa <netconn_recv+0xd6>
    }

    err = netconn_recv_data_tcp(conn, &p, 0);
 800cc40:	f107 030c 	add.w	r3, r7, #12
 800cc44:	2200      	movs	r2, #0
 800cc46:	4619      	mov	r1, r3
 800cc48:	6878      	ldr	r0, [r7, #4]
 800cc4a:	f7ff ff3f 	bl	800cacc <netconn_recv_data_tcp>
 800cc4e:	4603      	mov	r3, r0
 800cc50:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 800cc52:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	d006      	beq.n	800cc68 <netconn_recv+0x94>
      memp_free(MEMP_NETBUF, buf);
 800cc5a:	6979      	ldr	r1, [r7, #20]
 800cc5c:	2006      	movs	r0, #6
 800cc5e:	f002 fbbd 	bl	800f3dc <memp_free>
      return err;
 800cc62:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800cc66:	e020      	b.n	800ccaa <netconn_recv+0xd6>
    }
    LWIP_ASSERT("p != NULL", p != NULL);
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d106      	bne.n	800cc7c <netconn_recv+0xa8>
 800cc6e:	4b11      	ldr	r3, [pc, #68]	; (800ccb4 <netconn_recv+0xe0>)
 800cc70:	f240 3279 	movw	r2, #889	; 0x379
 800cc74:	4913      	ldr	r1, [pc, #76]	; (800ccc4 <netconn_recv+0xf0>)
 800cc76:	4811      	ldr	r0, [pc, #68]	; (800ccbc <netconn_recv+0xe8>)
 800cc78:	f00e f836 	bl	801ace8 <iprintf>

    buf->p = p;
 800cc7c:	68fa      	ldr	r2, [r7, #12]
 800cc7e:	697b      	ldr	r3, [r7, #20]
 800cc80:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800cc82:	68fa      	ldr	r2, [r7, #12]
 800cc84:	697b      	ldr	r3, [r7, #20]
 800cc86:	605a      	str	r2, [r3, #4]
    buf->port = 0;
 800cc88:	697b      	ldr	r3, [r7, #20]
 800cc8a:	2200      	movs	r2, #0
 800cc8c:	819a      	strh	r2, [r3, #12]
    ip_addr_set_zero(&buf->addr);
 800cc8e:	697b      	ldr	r3, [r7, #20]
 800cc90:	2200      	movs	r2, #0
 800cc92:	609a      	str	r2, [r3, #8]
    *new_buf = buf;
 800cc94:	683b      	ldr	r3, [r7, #0]
 800cc96:	697a      	ldr	r2, [r7, #20]
 800cc98:	601a      	str	r2, [r3, #0]
    /* don't set conn->last_err: it's only ERR_OK, anyway */
    return ERR_OK;
 800cc9a:	2300      	movs	r3, #0
 800cc9c:	e005      	b.n	800ccaa <netconn_recv+0xd6>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
  {
#if (LWIP_UDP || LWIP_RAW)
    return netconn_recv_data(conn, (void **)new_buf, 0);
 800cc9e:	2200      	movs	r2, #0
 800cca0:	6839      	ldr	r1, [r7, #0]
 800cca2:	6878      	ldr	r0, [r7, #4]
 800cca4:	f7ff fe1a 	bl	800c8dc <netconn_recv_data>
 800cca8:	4603      	mov	r3, r0
#endif /* (LWIP_UDP || LWIP_RAW) */
  }
}
 800ccaa:	4618      	mov	r0, r3
 800ccac:	3718      	adds	r7, #24
 800ccae:	46bd      	mov	sp, r7
 800ccb0:	bd80      	pop	{r7, pc}
 800ccb2:	bf00      	nop
 800ccb4:	0801f6e0 	.word	0x0801f6e0
 800ccb8:	0801f8f8 	.word	0x0801f8f8
 800ccbc:	0801f738 	.word	0x0801f738
 800ccc0:	0801f918 	.word	0x0801f918
 800ccc4:	0801f990 	.word	0x0801f990

0800ccc8 <netconn_send>:
 * @param buf a netbuf containing the data to send
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_send(struct netconn *conn, struct netbuf *buf)
{
 800ccc8:	b580      	push	{r7, lr}
 800ccca:	b08c      	sub	sp, #48	; 0x30
 800cccc:	af00      	add	r7, sp, #0
 800ccce:	6078      	str	r0, [r7, #4]
 800ccd0:	6039      	str	r1, [r7, #0]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_send: invalid conn",  (conn != NULL), return ERR_ARG;);
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	2b00      	cmp	r3, #0
 800ccd6:	d109      	bne.n	800ccec <netconn_send+0x24>
 800ccd8:	4b0e      	ldr	r3, [pc, #56]	; (800cd14 <netconn_send+0x4c>)
 800ccda:	f240 32b2 	movw	r2, #946	; 0x3b2
 800ccde:	490e      	ldr	r1, [pc, #56]	; (800cd18 <netconn_send+0x50>)
 800cce0:	480e      	ldr	r0, [pc, #56]	; (800cd1c <netconn_send+0x54>)
 800cce2:	f00e f801 	bl	801ace8 <iprintf>
 800cce6:	f06f 030f 	mvn.w	r3, #15
 800ccea:	e00e      	b.n	800cd0a <netconn_send+0x42>

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_send: sending %"U16_F" bytes\n", buf->p->tot_len));

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	60fb      	str	r3, [r7, #12]
  API_MSG_VAR_REF(msg).msg.b = buf;
 800ccf0:	683b      	ldr	r3, [r7, #0]
 800ccf2:	617b      	str	r3, [r7, #20]
  err = netconn_apimsg(lwip_netconn_do_send, &API_MSG_VAR_REF(msg));
 800ccf4:	f107 030c 	add.w	r3, r7, #12
 800ccf8:	4619      	mov	r1, r3
 800ccfa:	4809      	ldr	r0, [pc, #36]	; (800cd20 <netconn_send+0x58>)
 800ccfc:	f7ff fcdf 	bl	800c6be <netconn_apimsg>
 800cd00:	4603      	mov	r3, r0
 800cd02:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800cd06:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800cd0a:	4618      	mov	r0, r3
 800cd0c:	3730      	adds	r7, #48	; 0x30
 800cd0e:	46bd      	mov	sp, r7
 800cd10:	bd80      	pop	{r7, pc}
 800cd12:	bf00      	nop
 800cd14:	0801f6e0 	.word	0x0801f6e0
 800cd18:	0801f99c 	.word	0x0801f99c
 800cd1c:	0801f738 	.word	0x0801f738
 800cd20:	0800debd 	.word	0x0800debd

0800cd24 <netconn_close_shutdown>:
 * @param how fully close or only shutdown one side?
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
static err_t
netconn_close_shutdown(struct netconn *conn, u8_t how)
{
 800cd24:	b580      	push	{r7, lr}
 800cd26:	b08c      	sub	sp, #48	; 0x30
 800cd28:	af00      	add	r7, sp, #0
 800cd2a:	6078      	str	r0, [r7, #4]
 800cd2c:	460b      	mov	r3, r1
 800cd2e:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  LWIP_UNUSED_ARG(how);

  LWIP_ERROR("netconn_close: invalid conn",  (conn != NULL), return ERR_ARG;);
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	d109      	bne.n	800cd4a <netconn_close_shutdown+0x26>
 800cd36:	4b0f      	ldr	r3, [pc, #60]	; (800cd74 <netconn_close_shutdown+0x50>)
 800cd38:	f240 4247 	movw	r2, #1095	; 0x447
 800cd3c:	490e      	ldr	r1, [pc, #56]	; (800cd78 <netconn_close_shutdown+0x54>)
 800cd3e:	480f      	ldr	r0, [pc, #60]	; (800cd7c <netconn_close_shutdown+0x58>)
 800cd40:	f00d ffd2 	bl	801ace8 <iprintf>
 800cd44:	f06f 030f 	mvn.w	r3, #15
 800cd48:	e010      	b.n	800cd6c <netconn_close_shutdown+0x48>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	60fb      	str	r3, [r7, #12]
#if LWIP_TCP
  /* shutting down both ends is the same as closing */
  API_MSG_VAR_REF(msg).msg.sd.shut = how;
 800cd4e:	78fb      	ldrb	r3, [r7, #3]
 800cd50:	753b      	strb	r3, [r7, #20]
#if LWIP_SO_SNDTIMEO || LWIP_SO_LINGER
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800cd52:	2329      	movs	r3, #41	; 0x29
 800cd54:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#endif /* LWIP_TCP */
  err = netconn_apimsg(lwip_netconn_do_close, &API_MSG_VAR_REF(msg));
 800cd56:	f107 030c 	add.w	r3, r7, #12
 800cd5a:	4619      	mov	r1, r3
 800cd5c:	4808      	ldr	r0, [pc, #32]	; (800cd80 <netconn_close_shutdown+0x5c>)
 800cd5e:	f7ff fcae 	bl	800c6be <netconn_apimsg>
 800cd62:	4603      	mov	r3, r0
 800cd64:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800cd68:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800cd6c:	4618      	mov	r0, r3
 800cd6e:	3730      	adds	r7, #48	; 0x30
 800cd70:	46bd      	mov	sp, r7
 800cd72:	bd80      	pop	{r7, pc}
 800cd74:	0801f6e0 	.word	0x0801f6e0
 800cd78:	0801fa1c 	.word	0x0801fa1c
 800cd7c:	0801f738 	.word	0x0801f738
 800cd80:	0800e35d 	.word	0x0800e35d

0800cd84 <netconn_close>:
 * @param conn the TCP netconn to close
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
err_t
netconn_close(struct netconn *conn)
{
 800cd84:	b580      	push	{r7, lr}
 800cd86:	b082      	sub	sp, #8
 800cd88:	af00      	add	r7, sp, #0
 800cd8a:	6078      	str	r0, [r7, #4]
  /* shutting down both ends is the same as closing */
  return netconn_close_shutdown(conn, NETCONN_SHUT_RDWR);
 800cd8c:	2103      	movs	r1, #3
 800cd8e:	6878      	ldr	r0, [r7, #4]
 800cd90:	f7ff ffc8 	bl	800cd24 <netconn_close_shutdown>
 800cd94:	4603      	mov	r3, r0
}
 800cd96:	4618      	mov	r0, r3
 800cd98:	3708      	adds	r7, #8
 800cd9a:	46bd      	mov	sp, r7
 800cd9c:	bd80      	pop	{r7, pc}

0800cd9e <netconn_err>:
 * @param conn the netconn to get the error from
 * @return and pending error or ERR_OK if no error was pending
 */
err_t
netconn_err(struct netconn *conn)
{
 800cd9e:	b580      	push	{r7, lr}
 800cda0:	b084      	sub	sp, #16
 800cda2:	af00      	add	r7, sp, #0
 800cda4:	6078      	str	r0, [r7, #4]
  err_t err;
  SYS_ARCH_DECL_PROTECT(lev);
  if (conn == NULL) {
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d101      	bne.n	800cdb0 <netconn_err+0x12>
    return ERR_OK;
 800cdac:	2300      	movs	r3, #0
 800cdae:	e00d      	b.n	800cdcc <netconn_err+0x2e>
  }
  SYS_ARCH_PROTECT(lev);
 800cdb0:	f00c ff70 	bl	8019c94 <sys_arch_protect>
 800cdb4:	60f8      	str	r0, [r7, #12]
  err = conn->pending_err;
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	7a1b      	ldrb	r3, [r3, #8]
 800cdba:	72fb      	strb	r3, [r7, #11]
  conn->pending_err = ERR_OK;
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	2200      	movs	r2, #0
 800cdc0:	721a      	strb	r2, [r3, #8]
  SYS_ARCH_UNPROTECT(lev);
 800cdc2:	68f8      	ldr	r0, [r7, #12]
 800cdc4:	f00c ff74 	bl	8019cb0 <sys_arch_unprotect>
  return err;
 800cdc8:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800cdcc:	4618      	mov	r0, r3
 800cdce:	3710      	adds	r7, #16
 800cdd0:	46bd      	mov	sp, r7
 800cdd2:	bd80      	pop	{r7, pc}

0800cdd4 <lwip_netconn_err_to_msg>:
const u8_t netconn_closed = 0;

/** Translate an error to a unique void* passed via an mbox */
static void *
lwip_netconn_err_to_msg(err_t err)
{
 800cdd4:	b580      	push	{r7, lr}
 800cdd6:	b082      	sub	sp, #8
 800cdd8:	af00      	add	r7, sp, #0
 800cdda:	4603      	mov	r3, r0
 800cddc:	71fb      	strb	r3, [r7, #7]
  switch (err) {
 800cdde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cde2:	f113 0f0e 	cmn.w	r3, #14
 800cde6:	d008      	beq.n	800cdfa <lwip_netconn_err_to_msg+0x26>
 800cde8:	f113 0f0d 	cmn.w	r3, #13
 800cdec:	d003      	beq.n	800cdf6 <lwip_netconn_err_to_msg+0x22>
 800cdee:	f113 0f0f 	cmn.w	r3, #15
 800cdf2:	d004      	beq.n	800cdfe <lwip_netconn_err_to_msg+0x2a>
 800cdf4:	e005      	b.n	800ce02 <lwip_netconn_err_to_msg+0x2e>
    case ERR_ABRT:
      return LWIP_CONST_CAST(void *, &netconn_aborted);
 800cdf6:	4b0a      	ldr	r3, [pc, #40]	; (800ce20 <lwip_netconn_err_to_msg+0x4c>)
 800cdf8:	e00e      	b.n	800ce18 <lwip_netconn_err_to_msg+0x44>
    case ERR_RST:
      return LWIP_CONST_CAST(void *, &netconn_reset);
 800cdfa:	4b0a      	ldr	r3, [pc, #40]	; (800ce24 <lwip_netconn_err_to_msg+0x50>)
 800cdfc:	e00c      	b.n	800ce18 <lwip_netconn_err_to_msg+0x44>
    case ERR_CLSD:
      return LWIP_CONST_CAST(void *, &netconn_closed);
 800cdfe:	4b0a      	ldr	r3, [pc, #40]	; (800ce28 <lwip_netconn_err_to_msg+0x54>)
 800ce00:	e00a      	b.n	800ce18 <lwip_netconn_err_to_msg+0x44>
    default:
      LWIP_ASSERT("unhandled error", err == ERR_OK);
 800ce02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d005      	beq.n	800ce16 <lwip_netconn_err_to_msg+0x42>
 800ce0a:	4b08      	ldr	r3, [pc, #32]	; (800ce2c <lwip_netconn_err_to_msg+0x58>)
 800ce0c:	227d      	movs	r2, #125	; 0x7d
 800ce0e:	4908      	ldr	r1, [pc, #32]	; (800ce30 <lwip_netconn_err_to_msg+0x5c>)
 800ce10:	4808      	ldr	r0, [pc, #32]	; (800ce34 <lwip_netconn_err_to_msg+0x60>)
 800ce12:	f00d ff69 	bl	801ace8 <iprintf>
      return NULL;
 800ce16:	2300      	movs	r3, #0
  }
}
 800ce18:	4618      	mov	r0, r3
 800ce1a:	3708      	adds	r7, #8
 800ce1c:	46bd      	mov	sp, r7
 800ce1e:	bd80      	pop	{r7, pc}
 800ce20:	080243c8 	.word	0x080243c8
 800ce24:	080243c9 	.word	0x080243c9
 800ce28:	080243ca 	.word	0x080243ca
 800ce2c:	0801fa38 	.word	0x0801fa38
 800ce30:	0801fa6c 	.word	0x0801fa6c
 800ce34:	0801fa7c 	.word	0x0801fa7c

0800ce38 <lwip_netconn_is_err_msg>:

int
lwip_netconn_is_err_msg(void *msg, err_t *err)
{
 800ce38:	b580      	push	{r7, lr}
 800ce3a:	b082      	sub	sp, #8
 800ce3c:	af00      	add	r7, sp, #0
 800ce3e:	6078      	str	r0, [r7, #4]
 800ce40:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("err != NULL", err != NULL);
 800ce42:	683b      	ldr	r3, [r7, #0]
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d105      	bne.n	800ce54 <lwip_netconn_is_err_msg+0x1c>
 800ce48:	4b12      	ldr	r3, [pc, #72]	; (800ce94 <lwip_netconn_is_err_msg+0x5c>)
 800ce4a:	2285      	movs	r2, #133	; 0x85
 800ce4c:	4912      	ldr	r1, [pc, #72]	; (800ce98 <lwip_netconn_is_err_msg+0x60>)
 800ce4e:	4813      	ldr	r0, [pc, #76]	; (800ce9c <lwip_netconn_is_err_msg+0x64>)
 800ce50:	f00d ff4a 	bl	801ace8 <iprintf>

  if (msg == &netconn_aborted) {
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	4a12      	ldr	r2, [pc, #72]	; (800cea0 <lwip_netconn_is_err_msg+0x68>)
 800ce58:	4293      	cmp	r3, r2
 800ce5a:	d104      	bne.n	800ce66 <lwip_netconn_is_err_msg+0x2e>
    *err = ERR_ABRT;
 800ce5c:	683b      	ldr	r3, [r7, #0]
 800ce5e:	22f3      	movs	r2, #243	; 0xf3
 800ce60:	701a      	strb	r2, [r3, #0]
    return 1;
 800ce62:	2301      	movs	r3, #1
 800ce64:	e012      	b.n	800ce8c <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_reset) {
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	4a0e      	ldr	r2, [pc, #56]	; (800cea4 <lwip_netconn_is_err_msg+0x6c>)
 800ce6a:	4293      	cmp	r3, r2
 800ce6c:	d104      	bne.n	800ce78 <lwip_netconn_is_err_msg+0x40>
    *err = ERR_RST;
 800ce6e:	683b      	ldr	r3, [r7, #0]
 800ce70:	22f2      	movs	r2, #242	; 0xf2
 800ce72:	701a      	strb	r2, [r3, #0]
    return 1;
 800ce74:	2301      	movs	r3, #1
 800ce76:	e009      	b.n	800ce8c <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_closed) {
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	4a0b      	ldr	r2, [pc, #44]	; (800cea8 <lwip_netconn_is_err_msg+0x70>)
 800ce7c:	4293      	cmp	r3, r2
 800ce7e:	d104      	bne.n	800ce8a <lwip_netconn_is_err_msg+0x52>
    *err = ERR_CLSD;
 800ce80:	683b      	ldr	r3, [r7, #0]
 800ce82:	22f1      	movs	r2, #241	; 0xf1
 800ce84:	701a      	strb	r2, [r3, #0]
    return 1;
 800ce86:	2301      	movs	r3, #1
 800ce88:	e000      	b.n	800ce8c <lwip_netconn_is_err_msg+0x54>
  }
  return 0;
 800ce8a:	2300      	movs	r3, #0
}
 800ce8c:	4618      	mov	r0, r3
 800ce8e:	3708      	adds	r7, #8
 800ce90:	46bd      	mov	sp, r7
 800ce92:	bd80      	pop	{r7, pc}
 800ce94:	0801fa38 	.word	0x0801fa38
 800ce98:	0801faa4 	.word	0x0801faa4
 800ce9c:	0801fa7c 	.word	0x0801fa7c
 800cea0:	080243c8 	.word	0x080243c8
 800cea4:	080243c9 	.word	0x080243c9
 800cea8:	080243ca 	.word	0x080243ca

0800ceac <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
         const ip_addr_t *addr, u16_t port)
{
 800ceac:	b580      	push	{r7, lr}
 800ceae:	b088      	sub	sp, #32
 800ceb0:	af00      	add	r7, sp, #0
 800ceb2:	60f8      	str	r0, [r7, #12]
 800ceb4:	60b9      	str	r1, [r7, #8]
 800ceb6:	607a      	str	r2, [r7, #4]
 800ceb8:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 800ceba:	68bb      	ldr	r3, [r7, #8]
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d105      	bne.n	800cecc <recv_udp+0x20>
 800cec0:	4b34      	ldr	r3, [pc, #208]	; (800cf94 <recv_udp+0xe8>)
 800cec2:	22e5      	movs	r2, #229	; 0xe5
 800cec4:	4934      	ldr	r1, [pc, #208]	; (800cf98 <recv_udp+0xec>)
 800cec6:	4835      	ldr	r0, [pc, #212]	; (800cf9c <recv_udp+0xf0>)
 800cec8:	f00d ff0e 	bl	801ace8 <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d105      	bne.n	800cede <recv_udp+0x32>
 800ced2:	4b30      	ldr	r3, [pc, #192]	; (800cf94 <recv_udp+0xe8>)
 800ced4:	22e6      	movs	r2, #230	; 0xe6
 800ced6:	4932      	ldr	r1, [pc, #200]	; (800cfa0 <recv_udp+0xf4>)
 800ced8:	4830      	ldr	r0, [pc, #192]	; (800cf9c <recv_udp+0xf0>)
 800ceda:	f00d ff05 	bl	801ace8 <iprintf>
  conn = (struct netconn *)arg;
 800cede:	68fb      	ldr	r3, [r7, #12]
 800cee0:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800cee2:	69fb      	ldr	r3, [r7, #28]
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d103      	bne.n	800cef0 <recv_udp+0x44>
    pbuf_free(p);
 800cee8:	6878      	ldr	r0, [r7, #4]
 800ceea:	f003 f89f 	bl	801002c <pbuf_free>
    return;
 800ceee:	e04d      	b.n	800cf8c <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 800cef0:	69fb      	ldr	r3, [r7, #28]
 800cef2:	685b      	ldr	r3, [r3, #4]
 800cef4:	68ba      	ldr	r2, [r7, #8]
 800cef6:	429a      	cmp	r2, r3
 800cef8:	d005      	beq.n	800cf06 <recv_udp+0x5a>
 800cefa:	4b26      	ldr	r3, [pc, #152]	; (800cf94 <recv_udp+0xe8>)
 800cefc:	22ee      	movs	r2, #238	; 0xee
 800cefe:	4929      	ldr	r1, [pc, #164]	; (800cfa4 <recv_udp+0xf8>)
 800cf00:	4826      	ldr	r0, [pc, #152]	; (800cf9c <recv_udp+0xf0>)
 800cf02:	f00d fef1 	bl	801ace8 <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800cf06:	69fb      	ldr	r3, [r7, #28]
 800cf08:	3310      	adds	r3, #16
 800cf0a:	4618      	mov	r0, r3
 800cf0c:	f00c fda7 	bl	8019a5e <sys_mbox_valid>
 800cf10:	4603      	mov	r3, r0
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d103      	bne.n	800cf1e <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 800cf16:	6878      	ldr	r0, [r7, #4]
 800cf18:	f003 f888 	bl	801002c <pbuf_free>
    return;
 800cf1c:	e036      	b.n	800cf8c <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800cf1e:	2006      	movs	r0, #6
 800cf20:	f002 fa0a 	bl	800f338 <memp_malloc>
 800cf24:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 800cf26:	69bb      	ldr	r3, [r7, #24]
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	d103      	bne.n	800cf34 <recv_udp+0x88>
    pbuf_free(p);
 800cf2c:	6878      	ldr	r0, [r7, #4]
 800cf2e:	f003 f87d 	bl	801002c <pbuf_free>
    return;
 800cf32:	e02b      	b.n	800cf8c <recv_udp+0xe0>
  } else {
    buf->p = p;
 800cf34:	69bb      	ldr	r3, [r7, #24]
 800cf36:	687a      	ldr	r2, [r7, #4]
 800cf38:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800cf3a:	69bb      	ldr	r3, [r7, #24]
 800cf3c:	687a      	ldr	r2, [r7, #4]
 800cf3e:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 800cf40:	683b      	ldr	r3, [r7, #0]
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d002      	beq.n	800cf4c <recv_udp+0xa0>
 800cf46:	683b      	ldr	r3, [r7, #0]
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	e000      	b.n	800cf4e <recv_udp+0xa2>
 800cf4c:	2300      	movs	r3, #0
 800cf4e:	69ba      	ldr	r2, [r7, #24]
 800cf50:	6093      	str	r3, [r2, #8]
    buf->port = port;
 800cf52:	69bb      	ldr	r3, [r7, #24]
 800cf54:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800cf56:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	891b      	ldrh	r3, [r3, #8]
 800cf5c:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 800cf5e:	69fb      	ldr	r3, [r7, #28]
 800cf60:	3310      	adds	r3, #16
 800cf62:	69b9      	ldr	r1, [r7, #24]
 800cf64:	4618      	mov	r0, r3
 800cf66:	f00c fd05 	bl	8019974 <sys_mbox_trypost>
 800cf6a:	4603      	mov	r3, r0
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d003      	beq.n	800cf78 <recv_udp+0xcc>
    netbuf_delete(buf);
 800cf70:	69b8      	ldr	r0, [r7, #24]
 800cf72:	f001 fa93 	bl	800e49c <netbuf_delete>
    return;
 800cf76:	e009      	b.n	800cf8c <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800cf78:	69fb      	ldr	r3, [r7, #28]
 800cf7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d005      	beq.n	800cf8c <recv_udp+0xe0>
 800cf80:	69fb      	ldr	r3, [r7, #28]
 800cf82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf84:	8afa      	ldrh	r2, [r7, #22]
 800cf86:	2100      	movs	r1, #0
 800cf88:	69f8      	ldr	r0, [r7, #28]
 800cf8a:	4798      	blx	r3
  }
}
 800cf8c:	3720      	adds	r7, #32
 800cf8e:	46bd      	mov	sp, r7
 800cf90:	bd80      	pop	{r7, pc}
 800cf92:	bf00      	nop
 800cf94:	0801fa38 	.word	0x0801fa38
 800cf98:	0801fab0 	.word	0x0801fab0
 800cf9c:	0801fa7c 	.word	0x0801fa7c
 800cfa0:	0801fad4 	.word	0x0801fad4
 800cfa4:	0801faf4 	.word	0x0801faf4

0800cfa8 <recv_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.recv) for parameters and return value
 */
static err_t
recv_tcp(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800cfa8:	b580      	push	{r7, lr}
 800cfaa:	b088      	sub	sp, #32
 800cfac:	af00      	add	r7, sp, #0
 800cfae:	60f8      	str	r0, [r7, #12]
 800cfb0:	60b9      	str	r1, [r7, #8]
 800cfb2:	607a      	str	r2, [r7, #4]
 800cfb4:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  u16_t len;
  void *msg;

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("recv_tcp must have a pcb argument", pcb != NULL);
 800cfb6:	68bb      	ldr	r3, [r7, #8]
 800cfb8:	2b00      	cmp	r3, #0
 800cfba:	d106      	bne.n	800cfca <recv_tcp+0x22>
 800cfbc:	4b36      	ldr	r3, [pc, #216]	; (800d098 <recv_tcp+0xf0>)
 800cfbe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800cfc2:	4936      	ldr	r1, [pc, #216]	; (800d09c <recv_tcp+0xf4>)
 800cfc4:	4836      	ldr	r0, [pc, #216]	; (800d0a0 <recv_tcp+0xf8>)
 800cfc6:	f00d fe8f 	bl	801ace8 <iprintf>
  LWIP_ASSERT("recv_tcp must have an argument", arg != NULL);
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d106      	bne.n	800cfde <recv_tcp+0x36>
 800cfd0:	4b31      	ldr	r3, [pc, #196]	; (800d098 <recv_tcp+0xf0>)
 800cfd2:	f240 122d 	movw	r2, #301	; 0x12d
 800cfd6:	4933      	ldr	r1, [pc, #204]	; (800d0a4 <recv_tcp+0xfc>)
 800cfd8:	4831      	ldr	r0, [pc, #196]	; (800d0a0 <recv_tcp+0xf8>)
 800cfda:	f00d fe85 	bl	801ace8 <iprintf>
  LWIP_ASSERT("err != ERR_OK unhandled", err == ERR_OK);
 800cfde:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d006      	beq.n	800cff4 <recv_tcp+0x4c>
 800cfe6:	4b2c      	ldr	r3, [pc, #176]	; (800d098 <recv_tcp+0xf0>)
 800cfe8:	f44f 7297 	mov.w	r2, #302	; 0x12e
 800cfec:	492e      	ldr	r1, [pc, #184]	; (800d0a8 <recv_tcp+0x100>)
 800cfee:	482c      	ldr	r0, [pc, #176]	; (800d0a0 <recv_tcp+0xf8>)
 800cff0:	f00d fe7a 	bl	801ace8 <iprintf>
  LWIP_UNUSED_ARG(err); /* for LWIP_NOASSERT */
  conn = (struct netconn *)arg;
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	617b      	str	r3, [r7, #20]

  if (conn == NULL) {
 800cff8:	697b      	ldr	r3, [r7, #20]
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d102      	bne.n	800d004 <recv_tcp+0x5c>
    return ERR_VAL;
 800cffe:	f06f 0305 	mvn.w	r3, #5
 800d002:	e045      	b.n	800d090 <recv_tcp+0xe8>
  }
  LWIP_ASSERT("recv_tcp: recv for wrong pcb!", conn->pcb.tcp == pcb);
 800d004:	697b      	ldr	r3, [r7, #20]
 800d006:	685b      	ldr	r3, [r3, #4]
 800d008:	68ba      	ldr	r2, [r7, #8]
 800d00a:	429a      	cmp	r2, r3
 800d00c:	d006      	beq.n	800d01c <recv_tcp+0x74>
 800d00e:	4b22      	ldr	r3, [pc, #136]	; (800d098 <recv_tcp+0xf0>)
 800d010:	f240 1235 	movw	r2, #309	; 0x135
 800d014:	4925      	ldr	r1, [pc, #148]	; (800d0ac <recv_tcp+0x104>)
 800d016:	4822      	ldr	r0, [pc, #136]	; (800d0a0 <recv_tcp+0xf8>)
 800d018:	f00d fe66 	bl	801ace8 <iprintf>

  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800d01c:	697b      	ldr	r3, [r7, #20]
 800d01e:	3310      	adds	r3, #16
 800d020:	4618      	mov	r0, r3
 800d022:	f00c fd1c 	bl	8019a5e <sys_mbox_valid>
 800d026:	4603      	mov	r3, r0
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d10d      	bne.n	800d048 <recv_tcp+0xa0>
    /* recvmbox already deleted */
    if (p != NULL) {
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d008      	beq.n	800d044 <recv_tcp+0x9c>
      tcp_recved(pcb, p->tot_len);
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	891b      	ldrh	r3, [r3, #8]
 800d036:	4619      	mov	r1, r3
 800d038:	68b8      	ldr	r0, [r7, #8]
 800d03a:	f003 fe53 	bl	8010ce4 <tcp_recved>
      pbuf_free(p);
 800d03e:	6878      	ldr	r0, [r7, #4]
 800d040:	f002 fff4 	bl	801002c <pbuf_free>
    }
    return ERR_OK;
 800d044:	2300      	movs	r3, #0
 800d046:	e023      	b.n	800d090 <recv_tcp+0xe8>
  }
  /* Unlike for UDP or RAW pcbs, don't check for available space
     using recv_avail since that could break the connection
     (data is already ACKed) */

  if (p != NULL) {
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d005      	beq.n	800d05a <recv_tcp+0xb2>
    msg = p;
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	61bb      	str	r3, [r7, #24]
    len = p->tot_len;
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	891b      	ldrh	r3, [r3, #8]
 800d056:	83fb      	strh	r3, [r7, #30]
 800d058:	e003      	b.n	800d062 <recv_tcp+0xba>
  } else {
    msg = LWIP_CONST_CAST(void *, &netconn_closed);
 800d05a:	4b15      	ldr	r3, [pc, #84]	; (800d0b0 <recv_tcp+0x108>)
 800d05c:	61bb      	str	r3, [r7, #24]
    len = 0;
 800d05e:	2300      	movs	r3, #0
 800d060:	83fb      	strh	r3, [r7, #30]
  }

  if (sys_mbox_trypost(&conn->recvmbox, msg) != ERR_OK) {
 800d062:	697b      	ldr	r3, [r7, #20]
 800d064:	3310      	adds	r3, #16
 800d066:	69b9      	ldr	r1, [r7, #24]
 800d068:	4618      	mov	r0, r3
 800d06a:	f00c fc83 	bl	8019974 <sys_mbox_trypost>
 800d06e:	4603      	mov	r3, r0
 800d070:	2b00      	cmp	r3, #0
 800d072:	d002      	beq.n	800d07a <recv_tcp+0xd2>
    /* don't deallocate p: it is presented to us later again from tcp_fasttmr! */
    return ERR_MEM;
 800d074:	f04f 33ff 	mov.w	r3, #4294967295
 800d078:	e00a      	b.n	800d090 <recv_tcp+0xe8>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800d07a:	697b      	ldr	r3, [r7, #20]
 800d07c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d005      	beq.n	800d08e <recv_tcp+0xe6>
 800d082:	697b      	ldr	r3, [r7, #20]
 800d084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d086:	8bfa      	ldrh	r2, [r7, #30]
 800d088:	2100      	movs	r1, #0
 800d08a:	6978      	ldr	r0, [r7, #20]
 800d08c:	4798      	blx	r3
  }

  return ERR_OK;
 800d08e:	2300      	movs	r3, #0
}
 800d090:	4618      	mov	r0, r3
 800d092:	3720      	adds	r7, #32
 800d094:	46bd      	mov	sp, r7
 800d096:	bd80      	pop	{r7, pc}
 800d098:	0801fa38 	.word	0x0801fa38
 800d09c:	0801fb14 	.word	0x0801fb14
 800d0a0:	0801fa7c 	.word	0x0801fa7c
 800d0a4:	0801fb38 	.word	0x0801fb38
 800d0a8:	0801fb58 	.word	0x0801fb58
 800d0ac:	0801fb70 	.word	0x0801fb70
 800d0b0:	080243ca 	.word	0x080243ca

0800d0b4 <poll_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.poll) for parameters and return value
 */
static err_t
poll_tcp(void *arg, struct tcp_pcb *pcb)
{
 800d0b4:	b580      	push	{r7, lr}
 800d0b6:	b084      	sub	sp, #16
 800d0b8:	af00      	add	r7, sp, #0
 800d0ba:	6078      	str	r0, [r7, #4]
 800d0bc:	6039      	str	r1, [r7, #0]
  struct netconn *conn = (struct netconn *)arg;
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	60fb      	str	r3, [r7, #12]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	d106      	bne.n	800d0d6 <poll_tcp+0x22>
 800d0c8:	4b29      	ldr	r3, [pc, #164]	; (800d170 <poll_tcp+0xbc>)
 800d0ca:	f44f 72b5 	mov.w	r2, #362	; 0x16a
 800d0ce:	4929      	ldr	r1, [pc, #164]	; (800d174 <poll_tcp+0xc0>)
 800d0d0:	4829      	ldr	r0, [pc, #164]	; (800d178 <poll_tcp+0xc4>)
 800d0d2:	f00d fe09 	bl	801ace8 <iprintf>

  if (conn->state == NETCONN_WRITE) {
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	785b      	ldrb	r3, [r3, #1]
 800d0da:	2b01      	cmp	r3, #1
 800d0dc:	d104      	bne.n	800d0e8 <poll_tcp+0x34>
    lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800d0de:	2101      	movs	r1, #1
 800d0e0:	68f8      	ldr	r0, [r7, #12]
 800d0e2:	f000 ff6f 	bl	800dfc4 <lwip_netconn_do_writemore>
 800d0e6:	e016      	b.n	800d116 <poll_tcp+0x62>
  } else if (conn->state == NETCONN_CLOSE) {
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	785b      	ldrb	r3, [r3, #1]
 800d0ec:	2b04      	cmp	r3, #4
 800d0ee:	d112      	bne.n	800d116 <poll_tcp+0x62>
#if !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER
    if (conn->current_msg && conn->current_msg->msg.sd.polls_left) {
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	6a1b      	ldr	r3, [r3, #32]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d00a      	beq.n	800d10e <poll_tcp+0x5a>
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	6a1b      	ldr	r3, [r3, #32]
 800d0fc:	7a5b      	ldrb	r3, [r3, #9]
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	d005      	beq.n	800d10e <poll_tcp+0x5a>
      conn->current_msg->msg.sd.polls_left--;
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	6a1b      	ldr	r3, [r3, #32]
 800d106:	7a5a      	ldrb	r2, [r3, #9]
 800d108:	3a01      	subs	r2, #1
 800d10a:	b2d2      	uxtb	r2, r2
 800d10c:	725a      	strb	r2, [r3, #9]
    }
#endif /* !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER */
    lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800d10e:	2101      	movs	r1, #1
 800d110:	68f8      	ldr	r0, [r7, #12]
 800d112:	f000 fb3b 	bl	800d78c <lwip_netconn_do_close_internal>
  }
  /* @todo: implement connect timeout here? */

  /* Did a nonblocking write fail before? Then check available write-space. */
  if (conn->flags & NETCONN_FLAG_CHECK_WRITESPACE) {
 800d116:	68fb      	ldr	r3, [r7, #12]
 800d118:	7f1b      	ldrb	r3, [r3, #28]
 800d11a:	f003 0310 	and.w	r3, r3, #16
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d021      	beq.n	800d166 <poll_tcp+0xb2>
    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800d122:	68fb      	ldr	r3, [r7, #12]
 800d124:	685b      	ldr	r3, [r3, #4]
 800d126:	2b00      	cmp	r3, #0
 800d128:	d01d      	beq.n	800d166 <poll_tcp+0xb2>
 800d12a:	68fb      	ldr	r3, [r7, #12]
 800d12c:	685b      	ldr	r3, [r3, #4]
 800d12e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800d132:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800d136:	d316      	bcc.n	800d166 <poll_tcp+0xb2>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	685b      	ldr	r3, [r3, #4]
 800d13c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800d140:	2b04      	cmp	r3, #4
 800d142:	d810      	bhi.n	800d166 <poll_tcp+0xb2>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	7f1b      	ldrb	r3, [r3, #28]
 800d148:	f023 0310 	bic.w	r3, r3, #16
 800d14c:	b2da      	uxtb	r2, r3
 800d14e:	68fb      	ldr	r3, [r7, #12]
 800d150:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d156:	2b00      	cmp	r3, #0
 800d158:	d005      	beq.n	800d166 <poll_tcp+0xb2>
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d15e:	2200      	movs	r2, #0
 800d160:	2102      	movs	r1, #2
 800d162:	68f8      	ldr	r0, [r7, #12]
 800d164:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800d166:	2300      	movs	r3, #0
}
 800d168:	4618      	mov	r0, r3
 800d16a:	3710      	adds	r7, #16
 800d16c:	46bd      	mov	sp, r7
 800d16e:	bd80      	pop	{r7, pc}
 800d170:	0801fa38 	.word	0x0801fa38
 800d174:	0801fb90 	.word	0x0801fb90
 800d178:	0801fa7c 	.word	0x0801fa7c

0800d17c <sent_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.sent) for parameters and return value
 */
static err_t
sent_tcp(void *arg, struct tcp_pcb *pcb, u16_t len)
{
 800d17c:	b580      	push	{r7, lr}
 800d17e:	b086      	sub	sp, #24
 800d180:	af00      	add	r7, sp, #0
 800d182:	60f8      	str	r0, [r7, #12]
 800d184:	60b9      	str	r1, [r7, #8]
 800d186:	4613      	mov	r3, r2
 800d188:	80fb      	strh	r3, [r7, #6]
  struct netconn *conn = (struct netconn *)arg;
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	617b      	str	r3, [r7, #20]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800d18e:	697b      	ldr	r3, [r7, #20]
 800d190:	2b00      	cmp	r3, #0
 800d192:	d106      	bne.n	800d1a2 <sent_tcp+0x26>
 800d194:	4b20      	ldr	r3, [pc, #128]	; (800d218 <sent_tcp+0x9c>)
 800d196:	f240 1293 	movw	r2, #403	; 0x193
 800d19a:	4920      	ldr	r1, [pc, #128]	; (800d21c <sent_tcp+0xa0>)
 800d19c:	4820      	ldr	r0, [pc, #128]	; (800d220 <sent_tcp+0xa4>)
 800d19e:	f00d fda3 	bl	801ace8 <iprintf>

  if (conn) {
 800d1a2:	697b      	ldr	r3, [r7, #20]
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d032      	beq.n	800d20e <sent_tcp+0x92>
    if (conn->state == NETCONN_WRITE) {
 800d1a8:	697b      	ldr	r3, [r7, #20]
 800d1aa:	785b      	ldrb	r3, [r3, #1]
 800d1ac:	2b01      	cmp	r3, #1
 800d1ae:	d104      	bne.n	800d1ba <sent_tcp+0x3e>
      lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800d1b0:	2101      	movs	r1, #1
 800d1b2:	6978      	ldr	r0, [r7, #20]
 800d1b4:	f000 ff06 	bl	800dfc4 <lwip_netconn_do_writemore>
 800d1b8:	e007      	b.n	800d1ca <sent_tcp+0x4e>
    } else if (conn->state == NETCONN_CLOSE) {
 800d1ba:	697b      	ldr	r3, [r7, #20]
 800d1bc:	785b      	ldrb	r3, [r3, #1]
 800d1be:	2b04      	cmp	r3, #4
 800d1c0:	d103      	bne.n	800d1ca <sent_tcp+0x4e>
      lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800d1c2:	2101      	movs	r1, #1
 800d1c4:	6978      	ldr	r0, [r7, #20]
 800d1c6:	f000 fae1 	bl	800d78c <lwip_netconn_do_close_internal>
    }

    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800d1ca:	697b      	ldr	r3, [r7, #20]
 800d1cc:	685b      	ldr	r3, [r3, #4]
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	d01d      	beq.n	800d20e <sent_tcp+0x92>
 800d1d2:	697b      	ldr	r3, [r7, #20]
 800d1d4:	685b      	ldr	r3, [r3, #4]
 800d1d6:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800d1da:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800d1de:	d316      	bcc.n	800d20e <sent_tcp+0x92>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800d1e0:	697b      	ldr	r3, [r7, #20]
 800d1e2:	685b      	ldr	r3, [r3, #4]
 800d1e4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800d1e8:	2b04      	cmp	r3, #4
 800d1ea:	d810      	bhi.n	800d20e <sent_tcp+0x92>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800d1ec:	697b      	ldr	r3, [r7, #20]
 800d1ee:	7f1b      	ldrb	r3, [r3, #28]
 800d1f0:	f023 0310 	bic.w	r3, r3, #16
 800d1f4:	b2da      	uxtb	r2, r3
 800d1f6:	697b      	ldr	r3, [r7, #20]
 800d1f8:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, len);
 800d1fa:	697b      	ldr	r3, [r7, #20]
 800d1fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d005      	beq.n	800d20e <sent_tcp+0x92>
 800d202:	697b      	ldr	r3, [r7, #20]
 800d204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d206:	88fa      	ldrh	r2, [r7, #6]
 800d208:	2102      	movs	r1, #2
 800d20a:	6978      	ldr	r0, [r7, #20]
 800d20c:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800d20e:	2300      	movs	r3, #0
}
 800d210:	4618      	mov	r0, r3
 800d212:	3718      	adds	r7, #24
 800d214:	46bd      	mov	sp, r7
 800d216:	bd80      	pop	{r7, pc}
 800d218:	0801fa38 	.word	0x0801fa38
 800d21c:	0801fb90 	.word	0x0801fb90
 800d220:	0801fa7c 	.word	0x0801fa7c

0800d224 <err_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.err) for parameters
 */
static void
err_tcp(void *arg, err_t err)
{
 800d224:	b580      	push	{r7, lr}
 800d226:	b088      	sub	sp, #32
 800d228:	af00      	add	r7, sp, #0
 800d22a:	6078      	str	r0, [r7, #4]
 800d22c:	460b      	mov	r3, r1
 800d22e:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  enum netconn_state old_state;
  void *mbox_msg;
  SYS_ARCH_DECL_PROTECT(lev);

  conn = (struct netconn *)arg;
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	61fb      	str	r3, [r7, #28]
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800d234:	69fb      	ldr	r3, [r7, #28]
 800d236:	2b00      	cmp	r3, #0
 800d238:	d106      	bne.n	800d248 <err_tcp+0x24>
 800d23a:	4b5f      	ldr	r3, [pc, #380]	; (800d3b8 <err_tcp+0x194>)
 800d23c:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 800d240:	495e      	ldr	r1, [pc, #376]	; (800d3bc <err_tcp+0x198>)
 800d242:	485f      	ldr	r0, [pc, #380]	; (800d3c0 <err_tcp+0x19c>)
 800d244:	f00d fd50 	bl	801ace8 <iprintf>

  SYS_ARCH_PROTECT(lev);
 800d248:	f00c fd24 	bl	8019c94 <sys_arch_protect>
 800d24c:	61b8      	str	r0, [r7, #24]

  /* when err is called, the pcb is deallocated, so delete the reference */
  conn->pcb.tcp = NULL;
 800d24e:	69fb      	ldr	r3, [r7, #28]
 800d250:	2200      	movs	r2, #0
 800d252:	605a      	str	r2, [r3, #4]
  /* store pending error */
  conn->pending_err = err;
 800d254:	69fb      	ldr	r3, [r7, #28]
 800d256:	78fa      	ldrb	r2, [r7, #3]
 800d258:	721a      	strb	r2, [r3, #8]
  /* prevent application threads from blocking on 'recvmbox'/'acceptmbox' */
  conn->flags |= NETCONN_FLAG_MBOXCLOSED;
 800d25a:	69fb      	ldr	r3, [r7, #28]
 800d25c:	7f1b      	ldrb	r3, [r3, #28]
 800d25e:	f043 0301 	orr.w	r3, r3, #1
 800d262:	b2da      	uxtb	r2, r3
 800d264:	69fb      	ldr	r3, [r7, #28]
 800d266:	771a      	strb	r2, [r3, #28]

  /* reset conn->state now before waking up other threads */
  old_state = conn->state;
 800d268:	69fb      	ldr	r3, [r7, #28]
 800d26a:	785b      	ldrb	r3, [r3, #1]
 800d26c:	75fb      	strb	r3, [r7, #23]
  conn->state = NETCONN_NONE;
 800d26e:	69fb      	ldr	r3, [r7, #28]
 800d270:	2200      	movs	r2, #0
 800d272:	705a      	strb	r2, [r3, #1]

  SYS_ARCH_UNPROTECT(lev);
 800d274:	69b8      	ldr	r0, [r7, #24]
 800d276:	f00c fd1b 	bl	8019cb0 <sys_arch_unprotect>

  /* Notify the user layer about a connection error. Used to signal select. */
  API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800d27a:	69fb      	ldr	r3, [r7, #28]
 800d27c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d005      	beq.n	800d28e <err_tcp+0x6a>
 800d282:	69fb      	ldr	r3, [r7, #28]
 800d284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d286:	2200      	movs	r2, #0
 800d288:	2104      	movs	r1, #4
 800d28a:	69f8      	ldr	r0, [r7, #28]
 800d28c:	4798      	blx	r3
  /* Try to release selects pending on 'read' or 'write', too.
     They will get an error if they actually try to read or write. */
  API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800d28e:	69fb      	ldr	r3, [r7, #28]
 800d290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d292:	2b00      	cmp	r3, #0
 800d294:	d005      	beq.n	800d2a2 <err_tcp+0x7e>
 800d296:	69fb      	ldr	r3, [r7, #28]
 800d298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d29a:	2200      	movs	r2, #0
 800d29c:	2100      	movs	r1, #0
 800d29e:	69f8      	ldr	r0, [r7, #28]
 800d2a0:	4798      	blx	r3
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800d2a2:	69fb      	ldr	r3, [r7, #28]
 800d2a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d2a6:	2b00      	cmp	r3, #0
 800d2a8:	d005      	beq.n	800d2b6 <err_tcp+0x92>
 800d2aa:	69fb      	ldr	r3, [r7, #28]
 800d2ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d2ae:	2200      	movs	r2, #0
 800d2b0:	2102      	movs	r1, #2
 800d2b2:	69f8      	ldr	r0, [r7, #28]
 800d2b4:	4798      	blx	r3

  mbox_msg = lwip_netconn_err_to_msg(err);
 800d2b6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d2ba:	4618      	mov	r0, r3
 800d2bc:	f7ff fd8a 	bl	800cdd4 <lwip_netconn_err_to_msg>
 800d2c0:	6138      	str	r0, [r7, #16]
  /* pass error message to recvmbox to wake up pending recv */
  if (NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800d2c2:	69fb      	ldr	r3, [r7, #28]
 800d2c4:	3310      	adds	r3, #16
 800d2c6:	4618      	mov	r0, r3
 800d2c8:	f00c fbc9 	bl	8019a5e <sys_mbox_valid>
 800d2cc:	4603      	mov	r3, r0
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d005      	beq.n	800d2de <err_tcp+0xba>
    /* use trypost to prevent deadlock */
    sys_mbox_trypost(&conn->recvmbox, mbox_msg);
 800d2d2:	69fb      	ldr	r3, [r7, #28]
 800d2d4:	3310      	adds	r3, #16
 800d2d6:	6939      	ldr	r1, [r7, #16]
 800d2d8:	4618      	mov	r0, r3
 800d2da:	f00c fb4b 	bl	8019974 <sys_mbox_trypost>
  }
  /* pass error message to acceptmbox to wake up pending accept */
  if (NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 800d2de:	69fb      	ldr	r3, [r7, #28]
 800d2e0:	3314      	adds	r3, #20
 800d2e2:	4618      	mov	r0, r3
 800d2e4:	f00c fbbb 	bl	8019a5e <sys_mbox_valid>
 800d2e8:	4603      	mov	r3, r0
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	d005      	beq.n	800d2fa <err_tcp+0xd6>
    /* use trypost to preven deadlock */
    sys_mbox_trypost(&conn->acceptmbox, mbox_msg);
 800d2ee:	69fb      	ldr	r3, [r7, #28]
 800d2f0:	3314      	adds	r3, #20
 800d2f2:	6939      	ldr	r1, [r7, #16]
 800d2f4:	4618      	mov	r0, r3
 800d2f6:	f00c fb3d 	bl	8019974 <sys_mbox_trypost>
  }

  if ((old_state == NETCONN_WRITE) || (old_state == NETCONN_CLOSE) ||
 800d2fa:	7dfb      	ldrb	r3, [r7, #23]
 800d2fc:	2b01      	cmp	r3, #1
 800d2fe:	d005      	beq.n	800d30c <err_tcp+0xe8>
 800d300:	7dfb      	ldrb	r3, [r7, #23]
 800d302:	2b04      	cmp	r3, #4
 800d304:	d002      	beq.n	800d30c <err_tcp+0xe8>
 800d306:	7dfb      	ldrb	r3, [r7, #23]
 800d308:	2b03      	cmp	r3, #3
 800d30a:	d143      	bne.n	800d394 <err_tcp+0x170>
      (old_state == NETCONN_CONNECT)) {
    /* calling lwip_netconn_do_writemore/lwip_netconn_do_close_internal is not necessary
       since the pcb has already been deleted! */
    int was_nonblocking_connect = IN_NONBLOCKING_CONNECT(conn);
 800d30c:	69fb      	ldr	r3, [r7, #28]
 800d30e:	7f1b      	ldrb	r3, [r3, #28]
 800d310:	f003 0304 	and.w	r3, r3, #4
 800d314:	2b00      	cmp	r3, #0
 800d316:	bf14      	ite	ne
 800d318:	2301      	movne	r3, #1
 800d31a:	2300      	moveq	r3, #0
 800d31c:	b2db      	uxtb	r3, r3
 800d31e:	60fb      	str	r3, [r7, #12]
    SET_NONBLOCKING_CONNECT(conn, 0);
 800d320:	69fb      	ldr	r3, [r7, #28]
 800d322:	7f1b      	ldrb	r3, [r3, #28]
 800d324:	f023 0304 	bic.w	r3, r3, #4
 800d328:	b2da      	uxtb	r2, r3
 800d32a:	69fb      	ldr	r3, [r7, #28]
 800d32c:	771a      	strb	r2, [r3, #28]

    if (!was_nonblocking_connect) {
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	2b00      	cmp	r3, #0
 800d332:	d13b      	bne.n	800d3ac <err_tcp+0x188>
      sys_sem_t *op_completed_sem;
      /* set error return code */
      LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800d334:	69fb      	ldr	r3, [r7, #28]
 800d336:	6a1b      	ldr	r3, [r3, #32]
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d106      	bne.n	800d34a <err_tcp+0x126>
 800d33c:	4b1e      	ldr	r3, [pc, #120]	; (800d3b8 <err_tcp+0x194>)
 800d33e:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 800d342:	4920      	ldr	r1, [pc, #128]	; (800d3c4 <err_tcp+0x1a0>)
 800d344:	481e      	ldr	r0, [pc, #120]	; (800d3c0 <err_tcp+0x19c>)
 800d346:	f00d fccf 	bl	801ace8 <iprintf>
      if (old_state == NETCONN_CLOSE) {
 800d34a:	7dfb      	ldrb	r3, [r7, #23]
 800d34c:	2b04      	cmp	r3, #4
 800d34e:	d104      	bne.n	800d35a <err_tcp+0x136>
        /* let close succeed: the connection is closed after all... */
        conn->current_msg->err = ERR_OK;
 800d350:	69fb      	ldr	r3, [r7, #28]
 800d352:	6a1b      	ldr	r3, [r3, #32]
 800d354:	2200      	movs	r2, #0
 800d356:	711a      	strb	r2, [r3, #4]
 800d358:	e003      	b.n	800d362 <err_tcp+0x13e>
      } else {
        /* Write and connect fail */
        conn->current_msg->err = err;
 800d35a:	69fb      	ldr	r3, [r7, #28]
 800d35c:	6a1b      	ldr	r3, [r3, #32]
 800d35e:	78fa      	ldrb	r2, [r7, #3]
 800d360:	711a      	strb	r2, [r3, #4]
      }
      op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800d362:	69fb      	ldr	r3, [r7, #28]
 800d364:	6a1b      	ldr	r3, [r3, #32]
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	330c      	adds	r3, #12
 800d36a:	60bb      	str	r3, [r7, #8]
      LWIP_ASSERT("inavlid op_completed_sem", sys_sem_valid(op_completed_sem));
 800d36c:	68b8      	ldr	r0, [r7, #8]
 800d36e:	f00c fc07 	bl	8019b80 <sys_sem_valid>
 800d372:	4603      	mov	r3, r0
 800d374:	2b00      	cmp	r3, #0
 800d376:	d106      	bne.n	800d386 <err_tcp+0x162>
 800d378:	4b0f      	ldr	r3, [pc, #60]	; (800d3b8 <err_tcp+0x194>)
 800d37a:	f240 12ef 	movw	r2, #495	; 0x1ef
 800d37e:	4912      	ldr	r1, [pc, #72]	; (800d3c8 <err_tcp+0x1a4>)
 800d380:	480f      	ldr	r0, [pc, #60]	; (800d3c0 <err_tcp+0x19c>)
 800d382:	f00d fcb1 	bl	801ace8 <iprintf>
      conn->current_msg = NULL;
 800d386:	69fb      	ldr	r3, [r7, #28]
 800d388:	2200      	movs	r2, #0
 800d38a:	621a      	str	r2, [r3, #32]
      /* wake up the waiting task */
      sys_sem_signal(op_completed_sem);
 800d38c:	68b8      	ldr	r0, [r7, #8]
 800d38e:	f00c fbdd 	bl	8019b4c <sys_sem_signal>
      (old_state == NETCONN_CONNECT)) {
 800d392:	e00b      	b.n	800d3ac <err_tcp+0x188>
    } else {
      /* @todo: test what happens for error on nonblocking connect */
    }
  } else {
    LWIP_ASSERT("conn->current_msg == NULL", conn->current_msg == NULL);
 800d394:	69fb      	ldr	r3, [r7, #28]
 800d396:	6a1b      	ldr	r3, [r3, #32]
 800d398:	2b00      	cmp	r3, #0
 800d39a:	d008      	beq.n	800d3ae <err_tcp+0x18a>
 800d39c:	4b06      	ldr	r3, [pc, #24]	; (800d3b8 <err_tcp+0x194>)
 800d39e:	f240 12f7 	movw	r2, #503	; 0x1f7
 800d3a2:	490a      	ldr	r1, [pc, #40]	; (800d3cc <err_tcp+0x1a8>)
 800d3a4:	4806      	ldr	r0, [pc, #24]	; (800d3c0 <err_tcp+0x19c>)
 800d3a6:	f00d fc9f 	bl	801ace8 <iprintf>
  }
}
 800d3aa:	e000      	b.n	800d3ae <err_tcp+0x18a>
      (old_state == NETCONN_CONNECT)) {
 800d3ac:	bf00      	nop
}
 800d3ae:	bf00      	nop
 800d3b0:	3720      	adds	r7, #32
 800d3b2:	46bd      	mov	sp, r7
 800d3b4:	bd80      	pop	{r7, pc}
 800d3b6:	bf00      	nop
 800d3b8:	0801fa38 	.word	0x0801fa38
 800d3bc:	0801fb90 	.word	0x0801fb90
 800d3c0:	0801fa7c 	.word	0x0801fa7c
 800d3c4:	0801fba0 	.word	0x0801fba0
 800d3c8:	0801fbbc 	.word	0x0801fbbc
 800d3cc:	0801fbd8 	.word	0x0801fbd8

0800d3d0 <setup_tcp>:
 *
 * @param conn the TCP netconn to setup
 */
static void
setup_tcp(struct netconn *conn)
{
 800d3d0:	b580      	push	{r7, lr}
 800d3d2:	b084      	sub	sp, #16
 800d3d4:	af00      	add	r7, sp, #0
 800d3d6:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *pcb;

  pcb = conn->pcb.tcp;
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	685b      	ldr	r3, [r3, #4]
 800d3dc:	60fb      	str	r3, [r7, #12]
  tcp_arg(pcb, conn);
 800d3de:	6879      	ldr	r1, [r7, #4]
 800d3e0:	68f8      	ldr	r0, [r7, #12]
 800d3e2:	f004 fc59 	bl	8011c98 <tcp_arg>
  tcp_recv(pcb, recv_tcp);
 800d3e6:	490a      	ldr	r1, [pc, #40]	; (800d410 <setup_tcp+0x40>)
 800d3e8:	68f8      	ldr	r0, [r7, #12]
 800d3ea:	f004 fc67 	bl	8011cbc <tcp_recv>
  tcp_sent(pcb, sent_tcp);
 800d3ee:	4909      	ldr	r1, [pc, #36]	; (800d414 <setup_tcp+0x44>)
 800d3f0:	68f8      	ldr	r0, [r7, #12]
 800d3f2:	f004 fc85 	bl	8011d00 <tcp_sent>
  tcp_poll(pcb, poll_tcp, NETCONN_TCP_POLL_INTERVAL);
 800d3f6:	2202      	movs	r2, #2
 800d3f8:	4907      	ldr	r1, [pc, #28]	; (800d418 <setup_tcp+0x48>)
 800d3fa:	68f8      	ldr	r0, [r7, #12]
 800d3fc:	f004 fcdc 	bl	8011db8 <tcp_poll>
  tcp_err(pcb, err_tcp);
 800d400:	4906      	ldr	r1, [pc, #24]	; (800d41c <setup_tcp+0x4c>)
 800d402:	68f8      	ldr	r0, [r7, #12]
 800d404:	f004 fc9e 	bl	8011d44 <tcp_err>
}
 800d408:	bf00      	nop
 800d40a:	3710      	adds	r7, #16
 800d40c:	46bd      	mov	sp, r7
 800d40e:	bd80      	pop	{r7, pc}
 800d410:	0800cfa9 	.word	0x0800cfa9
 800d414:	0800d17d 	.word	0x0800d17d
 800d418:	0800d0b5 	.word	0x0800d0b5
 800d41c:	0800d225 	.word	0x0800d225

0800d420 <pcb_new>:
 *
 * @param msg the api_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 800d420:	b590      	push	{r4, r7, lr}
 800d422:	b085      	sub	sp, #20
 800d424:	af00      	add	r7, sp, #0
 800d426:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 800d428:	2300      	movs	r3, #0
 800d42a:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	685b      	ldr	r3, [r3, #4]
 800d432:	2b00      	cmp	r3, #0
 800d434:	d006      	beq.n	800d444 <pcb_new+0x24>
 800d436:	4b2b      	ldr	r3, [pc, #172]	; (800d4e4 <pcb_new+0xc4>)
 800d438:	f240 2265 	movw	r2, #613	; 0x265
 800d43c:	492a      	ldr	r1, [pc, #168]	; (800d4e8 <pcb_new+0xc8>)
 800d43e:	482b      	ldr	r0, [pc, #172]	; (800d4ec <pcb_new+0xcc>)
 800d440:	f00d fc52 	bl	801ace8 <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif

  /* Allocate a PCB for this connection */
  switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	781b      	ldrb	r3, [r3, #0]
 800d44a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d44e:	2b10      	cmp	r3, #16
 800d450:	d022      	beq.n	800d498 <pcb_new+0x78>
 800d452:	2b20      	cmp	r3, #32
 800d454:	d133      	bne.n	800d4be <pcb_new+0x9e>
      }
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      msg->conn->pcb.udp = udp_new_ip_type(iptype);
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	681c      	ldr	r4, [r3, #0]
 800d45a:	7bfb      	ldrb	r3, [r7, #15]
 800d45c:	4618      	mov	r0, r3
 800d45e:	f009 ff5e 	bl	801731e <udp_new_ip_type>
 800d462:	4603      	mov	r3, r0
 800d464:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.udp != NULL) {
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	685b      	ldr	r3, [r3, #4]
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	d02a      	beq.n	800d4c6 <pcb_new+0xa6>
#if LWIP_UDPLITE
        if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
        }
#endif /* LWIP_UDPLITE */
        if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	781b      	ldrb	r3, [r3, #0]
 800d476:	2b22      	cmp	r3, #34	; 0x22
 800d478:	d104      	bne.n	800d484 <pcb_new+0x64>
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	685b      	ldr	r3, [r3, #4]
 800d480:	2201      	movs	r2, #1
 800d482:	741a      	strb	r2, [r3, #16]
        }
        udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	6858      	ldr	r0, [r3, #4]
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	681b      	ldr	r3, [r3, #0]
 800d48e:	461a      	mov	r2, r3
 800d490:	4917      	ldr	r1, [pc, #92]	; (800d4f0 <pcb_new+0xd0>)
 800d492:	f009 fecb 	bl	801722c <udp_recv>
      }
      break;
 800d496:	e016      	b.n	800d4c6 <pcb_new+0xa6>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      msg->conn->pcb.tcp = tcp_new_ip_type(iptype);
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	681c      	ldr	r4, [r3, #0]
 800d49c:	7bfb      	ldrb	r3, [r7, #15]
 800d49e:	4618      	mov	r0, r3
 800d4a0:	f004 fbec 	bl	8011c7c <tcp_new_ip_type>
 800d4a4:	4603      	mov	r3, r0
 800d4a6:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.tcp != NULL) {
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	685b      	ldr	r3, [r3, #4]
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d00b      	beq.n	800d4ca <pcb_new+0xaa>
        setup_tcp(msg->conn);
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	4618      	mov	r0, r3
 800d4b8:	f7ff ff8a 	bl	800d3d0 <setup_tcp>
      }
      break;
 800d4bc:	e005      	b.n	800d4ca <pcb_new+0xaa>
#endif /* LWIP_TCP */
    default:
      /* Unsupported netconn type, e.g. protocol disabled */
      msg->err = ERR_VAL;
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	22fa      	movs	r2, #250	; 0xfa
 800d4c2:	711a      	strb	r2, [r3, #4]
      return;
 800d4c4:	e00a      	b.n	800d4dc <pcb_new+0xbc>
      break;
 800d4c6:	bf00      	nop
 800d4c8:	e000      	b.n	800d4cc <pcb_new+0xac>
      break;
 800d4ca:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	685b      	ldr	r3, [r3, #4]
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d102      	bne.n	800d4dc <pcb_new+0xbc>
    msg->err = ERR_MEM;
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	22ff      	movs	r2, #255	; 0xff
 800d4da:	711a      	strb	r2, [r3, #4]
  }
}
 800d4dc:	3714      	adds	r7, #20
 800d4de:	46bd      	mov	sp, r7
 800d4e0:	bd90      	pop	{r4, r7, pc}
 800d4e2:	bf00      	nop
 800d4e4:	0801fa38 	.word	0x0801fa38
 800d4e8:	0801fc1c 	.word	0x0801fc1c
 800d4ec:	0801fa7c 	.word	0x0801fa7c
 800d4f0:	0800cead 	.word	0x0800cead

0800d4f4 <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 800d4f4:	b580      	push	{r7, lr}
 800d4f6:	b084      	sub	sp, #16
 800d4f8:	af00      	add	r7, sp, #0
 800d4fa:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	2200      	movs	r2, #0
 800d504:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 800d506:	68fb      	ldr	r3, [r7, #12]
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	685b      	ldr	r3, [r3, #4]
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d102      	bne.n	800d516 <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 800d510:	68f8      	ldr	r0, [r7, #12]
 800d512:	f7ff ff85 	bl	800d420 <pcb_new>
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
}
 800d516:	bf00      	nop
 800d518:	3710      	adds	r7, #16
 800d51a:	46bd      	mov	sp, r7
 800d51c:	bd80      	pop	{r7, pc}
	...

0800d520 <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 800d520:	b580      	push	{r7, lr}
 800d522:	b086      	sub	sp, #24
 800d524:	af00      	add	r7, sp, #0
 800d526:	4603      	mov	r3, r0
 800d528:	6039      	str	r1, [r7, #0]
 800d52a:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;
  u8_t init_flags = 0;
 800d52c:	2300      	movs	r3, #0
 800d52e:	74fb      	strb	r3, [r7, #19]

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 800d530:	2007      	movs	r0, #7
 800d532:	f001 ff01 	bl	800f338 <memp_malloc>
 800d536:	60f8      	str	r0, [r7, #12]
  if (conn == NULL) {
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d101      	bne.n	800d542 <netconn_alloc+0x22>
    return NULL;
 800d53e:	2300      	movs	r3, #0
 800d540:	e052      	b.n	800d5e8 <netconn_alloc+0xc8>
  }

  conn->pending_err = ERR_OK;
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	2200      	movs	r2, #0
 800d546:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	79fa      	ldrb	r2, [r7, #7]
 800d54c:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	2200      	movs	r2, #0
 800d552:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch (NETCONNTYPE_GROUP(t)) {
 800d554:	79fb      	ldrb	r3, [r7, #7]
 800d556:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d55a:	2b10      	cmp	r3, #16
 800d55c:	d004      	beq.n	800d568 <netconn_alloc+0x48>
 800d55e:	2b20      	cmp	r3, #32
 800d560:	d105      	bne.n	800d56e <netconn_alloc+0x4e>
      size = DEFAULT_RAW_RECVMBOX_SIZE;
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      size = DEFAULT_UDP_RECVMBOX_SIZE;
 800d562:	2306      	movs	r3, #6
 800d564:	617b      	str	r3, [r7, #20]
#if LWIP_NETBUF_RECVINFO
      init_flags |= NETCONN_FLAG_PKTINFO;
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 800d566:	e00a      	b.n	800d57e <netconn_alloc+0x5e>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      size = DEFAULT_TCP_RECVMBOX_SIZE;
 800d568:	2306      	movs	r3, #6
 800d56a:	617b      	str	r3, [r7, #20]
      break;
 800d56c:	e007      	b.n	800d57e <netconn_alloc+0x5e>
#endif /* LWIP_TCP */
    default:
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 800d56e:	4b20      	ldr	r3, [pc, #128]	; (800d5f0 <netconn_alloc+0xd0>)
 800d570:	f240 22e5 	movw	r2, #741	; 0x2e5
 800d574:	491f      	ldr	r1, [pc, #124]	; (800d5f4 <netconn_alloc+0xd4>)
 800d576:	4820      	ldr	r0, [pc, #128]	; (800d5f8 <netconn_alloc+0xd8>)
 800d578:	f00d fbb6 	bl	801ace8 <iprintf>
      goto free_and_return;
 800d57c:	e02f      	b.n	800d5de <netconn_alloc+0xbe>
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	3310      	adds	r3, #16
 800d582:	6979      	ldr	r1, [r7, #20]
 800d584:	4618      	mov	r0, r3
 800d586:	f00c f9c1 	bl	801990c <sys_mbox_new>
 800d58a:	4603      	mov	r3, r0
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d125      	bne.n	800d5dc <netconn_alloc+0xbc>
    goto free_and_return;
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 800d590:	68fb      	ldr	r3, [r7, #12]
 800d592:	330c      	adds	r3, #12
 800d594:	2100      	movs	r1, #0
 800d596:	4618      	mov	r0, r3
 800d598:	f00c fa7f 	bl	8019a9a <sys_sem_new>
 800d59c:	4603      	mov	r3, r0
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d005      	beq.n	800d5ae <netconn_alloc+0x8e>
    sys_mbox_free(&conn->recvmbox);
 800d5a2:	68fb      	ldr	r3, [r7, #12]
 800d5a4:	3310      	adds	r3, #16
 800d5a6:	4618      	mov	r0, r3
 800d5a8:	f00c f9d2 	bl	8019950 <sys_mbox_free>
    goto free_and_return;
 800d5ac:	e017      	b.n	800d5de <netconn_alloc+0xbe>
  }
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	3314      	adds	r3, #20
 800d5b2:	4618      	mov	r0, r3
 800d5b4:	f00c fa64 	bl	8019a80 <sys_mbox_set_invalid>
#endif
  conn->state        = NETCONN_NONE;
 800d5b8:	68fb      	ldr	r3, [r7, #12]
 800d5ba:	2200      	movs	r2, #0
 800d5bc:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 800d5be:	68fb      	ldr	r3, [r7, #12]
 800d5c0:	f04f 32ff 	mov.w	r2, #4294967295
 800d5c4:	619a      	str	r2, [r3, #24]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 800d5c6:	68fb      	ldr	r3, [r7, #12]
 800d5c8:	683a      	ldr	r2, [r7, #0]
 800d5ca:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_TCP
  conn->current_msg  = NULL;
 800d5cc:	68fb      	ldr	r3, [r7, #12]
 800d5ce:	2200      	movs	r2, #0
 800d5d0:	621a      	str	r2, [r3, #32]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = init_flags;
 800d5d2:	68fb      	ldr	r3, [r7, #12]
 800d5d4:	7cfa      	ldrb	r2, [r7, #19]
 800d5d6:	771a      	strb	r2, [r3, #28]
  return conn;
 800d5d8:	68fb      	ldr	r3, [r7, #12]
 800d5da:	e005      	b.n	800d5e8 <netconn_alloc+0xc8>
    goto free_and_return;
 800d5dc:	bf00      	nop
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 800d5de:	68f9      	ldr	r1, [r7, #12]
 800d5e0:	2007      	movs	r0, #7
 800d5e2:	f001 fefb 	bl	800f3dc <memp_free>
  return NULL;
 800d5e6:	2300      	movs	r3, #0
}
 800d5e8:	4618      	mov	r0, r3
 800d5ea:	3718      	adds	r7, #24
 800d5ec:	46bd      	mov	sp, r7
 800d5ee:	bd80      	pop	{r7, pc}
 800d5f0:	0801fa38 	.word	0x0801fa38
 800d5f4:	0801fc3c 	.word	0x0801fc3c
 800d5f8:	0801fa7c 	.word	0x0801fa7c

0800d5fc <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 800d5fc:	b580      	push	{r7, lr}
 800d5fe:	b082      	sub	sp, #8
 800d600:	af00      	add	r7, sp, #0
 800d602:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	685b      	ldr	r3, [r3, #4]
 800d608:	2b00      	cmp	r3, #0
 800d60a:	d006      	beq.n	800d61a <netconn_free+0x1e>
 800d60c:	4b1b      	ldr	r3, [pc, #108]	; (800d67c <netconn_free+0x80>)
 800d60e:	f44f 7247 	mov.w	r2, #796	; 0x31c
 800d612:	491b      	ldr	r1, [pc, #108]	; (800d680 <netconn_free+0x84>)
 800d614:	481b      	ldr	r0, [pc, #108]	; (800d684 <netconn_free+0x88>)
 800d616:	f00d fb67 	bl	801ace8 <iprintf>
#if LWIP_NETCONN_FULLDUPLEX
  /* in fullduplex, netconn is drained here */
  netconn_drain(conn);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	3310      	adds	r3, #16
 800d61e:	4618      	mov	r0, r3
 800d620:	f00c fa1d 	bl	8019a5e <sys_mbox_valid>
 800d624:	4603      	mov	r3, r0
 800d626:	2b00      	cmp	r3, #0
 800d628:	d006      	beq.n	800d638 <netconn_free+0x3c>
 800d62a:	4b14      	ldr	r3, [pc, #80]	; (800d67c <netconn_free+0x80>)
 800d62c:	f44f 7249 	mov.w	r2, #804	; 0x324
 800d630:	4915      	ldr	r1, [pc, #84]	; (800d688 <netconn_free+0x8c>)
 800d632:	4814      	ldr	r0, [pc, #80]	; (800d684 <netconn_free+0x88>)
 800d634:	f00d fb58 	bl	801ace8 <iprintf>
              !sys_mbox_valid(&conn->recvmbox));
#if LWIP_TCP
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	3314      	adds	r3, #20
 800d63c:	4618      	mov	r0, r3
 800d63e:	f00c fa0e 	bl	8019a5e <sys_mbox_valid>
 800d642:	4603      	mov	r3, r0
 800d644:	2b00      	cmp	r3, #0
 800d646:	d006      	beq.n	800d656 <netconn_free+0x5a>
 800d648:	4b0c      	ldr	r3, [pc, #48]	; (800d67c <netconn_free+0x80>)
 800d64a:	f240 3227 	movw	r2, #807	; 0x327
 800d64e:	490f      	ldr	r1, [pc, #60]	; (800d68c <netconn_free+0x90>)
 800d650:	480c      	ldr	r0, [pc, #48]	; (800d684 <netconn_free+0x88>)
 800d652:	f00d fb49 	bl	801ace8 <iprintf>
              !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	330c      	adds	r3, #12
 800d65a:	4618      	mov	r0, r3
 800d65c:	f00c fa83 	bl	8019b66 <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	330c      	adds	r3, #12
 800d664:	4618      	mov	r0, r3
 800d666:	f00c fa9c 	bl	8019ba2 <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 800d66a:	6879      	ldr	r1, [r7, #4]
 800d66c:	2007      	movs	r0, #7
 800d66e:	f001 feb5 	bl	800f3dc <memp_free>
}
 800d672:	bf00      	nop
 800d674:	3708      	adds	r7, #8
 800d676:	46bd      	mov	sp, r7
 800d678:	bd80      	pop	{r7, pc}
 800d67a:	bf00      	nop
 800d67c:	0801fa38 	.word	0x0801fa38
 800d680:	0801fc64 	.word	0x0801fc64
 800d684:	0801fa7c 	.word	0x0801fa7c
 800d688:	0801fc94 	.word	0x0801fc94
 800d68c:	0801fcd0 	.word	0x0801fcd0

0800d690 <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 800d690:	b580      	push	{r7, lr}
 800d692:	b086      	sub	sp, #24
 800d694:	af00      	add	r7, sp, #0
 800d696:	6078      	str	r0, [r7, #4]
#if LWIP_NETCONN_FULLDUPLEX
  LWIP_ASSERT("netconn marked closed", conn->flags & NETCONN_FLAG_MBOXINVALID);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	3310      	adds	r3, #16
 800d69c:	4618      	mov	r0, r3
 800d69e:	f00c f9de 	bl	8019a5e <sys_mbox_valid>
 800d6a2:	4603      	mov	r3, r0
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d02f      	beq.n	800d708 <netconn_drain+0x78>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800d6a8:	e018      	b.n	800d6dc <netconn_drain+0x4c>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
#if LWIP_TCP
        if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) {
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	781b      	ldrb	r3, [r3, #0]
 800d6ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d6b2:	2b10      	cmp	r3, #16
 800d6b4:	d10e      	bne.n	800d6d4 <netconn_drain+0x44>
          err_t err;
          if (!lwip_netconn_is_err_msg(mem, &err)) {
 800d6b6:	693b      	ldr	r3, [r7, #16]
 800d6b8:	f107 020f 	add.w	r2, r7, #15
 800d6bc:	4611      	mov	r1, r2
 800d6be:	4618      	mov	r0, r3
 800d6c0:	f7ff fbba 	bl	800ce38 <lwip_netconn_is_err_msg>
 800d6c4:	4603      	mov	r3, r0
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	d108      	bne.n	800d6dc <netconn_drain+0x4c>
            pbuf_free((struct pbuf *)mem);
 800d6ca:	693b      	ldr	r3, [r7, #16]
 800d6cc:	4618      	mov	r0, r3
 800d6ce:	f002 fcad 	bl	801002c <pbuf_free>
 800d6d2:	e003      	b.n	800d6dc <netconn_drain+0x4c>
          }
        } else
#endif /* LWIP_TCP */
        {
          netbuf_delete((struct netbuf *)mem);
 800d6d4:	693b      	ldr	r3, [r7, #16]
 800d6d6:	4618      	mov	r0, r3
 800d6d8:	f000 fee0 	bl	800e49c <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	3310      	adds	r3, #16
 800d6e0:	f107 0210 	add.w	r2, r7, #16
 800d6e4:	4611      	mov	r1, r2
 800d6e6:	4618      	mov	r0, r3
 800d6e8:	f00c f99d 	bl	8019a26 <sys_arch_mbox_tryfetch>
 800d6ec:	4603      	mov	r3, r0
 800d6ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6f2:	d1da      	bne.n	800d6aa <netconn_drain+0x1a>
        }
      }
    }
    sys_mbox_free(&conn->recvmbox);
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	3310      	adds	r3, #16
 800d6f8:	4618      	mov	r0, r3
 800d6fa:	f00c f929 	bl	8019950 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	3310      	adds	r3, #16
 800d702:	4618      	mov	r0, r3
 800d704:	f00c f9bc 	bl	8019a80 <sys_mbox_set_invalid>
  }

  /* Delete and drain the acceptmbox. */
#if LWIP_TCP
  if (sys_mbox_valid(&conn->acceptmbox)) {
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	3314      	adds	r3, #20
 800d70c:	4618      	mov	r0, r3
 800d70e:	f00c f9a6 	bl	8019a5e <sys_mbox_valid>
 800d712:	4603      	mov	r3, r0
 800d714:	2b00      	cmp	r3, #0
 800d716:	d034      	beq.n	800d782 <netconn_drain+0xf2>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800d718:	e01d      	b.n	800d756 <netconn_drain+0xc6>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
        err_t err;
        if (!lwip_netconn_is_err_msg(mem, &err)) {
 800d71a:	693b      	ldr	r3, [r7, #16]
 800d71c:	f107 020e 	add.w	r2, r7, #14
 800d720:	4611      	mov	r1, r2
 800d722:	4618      	mov	r0, r3
 800d724:	f7ff fb88 	bl	800ce38 <lwip_netconn_is_err_msg>
 800d728:	4603      	mov	r3, r0
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d113      	bne.n	800d756 <netconn_drain+0xc6>
          struct netconn *newconn = (struct netconn *)mem;
 800d72e:	693b      	ldr	r3, [r7, #16]
 800d730:	617b      	str	r3, [r7, #20]
          /* Only tcp pcbs have an acceptmbox, so no need to check conn->type */
          /* pcb might be set to NULL already by err_tcp() */
          /* drain recvmbox */
          netconn_drain(newconn);
 800d732:	6978      	ldr	r0, [r7, #20]
 800d734:	f7ff ffac 	bl	800d690 <netconn_drain>
          if (newconn->pcb.tcp != NULL) {
 800d738:	697b      	ldr	r3, [r7, #20]
 800d73a:	685b      	ldr	r3, [r3, #4]
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	d007      	beq.n	800d750 <netconn_drain+0xc0>
            tcp_abort(newconn->pcb.tcp);
 800d740:	697b      	ldr	r3, [r7, #20]
 800d742:	685b      	ldr	r3, [r3, #4]
 800d744:	4618      	mov	r0, r3
 800d746:	f003 fa67 	bl	8010c18 <tcp_abort>
            newconn->pcb.tcp = NULL;
 800d74a:	697b      	ldr	r3, [r7, #20]
 800d74c:	2200      	movs	r2, #0
 800d74e:	605a      	str	r2, [r3, #4]
          }
          netconn_free(newconn);
 800d750:	6978      	ldr	r0, [r7, #20]
 800d752:	f7ff ff53 	bl	800d5fc <netconn_free>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	3314      	adds	r3, #20
 800d75a:	f107 0210 	add.w	r2, r7, #16
 800d75e:	4611      	mov	r1, r2
 800d760:	4618      	mov	r0, r3
 800d762:	f00c f960 	bl	8019a26 <sys_arch_mbox_tryfetch>
 800d766:	4603      	mov	r3, r0
 800d768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d76c:	d1d5      	bne.n	800d71a <netconn_drain+0x8a>
        }
      }
    }
    sys_mbox_free(&conn->acceptmbox);
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	3314      	adds	r3, #20
 800d772:	4618      	mov	r0, r3
 800d774:	f00c f8ec 	bl	8019950 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->acceptmbox);
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	3314      	adds	r3, #20
 800d77c:	4618      	mov	r0, r3
 800d77e:	f00c f97f 	bl	8019a80 <sys_mbox_set_invalid>
  }
#endif /* LWIP_TCP */
}
 800d782:	bf00      	nop
 800d784:	3718      	adds	r7, #24
 800d786:	46bd      	mov	sp, r7
 800d788:	bd80      	pop	{r7, pc}
	...

0800d78c <lwip_netconn_do_close_internal>:
 *
 * @param conn the TCP netconn to close
 */
static err_t
lwip_netconn_do_close_internal(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800d78c:	b580      	push	{r7, lr}
 800d78e:	b086      	sub	sp, #24
 800d790:	af00      	add	r7, sp, #0
 800d792:	6078      	str	r0, [r7, #4]
 800d794:	460b      	mov	r3, r1
 800d796:	70fb      	strb	r3, [r7, #3]
  err_t err;
  u8_t shut, shut_rx, shut_tx, shut_close;
  u8_t close_finished = 0;
 800d798:	2300      	movs	r3, #0
 800d79a:	757b      	strb	r3, [r7, #21]
  struct tcp_pcb *tpcb;
#if LWIP_SO_LINGER
  u8_t linger_wait_required = 0;
#endif /* LWIP_SO_LINGER */

  LWIP_ASSERT("invalid conn", (conn != NULL));
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d106      	bne.n	800d7b0 <lwip_netconn_do_close_internal+0x24>
 800d7a2:	4ba1      	ldr	r3, [pc, #644]	; (800da28 <lwip_netconn_do_close_internal+0x29c>)
 800d7a4:	f240 32a2 	movw	r2, #930	; 0x3a2
 800d7a8:	49a0      	ldr	r1, [pc, #640]	; (800da2c <lwip_netconn_do_close_internal+0x2a0>)
 800d7aa:	48a1      	ldr	r0, [pc, #644]	; (800da30 <lwip_netconn_do_close_internal+0x2a4>)
 800d7ac:	f00d fa9c 	bl	801ace8 <iprintf>
  LWIP_ASSERT("this is for tcp netconns only", (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP));
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	781b      	ldrb	r3, [r3, #0]
 800d7b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d7b8:	2b10      	cmp	r3, #16
 800d7ba:	d006      	beq.n	800d7ca <lwip_netconn_do_close_internal+0x3e>
 800d7bc:	4b9a      	ldr	r3, [pc, #616]	; (800da28 <lwip_netconn_do_close_internal+0x29c>)
 800d7be:	f240 32a3 	movw	r2, #931	; 0x3a3
 800d7c2:	499c      	ldr	r1, [pc, #624]	; (800da34 <lwip_netconn_do_close_internal+0x2a8>)
 800d7c4:	489a      	ldr	r0, [pc, #616]	; (800da30 <lwip_netconn_do_close_internal+0x2a4>)
 800d7c6:	f00d fa8f 	bl	801ace8 <iprintf>
  LWIP_ASSERT("conn must be in state NETCONN_CLOSE", (conn->state == NETCONN_CLOSE));
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	785b      	ldrb	r3, [r3, #1]
 800d7ce:	2b04      	cmp	r3, #4
 800d7d0:	d006      	beq.n	800d7e0 <lwip_netconn_do_close_internal+0x54>
 800d7d2:	4b95      	ldr	r3, [pc, #596]	; (800da28 <lwip_netconn_do_close_internal+0x29c>)
 800d7d4:	f44f 7269 	mov.w	r2, #932	; 0x3a4
 800d7d8:	4997      	ldr	r1, [pc, #604]	; (800da38 <lwip_netconn_do_close_internal+0x2ac>)
 800d7da:	4895      	ldr	r0, [pc, #596]	; (800da30 <lwip_netconn_do_close_internal+0x2a4>)
 800d7dc:	f00d fa84 	bl	801ace8 <iprintf>
  LWIP_ASSERT("pcb already closed", (conn->pcb.tcp != NULL));
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	685b      	ldr	r3, [r3, #4]
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d106      	bne.n	800d7f6 <lwip_netconn_do_close_internal+0x6a>
 800d7e8:	4b8f      	ldr	r3, [pc, #572]	; (800da28 <lwip_netconn_do_close_internal+0x29c>)
 800d7ea:	f240 32a5 	movw	r2, #933	; 0x3a5
 800d7ee:	4993      	ldr	r1, [pc, #588]	; (800da3c <lwip_netconn_do_close_internal+0x2b0>)
 800d7f0:	488f      	ldr	r0, [pc, #572]	; (800da30 <lwip_netconn_do_close_internal+0x2a4>)
 800d7f2:	f00d fa79 	bl	801ace8 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	6a1b      	ldr	r3, [r3, #32]
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d106      	bne.n	800d80c <lwip_netconn_do_close_internal+0x80>
 800d7fe:	4b8a      	ldr	r3, [pc, #552]	; (800da28 <lwip_netconn_do_close_internal+0x29c>)
 800d800:	f240 32a6 	movw	r2, #934	; 0x3a6
 800d804:	498e      	ldr	r1, [pc, #568]	; (800da40 <lwip_netconn_do_close_internal+0x2b4>)
 800d806:	488a      	ldr	r0, [pc, #552]	; (800da30 <lwip_netconn_do_close_internal+0x2a4>)
 800d808:	f00d fa6e 	bl	801ace8 <iprintf>

  tpcb = conn->pcb.tcp;
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	685b      	ldr	r3, [r3, #4]
 800d810:	613b      	str	r3, [r7, #16]
  shut = conn->current_msg->msg.sd.shut;
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	6a1b      	ldr	r3, [r3, #32]
 800d816:	7a1b      	ldrb	r3, [r3, #8]
 800d818:	73fb      	strb	r3, [r7, #15]
  shut_rx = shut & NETCONN_SHUT_RD;
 800d81a:	7bfb      	ldrb	r3, [r7, #15]
 800d81c:	f003 0301 	and.w	r3, r3, #1
 800d820:	73bb      	strb	r3, [r7, #14]
  shut_tx = shut & NETCONN_SHUT_WR;
 800d822:	7bfb      	ldrb	r3, [r7, #15]
 800d824:	f003 0302 	and.w	r3, r3, #2
 800d828:	737b      	strb	r3, [r7, #13]
  /* shutting down both ends is the same as closing
     (also if RD or WR side was shut down before already) */
  if (shut == NETCONN_SHUT_RDWR) {
 800d82a:	7bfb      	ldrb	r3, [r7, #15]
 800d82c:	2b03      	cmp	r3, #3
 800d82e:	d102      	bne.n	800d836 <lwip_netconn_do_close_internal+0xaa>
    shut_close = 1;
 800d830:	2301      	movs	r3, #1
 800d832:	75bb      	strb	r3, [r7, #22]
 800d834:	e01f      	b.n	800d876 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_rx &&
 800d836:	7bbb      	ldrb	r3, [r7, #14]
 800d838:	2b00      	cmp	r3, #0
 800d83a:	d00e      	beq.n	800d85a <lwip_netconn_do_close_internal+0xce>
             ((tpcb->state == FIN_WAIT_1) ||
 800d83c:	693b      	ldr	r3, [r7, #16]
 800d83e:	7d1b      	ldrb	r3, [r3, #20]
  } else if (shut_rx &&
 800d840:	2b05      	cmp	r3, #5
 800d842:	d007      	beq.n	800d854 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == FIN_WAIT_2) ||
 800d844:	693b      	ldr	r3, [r7, #16]
 800d846:	7d1b      	ldrb	r3, [r3, #20]
             ((tpcb->state == FIN_WAIT_1) ||
 800d848:	2b06      	cmp	r3, #6
 800d84a:	d003      	beq.n	800d854 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == CLOSING))) {
 800d84c:	693b      	ldr	r3, [r7, #16]
 800d84e:	7d1b      	ldrb	r3, [r3, #20]
              (tpcb->state == FIN_WAIT_2) ||
 800d850:	2b08      	cmp	r3, #8
 800d852:	d102      	bne.n	800d85a <lwip_netconn_do_close_internal+0xce>
    shut_close = 1;
 800d854:	2301      	movs	r3, #1
 800d856:	75bb      	strb	r3, [r7, #22]
 800d858:	e00d      	b.n	800d876 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_tx && ((tpcb->flags & TF_RXCLOSED) != 0)) {
 800d85a:	7b7b      	ldrb	r3, [r7, #13]
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	d008      	beq.n	800d872 <lwip_netconn_do_close_internal+0xe6>
 800d860:	693b      	ldr	r3, [r7, #16]
 800d862:	8b5b      	ldrh	r3, [r3, #26]
 800d864:	f003 0310 	and.w	r3, r3, #16
 800d868:	2b00      	cmp	r3, #0
 800d86a:	d002      	beq.n	800d872 <lwip_netconn_do_close_internal+0xe6>
    shut_close = 1;
 800d86c:	2301      	movs	r3, #1
 800d86e:	75bb      	strb	r3, [r7, #22]
 800d870:	e001      	b.n	800d876 <lwip_netconn_do_close_internal+0xea>
  } else {
    shut_close = 0;
 800d872:	2300      	movs	r3, #0
 800d874:	75bb      	strb	r3, [r7, #22]
  }

  /* Set back some callback pointers */
  if (shut_close) {
 800d876:	7dbb      	ldrb	r3, [r7, #22]
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d003      	beq.n	800d884 <lwip_netconn_do_close_internal+0xf8>
    tcp_arg(tpcb, NULL);
 800d87c:	2100      	movs	r1, #0
 800d87e:	6938      	ldr	r0, [r7, #16]
 800d880:	f004 fa0a 	bl	8011c98 <tcp_arg>
  }
  if (tpcb->state == LISTEN) {
 800d884:	693b      	ldr	r3, [r7, #16]
 800d886:	7d1b      	ldrb	r3, [r3, #20]
 800d888:	2b01      	cmp	r3, #1
 800d88a:	d104      	bne.n	800d896 <lwip_netconn_do_close_internal+0x10a>
    tcp_accept(tpcb, NULL);
 800d88c:	2100      	movs	r1, #0
 800d88e:	6938      	ldr	r0, [r7, #16]
 800d890:	f004 fa7a 	bl	8011d88 <tcp_accept>
 800d894:	e01d      	b.n	800d8d2 <lwip_netconn_do_close_internal+0x146>
  } else {
    /* some callbacks have to be reset if tcp_close is not successful */
    if (shut_rx) {
 800d896:	7bbb      	ldrb	r3, [r7, #14]
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d007      	beq.n	800d8ac <lwip_netconn_do_close_internal+0x120>
      tcp_recv(tpcb, NULL);
 800d89c:	2100      	movs	r1, #0
 800d89e:	6938      	ldr	r0, [r7, #16]
 800d8a0:	f004 fa0c 	bl	8011cbc <tcp_recv>
      tcp_accept(tpcb, NULL);
 800d8a4:	2100      	movs	r1, #0
 800d8a6:	6938      	ldr	r0, [r7, #16]
 800d8a8:	f004 fa6e 	bl	8011d88 <tcp_accept>
    }
    if (shut_tx) {
 800d8ac:	7b7b      	ldrb	r3, [r7, #13]
 800d8ae:	2b00      	cmp	r3, #0
 800d8b0:	d003      	beq.n	800d8ba <lwip_netconn_do_close_internal+0x12e>
      tcp_sent(tpcb, NULL);
 800d8b2:	2100      	movs	r1, #0
 800d8b4:	6938      	ldr	r0, [r7, #16]
 800d8b6:	f004 fa23 	bl	8011d00 <tcp_sent>
    }
    if (shut_close) {
 800d8ba:	7dbb      	ldrb	r3, [r7, #22]
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	d008      	beq.n	800d8d2 <lwip_netconn_do_close_internal+0x146>
      tcp_poll(tpcb, NULL, 0);
 800d8c0:	2200      	movs	r2, #0
 800d8c2:	2100      	movs	r1, #0
 800d8c4:	6938      	ldr	r0, [r7, #16]
 800d8c6:	f004 fa77 	bl	8011db8 <tcp_poll>
      tcp_err(tpcb, NULL);
 800d8ca:	2100      	movs	r1, #0
 800d8cc:	6938      	ldr	r0, [r7, #16]
 800d8ce:	f004 fa39 	bl	8011d44 <tcp_err>
    }
  }
  /* Try to close the connection */
  if (shut_close) {
 800d8d2:	7dbb      	ldrb	r3, [r7, #22]
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d005      	beq.n	800d8e4 <lwip_netconn_do_close_internal+0x158>
      }
    }
    if ((err == ERR_OK) && (tpcb != NULL))
#endif /* LWIP_SO_LINGER */
    {
      err = tcp_close(tpcb);
 800d8d8:	6938      	ldr	r0, [r7, #16]
 800d8da:	f003 f859 	bl	8010990 <tcp_close>
 800d8de:	4603      	mov	r3, r0
 800d8e0:	75fb      	strb	r3, [r7, #23]
 800d8e2:	e007      	b.n	800d8f4 <lwip_netconn_do_close_internal+0x168>
    }
  } else {
    err = tcp_shutdown(tpcb, shut_rx, shut_tx);
 800d8e4:	7bbb      	ldrb	r3, [r7, #14]
 800d8e6:	7b7a      	ldrb	r2, [r7, #13]
 800d8e8:	4619      	mov	r1, r3
 800d8ea:	6938      	ldr	r0, [r7, #16]
 800d8ec:	f003 f87c 	bl	80109e8 <tcp_shutdown>
 800d8f0:	4603      	mov	r3, r0
 800d8f2:	75fb      	strb	r3, [r7, #23]
  }
  if (err == ERR_OK) {
 800d8f4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d102      	bne.n	800d902 <lwip_netconn_do_close_internal+0x176>
    close_finished = 1;
 800d8fc:	2301      	movs	r3, #1
 800d8fe:	757b      	strb	r3, [r7, #21]
 800d900:	e016      	b.n	800d930 <lwip_netconn_do_close_internal+0x1a4>
      close_finished = 0;
      err = ERR_INPROGRESS;
    }
#endif /* LWIP_SO_LINGER */
  } else {
    if (err == ERR_MEM) {
 800d902:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d906:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d90a:	d10f      	bne.n	800d92c <lwip_netconn_do_close_internal+0x1a0>
        close_timeout = conn->linger * 1000U;
      }
#endif
      if ((s32_t)(sys_now() - conn->current_msg->msg.sd.time_started) >= close_timeout) {
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
      if (conn->current_msg->msg.sd.polls_left == 0) {
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	6a1b      	ldr	r3, [r3, #32]
 800d910:	7a5b      	ldrb	r3, [r3, #9]
 800d912:	2b00      	cmp	r3, #0
 800d914:	d10c      	bne.n	800d930 <lwip_netconn_do_close_internal+0x1a4>
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
        close_finished = 1;
 800d916:	2301      	movs	r3, #1
 800d918:	757b      	strb	r3, [r7, #21]
        if (shut_close) {
 800d91a:	7dbb      	ldrb	r3, [r7, #22]
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d007      	beq.n	800d930 <lwip_netconn_do_close_internal+0x1a4>
          /* in this case, we want to RST the connection */
          tcp_abort(tpcb);
 800d920:	6938      	ldr	r0, [r7, #16]
 800d922:	f003 f979 	bl	8010c18 <tcp_abort>
          err = ERR_OK;
 800d926:	2300      	movs	r3, #0
 800d928:	75fb      	strb	r3, [r7, #23]
 800d92a:	e001      	b.n	800d930 <lwip_netconn_do_close_internal+0x1a4>
        }
      }
    } else {
      /* Closing failed for a non-memory error: give up */
      close_finished = 1;
 800d92c:	2301      	movs	r3, #1
 800d92e:	757b      	strb	r3, [r7, #21]
    }
  }
  if (close_finished) {
 800d930:	7d7b      	ldrb	r3, [r7, #21]
 800d932:	2b00      	cmp	r3, #0
 800d934:	d044      	beq.n	800d9c0 <lwip_netconn_do_close_internal+0x234>
    /* Closing done (succeeded, non-memory error, nonblocking error or timeout) */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	6a1b      	ldr	r3, [r3, #32]
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	330c      	adds	r3, #12
 800d93e:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	6a1b      	ldr	r3, [r3, #32]
 800d944:	7dfa      	ldrb	r2, [r7, #23]
 800d946:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	2200      	movs	r2, #0
 800d94c:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	2200      	movs	r2, #0
 800d952:	705a      	strb	r2, [r3, #1]
    if (err == ERR_OK) {
 800d954:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d958:	2b00      	cmp	r3, #0
 800d95a:	d129      	bne.n	800d9b0 <lwip_netconn_do_close_internal+0x224>
      if (shut_close) {
 800d95c:	7dbb      	ldrb	r3, [r7, #22]
 800d95e:	2b00      	cmp	r3, #0
 800d960:	d00c      	beq.n	800d97c <lwip_netconn_do_close_internal+0x1f0>
        /* Set back some callback pointers as conn is going away */
        conn->pcb.tcp = NULL;
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	2200      	movs	r2, #0
 800d966:	605a      	str	r2, [r3, #4]
        /* Trigger select() in socket layer. Make sure everybody notices activity
         on the connection, error first! */
        API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d005      	beq.n	800d97c <lwip_netconn_do_close_internal+0x1f0>
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d974:	2200      	movs	r2, #0
 800d976:	2104      	movs	r1, #4
 800d978:	6878      	ldr	r0, [r7, #4]
 800d97a:	4798      	blx	r3
      }
      if (shut_rx) {
 800d97c:	7bbb      	ldrb	r3, [r7, #14]
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d009      	beq.n	800d996 <lwip_netconn_do_close_internal+0x20a>
        API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d986:	2b00      	cmp	r3, #0
 800d988:	d005      	beq.n	800d996 <lwip_netconn_do_close_internal+0x20a>
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d98e:	2200      	movs	r2, #0
 800d990:	2100      	movs	r1, #0
 800d992:	6878      	ldr	r0, [r7, #4]
 800d994:	4798      	blx	r3
      }
      if (shut_tx) {
 800d996:	7b7b      	ldrb	r3, [r7, #13]
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d009      	beq.n	800d9b0 <lwip_netconn_do_close_internal+0x224>
        API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d005      	beq.n	800d9b0 <lwip_netconn_do_close_internal+0x224>
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d9a8:	2200      	movs	r2, #0
 800d9aa:	2102      	movs	r1, #2
 800d9ac:	6878      	ldr	r0, [r7, #4]
 800d9ae:	4798      	blx	r3
      }
    }
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800d9b0:	78fb      	ldrb	r3, [r7, #3]
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d002      	beq.n	800d9bc <lwip_netconn_do_close_internal+0x230>
#endif
    {
      /* wake up the application task */
      sys_sem_signal(op_completed_sem);
 800d9b6:	68b8      	ldr	r0, [r7, #8]
 800d9b8:	f00c f8c8 	bl	8019b4c <sys_sem_signal>
    }
    return ERR_OK;
 800d9bc:	2300      	movs	r3, #0
 800d9be:	e02e      	b.n	800da1e <lwip_netconn_do_close_internal+0x292>
  }
  if (!close_finished) {
 800d9c0:	7d7b      	ldrb	r3, [r7, #21]
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d11e      	bne.n	800da04 <lwip_netconn_do_close_internal+0x278>
    /* Closing failed and we want to wait: restore some of the callbacks */
    /* Closing of listen pcb will never fail! */
    LWIP_ASSERT("Closing a listen pcb may not fail!", (tpcb->state != LISTEN));
 800d9c6:	693b      	ldr	r3, [r7, #16]
 800d9c8:	7d1b      	ldrb	r3, [r3, #20]
 800d9ca:	2b01      	cmp	r3, #1
 800d9cc:	d106      	bne.n	800d9dc <lwip_netconn_do_close_internal+0x250>
 800d9ce:	4b16      	ldr	r3, [pc, #88]	; (800da28 <lwip_netconn_do_close_internal+0x29c>)
 800d9d0:	f240 4241 	movw	r2, #1089	; 0x441
 800d9d4:	491b      	ldr	r1, [pc, #108]	; (800da44 <lwip_netconn_do_close_internal+0x2b8>)
 800d9d6:	4816      	ldr	r0, [pc, #88]	; (800da30 <lwip_netconn_do_close_internal+0x2a4>)
 800d9d8:	f00d f986 	bl	801ace8 <iprintf>
    if (shut_tx) {
 800d9dc:	7b7b      	ldrb	r3, [r7, #13]
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d003      	beq.n	800d9ea <lwip_netconn_do_close_internal+0x25e>
      tcp_sent(tpcb, sent_tcp);
 800d9e2:	4919      	ldr	r1, [pc, #100]	; (800da48 <lwip_netconn_do_close_internal+0x2bc>)
 800d9e4:	6938      	ldr	r0, [r7, #16]
 800d9e6:	f004 f98b 	bl	8011d00 <tcp_sent>
    }
    /* when waiting for close, set up poll interval to 500ms */
    tcp_poll(tpcb, poll_tcp, 1);
 800d9ea:	2201      	movs	r2, #1
 800d9ec:	4917      	ldr	r1, [pc, #92]	; (800da4c <lwip_netconn_do_close_internal+0x2c0>)
 800d9ee:	6938      	ldr	r0, [r7, #16]
 800d9f0:	f004 f9e2 	bl	8011db8 <tcp_poll>
    tcp_err(tpcb, err_tcp);
 800d9f4:	4916      	ldr	r1, [pc, #88]	; (800da50 <lwip_netconn_do_close_internal+0x2c4>)
 800d9f6:	6938      	ldr	r0, [r7, #16]
 800d9f8:	f004 f9a4 	bl	8011d44 <tcp_err>
    tcp_arg(tpcb, conn);
 800d9fc:	6879      	ldr	r1, [r7, #4]
 800d9fe:	6938      	ldr	r0, [r7, #16]
 800da00:	f004 f94a 	bl	8011c98 <tcp_arg>
    /* don't restore recv callback: we don't want to receive any more data */
  }
  /* If closing didn't succeed, we get called again either
     from poll_tcp or from sent_tcp */
  LWIP_ASSERT("err != ERR_OK", err != ERR_OK);
 800da04:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d106      	bne.n	800da1a <lwip_netconn_do_close_internal+0x28e>
 800da0c:	4b06      	ldr	r3, [pc, #24]	; (800da28 <lwip_netconn_do_close_internal+0x29c>)
 800da0e:	f240 424d 	movw	r2, #1101	; 0x44d
 800da12:	4910      	ldr	r1, [pc, #64]	; (800da54 <lwip_netconn_do_close_internal+0x2c8>)
 800da14:	4806      	ldr	r0, [pc, #24]	; (800da30 <lwip_netconn_do_close_internal+0x2a4>)
 800da16:	f00d f967 	bl	801ace8 <iprintf>
  return err;
 800da1a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800da1e:	4618      	mov	r0, r3
 800da20:	3718      	adds	r7, #24
 800da22:	46bd      	mov	sp, r7
 800da24:	bd80      	pop	{r7, pc}
 800da26:	bf00      	nop
 800da28:	0801fa38 	.word	0x0801fa38
 800da2c:	0801fd0c 	.word	0x0801fd0c
 800da30:	0801fa7c 	.word	0x0801fa7c
 800da34:	0801fd1c 	.word	0x0801fd1c
 800da38:	0801fd3c 	.word	0x0801fd3c
 800da3c:	0801fd60 	.word	0x0801fd60
 800da40:	0801fba0 	.word	0x0801fba0
 800da44:	0801fd74 	.word	0x0801fd74
 800da48:	0800d17d 	.word	0x0800d17d
 800da4c:	0800d0b5 	.word	0x0800d0b5
 800da50:	0800d225 	.word	0x0800d225
 800da54:	0801fd98 	.word	0x0801fd98

0800da58 <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 800da58:	b580      	push	{r7, lr}
 800da5a:	b084      	sub	sp, #16
 800da5c:	af00      	add	r7, sp, #0
 800da5e:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	60fb      	str	r3, [r7, #12]

  enum netconn_state state = msg->conn->state;
 800da64:	68fb      	ldr	r3, [r7, #12]
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	785b      	ldrb	r3, [r3, #1]
 800da6a:	72fb      	strb	r3, [r7, #11]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 800da6c:	7afb      	ldrb	r3, [r7, #11]
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d00d      	beq.n	800da8e <lwip_netconn_do_delconn+0x36>
 800da72:	68fb      	ldr	r3, [r7, #12]
 800da74:	681b      	ldr	r3, [r3, #0]
 800da76:	781b      	ldrb	r3, [r3, #0]
 800da78:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800da7c:	2b10      	cmp	r3, #16
 800da7e:	d006      	beq.n	800da8e <lwip_netconn_do_delconn+0x36>
 800da80:	4b60      	ldr	r3, [pc, #384]	; (800dc04 <lwip_netconn_do_delconn+0x1ac>)
 800da82:	f240 425f 	movw	r2, #1119	; 0x45f
 800da86:	4960      	ldr	r1, [pc, #384]	; (800dc08 <lwip_netconn_do_delconn+0x1b0>)
 800da88:	4860      	ldr	r0, [pc, #384]	; (800dc0c <lwip_netconn_do_delconn+0x1b4>)
 800da8a:	f00d f92d 	bl	801ace8 <iprintf>
      msg->conn->state = NETCONN_NONE;
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 800da8e:	7afb      	ldrb	r3, [r7, #11]
 800da90:	2b00      	cmp	r3, #0
 800da92:	d005      	beq.n	800daa0 <lwip_netconn_do_delconn+0x48>
 800da94:	7afb      	ldrb	r3, [r7, #11]
 800da96:	2b02      	cmp	r3, #2
 800da98:	d002      	beq.n	800daa0 <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 800da9a:	7afb      	ldrb	r3, [r7, #11]
 800da9c:	2b03      	cmp	r3, #3
 800da9e:	d109      	bne.n	800dab4 <lwip_netconn_do_delconn+0x5c>
       (state != NETCONN_CONNECT)) ||
 800daa0:	7afb      	ldrb	r3, [r7, #11]
 800daa2:	2b03      	cmp	r3, #3
 800daa4:	d10a      	bne.n	800dabc <lwip_netconn_do_delconn+0x64>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	7f1b      	ldrb	r3, [r3, #28]
 800daac:	f003 0304 	and.w	r3, r3, #4
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	d103      	bne.n	800dabc <lwip_netconn_do_delconn+0x64>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 800dab4:	68fb      	ldr	r3, [r7, #12]
 800dab6:	22fb      	movs	r2, #251	; 0xfb
 800dab8:	711a      	strb	r2, [r3, #4]
 800daba:	e097      	b.n	800dbec <lwip_netconn_do_delconn+0x194>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 800dabc:	7afb      	ldrb	r3, [r7, #11]
 800dabe:	2b03      	cmp	r3, #3
 800dac0:	d10d      	bne.n	800dade <lwip_netconn_do_delconn+0x86>
 800dac2:	68fb      	ldr	r3, [r7, #12]
 800dac4:	681b      	ldr	r3, [r3, #0]
 800dac6:	7f1b      	ldrb	r3, [r3, #28]
 800dac8:	f003 0304 	and.w	r3, r3, #4
 800dacc:	2b00      	cmp	r3, #0
 800dace:	d106      	bne.n	800dade <lwip_netconn_do_delconn+0x86>
 800dad0:	4b4c      	ldr	r3, [pc, #304]	; (800dc04 <lwip_netconn_do_delconn+0x1ac>)
 800dad2:	f240 427b 	movw	r2, #1147	; 0x47b
 800dad6:	494e      	ldr	r1, [pc, #312]	; (800dc10 <lwip_netconn_do_delconn+0x1b8>)
 800dad8:	484c      	ldr	r0, [pc, #304]	; (800dc0c <lwip_netconn_do_delconn+0x1b4>)
 800dada:	f00d f905 	bl	801ace8 <iprintf>
                (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 800dade:	68fb      	ldr	r3, [r7, #12]
 800dae0:	2200      	movs	r2, #0
 800dae2:	711a      	strb	r2, [r3, #4]
#if LWIP_NETCONN_FULLDUPLEX
    /* Mark mboxes invalid */
    netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
    netconn_drain(msg->conn);
 800dae4:	68fb      	ldr	r3, [r7, #12]
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	4618      	mov	r0, r3
 800daea:	f7ff fdd1 	bl	800d690 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */

    if (msg->conn->pcb.tcp != NULL) {
 800daee:	68fb      	ldr	r3, [r7, #12]
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	685b      	ldr	r3, [r3, #4]
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	d05f      	beq.n	800dbb8 <lwip_netconn_do_delconn+0x160>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800daf8:	68fb      	ldr	r3, [r7, #12]
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	781b      	ldrb	r3, [r3, #0]
 800dafe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800db02:	2b10      	cmp	r3, #16
 800db04:	d00e      	beq.n	800db24 <lwip_netconn_do_delconn+0xcc>
 800db06:	2b20      	cmp	r3, #32
 800db08:	d000      	beq.n	800db0c <lwip_netconn_do_delconn+0xb4>
          /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
             the application thread, so we can return at this point! */
          return;
#endif /* LWIP_TCP */
        default:
          break;
 800db0a:	e051      	b.n	800dbb0 <lwip_netconn_do_delconn+0x158>
          msg->conn->pcb.udp->recv_arg = NULL;
 800db0c:	68fb      	ldr	r3, [r7, #12]
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	685b      	ldr	r3, [r3, #4]
 800db12:	2200      	movs	r2, #0
 800db14:	61da      	str	r2, [r3, #28]
          udp_remove(msg->conn->pcb.udp);
 800db16:	68fb      	ldr	r3, [r7, #12]
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	685b      	ldr	r3, [r3, #4]
 800db1c:	4618      	mov	r0, r3
 800db1e:	f009 fba5 	bl	801726c <udp_remove>
          break;
 800db22:	e045      	b.n	800dbb0 <lwip_netconn_do_delconn+0x158>
          LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800db24:	68fb      	ldr	r3, [r7, #12]
 800db26:	681b      	ldr	r3, [r3, #0]
 800db28:	6a1b      	ldr	r3, [r3, #32]
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d006      	beq.n	800db3c <lwip_netconn_do_delconn+0xe4>
 800db2e:	4b35      	ldr	r3, [pc, #212]	; (800dc04 <lwip_netconn_do_delconn+0x1ac>)
 800db30:	f240 4294 	movw	r2, #1172	; 0x494
 800db34:	4937      	ldr	r1, [pc, #220]	; (800dc14 <lwip_netconn_do_delconn+0x1bc>)
 800db36:	4835      	ldr	r0, [pc, #212]	; (800dc0c <lwip_netconn_do_delconn+0x1b4>)
 800db38:	f00d f8d6 	bl	801ace8 <iprintf>
          msg->conn->state = NETCONN_CLOSE;
 800db3c:	68fb      	ldr	r3, [r7, #12]
 800db3e:	681b      	ldr	r3, [r3, #0]
 800db40:	2204      	movs	r2, #4
 800db42:	705a      	strb	r2, [r3, #1]
          msg->msg.sd.shut = NETCONN_SHUT_RDWR;
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	2203      	movs	r2, #3
 800db48:	721a      	strb	r2, [r3, #8]
          msg->conn->current_msg = msg;
 800db4a:	68fb      	ldr	r3, [r7, #12]
 800db4c:	681b      	ldr	r3, [r3, #0]
 800db4e:	68fa      	ldr	r2, [r7, #12]
 800db50:	621a      	str	r2, [r3, #32]
          if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	681b      	ldr	r3, [r3, #0]
 800db56:	2100      	movs	r1, #0
 800db58:	4618      	mov	r0, r3
 800db5a:	f7ff fe17 	bl	800d78c <lwip_netconn_do_close_internal>
 800db5e:	4603      	mov	r3, r0
 800db60:	2b00      	cmp	r3, #0
 800db62:	d04a      	beq.n	800dbfa <lwip_netconn_do_delconn+0x1a2>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	681b      	ldr	r3, [r3, #0]
 800db68:	785b      	ldrb	r3, [r3, #1]
 800db6a:	2b04      	cmp	r3, #4
 800db6c:	d006      	beq.n	800db7c <lwip_netconn_do_delconn+0x124>
 800db6e:	4b25      	ldr	r3, [pc, #148]	; (800dc04 <lwip_netconn_do_delconn+0x1ac>)
 800db70:	f240 429a 	movw	r2, #1178	; 0x49a
 800db74:	4928      	ldr	r1, [pc, #160]	; (800dc18 <lwip_netconn_do_delconn+0x1c0>)
 800db76:	4825      	ldr	r0, [pc, #148]	; (800dc0c <lwip_netconn_do_delconn+0x1b4>)
 800db78:	f00d f8b6 	bl	801ace8 <iprintf>
            UNLOCK_TCPIP_CORE();
 800db7c:	4827      	ldr	r0, [pc, #156]	; (800dc1c <lwip_netconn_do_delconn+0x1c4>)
 800db7e:	f00c f856 	bl	8019c2e <sys_mutex_unlock>
            sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	681b      	ldr	r3, [r3, #0]
 800db86:	330c      	adds	r3, #12
 800db88:	2100      	movs	r1, #0
 800db8a:	4618      	mov	r0, r3
 800db8c:	f00b ffad 	bl	8019aea <sys_arch_sem_wait>
            LOCK_TCPIP_CORE();
 800db90:	4822      	ldr	r0, [pc, #136]	; (800dc1c <lwip_netconn_do_delconn+0x1c4>)
 800db92:	f00c f83d 	bl	8019c10 <sys_mutex_lock>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800db96:	68fb      	ldr	r3, [r7, #12]
 800db98:	681b      	ldr	r3, [r3, #0]
 800db9a:	785b      	ldrb	r3, [r3, #1]
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d02c      	beq.n	800dbfa <lwip_netconn_do_delconn+0x1a2>
 800dba0:	4b18      	ldr	r3, [pc, #96]	; (800dc04 <lwip_netconn_do_delconn+0x1ac>)
 800dba2:	f240 429e 	movw	r2, #1182	; 0x49e
 800dba6:	491c      	ldr	r1, [pc, #112]	; (800dc18 <lwip_netconn_do_delconn+0x1c0>)
 800dba8:	4818      	ldr	r0, [pc, #96]	; (800dc0c <lwip_netconn_do_delconn+0x1b4>)
 800dbaa:	f00d f89d 	bl	801ace8 <iprintf>
          return;
 800dbae:	e024      	b.n	800dbfa <lwip_netconn_do_delconn+0x1a2>
      }
      msg->conn->pcb.tcp = NULL;
 800dbb0:	68fb      	ldr	r3, [r7, #12]
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	2200      	movs	r2, #0
 800dbb6:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 800dbb8:	68fb      	ldr	r3, [r7, #12]
 800dbba:	681b      	ldr	r3, [r3, #0]
 800dbbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d007      	beq.n	800dbd2 <lwip_netconn_do_delconn+0x17a>
 800dbc2:	68fb      	ldr	r3, [r7, #12]
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dbc8:	68fa      	ldr	r2, [r7, #12]
 800dbca:	6810      	ldr	r0, [r2, #0]
 800dbcc:	2200      	movs	r2, #0
 800dbce:	2100      	movs	r1, #0
 800dbd0:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	d007      	beq.n	800dbec <lwip_netconn_do_delconn+0x194>
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dbe2:	68fa      	ldr	r2, [r7, #12]
 800dbe4:	6810      	ldr	r0, [r2, #0]
 800dbe6:	2200      	movs	r2, #0
 800dbe8:	2102      	movs	r1, #2
 800dbea:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	330c      	adds	r3, #12
 800dbf2:	4618      	mov	r0, r3
 800dbf4:	f00b ffc4 	bl	8019b80 <sys_sem_valid>
 800dbf8:	e000      	b.n	800dbfc <lwip_netconn_do_delconn+0x1a4>
          return;
 800dbfa:	bf00      	nop
    TCPIP_APIMSG_ACK(msg);
  }
}
 800dbfc:	3710      	adds	r7, #16
 800dbfe:	46bd      	mov	sp, r7
 800dc00:	bd80      	pop	{r7, pc}
 800dc02:	bf00      	nop
 800dc04:	0801fa38 	.word	0x0801fa38
 800dc08:	0801fda8 	.word	0x0801fda8
 800dc0c:	0801fa7c 	.word	0x0801fa7c
 800dc10:	0801fdbc 	.word	0x0801fdbc
 800dc14:	0801fddc 	.word	0x0801fddc
 800dc18:	0801fdf8 	.word	0x0801fdf8
 800dc1c:	20004588 	.word	0x20004588

0800dc20 <lwip_netconn_do_connected>:
 *
 * @see tcp.h (struct tcp_pcb.connected) for parameters and return values
 */
static err_t
lwip_netconn_do_connected(void *arg, struct tcp_pcb *pcb, err_t err)
{
 800dc20:	b580      	push	{r7, lr}
 800dc22:	b088      	sub	sp, #32
 800dc24:	af00      	add	r7, sp, #0
 800dc26:	60f8      	str	r0, [r7, #12]
 800dc28:	60b9      	str	r1, [r7, #8]
 800dc2a:	4613      	mov	r3, r2
 800dc2c:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int was_blocking;
  sys_sem_t *op_completed_sem = NULL;
 800dc2e:	2300      	movs	r3, #0
 800dc30:	61fb      	str	r3, [r7, #28]

  LWIP_UNUSED_ARG(pcb);

  conn = (struct netconn *)arg;
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	61bb      	str	r3, [r7, #24]

  if (conn == NULL) {
 800dc36:	69bb      	ldr	r3, [r7, #24]
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d102      	bne.n	800dc42 <lwip_netconn_do_connected+0x22>
    return ERR_VAL;
 800dc3c:	f06f 0305 	mvn.w	r3, #5
 800dc40:	e070      	b.n	800dd24 <lwip_netconn_do_connected+0x104>
  }

  LWIP_ASSERT("conn->state == NETCONN_CONNECT", conn->state == NETCONN_CONNECT);
 800dc42:	69bb      	ldr	r3, [r7, #24]
 800dc44:	785b      	ldrb	r3, [r3, #1]
 800dc46:	2b03      	cmp	r3, #3
 800dc48:	d006      	beq.n	800dc58 <lwip_netconn_do_connected+0x38>
 800dc4a:	4b38      	ldr	r3, [pc, #224]	; (800dd2c <lwip_netconn_do_connected+0x10c>)
 800dc4c:	f240 5223 	movw	r2, #1315	; 0x523
 800dc50:	4937      	ldr	r1, [pc, #220]	; (800dd30 <lwip_netconn_do_connected+0x110>)
 800dc52:	4838      	ldr	r0, [pc, #224]	; (800dd34 <lwip_netconn_do_connected+0x114>)
 800dc54:	f00d f848 	bl	801ace8 <iprintf>
  LWIP_ASSERT("(conn->current_msg != NULL) || conn->in_non_blocking_connect",
 800dc58:	69bb      	ldr	r3, [r7, #24]
 800dc5a:	6a1b      	ldr	r3, [r3, #32]
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d10c      	bne.n	800dc7a <lwip_netconn_do_connected+0x5a>
 800dc60:	69bb      	ldr	r3, [r7, #24]
 800dc62:	7f1b      	ldrb	r3, [r3, #28]
 800dc64:	f003 0304 	and.w	r3, r3, #4
 800dc68:	2b00      	cmp	r3, #0
 800dc6a:	d106      	bne.n	800dc7a <lwip_netconn_do_connected+0x5a>
 800dc6c:	4b2f      	ldr	r3, [pc, #188]	; (800dd2c <lwip_netconn_do_connected+0x10c>)
 800dc6e:	f240 5225 	movw	r2, #1317	; 0x525
 800dc72:	4931      	ldr	r1, [pc, #196]	; (800dd38 <lwip_netconn_do_connected+0x118>)
 800dc74:	482f      	ldr	r0, [pc, #188]	; (800dd34 <lwip_netconn_do_connected+0x114>)
 800dc76:	f00d f837 	bl	801ace8 <iprintf>
              (conn->current_msg != NULL) || IN_NONBLOCKING_CONNECT(conn));

  if (conn->current_msg != NULL) {
 800dc7a:	69bb      	ldr	r3, [r7, #24]
 800dc7c:	6a1b      	ldr	r3, [r3, #32]
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d008      	beq.n	800dc94 <lwip_netconn_do_connected+0x74>
    conn->current_msg->err = err;
 800dc82:	69bb      	ldr	r3, [r7, #24]
 800dc84:	6a1b      	ldr	r3, [r3, #32]
 800dc86:	79fa      	ldrb	r2, [r7, #7]
 800dc88:	711a      	strb	r2, [r3, #4]
    op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800dc8a:	69bb      	ldr	r3, [r7, #24]
 800dc8c:	6a1b      	ldr	r3, [r3, #32]
 800dc8e:	681b      	ldr	r3, [r3, #0]
 800dc90:	330c      	adds	r3, #12
 800dc92:	61fb      	str	r3, [r7, #28]
  }
  if ((NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) && (err == ERR_OK)) {
 800dc94:	69bb      	ldr	r3, [r7, #24]
 800dc96:	781b      	ldrb	r3, [r3, #0]
 800dc98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800dc9c:	2b10      	cmp	r3, #16
 800dc9e:	d106      	bne.n	800dcae <lwip_netconn_do_connected+0x8e>
 800dca0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dca4:	2b00      	cmp	r3, #0
 800dca6:	d102      	bne.n	800dcae <lwip_netconn_do_connected+0x8e>
    setup_tcp(conn);
 800dca8:	69b8      	ldr	r0, [r7, #24]
 800dcaa:	f7ff fb91 	bl	800d3d0 <setup_tcp>
  }
  was_blocking = !IN_NONBLOCKING_CONNECT(conn);
 800dcae:	69bb      	ldr	r3, [r7, #24]
 800dcb0:	7f1b      	ldrb	r3, [r3, #28]
 800dcb2:	f003 0304 	and.w	r3, r3, #4
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	bf0c      	ite	eq
 800dcba:	2301      	moveq	r3, #1
 800dcbc:	2300      	movne	r3, #0
 800dcbe:	b2db      	uxtb	r3, r3
 800dcc0:	617b      	str	r3, [r7, #20]
  SET_NONBLOCKING_CONNECT(conn, 0);
 800dcc2:	69bb      	ldr	r3, [r7, #24]
 800dcc4:	7f1b      	ldrb	r3, [r3, #28]
 800dcc6:	f023 0304 	bic.w	r3, r3, #4
 800dcca:	b2da      	uxtb	r2, r3
 800dccc:	69bb      	ldr	r3, [r7, #24]
 800dcce:	771a      	strb	r2, [r3, #28]
  LWIP_ASSERT("blocking connect state error",
 800dcd0:	697b      	ldr	r3, [r7, #20]
 800dcd2:	2b00      	cmp	r3, #0
 800dcd4:	d002      	beq.n	800dcdc <lwip_netconn_do_connected+0xbc>
 800dcd6:	69fb      	ldr	r3, [r7, #28]
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	d10c      	bne.n	800dcf6 <lwip_netconn_do_connected+0xd6>
 800dcdc:	697b      	ldr	r3, [r7, #20]
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	d102      	bne.n	800dce8 <lwip_netconn_do_connected+0xc8>
 800dce2:	69fb      	ldr	r3, [r7, #28]
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d006      	beq.n	800dcf6 <lwip_netconn_do_connected+0xd6>
 800dce8:	4b10      	ldr	r3, [pc, #64]	; (800dd2c <lwip_netconn_do_connected+0x10c>)
 800dcea:	f240 5232 	movw	r2, #1330	; 0x532
 800dcee:	4913      	ldr	r1, [pc, #76]	; (800dd3c <lwip_netconn_do_connected+0x11c>)
 800dcf0:	4810      	ldr	r0, [pc, #64]	; (800dd34 <lwip_netconn_do_connected+0x114>)
 800dcf2:	f00c fff9 	bl	801ace8 <iprintf>
              (was_blocking && op_completed_sem != NULL) ||
              (!was_blocking && op_completed_sem == NULL));
  conn->current_msg = NULL;
 800dcf6:	69bb      	ldr	r3, [r7, #24]
 800dcf8:	2200      	movs	r2, #0
 800dcfa:	621a      	str	r2, [r3, #32]
  conn->state = NETCONN_NONE;
 800dcfc:	69bb      	ldr	r3, [r7, #24]
 800dcfe:	2200      	movs	r2, #0
 800dd00:	705a      	strb	r2, [r3, #1]
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800dd02:	69bb      	ldr	r3, [r7, #24]
 800dd04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d005      	beq.n	800dd16 <lwip_netconn_do_connected+0xf6>
 800dd0a:	69bb      	ldr	r3, [r7, #24]
 800dd0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd0e:	2200      	movs	r2, #0
 800dd10:	2102      	movs	r1, #2
 800dd12:	69b8      	ldr	r0, [r7, #24]
 800dd14:	4798      	blx	r3

  if (was_blocking) {
 800dd16:	697b      	ldr	r3, [r7, #20]
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d002      	beq.n	800dd22 <lwip_netconn_do_connected+0x102>
    sys_sem_signal(op_completed_sem);
 800dd1c:	69f8      	ldr	r0, [r7, #28]
 800dd1e:	f00b ff15 	bl	8019b4c <sys_sem_signal>
  }
  return ERR_OK;
 800dd22:	2300      	movs	r3, #0
}
 800dd24:	4618      	mov	r0, r3
 800dd26:	3720      	adds	r7, #32
 800dd28:	46bd      	mov	sp, r7
 800dd2a:	bd80      	pop	{r7, pc}
 800dd2c:	0801fa38 	.word	0x0801fa38
 800dd30:	0801fe00 	.word	0x0801fe00
 800dd34:	0801fa7c 	.word	0x0801fa7c
 800dd38:	0801fe20 	.word	0x0801fe20
 800dd3c:	0801fe60 	.word	0x0801fe60

0800dd40 <lwip_netconn_do_connect>:
 * @param m the api_msg pointing to the connection and containing
 *          the IP address and port to connect to
 */
void
lwip_netconn_do_connect(void *m)
{
 800dd40:	b580      	push	{r7, lr}
 800dd42:	b086      	sub	sp, #24
 800dd44:	af00      	add	r7, sp, #0
 800dd46:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	613b      	str	r3, [r7, #16]
  err_t err;

  if (msg->conn->pcb.tcp == NULL) {
 800dd4c:	693b      	ldr	r3, [r7, #16]
 800dd4e:	681b      	ldr	r3, [r3, #0]
 800dd50:	685b      	ldr	r3, [r3, #4]
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d102      	bne.n	800dd5c <lwip_netconn_do_connect+0x1c>
    /* This may happen when calling netconn_connect() a second time */
    err = ERR_CLSD;
 800dd56:	23f1      	movs	r3, #241	; 0xf1
 800dd58:	75fb      	strb	r3, [r7, #23]
 800dd5a:	e09b      	b.n	800de94 <lwip_netconn_do_connect+0x154>
  } else {
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800dd5c:	693b      	ldr	r3, [r7, #16]
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	781b      	ldrb	r3, [r3, #0]
 800dd62:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800dd66:	2b10      	cmp	r3, #16
 800dd68:	d00f      	beq.n	800dd8a <lwip_netconn_do_connect+0x4a>
 800dd6a:	2b20      	cmp	r3, #32
 800dd6c:	f040 8087 	bne.w	800de7e <lwip_netconn_do_connect+0x13e>
        err = raw_connect(msg->conn->pcb.raw, API_EXPR_REF(msg->msg.bc.ipaddr));
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        err = udp_connect(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800dd70:	693b      	ldr	r3, [r7, #16]
 800dd72:	681b      	ldr	r3, [r3, #0]
 800dd74:	6858      	ldr	r0, [r3, #4]
 800dd76:	693b      	ldr	r3, [r7, #16]
 800dd78:	6899      	ldr	r1, [r3, #8]
 800dd7a:	693b      	ldr	r3, [r7, #16]
 800dd7c:	899b      	ldrh	r3, [r3, #12]
 800dd7e:	461a      	mov	r2, r3
 800dd80:	f009 f9e6 	bl	8017150 <udp_connect>
 800dd84:	4603      	mov	r3, r0
 800dd86:	75fb      	strb	r3, [r7, #23]
        break;
 800dd88:	e084      	b.n	800de94 <lwip_netconn_do_connect+0x154>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        /* Prevent connect while doing any other action. */
        if (msg->conn->state == NETCONN_CONNECT) {
 800dd8a:	693b      	ldr	r3, [r7, #16]
 800dd8c:	681b      	ldr	r3, [r3, #0]
 800dd8e:	785b      	ldrb	r3, [r3, #1]
 800dd90:	2b03      	cmp	r3, #3
 800dd92:	d102      	bne.n	800dd9a <lwip_netconn_do_connect+0x5a>
          err = ERR_ALREADY;
 800dd94:	23f7      	movs	r3, #247	; 0xf7
 800dd96:	75fb      	strb	r3, [r7, #23]
#endif /* LWIP_TCPIP_CORE_LOCKING */
              return;
            }
          }
        }
        break;
 800dd98:	e07b      	b.n	800de92 <lwip_netconn_do_connect+0x152>
        } else if (msg->conn->state != NETCONN_NONE) {
 800dd9a:	693b      	ldr	r3, [r7, #16]
 800dd9c:	681b      	ldr	r3, [r3, #0]
 800dd9e:	785b      	ldrb	r3, [r3, #1]
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	d002      	beq.n	800ddaa <lwip_netconn_do_connect+0x6a>
          err = ERR_ISCONN;
 800dda4:	23f6      	movs	r3, #246	; 0xf6
 800dda6:	75fb      	strb	r3, [r7, #23]
        break;
 800dda8:	e073      	b.n	800de92 <lwip_netconn_do_connect+0x152>
          setup_tcp(msg->conn);
 800ddaa:	693b      	ldr	r3, [r7, #16]
 800ddac:	681b      	ldr	r3, [r3, #0]
 800ddae:	4618      	mov	r0, r3
 800ddb0:	f7ff fb0e 	bl	800d3d0 <setup_tcp>
          err = tcp_connect(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr),
 800ddb4:	693b      	ldr	r3, [r7, #16]
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	6858      	ldr	r0, [r3, #4]
 800ddba:	693b      	ldr	r3, [r7, #16]
 800ddbc:	6899      	ldr	r1, [r3, #8]
 800ddbe:	693b      	ldr	r3, [r7, #16]
 800ddc0:	899a      	ldrh	r2, [r3, #12]
 800ddc2:	4b38      	ldr	r3, [pc, #224]	; (800dea4 <lwip_netconn_do_connect+0x164>)
 800ddc4:	f003 f824 	bl	8010e10 <tcp_connect>
 800ddc8:	4603      	mov	r3, r0
 800ddca:	75fb      	strb	r3, [r7, #23]
          if (err == ERR_OK) {
 800ddcc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	d15e      	bne.n	800de92 <lwip_netconn_do_connect+0x152>
            u8_t non_blocking = netconn_is_nonblocking(msg->conn);
 800ddd4:	693b      	ldr	r3, [r7, #16]
 800ddd6:	681b      	ldr	r3, [r3, #0]
 800ddd8:	7f1b      	ldrb	r3, [r3, #28]
 800ddda:	f003 0302 	and.w	r3, r3, #2
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	bf14      	ite	ne
 800dde2:	2301      	movne	r3, #1
 800dde4:	2300      	moveq	r3, #0
 800dde6:	b2db      	uxtb	r3, r3
 800dde8:	73fb      	strb	r3, [r7, #15]
            msg->conn->state = NETCONN_CONNECT;
 800ddea:	693b      	ldr	r3, [r7, #16]
 800ddec:	681b      	ldr	r3, [r3, #0]
 800ddee:	2203      	movs	r2, #3
 800ddf0:	705a      	strb	r2, [r3, #1]
            SET_NONBLOCKING_CONNECT(msg->conn, non_blocking);
 800ddf2:	7bfb      	ldrb	r3, [r7, #15]
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	d009      	beq.n	800de0c <lwip_netconn_do_connect+0xcc>
 800ddf8:	693b      	ldr	r3, [r7, #16]
 800ddfa:	681b      	ldr	r3, [r3, #0]
 800ddfc:	7f1a      	ldrb	r2, [r3, #28]
 800ddfe:	693b      	ldr	r3, [r7, #16]
 800de00:	681b      	ldr	r3, [r3, #0]
 800de02:	f042 0204 	orr.w	r2, r2, #4
 800de06:	b2d2      	uxtb	r2, r2
 800de08:	771a      	strb	r2, [r3, #28]
 800de0a:	e008      	b.n	800de1e <lwip_netconn_do_connect+0xde>
 800de0c:	693b      	ldr	r3, [r7, #16]
 800de0e:	681b      	ldr	r3, [r3, #0]
 800de10:	7f1a      	ldrb	r2, [r3, #28]
 800de12:	693b      	ldr	r3, [r7, #16]
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	f022 0204 	bic.w	r2, r2, #4
 800de1a:	b2d2      	uxtb	r2, r2
 800de1c:	771a      	strb	r2, [r3, #28]
            if (non_blocking) {
 800de1e:	7bfb      	ldrb	r3, [r7, #15]
 800de20:	2b00      	cmp	r3, #0
 800de22:	d002      	beq.n	800de2a <lwip_netconn_do_connect+0xea>
              err = ERR_INPROGRESS;
 800de24:	23fb      	movs	r3, #251	; 0xfb
 800de26:	75fb      	strb	r3, [r7, #23]
        break;
 800de28:	e033      	b.n	800de92 <lwip_netconn_do_connect+0x152>
              msg->conn->current_msg = msg;
 800de2a:	693b      	ldr	r3, [r7, #16]
 800de2c:	681b      	ldr	r3, [r3, #0]
 800de2e:	693a      	ldr	r2, [r7, #16]
 800de30:	621a      	str	r2, [r3, #32]
              LWIP_ASSERT("state!", msg->conn->state == NETCONN_CONNECT);
 800de32:	693b      	ldr	r3, [r7, #16]
 800de34:	681b      	ldr	r3, [r3, #0]
 800de36:	785b      	ldrb	r3, [r3, #1]
 800de38:	2b03      	cmp	r3, #3
 800de3a:	d006      	beq.n	800de4a <lwip_netconn_do_connect+0x10a>
 800de3c:	4b1a      	ldr	r3, [pc, #104]	; (800dea8 <lwip_netconn_do_connect+0x168>)
 800de3e:	f44f 62ae 	mov.w	r2, #1392	; 0x570
 800de42:	491a      	ldr	r1, [pc, #104]	; (800deac <lwip_netconn_do_connect+0x16c>)
 800de44:	481a      	ldr	r0, [pc, #104]	; (800deb0 <lwip_netconn_do_connect+0x170>)
 800de46:	f00c ff4f 	bl	801ace8 <iprintf>
              UNLOCK_TCPIP_CORE();
 800de4a:	481a      	ldr	r0, [pc, #104]	; (800deb4 <lwip_netconn_do_connect+0x174>)
 800de4c:	f00b feef 	bl	8019c2e <sys_mutex_unlock>
              sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800de50:	693b      	ldr	r3, [r7, #16]
 800de52:	681b      	ldr	r3, [r3, #0]
 800de54:	330c      	adds	r3, #12
 800de56:	2100      	movs	r1, #0
 800de58:	4618      	mov	r0, r3
 800de5a:	f00b fe46 	bl	8019aea <sys_arch_sem_wait>
              LOCK_TCPIP_CORE();
 800de5e:	4815      	ldr	r0, [pc, #84]	; (800deb4 <lwip_netconn_do_connect+0x174>)
 800de60:	f00b fed6 	bl	8019c10 <sys_mutex_lock>
              LWIP_ASSERT("state!", msg->conn->state != NETCONN_CONNECT);
 800de64:	693b      	ldr	r3, [r7, #16]
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	785b      	ldrb	r3, [r3, #1]
 800de6a:	2b03      	cmp	r3, #3
 800de6c:	d116      	bne.n	800de9c <lwip_netconn_do_connect+0x15c>
 800de6e:	4b0e      	ldr	r3, [pc, #56]	; (800dea8 <lwip_netconn_do_connect+0x168>)
 800de70:	f240 5274 	movw	r2, #1396	; 0x574
 800de74:	490d      	ldr	r1, [pc, #52]	; (800deac <lwip_netconn_do_connect+0x16c>)
 800de76:	480e      	ldr	r0, [pc, #56]	; (800deb0 <lwip_netconn_do_connect+0x170>)
 800de78:	f00c ff36 	bl	801ace8 <iprintf>
              return;
 800de7c:	e00e      	b.n	800de9c <lwip_netconn_do_connect+0x15c>
#endif /* LWIP_TCP */
      default:
        LWIP_ERROR("Invalid netconn type", 0, do {
 800de7e:	4b0a      	ldr	r3, [pc, #40]	; (800dea8 <lwip_netconn_do_connect+0x168>)
 800de80:	f240 527f 	movw	r2, #1407	; 0x57f
 800de84:	490c      	ldr	r1, [pc, #48]	; (800deb8 <lwip_netconn_do_connect+0x178>)
 800de86:	480a      	ldr	r0, [pc, #40]	; (800deb0 <lwip_netconn_do_connect+0x170>)
 800de88:	f00c ff2e 	bl	801ace8 <iprintf>
 800de8c:	23fa      	movs	r3, #250	; 0xfa
 800de8e:	75fb      	strb	r3, [r7, #23]
          err = ERR_VAL;
        } while (0));
        break;
 800de90:	e000      	b.n	800de94 <lwip_netconn_do_connect+0x154>
        break;
 800de92:	bf00      	nop
    }
  }
  msg->err = err;
 800de94:	693b      	ldr	r3, [r7, #16]
 800de96:	7dfa      	ldrb	r2, [r7, #23]
 800de98:	711a      	strb	r2, [r3, #4]
 800de9a:	e000      	b.n	800de9e <lwip_netconn_do_connect+0x15e>
              return;
 800de9c:	bf00      	nop
  /* For all other protocols, netconn_connect() calls netconn_apimsg(),
     so use TCPIP_APIMSG_ACK() here. */
  TCPIP_APIMSG_ACK(msg);
}
 800de9e:	3718      	adds	r7, #24
 800dea0:	46bd      	mov	sp, r7
 800dea2:	bd80      	pop	{r7, pc}
 800dea4:	0800dc21 	.word	0x0800dc21
 800dea8:	0801fa38 	.word	0x0801fa38
 800deac:	0801fdf8 	.word	0x0801fdf8
 800deb0:	0801fa7c 	.word	0x0801fa7c
 800deb4:	20004588 	.word	0x20004588
 800deb8:	0801fe80 	.word	0x0801fe80

0800debc <lwip_netconn_do_send>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_send(void *m)
{
 800debc:	b580      	push	{r7, lr}
 800debe:	b084      	sub	sp, #16
 800dec0:	af00      	add	r7, sp, #0
 800dec2:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 800dec8:	68bb      	ldr	r3, [r7, #8]
 800deca:	681b      	ldr	r3, [r3, #0]
 800decc:	4618      	mov	r0, r3
 800dece:	f7fe ff66 	bl	800cd9e <netconn_err>
 800ded2:	4603      	mov	r3, r0
 800ded4:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800ded6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d135      	bne.n	800df4a <lwip_netconn_do_send+0x8e>
    if (msg->conn->pcb.tcp != NULL) {
 800dede:	68bb      	ldr	r3, [r7, #8]
 800dee0:	681b      	ldr	r3, [r3, #0]
 800dee2:	685b      	ldr	r3, [r3, #4]
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d02e      	beq.n	800df46 <lwip_netconn_do_send+0x8a>
      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800dee8:	68bb      	ldr	r3, [r7, #8]
 800deea:	681b      	ldr	r3, [r3, #0]
 800deec:	781b      	ldrb	r3, [r3, #0]
 800deee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800def2:	2b20      	cmp	r3, #32
 800def4:	d123      	bne.n	800df3e <lwip_netconn_do_send+0x82>
            err = udp_sendto_chksum(msg->conn->pcb.udp, msg->msg.b->p,
                                    &msg->msg.b->addr, msg->msg.b->port,
                                    msg->msg.b->flags & NETBUF_FLAG_CHKSUM, msg->msg.b->toport_chksum);
          }
#else /* LWIP_CHECKSUM_ON_COPY */
          if (ip_addr_isany_val(msg->msg.b->addr) || IP_IS_ANY_TYPE_VAL(msg->msg.b->addr)) {
 800def6:	68bb      	ldr	r3, [r7, #8]
 800def8:	689b      	ldr	r3, [r3, #8]
 800defa:	689b      	ldr	r3, [r3, #8]
 800defc:	2b00      	cmp	r3, #0
 800defe:	d10c      	bne.n	800df1a <lwip_netconn_do_send+0x5e>
            err = udp_send(msg->conn->pcb.udp, msg->msg.b->p);
 800df00:	68bb      	ldr	r3, [r7, #8]
 800df02:	681b      	ldr	r3, [r3, #0]
 800df04:	685a      	ldr	r2, [r3, #4]
 800df06:	68bb      	ldr	r3, [r7, #8]
 800df08:	689b      	ldr	r3, [r3, #8]
 800df0a:	681b      	ldr	r3, [r3, #0]
 800df0c:	4619      	mov	r1, r3
 800df0e:	4610      	mov	r0, r2
 800df10:	f008 feac 	bl	8016c6c <udp_send>
 800df14:	4603      	mov	r3, r0
 800df16:	73fb      	strb	r3, [r7, #15]
          } else {
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
          }
#endif /* LWIP_CHECKSUM_ON_COPY */
          break;
 800df18:	e017      	b.n	800df4a <lwip_netconn_do_send+0x8e>
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
 800df1a:	68bb      	ldr	r3, [r7, #8]
 800df1c:	681b      	ldr	r3, [r3, #0]
 800df1e:	6858      	ldr	r0, [r3, #4]
 800df20:	68bb      	ldr	r3, [r7, #8]
 800df22:	689b      	ldr	r3, [r3, #8]
 800df24:	6819      	ldr	r1, [r3, #0]
 800df26:	68bb      	ldr	r3, [r7, #8]
 800df28:	689b      	ldr	r3, [r3, #8]
 800df2a:	f103 0208 	add.w	r2, r3, #8
 800df2e:	68bb      	ldr	r3, [r7, #8]
 800df30:	689b      	ldr	r3, [r3, #8]
 800df32:	899b      	ldrh	r3, [r3, #12]
 800df34:	f008 fece 	bl	8016cd4 <udp_sendto>
 800df38:	4603      	mov	r3, r0
 800df3a:	73fb      	strb	r3, [r7, #15]
          break;
 800df3c:	e005      	b.n	800df4a <lwip_netconn_do_send+0x8e>
#endif /* LWIP_UDP */
        default:
          err = ERR_CONN;
 800df3e:	23f5      	movs	r3, #245	; 0xf5
 800df40:	73fb      	strb	r3, [r7, #15]
          break;
 800df42:	bf00      	nop
 800df44:	e001      	b.n	800df4a <lwip_netconn_do_send+0x8e>
      }
    } else {
      err = ERR_CONN;
 800df46:	23f5      	movs	r3, #245	; 0xf5
 800df48:	73fb      	strb	r3, [r7, #15]
    }
  }
  msg->err = err;
 800df4a:	68bb      	ldr	r3, [r7, #8]
 800df4c:	7bfa      	ldrb	r2, [r7, #15]
 800df4e:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 800df50:	bf00      	nop
 800df52:	3710      	adds	r7, #16
 800df54:	46bd      	mov	sp, r7
 800df56:	bd80      	pop	{r7, pc}

0800df58 <lwip_netconn_do_recv>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_recv(void *m)
{
 800df58:	b580      	push	{r7, lr}
 800df5a:	b086      	sub	sp, #24
 800df5c:	af00      	add	r7, sp, #0
 800df5e:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	613b      	str	r3, [r7, #16]

  msg->err = ERR_OK;
 800df64:	693b      	ldr	r3, [r7, #16]
 800df66:	2200      	movs	r2, #0
 800df68:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp != NULL) {
 800df6a:	693b      	ldr	r3, [r7, #16]
 800df6c:	681b      	ldr	r3, [r3, #0]
 800df6e:	685b      	ldr	r3, [r3, #4]
 800df70:	2b00      	cmp	r3, #0
 800df72:	d022      	beq.n	800dfba <lwip_netconn_do_recv+0x62>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800df74:	693b      	ldr	r3, [r7, #16]
 800df76:	681b      	ldr	r3, [r3, #0]
 800df78:	781b      	ldrb	r3, [r3, #0]
 800df7a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800df7e:	2b10      	cmp	r3, #16
 800df80:	d11b      	bne.n	800dfba <lwip_netconn_do_recv+0x62>
      size_t remaining = msg->msg.r.len;
 800df82:	693b      	ldr	r3, [r7, #16]
 800df84:	689b      	ldr	r3, [r3, #8]
 800df86:	617b      	str	r3, [r7, #20]
      do {
        u16_t recved = (u16_t)((remaining > 0xffff) ? 0xffff : remaining);
 800df88:	697b      	ldr	r3, [r7, #20]
 800df8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800df8e:	d202      	bcs.n	800df96 <lwip_netconn_do_recv+0x3e>
 800df90:	697b      	ldr	r3, [r7, #20]
 800df92:	b29b      	uxth	r3, r3
 800df94:	e001      	b.n	800df9a <lwip_netconn_do_recv+0x42>
 800df96:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800df9a:	81fb      	strh	r3, [r7, #14]
        tcp_recved(msg->conn->pcb.tcp, recved);
 800df9c:	693b      	ldr	r3, [r7, #16]
 800df9e:	681b      	ldr	r3, [r3, #0]
 800dfa0:	685b      	ldr	r3, [r3, #4]
 800dfa2:	89fa      	ldrh	r2, [r7, #14]
 800dfa4:	4611      	mov	r1, r2
 800dfa6:	4618      	mov	r0, r3
 800dfa8:	f002 fe9c 	bl	8010ce4 <tcp_recved>
        remaining -= recved;
 800dfac:	89fb      	ldrh	r3, [r7, #14]
 800dfae:	697a      	ldr	r2, [r7, #20]
 800dfb0:	1ad3      	subs	r3, r2, r3
 800dfb2:	617b      	str	r3, [r7, #20]
      } while (remaining != 0);
 800dfb4:	697b      	ldr	r3, [r7, #20]
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	d1e6      	bne.n	800df88 <lwip_netconn_do_recv+0x30>
    }
  }
  TCPIP_APIMSG_ACK(msg);
}
 800dfba:	bf00      	nop
 800dfbc:	3718      	adds	r7, #24
 800dfbe:	46bd      	mov	sp, r7
 800dfc0:	bd80      	pop	{r7, pc}
	...

0800dfc4 <lwip_netconn_do_writemore>:
 * @return ERR_OK
 *         ERR_MEM if LWIP_TCPIP_CORE_LOCKING=1 and sending hasn't yet finished
 */
static err_t
lwip_netconn_do_writemore(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800dfc4:	b580      	push	{r7, lr}
 800dfc6:	b088      	sub	sp, #32
 800dfc8:	af00      	add	r7, sp, #0
 800dfca:	6078      	str	r0, [r7, #4]
 800dfcc:	460b      	mov	r3, r1
 800dfce:	70fb      	strb	r3, [r7, #3]
  err_t err;
  const void *dataptr;
  u16_t len, available;
  u8_t write_finished = 0;
 800dfd0:	2300      	movs	r3, #0
 800dfd2:	76fb      	strb	r3, [r7, #27]
  size_t diff;
  u8_t dontblock;
  u8_t apiflags;
  u8_t write_more;

  LWIP_ASSERT("conn != NULL", conn != NULL);
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	d106      	bne.n	800dfe8 <lwip_netconn_do_writemore+0x24>
 800dfda:	4b96      	ldr	r3, [pc, #600]	; (800e234 <lwip_netconn_do_writemore+0x270>)
 800dfdc:	f240 6273 	movw	r2, #1651	; 0x673
 800dfe0:	4995      	ldr	r1, [pc, #596]	; (800e238 <lwip_netconn_do_writemore+0x274>)
 800dfe2:	4896      	ldr	r0, [pc, #600]	; (800e23c <lwip_netconn_do_writemore+0x278>)
 800dfe4:	f00c fe80 	bl	801ace8 <iprintf>
  LWIP_ASSERT("conn->state == NETCONN_WRITE", (conn->state == NETCONN_WRITE));
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	785b      	ldrb	r3, [r3, #1]
 800dfec:	2b01      	cmp	r3, #1
 800dfee:	d006      	beq.n	800dffe <lwip_netconn_do_writemore+0x3a>
 800dff0:	4b90      	ldr	r3, [pc, #576]	; (800e234 <lwip_netconn_do_writemore+0x270>)
 800dff2:	f240 6274 	movw	r2, #1652	; 0x674
 800dff6:	4992      	ldr	r1, [pc, #584]	; (800e240 <lwip_netconn_do_writemore+0x27c>)
 800dff8:	4890      	ldr	r0, [pc, #576]	; (800e23c <lwip_netconn_do_writemore+0x278>)
 800dffa:	f00c fe75 	bl	801ace8 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	6a1b      	ldr	r3, [r3, #32]
 800e002:	2b00      	cmp	r3, #0
 800e004:	d106      	bne.n	800e014 <lwip_netconn_do_writemore+0x50>
 800e006:	4b8b      	ldr	r3, [pc, #556]	; (800e234 <lwip_netconn_do_writemore+0x270>)
 800e008:	f240 6275 	movw	r2, #1653	; 0x675
 800e00c:	498d      	ldr	r1, [pc, #564]	; (800e244 <lwip_netconn_do_writemore+0x280>)
 800e00e:	488b      	ldr	r0, [pc, #556]	; (800e23c <lwip_netconn_do_writemore+0x278>)
 800e010:	f00c fe6a 	bl	801ace8 <iprintf>
  LWIP_ASSERT("conn->pcb.tcp != NULL", conn->pcb.tcp != NULL);
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	685b      	ldr	r3, [r3, #4]
 800e018:	2b00      	cmp	r3, #0
 800e01a:	d106      	bne.n	800e02a <lwip_netconn_do_writemore+0x66>
 800e01c:	4b85      	ldr	r3, [pc, #532]	; (800e234 <lwip_netconn_do_writemore+0x270>)
 800e01e:	f240 6276 	movw	r2, #1654	; 0x676
 800e022:	4989      	ldr	r1, [pc, #548]	; (800e248 <lwip_netconn_do_writemore+0x284>)
 800e024:	4885      	ldr	r0, [pc, #532]	; (800e23c <lwip_netconn_do_writemore+0x278>)
 800e026:	f00c fe5f 	bl	801ace8 <iprintf>
  LWIP_ASSERT("conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len",
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	6a1b      	ldr	r3, [r3, #32]
 800e02e:	699a      	ldr	r2, [r3, #24]
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	6a1b      	ldr	r3, [r3, #32]
 800e034:	695b      	ldr	r3, [r3, #20]
 800e036:	429a      	cmp	r2, r3
 800e038:	d306      	bcc.n	800e048 <lwip_netconn_do_writemore+0x84>
 800e03a:	4b7e      	ldr	r3, [pc, #504]	; (800e234 <lwip_netconn_do_writemore+0x270>)
 800e03c:	f44f 62cf 	mov.w	r2, #1656	; 0x678
 800e040:	4982      	ldr	r1, [pc, #520]	; (800e24c <lwip_netconn_do_writemore+0x288>)
 800e042:	487e      	ldr	r0, [pc, #504]	; (800e23c <lwip_netconn_do_writemore+0x278>)
 800e044:	f00c fe50 	bl	801ace8 <iprintf>
              conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len);
  LWIP_ASSERT("conn->current_msg->msg.w.vector_cnt > 0", conn->current_msg->msg.w.vector_cnt > 0);
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	6a1b      	ldr	r3, [r3, #32]
 800e04c:	899b      	ldrh	r3, [r3, #12]
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d106      	bne.n	800e060 <lwip_netconn_do_writemore+0x9c>
 800e052:	4b78      	ldr	r3, [pc, #480]	; (800e234 <lwip_netconn_do_writemore+0x270>)
 800e054:	f240 6279 	movw	r2, #1657	; 0x679
 800e058:	497d      	ldr	r1, [pc, #500]	; (800e250 <lwip_netconn_do_writemore+0x28c>)
 800e05a:	4878      	ldr	r0, [pc, #480]	; (800e23c <lwip_netconn_do_writemore+0x278>)
 800e05c:	f00c fe44 	bl	801ace8 <iprintf>

  apiflags = conn->current_msg->msg.w.apiflags;
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	6a1b      	ldr	r3, [r3, #32]
 800e064:	7f1b      	ldrb	r3, [r3, #28]
 800e066:	76bb      	strb	r3, [r7, #26]
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	7f1b      	ldrb	r3, [r3, #28]
 800e06c:	f003 0302 	and.w	r3, r3, #2
 800e070:	2b00      	cmp	r3, #0
 800e072:	d104      	bne.n	800e07e <lwip_netconn_do_writemore+0xba>
 800e074:	7ebb      	ldrb	r3, [r7, #26]
 800e076:	f003 0304 	and.w	r3, r3, #4
 800e07a:	2b00      	cmp	r3, #0
 800e07c:	d001      	beq.n	800e082 <lwip_netconn_do_writemore+0xbe>
 800e07e:	2301      	movs	r3, #1
 800e080:	e000      	b.n	800e084 <lwip_netconn_do_writemore+0xc0>
 800e082:	2300      	movs	r3, #0
 800e084:	763b      	strb	r3, [r7, #24]
    }
  } else
#endif /* LWIP_SO_SNDTIMEO */
  {
    do {
      dataptr = (const u8_t *)conn->current_msg->msg.w.vector->ptr + conn->current_msg->msg.w.vector_off;
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	6a1b      	ldr	r3, [r3, #32]
 800e08a:	689b      	ldr	r3, [r3, #8]
 800e08c:	681a      	ldr	r2, [r3, #0]
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	6a1b      	ldr	r3, [r3, #32]
 800e092:	691b      	ldr	r3, [r3, #16]
 800e094:	4413      	add	r3, r2
 800e096:	617b      	str	r3, [r7, #20]
      diff = conn->current_msg->msg.w.vector->len - conn->current_msg->msg.w.vector_off;
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	6a1b      	ldr	r3, [r3, #32]
 800e09c:	689b      	ldr	r3, [r3, #8]
 800e09e:	685a      	ldr	r2, [r3, #4]
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	6a1b      	ldr	r3, [r3, #32]
 800e0a4:	691b      	ldr	r3, [r3, #16]
 800e0a6:	1ad3      	subs	r3, r2, r3
 800e0a8:	613b      	str	r3, [r7, #16]
      if (diff > 0xffffUL) { /* max_u16_t */
 800e0aa:	693b      	ldr	r3, [r7, #16]
 800e0ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e0b0:	d307      	bcc.n	800e0c2 <lwip_netconn_do_writemore+0xfe>
        len = 0xffff;
 800e0b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e0b6:	83bb      	strh	r3, [r7, #28]
        apiflags |= TCP_WRITE_FLAG_MORE;
 800e0b8:	7ebb      	ldrb	r3, [r7, #26]
 800e0ba:	f043 0302 	orr.w	r3, r3, #2
 800e0be:	76bb      	strb	r3, [r7, #26]
 800e0c0:	e001      	b.n	800e0c6 <lwip_netconn_do_writemore+0x102>
      } else {
        len = (u16_t)diff;
 800e0c2:	693b      	ldr	r3, [r7, #16]
 800e0c4:	83bb      	strh	r3, [r7, #28]
      }
      available = tcp_sndbuf(conn->pcb.tcp);
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	685b      	ldr	r3, [r3, #4]
 800e0ca:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800e0ce:	81fb      	strh	r3, [r7, #14]
      if (available < len) {
 800e0d0:	89fa      	ldrh	r2, [r7, #14]
 800e0d2:	8bbb      	ldrh	r3, [r7, #28]
 800e0d4:	429a      	cmp	r2, r3
 800e0d6:	d216      	bcs.n	800e106 <lwip_netconn_do_writemore+0x142>
        /* don't try to write more than sendbuf */
        len = available;
 800e0d8:	89fb      	ldrh	r3, [r7, #14]
 800e0da:	83bb      	strh	r3, [r7, #28]
        if (dontblock) {
 800e0dc:	7e3b      	ldrb	r3, [r7, #24]
 800e0de:	2b00      	cmp	r3, #0
 800e0e0:	d00d      	beq.n	800e0fe <lwip_netconn_do_writemore+0x13a>
          if (!len) {
 800e0e2:	8bbb      	ldrh	r3, [r7, #28]
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	d10e      	bne.n	800e106 <lwip_netconn_do_writemore+0x142>
            /* set error according to partial write or not */
            err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	6a1b      	ldr	r3, [r3, #32]
 800e0ec:	699b      	ldr	r3, [r3, #24]
 800e0ee:	2b00      	cmp	r3, #0
 800e0f0:	d102      	bne.n	800e0f8 <lwip_netconn_do_writemore+0x134>
 800e0f2:	f06f 0306 	mvn.w	r3, #6
 800e0f6:	e000      	b.n	800e0fa <lwip_netconn_do_writemore+0x136>
 800e0f8:	2300      	movs	r3, #0
 800e0fa:	77fb      	strb	r3, [r7, #31]
            goto err_mem;
 800e0fc:	e07d      	b.n	800e1fa <lwip_netconn_do_writemore+0x236>
          }
        } else {
          apiflags |= TCP_WRITE_FLAG_MORE;
 800e0fe:	7ebb      	ldrb	r3, [r7, #26]
 800e100:	f043 0302 	orr.w	r3, r3, #2
 800e104:	76bb      	strb	r3, [r7, #26]
        }
      }
      LWIP_ASSERT("lwip_netconn_do_writemore: invalid length!",
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	6a1b      	ldr	r3, [r3, #32]
 800e10a:	691a      	ldr	r2, [r3, #16]
 800e10c:	8bbb      	ldrh	r3, [r7, #28]
 800e10e:	441a      	add	r2, r3
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	6a1b      	ldr	r3, [r3, #32]
 800e114:	689b      	ldr	r3, [r3, #8]
 800e116:	685b      	ldr	r3, [r3, #4]
 800e118:	429a      	cmp	r2, r3
 800e11a:	d906      	bls.n	800e12a <lwip_netconn_do_writemore+0x166>
 800e11c:	4b45      	ldr	r3, [pc, #276]	; (800e234 <lwip_netconn_do_writemore+0x270>)
 800e11e:	f240 62a4 	movw	r2, #1700	; 0x6a4
 800e122:	494c      	ldr	r1, [pc, #304]	; (800e254 <lwip_netconn_do_writemore+0x290>)
 800e124:	4845      	ldr	r0, [pc, #276]	; (800e23c <lwip_netconn_do_writemore+0x278>)
 800e126:	f00c fddf 	bl	801ace8 <iprintf>
                  ((conn->current_msg->msg.w.vector_off + len) <= conn->current_msg->msg.w.vector->len));
      /* we should loop around for more sending in the following cases:
           1) We couldn't finish the current vector because of 16-bit size limitations.
              tcp_write() and tcp_sndbuf() both are limited to 16-bit sizes
           2) We are sending the remainder of the current vector and have more */
      if ((len == 0xffff && diff > 0xffffUL) ||
 800e12a:	8bbb      	ldrh	r3, [r7, #28]
 800e12c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e130:	4293      	cmp	r3, r2
 800e132:	d103      	bne.n	800e13c <lwip_netconn_do_writemore+0x178>
 800e134:	693b      	ldr	r3, [r7, #16]
 800e136:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e13a:	d209      	bcs.n	800e150 <lwip_netconn_do_writemore+0x18c>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 800e13c:	693b      	ldr	r3, [r7, #16]
 800e13e:	b29b      	uxth	r3, r3
      if ((len == 0xffff && diff > 0xffffUL) ||
 800e140:	8bba      	ldrh	r2, [r7, #28]
 800e142:	429a      	cmp	r2, r3
 800e144:	d10b      	bne.n	800e15e <lwip_netconn_do_writemore+0x19a>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	6a1b      	ldr	r3, [r3, #32]
 800e14a:	899b      	ldrh	r3, [r3, #12]
 800e14c:	2b01      	cmp	r3, #1
 800e14e:	d906      	bls.n	800e15e <lwip_netconn_do_writemore+0x19a>
        write_more = 1;
 800e150:	2301      	movs	r3, #1
 800e152:	767b      	strb	r3, [r7, #25]
        apiflags |= TCP_WRITE_FLAG_MORE;
 800e154:	7ebb      	ldrb	r3, [r7, #26]
 800e156:	f043 0302 	orr.w	r3, r3, #2
 800e15a:	76bb      	strb	r3, [r7, #26]
 800e15c:	e001      	b.n	800e162 <lwip_netconn_do_writemore+0x19e>
      } else {
        write_more = 0;
 800e15e:	2300      	movs	r3, #0
 800e160:	767b      	strb	r3, [r7, #25]
      }
      err = tcp_write(conn->pcb.tcp, dataptr, len, apiflags);
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	6858      	ldr	r0, [r3, #4]
 800e166:	7ebb      	ldrb	r3, [r7, #26]
 800e168:	8bba      	ldrh	r2, [r7, #28]
 800e16a:	6979      	ldr	r1, [r7, #20]
 800e16c:	f006 fcd0 	bl	8014b10 <tcp_write>
 800e170:	4603      	mov	r3, r0
 800e172:	77fb      	strb	r3, [r7, #31]
      if (err == ERR_OK) {
 800e174:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d12c      	bne.n	800e1d6 <lwip_netconn_do_writemore+0x212>
        conn->current_msg->msg.w.offset += len;
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	6a1b      	ldr	r3, [r3, #32]
 800e180:	6999      	ldr	r1, [r3, #24]
 800e182:	8bba      	ldrh	r2, [r7, #28]
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	6a1b      	ldr	r3, [r3, #32]
 800e188:	440a      	add	r2, r1
 800e18a:	619a      	str	r2, [r3, #24]
        conn->current_msg->msg.w.vector_off += len;
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	6a1b      	ldr	r3, [r3, #32]
 800e190:	6919      	ldr	r1, [r3, #16]
 800e192:	8bba      	ldrh	r2, [r7, #28]
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	6a1b      	ldr	r3, [r3, #32]
 800e198:	440a      	add	r2, r1
 800e19a:	611a      	str	r2, [r3, #16]
        /* check if current vector is finished */
        if (conn->current_msg->msg.w.vector_off == conn->current_msg->msg.w.vector->len) {
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	6a1b      	ldr	r3, [r3, #32]
 800e1a0:	691a      	ldr	r2, [r3, #16]
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	6a1b      	ldr	r3, [r3, #32]
 800e1a6:	689b      	ldr	r3, [r3, #8]
 800e1a8:	685b      	ldr	r3, [r3, #4]
 800e1aa:	429a      	cmp	r2, r3
 800e1ac:	d113      	bne.n	800e1d6 <lwip_netconn_do_writemore+0x212>
          conn->current_msg->msg.w.vector_cnt--;
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	6a1b      	ldr	r3, [r3, #32]
 800e1b2:	899a      	ldrh	r2, [r3, #12]
 800e1b4:	3a01      	subs	r2, #1
 800e1b6:	b292      	uxth	r2, r2
 800e1b8:	819a      	strh	r2, [r3, #12]
          /* if we have additional vectors, move on to them */
          if (conn->current_msg->msg.w.vector_cnt > 0) {
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	6a1b      	ldr	r3, [r3, #32]
 800e1be:	899b      	ldrh	r3, [r3, #12]
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d008      	beq.n	800e1d6 <lwip_netconn_do_writemore+0x212>
            conn->current_msg->msg.w.vector++;
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	6a1b      	ldr	r3, [r3, #32]
 800e1c8:	689a      	ldr	r2, [r3, #8]
 800e1ca:	3208      	adds	r2, #8
 800e1cc:	609a      	str	r2, [r3, #8]
            conn->current_msg->msg.w.vector_off = 0;
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	6a1b      	ldr	r3, [r3, #32]
 800e1d2:	2200      	movs	r2, #0
 800e1d4:	611a      	str	r2, [r3, #16]
          }
        }
      }
    } while (write_more && err == ERR_OK);
 800e1d6:	7e7b      	ldrb	r3, [r7, #25]
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	d004      	beq.n	800e1e6 <lwip_netconn_do_writemore+0x222>
 800e1dc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e1e0:	2b00      	cmp	r3, #0
 800e1e2:	f43f af50 	beq.w	800e086 <lwip_netconn_do_writemore+0xc2>
    /* if OK or memory error, check available space */
    if ((err == ERR_OK) || (err == ERR_MEM)) {
 800e1e6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	d004      	beq.n	800e1f8 <lwip_netconn_do_writemore+0x234>
 800e1ee:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e1f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e1f6:	d146      	bne.n	800e286 <lwip_netconn_do_writemore+0x2c2>
err_mem:
 800e1f8:	bf00      	nop
      if (dontblock && (conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len)) {
 800e1fa:	7e3b      	ldrb	r3, [r7, #24]
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	d02b      	beq.n	800e258 <lwip_netconn_do_writemore+0x294>
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	6a1b      	ldr	r3, [r3, #32]
 800e204:	699a      	ldr	r2, [r3, #24]
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	6a1b      	ldr	r3, [r3, #32]
 800e20a:	695b      	ldr	r3, [r3, #20]
 800e20c:	429a      	cmp	r2, r3
 800e20e:	d223      	bcs.n	800e258 <lwip_netconn_do_writemore+0x294>
        /* non-blocking write did not write everything: mark the pcb non-writable
           and let poll_tcp check writable space to mark the pcb writable again */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e214:	2b00      	cmp	r3, #0
 800e216:	d005      	beq.n	800e224 <lwip_netconn_do_writemore+0x260>
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e21c:	2200      	movs	r2, #0
 800e21e:	2103      	movs	r1, #3
 800e220:	6878      	ldr	r0, [r7, #4]
 800e222:	4798      	blx	r3
        conn->flags |= NETCONN_FLAG_CHECK_WRITESPACE;
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	7f1b      	ldrb	r3, [r3, #28]
 800e228:	f043 0310 	orr.w	r3, r3, #16
 800e22c:	b2da      	uxtb	r2, r3
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	771a      	strb	r2, [r3, #28]
 800e232:	e028      	b.n	800e286 <lwip_netconn_do_writemore+0x2c2>
 800e234:	0801fa38 	.word	0x0801fa38
 800e238:	0801fb90 	.word	0x0801fb90
 800e23c:	0801fa7c 	.word	0x0801fa7c
 800e240:	0801fe98 	.word	0x0801fe98
 800e244:	0801fba0 	.word	0x0801fba0
 800e248:	0801feb8 	.word	0x0801feb8
 800e24c:	0801fed0 	.word	0x0801fed0
 800e250:	0801ff10 	.word	0x0801ff10
 800e254:	0801ff38 	.word	0x0801ff38
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	685b      	ldr	r3, [r3, #4]
 800e25c:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800e260:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800e264:	d305      	bcc.n	800e272 <lwip_netconn_do_writemore+0x2ae>
                 (tcp_sndqueuelen(conn->pcb.tcp) >= TCP_SNDQUEUELOWAT)) {
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	685b      	ldr	r3, [r3, #4]
 800e26a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 800e26e:	2b04      	cmp	r3, #4
 800e270:	d909      	bls.n	800e286 <lwip_netconn_do_writemore+0x2c2>
        /* The queued byte- or pbuf-count exceeds the configured low-water limit,
           let select mark this pcb as non-writable. */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e276:	2b00      	cmp	r3, #0
 800e278:	d005      	beq.n	800e286 <lwip_netconn_do_writemore+0x2c2>
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e27e:	2200      	movs	r2, #0
 800e280:	2103      	movs	r1, #3
 800e282:	6878      	ldr	r0, [r7, #4]
 800e284:	4798      	blx	r3
      }
    }

    if (err == ERR_OK) {
 800e286:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	d11d      	bne.n	800e2ca <lwip_netconn_do_writemore+0x306>
      err_t out_err;
      if ((conn->current_msg->msg.w.offset == conn->current_msg->msg.w.len) || dontblock) {
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	6a1b      	ldr	r3, [r3, #32]
 800e292:	699a      	ldr	r2, [r3, #24]
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	6a1b      	ldr	r3, [r3, #32]
 800e298:	695b      	ldr	r3, [r3, #20]
 800e29a:	429a      	cmp	r2, r3
 800e29c:	d002      	beq.n	800e2a4 <lwip_netconn_do_writemore+0x2e0>
 800e29e:	7e3b      	ldrb	r3, [r7, #24]
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	d001      	beq.n	800e2a8 <lwip_netconn_do_writemore+0x2e4>
        /* return sent length (caller reads length from msg.w.offset) */
        write_finished = 1;
 800e2a4:	2301      	movs	r3, #1
 800e2a6:	76fb      	strb	r3, [r7, #27]
      }
      out_err = tcp_output(conn->pcb.tcp);
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	685b      	ldr	r3, [r3, #4]
 800e2ac:	4618      	mov	r0, r3
 800e2ae:	f007 fa1b 	bl	80156e8 <tcp_output>
 800e2b2:	4603      	mov	r3, r0
 800e2b4:	733b      	strb	r3, [r7, #12]
      if (out_err == ERR_RTE) {
 800e2b6:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800e2ba:	f113 0f04 	cmn.w	r3, #4
 800e2be:	d12c      	bne.n	800e31a <lwip_netconn_do_writemore+0x356>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 800e2c0:	7b3b      	ldrb	r3, [r7, #12]
 800e2c2:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800e2c4:	2301      	movs	r3, #1
 800e2c6:	76fb      	strb	r3, [r7, #27]
 800e2c8:	e027      	b.n	800e31a <lwip_netconn_do_writemore+0x356>
      }
    } else if (err == ERR_MEM) {
 800e2ca:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e2ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e2d2:	d120      	bne.n	800e316 <lwip_netconn_do_writemore+0x352>
         For blocking sockets, we do NOT return to the application
         thread, since ERR_MEM is only a temporary error! Non-blocking
         will remain non-writable until sent_tcp/poll_tcp is called */

      /* tcp_write returned ERR_MEM, try tcp_output anyway */
      err_t out_err = tcp_output(conn->pcb.tcp);
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	685b      	ldr	r3, [r3, #4]
 800e2d8:	4618      	mov	r0, r3
 800e2da:	f007 fa05 	bl	80156e8 <tcp_output>
 800e2de:	4603      	mov	r3, r0
 800e2e0:	737b      	strb	r3, [r7, #13]
      if (out_err == ERR_RTE) {
 800e2e2:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800e2e6:	f113 0f04 	cmn.w	r3, #4
 800e2ea:	d104      	bne.n	800e2f6 <lwip_netconn_do_writemore+0x332>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 800e2ec:	7b7b      	ldrb	r3, [r7, #13]
 800e2ee:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800e2f0:	2301      	movs	r3, #1
 800e2f2:	76fb      	strb	r3, [r7, #27]
 800e2f4:	e011      	b.n	800e31a <lwip_netconn_do_writemore+0x356>
      } else if (dontblock) {
 800e2f6:	7e3b      	ldrb	r3, [r7, #24]
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d00e      	beq.n	800e31a <lwip_netconn_do_writemore+0x356>
        /* non-blocking write is done on ERR_MEM, set error according
           to partial write or not */
        err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	6a1b      	ldr	r3, [r3, #32]
 800e300:	699b      	ldr	r3, [r3, #24]
 800e302:	2b00      	cmp	r3, #0
 800e304:	d102      	bne.n	800e30c <lwip_netconn_do_writemore+0x348>
 800e306:	f06f 0306 	mvn.w	r3, #6
 800e30a:	e000      	b.n	800e30e <lwip_netconn_do_writemore+0x34a>
 800e30c:	2300      	movs	r3, #0
 800e30e:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800e310:	2301      	movs	r3, #1
 800e312:	76fb      	strb	r3, [r7, #27]
 800e314:	e001      	b.n	800e31a <lwip_netconn_do_writemore+0x356>
      }
    } else {
      /* On errors != ERR_MEM, we don't try writing any more but return
         the error to the application thread. */
      write_finished = 1;
 800e316:	2301      	movs	r3, #1
 800e318:	76fb      	strb	r3, [r7, #27]
    }
  }
  if (write_finished) {
 800e31a:	7efb      	ldrb	r3, [r7, #27]
 800e31c:	2b00      	cmp	r3, #0
 800e31e:	d015      	beq.n	800e34c <lwip_netconn_do_writemore+0x388>
    /* everything was written: set back connection state
       and back to application task */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	6a1b      	ldr	r3, [r3, #32]
 800e324:	681b      	ldr	r3, [r3, #0]
 800e326:	330c      	adds	r3, #12
 800e328:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	6a1b      	ldr	r3, [r3, #32]
 800e32e:	7ffa      	ldrb	r2, [r7, #31]
 800e330:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	2200      	movs	r2, #0
 800e336:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	2200      	movs	r2, #0
 800e33c:	705a      	strb	r2, [r3, #1]
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800e33e:	78fb      	ldrb	r3, [r7, #3]
 800e340:	2b00      	cmp	r3, #0
 800e342:	d006      	beq.n	800e352 <lwip_netconn_do_writemore+0x38e>
#endif
    {
      sys_sem_signal(op_completed_sem);
 800e344:	68b8      	ldr	r0, [r7, #8]
 800e346:	f00b fc01 	bl	8019b4c <sys_sem_signal>
 800e34a:	e002      	b.n	800e352 <lwip_netconn_do_writemore+0x38e>
    }
  }
#if LWIP_TCPIP_CORE_LOCKING
  else {
    return ERR_MEM;
 800e34c:	f04f 33ff 	mov.w	r3, #4294967295
 800e350:	e000      	b.n	800e354 <lwip_netconn_do_writemore+0x390>
  }
#endif
  return ERR_OK;
 800e352:	2300      	movs	r3, #0
}
 800e354:	4618      	mov	r0, r3
 800e356:	3720      	adds	r7, #32
 800e358:	46bd      	mov	sp, r7
 800e35a:	bd80      	pop	{r7, pc}

0800e35c <lwip_netconn_do_close>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_close(void *m)
{
 800e35c:	b580      	push	{r7, lr}
 800e35e:	b084      	sub	sp, #16
 800e360:	af00      	add	r7, sp, #0
 800e362:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	60fb      	str	r3, [r7, #12]

#if LWIP_TCP
  enum netconn_state state = msg->conn->state;
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	785b      	ldrb	r3, [r3, #1]
 800e36e:	72fb      	strb	r3, [r7, #11]
  /* First check if this is a TCP netconn and if it is in a correct state
      (LISTEN doesn't support half shutdown) */
  if ((msg->conn->pcb.tcp != NULL) &&
 800e370:	68fb      	ldr	r3, [r7, #12]
 800e372:	681b      	ldr	r3, [r3, #0]
 800e374:	685b      	ldr	r3, [r3, #4]
 800e376:	2b00      	cmp	r3, #0
 800e378:	d069      	beq.n	800e44e <lwip_netconn_do_close+0xf2>
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 800e37a:	68fb      	ldr	r3, [r7, #12]
 800e37c:	681b      	ldr	r3, [r3, #0]
 800e37e:	781b      	ldrb	r3, [r3, #0]
 800e380:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if ((msg->conn->pcb.tcp != NULL) &&
 800e384:	2b10      	cmp	r3, #16
 800e386:	d162      	bne.n	800e44e <lwip_netconn_do_close+0xf2>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 800e388:	68fb      	ldr	r3, [r7, #12]
 800e38a:	7a1b      	ldrb	r3, [r3, #8]
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 800e38c:	2b03      	cmp	r3, #3
 800e38e:	d002      	beq.n	800e396 <lwip_netconn_do_close+0x3a>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 800e390:	7afb      	ldrb	r3, [r7, #11]
 800e392:	2b02      	cmp	r3, #2
 800e394:	d05b      	beq.n	800e44e <lwip_netconn_do_close+0xf2>
    /* Check if we are in a connected state */
    if (state == NETCONN_CONNECT) {
 800e396:	7afb      	ldrb	r3, [r7, #11]
 800e398:	2b03      	cmp	r3, #3
 800e39a:	d103      	bne.n	800e3a4 <lwip_netconn_do_close+0x48>
      /* TCP connect in progress: cannot shutdown */
      msg->err = ERR_CONN;
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	22f5      	movs	r2, #245	; 0xf5
 800e3a0:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 800e3a2:	e059      	b.n	800e458 <lwip_netconn_do_close+0xfc>
    } else if (state == NETCONN_WRITE) {
 800e3a4:	7afb      	ldrb	r3, [r7, #11]
 800e3a6:	2b01      	cmp	r3, #1
 800e3a8:	d103      	bne.n	800e3b2 <lwip_netconn_do_close+0x56>
        msg->err = tcp_shutdown(msg->conn->pcb.tcp, 1, 0);
      }
    }
    if (state == NETCONN_NONE) {
#else /* LWIP_NETCONN_FULLDUPLEX */
      msg->err = ERR_INPROGRESS;
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	22fb      	movs	r2, #251	; 0xfb
 800e3ae:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 800e3b0:	e052      	b.n	800e458 <lwip_netconn_do_close+0xfc>
    } else {
#endif /* LWIP_NETCONN_FULLDUPLEX */
      if (msg->msg.sd.shut & NETCONN_SHUT_RD) {
 800e3b2:	68fb      	ldr	r3, [r7, #12]
 800e3b4:	7a1b      	ldrb	r3, [r3, #8]
 800e3b6:	f003 0301 	and.w	r3, r3, #1
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	d004      	beq.n	800e3c8 <lwip_netconn_do_close+0x6c>
#if LWIP_NETCONN_FULLDUPLEX
        /* Mark mboxes invalid */
        netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
        netconn_drain(msg->conn);
 800e3be:	68fb      	ldr	r3, [r7, #12]
 800e3c0:	681b      	ldr	r3, [r3, #0]
 800e3c2:	4618      	mov	r0, r3
 800e3c4:	f7ff f964 	bl	800d690 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */
      }
      LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	681b      	ldr	r3, [r3, #0]
 800e3cc:	6a1b      	ldr	r3, [r3, #32]
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	d006      	beq.n	800e3e0 <lwip_netconn_do_close+0x84>
 800e3d2:	4b23      	ldr	r3, [pc, #140]	; (800e460 <lwip_netconn_do_close+0x104>)
 800e3d4:	f240 72bd 	movw	r2, #1981	; 0x7bd
 800e3d8:	4922      	ldr	r1, [pc, #136]	; (800e464 <lwip_netconn_do_close+0x108>)
 800e3da:	4823      	ldr	r0, [pc, #140]	; (800e468 <lwip_netconn_do_close+0x10c>)
 800e3dc:	f00c fc84 	bl	801ace8 <iprintf>
      msg->conn->state = NETCONN_CLOSE;
 800e3e0:	68fb      	ldr	r3, [r7, #12]
 800e3e2:	681b      	ldr	r3, [r3, #0]
 800e3e4:	2204      	movs	r2, #4
 800e3e6:	705a      	strb	r2, [r3, #1]
      msg->conn->current_msg = msg;
 800e3e8:	68fb      	ldr	r3, [r7, #12]
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	68fa      	ldr	r2, [r7, #12]
 800e3ee:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
      if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800e3f0:	68fb      	ldr	r3, [r7, #12]
 800e3f2:	681b      	ldr	r3, [r3, #0]
 800e3f4:	2100      	movs	r1, #0
 800e3f6:	4618      	mov	r0, r3
 800e3f8:	f7ff f9c8 	bl	800d78c <lwip_netconn_do_close_internal>
 800e3fc:	4603      	mov	r3, r0
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d029      	beq.n	800e456 <lwip_netconn_do_close+0xfa>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800e402:	68fb      	ldr	r3, [r7, #12]
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	785b      	ldrb	r3, [r3, #1]
 800e408:	2b04      	cmp	r3, #4
 800e40a:	d006      	beq.n	800e41a <lwip_netconn_do_close+0xbe>
 800e40c:	4b14      	ldr	r3, [pc, #80]	; (800e460 <lwip_netconn_do_close+0x104>)
 800e40e:	f240 72c2 	movw	r2, #1986	; 0x7c2
 800e412:	4916      	ldr	r1, [pc, #88]	; (800e46c <lwip_netconn_do_close+0x110>)
 800e414:	4814      	ldr	r0, [pc, #80]	; (800e468 <lwip_netconn_do_close+0x10c>)
 800e416:	f00c fc67 	bl	801ace8 <iprintf>
        UNLOCK_TCPIP_CORE();
 800e41a:	4815      	ldr	r0, [pc, #84]	; (800e470 <lwip_netconn_do_close+0x114>)
 800e41c:	f00b fc07 	bl	8019c2e <sys_mutex_unlock>
        sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800e420:	68fb      	ldr	r3, [r7, #12]
 800e422:	681b      	ldr	r3, [r3, #0]
 800e424:	330c      	adds	r3, #12
 800e426:	2100      	movs	r1, #0
 800e428:	4618      	mov	r0, r3
 800e42a:	f00b fb5e 	bl	8019aea <sys_arch_sem_wait>
        LOCK_TCPIP_CORE();
 800e42e:	4810      	ldr	r0, [pc, #64]	; (800e470 <lwip_netconn_do_close+0x114>)
 800e430:	f00b fbee 	bl	8019c10 <sys_mutex_lock>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	681b      	ldr	r3, [r3, #0]
 800e438:	785b      	ldrb	r3, [r3, #1]
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	d00b      	beq.n	800e456 <lwip_netconn_do_close+0xfa>
 800e43e:	4b08      	ldr	r3, [pc, #32]	; (800e460 <lwip_netconn_do_close+0x104>)
 800e440:	f240 72c6 	movw	r2, #1990	; 0x7c6
 800e444:	4909      	ldr	r1, [pc, #36]	; (800e46c <lwip_netconn_do_close+0x110>)
 800e446:	4808      	ldr	r0, [pc, #32]	; (800e468 <lwip_netconn_do_close+0x10c>)
 800e448:	f00c fc4e 	bl	801ace8 <iprintf>
      }
#else /* LWIP_TCPIP_CORE_LOCKING */
      lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
      /* for tcp netconns, lwip_netconn_do_close_internal ACKs the message */
      return;
 800e44c:	e003      	b.n	800e456 <lwip_netconn_do_close+0xfa>
    }
  } else
#endif /* LWIP_TCP */
  {
    msg->err = ERR_CONN;
 800e44e:	68fb      	ldr	r3, [r7, #12]
 800e450:	22f5      	movs	r2, #245	; 0xf5
 800e452:	711a      	strb	r2, [r3, #4]
 800e454:	e000      	b.n	800e458 <lwip_netconn_do_close+0xfc>
      return;
 800e456:	bf00      	nop
  }
  TCPIP_APIMSG_ACK(msg);
}
 800e458:	3710      	adds	r7, #16
 800e45a:	46bd      	mov	sp, r7
 800e45c:	bd80      	pop	{r7, pc}
 800e45e:	bf00      	nop
 800e460:	0801fa38 	.word	0x0801fa38
 800e464:	0801fddc 	.word	0x0801fddc
 800e468:	0801fa7c 	.word	0x0801fa7c
 800e46c:	0801fdf8 	.word	0x0801fdf8
 800e470:	20004588 	.word	0x20004588

0800e474 <netbuf_new>:
 * @return a pointer to a new netbuf
 *         NULL on lack of memory
 */
struct
netbuf *netbuf_new(void)
{
 800e474:	b580      	push	{r7, lr}
 800e476:	b082      	sub	sp, #8
 800e478:	af00      	add	r7, sp, #0
  struct netbuf *buf;

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800e47a:	2006      	movs	r0, #6
 800e47c:	f000 ff5c 	bl	800f338 <memp_malloc>
 800e480:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	2b00      	cmp	r3, #0
 800e486:	d004      	beq.n	800e492 <netbuf_new+0x1e>
    memset(buf, 0, sizeof(struct netbuf));
 800e488:	2210      	movs	r2, #16
 800e48a:	2100      	movs	r1, #0
 800e48c:	6878      	ldr	r0, [r7, #4]
 800e48e:	f00b fd66 	bl	8019f5e <memset>
  }
  return buf;
 800e492:	687b      	ldr	r3, [r7, #4]
}
 800e494:	4618      	mov	r0, r3
 800e496:	3708      	adds	r7, #8
 800e498:	46bd      	mov	sp, r7
 800e49a:	bd80      	pop	{r7, pc}

0800e49c <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 800e49c:	b580      	push	{r7, lr}
 800e49e:	b082      	sub	sp, #8
 800e4a0:	af00      	add	r7, sp, #0
 800e4a2:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	2b00      	cmp	r3, #0
 800e4a8:	d013      	beq.n	800e4d2 <netbuf_delete+0x36>
    if (buf->p != NULL) {
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	681b      	ldr	r3, [r3, #0]
 800e4ae:	2b00      	cmp	r3, #0
 800e4b0:	d00b      	beq.n	800e4ca <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	681b      	ldr	r3, [r3, #0]
 800e4b6:	4618      	mov	r0, r3
 800e4b8:	f001 fdb8 	bl	801002c <pbuf_free>
      buf->p = buf->ptr = NULL;
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	2200      	movs	r2, #0
 800e4c0:	605a      	str	r2, [r3, #4]
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	685a      	ldr	r2, [r3, #4]
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 800e4ca:	6879      	ldr	r1, [r7, #4]
 800e4cc:	2006      	movs	r0, #6
 800e4ce:	f000 ff85 	bl	800f3dc <memp_free>
  }
}
 800e4d2:	bf00      	nop
 800e4d4:	3708      	adds	r7, #8
 800e4d6:	46bd      	mov	sp, r7
 800e4d8:	bd80      	pop	{r7, pc}
	...

0800e4dc <netbuf_ref>:
 * @return ERR_OK if data is referenced
 *         ERR_MEM if data couldn't be referenced due to lack of memory
 */
err_t
netbuf_ref(struct netbuf *buf, const void *dataptr, u16_t size)
{
 800e4dc:	b580      	push	{r7, lr}
 800e4de:	b084      	sub	sp, #16
 800e4e0:	af00      	add	r7, sp, #0
 800e4e2:	60f8      	str	r0, [r7, #12]
 800e4e4:	60b9      	str	r1, [r7, #8]
 800e4e6:	4613      	mov	r3, r2
 800e4e8:	80fb      	strh	r3, [r7, #6]
  LWIP_ERROR("netbuf_ref: invalid buf", (buf != NULL), return ERR_ARG;);
 800e4ea:	68fb      	ldr	r3, [r7, #12]
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	d108      	bne.n	800e502 <netbuf_ref+0x26>
 800e4f0:	4b1c      	ldr	r3, [pc, #112]	; (800e564 <netbuf_ref+0x88>)
 800e4f2:	2299      	movs	r2, #153	; 0x99
 800e4f4:	491c      	ldr	r1, [pc, #112]	; (800e568 <netbuf_ref+0x8c>)
 800e4f6:	481d      	ldr	r0, [pc, #116]	; (800e56c <netbuf_ref+0x90>)
 800e4f8:	f00c fbf6 	bl	801ace8 <iprintf>
 800e4fc:	f06f 030f 	mvn.w	r3, #15
 800e500:	e02b      	b.n	800e55a <netbuf_ref+0x7e>
  if (buf->p != NULL) {
 800e502:	68fb      	ldr	r3, [r7, #12]
 800e504:	681b      	ldr	r3, [r3, #0]
 800e506:	2b00      	cmp	r3, #0
 800e508:	d004      	beq.n	800e514 <netbuf_ref+0x38>
    pbuf_free(buf->p);
 800e50a:	68fb      	ldr	r3, [r7, #12]
 800e50c:	681b      	ldr	r3, [r3, #0]
 800e50e:	4618      	mov	r0, r3
 800e510:	f001 fd8c 	bl	801002c <pbuf_free>
  }
  buf->p = pbuf_alloc(PBUF_TRANSPORT, 0, PBUF_REF);
 800e514:	2241      	movs	r2, #65	; 0x41
 800e516:	2100      	movs	r1, #0
 800e518:	2036      	movs	r0, #54	; 0x36
 800e51a:	f001 faa7 	bl	800fa6c <pbuf_alloc>
 800e51e:	4602      	mov	r2, r0
 800e520:	68fb      	ldr	r3, [r7, #12]
 800e522:	601a      	str	r2, [r3, #0]
  if (buf->p == NULL) {
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	681b      	ldr	r3, [r3, #0]
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d105      	bne.n	800e538 <netbuf_ref+0x5c>
    buf->ptr = NULL;
 800e52c:	68fb      	ldr	r3, [r7, #12]
 800e52e:	2200      	movs	r2, #0
 800e530:	605a      	str	r2, [r3, #4]
    return ERR_MEM;
 800e532:	f04f 33ff 	mov.w	r3, #4294967295
 800e536:	e010      	b.n	800e55a <netbuf_ref+0x7e>
  }
  ((struct pbuf_rom *)buf->p)->payload = dataptr;
 800e538:	68fb      	ldr	r3, [r7, #12]
 800e53a:	681b      	ldr	r3, [r3, #0]
 800e53c:	68ba      	ldr	r2, [r7, #8]
 800e53e:	605a      	str	r2, [r3, #4]
  buf->p->len = buf->p->tot_len = size;
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	681b      	ldr	r3, [r3, #0]
 800e544:	88fa      	ldrh	r2, [r7, #6]
 800e546:	811a      	strh	r2, [r3, #8]
 800e548:	68fa      	ldr	r2, [r7, #12]
 800e54a:	6812      	ldr	r2, [r2, #0]
 800e54c:	891b      	ldrh	r3, [r3, #8]
 800e54e:	8153      	strh	r3, [r2, #10]
  buf->ptr = buf->p;
 800e550:	68fb      	ldr	r3, [r7, #12]
 800e552:	681a      	ldr	r2, [r3, #0]
 800e554:	68fb      	ldr	r3, [r7, #12]
 800e556:	605a      	str	r2, [r3, #4]
  return ERR_OK;
 800e558:	2300      	movs	r3, #0
}
 800e55a:	4618      	mov	r0, r3
 800e55c:	3710      	adds	r7, #16
 800e55e:	46bd      	mov	sp, r7
 800e560:	bd80      	pop	{r7, pc}
 800e562:	bf00      	nop
 800e564:	0801ff90 	.word	0x0801ff90
 800e568:	08020048 	.word	0x08020048
 800e56c:	0801ffe0 	.word	0x0801ffe0

0800e570 <netbuf_data>:
 * @return ERR_OK if the information was retrieved,
 *         ERR_BUF on error.
 */
err_t
netbuf_data(struct netbuf *buf, void **dataptr, u16_t *len)
{
 800e570:	b580      	push	{r7, lr}
 800e572:	b084      	sub	sp, #16
 800e574:	af00      	add	r7, sp, #0
 800e576:	60f8      	str	r0, [r7, #12]
 800e578:	60b9      	str	r1, [r7, #8]
 800e57a:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netbuf_data: invalid buf", (buf != NULL), return ERR_ARG;);
 800e57c:	68fb      	ldr	r3, [r7, #12]
 800e57e:	2b00      	cmp	r3, #0
 800e580:	d108      	bne.n	800e594 <netbuf_data+0x24>
 800e582:	4b1b      	ldr	r3, [pc, #108]	; (800e5f0 <netbuf_data+0x80>)
 800e584:	22c6      	movs	r2, #198	; 0xc6
 800e586:	491b      	ldr	r1, [pc, #108]	; (800e5f4 <netbuf_data+0x84>)
 800e588:	481b      	ldr	r0, [pc, #108]	; (800e5f8 <netbuf_data+0x88>)
 800e58a:	f00c fbad 	bl	801ace8 <iprintf>
 800e58e:	f06f 030f 	mvn.w	r3, #15
 800e592:	e029      	b.n	800e5e8 <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 800e594:	68bb      	ldr	r3, [r7, #8]
 800e596:	2b00      	cmp	r3, #0
 800e598:	d108      	bne.n	800e5ac <netbuf_data+0x3c>
 800e59a:	4b15      	ldr	r3, [pc, #84]	; (800e5f0 <netbuf_data+0x80>)
 800e59c:	22c7      	movs	r2, #199	; 0xc7
 800e59e:	4917      	ldr	r1, [pc, #92]	; (800e5fc <netbuf_data+0x8c>)
 800e5a0:	4815      	ldr	r0, [pc, #84]	; (800e5f8 <netbuf_data+0x88>)
 800e5a2:	f00c fba1 	bl	801ace8 <iprintf>
 800e5a6:	f06f 030f 	mvn.w	r3, #15
 800e5aa:	e01d      	b.n	800e5e8 <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid len", (len != NULL), return ERR_ARG;);
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	d108      	bne.n	800e5c4 <netbuf_data+0x54>
 800e5b2:	4b0f      	ldr	r3, [pc, #60]	; (800e5f0 <netbuf_data+0x80>)
 800e5b4:	22c8      	movs	r2, #200	; 0xc8
 800e5b6:	4912      	ldr	r1, [pc, #72]	; (800e600 <netbuf_data+0x90>)
 800e5b8:	480f      	ldr	r0, [pc, #60]	; (800e5f8 <netbuf_data+0x88>)
 800e5ba:	f00c fb95 	bl	801ace8 <iprintf>
 800e5be:	f06f 030f 	mvn.w	r3, #15
 800e5c2:	e011      	b.n	800e5e8 <netbuf_data+0x78>

  if (buf->ptr == NULL) {
 800e5c4:	68fb      	ldr	r3, [r7, #12]
 800e5c6:	685b      	ldr	r3, [r3, #4]
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d102      	bne.n	800e5d2 <netbuf_data+0x62>
    return ERR_BUF;
 800e5cc:	f06f 0301 	mvn.w	r3, #1
 800e5d0:	e00a      	b.n	800e5e8 <netbuf_data+0x78>
  }
  *dataptr = buf->ptr->payload;
 800e5d2:	68fb      	ldr	r3, [r7, #12]
 800e5d4:	685b      	ldr	r3, [r3, #4]
 800e5d6:	685a      	ldr	r2, [r3, #4]
 800e5d8:	68bb      	ldr	r3, [r7, #8]
 800e5da:	601a      	str	r2, [r3, #0]
  *len = buf->ptr->len;
 800e5dc:	68fb      	ldr	r3, [r7, #12]
 800e5de:	685b      	ldr	r3, [r3, #4]
 800e5e0:	895a      	ldrh	r2, [r3, #10]
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	801a      	strh	r2, [r3, #0]
  return ERR_OK;
 800e5e6:	2300      	movs	r3, #0
}
 800e5e8:	4618      	mov	r0, r3
 800e5ea:	3710      	adds	r7, #16
 800e5ec:	46bd      	mov	sp, r7
 800e5ee:	bd80      	pop	{r7, pc}
 800e5f0:	0801ff90 	.word	0x0801ff90
 800e5f4:	08020098 	.word	0x08020098
 800e5f8:	0801ffe0 	.word	0x0801ffe0
 800e5fc:	080200b4 	.word	0x080200b4
 800e600:	080200d4 	.word	0x080200d4

0800e604 <netbuf_next>:
 *         1  if moved to the next part but now there is no next part
 *         0  if moved to the next part and there are still more parts
 */
s8_t
netbuf_next(struct netbuf *buf)
{
 800e604:	b580      	push	{r7, lr}
 800e606:	b082      	sub	sp, #8
 800e608:	af00      	add	r7, sp, #0
 800e60a:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("netbuf_next: invalid buf", (buf != NULL), return -1;);
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d108      	bne.n	800e624 <netbuf_next+0x20>
 800e612:	4b11      	ldr	r3, [pc, #68]	; (800e658 <netbuf_next+0x54>)
 800e614:	22e0      	movs	r2, #224	; 0xe0
 800e616:	4911      	ldr	r1, [pc, #68]	; (800e65c <netbuf_next+0x58>)
 800e618:	4811      	ldr	r0, [pc, #68]	; (800e660 <netbuf_next+0x5c>)
 800e61a:	f00c fb65 	bl	801ace8 <iprintf>
 800e61e:	f04f 33ff 	mov.w	r3, #4294967295
 800e622:	e014      	b.n	800e64e <netbuf_next+0x4a>
  if (buf->ptr->next == NULL) {
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	685b      	ldr	r3, [r3, #4]
 800e628:	681b      	ldr	r3, [r3, #0]
 800e62a:	2b00      	cmp	r3, #0
 800e62c:	d102      	bne.n	800e634 <netbuf_next+0x30>
    return -1;
 800e62e:	f04f 33ff 	mov.w	r3, #4294967295
 800e632:	e00c      	b.n	800e64e <netbuf_next+0x4a>
  }
  buf->ptr = buf->ptr->next;
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	685b      	ldr	r3, [r3, #4]
 800e638:	681a      	ldr	r2, [r3, #0]
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	605a      	str	r2, [r3, #4]
  if (buf->ptr->next == NULL) {
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	685b      	ldr	r3, [r3, #4]
 800e642:	681b      	ldr	r3, [r3, #0]
 800e644:	2b00      	cmp	r3, #0
 800e646:	d101      	bne.n	800e64c <netbuf_next+0x48>
    return 1;
 800e648:	2301      	movs	r3, #1
 800e64a:	e000      	b.n	800e64e <netbuf_next+0x4a>
  }
  return 0;
 800e64c:	2300      	movs	r3, #0
}
 800e64e:	4618      	mov	r0, r3
 800e650:	3708      	adds	r7, #8
 800e652:	46bd      	mov	sp, r7
 800e654:	bd80      	pop	{r7, pc}
 800e656:	bf00      	nop
 800e658:	0801ff90 	.word	0x0801ff90
 800e65c:	080200f0 	.word	0x080200f0
 800e660:	0801ffe0 	.word	0x0801ffe0

0800e664 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 800e664:	b580      	push	{r7, lr}
 800e666:	b084      	sub	sp, #16
 800e668:	af00      	add	r7, sp, #0
 800e66a:	6078      	str	r0, [r7, #4]
 800e66c:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 800e66e:	f008 f903 	bl	8016878 <sys_timeouts_sleeptime>
 800e672:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800e674:	68fb      	ldr	r3, [r7, #12]
 800e676:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e67a:	d10b      	bne.n	800e694 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 800e67c:	4813      	ldr	r0, [pc, #76]	; (800e6cc <tcpip_timeouts_mbox_fetch+0x68>)
 800e67e:	f00b fad6 	bl	8019c2e <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 800e682:	2200      	movs	r2, #0
 800e684:	6839      	ldr	r1, [r7, #0]
 800e686:	6878      	ldr	r0, [r7, #4]
 800e688:	f00b f98e 	bl	80199a8 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 800e68c:	480f      	ldr	r0, [pc, #60]	; (800e6cc <tcpip_timeouts_mbox_fetch+0x68>)
 800e68e:	f00b fabf 	bl	8019c10 <sys_mutex_lock>
    return;
 800e692:	e018      	b.n	800e6c6 <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 800e694:	68fb      	ldr	r3, [r7, #12]
 800e696:	2b00      	cmp	r3, #0
 800e698:	d102      	bne.n	800e6a0 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 800e69a:	f008 f8b3 	bl	8016804 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800e69e:	e7e6      	b.n	800e66e <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 800e6a0:	480a      	ldr	r0, [pc, #40]	; (800e6cc <tcpip_timeouts_mbox_fetch+0x68>)
 800e6a2:	f00b fac4 	bl	8019c2e <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800e6a6:	68fa      	ldr	r2, [r7, #12]
 800e6a8:	6839      	ldr	r1, [r7, #0]
 800e6aa:	6878      	ldr	r0, [r7, #4]
 800e6ac:	f00b f97c 	bl	80199a8 <sys_arch_mbox_fetch>
 800e6b0:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 800e6b2:	4806      	ldr	r0, [pc, #24]	; (800e6cc <tcpip_timeouts_mbox_fetch+0x68>)
 800e6b4:	f00b faac 	bl	8019c10 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 800e6b8:	68bb      	ldr	r3, [r7, #8]
 800e6ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e6be:	d102      	bne.n	800e6c6 <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 800e6c0:	f008 f8a0 	bl	8016804 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800e6c4:	e7d3      	b.n	800e66e <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 800e6c6:	3710      	adds	r7, #16
 800e6c8:	46bd      	mov	sp, r7
 800e6ca:	bd80      	pop	{r7, pc}
 800e6cc:	20004588 	.word	0x20004588

0800e6d0 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800e6d0:	b580      	push	{r7, lr}
 800e6d2:	b084      	sub	sp, #16
 800e6d4:	af00      	add	r7, sp, #0
 800e6d6:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 800e6d8:	4810      	ldr	r0, [pc, #64]	; (800e71c <tcpip_thread+0x4c>)
 800e6da:	f00b fa99 	bl	8019c10 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 800e6de:	4b10      	ldr	r3, [pc, #64]	; (800e720 <tcpip_thread+0x50>)
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	2b00      	cmp	r3, #0
 800e6e4:	d005      	beq.n	800e6f2 <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 800e6e6:	4b0e      	ldr	r3, [pc, #56]	; (800e720 <tcpip_thread+0x50>)
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	4a0e      	ldr	r2, [pc, #56]	; (800e724 <tcpip_thread+0x54>)
 800e6ec:	6812      	ldr	r2, [r2, #0]
 800e6ee:	4610      	mov	r0, r2
 800e6f0:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800e6f2:	f107 030c 	add.w	r3, r7, #12
 800e6f6:	4619      	mov	r1, r3
 800e6f8:	480b      	ldr	r0, [pc, #44]	; (800e728 <tcpip_thread+0x58>)
 800e6fa:	f7ff ffb3 	bl	800e664 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 800e6fe:	68fb      	ldr	r3, [r7, #12]
 800e700:	2b00      	cmp	r3, #0
 800e702:	d106      	bne.n	800e712 <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800e704:	4b09      	ldr	r3, [pc, #36]	; (800e72c <tcpip_thread+0x5c>)
 800e706:	2291      	movs	r2, #145	; 0x91
 800e708:	4909      	ldr	r1, [pc, #36]	; (800e730 <tcpip_thread+0x60>)
 800e70a:	480a      	ldr	r0, [pc, #40]	; (800e734 <tcpip_thread+0x64>)
 800e70c:	f00c faec 	bl	801ace8 <iprintf>
      continue;
 800e710:	e003      	b.n	800e71a <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 800e712:	68fb      	ldr	r3, [r7, #12]
 800e714:	4618      	mov	r0, r3
 800e716:	f000 f80f 	bl	800e738 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800e71a:	e7ea      	b.n	800e6f2 <tcpip_thread+0x22>
 800e71c:	20004588 	.word	0x20004588
 800e720:	20000840 	.word	0x20000840
 800e724:	20000844 	.word	0x20000844
 800e728:	20000848 	.word	0x20000848
 800e72c:	08020128 	.word	0x08020128
 800e730:	08020158 	.word	0x08020158
 800e734:	08020178 	.word	0x08020178

0800e738 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 800e738:	b580      	push	{r7, lr}
 800e73a:	b082      	sub	sp, #8
 800e73c:	af00      	add	r7, sp, #0
 800e73e:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	781b      	ldrb	r3, [r3, #0]
 800e744:	2b01      	cmp	r3, #1
 800e746:	d018      	beq.n	800e77a <tcpip_thread_handle_msg+0x42>
 800e748:	2b02      	cmp	r3, #2
 800e74a:	d021      	beq.n	800e790 <tcpip_thread_handle_msg+0x58>
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	d126      	bne.n	800e79e <tcpip_thread_handle_msg+0x66>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	68db      	ldr	r3, [r3, #12]
 800e754:	687a      	ldr	r2, [r7, #4]
 800e756:	6850      	ldr	r0, [r2, #4]
 800e758:	687a      	ldr	r2, [r7, #4]
 800e75a:	6892      	ldr	r2, [r2, #8]
 800e75c:	4611      	mov	r1, r2
 800e75e:	4798      	blx	r3
 800e760:	4603      	mov	r3, r0
 800e762:	2b00      	cmp	r3, #0
 800e764:	d004      	beq.n	800e770 <tcpip_thread_handle_msg+0x38>
        pbuf_free(msg->msg.inp.p);
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	685b      	ldr	r3, [r3, #4]
 800e76a:	4618      	mov	r0, r3
 800e76c:	f001 fc5e 	bl	801002c <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800e770:	6879      	ldr	r1, [r7, #4]
 800e772:	2009      	movs	r0, #9
 800e774:	f000 fe32 	bl	800f3dc <memp_free>
      break;
 800e778:	e018      	b.n	800e7ac <tcpip_thread_handle_msg+0x74>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	685b      	ldr	r3, [r3, #4]
 800e77e:	687a      	ldr	r2, [r7, #4]
 800e780:	6892      	ldr	r2, [r2, #8]
 800e782:	4610      	mov	r0, r2
 800e784:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800e786:	6879      	ldr	r1, [r7, #4]
 800e788:	2008      	movs	r0, #8
 800e78a:	f000 fe27 	bl	800f3dc <memp_free>
      break;
 800e78e:	e00d      	b.n	800e7ac <tcpip_thread_handle_msg+0x74>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	685b      	ldr	r3, [r3, #4]
 800e794:	687a      	ldr	r2, [r7, #4]
 800e796:	6892      	ldr	r2, [r2, #8]
 800e798:	4610      	mov	r0, r2
 800e79a:	4798      	blx	r3
      break;
 800e79c:	e006      	b.n	800e7ac <tcpip_thread_handle_msg+0x74>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800e79e:	4b05      	ldr	r3, [pc, #20]	; (800e7b4 <tcpip_thread_handle_msg+0x7c>)
 800e7a0:	22cf      	movs	r2, #207	; 0xcf
 800e7a2:	4905      	ldr	r1, [pc, #20]	; (800e7b8 <tcpip_thread_handle_msg+0x80>)
 800e7a4:	4805      	ldr	r0, [pc, #20]	; (800e7bc <tcpip_thread_handle_msg+0x84>)
 800e7a6:	f00c fa9f 	bl	801ace8 <iprintf>
      break;
 800e7aa:	bf00      	nop
  }
}
 800e7ac:	bf00      	nop
 800e7ae:	3708      	adds	r7, #8
 800e7b0:	46bd      	mov	sp, r7
 800e7b2:	bd80      	pop	{r7, pc}
 800e7b4:	08020128 	.word	0x08020128
 800e7b8:	08020158 	.word	0x08020158
 800e7bc:	08020178 	.word	0x08020178

0800e7c0 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800e7c0:	b580      	push	{r7, lr}
 800e7c2:	b086      	sub	sp, #24
 800e7c4:	af00      	add	r7, sp, #0
 800e7c6:	60f8      	str	r0, [r7, #12]
 800e7c8:	60b9      	str	r1, [r7, #8]
 800e7ca:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800e7cc:	481a      	ldr	r0, [pc, #104]	; (800e838 <tcpip_inpkt+0x78>)
 800e7ce:	f00b f946 	bl	8019a5e <sys_mbox_valid>
 800e7d2:	4603      	mov	r3, r0
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	d105      	bne.n	800e7e4 <tcpip_inpkt+0x24>
 800e7d8:	4b18      	ldr	r3, [pc, #96]	; (800e83c <tcpip_inpkt+0x7c>)
 800e7da:	22fc      	movs	r2, #252	; 0xfc
 800e7dc:	4918      	ldr	r1, [pc, #96]	; (800e840 <tcpip_inpkt+0x80>)
 800e7de:	4819      	ldr	r0, [pc, #100]	; (800e844 <tcpip_inpkt+0x84>)
 800e7e0:	f00c fa82 	bl	801ace8 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800e7e4:	2009      	movs	r0, #9
 800e7e6:	f000 fda7 	bl	800f338 <memp_malloc>
 800e7ea:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800e7ec:	697b      	ldr	r3, [r7, #20]
 800e7ee:	2b00      	cmp	r3, #0
 800e7f0:	d102      	bne.n	800e7f8 <tcpip_inpkt+0x38>
    return ERR_MEM;
 800e7f2:	f04f 33ff 	mov.w	r3, #4294967295
 800e7f6:	e01a      	b.n	800e82e <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 800e7f8:	697b      	ldr	r3, [r7, #20]
 800e7fa:	2200      	movs	r2, #0
 800e7fc:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 800e7fe:	697b      	ldr	r3, [r7, #20]
 800e800:	68fa      	ldr	r2, [r7, #12]
 800e802:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 800e804:	697b      	ldr	r3, [r7, #20]
 800e806:	68ba      	ldr	r2, [r7, #8]
 800e808:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 800e80a:	697b      	ldr	r3, [r7, #20]
 800e80c:	687a      	ldr	r2, [r7, #4]
 800e80e:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800e810:	6979      	ldr	r1, [r7, #20]
 800e812:	4809      	ldr	r0, [pc, #36]	; (800e838 <tcpip_inpkt+0x78>)
 800e814:	f00b f8ae 	bl	8019974 <sys_mbox_trypost>
 800e818:	4603      	mov	r3, r0
 800e81a:	2b00      	cmp	r3, #0
 800e81c:	d006      	beq.n	800e82c <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800e81e:	6979      	ldr	r1, [r7, #20]
 800e820:	2009      	movs	r0, #9
 800e822:	f000 fddb 	bl	800f3dc <memp_free>
    return ERR_MEM;
 800e826:	f04f 33ff 	mov.w	r3, #4294967295
 800e82a:	e000      	b.n	800e82e <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 800e82c:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800e82e:	4618      	mov	r0, r3
 800e830:	3718      	adds	r7, #24
 800e832:	46bd      	mov	sp, r7
 800e834:	bd80      	pop	{r7, pc}
 800e836:	bf00      	nop
 800e838:	20000848 	.word	0x20000848
 800e83c:	08020128 	.word	0x08020128
 800e840:	080201a0 	.word	0x080201a0
 800e844:	08020178 	.word	0x08020178

0800e848 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 800e848:	b580      	push	{r7, lr}
 800e84a:	b082      	sub	sp, #8
 800e84c:	af00      	add	r7, sp, #0
 800e84e:	6078      	str	r0, [r7, #4]
 800e850:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800e852:	683b      	ldr	r3, [r7, #0]
 800e854:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800e858:	f003 0318 	and.w	r3, r3, #24
 800e85c:	2b00      	cmp	r3, #0
 800e85e:	d006      	beq.n	800e86e <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 800e860:	4a08      	ldr	r2, [pc, #32]	; (800e884 <tcpip_input+0x3c>)
 800e862:	6839      	ldr	r1, [r7, #0]
 800e864:	6878      	ldr	r0, [r7, #4]
 800e866:	f7ff ffab 	bl	800e7c0 <tcpip_inpkt>
 800e86a:	4603      	mov	r3, r0
 800e86c:	e005      	b.n	800e87a <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 800e86e:	4a06      	ldr	r2, [pc, #24]	; (800e888 <tcpip_input+0x40>)
 800e870:	6839      	ldr	r1, [r7, #0]
 800e872:	6878      	ldr	r0, [r7, #4]
 800e874:	f7ff ffa4 	bl	800e7c0 <tcpip_inpkt>
 800e878:	4603      	mov	r3, r0
}
 800e87a:	4618      	mov	r0, r3
 800e87c:	3708      	adds	r7, #8
 800e87e:	46bd      	mov	sp, r7
 800e880:	bd80      	pop	{r7, pc}
 800e882:	bf00      	nop
 800e884:	08019761 	.word	0x08019761
 800e888:	08018681 	.word	0x08018681

0800e88c <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 800e88c:	b580      	push	{r7, lr}
 800e88e:	b084      	sub	sp, #16
 800e890:	af00      	add	r7, sp, #0
 800e892:	6078      	str	r0, [r7, #4]
 800e894:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800e896:	4819      	ldr	r0, [pc, #100]	; (800e8fc <tcpip_try_callback+0x70>)
 800e898:	f00b f8e1 	bl	8019a5e <sys_mbox_valid>
 800e89c:	4603      	mov	r3, r0
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	d106      	bne.n	800e8b0 <tcpip_try_callback+0x24>
 800e8a2:	4b17      	ldr	r3, [pc, #92]	; (800e900 <tcpip_try_callback+0x74>)
 800e8a4:	f240 125d 	movw	r2, #349	; 0x15d
 800e8a8:	4916      	ldr	r1, [pc, #88]	; (800e904 <tcpip_try_callback+0x78>)
 800e8aa:	4817      	ldr	r0, [pc, #92]	; (800e908 <tcpip_try_callback+0x7c>)
 800e8ac:	f00c fa1c 	bl	801ace8 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 800e8b0:	2008      	movs	r0, #8
 800e8b2:	f000 fd41 	bl	800f338 <memp_malloc>
 800e8b6:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 800e8b8:	68fb      	ldr	r3, [r7, #12]
 800e8ba:	2b00      	cmp	r3, #0
 800e8bc:	d102      	bne.n	800e8c4 <tcpip_try_callback+0x38>
    return ERR_MEM;
 800e8be:	f04f 33ff 	mov.w	r3, #4294967295
 800e8c2:	e017      	b.n	800e8f4 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	2201      	movs	r2, #1
 800e8c8:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 800e8ca:	68fb      	ldr	r3, [r7, #12]
 800e8cc:	687a      	ldr	r2, [r7, #4]
 800e8ce:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 800e8d0:	68fb      	ldr	r3, [r7, #12]
 800e8d2:	683a      	ldr	r2, [r7, #0]
 800e8d4:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800e8d6:	68f9      	ldr	r1, [r7, #12]
 800e8d8:	4808      	ldr	r0, [pc, #32]	; (800e8fc <tcpip_try_callback+0x70>)
 800e8da:	f00b f84b 	bl	8019974 <sys_mbox_trypost>
 800e8de:	4603      	mov	r3, r0
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	d006      	beq.n	800e8f2 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 800e8e4:	68f9      	ldr	r1, [r7, #12]
 800e8e6:	2008      	movs	r0, #8
 800e8e8:	f000 fd78 	bl	800f3dc <memp_free>
    return ERR_MEM;
 800e8ec:	f04f 33ff 	mov.w	r3, #4294967295
 800e8f0:	e000      	b.n	800e8f4 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 800e8f2:	2300      	movs	r3, #0
}
 800e8f4:	4618      	mov	r0, r3
 800e8f6:	3710      	adds	r7, #16
 800e8f8:	46bd      	mov	sp, r7
 800e8fa:	bd80      	pop	{r7, pc}
 800e8fc:	20000848 	.word	0x20000848
 800e900:	08020128 	.word	0x08020128
 800e904:	080201a0 	.word	0x080201a0
 800e908:	08020178 	.word	0x08020178

0800e90c <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t *sem)
{
 800e90c:	b580      	push	{r7, lr}
 800e90e:	b084      	sub	sp, #16
 800e910:	af00      	add	r7, sp, #0
 800e912:	60f8      	str	r0, [r7, #12]
 800e914:	60b9      	str	r1, [r7, #8]
 800e916:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 800e918:	4806      	ldr	r0, [pc, #24]	; (800e934 <tcpip_send_msg_wait_sem+0x28>)
 800e91a:	f00b f979 	bl	8019c10 <sys_mutex_lock>
  fn(apimsg);
 800e91e:	68fb      	ldr	r3, [r7, #12]
 800e920:	68b8      	ldr	r0, [r7, #8]
 800e922:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 800e924:	4803      	ldr	r0, [pc, #12]	; (800e934 <tcpip_send_msg_wait_sem+0x28>)
 800e926:	f00b f982 	bl	8019c2e <sys_mutex_unlock>
  return ERR_OK;
 800e92a:	2300      	movs	r3, #0
  sys_mbox_post(&tcpip_mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 800e92c:	4618      	mov	r0, r3
 800e92e:	3710      	adds	r7, #16
 800e930:	46bd      	mov	sp, r7
 800e932:	bd80      	pop	{r7, pc}
 800e934:	20004588 	.word	0x20004588

0800e938 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800e938:	b580      	push	{r7, lr}
 800e93a:	b084      	sub	sp, #16
 800e93c:	af02      	add	r7, sp, #8
 800e93e:	6078      	str	r0, [r7, #4]
 800e940:	6039      	str	r1, [r7, #0]
  lwip_init();
 800e942:	f000 f871 	bl	800ea28 <lwip_init>

  tcpip_init_done = initfunc;
 800e946:	4a17      	ldr	r2, [pc, #92]	; (800e9a4 <tcpip_init+0x6c>)
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 800e94c:	4a16      	ldr	r2, [pc, #88]	; (800e9a8 <tcpip_init+0x70>)
 800e94e:	683b      	ldr	r3, [r7, #0]
 800e950:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800e952:	2106      	movs	r1, #6
 800e954:	4815      	ldr	r0, [pc, #84]	; (800e9ac <tcpip_init+0x74>)
 800e956:	f00a ffd9 	bl	801990c <sys_mbox_new>
 800e95a:	4603      	mov	r3, r0
 800e95c:	2b00      	cmp	r3, #0
 800e95e:	d006      	beq.n	800e96e <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800e960:	4b13      	ldr	r3, [pc, #76]	; (800e9b0 <tcpip_init+0x78>)
 800e962:	f240 2261 	movw	r2, #609	; 0x261
 800e966:	4913      	ldr	r1, [pc, #76]	; (800e9b4 <tcpip_init+0x7c>)
 800e968:	4813      	ldr	r0, [pc, #76]	; (800e9b8 <tcpip_init+0x80>)
 800e96a:	f00c f9bd 	bl	801ace8 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800e96e:	4813      	ldr	r0, [pc, #76]	; (800e9bc <tcpip_init+0x84>)
 800e970:	f00b f932 	bl	8019bd8 <sys_mutex_new>
 800e974:	4603      	mov	r3, r0
 800e976:	2b00      	cmp	r3, #0
 800e978:	d006      	beq.n	800e988 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800e97a:	4b0d      	ldr	r3, [pc, #52]	; (800e9b0 <tcpip_init+0x78>)
 800e97c:	f240 2265 	movw	r2, #613	; 0x265
 800e980:	490f      	ldr	r1, [pc, #60]	; (800e9c0 <tcpip_init+0x88>)
 800e982:	480d      	ldr	r0, [pc, #52]	; (800e9b8 <tcpip_init+0x80>)
 800e984:	f00c f9b0 	bl	801ace8 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800e988:	2300      	movs	r3, #0
 800e98a:	9300      	str	r3, [sp, #0]
 800e98c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e990:	2200      	movs	r2, #0
 800e992:	490c      	ldr	r1, [pc, #48]	; (800e9c4 <tcpip_init+0x8c>)
 800e994:	480c      	ldr	r0, [pc, #48]	; (800e9c8 <tcpip_init+0x90>)
 800e996:	f00b f957 	bl	8019c48 <sys_thread_new>
}
 800e99a:	bf00      	nop
 800e99c:	3708      	adds	r7, #8
 800e99e:	46bd      	mov	sp, r7
 800e9a0:	bd80      	pop	{r7, pc}
 800e9a2:	bf00      	nop
 800e9a4:	20000840 	.word	0x20000840
 800e9a8:	20000844 	.word	0x20000844
 800e9ac:	20000848 	.word	0x20000848
 800e9b0:	08020128 	.word	0x08020128
 800e9b4:	080201b0 	.word	0x080201b0
 800e9b8:	08020178 	.word	0x08020178
 800e9bc:	20004588 	.word	0x20004588
 800e9c0:	080201d4 	.word	0x080201d4
 800e9c4:	0800e6d1 	.word	0x0800e6d1
 800e9c8:	080201f8 	.word	0x080201f8

0800e9cc <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800e9cc:	b480      	push	{r7}
 800e9ce:	b083      	sub	sp, #12
 800e9d0:	af00      	add	r7, sp, #0
 800e9d2:	4603      	mov	r3, r0
 800e9d4:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800e9d6:	88fb      	ldrh	r3, [r7, #6]
 800e9d8:	021b      	lsls	r3, r3, #8
 800e9da:	b21a      	sxth	r2, r3
 800e9dc:	88fb      	ldrh	r3, [r7, #6]
 800e9de:	0a1b      	lsrs	r3, r3, #8
 800e9e0:	b29b      	uxth	r3, r3
 800e9e2:	b21b      	sxth	r3, r3
 800e9e4:	4313      	orrs	r3, r2
 800e9e6:	b21b      	sxth	r3, r3
 800e9e8:	b29b      	uxth	r3, r3
}
 800e9ea:	4618      	mov	r0, r3
 800e9ec:	370c      	adds	r7, #12
 800e9ee:	46bd      	mov	sp, r7
 800e9f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9f4:	4770      	bx	lr

0800e9f6 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800e9f6:	b480      	push	{r7}
 800e9f8:	b083      	sub	sp, #12
 800e9fa:	af00      	add	r7, sp, #0
 800e9fc:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	061a      	lsls	r2, r3, #24
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	021b      	lsls	r3, r3, #8
 800ea06:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ea0a:	431a      	orrs	r2, r3
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	0a1b      	lsrs	r3, r3, #8
 800ea10:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800ea14:	431a      	orrs	r2, r3
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	0e1b      	lsrs	r3, r3, #24
 800ea1a:	4313      	orrs	r3, r2
}
 800ea1c:	4618      	mov	r0, r3
 800ea1e:	370c      	adds	r7, #12
 800ea20:	46bd      	mov	sp, r7
 800ea22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea26:	4770      	bx	lr

0800ea28 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800ea28:	b580      	push	{r7, lr}
 800ea2a:	b082      	sub	sp, #8
 800ea2c:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800ea2e:	2300      	movs	r3, #0
 800ea30:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800ea32:	f00b f8c3 	bl	8019bbc <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800ea36:	f000 f8d5 	bl	800ebe4 <mem_init>
  memp_init();
 800ea3a:	f000 fc31 	bl	800f2a0 <memp_init>
  pbuf_init();
  netif_init();
 800ea3e:	f000 fcf7 	bl	800f430 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800ea42:	f007 ff51 	bl	80168e8 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800ea46:	f001 fd9b 	bl	8010580 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800ea4a:	f007 fe95 	bl	8016778 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800ea4e:	bf00      	nop
 800ea50:	3708      	adds	r7, #8
 800ea52:	46bd      	mov	sp, r7
 800ea54:	bd80      	pop	{r7, pc}
	...

0800ea58 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800ea58:	b480      	push	{r7}
 800ea5a:	b083      	sub	sp, #12
 800ea5c:	af00      	add	r7, sp, #0
 800ea5e:	4603      	mov	r3, r0
 800ea60:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800ea62:	4b05      	ldr	r3, [pc, #20]	; (800ea78 <ptr_to_mem+0x20>)
 800ea64:	681a      	ldr	r2, [r3, #0]
 800ea66:	88fb      	ldrh	r3, [r7, #6]
 800ea68:	4413      	add	r3, r2
}
 800ea6a:	4618      	mov	r0, r3
 800ea6c:	370c      	adds	r7, #12
 800ea6e:	46bd      	mov	sp, r7
 800ea70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea74:	4770      	bx	lr
 800ea76:	bf00      	nop
 800ea78:	2000084c 	.word	0x2000084c

0800ea7c <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800ea7c:	b480      	push	{r7}
 800ea7e:	b083      	sub	sp, #12
 800ea80:	af00      	add	r7, sp, #0
 800ea82:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	4a05      	ldr	r2, [pc, #20]	; (800ea9c <mem_to_ptr+0x20>)
 800ea88:	6812      	ldr	r2, [r2, #0]
 800ea8a:	1a9b      	subs	r3, r3, r2
 800ea8c:	b29b      	uxth	r3, r3
}
 800ea8e:	4618      	mov	r0, r3
 800ea90:	370c      	adds	r7, #12
 800ea92:	46bd      	mov	sp, r7
 800ea94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea98:	4770      	bx	lr
 800ea9a:	bf00      	nop
 800ea9c:	2000084c 	.word	0x2000084c

0800eaa0 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800eaa0:	b590      	push	{r4, r7, lr}
 800eaa2:	b085      	sub	sp, #20
 800eaa4:	af00      	add	r7, sp, #0
 800eaa6:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800eaa8:	4b45      	ldr	r3, [pc, #276]	; (800ebc0 <plug_holes+0x120>)
 800eaaa:	681b      	ldr	r3, [r3, #0]
 800eaac:	687a      	ldr	r2, [r7, #4]
 800eaae:	429a      	cmp	r2, r3
 800eab0:	d206      	bcs.n	800eac0 <plug_holes+0x20>
 800eab2:	4b44      	ldr	r3, [pc, #272]	; (800ebc4 <plug_holes+0x124>)
 800eab4:	f240 12df 	movw	r2, #479	; 0x1df
 800eab8:	4943      	ldr	r1, [pc, #268]	; (800ebc8 <plug_holes+0x128>)
 800eaba:	4844      	ldr	r0, [pc, #272]	; (800ebcc <plug_holes+0x12c>)
 800eabc:	f00c f914 	bl	801ace8 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800eac0:	4b43      	ldr	r3, [pc, #268]	; (800ebd0 <plug_holes+0x130>)
 800eac2:	681b      	ldr	r3, [r3, #0]
 800eac4:	687a      	ldr	r2, [r7, #4]
 800eac6:	429a      	cmp	r2, r3
 800eac8:	d306      	bcc.n	800ead8 <plug_holes+0x38>
 800eaca:	4b3e      	ldr	r3, [pc, #248]	; (800ebc4 <plug_holes+0x124>)
 800eacc:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800ead0:	4940      	ldr	r1, [pc, #256]	; (800ebd4 <plug_holes+0x134>)
 800ead2:	483e      	ldr	r0, [pc, #248]	; (800ebcc <plug_holes+0x12c>)
 800ead4:	f00c f908 	bl	801ace8 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	791b      	ldrb	r3, [r3, #4]
 800eadc:	2b00      	cmp	r3, #0
 800eade:	d006      	beq.n	800eaee <plug_holes+0x4e>
 800eae0:	4b38      	ldr	r3, [pc, #224]	; (800ebc4 <plug_holes+0x124>)
 800eae2:	f240 12e1 	movw	r2, #481	; 0x1e1
 800eae6:	493c      	ldr	r1, [pc, #240]	; (800ebd8 <plug_holes+0x138>)
 800eae8:	4838      	ldr	r0, [pc, #224]	; (800ebcc <plug_holes+0x12c>)
 800eaea:	f00c f8fd 	bl	801ace8 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	881b      	ldrh	r3, [r3, #0]
 800eaf2:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800eaf6:	d906      	bls.n	800eb06 <plug_holes+0x66>
 800eaf8:	4b32      	ldr	r3, [pc, #200]	; (800ebc4 <plug_holes+0x124>)
 800eafa:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 800eafe:	4937      	ldr	r1, [pc, #220]	; (800ebdc <plug_holes+0x13c>)
 800eb00:	4832      	ldr	r0, [pc, #200]	; (800ebcc <plug_holes+0x12c>)
 800eb02:	f00c f8f1 	bl	801ace8 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	881b      	ldrh	r3, [r3, #0]
 800eb0a:	4618      	mov	r0, r3
 800eb0c:	f7ff ffa4 	bl	800ea58 <ptr_to_mem>
 800eb10:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800eb12:	687a      	ldr	r2, [r7, #4]
 800eb14:	68fb      	ldr	r3, [r7, #12]
 800eb16:	429a      	cmp	r2, r3
 800eb18:	d024      	beq.n	800eb64 <plug_holes+0xc4>
 800eb1a:	68fb      	ldr	r3, [r7, #12]
 800eb1c:	791b      	ldrb	r3, [r3, #4]
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d120      	bne.n	800eb64 <plug_holes+0xc4>
 800eb22:	4b2b      	ldr	r3, [pc, #172]	; (800ebd0 <plug_holes+0x130>)
 800eb24:	681b      	ldr	r3, [r3, #0]
 800eb26:	68fa      	ldr	r2, [r7, #12]
 800eb28:	429a      	cmp	r2, r3
 800eb2a:	d01b      	beq.n	800eb64 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800eb2c:	4b2c      	ldr	r3, [pc, #176]	; (800ebe0 <plug_holes+0x140>)
 800eb2e:	681b      	ldr	r3, [r3, #0]
 800eb30:	68fa      	ldr	r2, [r7, #12]
 800eb32:	429a      	cmp	r2, r3
 800eb34:	d102      	bne.n	800eb3c <plug_holes+0x9c>
      lfree = mem;
 800eb36:	4a2a      	ldr	r2, [pc, #168]	; (800ebe0 <plug_holes+0x140>)
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	881a      	ldrh	r2, [r3, #0]
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800eb44:	68fb      	ldr	r3, [r7, #12]
 800eb46:	881b      	ldrh	r3, [r3, #0]
 800eb48:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800eb4c:	d00a      	beq.n	800eb64 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800eb4e:	68fb      	ldr	r3, [r7, #12]
 800eb50:	881b      	ldrh	r3, [r3, #0]
 800eb52:	4618      	mov	r0, r3
 800eb54:	f7ff ff80 	bl	800ea58 <ptr_to_mem>
 800eb58:	4604      	mov	r4, r0
 800eb5a:	6878      	ldr	r0, [r7, #4]
 800eb5c:	f7ff ff8e 	bl	800ea7c <mem_to_ptr>
 800eb60:	4603      	mov	r3, r0
 800eb62:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	885b      	ldrh	r3, [r3, #2]
 800eb68:	4618      	mov	r0, r3
 800eb6a:	f7ff ff75 	bl	800ea58 <ptr_to_mem>
 800eb6e:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800eb70:	68ba      	ldr	r2, [r7, #8]
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	429a      	cmp	r2, r3
 800eb76:	d01f      	beq.n	800ebb8 <plug_holes+0x118>
 800eb78:	68bb      	ldr	r3, [r7, #8]
 800eb7a:	791b      	ldrb	r3, [r3, #4]
 800eb7c:	2b00      	cmp	r3, #0
 800eb7e:	d11b      	bne.n	800ebb8 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800eb80:	4b17      	ldr	r3, [pc, #92]	; (800ebe0 <plug_holes+0x140>)
 800eb82:	681b      	ldr	r3, [r3, #0]
 800eb84:	687a      	ldr	r2, [r7, #4]
 800eb86:	429a      	cmp	r2, r3
 800eb88:	d102      	bne.n	800eb90 <plug_holes+0xf0>
      lfree = pmem;
 800eb8a:	4a15      	ldr	r2, [pc, #84]	; (800ebe0 <plug_holes+0x140>)
 800eb8c:	68bb      	ldr	r3, [r7, #8]
 800eb8e:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	881a      	ldrh	r2, [r3, #0]
 800eb94:	68bb      	ldr	r3, [r7, #8]
 800eb96:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	881b      	ldrh	r3, [r3, #0]
 800eb9c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800eba0:	d00a      	beq.n	800ebb8 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	881b      	ldrh	r3, [r3, #0]
 800eba6:	4618      	mov	r0, r3
 800eba8:	f7ff ff56 	bl	800ea58 <ptr_to_mem>
 800ebac:	4604      	mov	r4, r0
 800ebae:	68b8      	ldr	r0, [r7, #8]
 800ebb0:	f7ff ff64 	bl	800ea7c <mem_to_ptr>
 800ebb4:	4603      	mov	r3, r0
 800ebb6:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800ebb8:	bf00      	nop
 800ebba:	3714      	adds	r7, #20
 800ebbc:	46bd      	mov	sp, r7
 800ebbe:	bd90      	pop	{r4, r7, pc}
 800ebc0:	2000084c 	.word	0x2000084c
 800ebc4:	08020208 	.word	0x08020208
 800ebc8:	08020238 	.word	0x08020238
 800ebcc:	08020250 	.word	0x08020250
 800ebd0:	20000850 	.word	0x20000850
 800ebd4:	08020278 	.word	0x08020278
 800ebd8:	08020294 	.word	0x08020294
 800ebdc:	080202b0 	.word	0x080202b0
 800ebe0:	20000858 	.word	0x20000858

0800ebe4 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800ebe4:	b580      	push	{r7, lr}
 800ebe6:	b082      	sub	sp, #8
 800ebe8:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800ebea:	4b1f      	ldr	r3, [pc, #124]	; (800ec68 <mem_init+0x84>)
 800ebec:	3303      	adds	r3, #3
 800ebee:	f023 0303 	bic.w	r3, r3, #3
 800ebf2:	461a      	mov	r2, r3
 800ebf4:	4b1d      	ldr	r3, [pc, #116]	; (800ec6c <mem_init+0x88>)
 800ebf6:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800ebf8:	4b1c      	ldr	r3, [pc, #112]	; (800ec6c <mem_init+0x88>)
 800ebfa:	681b      	ldr	r3, [r3, #0]
 800ebfc:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800ec04:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	2200      	movs	r2, #0
 800ec0a:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	2200      	movs	r2, #0
 800ec10:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800ec12:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 800ec16:	f7ff ff1f 	bl	800ea58 <ptr_to_mem>
 800ec1a:	4602      	mov	r2, r0
 800ec1c:	4b14      	ldr	r3, [pc, #80]	; (800ec70 <mem_init+0x8c>)
 800ec1e:	601a      	str	r2, [r3, #0]
  ram_end->used = 1;
 800ec20:	4b13      	ldr	r3, [pc, #76]	; (800ec70 <mem_init+0x8c>)
 800ec22:	681b      	ldr	r3, [r3, #0]
 800ec24:	2201      	movs	r2, #1
 800ec26:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800ec28:	4b11      	ldr	r3, [pc, #68]	; (800ec70 <mem_init+0x8c>)
 800ec2a:	681b      	ldr	r3, [r3, #0]
 800ec2c:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800ec30:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800ec32:	4b0f      	ldr	r3, [pc, #60]	; (800ec70 <mem_init+0x8c>)
 800ec34:	681b      	ldr	r3, [r3, #0]
 800ec36:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800ec3a:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800ec3c:	4b0b      	ldr	r3, [pc, #44]	; (800ec6c <mem_init+0x88>)
 800ec3e:	681b      	ldr	r3, [r3, #0]
 800ec40:	4a0c      	ldr	r2, [pc, #48]	; (800ec74 <mem_init+0x90>)
 800ec42:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800ec44:	480c      	ldr	r0, [pc, #48]	; (800ec78 <mem_init+0x94>)
 800ec46:	f00a ffc7 	bl	8019bd8 <sys_mutex_new>
 800ec4a:	4603      	mov	r3, r0
 800ec4c:	2b00      	cmp	r3, #0
 800ec4e:	d006      	beq.n	800ec5e <mem_init+0x7a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800ec50:	4b0a      	ldr	r3, [pc, #40]	; (800ec7c <mem_init+0x98>)
 800ec52:	f240 221f 	movw	r2, #543	; 0x21f
 800ec56:	490a      	ldr	r1, [pc, #40]	; (800ec80 <mem_init+0x9c>)
 800ec58:	480a      	ldr	r0, [pc, #40]	; (800ec84 <mem_init+0xa0>)
 800ec5a:	f00c f845 	bl	801ace8 <iprintf>
  }
}
 800ec5e:	bf00      	nop
 800ec60:	3708      	adds	r7, #8
 800ec62:	46bd      	mov	sp, r7
 800ec64:	bd80      	pop	{r7, pc}
 800ec66:	bf00      	nop
 800ec68:	200045a4 	.word	0x200045a4
 800ec6c:	2000084c 	.word	0x2000084c
 800ec70:	20000850 	.word	0x20000850
 800ec74:	20000858 	.word	0x20000858
 800ec78:	20000854 	.word	0x20000854
 800ec7c:	08020208 	.word	0x08020208
 800ec80:	080202dc 	.word	0x080202dc
 800ec84:	08020250 	.word	0x08020250

0800ec88 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800ec88:	b580      	push	{r7, lr}
 800ec8a:	b086      	sub	sp, #24
 800ec8c:	af00      	add	r7, sp, #0
 800ec8e:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800ec90:	6878      	ldr	r0, [r7, #4]
 800ec92:	f7ff fef3 	bl	800ea7c <mem_to_ptr>
 800ec96:	4603      	mov	r3, r0
 800ec98:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	881b      	ldrh	r3, [r3, #0]
 800ec9e:	4618      	mov	r0, r3
 800eca0:	f7ff feda 	bl	800ea58 <ptr_to_mem>
 800eca4:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800eca6:	687b      	ldr	r3, [r7, #4]
 800eca8:	885b      	ldrh	r3, [r3, #2]
 800ecaa:	4618      	mov	r0, r3
 800ecac:	f7ff fed4 	bl	800ea58 <ptr_to_mem>
 800ecb0:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	881b      	ldrh	r3, [r3, #0]
 800ecb6:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ecba:	d818      	bhi.n	800ecee <mem_link_valid+0x66>
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	885b      	ldrh	r3, [r3, #2]
 800ecc0:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ecc4:	d813      	bhi.n	800ecee <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800ecca:	8afa      	ldrh	r2, [r7, #22]
 800eccc:	429a      	cmp	r2, r3
 800ecce:	d004      	beq.n	800ecda <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	881b      	ldrh	r3, [r3, #0]
 800ecd4:	8afa      	ldrh	r2, [r7, #22]
 800ecd6:	429a      	cmp	r2, r3
 800ecd8:	d109      	bne.n	800ecee <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800ecda:	4b08      	ldr	r3, [pc, #32]	; (800ecfc <mem_link_valid+0x74>)
 800ecdc:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800ecde:	693a      	ldr	r2, [r7, #16]
 800ece0:	429a      	cmp	r2, r3
 800ece2:	d006      	beq.n	800ecf2 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800ece4:	693b      	ldr	r3, [r7, #16]
 800ece6:	885b      	ldrh	r3, [r3, #2]
 800ece8:	8afa      	ldrh	r2, [r7, #22]
 800ecea:	429a      	cmp	r2, r3
 800ecec:	d001      	beq.n	800ecf2 <mem_link_valid+0x6a>
    return 0;
 800ecee:	2300      	movs	r3, #0
 800ecf0:	e000      	b.n	800ecf4 <mem_link_valid+0x6c>
  }
  return 1;
 800ecf2:	2301      	movs	r3, #1
}
 800ecf4:	4618      	mov	r0, r3
 800ecf6:	3718      	adds	r7, #24
 800ecf8:	46bd      	mov	sp, r7
 800ecfa:	bd80      	pop	{r7, pc}
 800ecfc:	20000850 	.word	0x20000850

0800ed00 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800ed00:	b580      	push	{r7, lr}
 800ed02:	b088      	sub	sp, #32
 800ed04:	af00      	add	r7, sp, #0
 800ed06:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	d070      	beq.n	800edf0 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	f003 0303 	and.w	r3, r3, #3
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	d00d      	beq.n	800ed34 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800ed18:	4b37      	ldr	r3, [pc, #220]	; (800edf8 <mem_free+0xf8>)
 800ed1a:	f240 2273 	movw	r2, #627	; 0x273
 800ed1e:	4937      	ldr	r1, [pc, #220]	; (800edfc <mem_free+0xfc>)
 800ed20:	4837      	ldr	r0, [pc, #220]	; (800ee00 <mem_free+0x100>)
 800ed22:	f00b ffe1 	bl	801ace8 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800ed26:	f00a ffb5 	bl	8019c94 <sys_arch_protect>
 800ed2a:	60f8      	str	r0, [r7, #12]
 800ed2c:	68f8      	ldr	r0, [r7, #12]
 800ed2e:	f00a ffbf 	bl	8019cb0 <sys_arch_unprotect>
    return;
 800ed32:	e05e      	b.n	800edf2 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	3b08      	subs	r3, #8
 800ed38:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800ed3a:	4b32      	ldr	r3, [pc, #200]	; (800ee04 <mem_free+0x104>)
 800ed3c:	681b      	ldr	r3, [r3, #0]
 800ed3e:	69fa      	ldr	r2, [r7, #28]
 800ed40:	429a      	cmp	r2, r3
 800ed42:	d306      	bcc.n	800ed52 <mem_free+0x52>
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	f103 020c 	add.w	r2, r3, #12
 800ed4a:	4b2f      	ldr	r3, [pc, #188]	; (800ee08 <mem_free+0x108>)
 800ed4c:	681b      	ldr	r3, [r3, #0]
 800ed4e:	429a      	cmp	r2, r3
 800ed50:	d90d      	bls.n	800ed6e <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800ed52:	4b29      	ldr	r3, [pc, #164]	; (800edf8 <mem_free+0xf8>)
 800ed54:	f240 227f 	movw	r2, #639	; 0x27f
 800ed58:	492c      	ldr	r1, [pc, #176]	; (800ee0c <mem_free+0x10c>)
 800ed5a:	4829      	ldr	r0, [pc, #164]	; (800ee00 <mem_free+0x100>)
 800ed5c:	f00b ffc4 	bl	801ace8 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800ed60:	f00a ff98 	bl	8019c94 <sys_arch_protect>
 800ed64:	6138      	str	r0, [r7, #16]
 800ed66:	6938      	ldr	r0, [r7, #16]
 800ed68:	f00a ffa2 	bl	8019cb0 <sys_arch_unprotect>
    return;
 800ed6c:	e041      	b.n	800edf2 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800ed6e:	4828      	ldr	r0, [pc, #160]	; (800ee10 <mem_free+0x110>)
 800ed70:	f00a ff4e 	bl	8019c10 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 800ed74:	69fb      	ldr	r3, [r7, #28]
 800ed76:	791b      	ldrb	r3, [r3, #4]
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	d110      	bne.n	800ed9e <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800ed7c:	4b1e      	ldr	r3, [pc, #120]	; (800edf8 <mem_free+0xf8>)
 800ed7e:	f44f 7223 	mov.w	r2, #652	; 0x28c
 800ed82:	4924      	ldr	r1, [pc, #144]	; (800ee14 <mem_free+0x114>)
 800ed84:	481e      	ldr	r0, [pc, #120]	; (800ee00 <mem_free+0x100>)
 800ed86:	f00b ffaf 	bl	801ace8 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800ed8a:	4821      	ldr	r0, [pc, #132]	; (800ee10 <mem_free+0x110>)
 800ed8c:	f00a ff4f 	bl	8019c2e <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800ed90:	f00a ff80 	bl	8019c94 <sys_arch_protect>
 800ed94:	6178      	str	r0, [r7, #20]
 800ed96:	6978      	ldr	r0, [r7, #20]
 800ed98:	f00a ff8a 	bl	8019cb0 <sys_arch_unprotect>
    return;
 800ed9c:	e029      	b.n	800edf2 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 800ed9e:	69f8      	ldr	r0, [r7, #28]
 800eda0:	f7ff ff72 	bl	800ec88 <mem_link_valid>
 800eda4:	4603      	mov	r3, r0
 800eda6:	2b00      	cmp	r3, #0
 800eda8:	d110      	bne.n	800edcc <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800edaa:	4b13      	ldr	r3, [pc, #76]	; (800edf8 <mem_free+0xf8>)
 800edac:	f240 2295 	movw	r2, #661	; 0x295
 800edb0:	4919      	ldr	r1, [pc, #100]	; (800ee18 <mem_free+0x118>)
 800edb2:	4813      	ldr	r0, [pc, #76]	; (800ee00 <mem_free+0x100>)
 800edb4:	f00b ff98 	bl	801ace8 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800edb8:	4815      	ldr	r0, [pc, #84]	; (800ee10 <mem_free+0x110>)
 800edba:	f00a ff38 	bl	8019c2e <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800edbe:	f00a ff69 	bl	8019c94 <sys_arch_protect>
 800edc2:	61b8      	str	r0, [r7, #24]
 800edc4:	69b8      	ldr	r0, [r7, #24]
 800edc6:	f00a ff73 	bl	8019cb0 <sys_arch_unprotect>
    return;
 800edca:	e012      	b.n	800edf2 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 800edcc:	69fb      	ldr	r3, [r7, #28]
 800edce:	2200      	movs	r2, #0
 800edd0:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800edd2:	4b12      	ldr	r3, [pc, #72]	; (800ee1c <mem_free+0x11c>)
 800edd4:	681b      	ldr	r3, [r3, #0]
 800edd6:	69fa      	ldr	r2, [r7, #28]
 800edd8:	429a      	cmp	r2, r3
 800edda:	d202      	bcs.n	800ede2 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800eddc:	4a0f      	ldr	r2, [pc, #60]	; (800ee1c <mem_free+0x11c>)
 800edde:	69fb      	ldr	r3, [r7, #28]
 800ede0:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800ede2:	69f8      	ldr	r0, [r7, #28]
 800ede4:	f7ff fe5c 	bl	800eaa0 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800ede8:	4809      	ldr	r0, [pc, #36]	; (800ee10 <mem_free+0x110>)
 800edea:	f00a ff20 	bl	8019c2e <sys_mutex_unlock>
 800edee:	e000      	b.n	800edf2 <mem_free+0xf2>
    return;
 800edf0:	bf00      	nop
}
 800edf2:	3720      	adds	r7, #32
 800edf4:	46bd      	mov	sp, r7
 800edf6:	bd80      	pop	{r7, pc}
 800edf8:	08020208 	.word	0x08020208
 800edfc:	080202f8 	.word	0x080202f8
 800ee00:	08020250 	.word	0x08020250
 800ee04:	2000084c 	.word	0x2000084c
 800ee08:	20000850 	.word	0x20000850
 800ee0c:	0802031c 	.word	0x0802031c
 800ee10:	20000854 	.word	0x20000854
 800ee14:	08020338 	.word	0x08020338
 800ee18:	08020360 	.word	0x08020360
 800ee1c:	20000858 	.word	0x20000858

0800ee20 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800ee20:	b580      	push	{r7, lr}
 800ee22:	b088      	sub	sp, #32
 800ee24:	af00      	add	r7, sp, #0
 800ee26:	6078      	str	r0, [r7, #4]
 800ee28:	460b      	mov	r3, r1
 800ee2a:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800ee2c:	887b      	ldrh	r3, [r7, #2]
 800ee2e:	3303      	adds	r3, #3
 800ee30:	b29b      	uxth	r3, r3
 800ee32:	f023 0303 	bic.w	r3, r3, #3
 800ee36:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800ee38:	8bfb      	ldrh	r3, [r7, #30]
 800ee3a:	2b0b      	cmp	r3, #11
 800ee3c:	d801      	bhi.n	800ee42 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800ee3e:	230c      	movs	r3, #12
 800ee40:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800ee42:	8bfb      	ldrh	r3, [r7, #30]
 800ee44:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ee48:	d803      	bhi.n	800ee52 <mem_trim+0x32>
 800ee4a:	8bfa      	ldrh	r2, [r7, #30]
 800ee4c:	887b      	ldrh	r3, [r7, #2]
 800ee4e:	429a      	cmp	r2, r3
 800ee50:	d201      	bcs.n	800ee56 <mem_trim+0x36>
    return NULL;
 800ee52:	2300      	movs	r3, #0
 800ee54:	e0d8      	b.n	800f008 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800ee56:	4b6e      	ldr	r3, [pc, #440]	; (800f010 <mem_trim+0x1f0>)
 800ee58:	681b      	ldr	r3, [r3, #0]
 800ee5a:	687a      	ldr	r2, [r7, #4]
 800ee5c:	429a      	cmp	r2, r3
 800ee5e:	d304      	bcc.n	800ee6a <mem_trim+0x4a>
 800ee60:	4b6c      	ldr	r3, [pc, #432]	; (800f014 <mem_trim+0x1f4>)
 800ee62:	681b      	ldr	r3, [r3, #0]
 800ee64:	687a      	ldr	r2, [r7, #4]
 800ee66:	429a      	cmp	r2, r3
 800ee68:	d306      	bcc.n	800ee78 <mem_trim+0x58>
 800ee6a:	4b6b      	ldr	r3, [pc, #428]	; (800f018 <mem_trim+0x1f8>)
 800ee6c:	f240 22d2 	movw	r2, #722	; 0x2d2
 800ee70:	496a      	ldr	r1, [pc, #424]	; (800f01c <mem_trim+0x1fc>)
 800ee72:	486b      	ldr	r0, [pc, #428]	; (800f020 <mem_trim+0x200>)
 800ee74:	f00b ff38 	bl	801ace8 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800ee78:	4b65      	ldr	r3, [pc, #404]	; (800f010 <mem_trim+0x1f0>)
 800ee7a:	681b      	ldr	r3, [r3, #0]
 800ee7c:	687a      	ldr	r2, [r7, #4]
 800ee7e:	429a      	cmp	r2, r3
 800ee80:	d304      	bcc.n	800ee8c <mem_trim+0x6c>
 800ee82:	4b64      	ldr	r3, [pc, #400]	; (800f014 <mem_trim+0x1f4>)
 800ee84:	681b      	ldr	r3, [r3, #0]
 800ee86:	687a      	ldr	r2, [r7, #4]
 800ee88:	429a      	cmp	r2, r3
 800ee8a:	d307      	bcc.n	800ee9c <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800ee8c:	f00a ff02 	bl	8019c94 <sys_arch_protect>
 800ee90:	60b8      	str	r0, [r7, #8]
 800ee92:	68b8      	ldr	r0, [r7, #8]
 800ee94:	f00a ff0c 	bl	8019cb0 <sys_arch_unprotect>
    return rmem;
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	e0b5      	b.n	800f008 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	3b08      	subs	r3, #8
 800eea0:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800eea2:	69b8      	ldr	r0, [r7, #24]
 800eea4:	f7ff fdea 	bl	800ea7c <mem_to_ptr>
 800eea8:	4603      	mov	r3, r0
 800eeaa:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800eeac:	69bb      	ldr	r3, [r7, #24]
 800eeae:	881a      	ldrh	r2, [r3, #0]
 800eeb0:	8afb      	ldrh	r3, [r7, #22]
 800eeb2:	1ad3      	subs	r3, r2, r3
 800eeb4:	b29b      	uxth	r3, r3
 800eeb6:	3b08      	subs	r3, #8
 800eeb8:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800eeba:	8bfa      	ldrh	r2, [r7, #30]
 800eebc:	8abb      	ldrh	r3, [r7, #20]
 800eebe:	429a      	cmp	r2, r3
 800eec0:	d906      	bls.n	800eed0 <mem_trim+0xb0>
 800eec2:	4b55      	ldr	r3, [pc, #340]	; (800f018 <mem_trim+0x1f8>)
 800eec4:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 800eec8:	4956      	ldr	r1, [pc, #344]	; (800f024 <mem_trim+0x204>)
 800eeca:	4855      	ldr	r0, [pc, #340]	; (800f020 <mem_trim+0x200>)
 800eecc:	f00b ff0c 	bl	801ace8 <iprintf>
  if (newsize > size) {
 800eed0:	8bfa      	ldrh	r2, [r7, #30]
 800eed2:	8abb      	ldrh	r3, [r7, #20]
 800eed4:	429a      	cmp	r2, r3
 800eed6:	d901      	bls.n	800eedc <mem_trim+0xbc>
    /* not supported */
    return NULL;
 800eed8:	2300      	movs	r3, #0
 800eeda:	e095      	b.n	800f008 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 800eedc:	8bfa      	ldrh	r2, [r7, #30]
 800eede:	8abb      	ldrh	r3, [r7, #20]
 800eee0:	429a      	cmp	r2, r3
 800eee2:	d101      	bne.n	800eee8 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	e08f      	b.n	800f008 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800eee8:	484f      	ldr	r0, [pc, #316]	; (800f028 <mem_trim+0x208>)
 800eeea:	f00a fe91 	bl	8019c10 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 800eeee:	69bb      	ldr	r3, [r7, #24]
 800eef0:	881b      	ldrh	r3, [r3, #0]
 800eef2:	4618      	mov	r0, r3
 800eef4:	f7ff fdb0 	bl	800ea58 <ptr_to_mem>
 800eef8:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800eefa:	693b      	ldr	r3, [r7, #16]
 800eefc:	791b      	ldrb	r3, [r3, #4]
 800eefe:	2b00      	cmp	r3, #0
 800ef00:	d13f      	bne.n	800ef82 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800ef02:	69bb      	ldr	r3, [r7, #24]
 800ef04:	881b      	ldrh	r3, [r3, #0]
 800ef06:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ef0a:	d106      	bne.n	800ef1a <mem_trim+0xfa>
 800ef0c:	4b42      	ldr	r3, [pc, #264]	; (800f018 <mem_trim+0x1f8>)
 800ef0e:	f240 22f5 	movw	r2, #757	; 0x2f5
 800ef12:	4946      	ldr	r1, [pc, #280]	; (800f02c <mem_trim+0x20c>)
 800ef14:	4842      	ldr	r0, [pc, #264]	; (800f020 <mem_trim+0x200>)
 800ef16:	f00b fee7 	bl	801ace8 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800ef1a:	693b      	ldr	r3, [r7, #16]
 800ef1c:	881b      	ldrh	r3, [r3, #0]
 800ef1e:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800ef20:	8afa      	ldrh	r2, [r7, #22]
 800ef22:	8bfb      	ldrh	r3, [r7, #30]
 800ef24:	4413      	add	r3, r2
 800ef26:	b29b      	uxth	r3, r3
 800ef28:	3308      	adds	r3, #8
 800ef2a:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800ef2c:	4b40      	ldr	r3, [pc, #256]	; (800f030 <mem_trim+0x210>)
 800ef2e:	681b      	ldr	r3, [r3, #0]
 800ef30:	693a      	ldr	r2, [r7, #16]
 800ef32:	429a      	cmp	r2, r3
 800ef34:	d106      	bne.n	800ef44 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 800ef36:	89fb      	ldrh	r3, [r7, #14]
 800ef38:	4618      	mov	r0, r3
 800ef3a:	f7ff fd8d 	bl	800ea58 <ptr_to_mem>
 800ef3e:	4602      	mov	r2, r0
 800ef40:	4b3b      	ldr	r3, [pc, #236]	; (800f030 <mem_trim+0x210>)
 800ef42:	601a      	str	r2, [r3, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800ef44:	89fb      	ldrh	r3, [r7, #14]
 800ef46:	4618      	mov	r0, r3
 800ef48:	f7ff fd86 	bl	800ea58 <ptr_to_mem>
 800ef4c:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800ef4e:	693b      	ldr	r3, [r7, #16]
 800ef50:	2200      	movs	r2, #0
 800ef52:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800ef54:	693b      	ldr	r3, [r7, #16]
 800ef56:	89ba      	ldrh	r2, [r7, #12]
 800ef58:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800ef5a:	693b      	ldr	r3, [r7, #16]
 800ef5c:	8afa      	ldrh	r2, [r7, #22]
 800ef5e:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800ef60:	69bb      	ldr	r3, [r7, #24]
 800ef62:	89fa      	ldrh	r2, [r7, #14]
 800ef64:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800ef66:	693b      	ldr	r3, [r7, #16]
 800ef68:	881b      	ldrh	r3, [r3, #0]
 800ef6a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ef6e:	d047      	beq.n	800f000 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800ef70:	693b      	ldr	r3, [r7, #16]
 800ef72:	881b      	ldrh	r3, [r3, #0]
 800ef74:	4618      	mov	r0, r3
 800ef76:	f7ff fd6f 	bl	800ea58 <ptr_to_mem>
 800ef7a:	4602      	mov	r2, r0
 800ef7c:	89fb      	ldrh	r3, [r7, #14]
 800ef7e:	8053      	strh	r3, [r2, #2]
 800ef80:	e03e      	b.n	800f000 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800ef82:	8bfb      	ldrh	r3, [r7, #30]
 800ef84:	f103 0214 	add.w	r2, r3, #20
 800ef88:	8abb      	ldrh	r3, [r7, #20]
 800ef8a:	429a      	cmp	r2, r3
 800ef8c:	d838      	bhi.n	800f000 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800ef8e:	8afa      	ldrh	r2, [r7, #22]
 800ef90:	8bfb      	ldrh	r3, [r7, #30]
 800ef92:	4413      	add	r3, r2
 800ef94:	b29b      	uxth	r3, r3
 800ef96:	3308      	adds	r3, #8
 800ef98:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800ef9a:	69bb      	ldr	r3, [r7, #24]
 800ef9c:	881b      	ldrh	r3, [r3, #0]
 800ef9e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800efa2:	d106      	bne.n	800efb2 <mem_trim+0x192>
 800efa4:	4b1c      	ldr	r3, [pc, #112]	; (800f018 <mem_trim+0x1f8>)
 800efa6:	f240 3216 	movw	r2, #790	; 0x316
 800efaa:	4920      	ldr	r1, [pc, #128]	; (800f02c <mem_trim+0x20c>)
 800efac:	481c      	ldr	r0, [pc, #112]	; (800f020 <mem_trim+0x200>)
 800efae:	f00b fe9b 	bl	801ace8 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800efb2:	89fb      	ldrh	r3, [r7, #14]
 800efb4:	4618      	mov	r0, r3
 800efb6:	f7ff fd4f 	bl	800ea58 <ptr_to_mem>
 800efba:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800efbc:	4b1c      	ldr	r3, [pc, #112]	; (800f030 <mem_trim+0x210>)
 800efbe:	681b      	ldr	r3, [r3, #0]
 800efc0:	693a      	ldr	r2, [r7, #16]
 800efc2:	429a      	cmp	r2, r3
 800efc4:	d202      	bcs.n	800efcc <mem_trim+0x1ac>
      lfree = mem2;
 800efc6:	4a1a      	ldr	r2, [pc, #104]	; (800f030 <mem_trim+0x210>)
 800efc8:	693b      	ldr	r3, [r7, #16]
 800efca:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800efcc:	693b      	ldr	r3, [r7, #16]
 800efce:	2200      	movs	r2, #0
 800efd0:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800efd2:	69bb      	ldr	r3, [r7, #24]
 800efd4:	881a      	ldrh	r2, [r3, #0]
 800efd6:	693b      	ldr	r3, [r7, #16]
 800efd8:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800efda:	693b      	ldr	r3, [r7, #16]
 800efdc:	8afa      	ldrh	r2, [r7, #22]
 800efde:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800efe0:	69bb      	ldr	r3, [r7, #24]
 800efe2:	89fa      	ldrh	r2, [r7, #14]
 800efe4:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800efe6:	693b      	ldr	r3, [r7, #16]
 800efe8:	881b      	ldrh	r3, [r3, #0]
 800efea:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800efee:	d007      	beq.n	800f000 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800eff0:	693b      	ldr	r3, [r7, #16]
 800eff2:	881b      	ldrh	r3, [r3, #0]
 800eff4:	4618      	mov	r0, r3
 800eff6:	f7ff fd2f 	bl	800ea58 <ptr_to_mem>
 800effa:	4602      	mov	r2, r0
 800effc:	89fb      	ldrh	r3, [r7, #14]
 800effe:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800f000:	4809      	ldr	r0, [pc, #36]	; (800f028 <mem_trim+0x208>)
 800f002:	f00a fe14 	bl	8019c2e <sys_mutex_unlock>
  return rmem;
 800f006:	687b      	ldr	r3, [r7, #4]
}
 800f008:	4618      	mov	r0, r3
 800f00a:	3720      	adds	r7, #32
 800f00c:	46bd      	mov	sp, r7
 800f00e:	bd80      	pop	{r7, pc}
 800f010:	2000084c 	.word	0x2000084c
 800f014:	20000850 	.word	0x20000850
 800f018:	08020208 	.word	0x08020208
 800f01c:	08020394 	.word	0x08020394
 800f020:	08020250 	.word	0x08020250
 800f024:	080203ac 	.word	0x080203ac
 800f028:	20000854 	.word	0x20000854
 800f02c:	080203cc 	.word	0x080203cc
 800f030:	20000858 	.word	0x20000858

0800f034 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800f034:	b580      	push	{r7, lr}
 800f036:	b088      	sub	sp, #32
 800f038:	af00      	add	r7, sp, #0
 800f03a:	4603      	mov	r3, r0
 800f03c:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800f03e:	88fb      	ldrh	r3, [r7, #6]
 800f040:	2b00      	cmp	r3, #0
 800f042:	d101      	bne.n	800f048 <mem_malloc+0x14>
    return NULL;
 800f044:	2300      	movs	r3, #0
 800f046:	e0e2      	b.n	800f20e <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800f048:	88fb      	ldrh	r3, [r7, #6]
 800f04a:	3303      	adds	r3, #3
 800f04c:	b29b      	uxth	r3, r3
 800f04e:	f023 0303 	bic.w	r3, r3, #3
 800f052:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800f054:	8bbb      	ldrh	r3, [r7, #28]
 800f056:	2b0b      	cmp	r3, #11
 800f058:	d801      	bhi.n	800f05e <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800f05a:	230c      	movs	r3, #12
 800f05c:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800f05e:	8bbb      	ldrh	r3, [r7, #28]
 800f060:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f064:	d803      	bhi.n	800f06e <mem_malloc+0x3a>
 800f066:	8bba      	ldrh	r2, [r7, #28]
 800f068:	88fb      	ldrh	r3, [r7, #6]
 800f06a:	429a      	cmp	r2, r3
 800f06c:	d201      	bcs.n	800f072 <mem_malloc+0x3e>
    return NULL;
 800f06e:	2300      	movs	r3, #0
 800f070:	e0cd      	b.n	800f20e <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 800f072:	4869      	ldr	r0, [pc, #420]	; (800f218 <mem_malloc+0x1e4>)
 800f074:	f00a fdcc 	bl	8019c10 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800f078:	4b68      	ldr	r3, [pc, #416]	; (800f21c <mem_malloc+0x1e8>)
 800f07a:	681b      	ldr	r3, [r3, #0]
 800f07c:	4618      	mov	r0, r3
 800f07e:	f7ff fcfd 	bl	800ea7c <mem_to_ptr>
 800f082:	4603      	mov	r3, r0
 800f084:	83fb      	strh	r3, [r7, #30]
 800f086:	e0b7      	b.n	800f1f8 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800f088:	8bfb      	ldrh	r3, [r7, #30]
 800f08a:	4618      	mov	r0, r3
 800f08c:	f7ff fce4 	bl	800ea58 <ptr_to_mem>
 800f090:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800f092:	697b      	ldr	r3, [r7, #20]
 800f094:	791b      	ldrb	r3, [r3, #4]
 800f096:	2b00      	cmp	r3, #0
 800f098:	f040 80a7 	bne.w	800f1ea <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800f09c:	697b      	ldr	r3, [r7, #20]
 800f09e:	881b      	ldrh	r3, [r3, #0]
 800f0a0:	461a      	mov	r2, r3
 800f0a2:	8bfb      	ldrh	r3, [r7, #30]
 800f0a4:	1ad3      	subs	r3, r2, r3
 800f0a6:	f1a3 0208 	sub.w	r2, r3, #8
 800f0aa:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800f0ac:	429a      	cmp	r2, r3
 800f0ae:	f0c0 809c 	bcc.w	800f1ea <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800f0b2:	697b      	ldr	r3, [r7, #20]
 800f0b4:	881b      	ldrh	r3, [r3, #0]
 800f0b6:	461a      	mov	r2, r3
 800f0b8:	8bfb      	ldrh	r3, [r7, #30]
 800f0ba:	1ad3      	subs	r3, r2, r3
 800f0bc:	f1a3 0208 	sub.w	r2, r3, #8
 800f0c0:	8bbb      	ldrh	r3, [r7, #28]
 800f0c2:	3314      	adds	r3, #20
 800f0c4:	429a      	cmp	r2, r3
 800f0c6:	d333      	bcc.n	800f130 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800f0c8:	8bfa      	ldrh	r2, [r7, #30]
 800f0ca:	8bbb      	ldrh	r3, [r7, #28]
 800f0cc:	4413      	add	r3, r2
 800f0ce:	b29b      	uxth	r3, r3
 800f0d0:	3308      	adds	r3, #8
 800f0d2:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800f0d4:	8a7b      	ldrh	r3, [r7, #18]
 800f0d6:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f0da:	d106      	bne.n	800f0ea <mem_malloc+0xb6>
 800f0dc:	4b50      	ldr	r3, [pc, #320]	; (800f220 <mem_malloc+0x1ec>)
 800f0de:	f240 3287 	movw	r2, #903	; 0x387
 800f0e2:	4950      	ldr	r1, [pc, #320]	; (800f224 <mem_malloc+0x1f0>)
 800f0e4:	4850      	ldr	r0, [pc, #320]	; (800f228 <mem_malloc+0x1f4>)
 800f0e6:	f00b fdff 	bl	801ace8 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800f0ea:	8a7b      	ldrh	r3, [r7, #18]
 800f0ec:	4618      	mov	r0, r3
 800f0ee:	f7ff fcb3 	bl	800ea58 <ptr_to_mem>
 800f0f2:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800f0f4:	68fb      	ldr	r3, [r7, #12]
 800f0f6:	2200      	movs	r2, #0
 800f0f8:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800f0fa:	697b      	ldr	r3, [r7, #20]
 800f0fc:	881a      	ldrh	r2, [r3, #0]
 800f0fe:	68fb      	ldr	r3, [r7, #12]
 800f100:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800f102:	68fb      	ldr	r3, [r7, #12]
 800f104:	8bfa      	ldrh	r2, [r7, #30]
 800f106:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800f108:	697b      	ldr	r3, [r7, #20]
 800f10a:	8a7a      	ldrh	r2, [r7, #18]
 800f10c:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800f10e:	697b      	ldr	r3, [r7, #20]
 800f110:	2201      	movs	r2, #1
 800f112:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800f114:	68fb      	ldr	r3, [r7, #12]
 800f116:	881b      	ldrh	r3, [r3, #0]
 800f118:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f11c:	d00b      	beq.n	800f136 <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800f11e:	68fb      	ldr	r3, [r7, #12]
 800f120:	881b      	ldrh	r3, [r3, #0]
 800f122:	4618      	mov	r0, r3
 800f124:	f7ff fc98 	bl	800ea58 <ptr_to_mem>
 800f128:	4602      	mov	r2, r0
 800f12a:	8a7b      	ldrh	r3, [r7, #18]
 800f12c:	8053      	strh	r3, [r2, #2]
 800f12e:	e002      	b.n	800f136 <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800f130:	697b      	ldr	r3, [r7, #20]
 800f132:	2201      	movs	r2, #1
 800f134:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800f136:	4b39      	ldr	r3, [pc, #228]	; (800f21c <mem_malloc+0x1e8>)
 800f138:	681b      	ldr	r3, [r3, #0]
 800f13a:	697a      	ldr	r2, [r7, #20]
 800f13c:	429a      	cmp	r2, r3
 800f13e:	d127      	bne.n	800f190 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 800f140:	4b36      	ldr	r3, [pc, #216]	; (800f21c <mem_malloc+0x1e8>)
 800f142:	681b      	ldr	r3, [r3, #0]
 800f144:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800f146:	e005      	b.n	800f154 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800f148:	69bb      	ldr	r3, [r7, #24]
 800f14a:	881b      	ldrh	r3, [r3, #0]
 800f14c:	4618      	mov	r0, r3
 800f14e:	f7ff fc83 	bl	800ea58 <ptr_to_mem>
 800f152:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800f154:	69bb      	ldr	r3, [r7, #24]
 800f156:	791b      	ldrb	r3, [r3, #4]
 800f158:	2b00      	cmp	r3, #0
 800f15a:	d004      	beq.n	800f166 <mem_malloc+0x132>
 800f15c:	4b33      	ldr	r3, [pc, #204]	; (800f22c <mem_malloc+0x1f8>)
 800f15e:	681b      	ldr	r3, [r3, #0]
 800f160:	69ba      	ldr	r2, [r7, #24]
 800f162:	429a      	cmp	r2, r3
 800f164:	d1f0      	bne.n	800f148 <mem_malloc+0x114>
          }
          lfree = cur;
 800f166:	4a2d      	ldr	r2, [pc, #180]	; (800f21c <mem_malloc+0x1e8>)
 800f168:	69bb      	ldr	r3, [r7, #24]
 800f16a:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800f16c:	4b2b      	ldr	r3, [pc, #172]	; (800f21c <mem_malloc+0x1e8>)
 800f16e:	681a      	ldr	r2, [r3, #0]
 800f170:	4b2e      	ldr	r3, [pc, #184]	; (800f22c <mem_malloc+0x1f8>)
 800f172:	681b      	ldr	r3, [r3, #0]
 800f174:	429a      	cmp	r2, r3
 800f176:	d00b      	beq.n	800f190 <mem_malloc+0x15c>
 800f178:	4b28      	ldr	r3, [pc, #160]	; (800f21c <mem_malloc+0x1e8>)
 800f17a:	681b      	ldr	r3, [r3, #0]
 800f17c:	791b      	ldrb	r3, [r3, #4]
 800f17e:	2b00      	cmp	r3, #0
 800f180:	d006      	beq.n	800f190 <mem_malloc+0x15c>
 800f182:	4b27      	ldr	r3, [pc, #156]	; (800f220 <mem_malloc+0x1ec>)
 800f184:	f240 32b5 	movw	r2, #949	; 0x3b5
 800f188:	4929      	ldr	r1, [pc, #164]	; (800f230 <mem_malloc+0x1fc>)
 800f18a:	4827      	ldr	r0, [pc, #156]	; (800f228 <mem_malloc+0x1f4>)
 800f18c:	f00b fdac 	bl	801ace8 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 800f190:	4821      	ldr	r0, [pc, #132]	; (800f218 <mem_malloc+0x1e4>)
 800f192:	f00a fd4c 	bl	8019c2e <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800f196:	8bba      	ldrh	r2, [r7, #28]
 800f198:	697b      	ldr	r3, [r7, #20]
 800f19a:	4413      	add	r3, r2
 800f19c:	3308      	adds	r3, #8
 800f19e:	4a23      	ldr	r2, [pc, #140]	; (800f22c <mem_malloc+0x1f8>)
 800f1a0:	6812      	ldr	r2, [r2, #0]
 800f1a2:	4293      	cmp	r3, r2
 800f1a4:	d906      	bls.n	800f1b4 <mem_malloc+0x180>
 800f1a6:	4b1e      	ldr	r3, [pc, #120]	; (800f220 <mem_malloc+0x1ec>)
 800f1a8:	f240 32ba 	movw	r2, #954	; 0x3ba
 800f1ac:	4921      	ldr	r1, [pc, #132]	; (800f234 <mem_malloc+0x200>)
 800f1ae:	481e      	ldr	r0, [pc, #120]	; (800f228 <mem_malloc+0x1f4>)
 800f1b0:	f00b fd9a 	bl	801ace8 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800f1b4:	697b      	ldr	r3, [r7, #20]
 800f1b6:	f003 0303 	and.w	r3, r3, #3
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d006      	beq.n	800f1cc <mem_malloc+0x198>
 800f1be:	4b18      	ldr	r3, [pc, #96]	; (800f220 <mem_malloc+0x1ec>)
 800f1c0:	f44f 726f 	mov.w	r2, #956	; 0x3bc
 800f1c4:	491c      	ldr	r1, [pc, #112]	; (800f238 <mem_malloc+0x204>)
 800f1c6:	4818      	ldr	r0, [pc, #96]	; (800f228 <mem_malloc+0x1f4>)
 800f1c8:	f00b fd8e 	bl	801ace8 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800f1cc:	697b      	ldr	r3, [r7, #20]
 800f1ce:	f003 0303 	and.w	r3, r3, #3
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	d006      	beq.n	800f1e4 <mem_malloc+0x1b0>
 800f1d6:	4b12      	ldr	r3, [pc, #72]	; (800f220 <mem_malloc+0x1ec>)
 800f1d8:	f240 32be 	movw	r2, #958	; 0x3be
 800f1dc:	4917      	ldr	r1, [pc, #92]	; (800f23c <mem_malloc+0x208>)
 800f1de:	4812      	ldr	r0, [pc, #72]	; (800f228 <mem_malloc+0x1f4>)
 800f1e0:	f00b fd82 	bl	801ace8 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800f1e4:	697b      	ldr	r3, [r7, #20]
 800f1e6:	3308      	adds	r3, #8
 800f1e8:	e011      	b.n	800f20e <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 800f1ea:	8bfb      	ldrh	r3, [r7, #30]
 800f1ec:	4618      	mov	r0, r3
 800f1ee:	f7ff fc33 	bl	800ea58 <ptr_to_mem>
 800f1f2:	4603      	mov	r3, r0
 800f1f4:	881b      	ldrh	r3, [r3, #0]
 800f1f6:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800f1f8:	8bfa      	ldrh	r2, [r7, #30]
 800f1fa:	8bbb      	ldrh	r3, [r7, #28]
 800f1fc:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 800f200:	429a      	cmp	r2, r3
 800f202:	f4ff af41 	bcc.w	800f088 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800f206:	4804      	ldr	r0, [pc, #16]	; (800f218 <mem_malloc+0x1e4>)
 800f208:	f00a fd11 	bl	8019c2e <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800f20c:	2300      	movs	r3, #0
}
 800f20e:	4618      	mov	r0, r3
 800f210:	3720      	adds	r7, #32
 800f212:	46bd      	mov	sp, r7
 800f214:	bd80      	pop	{r7, pc}
 800f216:	bf00      	nop
 800f218:	20000854 	.word	0x20000854
 800f21c:	20000858 	.word	0x20000858
 800f220:	08020208 	.word	0x08020208
 800f224:	080203cc 	.word	0x080203cc
 800f228:	08020250 	.word	0x08020250
 800f22c:	20000850 	.word	0x20000850
 800f230:	080203e0 	.word	0x080203e0
 800f234:	080203fc 	.word	0x080203fc
 800f238:	0802042c 	.word	0x0802042c
 800f23c:	0802045c 	.word	0x0802045c

0800f240 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800f240:	b480      	push	{r7}
 800f242:	b085      	sub	sp, #20
 800f244:	af00      	add	r7, sp, #0
 800f246:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	689b      	ldr	r3, [r3, #8]
 800f24c:	2200      	movs	r2, #0
 800f24e:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	685b      	ldr	r3, [r3, #4]
 800f254:	3303      	adds	r3, #3
 800f256:	f023 0303 	bic.w	r3, r3, #3
 800f25a:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800f25c:	2300      	movs	r3, #0
 800f25e:	60fb      	str	r3, [r7, #12]
 800f260:	e011      	b.n	800f286 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	689b      	ldr	r3, [r3, #8]
 800f266:	681a      	ldr	r2, [r3, #0]
 800f268:	68bb      	ldr	r3, [r7, #8]
 800f26a:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	689b      	ldr	r3, [r3, #8]
 800f270:	68ba      	ldr	r2, [r7, #8]
 800f272:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800f274:	687b      	ldr	r3, [r7, #4]
 800f276:	881b      	ldrh	r3, [r3, #0]
 800f278:	461a      	mov	r2, r3
 800f27a:	68bb      	ldr	r3, [r7, #8]
 800f27c:	4413      	add	r3, r2
 800f27e:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800f280:	68fb      	ldr	r3, [r7, #12]
 800f282:	3301      	adds	r3, #1
 800f284:	60fb      	str	r3, [r7, #12]
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	885b      	ldrh	r3, [r3, #2]
 800f28a:	461a      	mov	r2, r3
 800f28c:	68fb      	ldr	r3, [r7, #12]
 800f28e:	4293      	cmp	r3, r2
 800f290:	dbe7      	blt.n	800f262 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800f292:	bf00      	nop
 800f294:	3714      	adds	r7, #20
 800f296:	46bd      	mov	sp, r7
 800f298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f29c:	4770      	bx	lr
	...

0800f2a0 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800f2a0:	b580      	push	{r7, lr}
 800f2a2:	b082      	sub	sp, #8
 800f2a4:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800f2a6:	2300      	movs	r3, #0
 800f2a8:	80fb      	strh	r3, [r7, #6]
 800f2aa:	e009      	b.n	800f2c0 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800f2ac:	88fb      	ldrh	r3, [r7, #6]
 800f2ae:	4a08      	ldr	r2, [pc, #32]	; (800f2d0 <memp_init+0x30>)
 800f2b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f2b4:	4618      	mov	r0, r3
 800f2b6:	f7ff ffc3 	bl	800f240 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800f2ba:	88fb      	ldrh	r3, [r7, #6]
 800f2bc:	3301      	adds	r3, #1
 800f2be:	80fb      	strh	r3, [r7, #6]
 800f2c0:	88fb      	ldrh	r3, [r7, #6]
 800f2c2:	2b0c      	cmp	r3, #12
 800f2c4:	d9f2      	bls.n	800f2ac <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800f2c6:	bf00      	nop
 800f2c8:	3708      	adds	r7, #8
 800f2ca:	46bd      	mov	sp, r7
 800f2cc:	bd80      	pop	{r7, pc}
 800f2ce:	bf00      	nop
 800f2d0:	08024468 	.word	0x08024468

0800f2d4 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800f2d4:	b580      	push	{r7, lr}
 800f2d6:	b084      	sub	sp, #16
 800f2d8:	af00      	add	r7, sp, #0
 800f2da:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800f2dc:	f00a fcda 	bl	8019c94 <sys_arch_protect>
 800f2e0:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	689b      	ldr	r3, [r3, #8]
 800f2e6:	681b      	ldr	r3, [r3, #0]
 800f2e8:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800f2ea:	68bb      	ldr	r3, [r7, #8]
 800f2ec:	2b00      	cmp	r3, #0
 800f2ee:	d015      	beq.n	800f31c <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	689b      	ldr	r3, [r3, #8]
 800f2f4:	68ba      	ldr	r2, [r7, #8]
 800f2f6:	6812      	ldr	r2, [r2, #0]
 800f2f8:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800f2fa:	68bb      	ldr	r3, [r7, #8]
 800f2fc:	f003 0303 	and.w	r3, r3, #3
 800f300:	2b00      	cmp	r3, #0
 800f302:	d006      	beq.n	800f312 <do_memp_malloc_pool+0x3e>
 800f304:	4b09      	ldr	r3, [pc, #36]	; (800f32c <do_memp_malloc_pool+0x58>)
 800f306:	f240 1219 	movw	r2, #281	; 0x119
 800f30a:	4909      	ldr	r1, [pc, #36]	; (800f330 <do_memp_malloc_pool+0x5c>)
 800f30c:	4809      	ldr	r0, [pc, #36]	; (800f334 <do_memp_malloc_pool+0x60>)
 800f30e:	f00b fceb 	bl	801ace8 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800f312:	68f8      	ldr	r0, [r7, #12]
 800f314:	f00a fccc 	bl	8019cb0 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800f318:	68bb      	ldr	r3, [r7, #8]
 800f31a:	e003      	b.n	800f324 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800f31c:	68f8      	ldr	r0, [r7, #12]
 800f31e:	f00a fcc7 	bl	8019cb0 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800f322:	2300      	movs	r3, #0
}
 800f324:	4618      	mov	r0, r3
 800f326:	3710      	adds	r7, #16
 800f328:	46bd      	mov	sp, r7
 800f32a:	bd80      	pop	{r7, pc}
 800f32c:	08020480 	.word	0x08020480
 800f330:	080204b0 	.word	0x080204b0
 800f334:	080204d4 	.word	0x080204d4

0800f338 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800f338:	b580      	push	{r7, lr}
 800f33a:	b084      	sub	sp, #16
 800f33c:	af00      	add	r7, sp, #0
 800f33e:	4603      	mov	r3, r0
 800f340:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800f342:	79fb      	ldrb	r3, [r7, #7]
 800f344:	2b0c      	cmp	r3, #12
 800f346:	d908      	bls.n	800f35a <memp_malloc+0x22>
 800f348:	4b0a      	ldr	r3, [pc, #40]	; (800f374 <memp_malloc+0x3c>)
 800f34a:	f240 1257 	movw	r2, #343	; 0x157
 800f34e:	490a      	ldr	r1, [pc, #40]	; (800f378 <memp_malloc+0x40>)
 800f350:	480a      	ldr	r0, [pc, #40]	; (800f37c <memp_malloc+0x44>)
 800f352:	f00b fcc9 	bl	801ace8 <iprintf>
 800f356:	2300      	movs	r3, #0
 800f358:	e008      	b.n	800f36c <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800f35a:	79fb      	ldrb	r3, [r7, #7]
 800f35c:	4a08      	ldr	r2, [pc, #32]	; (800f380 <memp_malloc+0x48>)
 800f35e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f362:	4618      	mov	r0, r3
 800f364:	f7ff ffb6 	bl	800f2d4 <do_memp_malloc_pool>
 800f368:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800f36a:	68fb      	ldr	r3, [r7, #12]
}
 800f36c:	4618      	mov	r0, r3
 800f36e:	3710      	adds	r7, #16
 800f370:	46bd      	mov	sp, r7
 800f372:	bd80      	pop	{r7, pc}
 800f374:	08020480 	.word	0x08020480
 800f378:	08020510 	.word	0x08020510
 800f37c:	080204d4 	.word	0x080204d4
 800f380:	08024468 	.word	0x08024468

0800f384 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800f384:	b580      	push	{r7, lr}
 800f386:	b084      	sub	sp, #16
 800f388:	af00      	add	r7, sp, #0
 800f38a:	6078      	str	r0, [r7, #4]
 800f38c:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800f38e:	683b      	ldr	r3, [r7, #0]
 800f390:	f003 0303 	and.w	r3, r3, #3
 800f394:	2b00      	cmp	r3, #0
 800f396:	d006      	beq.n	800f3a6 <do_memp_free_pool+0x22>
 800f398:	4b0d      	ldr	r3, [pc, #52]	; (800f3d0 <do_memp_free_pool+0x4c>)
 800f39a:	f240 126d 	movw	r2, #365	; 0x16d
 800f39e:	490d      	ldr	r1, [pc, #52]	; (800f3d4 <do_memp_free_pool+0x50>)
 800f3a0:	480d      	ldr	r0, [pc, #52]	; (800f3d8 <do_memp_free_pool+0x54>)
 800f3a2:	f00b fca1 	bl	801ace8 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800f3a6:	683b      	ldr	r3, [r7, #0]
 800f3a8:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 800f3aa:	f00a fc73 	bl	8019c94 <sys_arch_protect>
 800f3ae:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	689b      	ldr	r3, [r3, #8]
 800f3b4:	681a      	ldr	r2, [r3, #0]
 800f3b6:	68fb      	ldr	r3, [r7, #12]
 800f3b8:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	689b      	ldr	r3, [r3, #8]
 800f3be:	68fa      	ldr	r2, [r7, #12]
 800f3c0:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 800f3c2:	68b8      	ldr	r0, [r7, #8]
 800f3c4:	f00a fc74 	bl	8019cb0 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 800f3c8:	bf00      	nop
 800f3ca:	3710      	adds	r7, #16
 800f3cc:	46bd      	mov	sp, r7
 800f3ce:	bd80      	pop	{r7, pc}
 800f3d0:	08020480 	.word	0x08020480
 800f3d4:	08020530 	.word	0x08020530
 800f3d8:	080204d4 	.word	0x080204d4

0800f3dc <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800f3dc:	b580      	push	{r7, lr}
 800f3de:	b082      	sub	sp, #8
 800f3e0:	af00      	add	r7, sp, #0
 800f3e2:	4603      	mov	r3, r0
 800f3e4:	6039      	str	r1, [r7, #0]
 800f3e6:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800f3e8:	79fb      	ldrb	r3, [r7, #7]
 800f3ea:	2b0c      	cmp	r3, #12
 800f3ec:	d907      	bls.n	800f3fe <memp_free+0x22>
 800f3ee:	4b0c      	ldr	r3, [pc, #48]	; (800f420 <memp_free+0x44>)
 800f3f0:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 800f3f4:	490b      	ldr	r1, [pc, #44]	; (800f424 <memp_free+0x48>)
 800f3f6:	480c      	ldr	r0, [pc, #48]	; (800f428 <memp_free+0x4c>)
 800f3f8:	f00b fc76 	bl	801ace8 <iprintf>
 800f3fc:	e00c      	b.n	800f418 <memp_free+0x3c>

  if (mem == NULL) {
 800f3fe:	683b      	ldr	r3, [r7, #0]
 800f400:	2b00      	cmp	r3, #0
 800f402:	d008      	beq.n	800f416 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800f404:	79fb      	ldrb	r3, [r7, #7]
 800f406:	4a09      	ldr	r2, [pc, #36]	; (800f42c <memp_free+0x50>)
 800f408:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f40c:	6839      	ldr	r1, [r7, #0]
 800f40e:	4618      	mov	r0, r3
 800f410:	f7ff ffb8 	bl	800f384 <do_memp_free_pool>
 800f414:	e000      	b.n	800f418 <memp_free+0x3c>
    return;
 800f416:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800f418:	3708      	adds	r7, #8
 800f41a:	46bd      	mov	sp, r7
 800f41c:	bd80      	pop	{r7, pc}
 800f41e:	bf00      	nop
 800f420:	08020480 	.word	0x08020480
 800f424:	08020550 	.word	0x08020550
 800f428:	080204d4 	.word	0x080204d4
 800f42c:	08024468 	.word	0x08024468

0800f430 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800f430:	b480      	push	{r7}
 800f432:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800f434:	bf00      	nop
 800f436:	46bd      	mov	sp, r7
 800f438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f43c:	4770      	bx	lr
	...

0800f440 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800f440:	b580      	push	{r7, lr}
 800f442:	b086      	sub	sp, #24
 800f444:	af00      	add	r7, sp, #0
 800f446:	60f8      	str	r0, [r7, #12]
 800f448:	60b9      	str	r1, [r7, #8]
 800f44a:	607a      	str	r2, [r7, #4]
 800f44c:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800f44e:	68fb      	ldr	r3, [r7, #12]
 800f450:	2b00      	cmp	r3, #0
 800f452:	d108      	bne.n	800f466 <netif_add+0x26>
 800f454:	4b56      	ldr	r3, [pc, #344]	; (800f5b0 <netif_add+0x170>)
 800f456:	f240 1227 	movw	r2, #295	; 0x127
 800f45a:	4956      	ldr	r1, [pc, #344]	; (800f5b4 <netif_add+0x174>)
 800f45c:	4856      	ldr	r0, [pc, #344]	; (800f5b8 <netif_add+0x178>)
 800f45e:	f00b fc43 	bl	801ace8 <iprintf>
 800f462:	2300      	movs	r3, #0
 800f464:	e09f      	b.n	800f5a6 <netif_add+0x166>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800f466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f468:	2b00      	cmp	r3, #0
 800f46a:	d108      	bne.n	800f47e <netif_add+0x3e>
 800f46c:	4b50      	ldr	r3, [pc, #320]	; (800f5b0 <netif_add+0x170>)
 800f46e:	f44f 7294 	mov.w	r2, #296	; 0x128
 800f472:	4952      	ldr	r1, [pc, #328]	; (800f5bc <netif_add+0x17c>)
 800f474:	4850      	ldr	r0, [pc, #320]	; (800f5b8 <netif_add+0x178>)
 800f476:	f00b fc37 	bl	801ace8 <iprintf>
 800f47a:	2300      	movs	r3, #0
 800f47c:	e093      	b.n	800f5a6 <netif_add+0x166>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800f47e:	68bb      	ldr	r3, [r7, #8]
 800f480:	2b00      	cmp	r3, #0
 800f482:	d101      	bne.n	800f488 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800f484:	4b4e      	ldr	r3, [pc, #312]	; (800f5c0 <netif_add+0x180>)
 800f486:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	2b00      	cmp	r3, #0
 800f48c:	d101      	bne.n	800f492 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800f48e:	4b4c      	ldr	r3, [pc, #304]	; (800f5c0 <netif_add+0x180>)
 800f490:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800f492:	683b      	ldr	r3, [r7, #0]
 800f494:	2b00      	cmp	r3, #0
 800f496:	d101      	bne.n	800f49c <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800f498:	4b49      	ldr	r3, [pc, #292]	; (800f5c0 <netif_add+0x180>)
 800f49a:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800f49c:	68fb      	ldr	r3, [r7, #12]
 800f49e:	2200      	movs	r2, #0
 800f4a0:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800f4a2:	68fb      	ldr	r3, [r7, #12]
 800f4a4:	2200      	movs	r2, #0
 800f4a6:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800f4a8:	68fb      	ldr	r3, [r7, #12]
 800f4aa:	2200      	movs	r2, #0
 800f4ac:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800f4ae:	68fb      	ldr	r3, [r7, #12]
 800f4b0:	4a44      	ldr	r2, [pc, #272]	; (800f5c4 <netif_add+0x184>)
 800f4b2:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800f4b4:	68fb      	ldr	r3, [r7, #12]
 800f4b6:	2200      	movs	r2, #0
 800f4b8:	841a      	strh	r2, [r3, #32]
  netif->flags = 0;
 800f4ba:	68fb      	ldr	r3, [r7, #12]
 800f4bc:	2200      	movs	r2, #0
 800f4be:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800f4c2:	68fb      	ldr	r3, [r7, #12]
 800f4c4:	6a3a      	ldr	r2, [r7, #32]
 800f4c6:	61da      	str	r2, [r3, #28]
  netif->num = netif_num;
 800f4c8:	4b3f      	ldr	r3, [pc, #252]	; (800f5c8 <netif_add+0x188>)
 800f4ca:	781a      	ldrb	r2, [r3, #0]
 800f4cc:	68fb      	ldr	r3, [r7, #12]
 800f4ce:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->input = input;
 800f4d2:	68fb      	ldr	r3, [r7, #12]
 800f4d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f4d6:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800f4d8:	683b      	ldr	r3, [r7, #0]
 800f4da:	687a      	ldr	r2, [r7, #4]
 800f4dc:	68b9      	ldr	r1, [r7, #8]
 800f4de:	68f8      	ldr	r0, [r7, #12]
 800f4e0:	f000 f914 	bl	800f70c <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800f4e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f4e6:	68f8      	ldr	r0, [r7, #12]
 800f4e8:	4798      	blx	r3
 800f4ea:	4603      	mov	r3, r0
 800f4ec:	2b00      	cmp	r3, #0
 800f4ee:	d001      	beq.n	800f4f4 <netif_add+0xb4>
    return NULL;
 800f4f0:	2300      	movs	r3, #0
 800f4f2:	e058      	b.n	800f5a6 <netif_add+0x166>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800f4f4:	68fb      	ldr	r3, [r7, #12]
 800f4f6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800f4fa:	2bff      	cmp	r3, #255	; 0xff
 800f4fc:	d103      	bne.n	800f506 <netif_add+0xc6>
        netif->num = 0;
 800f4fe:	68fb      	ldr	r3, [r7, #12]
 800f500:	2200      	movs	r2, #0
 800f502:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
      }
      num_netifs = 0;
 800f506:	2300      	movs	r3, #0
 800f508:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800f50a:	4b30      	ldr	r3, [pc, #192]	; (800f5cc <netif_add+0x18c>)
 800f50c:	681b      	ldr	r3, [r3, #0]
 800f50e:	617b      	str	r3, [r7, #20]
 800f510:	e02b      	b.n	800f56a <netif_add+0x12a>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800f512:	697a      	ldr	r2, [r7, #20]
 800f514:	68fb      	ldr	r3, [r7, #12]
 800f516:	429a      	cmp	r2, r3
 800f518:	d106      	bne.n	800f528 <netif_add+0xe8>
 800f51a:	4b25      	ldr	r3, [pc, #148]	; (800f5b0 <netif_add+0x170>)
 800f51c:	f240 128b 	movw	r2, #395	; 0x18b
 800f520:	492b      	ldr	r1, [pc, #172]	; (800f5d0 <netif_add+0x190>)
 800f522:	4825      	ldr	r0, [pc, #148]	; (800f5b8 <netif_add+0x178>)
 800f524:	f00b fbe0 	bl	801ace8 <iprintf>
        num_netifs++;
 800f528:	693b      	ldr	r3, [r7, #16]
 800f52a:	3301      	adds	r3, #1
 800f52c:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800f52e:	693b      	ldr	r3, [r7, #16]
 800f530:	2bff      	cmp	r3, #255	; 0xff
 800f532:	dd06      	ble.n	800f542 <netif_add+0x102>
 800f534:	4b1e      	ldr	r3, [pc, #120]	; (800f5b0 <netif_add+0x170>)
 800f536:	f240 128d 	movw	r2, #397	; 0x18d
 800f53a:	4926      	ldr	r1, [pc, #152]	; (800f5d4 <netif_add+0x194>)
 800f53c:	481e      	ldr	r0, [pc, #120]	; (800f5b8 <netif_add+0x178>)
 800f53e:	f00b fbd3 	bl	801ace8 <iprintf>
        if (netif2->num == netif->num) {
 800f542:	697b      	ldr	r3, [r7, #20]
 800f544:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800f548:	68fb      	ldr	r3, [r7, #12]
 800f54a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800f54e:	429a      	cmp	r2, r3
 800f550:	d108      	bne.n	800f564 <netif_add+0x124>
          netif->num++;
 800f552:	68fb      	ldr	r3, [r7, #12]
 800f554:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800f558:	3301      	adds	r3, #1
 800f55a:	b2da      	uxtb	r2, r3
 800f55c:	68fb      	ldr	r3, [r7, #12]
 800f55e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
          break;
 800f562:	e005      	b.n	800f570 <netif_add+0x130>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800f564:	697b      	ldr	r3, [r7, #20]
 800f566:	681b      	ldr	r3, [r3, #0]
 800f568:	617b      	str	r3, [r7, #20]
 800f56a:	697b      	ldr	r3, [r7, #20]
 800f56c:	2b00      	cmp	r3, #0
 800f56e:	d1d0      	bne.n	800f512 <netif_add+0xd2>
        }
      }
    } while (netif2 != NULL);
 800f570:	697b      	ldr	r3, [r7, #20]
 800f572:	2b00      	cmp	r3, #0
 800f574:	d1be      	bne.n	800f4f4 <netif_add+0xb4>
  }
  if (netif->num == 254) {
 800f576:	68fb      	ldr	r3, [r7, #12]
 800f578:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800f57c:	2bfe      	cmp	r3, #254	; 0xfe
 800f57e:	d103      	bne.n	800f588 <netif_add+0x148>
    netif_num = 0;
 800f580:	4b11      	ldr	r3, [pc, #68]	; (800f5c8 <netif_add+0x188>)
 800f582:	2200      	movs	r2, #0
 800f584:	701a      	strb	r2, [r3, #0]
 800f586:	e006      	b.n	800f596 <netif_add+0x156>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800f588:	68fb      	ldr	r3, [r7, #12]
 800f58a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800f58e:	3301      	adds	r3, #1
 800f590:	b2da      	uxtb	r2, r3
 800f592:	4b0d      	ldr	r3, [pc, #52]	; (800f5c8 <netif_add+0x188>)
 800f594:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800f596:	4b0d      	ldr	r3, [pc, #52]	; (800f5cc <netif_add+0x18c>)
 800f598:	681a      	ldr	r2, [r3, #0]
 800f59a:	68fb      	ldr	r3, [r7, #12]
 800f59c:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800f59e:	4a0b      	ldr	r2, [pc, #44]	; (800f5cc <netif_add+0x18c>)
 800f5a0:	68fb      	ldr	r3, [r7, #12]
 800f5a2:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800f5a4:	68fb      	ldr	r3, [r7, #12]
}
 800f5a6:	4618      	mov	r0, r3
 800f5a8:	3718      	adds	r7, #24
 800f5aa:	46bd      	mov	sp, r7
 800f5ac:	bd80      	pop	{r7, pc}
 800f5ae:	bf00      	nop
 800f5b0:	0802056c 	.word	0x0802056c
 800f5b4:	08020600 	.word	0x08020600
 800f5b8:	080205bc 	.word	0x080205bc
 800f5bc:	0802061c 	.word	0x0802061c
 800f5c0:	080244dc 	.word	0x080244dc
 800f5c4:	0800f8fd 	.word	0x0800f8fd
 800f5c8:	20000890 	.word	0x20000890
 800f5cc:	20007c90 	.word	0x20007c90
 800f5d0:	08020640 	.word	0x08020640
 800f5d4:	08020654 	.word	0x08020654

0800f5d8 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800f5d8:	b580      	push	{r7, lr}
 800f5da:	b082      	sub	sp, #8
 800f5dc:	af00      	add	r7, sp, #0
 800f5de:	6078      	str	r0, [r7, #4]
 800f5e0:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800f5e2:	6839      	ldr	r1, [r7, #0]
 800f5e4:	6878      	ldr	r0, [r7, #4]
 800f5e6:	f002 fd8d 	bl	8012104 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800f5ea:	6839      	ldr	r1, [r7, #0]
 800f5ec:	6878      	ldr	r0, [r7, #4]
 800f5ee:	f007 fea3 	bl	8017338 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800f5f2:	bf00      	nop
 800f5f4:	3708      	adds	r7, #8
 800f5f6:	46bd      	mov	sp, r7
 800f5f8:	bd80      	pop	{r7, pc}
	...

0800f5fc <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800f5fc:	b580      	push	{r7, lr}
 800f5fe:	b086      	sub	sp, #24
 800f600:	af00      	add	r7, sp, #0
 800f602:	60f8      	str	r0, [r7, #12]
 800f604:	60b9      	str	r1, [r7, #8]
 800f606:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800f608:	68bb      	ldr	r3, [r7, #8]
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	d106      	bne.n	800f61c <netif_do_set_ipaddr+0x20>
 800f60e:	4b1d      	ldr	r3, [pc, #116]	; (800f684 <netif_do_set_ipaddr+0x88>)
 800f610:	f240 12cb 	movw	r2, #459	; 0x1cb
 800f614:	491c      	ldr	r1, [pc, #112]	; (800f688 <netif_do_set_ipaddr+0x8c>)
 800f616:	481d      	ldr	r0, [pc, #116]	; (800f68c <netif_do_set_ipaddr+0x90>)
 800f618:	f00b fb66 	bl	801ace8 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	2b00      	cmp	r3, #0
 800f620:	d106      	bne.n	800f630 <netif_do_set_ipaddr+0x34>
 800f622:	4b18      	ldr	r3, [pc, #96]	; (800f684 <netif_do_set_ipaddr+0x88>)
 800f624:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 800f628:	4917      	ldr	r1, [pc, #92]	; (800f688 <netif_do_set_ipaddr+0x8c>)
 800f62a:	4818      	ldr	r0, [pc, #96]	; (800f68c <netif_do_set_ipaddr+0x90>)
 800f62c:	f00b fb5c 	bl	801ace8 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800f630:	68bb      	ldr	r3, [r7, #8]
 800f632:	681a      	ldr	r2, [r3, #0]
 800f634:	68fb      	ldr	r3, [r7, #12]
 800f636:	3304      	adds	r3, #4
 800f638:	681b      	ldr	r3, [r3, #0]
 800f63a:	429a      	cmp	r2, r3
 800f63c:	d01c      	beq.n	800f678 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800f63e:	68bb      	ldr	r3, [r7, #8]
 800f640:	681b      	ldr	r3, [r3, #0]
 800f642:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800f644:	68fb      	ldr	r3, [r7, #12]
 800f646:	3304      	adds	r3, #4
 800f648:	681a      	ldr	r2, [r3, #0]
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800f64e:	f107 0314 	add.w	r3, r7, #20
 800f652:	4619      	mov	r1, r3
 800f654:	6878      	ldr	r0, [r7, #4]
 800f656:	f7ff ffbf 	bl	800f5d8 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800f65a:	68bb      	ldr	r3, [r7, #8]
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	d002      	beq.n	800f666 <netif_do_set_ipaddr+0x6a>
 800f660:	68bb      	ldr	r3, [r7, #8]
 800f662:	681b      	ldr	r3, [r3, #0]
 800f664:	e000      	b.n	800f668 <netif_do_set_ipaddr+0x6c>
 800f666:	2300      	movs	r3, #0
 800f668:	68fa      	ldr	r2, [r7, #12]
 800f66a:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800f66c:	2101      	movs	r1, #1
 800f66e:	68f8      	ldr	r0, [r7, #12]
 800f670:	f000 f8d2 	bl	800f818 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800f674:	2301      	movs	r3, #1
 800f676:	e000      	b.n	800f67a <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800f678:	2300      	movs	r3, #0
}
 800f67a:	4618      	mov	r0, r3
 800f67c:	3718      	adds	r7, #24
 800f67e:	46bd      	mov	sp, r7
 800f680:	bd80      	pop	{r7, pc}
 800f682:	bf00      	nop
 800f684:	0802056c 	.word	0x0802056c
 800f688:	08020684 	.word	0x08020684
 800f68c:	080205bc 	.word	0x080205bc

0800f690 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800f690:	b480      	push	{r7}
 800f692:	b085      	sub	sp, #20
 800f694:	af00      	add	r7, sp, #0
 800f696:	60f8      	str	r0, [r7, #12]
 800f698:	60b9      	str	r1, [r7, #8]
 800f69a:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800f69c:	68bb      	ldr	r3, [r7, #8]
 800f69e:	681a      	ldr	r2, [r3, #0]
 800f6a0:	68fb      	ldr	r3, [r7, #12]
 800f6a2:	3308      	adds	r3, #8
 800f6a4:	681b      	ldr	r3, [r3, #0]
 800f6a6:	429a      	cmp	r2, r3
 800f6a8:	d00a      	beq.n	800f6c0 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800f6aa:	68bb      	ldr	r3, [r7, #8]
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	d002      	beq.n	800f6b6 <netif_do_set_netmask+0x26>
 800f6b0:	68bb      	ldr	r3, [r7, #8]
 800f6b2:	681b      	ldr	r3, [r3, #0]
 800f6b4:	e000      	b.n	800f6b8 <netif_do_set_netmask+0x28>
 800f6b6:	2300      	movs	r3, #0
 800f6b8:	68fa      	ldr	r2, [r7, #12]
 800f6ba:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800f6bc:	2301      	movs	r3, #1
 800f6be:	e000      	b.n	800f6c2 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800f6c0:	2300      	movs	r3, #0
}
 800f6c2:	4618      	mov	r0, r3
 800f6c4:	3714      	adds	r7, #20
 800f6c6:	46bd      	mov	sp, r7
 800f6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6cc:	4770      	bx	lr

0800f6ce <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800f6ce:	b480      	push	{r7}
 800f6d0:	b085      	sub	sp, #20
 800f6d2:	af00      	add	r7, sp, #0
 800f6d4:	60f8      	str	r0, [r7, #12]
 800f6d6:	60b9      	str	r1, [r7, #8]
 800f6d8:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800f6da:	68bb      	ldr	r3, [r7, #8]
 800f6dc:	681a      	ldr	r2, [r3, #0]
 800f6de:	68fb      	ldr	r3, [r7, #12]
 800f6e0:	330c      	adds	r3, #12
 800f6e2:	681b      	ldr	r3, [r3, #0]
 800f6e4:	429a      	cmp	r2, r3
 800f6e6:	d00a      	beq.n	800f6fe <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800f6e8:	68bb      	ldr	r3, [r7, #8]
 800f6ea:	2b00      	cmp	r3, #0
 800f6ec:	d002      	beq.n	800f6f4 <netif_do_set_gw+0x26>
 800f6ee:	68bb      	ldr	r3, [r7, #8]
 800f6f0:	681b      	ldr	r3, [r3, #0]
 800f6f2:	e000      	b.n	800f6f6 <netif_do_set_gw+0x28>
 800f6f4:	2300      	movs	r3, #0
 800f6f6:	68fa      	ldr	r2, [r7, #12]
 800f6f8:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800f6fa:	2301      	movs	r3, #1
 800f6fc:	e000      	b.n	800f700 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800f6fe:	2300      	movs	r3, #0
}
 800f700:	4618      	mov	r0, r3
 800f702:	3714      	adds	r7, #20
 800f704:	46bd      	mov	sp, r7
 800f706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f70a:	4770      	bx	lr

0800f70c <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800f70c:	b580      	push	{r7, lr}
 800f70e:	b088      	sub	sp, #32
 800f710:	af00      	add	r7, sp, #0
 800f712:	60f8      	str	r0, [r7, #12]
 800f714:	60b9      	str	r1, [r7, #8]
 800f716:	607a      	str	r2, [r7, #4]
 800f718:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800f71a:	2300      	movs	r3, #0
 800f71c:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800f71e:	2300      	movs	r3, #0
 800f720:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800f722:	68bb      	ldr	r3, [r7, #8]
 800f724:	2b00      	cmp	r3, #0
 800f726:	d101      	bne.n	800f72c <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800f728:	4b1c      	ldr	r3, [pc, #112]	; (800f79c <netif_set_addr+0x90>)
 800f72a:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	2b00      	cmp	r3, #0
 800f730:	d101      	bne.n	800f736 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800f732:	4b1a      	ldr	r3, [pc, #104]	; (800f79c <netif_set_addr+0x90>)
 800f734:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800f736:	683b      	ldr	r3, [r7, #0]
 800f738:	2b00      	cmp	r3, #0
 800f73a:	d101      	bne.n	800f740 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800f73c:	4b17      	ldr	r3, [pc, #92]	; (800f79c <netif_set_addr+0x90>)
 800f73e:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800f740:	68bb      	ldr	r3, [r7, #8]
 800f742:	2b00      	cmp	r3, #0
 800f744:	d003      	beq.n	800f74e <netif_set_addr+0x42>
 800f746:	68bb      	ldr	r3, [r7, #8]
 800f748:	681b      	ldr	r3, [r3, #0]
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	d101      	bne.n	800f752 <netif_set_addr+0x46>
 800f74e:	2301      	movs	r3, #1
 800f750:	e000      	b.n	800f754 <netif_set_addr+0x48>
 800f752:	2300      	movs	r3, #0
 800f754:	617b      	str	r3, [r7, #20]
  if (remove) {
 800f756:	697b      	ldr	r3, [r7, #20]
 800f758:	2b00      	cmp	r3, #0
 800f75a:	d006      	beq.n	800f76a <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800f75c:	f107 0310 	add.w	r3, r7, #16
 800f760:	461a      	mov	r2, r3
 800f762:	68b9      	ldr	r1, [r7, #8]
 800f764:	68f8      	ldr	r0, [r7, #12]
 800f766:	f7ff ff49 	bl	800f5fc <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800f76a:	69fa      	ldr	r2, [r7, #28]
 800f76c:	6879      	ldr	r1, [r7, #4]
 800f76e:	68f8      	ldr	r0, [r7, #12]
 800f770:	f7ff ff8e 	bl	800f690 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800f774:	69ba      	ldr	r2, [r7, #24]
 800f776:	6839      	ldr	r1, [r7, #0]
 800f778:	68f8      	ldr	r0, [r7, #12]
 800f77a:	f7ff ffa8 	bl	800f6ce <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800f77e:	697b      	ldr	r3, [r7, #20]
 800f780:	2b00      	cmp	r3, #0
 800f782:	d106      	bne.n	800f792 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800f784:	f107 0310 	add.w	r3, r7, #16
 800f788:	461a      	mov	r2, r3
 800f78a:	68b9      	ldr	r1, [r7, #8]
 800f78c:	68f8      	ldr	r0, [r7, #12]
 800f78e:	f7ff ff35 	bl	800f5fc <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800f792:	bf00      	nop
 800f794:	3720      	adds	r7, #32
 800f796:	46bd      	mov	sp, r7
 800f798:	bd80      	pop	{r7, pc}
 800f79a:	bf00      	nop
 800f79c:	080244dc 	.word	0x080244dc

0800f7a0 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800f7a0:	b480      	push	{r7}
 800f7a2:	b083      	sub	sp, #12
 800f7a4:	af00      	add	r7, sp, #0
 800f7a6:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800f7a8:	4a04      	ldr	r2, [pc, #16]	; (800f7bc <netif_set_default+0x1c>)
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800f7ae:	bf00      	nop
 800f7b0:	370c      	adds	r7, #12
 800f7b2:	46bd      	mov	sp, r7
 800f7b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7b8:	4770      	bx	lr
 800f7ba:	bf00      	nop
 800f7bc:	20007c94 	.word	0x20007c94

0800f7c0 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800f7c0:	b580      	push	{r7, lr}
 800f7c2:	b082      	sub	sp, #8
 800f7c4:	af00      	add	r7, sp, #0
 800f7c6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	2b00      	cmp	r3, #0
 800f7cc:	d107      	bne.n	800f7de <netif_set_up+0x1e>
 800f7ce:	4b0f      	ldr	r3, [pc, #60]	; (800f80c <netif_set_up+0x4c>)
 800f7d0:	f44f 7254 	mov.w	r2, #848	; 0x350
 800f7d4:	490e      	ldr	r1, [pc, #56]	; (800f810 <netif_set_up+0x50>)
 800f7d6:	480f      	ldr	r0, [pc, #60]	; (800f814 <netif_set_up+0x54>)
 800f7d8:	f00b fa86 	bl	801ace8 <iprintf>
 800f7dc:	e013      	b.n	800f806 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800f7e4:	f003 0301 	and.w	r3, r3, #1
 800f7e8:	2b00      	cmp	r3, #0
 800f7ea:	d10c      	bne.n	800f806 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800f7ec:	687b      	ldr	r3, [r7, #4]
 800f7ee:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800f7f2:	f043 0301 	orr.w	r3, r3, #1
 800f7f6:	b2da      	uxtb	r2, r3
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800f7fe:	2103      	movs	r1, #3
 800f800:	6878      	ldr	r0, [r7, #4]
 800f802:	f000 f809 	bl	800f818 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800f806:	3708      	adds	r7, #8
 800f808:	46bd      	mov	sp, r7
 800f80a:	bd80      	pop	{r7, pc}
 800f80c:	0802056c 	.word	0x0802056c
 800f810:	080206f4 	.word	0x080206f4
 800f814:	080205bc 	.word	0x080205bc

0800f818 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800f818:	b580      	push	{r7, lr}
 800f81a:	b082      	sub	sp, #8
 800f81c:	af00      	add	r7, sp, #0
 800f81e:	6078      	str	r0, [r7, #4]
 800f820:	460b      	mov	r3, r1
 800f822:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	2b00      	cmp	r3, #0
 800f828:	d106      	bne.n	800f838 <netif_issue_reports+0x20>
 800f82a:	4b18      	ldr	r3, [pc, #96]	; (800f88c <netif_issue_reports+0x74>)
 800f82c:	f240 326d 	movw	r2, #877	; 0x36d
 800f830:	4917      	ldr	r1, [pc, #92]	; (800f890 <netif_issue_reports+0x78>)
 800f832:	4818      	ldr	r0, [pc, #96]	; (800f894 <netif_issue_reports+0x7c>)
 800f834:	f00b fa58 	bl	801ace8 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800f83e:	f003 0304 	and.w	r3, r3, #4
 800f842:	2b00      	cmp	r3, #0
 800f844:	d01e      	beq.n	800f884 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800f84c:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800f850:	2b00      	cmp	r3, #0
 800f852:	d017      	beq.n	800f884 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800f854:	78fb      	ldrb	r3, [r7, #3]
 800f856:	f003 0301 	and.w	r3, r3, #1
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	d013      	beq.n	800f886 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800f85e:	687b      	ldr	r3, [r7, #4]
 800f860:	3304      	adds	r3, #4
 800f862:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800f864:	2b00      	cmp	r3, #0
 800f866:	d00e      	beq.n	800f886 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800f86e:	f003 0308 	and.w	r3, r3, #8
 800f872:	2b00      	cmp	r3, #0
 800f874:	d007      	beq.n	800f886 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800f876:	687b      	ldr	r3, [r7, #4]
 800f878:	3304      	adds	r3, #4
 800f87a:	4619      	mov	r1, r3
 800f87c:	6878      	ldr	r0, [r7, #4]
 800f87e:	f008 fcc5 	bl	801820c <etharp_request>
 800f882:	e000      	b.n	800f886 <netif_issue_reports+0x6e>
    return;
 800f884:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800f886:	3708      	adds	r7, #8
 800f888:	46bd      	mov	sp, r7
 800f88a:	bd80      	pop	{r7, pc}
 800f88c:	0802056c 	.word	0x0802056c
 800f890:	08020710 	.word	0x08020710
 800f894:	080205bc 	.word	0x080205bc

0800f898 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800f898:	b580      	push	{r7, lr}
 800f89a:	b082      	sub	sp, #8
 800f89c:	af00      	add	r7, sp, #0
 800f89e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	2b00      	cmp	r3, #0
 800f8a4:	d107      	bne.n	800f8b6 <netif_set_down+0x1e>
 800f8a6:	4b12      	ldr	r3, [pc, #72]	; (800f8f0 <netif_set_down+0x58>)
 800f8a8:	f240 329b 	movw	r2, #923	; 0x39b
 800f8ac:	4911      	ldr	r1, [pc, #68]	; (800f8f4 <netif_set_down+0x5c>)
 800f8ae:	4812      	ldr	r0, [pc, #72]	; (800f8f8 <netif_set_down+0x60>)
 800f8b0:	f00b fa1a 	bl	801ace8 <iprintf>
 800f8b4:	e019      	b.n	800f8ea <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800f8bc:	f003 0301 	and.w	r3, r3, #1
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	d012      	beq.n	800f8ea <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800f8ca:	f023 0301 	bic.w	r3, r3, #1
 800f8ce:	b2da      	uxtb	r2, r3
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800f8dc:	f003 0308 	and.w	r3, r3, #8
 800f8e0:	2b00      	cmp	r3, #0
 800f8e2:	d002      	beq.n	800f8ea <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800f8e4:	6878      	ldr	r0, [r7, #4]
 800f8e6:	f008 f84f 	bl	8017988 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800f8ea:	3708      	adds	r7, #8
 800f8ec:	46bd      	mov	sp, r7
 800f8ee:	bd80      	pop	{r7, pc}
 800f8f0:	0802056c 	.word	0x0802056c
 800f8f4:	08020734 	.word	0x08020734
 800f8f8:	080205bc 	.word	0x080205bc

0800f8fc <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800f8fc:	b480      	push	{r7}
 800f8fe:	b085      	sub	sp, #20
 800f900:	af00      	add	r7, sp, #0
 800f902:	60f8      	str	r0, [r7, #12]
 800f904:	60b9      	str	r1, [r7, #8]
 800f906:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800f908:	f06f 030b 	mvn.w	r3, #11
}
 800f90c:	4618      	mov	r0, r3
 800f90e:	3714      	adds	r7, #20
 800f910:	46bd      	mov	sp, r7
 800f912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f916:	4770      	bx	lr

0800f918 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800f918:	b480      	push	{r7}
 800f91a:	b085      	sub	sp, #20
 800f91c:	af00      	add	r7, sp, #0
 800f91e:	4603      	mov	r3, r0
 800f920:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800f922:	79fb      	ldrb	r3, [r7, #7]
 800f924:	2b00      	cmp	r3, #0
 800f926:	d013      	beq.n	800f950 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800f928:	4b0d      	ldr	r3, [pc, #52]	; (800f960 <netif_get_by_index+0x48>)
 800f92a:	681b      	ldr	r3, [r3, #0]
 800f92c:	60fb      	str	r3, [r7, #12]
 800f92e:	e00c      	b.n	800f94a <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800f930:	68fb      	ldr	r3, [r7, #12]
 800f932:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800f936:	3301      	adds	r3, #1
 800f938:	b2db      	uxtb	r3, r3
 800f93a:	79fa      	ldrb	r2, [r7, #7]
 800f93c:	429a      	cmp	r2, r3
 800f93e:	d101      	bne.n	800f944 <netif_get_by_index+0x2c>
        return netif; /* found! */
 800f940:	68fb      	ldr	r3, [r7, #12]
 800f942:	e006      	b.n	800f952 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800f944:	68fb      	ldr	r3, [r7, #12]
 800f946:	681b      	ldr	r3, [r3, #0]
 800f948:	60fb      	str	r3, [r7, #12]
 800f94a:	68fb      	ldr	r3, [r7, #12]
 800f94c:	2b00      	cmp	r3, #0
 800f94e:	d1ef      	bne.n	800f930 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800f950:	2300      	movs	r3, #0
}
 800f952:	4618      	mov	r0, r3
 800f954:	3714      	adds	r7, #20
 800f956:	46bd      	mov	sp, r7
 800f958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f95c:	4770      	bx	lr
 800f95e:	bf00      	nop
 800f960:	20007c90 	.word	0x20007c90

0800f964 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800f964:	b580      	push	{r7, lr}
 800f966:	b082      	sub	sp, #8
 800f968:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800f96a:	f00a f993 	bl	8019c94 <sys_arch_protect>
 800f96e:	6038      	str	r0, [r7, #0]
 800f970:	4b0d      	ldr	r3, [pc, #52]	; (800f9a8 <pbuf_free_ooseq+0x44>)
 800f972:	2200      	movs	r2, #0
 800f974:	701a      	strb	r2, [r3, #0]
 800f976:	6838      	ldr	r0, [r7, #0]
 800f978:	f00a f99a 	bl	8019cb0 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800f97c:	4b0b      	ldr	r3, [pc, #44]	; (800f9ac <pbuf_free_ooseq+0x48>)
 800f97e:	681b      	ldr	r3, [r3, #0]
 800f980:	607b      	str	r3, [r7, #4]
 800f982:	e00a      	b.n	800f99a <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f988:	2b00      	cmp	r3, #0
 800f98a:	d003      	beq.n	800f994 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 800f98c:	6878      	ldr	r0, [r7, #4]
 800f98e:	f002 fbf7 	bl	8012180 <tcp_free_ooseq>
      return;
 800f992:	e005      	b.n	800f9a0 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	68db      	ldr	r3, [r3, #12]
 800f998:	607b      	str	r3, [r7, #4]
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	2b00      	cmp	r3, #0
 800f99e:	d1f1      	bne.n	800f984 <pbuf_free_ooseq+0x20>
    }
  }
}
 800f9a0:	3708      	adds	r7, #8
 800f9a2:	46bd      	mov	sp, r7
 800f9a4:	bd80      	pop	{r7, pc}
 800f9a6:	bf00      	nop
 800f9a8:	20007c98 	.word	0x20007c98
 800f9ac:	20007ca0 	.word	0x20007ca0

0800f9b0 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 800f9b0:	b580      	push	{r7, lr}
 800f9b2:	b082      	sub	sp, #8
 800f9b4:	af00      	add	r7, sp, #0
 800f9b6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 800f9b8:	f7ff ffd4 	bl	800f964 <pbuf_free_ooseq>
}
 800f9bc:	bf00      	nop
 800f9be:	3708      	adds	r7, #8
 800f9c0:	46bd      	mov	sp, r7
 800f9c2:	bd80      	pop	{r7, pc}

0800f9c4 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800f9c4:	b580      	push	{r7, lr}
 800f9c6:	b082      	sub	sp, #8
 800f9c8:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 800f9ca:	f00a f963 	bl	8019c94 <sys_arch_protect>
 800f9ce:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 800f9d0:	4b0f      	ldr	r3, [pc, #60]	; (800fa10 <pbuf_pool_is_empty+0x4c>)
 800f9d2:	781b      	ldrb	r3, [r3, #0]
 800f9d4:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 800f9d6:	4b0e      	ldr	r3, [pc, #56]	; (800fa10 <pbuf_pool_is_empty+0x4c>)
 800f9d8:	2201      	movs	r2, #1
 800f9da:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 800f9dc:	6878      	ldr	r0, [r7, #4]
 800f9de:	f00a f967 	bl	8019cb0 <sys_arch_unprotect>

  if (!queued) {
 800f9e2:	78fb      	ldrb	r3, [r7, #3]
 800f9e4:	2b00      	cmp	r3, #0
 800f9e6:	d10f      	bne.n	800fa08 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 800f9e8:	2100      	movs	r1, #0
 800f9ea:	480a      	ldr	r0, [pc, #40]	; (800fa14 <pbuf_pool_is_empty+0x50>)
 800f9ec:	f7fe ff4e 	bl	800e88c <tcpip_try_callback>
 800f9f0:	4603      	mov	r3, r0
 800f9f2:	2b00      	cmp	r3, #0
 800f9f4:	d008      	beq.n	800fa08 <pbuf_pool_is_empty+0x44>
 800f9f6:	f00a f94d 	bl	8019c94 <sys_arch_protect>
 800f9fa:	6078      	str	r0, [r7, #4]
 800f9fc:	4b04      	ldr	r3, [pc, #16]	; (800fa10 <pbuf_pool_is_empty+0x4c>)
 800f9fe:	2200      	movs	r2, #0
 800fa00:	701a      	strb	r2, [r3, #0]
 800fa02:	6878      	ldr	r0, [r7, #4]
 800fa04:	f00a f954 	bl	8019cb0 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800fa08:	bf00      	nop
 800fa0a:	3708      	adds	r7, #8
 800fa0c:	46bd      	mov	sp, r7
 800fa0e:	bd80      	pop	{r7, pc}
 800fa10:	20007c98 	.word	0x20007c98
 800fa14:	0800f9b1 	.word	0x0800f9b1

0800fa18 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800fa18:	b480      	push	{r7}
 800fa1a:	b085      	sub	sp, #20
 800fa1c:	af00      	add	r7, sp, #0
 800fa1e:	60f8      	str	r0, [r7, #12]
 800fa20:	60b9      	str	r1, [r7, #8]
 800fa22:	4611      	mov	r1, r2
 800fa24:	461a      	mov	r2, r3
 800fa26:	460b      	mov	r3, r1
 800fa28:	80fb      	strh	r3, [r7, #6]
 800fa2a:	4613      	mov	r3, r2
 800fa2c:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800fa2e:	68fb      	ldr	r3, [r7, #12]
 800fa30:	2200      	movs	r2, #0
 800fa32:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800fa34:	68fb      	ldr	r3, [r7, #12]
 800fa36:	68ba      	ldr	r2, [r7, #8]
 800fa38:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800fa3a:	68fb      	ldr	r3, [r7, #12]
 800fa3c:	88fa      	ldrh	r2, [r7, #6]
 800fa3e:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800fa40:	68fb      	ldr	r3, [r7, #12]
 800fa42:	88ba      	ldrh	r2, [r7, #4]
 800fa44:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800fa46:	8b3b      	ldrh	r3, [r7, #24]
 800fa48:	b2da      	uxtb	r2, r3
 800fa4a:	68fb      	ldr	r3, [r7, #12]
 800fa4c:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800fa4e:	68fb      	ldr	r3, [r7, #12]
 800fa50:	7f3a      	ldrb	r2, [r7, #28]
 800fa52:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800fa54:	68fb      	ldr	r3, [r7, #12]
 800fa56:	2201      	movs	r2, #1
 800fa58:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800fa5a:	68fb      	ldr	r3, [r7, #12]
 800fa5c:	2200      	movs	r2, #0
 800fa5e:	73da      	strb	r2, [r3, #15]
}
 800fa60:	bf00      	nop
 800fa62:	3714      	adds	r7, #20
 800fa64:	46bd      	mov	sp, r7
 800fa66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa6a:	4770      	bx	lr

0800fa6c <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800fa6c:	b580      	push	{r7, lr}
 800fa6e:	b08c      	sub	sp, #48	; 0x30
 800fa70:	af02      	add	r7, sp, #8
 800fa72:	4603      	mov	r3, r0
 800fa74:	71fb      	strb	r3, [r7, #7]
 800fa76:	460b      	mov	r3, r1
 800fa78:	80bb      	strh	r3, [r7, #4]
 800fa7a:	4613      	mov	r3, r2
 800fa7c:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800fa7e:	79fb      	ldrb	r3, [r7, #7]
 800fa80:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800fa82:	887b      	ldrh	r3, [r7, #2]
 800fa84:	2b41      	cmp	r3, #65	; 0x41
 800fa86:	d00b      	beq.n	800faa0 <pbuf_alloc+0x34>
 800fa88:	2b41      	cmp	r3, #65	; 0x41
 800fa8a:	dc02      	bgt.n	800fa92 <pbuf_alloc+0x26>
 800fa8c:	2b01      	cmp	r3, #1
 800fa8e:	d007      	beq.n	800faa0 <pbuf_alloc+0x34>
 800fa90:	e0c2      	b.n	800fc18 <pbuf_alloc+0x1ac>
 800fa92:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 800fa96:	d00b      	beq.n	800fab0 <pbuf_alloc+0x44>
 800fa98:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800fa9c:	d070      	beq.n	800fb80 <pbuf_alloc+0x114>
 800fa9e:	e0bb      	b.n	800fc18 <pbuf_alloc+0x1ac>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800faa0:	887a      	ldrh	r2, [r7, #2]
 800faa2:	88bb      	ldrh	r3, [r7, #4]
 800faa4:	4619      	mov	r1, r3
 800faa6:	2000      	movs	r0, #0
 800faa8:	f000 f8d2 	bl	800fc50 <pbuf_alloc_reference>
 800faac:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 800faae:	e0bd      	b.n	800fc2c <pbuf_alloc+0x1c0>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800fab0:	2300      	movs	r3, #0
 800fab2:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 800fab4:	2300      	movs	r3, #0
 800fab6:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800fab8:	88bb      	ldrh	r3, [r7, #4]
 800faba:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800fabc:	200c      	movs	r0, #12
 800fabe:	f7ff fc3b 	bl	800f338 <memp_malloc>
 800fac2:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800fac4:	693b      	ldr	r3, [r7, #16]
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	d109      	bne.n	800fade <pbuf_alloc+0x72>
          PBUF_POOL_IS_EMPTY();
 800faca:	f7ff ff7b 	bl	800f9c4 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800face:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fad0:	2b00      	cmp	r3, #0
 800fad2:	d002      	beq.n	800fada <pbuf_alloc+0x6e>
            pbuf_free(p);
 800fad4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fad6:	f000 faa9 	bl	801002c <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800fada:	2300      	movs	r3, #0
 800fadc:	e0a7      	b.n	800fc2e <pbuf_alloc+0x1c2>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800fade:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800fae0:	3303      	adds	r3, #3
 800fae2:	b29b      	uxth	r3, r3
 800fae4:	f023 0303 	bic.w	r3, r3, #3
 800fae8:	b29b      	uxth	r3, r3
 800faea:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 800faee:	b29b      	uxth	r3, r3
 800faf0:	8b7a      	ldrh	r2, [r7, #26]
 800faf2:	4293      	cmp	r3, r2
 800faf4:	bf28      	it	cs
 800faf6:	4613      	movcs	r3, r2
 800faf8:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800fafa:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800fafc:	3310      	adds	r3, #16
 800fafe:	693a      	ldr	r2, [r7, #16]
 800fb00:	4413      	add	r3, r2
 800fb02:	3303      	adds	r3, #3
 800fb04:	f023 0303 	bic.w	r3, r3, #3
 800fb08:	4618      	mov	r0, r3
 800fb0a:	89f9      	ldrh	r1, [r7, #14]
 800fb0c:	8b7a      	ldrh	r2, [r7, #26]
 800fb0e:	2300      	movs	r3, #0
 800fb10:	9301      	str	r3, [sp, #4]
 800fb12:	887b      	ldrh	r3, [r7, #2]
 800fb14:	9300      	str	r3, [sp, #0]
 800fb16:	460b      	mov	r3, r1
 800fb18:	4601      	mov	r1, r0
 800fb1a:	6938      	ldr	r0, [r7, #16]
 800fb1c:	f7ff ff7c 	bl	800fa18 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800fb20:	693b      	ldr	r3, [r7, #16]
 800fb22:	685b      	ldr	r3, [r3, #4]
 800fb24:	f003 0303 	and.w	r3, r3, #3
 800fb28:	2b00      	cmp	r3, #0
 800fb2a:	d006      	beq.n	800fb3a <pbuf_alloc+0xce>
 800fb2c:	4b42      	ldr	r3, [pc, #264]	; (800fc38 <pbuf_alloc+0x1cc>)
 800fb2e:	f240 1201 	movw	r2, #257	; 0x101
 800fb32:	4942      	ldr	r1, [pc, #264]	; (800fc3c <pbuf_alloc+0x1d0>)
 800fb34:	4842      	ldr	r0, [pc, #264]	; (800fc40 <pbuf_alloc+0x1d4>)
 800fb36:	f00b f8d7 	bl	801ace8 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800fb3a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800fb3c:	3303      	adds	r3, #3
 800fb3e:	f023 0303 	bic.w	r3, r3, #3
 800fb42:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800fb46:	d106      	bne.n	800fb56 <pbuf_alloc+0xea>
 800fb48:	4b3b      	ldr	r3, [pc, #236]	; (800fc38 <pbuf_alloc+0x1cc>)
 800fb4a:	f240 1203 	movw	r2, #259	; 0x103
 800fb4e:	493d      	ldr	r1, [pc, #244]	; (800fc44 <pbuf_alloc+0x1d8>)
 800fb50:	483b      	ldr	r0, [pc, #236]	; (800fc40 <pbuf_alloc+0x1d4>)
 800fb52:	f00b f8c9 	bl	801ace8 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800fb56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb58:	2b00      	cmp	r3, #0
 800fb5a:	d102      	bne.n	800fb62 <pbuf_alloc+0xf6>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800fb5c:	693b      	ldr	r3, [r7, #16]
 800fb5e:	627b      	str	r3, [r7, #36]	; 0x24
 800fb60:	e002      	b.n	800fb68 <pbuf_alloc+0xfc>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800fb62:	69fb      	ldr	r3, [r7, #28]
 800fb64:	693a      	ldr	r2, [r7, #16]
 800fb66:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800fb68:	693b      	ldr	r3, [r7, #16]
 800fb6a:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800fb6c:	8b7a      	ldrh	r2, [r7, #26]
 800fb6e:	89fb      	ldrh	r3, [r7, #14]
 800fb70:	1ad3      	subs	r3, r2, r3
 800fb72:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800fb74:	2300      	movs	r3, #0
 800fb76:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 800fb78:	8b7b      	ldrh	r3, [r7, #26]
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	d19e      	bne.n	800fabc <pbuf_alloc+0x50>
      break;
 800fb7e:	e055      	b.n	800fc2c <pbuf_alloc+0x1c0>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800fb80:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800fb82:	3303      	adds	r3, #3
 800fb84:	b29b      	uxth	r3, r3
 800fb86:	f023 0303 	bic.w	r3, r3, #3
 800fb8a:	b29a      	uxth	r2, r3
 800fb8c:	88bb      	ldrh	r3, [r7, #4]
 800fb8e:	3303      	adds	r3, #3
 800fb90:	b29b      	uxth	r3, r3
 800fb92:	f023 0303 	bic.w	r3, r3, #3
 800fb96:	b29b      	uxth	r3, r3
 800fb98:	4413      	add	r3, r2
 800fb9a:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800fb9c:	8b3b      	ldrh	r3, [r7, #24]
 800fb9e:	3310      	adds	r3, #16
 800fba0:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800fba2:	8b3a      	ldrh	r2, [r7, #24]
 800fba4:	88bb      	ldrh	r3, [r7, #4]
 800fba6:	3303      	adds	r3, #3
 800fba8:	f023 0303 	bic.w	r3, r3, #3
 800fbac:	429a      	cmp	r2, r3
 800fbae:	d306      	bcc.n	800fbbe <pbuf_alloc+0x152>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800fbb0:	8afa      	ldrh	r2, [r7, #22]
 800fbb2:	88bb      	ldrh	r3, [r7, #4]
 800fbb4:	3303      	adds	r3, #3
 800fbb6:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800fbba:	429a      	cmp	r2, r3
 800fbbc:	d201      	bcs.n	800fbc2 <pbuf_alloc+0x156>
        return NULL;
 800fbbe:	2300      	movs	r3, #0
 800fbc0:	e035      	b.n	800fc2e <pbuf_alloc+0x1c2>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800fbc2:	8afb      	ldrh	r3, [r7, #22]
 800fbc4:	4618      	mov	r0, r3
 800fbc6:	f7ff fa35 	bl	800f034 <mem_malloc>
 800fbca:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 800fbcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbce:	2b00      	cmp	r3, #0
 800fbd0:	d101      	bne.n	800fbd6 <pbuf_alloc+0x16a>
        return NULL;
 800fbd2:	2300      	movs	r3, #0
 800fbd4:	e02b      	b.n	800fc2e <pbuf_alloc+0x1c2>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800fbd6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800fbd8:	3310      	adds	r3, #16
 800fbda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fbdc:	4413      	add	r3, r2
 800fbde:	3303      	adds	r3, #3
 800fbe0:	f023 0303 	bic.w	r3, r3, #3
 800fbe4:	4618      	mov	r0, r3
 800fbe6:	88b9      	ldrh	r1, [r7, #4]
 800fbe8:	88ba      	ldrh	r2, [r7, #4]
 800fbea:	2300      	movs	r3, #0
 800fbec:	9301      	str	r3, [sp, #4]
 800fbee:	887b      	ldrh	r3, [r7, #2]
 800fbf0:	9300      	str	r3, [sp, #0]
 800fbf2:	460b      	mov	r3, r1
 800fbf4:	4601      	mov	r1, r0
 800fbf6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fbf8:	f7ff ff0e 	bl	800fa18 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800fbfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbfe:	685b      	ldr	r3, [r3, #4]
 800fc00:	f003 0303 	and.w	r3, r3, #3
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d010      	beq.n	800fc2a <pbuf_alloc+0x1be>
 800fc08:	4b0b      	ldr	r3, [pc, #44]	; (800fc38 <pbuf_alloc+0x1cc>)
 800fc0a:	f240 1223 	movw	r2, #291	; 0x123
 800fc0e:	490e      	ldr	r1, [pc, #56]	; (800fc48 <pbuf_alloc+0x1dc>)
 800fc10:	480b      	ldr	r0, [pc, #44]	; (800fc40 <pbuf_alloc+0x1d4>)
 800fc12:	f00b f869 	bl	801ace8 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800fc16:	e008      	b.n	800fc2a <pbuf_alloc+0x1be>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800fc18:	4b07      	ldr	r3, [pc, #28]	; (800fc38 <pbuf_alloc+0x1cc>)
 800fc1a:	f240 1227 	movw	r2, #295	; 0x127
 800fc1e:	490b      	ldr	r1, [pc, #44]	; (800fc4c <pbuf_alloc+0x1e0>)
 800fc20:	4807      	ldr	r0, [pc, #28]	; (800fc40 <pbuf_alloc+0x1d4>)
 800fc22:	f00b f861 	bl	801ace8 <iprintf>
      return NULL;
 800fc26:	2300      	movs	r3, #0
 800fc28:	e001      	b.n	800fc2e <pbuf_alloc+0x1c2>
      break;
 800fc2a:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800fc2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800fc2e:	4618      	mov	r0, r3
 800fc30:	3728      	adds	r7, #40	; 0x28
 800fc32:	46bd      	mov	sp, r7
 800fc34:	bd80      	pop	{r7, pc}
 800fc36:	bf00      	nop
 800fc38:	0802079c 	.word	0x0802079c
 800fc3c:	080207cc 	.word	0x080207cc
 800fc40:	080207fc 	.word	0x080207fc
 800fc44:	08020824 	.word	0x08020824
 800fc48:	08020858 	.word	0x08020858
 800fc4c:	08020884 	.word	0x08020884

0800fc50 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800fc50:	b580      	push	{r7, lr}
 800fc52:	b086      	sub	sp, #24
 800fc54:	af02      	add	r7, sp, #8
 800fc56:	6078      	str	r0, [r7, #4]
 800fc58:	460b      	mov	r3, r1
 800fc5a:	807b      	strh	r3, [r7, #2]
 800fc5c:	4613      	mov	r3, r2
 800fc5e:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800fc60:	883b      	ldrh	r3, [r7, #0]
 800fc62:	2b41      	cmp	r3, #65	; 0x41
 800fc64:	d009      	beq.n	800fc7a <pbuf_alloc_reference+0x2a>
 800fc66:	883b      	ldrh	r3, [r7, #0]
 800fc68:	2b01      	cmp	r3, #1
 800fc6a:	d006      	beq.n	800fc7a <pbuf_alloc_reference+0x2a>
 800fc6c:	4b0f      	ldr	r3, [pc, #60]	; (800fcac <pbuf_alloc_reference+0x5c>)
 800fc6e:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 800fc72:	490f      	ldr	r1, [pc, #60]	; (800fcb0 <pbuf_alloc_reference+0x60>)
 800fc74:	480f      	ldr	r0, [pc, #60]	; (800fcb4 <pbuf_alloc_reference+0x64>)
 800fc76:	f00b f837 	bl	801ace8 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800fc7a:	200b      	movs	r0, #11
 800fc7c:	f7ff fb5c 	bl	800f338 <memp_malloc>
 800fc80:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800fc82:	68fb      	ldr	r3, [r7, #12]
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	d101      	bne.n	800fc8c <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800fc88:	2300      	movs	r3, #0
 800fc8a:	e00b      	b.n	800fca4 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800fc8c:	8879      	ldrh	r1, [r7, #2]
 800fc8e:	887a      	ldrh	r2, [r7, #2]
 800fc90:	2300      	movs	r3, #0
 800fc92:	9301      	str	r3, [sp, #4]
 800fc94:	883b      	ldrh	r3, [r7, #0]
 800fc96:	9300      	str	r3, [sp, #0]
 800fc98:	460b      	mov	r3, r1
 800fc9a:	6879      	ldr	r1, [r7, #4]
 800fc9c:	68f8      	ldr	r0, [r7, #12]
 800fc9e:	f7ff febb 	bl	800fa18 <pbuf_init_alloced_pbuf>
  return p;
 800fca2:	68fb      	ldr	r3, [r7, #12]
}
 800fca4:	4618      	mov	r0, r3
 800fca6:	3710      	adds	r7, #16
 800fca8:	46bd      	mov	sp, r7
 800fcaa:	bd80      	pop	{r7, pc}
 800fcac:	0802079c 	.word	0x0802079c
 800fcb0:	080208a0 	.word	0x080208a0
 800fcb4:	080207fc 	.word	0x080207fc

0800fcb8 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800fcb8:	b580      	push	{r7, lr}
 800fcba:	b088      	sub	sp, #32
 800fcbc:	af02      	add	r7, sp, #8
 800fcbe:	607b      	str	r3, [r7, #4]
 800fcc0:	4603      	mov	r3, r0
 800fcc2:	73fb      	strb	r3, [r7, #15]
 800fcc4:	460b      	mov	r3, r1
 800fcc6:	81bb      	strh	r3, [r7, #12]
 800fcc8:	4613      	mov	r3, r2
 800fcca:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800fccc:	7bfb      	ldrb	r3, [r7, #15]
 800fcce:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800fcd0:	8a7b      	ldrh	r3, [r7, #18]
 800fcd2:	3303      	adds	r3, #3
 800fcd4:	f023 0203 	bic.w	r2, r3, #3
 800fcd8:	89bb      	ldrh	r3, [r7, #12]
 800fcda:	441a      	add	r2, r3
 800fcdc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800fcde:	429a      	cmp	r2, r3
 800fce0:	d901      	bls.n	800fce6 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800fce2:	2300      	movs	r3, #0
 800fce4:	e018      	b.n	800fd18 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800fce6:	6a3b      	ldr	r3, [r7, #32]
 800fce8:	2b00      	cmp	r3, #0
 800fcea:	d007      	beq.n	800fcfc <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800fcec:	8a7b      	ldrh	r3, [r7, #18]
 800fcee:	3303      	adds	r3, #3
 800fcf0:	f023 0303 	bic.w	r3, r3, #3
 800fcf4:	6a3a      	ldr	r2, [r7, #32]
 800fcf6:	4413      	add	r3, r2
 800fcf8:	617b      	str	r3, [r7, #20]
 800fcfa:	e001      	b.n	800fd00 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800fcfc:	2300      	movs	r3, #0
 800fcfe:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800fd00:	6878      	ldr	r0, [r7, #4]
 800fd02:	89b9      	ldrh	r1, [r7, #12]
 800fd04:	89ba      	ldrh	r2, [r7, #12]
 800fd06:	2302      	movs	r3, #2
 800fd08:	9301      	str	r3, [sp, #4]
 800fd0a:	897b      	ldrh	r3, [r7, #10]
 800fd0c:	9300      	str	r3, [sp, #0]
 800fd0e:	460b      	mov	r3, r1
 800fd10:	6979      	ldr	r1, [r7, #20]
 800fd12:	f7ff fe81 	bl	800fa18 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800fd16:	687b      	ldr	r3, [r7, #4]
}
 800fd18:	4618      	mov	r0, r3
 800fd1a:	3718      	adds	r7, #24
 800fd1c:	46bd      	mov	sp, r7
 800fd1e:	bd80      	pop	{r7, pc}

0800fd20 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800fd20:	b580      	push	{r7, lr}
 800fd22:	b084      	sub	sp, #16
 800fd24:	af00      	add	r7, sp, #0
 800fd26:	6078      	str	r0, [r7, #4]
 800fd28:	460b      	mov	r3, r1
 800fd2a:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	2b00      	cmp	r3, #0
 800fd30:	d106      	bne.n	800fd40 <pbuf_realloc+0x20>
 800fd32:	4b3a      	ldr	r3, [pc, #232]	; (800fe1c <pbuf_realloc+0xfc>)
 800fd34:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800fd38:	4939      	ldr	r1, [pc, #228]	; (800fe20 <pbuf_realloc+0x100>)
 800fd3a:	483a      	ldr	r0, [pc, #232]	; (800fe24 <pbuf_realloc+0x104>)
 800fd3c:	f00a ffd4 	bl	801ace8 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	891b      	ldrh	r3, [r3, #8]
 800fd44:	887a      	ldrh	r2, [r7, #2]
 800fd46:	429a      	cmp	r2, r3
 800fd48:	d264      	bcs.n	800fe14 <pbuf_realloc+0xf4>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	891a      	ldrh	r2, [r3, #8]
 800fd4e:	887b      	ldrh	r3, [r7, #2]
 800fd50:	1ad3      	subs	r3, r2, r3
 800fd52:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800fd54:	887b      	ldrh	r3, [r7, #2]
 800fd56:	817b      	strh	r3, [r7, #10]
  q = p;
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800fd5c:	e018      	b.n	800fd90 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800fd5e:	68fb      	ldr	r3, [r7, #12]
 800fd60:	895b      	ldrh	r3, [r3, #10]
 800fd62:	897a      	ldrh	r2, [r7, #10]
 800fd64:	1ad3      	subs	r3, r2, r3
 800fd66:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800fd68:	68fb      	ldr	r3, [r7, #12]
 800fd6a:	891a      	ldrh	r2, [r3, #8]
 800fd6c:	893b      	ldrh	r3, [r7, #8]
 800fd6e:	1ad3      	subs	r3, r2, r3
 800fd70:	b29a      	uxth	r2, r3
 800fd72:	68fb      	ldr	r3, [r7, #12]
 800fd74:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800fd76:	68fb      	ldr	r3, [r7, #12]
 800fd78:	681b      	ldr	r3, [r3, #0]
 800fd7a:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800fd7c:	68fb      	ldr	r3, [r7, #12]
 800fd7e:	2b00      	cmp	r3, #0
 800fd80:	d106      	bne.n	800fd90 <pbuf_realloc+0x70>
 800fd82:	4b26      	ldr	r3, [pc, #152]	; (800fe1c <pbuf_realloc+0xfc>)
 800fd84:	f240 12af 	movw	r2, #431	; 0x1af
 800fd88:	4927      	ldr	r1, [pc, #156]	; (800fe28 <pbuf_realloc+0x108>)
 800fd8a:	4826      	ldr	r0, [pc, #152]	; (800fe24 <pbuf_realloc+0x104>)
 800fd8c:	f00a ffac 	bl	801ace8 <iprintf>
  while (rem_len > q->len) {
 800fd90:	68fb      	ldr	r3, [r7, #12]
 800fd92:	895b      	ldrh	r3, [r3, #10]
 800fd94:	897a      	ldrh	r2, [r7, #10]
 800fd96:	429a      	cmp	r2, r3
 800fd98:	d8e1      	bhi.n	800fd5e <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800fd9a:	68fb      	ldr	r3, [r7, #12]
 800fd9c:	7b1b      	ldrb	r3, [r3, #12]
 800fd9e:	f003 030f 	and.w	r3, r3, #15
 800fda2:	2b00      	cmp	r3, #0
 800fda4:	d122      	bne.n	800fdec <pbuf_realloc+0xcc>
 800fda6:	68fb      	ldr	r3, [r7, #12]
 800fda8:	895b      	ldrh	r3, [r3, #10]
 800fdaa:	897a      	ldrh	r2, [r7, #10]
 800fdac:	429a      	cmp	r2, r3
 800fdae:	d01d      	beq.n	800fdec <pbuf_realloc+0xcc>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800fdb0:	68fb      	ldr	r3, [r7, #12]
 800fdb2:	7b5b      	ldrb	r3, [r3, #13]
 800fdb4:	f003 0302 	and.w	r3, r3, #2
 800fdb8:	2b00      	cmp	r3, #0
 800fdba:	d117      	bne.n	800fdec <pbuf_realloc+0xcc>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800fdbc:	68fb      	ldr	r3, [r7, #12]
 800fdbe:	685b      	ldr	r3, [r3, #4]
 800fdc0:	461a      	mov	r2, r3
 800fdc2:	68fb      	ldr	r3, [r7, #12]
 800fdc4:	1ad3      	subs	r3, r2, r3
 800fdc6:	b29a      	uxth	r2, r3
 800fdc8:	897b      	ldrh	r3, [r7, #10]
 800fdca:	4413      	add	r3, r2
 800fdcc:	b29b      	uxth	r3, r3
 800fdce:	4619      	mov	r1, r3
 800fdd0:	68f8      	ldr	r0, [r7, #12]
 800fdd2:	f7ff f825 	bl	800ee20 <mem_trim>
 800fdd6:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800fdd8:	68fb      	ldr	r3, [r7, #12]
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d106      	bne.n	800fdec <pbuf_realloc+0xcc>
 800fdde:	4b0f      	ldr	r3, [pc, #60]	; (800fe1c <pbuf_realloc+0xfc>)
 800fde0:	f240 12bd 	movw	r2, #445	; 0x1bd
 800fde4:	4911      	ldr	r1, [pc, #68]	; (800fe2c <pbuf_realloc+0x10c>)
 800fde6:	480f      	ldr	r0, [pc, #60]	; (800fe24 <pbuf_realloc+0x104>)
 800fde8:	f00a ff7e 	bl	801ace8 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800fdec:	68fb      	ldr	r3, [r7, #12]
 800fdee:	897a      	ldrh	r2, [r7, #10]
 800fdf0:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800fdf2:	68fb      	ldr	r3, [r7, #12]
 800fdf4:	895a      	ldrh	r2, [r3, #10]
 800fdf6:	68fb      	ldr	r3, [r7, #12]
 800fdf8:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800fdfa:	68fb      	ldr	r3, [r7, #12]
 800fdfc:	681b      	ldr	r3, [r3, #0]
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	d004      	beq.n	800fe0c <pbuf_realloc+0xec>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800fe02:	68fb      	ldr	r3, [r7, #12]
 800fe04:	681b      	ldr	r3, [r3, #0]
 800fe06:	4618      	mov	r0, r3
 800fe08:	f000 f910 	bl	801002c <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800fe0c:	68fb      	ldr	r3, [r7, #12]
 800fe0e:	2200      	movs	r2, #0
 800fe10:	601a      	str	r2, [r3, #0]
 800fe12:	e000      	b.n	800fe16 <pbuf_realloc+0xf6>
    return;
 800fe14:	bf00      	nop

}
 800fe16:	3710      	adds	r7, #16
 800fe18:	46bd      	mov	sp, r7
 800fe1a:	bd80      	pop	{r7, pc}
 800fe1c:	0802079c 	.word	0x0802079c
 800fe20:	080208b4 	.word	0x080208b4
 800fe24:	080207fc 	.word	0x080207fc
 800fe28:	080208cc 	.word	0x080208cc
 800fe2c:	080208e4 	.word	0x080208e4

0800fe30 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800fe30:	b580      	push	{r7, lr}
 800fe32:	b086      	sub	sp, #24
 800fe34:	af00      	add	r7, sp, #0
 800fe36:	60f8      	str	r0, [r7, #12]
 800fe38:	60b9      	str	r1, [r7, #8]
 800fe3a:	4613      	mov	r3, r2
 800fe3c:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800fe3e:	68fb      	ldr	r3, [r7, #12]
 800fe40:	2b00      	cmp	r3, #0
 800fe42:	d106      	bne.n	800fe52 <pbuf_add_header_impl+0x22>
 800fe44:	4b2b      	ldr	r3, [pc, #172]	; (800fef4 <pbuf_add_header_impl+0xc4>)
 800fe46:	f240 12df 	movw	r2, #479	; 0x1df
 800fe4a:	492b      	ldr	r1, [pc, #172]	; (800fef8 <pbuf_add_header_impl+0xc8>)
 800fe4c:	482b      	ldr	r0, [pc, #172]	; (800fefc <pbuf_add_header_impl+0xcc>)
 800fe4e:	f00a ff4b 	bl	801ace8 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800fe52:	68fb      	ldr	r3, [r7, #12]
 800fe54:	2b00      	cmp	r3, #0
 800fe56:	d003      	beq.n	800fe60 <pbuf_add_header_impl+0x30>
 800fe58:	68bb      	ldr	r3, [r7, #8]
 800fe5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fe5e:	d301      	bcc.n	800fe64 <pbuf_add_header_impl+0x34>
    return 1;
 800fe60:	2301      	movs	r3, #1
 800fe62:	e043      	b.n	800feec <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800fe64:	68bb      	ldr	r3, [r7, #8]
 800fe66:	2b00      	cmp	r3, #0
 800fe68:	d101      	bne.n	800fe6e <pbuf_add_header_impl+0x3e>
    return 0;
 800fe6a:	2300      	movs	r3, #0
 800fe6c:	e03e      	b.n	800feec <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800fe6e:	68bb      	ldr	r3, [r7, #8]
 800fe70:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800fe72:	68fb      	ldr	r3, [r7, #12]
 800fe74:	891a      	ldrh	r2, [r3, #8]
 800fe76:	8a7b      	ldrh	r3, [r7, #18]
 800fe78:	4413      	add	r3, r2
 800fe7a:	b29b      	uxth	r3, r3
 800fe7c:	8a7a      	ldrh	r2, [r7, #18]
 800fe7e:	429a      	cmp	r2, r3
 800fe80:	d901      	bls.n	800fe86 <pbuf_add_header_impl+0x56>
    return 1;
 800fe82:	2301      	movs	r3, #1
 800fe84:	e032      	b.n	800feec <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800fe86:	68fb      	ldr	r3, [r7, #12]
 800fe88:	7b1b      	ldrb	r3, [r3, #12]
 800fe8a:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800fe8c:	8a3b      	ldrh	r3, [r7, #16]
 800fe8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	d00c      	beq.n	800feb0 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800fe96:	68fb      	ldr	r3, [r7, #12]
 800fe98:	685a      	ldr	r2, [r3, #4]
 800fe9a:	68bb      	ldr	r3, [r7, #8]
 800fe9c:	425b      	negs	r3, r3
 800fe9e:	4413      	add	r3, r2
 800fea0:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800fea2:	68fb      	ldr	r3, [r7, #12]
 800fea4:	3310      	adds	r3, #16
 800fea6:	697a      	ldr	r2, [r7, #20]
 800fea8:	429a      	cmp	r2, r3
 800feaa:	d20d      	bcs.n	800fec8 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800feac:	2301      	movs	r3, #1
 800feae:	e01d      	b.n	800feec <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800feb0:	79fb      	ldrb	r3, [r7, #7]
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	d006      	beq.n	800fec4 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800feb6:	68fb      	ldr	r3, [r7, #12]
 800feb8:	685a      	ldr	r2, [r3, #4]
 800feba:	68bb      	ldr	r3, [r7, #8]
 800febc:	425b      	negs	r3, r3
 800febe:	4413      	add	r3, r2
 800fec0:	617b      	str	r3, [r7, #20]
 800fec2:	e001      	b.n	800fec8 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800fec4:	2301      	movs	r3, #1
 800fec6:	e011      	b.n	800feec <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800fec8:	68fb      	ldr	r3, [r7, #12]
 800feca:	697a      	ldr	r2, [r7, #20]
 800fecc:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800fece:	68fb      	ldr	r3, [r7, #12]
 800fed0:	895a      	ldrh	r2, [r3, #10]
 800fed2:	8a7b      	ldrh	r3, [r7, #18]
 800fed4:	4413      	add	r3, r2
 800fed6:	b29a      	uxth	r2, r3
 800fed8:	68fb      	ldr	r3, [r7, #12]
 800feda:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800fedc:	68fb      	ldr	r3, [r7, #12]
 800fede:	891a      	ldrh	r2, [r3, #8]
 800fee0:	8a7b      	ldrh	r3, [r7, #18]
 800fee2:	4413      	add	r3, r2
 800fee4:	b29a      	uxth	r2, r3
 800fee6:	68fb      	ldr	r3, [r7, #12]
 800fee8:	811a      	strh	r2, [r3, #8]


  return 0;
 800feea:	2300      	movs	r3, #0
}
 800feec:	4618      	mov	r0, r3
 800feee:	3718      	adds	r7, #24
 800fef0:	46bd      	mov	sp, r7
 800fef2:	bd80      	pop	{r7, pc}
 800fef4:	0802079c 	.word	0x0802079c
 800fef8:	08020900 	.word	0x08020900
 800fefc:	080207fc 	.word	0x080207fc

0800ff00 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800ff00:	b580      	push	{r7, lr}
 800ff02:	b082      	sub	sp, #8
 800ff04:	af00      	add	r7, sp, #0
 800ff06:	6078      	str	r0, [r7, #4]
 800ff08:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800ff0a:	2200      	movs	r2, #0
 800ff0c:	6839      	ldr	r1, [r7, #0]
 800ff0e:	6878      	ldr	r0, [r7, #4]
 800ff10:	f7ff ff8e 	bl	800fe30 <pbuf_add_header_impl>
 800ff14:	4603      	mov	r3, r0
}
 800ff16:	4618      	mov	r0, r3
 800ff18:	3708      	adds	r7, #8
 800ff1a:	46bd      	mov	sp, r7
 800ff1c:	bd80      	pop	{r7, pc}
	...

0800ff20 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800ff20:	b580      	push	{r7, lr}
 800ff22:	b084      	sub	sp, #16
 800ff24:	af00      	add	r7, sp, #0
 800ff26:	6078      	str	r0, [r7, #4]
 800ff28:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800ff2a:	687b      	ldr	r3, [r7, #4]
 800ff2c:	2b00      	cmp	r3, #0
 800ff2e:	d106      	bne.n	800ff3e <pbuf_remove_header+0x1e>
 800ff30:	4b20      	ldr	r3, [pc, #128]	; (800ffb4 <pbuf_remove_header+0x94>)
 800ff32:	f240 224b 	movw	r2, #587	; 0x24b
 800ff36:	4920      	ldr	r1, [pc, #128]	; (800ffb8 <pbuf_remove_header+0x98>)
 800ff38:	4820      	ldr	r0, [pc, #128]	; (800ffbc <pbuf_remove_header+0x9c>)
 800ff3a:	f00a fed5 	bl	801ace8 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800ff3e:	687b      	ldr	r3, [r7, #4]
 800ff40:	2b00      	cmp	r3, #0
 800ff42:	d003      	beq.n	800ff4c <pbuf_remove_header+0x2c>
 800ff44:	683b      	ldr	r3, [r7, #0]
 800ff46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ff4a:	d301      	bcc.n	800ff50 <pbuf_remove_header+0x30>
    return 1;
 800ff4c:	2301      	movs	r3, #1
 800ff4e:	e02c      	b.n	800ffaa <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800ff50:	683b      	ldr	r3, [r7, #0]
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	d101      	bne.n	800ff5a <pbuf_remove_header+0x3a>
    return 0;
 800ff56:	2300      	movs	r3, #0
 800ff58:	e027      	b.n	800ffaa <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800ff5a:	683b      	ldr	r3, [r7, #0]
 800ff5c:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	895b      	ldrh	r3, [r3, #10]
 800ff62:	89fa      	ldrh	r2, [r7, #14]
 800ff64:	429a      	cmp	r2, r3
 800ff66:	d908      	bls.n	800ff7a <pbuf_remove_header+0x5a>
 800ff68:	4b12      	ldr	r3, [pc, #72]	; (800ffb4 <pbuf_remove_header+0x94>)
 800ff6a:	f240 2255 	movw	r2, #597	; 0x255
 800ff6e:	4914      	ldr	r1, [pc, #80]	; (800ffc0 <pbuf_remove_header+0xa0>)
 800ff70:	4812      	ldr	r0, [pc, #72]	; (800ffbc <pbuf_remove_header+0x9c>)
 800ff72:	f00a feb9 	bl	801ace8 <iprintf>
 800ff76:	2301      	movs	r3, #1
 800ff78:	e017      	b.n	800ffaa <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800ff7a:	687b      	ldr	r3, [r7, #4]
 800ff7c:	685b      	ldr	r3, [r3, #4]
 800ff7e:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	685a      	ldr	r2, [r3, #4]
 800ff84:	683b      	ldr	r3, [r7, #0]
 800ff86:	441a      	add	r2, r3
 800ff88:	687b      	ldr	r3, [r7, #4]
 800ff8a:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800ff8c:	687b      	ldr	r3, [r7, #4]
 800ff8e:	895a      	ldrh	r2, [r3, #10]
 800ff90:	89fb      	ldrh	r3, [r7, #14]
 800ff92:	1ad3      	subs	r3, r2, r3
 800ff94:	b29a      	uxth	r2, r3
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	891a      	ldrh	r2, [r3, #8]
 800ff9e:	89fb      	ldrh	r3, [r7, #14]
 800ffa0:	1ad3      	subs	r3, r2, r3
 800ffa2:	b29a      	uxth	r2, r3
 800ffa4:	687b      	ldr	r3, [r7, #4]
 800ffa6:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800ffa8:	2300      	movs	r3, #0
}
 800ffaa:	4618      	mov	r0, r3
 800ffac:	3710      	adds	r7, #16
 800ffae:	46bd      	mov	sp, r7
 800ffb0:	bd80      	pop	{r7, pc}
 800ffb2:	bf00      	nop
 800ffb4:	0802079c 	.word	0x0802079c
 800ffb8:	08020900 	.word	0x08020900
 800ffbc:	080207fc 	.word	0x080207fc
 800ffc0:	0802090c 	.word	0x0802090c

0800ffc4 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800ffc4:	b580      	push	{r7, lr}
 800ffc6:	b082      	sub	sp, #8
 800ffc8:	af00      	add	r7, sp, #0
 800ffca:	6078      	str	r0, [r7, #4]
 800ffcc:	460b      	mov	r3, r1
 800ffce:	807b      	strh	r3, [r7, #2]
 800ffd0:	4613      	mov	r3, r2
 800ffd2:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800ffd4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800ffd8:	2b00      	cmp	r3, #0
 800ffda:	da08      	bge.n	800ffee <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800ffdc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800ffe0:	425b      	negs	r3, r3
 800ffe2:	4619      	mov	r1, r3
 800ffe4:	6878      	ldr	r0, [r7, #4]
 800ffe6:	f7ff ff9b 	bl	800ff20 <pbuf_remove_header>
 800ffea:	4603      	mov	r3, r0
 800ffec:	e007      	b.n	800fffe <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800ffee:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800fff2:	787a      	ldrb	r2, [r7, #1]
 800fff4:	4619      	mov	r1, r3
 800fff6:	6878      	ldr	r0, [r7, #4]
 800fff8:	f7ff ff1a 	bl	800fe30 <pbuf_add_header_impl>
 800fffc:	4603      	mov	r3, r0
  }
}
 800fffe:	4618      	mov	r0, r3
 8010000:	3708      	adds	r7, #8
 8010002:	46bd      	mov	sp, r7
 8010004:	bd80      	pop	{r7, pc}

08010006 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8010006:	b580      	push	{r7, lr}
 8010008:	b082      	sub	sp, #8
 801000a:	af00      	add	r7, sp, #0
 801000c:	6078      	str	r0, [r7, #4]
 801000e:	460b      	mov	r3, r1
 8010010:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 8010012:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010016:	2201      	movs	r2, #1
 8010018:	4619      	mov	r1, r3
 801001a:	6878      	ldr	r0, [r7, #4]
 801001c:	f7ff ffd2 	bl	800ffc4 <pbuf_header_impl>
 8010020:	4603      	mov	r3, r0
}
 8010022:	4618      	mov	r0, r3
 8010024:	3708      	adds	r7, #8
 8010026:	46bd      	mov	sp, r7
 8010028:	bd80      	pop	{r7, pc}
	...

0801002c <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 801002c:	b580      	push	{r7, lr}
 801002e:	b088      	sub	sp, #32
 8010030:	af00      	add	r7, sp, #0
 8010032:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	2b00      	cmp	r3, #0
 8010038:	d10b      	bne.n	8010052 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 801003a:	687b      	ldr	r3, [r7, #4]
 801003c:	2b00      	cmp	r3, #0
 801003e:	d106      	bne.n	801004e <pbuf_free+0x22>
 8010040:	4b3b      	ldr	r3, [pc, #236]	; (8010130 <pbuf_free+0x104>)
 8010042:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 8010046:	493b      	ldr	r1, [pc, #236]	; (8010134 <pbuf_free+0x108>)
 8010048:	483b      	ldr	r0, [pc, #236]	; (8010138 <pbuf_free+0x10c>)
 801004a:	f00a fe4d 	bl	801ace8 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 801004e:	2300      	movs	r3, #0
 8010050:	e069      	b.n	8010126 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8010052:	2300      	movs	r3, #0
 8010054:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8010056:	e062      	b.n	801011e <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8010058:	f009 fe1c 	bl	8019c94 <sys_arch_protect>
 801005c:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 801005e:	687b      	ldr	r3, [r7, #4]
 8010060:	7b9b      	ldrb	r3, [r3, #14]
 8010062:	2b00      	cmp	r3, #0
 8010064:	d106      	bne.n	8010074 <pbuf_free+0x48>
 8010066:	4b32      	ldr	r3, [pc, #200]	; (8010130 <pbuf_free+0x104>)
 8010068:	f240 22f1 	movw	r2, #753	; 0x2f1
 801006c:	4933      	ldr	r1, [pc, #204]	; (801013c <pbuf_free+0x110>)
 801006e:	4832      	ldr	r0, [pc, #200]	; (8010138 <pbuf_free+0x10c>)
 8010070:	f00a fe3a 	bl	801ace8 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	7b9b      	ldrb	r3, [r3, #14]
 8010078:	3b01      	subs	r3, #1
 801007a:	b2da      	uxtb	r2, r3
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	739a      	strb	r2, [r3, #14]
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	7b9b      	ldrb	r3, [r3, #14]
 8010084:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 8010086:	69b8      	ldr	r0, [r7, #24]
 8010088:	f009 fe12 	bl	8019cb0 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 801008c:	7dfb      	ldrb	r3, [r7, #23]
 801008e:	2b00      	cmp	r3, #0
 8010090:	d143      	bne.n	801011a <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	681b      	ldr	r3, [r3, #0]
 8010096:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	7b1b      	ldrb	r3, [r3, #12]
 801009c:	f003 030f 	and.w	r3, r3, #15
 80100a0:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	7b5b      	ldrb	r3, [r3, #13]
 80100a6:	f003 0302 	and.w	r3, r3, #2
 80100aa:	2b00      	cmp	r3, #0
 80100ac:	d011      	beq.n	80100d2 <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 80100ae:	687b      	ldr	r3, [r7, #4]
 80100b0:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 80100b2:	68bb      	ldr	r3, [r7, #8]
 80100b4:	691b      	ldr	r3, [r3, #16]
 80100b6:	2b00      	cmp	r3, #0
 80100b8:	d106      	bne.n	80100c8 <pbuf_free+0x9c>
 80100ba:	4b1d      	ldr	r3, [pc, #116]	; (8010130 <pbuf_free+0x104>)
 80100bc:	f240 22ff 	movw	r2, #767	; 0x2ff
 80100c0:	491f      	ldr	r1, [pc, #124]	; (8010140 <pbuf_free+0x114>)
 80100c2:	481d      	ldr	r0, [pc, #116]	; (8010138 <pbuf_free+0x10c>)
 80100c4:	f00a fe10 	bl	801ace8 <iprintf>
        pc->custom_free_function(p);
 80100c8:	68bb      	ldr	r3, [r7, #8]
 80100ca:	691b      	ldr	r3, [r3, #16]
 80100cc:	6878      	ldr	r0, [r7, #4]
 80100ce:	4798      	blx	r3
 80100d0:	e01d      	b.n	801010e <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 80100d2:	7bfb      	ldrb	r3, [r7, #15]
 80100d4:	2b02      	cmp	r3, #2
 80100d6:	d104      	bne.n	80100e2 <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 80100d8:	6879      	ldr	r1, [r7, #4]
 80100da:	200c      	movs	r0, #12
 80100dc:	f7ff f97e 	bl	800f3dc <memp_free>
 80100e0:	e015      	b.n	801010e <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 80100e2:	7bfb      	ldrb	r3, [r7, #15]
 80100e4:	2b01      	cmp	r3, #1
 80100e6:	d104      	bne.n	80100f2 <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 80100e8:	6879      	ldr	r1, [r7, #4]
 80100ea:	200b      	movs	r0, #11
 80100ec:	f7ff f976 	bl	800f3dc <memp_free>
 80100f0:	e00d      	b.n	801010e <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 80100f2:	7bfb      	ldrb	r3, [r7, #15]
 80100f4:	2b00      	cmp	r3, #0
 80100f6:	d103      	bne.n	8010100 <pbuf_free+0xd4>
          mem_free(p);
 80100f8:	6878      	ldr	r0, [r7, #4]
 80100fa:	f7fe fe01 	bl	800ed00 <mem_free>
 80100fe:	e006      	b.n	801010e <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8010100:	4b0b      	ldr	r3, [pc, #44]	; (8010130 <pbuf_free+0x104>)
 8010102:	f240 320f 	movw	r2, #783	; 0x30f
 8010106:	490f      	ldr	r1, [pc, #60]	; (8010144 <pbuf_free+0x118>)
 8010108:	480b      	ldr	r0, [pc, #44]	; (8010138 <pbuf_free+0x10c>)
 801010a:	f00a fded 	bl	801ace8 <iprintf>
        }
      }
      count++;
 801010e:	7ffb      	ldrb	r3, [r7, #31]
 8010110:	3301      	adds	r3, #1
 8010112:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8010114:	693b      	ldr	r3, [r7, #16]
 8010116:	607b      	str	r3, [r7, #4]
 8010118:	e001      	b.n	801011e <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 801011a:	2300      	movs	r3, #0
 801011c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	2b00      	cmp	r3, #0
 8010122:	d199      	bne.n	8010058 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8010124:	7ffb      	ldrb	r3, [r7, #31]
}
 8010126:	4618      	mov	r0, r3
 8010128:	3720      	adds	r7, #32
 801012a:	46bd      	mov	sp, r7
 801012c:	bd80      	pop	{r7, pc}
 801012e:	bf00      	nop
 8010130:	0802079c 	.word	0x0802079c
 8010134:	08020900 	.word	0x08020900
 8010138:	080207fc 	.word	0x080207fc
 801013c:	0802092c 	.word	0x0802092c
 8010140:	08020944 	.word	0x08020944
 8010144:	08020968 	.word	0x08020968

08010148 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8010148:	b480      	push	{r7}
 801014a:	b085      	sub	sp, #20
 801014c:	af00      	add	r7, sp, #0
 801014e:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8010150:	2300      	movs	r3, #0
 8010152:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8010154:	e005      	b.n	8010162 <pbuf_clen+0x1a>
    ++len;
 8010156:	89fb      	ldrh	r3, [r7, #14]
 8010158:	3301      	adds	r3, #1
 801015a:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	681b      	ldr	r3, [r3, #0]
 8010160:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	2b00      	cmp	r3, #0
 8010166:	d1f6      	bne.n	8010156 <pbuf_clen+0xe>
  }
  return len;
 8010168:	89fb      	ldrh	r3, [r7, #14]
}
 801016a:	4618      	mov	r0, r3
 801016c:	3714      	adds	r7, #20
 801016e:	46bd      	mov	sp, r7
 8010170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010174:	4770      	bx	lr
	...

08010178 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8010178:	b580      	push	{r7, lr}
 801017a:	b084      	sub	sp, #16
 801017c:	af00      	add	r7, sp, #0
 801017e:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	2b00      	cmp	r3, #0
 8010184:	d016      	beq.n	80101b4 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8010186:	f009 fd85 	bl	8019c94 <sys_arch_protect>
 801018a:	60f8      	str	r0, [r7, #12]
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	7b9b      	ldrb	r3, [r3, #14]
 8010190:	3301      	adds	r3, #1
 8010192:	b2da      	uxtb	r2, r3
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	739a      	strb	r2, [r3, #14]
 8010198:	68f8      	ldr	r0, [r7, #12]
 801019a:	f009 fd89 	bl	8019cb0 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 801019e:	687b      	ldr	r3, [r7, #4]
 80101a0:	7b9b      	ldrb	r3, [r3, #14]
 80101a2:	2b00      	cmp	r3, #0
 80101a4:	d106      	bne.n	80101b4 <pbuf_ref+0x3c>
 80101a6:	4b05      	ldr	r3, [pc, #20]	; (80101bc <pbuf_ref+0x44>)
 80101a8:	f240 3242 	movw	r2, #834	; 0x342
 80101ac:	4904      	ldr	r1, [pc, #16]	; (80101c0 <pbuf_ref+0x48>)
 80101ae:	4805      	ldr	r0, [pc, #20]	; (80101c4 <pbuf_ref+0x4c>)
 80101b0:	f00a fd9a 	bl	801ace8 <iprintf>
  }
}
 80101b4:	bf00      	nop
 80101b6:	3710      	adds	r7, #16
 80101b8:	46bd      	mov	sp, r7
 80101ba:	bd80      	pop	{r7, pc}
 80101bc:	0802079c 	.word	0x0802079c
 80101c0:	0802097c 	.word	0x0802097c
 80101c4:	080207fc 	.word	0x080207fc

080101c8 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 80101c8:	b580      	push	{r7, lr}
 80101ca:	b084      	sub	sp, #16
 80101cc:	af00      	add	r7, sp, #0
 80101ce:	6078      	str	r0, [r7, #4]
 80101d0:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	2b00      	cmp	r3, #0
 80101d6:	d002      	beq.n	80101de <pbuf_cat+0x16>
 80101d8:	683b      	ldr	r3, [r7, #0]
 80101da:	2b00      	cmp	r3, #0
 80101dc:	d107      	bne.n	80101ee <pbuf_cat+0x26>
 80101de:	4b20      	ldr	r3, [pc, #128]	; (8010260 <pbuf_cat+0x98>)
 80101e0:	f240 325a 	movw	r2, #858	; 0x35a
 80101e4:	491f      	ldr	r1, [pc, #124]	; (8010264 <pbuf_cat+0x9c>)
 80101e6:	4820      	ldr	r0, [pc, #128]	; (8010268 <pbuf_cat+0xa0>)
 80101e8:	f00a fd7e 	bl	801ace8 <iprintf>
 80101ec:	e034      	b.n	8010258 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	60fb      	str	r3, [r7, #12]
 80101f2:	e00a      	b.n	801020a <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80101f4:	68fb      	ldr	r3, [r7, #12]
 80101f6:	891a      	ldrh	r2, [r3, #8]
 80101f8:	683b      	ldr	r3, [r7, #0]
 80101fa:	891b      	ldrh	r3, [r3, #8]
 80101fc:	4413      	add	r3, r2
 80101fe:	b29a      	uxth	r2, r3
 8010200:	68fb      	ldr	r3, [r7, #12]
 8010202:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8010204:	68fb      	ldr	r3, [r7, #12]
 8010206:	681b      	ldr	r3, [r3, #0]
 8010208:	60fb      	str	r3, [r7, #12]
 801020a:	68fb      	ldr	r3, [r7, #12]
 801020c:	681b      	ldr	r3, [r3, #0]
 801020e:	2b00      	cmp	r3, #0
 8010210:	d1f0      	bne.n	80101f4 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8010212:	68fb      	ldr	r3, [r7, #12]
 8010214:	891a      	ldrh	r2, [r3, #8]
 8010216:	68fb      	ldr	r3, [r7, #12]
 8010218:	895b      	ldrh	r3, [r3, #10]
 801021a:	429a      	cmp	r2, r3
 801021c:	d006      	beq.n	801022c <pbuf_cat+0x64>
 801021e:	4b10      	ldr	r3, [pc, #64]	; (8010260 <pbuf_cat+0x98>)
 8010220:	f240 3262 	movw	r2, #866	; 0x362
 8010224:	4911      	ldr	r1, [pc, #68]	; (801026c <pbuf_cat+0xa4>)
 8010226:	4810      	ldr	r0, [pc, #64]	; (8010268 <pbuf_cat+0xa0>)
 8010228:	f00a fd5e 	bl	801ace8 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 801022c:	68fb      	ldr	r3, [r7, #12]
 801022e:	681b      	ldr	r3, [r3, #0]
 8010230:	2b00      	cmp	r3, #0
 8010232:	d006      	beq.n	8010242 <pbuf_cat+0x7a>
 8010234:	4b0a      	ldr	r3, [pc, #40]	; (8010260 <pbuf_cat+0x98>)
 8010236:	f240 3263 	movw	r2, #867	; 0x363
 801023a:	490d      	ldr	r1, [pc, #52]	; (8010270 <pbuf_cat+0xa8>)
 801023c:	480a      	ldr	r0, [pc, #40]	; (8010268 <pbuf_cat+0xa0>)
 801023e:	f00a fd53 	bl	801ace8 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8010242:	68fb      	ldr	r3, [r7, #12]
 8010244:	891a      	ldrh	r2, [r3, #8]
 8010246:	683b      	ldr	r3, [r7, #0]
 8010248:	891b      	ldrh	r3, [r3, #8]
 801024a:	4413      	add	r3, r2
 801024c:	b29a      	uxth	r2, r3
 801024e:	68fb      	ldr	r3, [r7, #12]
 8010250:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8010252:	68fb      	ldr	r3, [r7, #12]
 8010254:	683a      	ldr	r2, [r7, #0]
 8010256:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8010258:	3710      	adds	r7, #16
 801025a:	46bd      	mov	sp, r7
 801025c:	bd80      	pop	{r7, pc}
 801025e:	bf00      	nop
 8010260:	0802079c 	.word	0x0802079c
 8010264:	08020990 	.word	0x08020990
 8010268:	080207fc 	.word	0x080207fc
 801026c:	080209c8 	.word	0x080209c8
 8010270:	080209f8 	.word	0x080209f8

08010274 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8010274:	b580      	push	{r7, lr}
 8010276:	b082      	sub	sp, #8
 8010278:	af00      	add	r7, sp, #0
 801027a:	6078      	str	r0, [r7, #4]
 801027c:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 801027e:	6839      	ldr	r1, [r7, #0]
 8010280:	6878      	ldr	r0, [r7, #4]
 8010282:	f7ff ffa1 	bl	80101c8 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 8010286:	6838      	ldr	r0, [r7, #0]
 8010288:	f7ff ff76 	bl	8010178 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 801028c:	bf00      	nop
 801028e:	3708      	adds	r7, #8
 8010290:	46bd      	mov	sp, r7
 8010292:	bd80      	pop	{r7, pc}

08010294 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8010294:	b580      	push	{r7, lr}
 8010296:	b086      	sub	sp, #24
 8010298:	af00      	add	r7, sp, #0
 801029a:	6078      	str	r0, [r7, #4]
 801029c:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 801029e:	2300      	movs	r3, #0
 80102a0:	617b      	str	r3, [r7, #20]
 80102a2:	2300      	movs	r3, #0
 80102a4:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 80102a6:	687b      	ldr	r3, [r7, #4]
 80102a8:	2b00      	cmp	r3, #0
 80102aa:	d008      	beq.n	80102be <pbuf_copy+0x2a>
 80102ac:	683b      	ldr	r3, [r7, #0]
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	d005      	beq.n	80102be <pbuf_copy+0x2a>
 80102b2:	687b      	ldr	r3, [r7, #4]
 80102b4:	891a      	ldrh	r2, [r3, #8]
 80102b6:	683b      	ldr	r3, [r7, #0]
 80102b8:	891b      	ldrh	r3, [r3, #8]
 80102ba:	429a      	cmp	r2, r3
 80102bc:	d209      	bcs.n	80102d2 <pbuf_copy+0x3e>
 80102be:	4b57      	ldr	r3, [pc, #348]	; (801041c <pbuf_copy+0x188>)
 80102c0:	f240 32ca 	movw	r2, #970	; 0x3ca
 80102c4:	4956      	ldr	r1, [pc, #344]	; (8010420 <pbuf_copy+0x18c>)
 80102c6:	4857      	ldr	r0, [pc, #348]	; (8010424 <pbuf_copy+0x190>)
 80102c8:	f00a fd0e 	bl	801ace8 <iprintf>
 80102cc:	f06f 030f 	mvn.w	r3, #15
 80102d0:	e09f      	b.n	8010412 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 80102d2:	687b      	ldr	r3, [r7, #4]
 80102d4:	895b      	ldrh	r3, [r3, #10]
 80102d6:	461a      	mov	r2, r3
 80102d8:	697b      	ldr	r3, [r7, #20]
 80102da:	1ad2      	subs	r2, r2, r3
 80102dc:	683b      	ldr	r3, [r7, #0]
 80102de:	895b      	ldrh	r3, [r3, #10]
 80102e0:	4619      	mov	r1, r3
 80102e2:	693b      	ldr	r3, [r7, #16]
 80102e4:	1acb      	subs	r3, r1, r3
 80102e6:	429a      	cmp	r2, r3
 80102e8:	d306      	bcc.n	80102f8 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 80102ea:	683b      	ldr	r3, [r7, #0]
 80102ec:	895b      	ldrh	r3, [r3, #10]
 80102ee:	461a      	mov	r2, r3
 80102f0:	693b      	ldr	r3, [r7, #16]
 80102f2:	1ad3      	subs	r3, r2, r3
 80102f4:	60fb      	str	r3, [r7, #12]
 80102f6:	e005      	b.n	8010304 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	895b      	ldrh	r3, [r3, #10]
 80102fc:	461a      	mov	r2, r3
 80102fe:	697b      	ldr	r3, [r7, #20]
 8010300:	1ad3      	subs	r3, r2, r3
 8010302:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8010304:	687b      	ldr	r3, [r7, #4]
 8010306:	685a      	ldr	r2, [r3, #4]
 8010308:	697b      	ldr	r3, [r7, #20]
 801030a:	18d0      	adds	r0, r2, r3
 801030c:	683b      	ldr	r3, [r7, #0]
 801030e:	685a      	ldr	r2, [r3, #4]
 8010310:	693b      	ldr	r3, [r7, #16]
 8010312:	4413      	add	r3, r2
 8010314:	68fa      	ldr	r2, [r7, #12]
 8010316:	4619      	mov	r1, r3
 8010318:	f009 fdfd 	bl	8019f16 <memcpy>
    offset_to += len;
 801031c:	697a      	ldr	r2, [r7, #20]
 801031e:	68fb      	ldr	r3, [r7, #12]
 8010320:	4413      	add	r3, r2
 8010322:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8010324:	693a      	ldr	r2, [r7, #16]
 8010326:	68fb      	ldr	r3, [r7, #12]
 8010328:	4413      	add	r3, r2
 801032a:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	895b      	ldrh	r3, [r3, #10]
 8010330:	461a      	mov	r2, r3
 8010332:	697b      	ldr	r3, [r7, #20]
 8010334:	4293      	cmp	r3, r2
 8010336:	d906      	bls.n	8010346 <pbuf_copy+0xb2>
 8010338:	4b38      	ldr	r3, [pc, #224]	; (801041c <pbuf_copy+0x188>)
 801033a:	f240 32d9 	movw	r2, #985	; 0x3d9
 801033e:	493a      	ldr	r1, [pc, #232]	; (8010428 <pbuf_copy+0x194>)
 8010340:	4838      	ldr	r0, [pc, #224]	; (8010424 <pbuf_copy+0x190>)
 8010342:	f00a fcd1 	bl	801ace8 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8010346:	683b      	ldr	r3, [r7, #0]
 8010348:	895b      	ldrh	r3, [r3, #10]
 801034a:	461a      	mov	r2, r3
 801034c:	693b      	ldr	r3, [r7, #16]
 801034e:	4293      	cmp	r3, r2
 8010350:	d906      	bls.n	8010360 <pbuf_copy+0xcc>
 8010352:	4b32      	ldr	r3, [pc, #200]	; (801041c <pbuf_copy+0x188>)
 8010354:	f240 32da 	movw	r2, #986	; 0x3da
 8010358:	4934      	ldr	r1, [pc, #208]	; (801042c <pbuf_copy+0x198>)
 801035a:	4832      	ldr	r0, [pc, #200]	; (8010424 <pbuf_copy+0x190>)
 801035c:	f00a fcc4 	bl	801ace8 <iprintf>
    if (offset_from >= p_from->len) {
 8010360:	683b      	ldr	r3, [r7, #0]
 8010362:	895b      	ldrh	r3, [r3, #10]
 8010364:	461a      	mov	r2, r3
 8010366:	693b      	ldr	r3, [r7, #16]
 8010368:	4293      	cmp	r3, r2
 801036a:	d304      	bcc.n	8010376 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 801036c:	2300      	movs	r3, #0
 801036e:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8010370:	683b      	ldr	r3, [r7, #0]
 8010372:	681b      	ldr	r3, [r3, #0]
 8010374:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8010376:	687b      	ldr	r3, [r7, #4]
 8010378:	895b      	ldrh	r3, [r3, #10]
 801037a:	461a      	mov	r2, r3
 801037c:	697b      	ldr	r3, [r7, #20]
 801037e:	4293      	cmp	r3, r2
 8010380:	d114      	bne.n	80103ac <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8010382:	2300      	movs	r3, #0
 8010384:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	681b      	ldr	r3, [r3, #0]
 801038a:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 801038c:	687b      	ldr	r3, [r7, #4]
 801038e:	2b00      	cmp	r3, #0
 8010390:	d10c      	bne.n	80103ac <pbuf_copy+0x118>
 8010392:	683b      	ldr	r3, [r7, #0]
 8010394:	2b00      	cmp	r3, #0
 8010396:	d009      	beq.n	80103ac <pbuf_copy+0x118>
 8010398:	4b20      	ldr	r3, [pc, #128]	; (801041c <pbuf_copy+0x188>)
 801039a:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 801039e:	4924      	ldr	r1, [pc, #144]	; (8010430 <pbuf_copy+0x19c>)
 80103a0:	4820      	ldr	r0, [pc, #128]	; (8010424 <pbuf_copy+0x190>)
 80103a2:	f00a fca1 	bl	801ace8 <iprintf>
 80103a6:	f06f 030f 	mvn.w	r3, #15
 80103aa:	e032      	b.n	8010412 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 80103ac:	683b      	ldr	r3, [r7, #0]
 80103ae:	2b00      	cmp	r3, #0
 80103b0:	d013      	beq.n	80103da <pbuf_copy+0x146>
 80103b2:	683b      	ldr	r3, [r7, #0]
 80103b4:	895a      	ldrh	r2, [r3, #10]
 80103b6:	683b      	ldr	r3, [r7, #0]
 80103b8:	891b      	ldrh	r3, [r3, #8]
 80103ba:	429a      	cmp	r2, r3
 80103bc:	d10d      	bne.n	80103da <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 80103be:	683b      	ldr	r3, [r7, #0]
 80103c0:	681b      	ldr	r3, [r3, #0]
 80103c2:	2b00      	cmp	r3, #0
 80103c4:	d009      	beq.n	80103da <pbuf_copy+0x146>
 80103c6:	4b15      	ldr	r3, [pc, #84]	; (801041c <pbuf_copy+0x188>)
 80103c8:	f240 32ea 	movw	r2, #1002	; 0x3ea
 80103cc:	4919      	ldr	r1, [pc, #100]	; (8010434 <pbuf_copy+0x1a0>)
 80103ce:	4815      	ldr	r0, [pc, #84]	; (8010424 <pbuf_copy+0x190>)
 80103d0:	f00a fc8a 	bl	801ace8 <iprintf>
 80103d4:	f06f 0305 	mvn.w	r3, #5
 80103d8:	e01b      	b.n	8010412 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	2b00      	cmp	r3, #0
 80103de:	d013      	beq.n	8010408 <pbuf_copy+0x174>
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	895a      	ldrh	r2, [r3, #10]
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	891b      	ldrh	r3, [r3, #8]
 80103e8:	429a      	cmp	r2, r3
 80103ea:	d10d      	bne.n	8010408 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	681b      	ldr	r3, [r3, #0]
 80103f0:	2b00      	cmp	r3, #0
 80103f2:	d009      	beq.n	8010408 <pbuf_copy+0x174>
 80103f4:	4b09      	ldr	r3, [pc, #36]	; (801041c <pbuf_copy+0x188>)
 80103f6:	f240 32ef 	movw	r2, #1007	; 0x3ef
 80103fa:	490e      	ldr	r1, [pc, #56]	; (8010434 <pbuf_copy+0x1a0>)
 80103fc:	4809      	ldr	r0, [pc, #36]	; (8010424 <pbuf_copy+0x190>)
 80103fe:	f00a fc73 	bl	801ace8 <iprintf>
 8010402:	f06f 0305 	mvn.w	r3, #5
 8010406:	e004      	b.n	8010412 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8010408:	683b      	ldr	r3, [r7, #0]
 801040a:	2b00      	cmp	r3, #0
 801040c:	f47f af61 	bne.w	80102d2 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8010410:	2300      	movs	r3, #0
}
 8010412:	4618      	mov	r0, r3
 8010414:	3718      	adds	r7, #24
 8010416:	46bd      	mov	sp, r7
 8010418:	bd80      	pop	{r7, pc}
 801041a:	bf00      	nop
 801041c:	0802079c 	.word	0x0802079c
 8010420:	08020a44 	.word	0x08020a44
 8010424:	080207fc 	.word	0x080207fc
 8010428:	08020a74 	.word	0x08020a74
 801042c:	08020a8c 	.word	0x08020a8c
 8010430:	08020aa8 	.word	0x08020aa8
 8010434:	08020ab8 	.word	0x08020ab8

08010438 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8010438:	b580      	push	{r7, lr}
 801043a:	b088      	sub	sp, #32
 801043c:	af00      	add	r7, sp, #0
 801043e:	60f8      	str	r0, [r7, #12]
 8010440:	60b9      	str	r1, [r7, #8]
 8010442:	4611      	mov	r1, r2
 8010444:	461a      	mov	r2, r3
 8010446:	460b      	mov	r3, r1
 8010448:	80fb      	strh	r3, [r7, #6]
 801044a:	4613      	mov	r3, r2
 801044c:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 801044e:	2300      	movs	r3, #0
 8010450:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8010452:	2300      	movs	r3, #0
 8010454:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8010456:	68fb      	ldr	r3, [r7, #12]
 8010458:	2b00      	cmp	r3, #0
 801045a:	d108      	bne.n	801046e <pbuf_copy_partial+0x36>
 801045c:	4b2b      	ldr	r3, [pc, #172]	; (801050c <pbuf_copy_partial+0xd4>)
 801045e:	f240 420a 	movw	r2, #1034	; 0x40a
 8010462:	492b      	ldr	r1, [pc, #172]	; (8010510 <pbuf_copy_partial+0xd8>)
 8010464:	482b      	ldr	r0, [pc, #172]	; (8010514 <pbuf_copy_partial+0xdc>)
 8010466:	f00a fc3f 	bl	801ace8 <iprintf>
 801046a:	2300      	movs	r3, #0
 801046c:	e04a      	b.n	8010504 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 801046e:	68bb      	ldr	r3, [r7, #8]
 8010470:	2b00      	cmp	r3, #0
 8010472:	d108      	bne.n	8010486 <pbuf_copy_partial+0x4e>
 8010474:	4b25      	ldr	r3, [pc, #148]	; (801050c <pbuf_copy_partial+0xd4>)
 8010476:	f240 420b 	movw	r2, #1035	; 0x40b
 801047a:	4927      	ldr	r1, [pc, #156]	; (8010518 <pbuf_copy_partial+0xe0>)
 801047c:	4825      	ldr	r0, [pc, #148]	; (8010514 <pbuf_copy_partial+0xdc>)
 801047e:	f00a fc33 	bl	801ace8 <iprintf>
 8010482:	2300      	movs	r3, #0
 8010484:	e03e      	b.n	8010504 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8010486:	68fb      	ldr	r3, [r7, #12]
 8010488:	61fb      	str	r3, [r7, #28]
 801048a:	e034      	b.n	80104f6 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 801048c:	88bb      	ldrh	r3, [r7, #4]
 801048e:	2b00      	cmp	r3, #0
 8010490:	d00a      	beq.n	80104a8 <pbuf_copy_partial+0x70>
 8010492:	69fb      	ldr	r3, [r7, #28]
 8010494:	895b      	ldrh	r3, [r3, #10]
 8010496:	88ba      	ldrh	r2, [r7, #4]
 8010498:	429a      	cmp	r2, r3
 801049a:	d305      	bcc.n	80104a8 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 801049c:	69fb      	ldr	r3, [r7, #28]
 801049e:	895b      	ldrh	r3, [r3, #10]
 80104a0:	88ba      	ldrh	r2, [r7, #4]
 80104a2:	1ad3      	subs	r3, r2, r3
 80104a4:	80bb      	strh	r3, [r7, #4]
 80104a6:	e023      	b.n	80104f0 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 80104a8:	69fb      	ldr	r3, [r7, #28]
 80104aa:	895a      	ldrh	r2, [r3, #10]
 80104ac:	88bb      	ldrh	r3, [r7, #4]
 80104ae:	1ad3      	subs	r3, r2, r3
 80104b0:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 80104b2:	8b3a      	ldrh	r2, [r7, #24]
 80104b4:	88fb      	ldrh	r3, [r7, #6]
 80104b6:	429a      	cmp	r2, r3
 80104b8:	d901      	bls.n	80104be <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 80104ba:	88fb      	ldrh	r3, [r7, #6]
 80104bc:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 80104be:	8b7b      	ldrh	r3, [r7, #26]
 80104c0:	68ba      	ldr	r2, [r7, #8]
 80104c2:	18d0      	adds	r0, r2, r3
 80104c4:	69fb      	ldr	r3, [r7, #28]
 80104c6:	685a      	ldr	r2, [r3, #4]
 80104c8:	88bb      	ldrh	r3, [r7, #4]
 80104ca:	4413      	add	r3, r2
 80104cc:	8b3a      	ldrh	r2, [r7, #24]
 80104ce:	4619      	mov	r1, r3
 80104d0:	f009 fd21 	bl	8019f16 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 80104d4:	8afa      	ldrh	r2, [r7, #22]
 80104d6:	8b3b      	ldrh	r3, [r7, #24]
 80104d8:	4413      	add	r3, r2
 80104da:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 80104dc:	8b7a      	ldrh	r2, [r7, #26]
 80104de:	8b3b      	ldrh	r3, [r7, #24]
 80104e0:	4413      	add	r3, r2
 80104e2:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 80104e4:	88fa      	ldrh	r2, [r7, #6]
 80104e6:	8b3b      	ldrh	r3, [r7, #24]
 80104e8:	1ad3      	subs	r3, r2, r3
 80104ea:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 80104ec:	2300      	movs	r3, #0
 80104ee:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 80104f0:	69fb      	ldr	r3, [r7, #28]
 80104f2:	681b      	ldr	r3, [r3, #0]
 80104f4:	61fb      	str	r3, [r7, #28]
 80104f6:	88fb      	ldrh	r3, [r7, #6]
 80104f8:	2b00      	cmp	r3, #0
 80104fa:	d002      	beq.n	8010502 <pbuf_copy_partial+0xca>
 80104fc:	69fb      	ldr	r3, [r7, #28]
 80104fe:	2b00      	cmp	r3, #0
 8010500:	d1c4      	bne.n	801048c <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 8010502:	8afb      	ldrh	r3, [r7, #22]
}
 8010504:	4618      	mov	r0, r3
 8010506:	3720      	adds	r7, #32
 8010508:	46bd      	mov	sp, r7
 801050a:	bd80      	pop	{r7, pc}
 801050c:	0802079c 	.word	0x0802079c
 8010510:	08020ae4 	.word	0x08020ae4
 8010514:	080207fc 	.word	0x080207fc
 8010518:	08020b04 	.word	0x08020b04

0801051c <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 801051c:	b580      	push	{r7, lr}
 801051e:	b084      	sub	sp, #16
 8010520:	af00      	add	r7, sp, #0
 8010522:	4603      	mov	r3, r0
 8010524:	603a      	str	r2, [r7, #0]
 8010526:	71fb      	strb	r3, [r7, #7]
 8010528:	460b      	mov	r3, r1
 801052a:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 801052c:	683b      	ldr	r3, [r7, #0]
 801052e:	8919      	ldrh	r1, [r3, #8]
 8010530:	88ba      	ldrh	r2, [r7, #4]
 8010532:	79fb      	ldrb	r3, [r7, #7]
 8010534:	4618      	mov	r0, r3
 8010536:	f7ff fa99 	bl	800fa6c <pbuf_alloc>
 801053a:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 801053c:	68fb      	ldr	r3, [r7, #12]
 801053e:	2b00      	cmp	r3, #0
 8010540:	d101      	bne.n	8010546 <pbuf_clone+0x2a>
    return NULL;
 8010542:	2300      	movs	r3, #0
 8010544:	e011      	b.n	801056a <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8010546:	6839      	ldr	r1, [r7, #0]
 8010548:	68f8      	ldr	r0, [r7, #12]
 801054a:	f7ff fea3 	bl	8010294 <pbuf_copy>
 801054e:	4603      	mov	r3, r0
 8010550:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8010552:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8010556:	2b00      	cmp	r3, #0
 8010558:	d006      	beq.n	8010568 <pbuf_clone+0x4c>
 801055a:	4b06      	ldr	r3, [pc, #24]	; (8010574 <pbuf_clone+0x58>)
 801055c:	f240 5224 	movw	r2, #1316	; 0x524
 8010560:	4905      	ldr	r1, [pc, #20]	; (8010578 <pbuf_clone+0x5c>)
 8010562:	4806      	ldr	r0, [pc, #24]	; (801057c <pbuf_clone+0x60>)
 8010564:	f00a fbc0 	bl	801ace8 <iprintf>
  return q;
 8010568:	68fb      	ldr	r3, [r7, #12]
}
 801056a:	4618      	mov	r0, r3
 801056c:	3710      	adds	r7, #16
 801056e:	46bd      	mov	sp, r7
 8010570:	bd80      	pop	{r7, pc}
 8010572:	bf00      	nop
 8010574:	0802079c 	.word	0x0802079c
 8010578:	08020c10 	.word	0x08020c10
 801057c:	080207fc 	.word	0x080207fc

08010580 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8010580:	b580      	push	{r7, lr}
 8010582:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8010584:	f00a fc2c 	bl	801ade0 <rand>
 8010588:	4603      	mov	r3, r0
 801058a:	b29b      	uxth	r3, r3
 801058c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8010590:	b29b      	uxth	r3, r3
 8010592:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8010596:	b29a      	uxth	r2, r3
 8010598:	4b01      	ldr	r3, [pc, #4]	; (80105a0 <tcp_init+0x20>)
 801059a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801059c:	bf00      	nop
 801059e:	bd80      	pop	{r7, pc}
 80105a0:	20000014 	.word	0x20000014

080105a4 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 80105a4:	b580      	push	{r7, lr}
 80105a6:	b082      	sub	sp, #8
 80105a8:	af00      	add	r7, sp, #0
 80105aa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	7d1b      	ldrb	r3, [r3, #20]
 80105b0:	2b01      	cmp	r3, #1
 80105b2:	d105      	bne.n	80105c0 <tcp_free+0x1c>
 80105b4:	4b06      	ldr	r3, [pc, #24]	; (80105d0 <tcp_free+0x2c>)
 80105b6:	22d4      	movs	r2, #212	; 0xd4
 80105b8:	4906      	ldr	r1, [pc, #24]	; (80105d4 <tcp_free+0x30>)
 80105ba:	4807      	ldr	r0, [pc, #28]	; (80105d8 <tcp_free+0x34>)
 80105bc:	f00a fb94 	bl	801ace8 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 80105c0:	6879      	ldr	r1, [r7, #4]
 80105c2:	2001      	movs	r0, #1
 80105c4:	f7fe ff0a 	bl	800f3dc <memp_free>
}
 80105c8:	bf00      	nop
 80105ca:	3708      	adds	r7, #8
 80105cc:	46bd      	mov	sp, r7
 80105ce:	bd80      	pop	{r7, pc}
 80105d0:	08020c9c 	.word	0x08020c9c
 80105d4:	08020ccc 	.word	0x08020ccc
 80105d8:	08020ce0 	.word	0x08020ce0

080105dc <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 80105dc:	b580      	push	{r7, lr}
 80105de:	b082      	sub	sp, #8
 80105e0:	af00      	add	r7, sp, #0
 80105e2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	7d1b      	ldrb	r3, [r3, #20]
 80105e8:	2b01      	cmp	r3, #1
 80105ea:	d105      	bne.n	80105f8 <tcp_free_listen+0x1c>
 80105ec:	4b06      	ldr	r3, [pc, #24]	; (8010608 <tcp_free_listen+0x2c>)
 80105ee:	22df      	movs	r2, #223	; 0xdf
 80105f0:	4906      	ldr	r1, [pc, #24]	; (801060c <tcp_free_listen+0x30>)
 80105f2:	4807      	ldr	r0, [pc, #28]	; (8010610 <tcp_free_listen+0x34>)
 80105f4:	f00a fb78 	bl	801ace8 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 80105f8:	6879      	ldr	r1, [r7, #4]
 80105fa:	2002      	movs	r0, #2
 80105fc:	f7fe feee 	bl	800f3dc <memp_free>
}
 8010600:	bf00      	nop
 8010602:	3708      	adds	r7, #8
 8010604:	46bd      	mov	sp, r7
 8010606:	bd80      	pop	{r7, pc}
 8010608:	08020c9c 	.word	0x08020c9c
 801060c:	08020d08 	.word	0x08020d08
 8010610:	08020ce0 	.word	0x08020ce0

08010614 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8010614:	b580      	push	{r7, lr}
 8010616:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8010618:	f001 f850 	bl	80116bc <tcp_fasttmr>

  if (++tcp_timer & 1) {
 801061c:	4b07      	ldr	r3, [pc, #28]	; (801063c <tcp_tmr+0x28>)
 801061e:	781b      	ldrb	r3, [r3, #0]
 8010620:	3301      	adds	r3, #1
 8010622:	b2da      	uxtb	r2, r3
 8010624:	4b05      	ldr	r3, [pc, #20]	; (801063c <tcp_tmr+0x28>)
 8010626:	701a      	strb	r2, [r3, #0]
 8010628:	4b04      	ldr	r3, [pc, #16]	; (801063c <tcp_tmr+0x28>)
 801062a:	781b      	ldrb	r3, [r3, #0]
 801062c:	f003 0301 	and.w	r3, r3, #1
 8010630:	2b00      	cmp	r3, #0
 8010632:	d001      	beq.n	8010638 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8010634:	f000 fd04 	bl	8011040 <tcp_slowtmr>
  }
}
 8010638:	bf00      	nop
 801063a:	bd80      	pop	{r7, pc}
 801063c:	20000891 	.word	0x20000891

08010640 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8010640:	b580      	push	{r7, lr}
 8010642:	b084      	sub	sp, #16
 8010644:	af00      	add	r7, sp, #0
 8010646:	6078      	str	r0, [r7, #4]
 8010648:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 801064a:	683b      	ldr	r3, [r7, #0]
 801064c:	2b00      	cmp	r3, #0
 801064e:	d105      	bne.n	801065c <tcp_remove_listener+0x1c>
 8010650:	4b0d      	ldr	r3, [pc, #52]	; (8010688 <tcp_remove_listener+0x48>)
 8010652:	22ff      	movs	r2, #255	; 0xff
 8010654:	490d      	ldr	r1, [pc, #52]	; (801068c <tcp_remove_listener+0x4c>)
 8010656:	480e      	ldr	r0, [pc, #56]	; (8010690 <tcp_remove_listener+0x50>)
 8010658:	f00a fb46 	bl	801ace8 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	60fb      	str	r3, [r7, #12]
 8010660:	e00a      	b.n	8010678 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8010662:	68fb      	ldr	r3, [r7, #12]
 8010664:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010666:	683a      	ldr	r2, [r7, #0]
 8010668:	429a      	cmp	r2, r3
 801066a:	d102      	bne.n	8010672 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 801066c:	68fb      	ldr	r3, [r7, #12]
 801066e:	2200      	movs	r2, #0
 8010670:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8010672:	68fb      	ldr	r3, [r7, #12]
 8010674:	68db      	ldr	r3, [r3, #12]
 8010676:	60fb      	str	r3, [r7, #12]
 8010678:	68fb      	ldr	r3, [r7, #12]
 801067a:	2b00      	cmp	r3, #0
 801067c:	d1f1      	bne.n	8010662 <tcp_remove_listener+0x22>
    }
  }
}
 801067e:	bf00      	nop
 8010680:	3710      	adds	r7, #16
 8010682:	46bd      	mov	sp, r7
 8010684:	bd80      	pop	{r7, pc}
 8010686:	bf00      	nop
 8010688:	08020c9c 	.word	0x08020c9c
 801068c:	08020d24 	.word	0x08020d24
 8010690:	08020ce0 	.word	0x08020ce0

08010694 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8010694:	b580      	push	{r7, lr}
 8010696:	b084      	sub	sp, #16
 8010698:	af00      	add	r7, sp, #0
 801069a:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 801069c:	687b      	ldr	r3, [r7, #4]
 801069e:	2b00      	cmp	r3, #0
 80106a0:	d106      	bne.n	80106b0 <tcp_listen_closed+0x1c>
 80106a2:	4b14      	ldr	r3, [pc, #80]	; (80106f4 <tcp_listen_closed+0x60>)
 80106a4:	f240 1211 	movw	r2, #273	; 0x111
 80106a8:	4913      	ldr	r1, [pc, #76]	; (80106f8 <tcp_listen_closed+0x64>)
 80106aa:	4814      	ldr	r0, [pc, #80]	; (80106fc <tcp_listen_closed+0x68>)
 80106ac:	f00a fb1c 	bl	801ace8 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	7d1b      	ldrb	r3, [r3, #20]
 80106b4:	2b01      	cmp	r3, #1
 80106b6:	d006      	beq.n	80106c6 <tcp_listen_closed+0x32>
 80106b8:	4b0e      	ldr	r3, [pc, #56]	; (80106f4 <tcp_listen_closed+0x60>)
 80106ba:	f44f 7289 	mov.w	r2, #274	; 0x112
 80106be:	4910      	ldr	r1, [pc, #64]	; (8010700 <tcp_listen_closed+0x6c>)
 80106c0:	480e      	ldr	r0, [pc, #56]	; (80106fc <tcp_listen_closed+0x68>)
 80106c2:	f00a fb11 	bl	801ace8 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 80106c6:	2301      	movs	r3, #1
 80106c8:	60fb      	str	r3, [r7, #12]
 80106ca:	e00b      	b.n	80106e4 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 80106cc:	4a0d      	ldr	r2, [pc, #52]	; (8010704 <tcp_listen_closed+0x70>)
 80106ce:	68fb      	ldr	r3, [r7, #12]
 80106d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80106d4:	681b      	ldr	r3, [r3, #0]
 80106d6:	6879      	ldr	r1, [r7, #4]
 80106d8:	4618      	mov	r0, r3
 80106da:	f7ff ffb1 	bl	8010640 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 80106de:	68fb      	ldr	r3, [r7, #12]
 80106e0:	3301      	adds	r3, #1
 80106e2:	60fb      	str	r3, [r7, #12]
 80106e4:	68fb      	ldr	r3, [r7, #12]
 80106e6:	2b03      	cmp	r3, #3
 80106e8:	d9f0      	bls.n	80106cc <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 80106ea:	bf00      	nop
 80106ec:	3710      	adds	r7, #16
 80106ee:	46bd      	mov	sp, r7
 80106f0:	bd80      	pop	{r7, pc}
 80106f2:	bf00      	nop
 80106f4:	08020c9c 	.word	0x08020c9c
 80106f8:	08020d4c 	.word	0x08020d4c
 80106fc:	08020ce0 	.word	0x08020ce0
 8010700:	08020d58 	.word	0x08020d58
 8010704:	080244b4 	.word	0x080244b4

08010708 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8010708:	b5b0      	push	{r4, r5, r7, lr}
 801070a:	b088      	sub	sp, #32
 801070c:	af04      	add	r7, sp, #16
 801070e:	6078      	str	r0, [r7, #4]
 8010710:	460b      	mov	r3, r1
 8010712:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8010714:	687b      	ldr	r3, [r7, #4]
 8010716:	2b00      	cmp	r3, #0
 8010718:	d106      	bne.n	8010728 <tcp_close_shutdown+0x20>
 801071a:	4b61      	ldr	r3, [pc, #388]	; (80108a0 <tcp_close_shutdown+0x198>)
 801071c:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8010720:	4960      	ldr	r1, [pc, #384]	; (80108a4 <tcp_close_shutdown+0x19c>)
 8010722:	4861      	ldr	r0, [pc, #388]	; (80108a8 <tcp_close_shutdown+0x1a0>)
 8010724:	f00a fae0 	bl	801ace8 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8010728:	78fb      	ldrb	r3, [r7, #3]
 801072a:	2b00      	cmp	r3, #0
 801072c:	d066      	beq.n	80107fc <tcp_close_shutdown+0xf4>
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	7d1b      	ldrb	r3, [r3, #20]
 8010732:	2b04      	cmp	r3, #4
 8010734:	d003      	beq.n	801073e <tcp_close_shutdown+0x36>
 8010736:	687b      	ldr	r3, [r7, #4]
 8010738:	7d1b      	ldrb	r3, [r3, #20]
 801073a:	2b07      	cmp	r3, #7
 801073c:	d15e      	bne.n	80107fc <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010742:	2b00      	cmp	r3, #0
 8010744:	d104      	bne.n	8010750 <tcp_close_shutdown+0x48>
 8010746:	687b      	ldr	r3, [r7, #4]
 8010748:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801074a:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 801074e:	d055      	beq.n	80107fc <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	8b5b      	ldrh	r3, [r3, #26]
 8010754:	f003 0310 	and.w	r3, r3, #16
 8010758:	2b00      	cmp	r3, #0
 801075a:	d106      	bne.n	801076a <tcp_close_shutdown+0x62>
 801075c:	4b50      	ldr	r3, [pc, #320]	; (80108a0 <tcp_close_shutdown+0x198>)
 801075e:	f44f 72b2 	mov.w	r2, #356	; 0x164
 8010762:	4952      	ldr	r1, [pc, #328]	; (80108ac <tcp_close_shutdown+0x1a4>)
 8010764:	4850      	ldr	r0, [pc, #320]	; (80108a8 <tcp_close_shutdown+0x1a0>)
 8010766:	f00a fabf 	bl	801ace8 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 801076a:	687b      	ldr	r3, [r7, #4]
 801076c:	6d18      	ldr	r0, [r3, #80]	; 0x50
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8010772:	687d      	ldr	r5, [r7, #4]
 8010774:	687b      	ldr	r3, [r7, #4]
 8010776:	3304      	adds	r3, #4
 8010778:	687a      	ldr	r2, [r7, #4]
 801077a:	8ad2      	ldrh	r2, [r2, #22]
 801077c:	6879      	ldr	r1, [r7, #4]
 801077e:	8b09      	ldrh	r1, [r1, #24]
 8010780:	9102      	str	r1, [sp, #8]
 8010782:	9201      	str	r2, [sp, #4]
 8010784:	9300      	str	r3, [sp, #0]
 8010786:	462b      	mov	r3, r5
 8010788:	4622      	mov	r2, r4
 801078a:	4601      	mov	r1, r0
 801078c:	6878      	ldr	r0, [r7, #4]
 801078e:	f005 fd71 	bl	8016274 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8010792:	6878      	ldr	r0, [r7, #4]
 8010794:	f001 fb40 	bl	8011e18 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8010798:	4b45      	ldr	r3, [pc, #276]	; (80108b0 <tcp_close_shutdown+0x1a8>)
 801079a:	681b      	ldr	r3, [r3, #0]
 801079c:	687a      	ldr	r2, [r7, #4]
 801079e:	429a      	cmp	r2, r3
 80107a0:	d105      	bne.n	80107ae <tcp_close_shutdown+0xa6>
 80107a2:	4b43      	ldr	r3, [pc, #268]	; (80108b0 <tcp_close_shutdown+0x1a8>)
 80107a4:	681b      	ldr	r3, [r3, #0]
 80107a6:	68db      	ldr	r3, [r3, #12]
 80107a8:	4a41      	ldr	r2, [pc, #260]	; (80108b0 <tcp_close_shutdown+0x1a8>)
 80107aa:	6013      	str	r3, [r2, #0]
 80107ac:	e013      	b.n	80107d6 <tcp_close_shutdown+0xce>
 80107ae:	4b40      	ldr	r3, [pc, #256]	; (80108b0 <tcp_close_shutdown+0x1a8>)
 80107b0:	681b      	ldr	r3, [r3, #0]
 80107b2:	60fb      	str	r3, [r7, #12]
 80107b4:	e00c      	b.n	80107d0 <tcp_close_shutdown+0xc8>
 80107b6:	68fb      	ldr	r3, [r7, #12]
 80107b8:	68db      	ldr	r3, [r3, #12]
 80107ba:	687a      	ldr	r2, [r7, #4]
 80107bc:	429a      	cmp	r2, r3
 80107be:	d104      	bne.n	80107ca <tcp_close_shutdown+0xc2>
 80107c0:	687b      	ldr	r3, [r7, #4]
 80107c2:	68da      	ldr	r2, [r3, #12]
 80107c4:	68fb      	ldr	r3, [r7, #12]
 80107c6:	60da      	str	r2, [r3, #12]
 80107c8:	e005      	b.n	80107d6 <tcp_close_shutdown+0xce>
 80107ca:	68fb      	ldr	r3, [r7, #12]
 80107cc:	68db      	ldr	r3, [r3, #12]
 80107ce:	60fb      	str	r3, [r7, #12]
 80107d0:	68fb      	ldr	r3, [r7, #12]
 80107d2:	2b00      	cmp	r3, #0
 80107d4:	d1ef      	bne.n	80107b6 <tcp_close_shutdown+0xae>
 80107d6:	687b      	ldr	r3, [r7, #4]
 80107d8:	2200      	movs	r2, #0
 80107da:	60da      	str	r2, [r3, #12]
 80107dc:	4b35      	ldr	r3, [pc, #212]	; (80108b4 <tcp_close_shutdown+0x1ac>)
 80107de:	2201      	movs	r2, #1
 80107e0:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 80107e2:	4b35      	ldr	r3, [pc, #212]	; (80108b8 <tcp_close_shutdown+0x1b0>)
 80107e4:	681b      	ldr	r3, [r3, #0]
 80107e6:	687a      	ldr	r2, [r7, #4]
 80107e8:	429a      	cmp	r2, r3
 80107ea:	d102      	bne.n	80107f2 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 80107ec:	f003 ffd2 	bl	8014794 <tcp_trigger_input_pcb_close>
 80107f0:	e002      	b.n	80107f8 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 80107f2:	6878      	ldr	r0, [r7, #4]
 80107f4:	f7ff fed6 	bl	80105a4 <tcp_free>
      }
      return ERR_OK;
 80107f8:	2300      	movs	r3, #0
 80107fa:	e04d      	b.n	8010898 <tcp_close_shutdown+0x190>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 80107fc:	687b      	ldr	r3, [r7, #4]
 80107fe:	7d1b      	ldrb	r3, [r3, #20]
 8010800:	2b01      	cmp	r3, #1
 8010802:	d02d      	beq.n	8010860 <tcp_close_shutdown+0x158>
 8010804:	2b02      	cmp	r3, #2
 8010806:	d036      	beq.n	8010876 <tcp_close_shutdown+0x16e>
 8010808:	2b00      	cmp	r3, #0
 801080a:	d13f      	bne.n	801088c <tcp_close_shutdown+0x184>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	8adb      	ldrh	r3, [r3, #22]
 8010810:	2b00      	cmp	r3, #0
 8010812:	d021      	beq.n	8010858 <tcp_close_shutdown+0x150>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8010814:	4b29      	ldr	r3, [pc, #164]	; (80108bc <tcp_close_shutdown+0x1b4>)
 8010816:	681b      	ldr	r3, [r3, #0]
 8010818:	687a      	ldr	r2, [r7, #4]
 801081a:	429a      	cmp	r2, r3
 801081c:	d105      	bne.n	801082a <tcp_close_shutdown+0x122>
 801081e:	4b27      	ldr	r3, [pc, #156]	; (80108bc <tcp_close_shutdown+0x1b4>)
 8010820:	681b      	ldr	r3, [r3, #0]
 8010822:	68db      	ldr	r3, [r3, #12]
 8010824:	4a25      	ldr	r2, [pc, #148]	; (80108bc <tcp_close_shutdown+0x1b4>)
 8010826:	6013      	str	r3, [r2, #0]
 8010828:	e013      	b.n	8010852 <tcp_close_shutdown+0x14a>
 801082a:	4b24      	ldr	r3, [pc, #144]	; (80108bc <tcp_close_shutdown+0x1b4>)
 801082c:	681b      	ldr	r3, [r3, #0]
 801082e:	60bb      	str	r3, [r7, #8]
 8010830:	e00c      	b.n	801084c <tcp_close_shutdown+0x144>
 8010832:	68bb      	ldr	r3, [r7, #8]
 8010834:	68db      	ldr	r3, [r3, #12]
 8010836:	687a      	ldr	r2, [r7, #4]
 8010838:	429a      	cmp	r2, r3
 801083a:	d104      	bne.n	8010846 <tcp_close_shutdown+0x13e>
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	68da      	ldr	r2, [r3, #12]
 8010840:	68bb      	ldr	r3, [r7, #8]
 8010842:	60da      	str	r2, [r3, #12]
 8010844:	e005      	b.n	8010852 <tcp_close_shutdown+0x14a>
 8010846:	68bb      	ldr	r3, [r7, #8]
 8010848:	68db      	ldr	r3, [r3, #12]
 801084a:	60bb      	str	r3, [r7, #8]
 801084c:	68bb      	ldr	r3, [r7, #8]
 801084e:	2b00      	cmp	r3, #0
 8010850:	d1ef      	bne.n	8010832 <tcp_close_shutdown+0x12a>
 8010852:	687b      	ldr	r3, [r7, #4]
 8010854:	2200      	movs	r2, #0
 8010856:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8010858:	6878      	ldr	r0, [r7, #4]
 801085a:	f7ff fea3 	bl	80105a4 <tcp_free>
      break;
 801085e:	e01a      	b.n	8010896 <tcp_close_shutdown+0x18e>
    case LISTEN:
      tcp_listen_closed(pcb);
 8010860:	6878      	ldr	r0, [r7, #4]
 8010862:	f7ff ff17 	bl	8010694 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8010866:	6879      	ldr	r1, [r7, #4]
 8010868:	4815      	ldr	r0, [pc, #84]	; (80108c0 <tcp_close_shutdown+0x1b8>)
 801086a:	f001 fb25 	bl	8011eb8 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 801086e:	6878      	ldr	r0, [r7, #4]
 8010870:	f7ff feb4 	bl	80105dc <tcp_free_listen>
      break;
 8010874:	e00f      	b.n	8010896 <tcp_close_shutdown+0x18e>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8010876:	6879      	ldr	r1, [r7, #4]
 8010878:	480d      	ldr	r0, [pc, #52]	; (80108b0 <tcp_close_shutdown+0x1a8>)
 801087a:	f001 fb1d 	bl	8011eb8 <tcp_pcb_remove>
 801087e:	4b0d      	ldr	r3, [pc, #52]	; (80108b4 <tcp_close_shutdown+0x1ac>)
 8010880:	2201      	movs	r2, #1
 8010882:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8010884:	6878      	ldr	r0, [r7, #4]
 8010886:	f7ff fe8d 	bl	80105a4 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 801088a:	e004      	b.n	8010896 <tcp_close_shutdown+0x18e>
    default:
      return tcp_close_shutdown_fin(pcb);
 801088c:	6878      	ldr	r0, [r7, #4]
 801088e:	f000 f819 	bl	80108c4 <tcp_close_shutdown_fin>
 8010892:	4603      	mov	r3, r0
 8010894:	e000      	b.n	8010898 <tcp_close_shutdown+0x190>
  }
  return ERR_OK;
 8010896:	2300      	movs	r3, #0
}
 8010898:	4618      	mov	r0, r3
 801089a:	3710      	adds	r7, #16
 801089c:	46bd      	mov	sp, r7
 801089e:	bdb0      	pop	{r4, r5, r7, pc}
 80108a0:	08020c9c 	.word	0x08020c9c
 80108a4:	08020d70 	.word	0x08020d70
 80108a8:	08020ce0 	.word	0x08020ce0
 80108ac:	08020d90 	.word	0x08020d90
 80108b0:	20007ca0 	.word	0x20007ca0
 80108b4:	20007c9c 	.word	0x20007c9c
 80108b8:	20007cb4 	.word	0x20007cb4
 80108bc:	20007cac 	.word	0x20007cac
 80108c0:	20007ca8 	.word	0x20007ca8

080108c4 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 80108c4:	b580      	push	{r7, lr}
 80108c6:	b084      	sub	sp, #16
 80108c8:	af00      	add	r7, sp, #0
 80108ca:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	2b00      	cmp	r3, #0
 80108d0:	d106      	bne.n	80108e0 <tcp_close_shutdown_fin+0x1c>
 80108d2:	4b2c      	ldr	r3, [pc, #176]	; (8010984 <tcp_close_shutdown_fin+0xc0>)
 80108d4:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 80108d8:	492b      	ldr	r1, [pc, #172]	; (8010988 <tcp_close_shutdown_fin+0xc4>)
 80108da:	482c      	ldr	r0, [pc, #176]	; (801098c <tcp_close_shutdown_fin+0xc8>)
 80108dc:	f00a fa04 	bl	801ace8 <iprintf>

  switch (pcb->state) {
 80108e0:	687b      	ldr	r3, [r7, #4]
 80108e2:	7d1b      	ldrb	r3, [r3, #20]
 80108e4:	2b04      	cmp	r3, #4
 80108e6:	d010      	beq.n	801090a <tcp_close_shutdown_fin+0x46>
 80108e8:	2b07      	cmp	r3, #7
 80108ea:	d01b      	beq.n	8010924 <tcp_close_shutdown_fin+0x60>
 80108ec:	2b03      	cmp	r3, #3
 80108ee:	d126      	bne.n	801093e <tcp_close_shutdown_fin+0x7a>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 80108f0:	6878      	ldr	r0, [r7, #4]
 80108f2:	f004 fdbb 	bl	801546c <tcp_send_fin>
 80108f6:	4603      	mov	r3, r0
 80108f8:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80108fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80108fe:	2b00      	cmp	r3, #0
 8010900:	d11f      	bne.n	8010942 <tcp_close_shutdown_fin+0x7e>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	2205      	movs	r2, #5
 8010906:	751a      	strb	r2, [r3, #20]
      }
      break;
 8010908:	e01b      	b.n	8010942 <tcp_close_shutdown_fin+0x7e>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 801090a:	6878      	ldr	r0, [r7, #4]
 801090c:	f004 fdae 	bl	801546c <tcp_send_fin>
 8010910:	4603      	mov	r3, r0
 8010912:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8010914:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010918:	2b00      	cmp	r3, #0
 801091a:	d114      	bne.n	8010946 <tcp_close_shutdown_fin+0x82>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 801091c:	687b      	ldr	r3, [r7, #4]
 801091e:	2205      	movs	r2, #5
 8010920:	751a      	strb	r2, [r3, #20]
      }
      break;
 8010922:	e010      	b.n	8010946 <tcp_close_shutdown_fin+0x82>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8010924:	6878      	ldr	r0, [r7, #4]
 8010926:	f004 fda1 	bl	801546c <tcp_send_fin>
 801092a:	4603      	mov	r3, r0
 801092c:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 801092e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010932:	2b00      	cmp	r3, #0
 8010934:	d109      	bne.n	801094a <tcp_close_shutdown_fin+0x86>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8010936:	687b      	ldr	r3, [r7, #4]
 8010938:	2209      	movs	r2, #9
 801093a:	751a      	strb	r2, [r3, #20]
      }
      break;
 801093c:	e005      	b.n	801094a <tcp_close_shutdown_fin+0x86>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 801093e:	2300      	movs	r3, #0
 8010940:	e01c      	b.n	801097c <tcp_close_shutdown_fin+0xb8>
      break;
 8010942:	bf00      	nop
 8010944:	e002      	b.n	801094c <tcp_close_shutdown_fin+0x88>
      break;
 8010946:	bf00      	nop
 8010948:	e000      	b.n	801094c <tcp_close_shutdown_fin+0x88>
      break;
 801094a:	bf00      	nop
  }

  if (err == ERR_OK) {
 801094c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010950:	2b00      	cmp	r3, #0
 8010952:	d103      	bne.n	801095c <tcp_close_shutdown_fin+0x98>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8010954:	6878      	ldr	r0, [r7, #4]
 8010956:	f004 fec7 	bl	80156e8 <tcp_output>
 801095a:	e00d      	b.n	8010978 <tcp_close_shutdown_fin+0xb4>
  } else if (err == ERR_MEM) {
 801095c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010960:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010964:	d108      	bne.n	8010978 <tcp_close_shutdown_fin+0xb4>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	8b5b      	ldrh	r3, [r3, #26]
 801096a:	f043 0308 	orr.w	r3, r3, #8
 801096e:	b29a      	uxth	r2, r3
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8010974:	2300      	movs	r3, #0
 8010976:	e001      	b.n	801097c <tcp_close_shutdown_fin+0xb8>
  }
  return err;
 8010978:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801097c:	4618      	mov	r0, r3
 801097e:	3710      	adds	r7, #16
 8010980:	46bd      	mov	sp, r7
 8010982:	bd80      	pop	{r7, pc}
 8010984:	08020c9c 	.word	0x08020c9c
 8010988:	08020d4c 	.word	0x08020d4c
 801098c:	08020ce0 	.word	0x08020ce0

08010990 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8010990:	b580      	push	{r7, lr}
 8010992:	b082      	sub	sp, #8
 8010994:	af00      	add	r7, sp, #0
 8010996:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	2b00      	cmp	r3, #0
 801099c:	d109      	bne.n	80109b2 <tcp_close+0x22>
 801099e:	4b0f      	ldr	r3, [pc, #60]	; (80109dc <tcp_close+0x4c>)
 80109a0:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 80109a4:	490e      	ldr	r1, [pc, #56]	; (80109e0 <tcp_close+0x50>)
 80109a6:	480f      	ldr	r0, [pc, #60]	; (80109e4 <tcp_close+0x54>)
 80109a8:	f00a f99e 	bl	801ace8 <iprintf>
 80109ac:	f06f 030f 	mvn.w	r3, #15
 80109b0:	e00f      	b.n	80109d2 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 80109b2:	687b      	ldr	r3, [r7, #4]
 80109b4:	7d1b      	ldrb	r3, [r3, #20]
 80109b6:	2b01      	cmp	r3, #1
 80109b8:	d006      	beq.n	80109c8 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 80109ba:	687b      	ldr	r3, [r7, #4]
 80109bc:	8b5b      	ldrh	r3, [r3, #26]
 80109be:	f043 0310 	orr.w	r3, r3, #16
 80109c2:	b29a      	uxth	r2, r3
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 80109c8:	2101      	movs	r1, #1
 80109ca:	6878      	ldr	r0, [r7, #4]
 80109cc:	f7ff fe9c 	bl	8010708 <tcp_close_shutdown>
 80109d0:	4603      	mov	r3, r0
}
 80109d2:	4618      	mov	r0, r3
 80109d4:	3708      	adds	r7, #8
 80109d6:	46bd      	mov	sp, r7
 80109d8:	bd80      	pop	{r7, pc}
 80109da:	bf00      	nop
 80109dc:	08020c9c 	.word	0x08020c9c
 80109e0:	08020dac 	.word	0x08020dac
 80109e4:	08020ce0 	.word	0x08020ce0

080109e8 <tcp_shutdown>:
 * @return ERR_OK if shutdown succeeded (or the PCB has already been shut down)
 *         another err_t on error.
 */
err_t
tcp_shutdown(struct tcp_pcb *pcb, int shut_rx, int shut_tx)
{
 80109e8:	b580      	push	{r7, lr}
 80109ea:	b084      	sub	sp, #16
 80109ec:	af00      	add	r7, sp, #0
 80109ee:	60f8      	str	r0, [r7, #12]
 80109f0:	60b9      	str	r1, [r7, #8]
 80109f2:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_shutdown: invalid pcb", pcb != NULL, return ERR_ARG);
 80109f4:	68fb      	ldr	r3, [r7, #12]
 80109f6:	2b00      	cmp	r3, #0
 80109f8:	d109      	bne.n	8010a0e <tcp_shutdown+0x26>
 80109fa:	4b25      	ldr	r3, [pc, #148]	; (8010a90 <tcp_shutdown+0xa8>)
 80109fc:	f240 2207 	movw	r2, #519	; 0x207
 8010a00:	4924      	ldr	r1, [pc, #144]	; (8010a94 <tcp_shutdown+0xac>)
 8010a02:	4825      	ldr	r0, [pc, #148]	; (8010a98 <tcp_shutdown+0xb0>)
 8010a04:	f00a f970 	bl	801ace8 <iprintf>
 8010a08:	f06f 030f 	mvn.w	r3, #15
 8010a0c:	e03c      	b.n	8010a88 <tcp_shutdown+0xa0>

  if (pcb->state == LISTEN) {
 8010a0e:	68fb      	ldr	r3, [r7, #12]
 8010a10:	7d1b      	ldrb	r3, [r3, #20]
 8010a12:	2b01      	cmp	r3, #1
 8010a14:	d102      	bne.n	8010a1c <tcp_shutdown+0x34>
    return ERR_CONN;
 8010a16:	f06f 030a 	mvn.w	r3, #10
 8010a1a:	e035      	b.n	8010a88 <tcp_shutdown+0xa0>
  }
  if (shut_rx) {
 8010a1c:	68bb      	ldr	r3, [r7, #8]
 8010a1e:	2b00      	cmp	r3, #0
 8010a20:	d01b      	beq.n	8010a5a <tcp_shutdown+0x72>
    /* shut down the receive side: set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8010a22:	68fb      	ldr	r3, [r7, #12]
 8010a24:	8b5b      	ldrh	r3, [r3, #26]
 8010a26:	f043 0310 	orr.w	r3, r3, #16
 8010a2a:	b29a      	uxth	r2, r3
 8010a2c:	68fb      	ldr	r3, [r7, #12]
 8010a2e:	835a      	strh	r2, [r3, #26]
    if (shut_tx) {
 8010a30:	687b      	ldr	r3, [r7, #4]
 8010a32:	2b00      	cmp	r3, #0
 8010a34:	d005      	beq.n	8010a42 <tcp_shutdown+0x5a>
      /* shutting down the tx AND rx side is the same as closing for the raw API */
      return tcp_close_shutdown(pcb, 1);
 8010a36:	2101      	movs	r1, #1
 8010a38:	68f8      	ldr	r0, [r7, #12]
 8010a3a:	f7ff fe65 	bl	8010708 <tcp_close_shutdown>
 8010a3e:	4603      	mov	r3, r0
 8010a40:	e022      	b.n	8010a88 <tcp_shutdown+0xa0>
    }
    /* ... and free buffered data */
    if (pcb->refused_data != NULL) {
 8010a42:	68fb      	ldr	r3, [r7, #12]
 8010a44:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010a46:	2b00      	cmp	r3, #0
 8010a48:	d007      	beq.n	8010a5a <tcp_shutdown+0x72>
      pbuf_free(pcb->refused_data);
 8010a4a:	68fb      	ldr	r3, [r7, #12]
 8010a4c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010a4e:	4618      	mov	r0, r3
 8010a50:	f7ff faec 	bl	801002c <pbuf_free>
      pcb->refused_data = NULL;
 8010a54:	68fb      	ldr	r3, [r7, #12]
 8010a56:	2200      	movs	r2, #0
 8010a58:	679a      	str	r2, [r3, #120]	; 0x78
    }
  }
  if (shut_tx) {
 8010a5a:	687b      	ldr	r3, [r7, #4]
 8010a5c:	2b00      	cmp	r3, #0
 8010a5e:	d012      	beq.n	8010a86 <tcp_shutdown+0x9e>
    /* This can't happen twice since if it succeeds, the pcb's state is changed.
       Only close in these states as the others directly deallocate the PCB */
    switch (pcb->state) {
 8010a60:	68fb      	ldr	r3, [r7, #12]
 8010a62:	7d1b      	ldrb	r3, [r3, #20]
 8010a64:	2b03      	cmp	r3, #3
 8010a66:	db0b      	blt.n	8010a80 <tcp_shutdown+0x98>
 8010a68:	2b04      	cmp	r3, #4
 8010a6a:	dd01      	ble.n	8010a70 <tcp_shutdown+0x88>
 8010a6c:	2b07      	cmp	r3, #7
 8010a6e:	d107      	bne.n	8010a80 <tcp_shutdown+0x98>
      case SYN_RCVD:
      case ESTABLISHED:
      case CLOSE_WAIT:
        return tcp_close_shutdown(pcb, (u8_t)shut_rx);
 8010a70:	68bb      	ldr	r3, [r7, #8]
 8010a72:	b2db      	uxtb	r3, r3
 8010a74:	4619      	mov	r1, r3
 8010a76:	68f8      	ldr	r0, [r7, #12]
 8010a78:	f7ff fe46 	bl	8010708 <tcp_close_shutdown>
 8010a7c:	4603      	mov	r3, r0
 8010a7e:	e003      	b.n	8010a88 <tcp_shutdown+0xa0>
      default:
        /* Not (yet?) connected, cannot shutdown the TX side as that would bring us
          into CLOSED state, where the PCB is deallocated. */
        return ERR_CONN;
 8010a80:	f06f 030a 	mvn.w	r3, #10
 8010a84:	e000      	b.n	8010a88 <tcp_shutdown+0xa0>
    }
  }
  return ERR_OK;
 8010a86:	2300      	movs	r3, #0
}
 8010a88:	4618      	mov	r0, r3
 8010a8a:	3710      	adds	r7, #16
 8010a8c:	46bd      	mov	sp, r7
 8010a8e:	bd80      	pop	{r7, pc}
 8010a90:	08020c9c 	.word	0x08020c9c
 8010a94:	08020dc4 	.word	0x08020dc4
 8010a98:	08020ce0 	.word	0x08020ce0

08010a9c <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8010a9c:	b580      	push	{r7, lr}
 8010a9e:	b08e      	sub	sp, #56	; 0x38
 8010aa0:	af04      	add	r7, sp, #16
 8010aa2:	6078      	str	r0, [r7, #4]
 8010aa4:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8010aa6:	687b      	ldr	r3, [r7, #4]
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	d107      	bne.n	8010abc <tcp_abandon+0x20>
 8010aac:	4b52      	ldr	r3, [pc, #328]	; (8010bf8 <tcp_abandon+0x15c>)
 8010aae:	f240 223d 	movw	r2, #573	; 0x23d
 8010ab2:	4952      	ldr	r1, [pc, #328]	; (8010bfc <tcp_abandon+0x160>)
 8010ab4:	4852      	ldr	r0, [pc, #328]	; (8010c00 <tcp_abandon+0x164>)
 8010ab6:	f00a f917 	bl	801ace8 <iprintf>
 8010aba:	e099      	b.n	8010bf0 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8010abc:	687b      	ldr	r3, [r7, #4]
 8010abe:	7d1b      	ldrb	r3, [r3, #20]
 8010ac0:	2b01      	cmp	r3, #1
 8010ac2:	d106      	bne.n	8010ad2 <tcp_abandon+0x36>
 8010ac4:	4b4c      	ldr	r3, [pc, #304]	; (8010bf8 <tcp_abandon+0x15c>)
 8010ac6:	f240 2241 	movw	r2, #577	; 0x241
 8010aca:	494e      	ldr	r1, [pc, #312]	; (8010c04 <tcp_abandon+0x168>)
 8010acc:	484c      	ldr	r0, [pc, #304]	; (8010c00 <tcp_abandon+0x164>)
 8010ace:	f00a f90b 	bl	801ace8 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8010ad2:	687b      	ldr	r3, [r7, #4]
 8010ad4:	7d1b      	ldrb	r3, [r3, #20]
 8010ad6:	2b0a      	cmp	r3, #10
 8010ad8:	d107      	bne.n	8010aea <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8010ada:	6879      	ldr	r1, [r7, #4]
 8010adc:	484a      	ldr	r0, [pc, #296]	; (8010c08 <tcp_abandon+0x16c>)
 8010ade:	f001 f9eb 	bl	8011eb8 <tcp_pcb_remove>
    tcp_free(pcb);
 8010ae2:	6878      	ldr	r0, [r7, #4]
 8010ae4:	f7ff fd5e 	bl	80105a4 <tcp_free>
 8010ae8:	e082      	b.n	8010bf0 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8010aea:	2300      	movs	r3, #0
 8010aec:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 8010aee:	2300      	movs	r3, #0
 8010af0:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010af6:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8010af8:	687b      	ldr	r3, [r7, #4]
 8010afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010afc:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 8010afe:	687b      	ldr	r3, [r7, #4]
 8010b00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010b04:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8010b06:	687b      	ldr	r3, [r7, #4]
 8010b08:	691b      	ldr	r3, [r3, #16]
 8010b0a:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8010b0c:	687b      	ldr	r3, [r7, #4]
 8010b0e:	7d1b      	ldrb	r3, [r3, #20]
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	d126      	bne.n	8010b62 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	8adb      	ldrh	r3, [r3, #22]
 8010b18:	2b00      	cmp	r3, #0
 8010b1a:	d02e      	beq.n	8010b7a <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8010b1c:	4b3b      	ldr	r3, [pc, #236]	; (8010c0c <tcp_abandon+0x170>)
 8010b1e:	681b      	ldr	r3, [r3, #0]
 8010b20:	687a      	ldr	r2, [r7, #4]
 8010b22:	429a      	cmp	r2, r3
 8010b24:	d105      	bne.n	8010b32 <tcp_abandon+0x96>
 8010b26:	4b39      	ldr	r3, [pc, #228]	; (8010c0c <tcp_abandon+0x170>)
 8010b28:	681b      	ldr	r3, [r3, #0]
 8010b2a:	68db      	ldr	r3, [r3, #12]
 8010b2c:	4a37      	ldr	r2, [pc, #220]	; (8010c0c <tcp_abandon+0x170>)
 8010b2e:	6013      	str	r3, [r2, #0]
 8010b30:	e013      	b.n	8010b5a <tcp_abandon+0xbe>
 8010b32:	4b36      	ldr	r3, [pc, #216]	; (8010c0c <tcp_abandon+0x170>)
 8010b34:	681b      	ldr	r3, [r3, #0]
 8010b36:	61fb      	str	r3, [r7, #28]
 8010b38:	e00c      	b.n	8010b54 <tcp_abandon+0xb8>
 8010b3a:	69fb      	ldr	r3, [r7, #28]
 8010b3c:	68db      	ldr	r3, [r3, #12]
 8010b3e:	687a      	ldr	r2, [r7, #4]
 8010b40:	429a      	cmp	r2, r3
 8010b42:	d104      	bne.n	8010b4e <tcp_abandon+0xb2>
 8010b44:	687b      	ldr	r3, [r7, #4]
 8010b46:	68da      	ldr	r2, [r3, #12]
 8010b48:	69fb      	ldr	r3, [r7, #28]
 8010b4a:	60da      	str	r2, [r3, #12]
 8010b4c:	e005      	b.n	8010b5a <tcp_abandon+0xbe>
 8010b4e:	69fb      	ldr	r3, [r7, #28]
 8010b50:	68db      	ldr	r3, [r3, #12]
 8010b52:	61fb      	str	r3, [r7, #28]
 8010b54:	69fb      	ldr	r3, [r7, #28]
 8010b56:	2b00      	cmp	r3, #0
 8010b58:	d1ef      	bne.n	8010b3a <tcp_abandon+0x9e>
 8010b5a:	687b      	ldr	r3, [r7, #4]
 8010b5c:	2200      	movs	r2, #0
 8010b5e:	60da      	str	r2, [r3, #12]
 8010b60:	e00b      	b.n	8010b7a <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8010b62:	683b      	ldr	r3, [r7, #0]
 8010b64:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 8010b66:	687b      	ldr	r3, [r7, #4]
 8010b68:	8adb      	ldrh	r3, [r3, #22]
 8010b6a:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8010b6c:	6879      	ldr	r1, [r7, #4]
 8010b6e:	4828      	ldr	r0, [pc, #160]	; (8010c10 <tcp_abandon+0x174>)
 8010b70:	f001 f9a2 	bl	8011eb8 <tcp_pcb_remove>
 8010b74:	4b27      	ldr	r3, [pc, #156]	; (8010c14 <tcp_abandon+0x178>)
 8010b76:	2201      	movs	r2, #1
 8010b78:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 8010b7a:	687b      	ldr	r3, [r7, #4]
 8010b7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010b7e:	2b00      	cmp	r3, #0
 8010b80:	d004      	beq.n	8010b8c <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8010b82:	687b      	ldr	r3, [r7, #4]
 8010b84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010b86:	4618      	mov	r0, r3
 8010b88:	f000 fe78 	bl	801187c <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8010b8c:	687b      	ldr	r3, [r7, #4]
 8010b8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010b90:	2b00      	cmp	r3, #0
 8010b92:	d004      	beq.n	8010b9e <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010b98:	4618      	mov	r0, r3
 8010b9a:	f000 fe6f 	bl	801187c <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8010b9e:	687b      	ldr	r3, [r7, #4]
 8010ba0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010ba2:	2b00      	cmp	r3, #0
 8010ba4:	d004      	beq.n	8010bb0 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 8010ba6:	687b      	ldr	r3, [r7, #4]
 8010ba8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010baa:	4618      	mov	r0, r3
 8010bac:	f000 fe66 	bl	801187c <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8010bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010bb2:	2b00      	cmp	r3, #0
 8010bb4:	d00e      	beq.n	8010bd4 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8010bb6:	6879      	ldr	r1, [r7, #4]
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	3304      	adds	r3, #4
 8010bbc:	687a      	ldr	r2, [r7, #4]
 8010bbe:	8b12      	ldrh	r2, [r2, #24]
 8010bc0:	9202      	str	r2, [sp, #8]
 8010bc2:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8010bc4:	9201      	str	r2, [sp, #4]
 8010bc6:	9300      	str	r3, [sp, #0]
 8010bc8:	460b      	mov	r3, r1
 8010bca:	697a      	ldr	r2, [r7, #20]
 8010bcc:	69b9      	ldr	r1, [r7, #24]
 8010bce:	6878      	ldr	r0, [r7, #4]
 8010bd0:	f005 fb50 	bl	8016274 <tcp_rst>
    }
    last_state = pcb->state;
 8010bd4:	687b      	ldr	r3, [r7, #4]
 8010bd6:	7d1b      	ldrb	r3, [r3, #20]
 8010bd8:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 8010bda:	6878      	ldr	r0, [r7, #4]
 8010bdc:	f7ff fce2 	bl	80105a4 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8010be0:	693b      	ldr	r3, [r7, #16]
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	d004      	beq.n	8010bf0 <tcp_abandon+0x154>
 8010be6:	693b      	ldr	r3, [r7, #16]
 8010be8:	f06f 010c 	mvn.w	r1, #12
 8010bec:	68f8      	ldr	r0, [r7, #12]
 8010bee:	4798      	blx	r3
  }
}
 8010bf0:	3728      	adds	r7, #40	; 0x28
 8010bf2:	46bd      	mov	sp, r7
 8010bf4:	bd80      	pop	{r7, pc}
 8010bf6:	bf00      	nop
 8010bf8:	08020c9c 	.word	0x08020c9c
 8010bfc:	08020de0 	.word	0x08020de0
 8010c00:	08020ce0 	.word	0x08020ce0
 8010c04:	08020dfc 	.word	0x08020dfc
 8010c08:	20007cb0 	.word	0x20007cb0
 8010c0c:	20007cac 	.word	0x20007cac
 8010c10:	20007ca0 	.word	0x20007ca0
 8010c14:	20007c9c 	.word	0x20007c9c

08010c18 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8010c18:	b580      	push	{r7, lr}
 8010c1a:	b082      	sub	sp, #8
 8010c1c:	af00      	add	r7, sp, #0
 8010c1e:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8010c20:	2101      	movs	r1, #1
 8010c22:	6878      	ldr	r0, [r7, #4]
 8010c24:	f7ff ff3a 	bl	8010a9c <tcp_abandon>
}
 8010c28:	bf00      	nop
 8010c2a:	3708      	adds	r7, #8
 8010c2c:	46bd      	mov	sp, r7
 8010c2e:	bd80      	pop	{r7, pc}

08010c30 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8010c30:	b580      	push	{r7, lr}
 8010c32:	b084      	sub	sp, #16
 8010c34:	af00      	add	r7, sp, #0
 8010c36:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8010c38:	687b      	ldr	r3, [r7, #4]
 8010c3a:	2b00      	cmp	r3, #0
 8010c3c:	d106      	bne.n	8010c4c <tcp_update_rcv_ann_wnd+0x1c>
 8010c3e:	4b25      	ldr	r3, [pc, #148]	; (8010cd4 <tcp_update_rcv_ann_wnd+0xa4>)
 8010c40:	f240 32a6 	movw	r2, #934	; 0x3a6
 8010c44:	4924      	ldr	r1, [pc, #144]	; (8010cd8 <tcp_update_rcv_ann_wnd+0xa8>)
 8010c46:	4825      	ldr	r0, [pc, #148]	; (8010cdc <tcp_update_rcv_ann_wnd+0xac>)
 8010c48:	f00a f84e 	bl	801ace8 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8010c4c:	687b      	ldr	r3, [r7, #4]
 8010c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010c50:	687a      	ldr	r2, [r7, #4]
 8010c52:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8010c54:	4413      	add	r3, r2
 8010c56:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8010c58:	687b      	ldr	r3, [r7, #4]
 8010c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010c5c:	687a      	ldr	r2, [r7, #4]
 8010c5e:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 8010c60:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 8010c64:	bf28      	it	cs
 8010c66:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 8010c6a:	b292      	uxth	r2, r2
 8010c6c:	4413      	add	r3, r2
 8010c6e:	68fa      	ldr	r2, [r7, #12]
 8010c70:	1ad3      	subs	r3, r2, r3
 8010c72:	2b00      	cmp	r3, #0
 8010c74:	db08      	blt.n	8010c88 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8010c76:	687b      	ldr	r3, [r7, #4]
 8010c78:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8010c7a:	687b      	ldr	r3, [r7, #4]
 8010c7c:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8010c7e:	687b      	ldr	r3, [r7, #4]
 8010c80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010c82:	68fa      	ldr	r2, [r7, #12]
 8010c84:	1ad3      	subs	r3, r2, r3
 8010c86:	e020      	b.n	8010cca <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8010c88:	687b      	ldr	r3, [r7, #4]
 8010c8a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010c8c:	687b      	ldr	r3, [r7, #4]
 8010c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010c90:	1ad3      	subs	r3, r2, r3
 8010c92:	2b00      	cmp	r3, #0
 8010c94:	dd03      	ble.n	8010c9e <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	2200      	movs	r2, #0
 8010c9a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8010c9c:	e014      	b.n	8010cc8 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8010c9e:	687b      	ldr	r3, [r7, #4]
 8010ca0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010ca2:	687b      	ldr	r3, [r7, #4]
 8010ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010ca6:	1ad3      	subs	r3, r2, r3
 8010ca8:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8010caa:	68bb      	ldr	r3, [r7, #8]
 8010cac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010cb0:	d306      	bcc.n	8010cc0 <tcp_update_rcv_ann_wnd+0x90>
 8010cb2:	4b08      	ldr	r3, [pc, #32]	; (8010cd4 <tcp_update_rcv_ann_wnd+0xa4>)
 8010cb4:	f240 32b6 	movw	r2, #950	; 0x3b6
 8010cb8:	4909      	ldr	r1, [pc, #36]	; (8010ce0 <tcp_update_rcv_ann_wnd+0xb0>)
 8010cba:	4808      	ldr	r0, [pc, #32]	; (8010cdc <tcp_update_rcv_ann_wnd+0xac>)
 8010cbc:	f00a f814 	bl	801ace8 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8010cc0:	68bb      	ldr	r3, [r7, #8]
 8010cc2:	b29a      	uxth	r2, r3
 8010cc4:	687b      	ldr	r3, [r7, #4]
 8010cc6:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 8010cc8:	2300      	movs	r3, #0
  }
}
 8010cca:	4618      	mov	r0, r3
 8010ccc:	3710      	adds	r7, #16
 8010cce:	46bd      	mov	sp, r7
 8010cd0:	bd80      	pop	{r7, pc}
 8010cd2:	bf00      	nop
 8010cd4:	08020c9c 	.word	0x08020c9c
 8010cd8:	08020ef8 	.word	0x08020ef8
 8010cdc:	08020ce0 	.word	0x08020ce0
 8010ce0:	08020f1c 	.word	0x08020f1c

08010ce4 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8010ce4:	b580      	push	{r7, lr}
 8010ce6:	b084      	sub	sp, #16
 8010ce8:	af00      	add	r7, sp, #0
 8010cea:	6078      	str	r0, [r7, #4]
 8010cec:	460b      	mov	r3, r1
 8010cee:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8010cf0:	687b      	ldr	r3, [r7, #4]
 8010cf2:	2b00      	cmp	r3, #0
 8010cf4:	d107      	bne.n	8010d06 <tcp_recved+0x22>
 8010cf6:	4b1f      	ldr	r3, [pc, #124]	; (8010d74 <tcp_recved+0x90>)
 8010cf8:	f240 32cf 	movw	r2, #975	; 0x3cf
 8010cfc:	491e      	ldr	r1, [pc, #120]	; (8010d78 <tcp_recved+0x94>)
 8010cfe:	481f      	ldr	r0, [pc, #124]	; (8010d7c <tcp_recved+0x98>)
 8010d00:	f009 fff2 	bl	801ace8 <iprintf>
 8010d04:	e032      	b.n	8010d6c <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	7d1b      	ldrb	r3, [r3, #20]
 8010d0a:	2b01      	cmp	r3, #1
 8010d0c:	d106      	bne.n	8010d1c <tcp_recved+0x38>
 8010d0e:	4b19      	ldr	r3, [pc, #100]	; (8010d74 <tcp_recved+0x90>)
 8010d10:	f240 32d3 	movw	r2, #979	; 0x3d3
 8010d14:	491a      	ldr	r1, [pc, #104]	; (8010d80 <tcp_recved+0x9c>)
 8010d16:	4819      	ldr	r0, [pc, #100]	; (8010d7c <tcp_recved+0x98>)
 8010d18:	f009 ffe6 	bl	801ace8 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8010d1c:	687b      	ldr	r3, [r7, #4]
 8010d1e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8010d20:	887b      	ldrh	r3, [r7, #2]
 8010d22:	4413      	add	r3, r2
 8010d24:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8010d26:	89fb      	ldrh	r3, [r7, #14]
 8010d28:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8010d2c:	d804      	bhi.n	8010d38 <tcp_recved+0x54>
 8010d2e:	687b      	ldr	r3, [r7, #4]
 8010d30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010d32:	89fa      	ldrh	r2, [r7, #14]
 8010d34:	429a      	cmp	r2, r3
 8010d36:	d204      	bcs.n	8010d42 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8010d3e:	851a      	strh	r2, [r3, #40]	; 0x28
 8010d40:	e002      	b.n	8010d48 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8010d42:	687b      	ldr	r3, [r7, #4]
 8010d44:	89fa      	ldrh	r2, [r7, #14]
 8010d46:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8010d48:	6878      	ldr	r0, [r7, #4]
 8010d4a:	f7ff ff71 	bl	8010c30 <tcp_update_rcv_ann_wnd>
 8010d4e:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8010d50:	68bb      	ldr	r3, [r7, #8]
 8010d52:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8010d56:	d309      	bcc.n	8010d6c <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8010d58:	687b      	ldr	r3, [r7, #4]
 8010d5a:	8b5b      	ldrh	r3, [r3, #26]
 8010d5c:	f043 0302 	orr.w	r3, r3, #2
 8010d60:	b29a      	uxth	r2, r3
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8010d66:	6878      	ldr	r0, [r7, #4]
 8010d68:	f004 fcbe 	bl	80156e8 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8010d6c:	3710      	adds	r7, #16
 8010d6e:	46bd      	mov	sp, r7
 8010d70:	bd80      	pop	{r7, pc}
 8010d72:	bf00      	nop
 8010d74:	08020c9c 	.word	0x08020c9c
 8010d78:	08020f38 	.word	0x08020f38
 8010d7c:	08020ce0 	.word	0x08020ce0
 8010d80:	08020f50 	.word	0x08020f50

08010d84 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 8010d84:	b480      	push	{r7}
 8010d86:	b083      	sub	sp, #12
 8010d88:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 8010d8a:	2300      	movs	r3, #0
 8010d8c:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 8010d8e:	4b1e      	ldr	r3, [pc, #120]	; (8010e08 <tcp_new_port+0x84>)
 8010d90:	881b      	ldrh	r3, [r3, #0]
 8010d92:	3301      	adds	r3, #1
 8010d94:	b29a      	uxth	r2, r3
 8010d96:	4b1c      	ldr	r3, [pc, #112]	; (8010e08 <tcp_new_port+0x84>)
 8010d98:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 8010d9a:	4b1b      	ldr	r3, [pc, #108]	; (8010e08 <tcp_new_port+0x84>)
 8010d9c:	881b      	ldrh	r3, [r3, #0]
 8010d9e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010da2:	4293      	cmp	r3, r2
 8010da4:	d103      	bne.n	8010dae <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8010da6:	4b18      	ldr	r3, [pc, #96]	; (8010e08 <tcp_new_port+0x84>)
 8010da8:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8010dac:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8010dae:	2300      	movs	r3, #0
 8010db0:	71fb      	strb	r3, [r7, #7]
 8010db2:	e01e      	b.n	8010df2 <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8010db4:	79fb      	ldrb	r3, [r7, #7]
 8010db6:	4a15      	ldr	r2, [pc, #84]	; (8010e0c <tcp_new_port+0x88>)
 8010db8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010dbc:	681b      	ldr	r3, [r3, #0]
 8010dbe:	603b      	str	r3, [r7, #0]
 8010dc0:	e011      	b.n	8010de6 <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 8010dc2:	683b      	ldr	r3, [r7, #0]
 8010dc4:	8ada      	ldrh	r2, [r3, #22]
 8010dc6:	4b10      	ldr	r3, [pc, #64]	; (8010e08 <tcp_new_port+0x84>)
 8010dc8:	881b      	ldrh	r3, [r3, #0]
 8010dca:	429a      	cmp	r2, r3
 8010dcc:	d108      	bne.n	8010de0 <tcp_new_port+0x5c>
        n++;
 8010dce:	88bb      	ldrh	r3, [r7, #4]
 8010dd0:	3301      	adds	r3, #1
 8010dd2:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8010dd4:	88bb      	ldrh	r3, [r7, #4]
 8010dd6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8010dda:	d3d8      	bcc.n	8010d8e <tcp_new_port+0xa>
          return 0;
 8010ddc:	2300      	movs	r3, #0
 8010dde:	e00d      	b.n	8010dfc <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8010de0:	683b      	ldr	r3, [r7, #0]
 8010de2:	68db      	ldr	r3, [r3, #12]
 8010de4:	603b      	str	r3, [r7, #0]
 8010de6:	683b      	ldr	r3, [r7, #0]
 8010de8:	2b00      	cmp	r3, #0
 8010dea:	d1ea      	bne.n	8010dc2 <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8010dec:	79fb      	ldrb	r3, [r7, #7]
 8010dee:	3301      	adds	r3, #1
 8010df0:	71fb      	strb	r3, [r7, #7]
 8010df2:	79fb      	ldrb	r3, [r7, #7]
 8010df4:	2b03      	cmp	r3, #3
 8010df6:	d9dd      	bls.n	8010db4 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 8010df8:	4b03      	ldr	r3, [pc, #12]	; (8010e08 <tcp_new_port+0x84>)
 8010dfa:	881b      	ldrh	r3, [r3, #0]
}
 8010dfc:	4618      	mov	r0, r3
 8010dfe:	370c      	adds	r7, #12
 8010e00:	46bd      	mov	sp, r7
 8010e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e06:	4770      	bx	lr
 8010e08:	20000014 	.word	0x20000014
 8010e0c:	080244b4 	.word	0x080244b4

08010e10 <tcp_connect>:
 *         other err_t values if connect request couldn't be sent
 */
err_t
tcp_connect(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port,
            tcp_connected_fn connected)
{
 8010e10:	b580      	push	{r7, lr}
 8010e12:	b08a      	sub	sp, #40	; 0x28
 8010e14:	af00      	add	r7, sp, #0
 8010e16:	60f8      	str	r0, [r7, #12]
 8010e18:	60b9      	str	r1, [r7, #8]
 8010e1a:	603b      	str	r3, [r7, #0]
 8010e1c:	4613      	mov	r3, r2
 8010e1e:	80fb      	strh	r3, [r7, #6]
  struct netif *netif = NULL;
 8010e20:	2300      	movs	r3, #0
 8010e22:	627b      	str	r3, [r7, #36]	; 0x24
  u32_t iss;
  u16_t old_local_port;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8010e24:	68fb      	ldr	r3, [r7, #12]
 8010e26:	2b00      	cmp	r3, #0
 8010e28:	d109      	bne.n	8010e3e <tcp_connect+0x2e>
 8010e2a:	4b7d      	ldr	r3, [pc, #500]	; (8011020 <tcp_connect+0x210>)
 8010e2c:	f240 4235 	movw	r2, #1077	; 0x435
 8010e30:	497c      	ldr	r1, [pc, #496]	; (8011024 <tcp_connect+0x214>)
 8010e32:	487d      	ldr	r0, [pc, #500]	; (8011028 <tcp_connect+0x218>)
 8010e34:	f009 ff58 	bl	801ace8 <iprintf>
 8010e38:	f06f 030f 	mvn.w	r3, #15
 8010e3c:	e0ec      	b.n	8011018 <tcp_connect+0x208>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 8010e3e:	68bb      	ldr	r3, [r7, #8]
 8010e40:	2b00      	cmp	r3, #0
 8010e42:	d109      	bne.n	8010e58 <tcp_connect+0x48>
 8010e44:	4b76      	ldr	r3, [pc, #472]	; (8011020 <tcp_connect+0x210>)
 8010e46:	f240 4236 	movw	r2, #1078	; 0x436
 8010e4a:	4978      	ldr	r1, [pc, #480]	; (801102c <tcp_connect+0x21c>)
 8010e4c:	4876      	ldr	r0, [pc, #472]	; (8011028 <tcp_connect+0x218>)
 8010e4e:	f009 ff4b 	bl	801ace8 <iprintf>
 8010e52:	f06f 030f 	mvn.w	r3, #15
 8010e56:	e0df      	b.n	8011018 <tcp_connect+0x208>

  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 8010e58:	68fb      	ldr	r3, [r7, #12]
 8010e5a:	7d1b      	ldrb	r3, [r3, #20]
 8010e5c:	2b00      	cmp	r3, #0
 8010e5e:	d009      	beq.n	8010e74 <tcp_connect+0x64>
 8010e60:	4b6f      	ldr	r3, [pc, #444]	; (8011020 <tcp_connect+0x210>)
 8010e62:	f44f 6287 	mov.w	r2, #1080	; 0x438
 8010e66:	4972      	ldr	r1, [pc, #456]	; (8011030 <tcp_connect+0x220>)
 8010e68:	486f      	ldr	r0, [pc, #444]	; (8011028 <tcp_connect+0x218>)
 8010e6a:	f009 ff3d 	bl	801ace8 <iprintf>
 8010e6e:	f06f 0309 	mvn.w	r3, #9
 8010e72:	e0d1      	b.n	8011018 <tcp_connect+0x208>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_connect to port %"U16_F"\n", port));
  ip_addr_set(&pcb->remote_ip, ipaddr);
 8010e74:	68bb      	ldr	r3, [r7, #8]
 8010e76:	2b00      	cmp	r3, #0
 8010e78:	d002      	beq.n	8010e80 <tcp_connect+0x70>
 8010e7a:	68bb      	ldr	r3, [r7, #8]
 8010e7c:	681b      	ldr	r3, [r3, #0]
 8010e7e:	e000      	b.n	8010e82 <tcp_connect+0x72>
 8010e80:	2300      	movs	r3, #0
 8010e82:	68fa      	ldr	r2, [r7, #12]
 8010e84:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 8010e86:	68fb      	ldr	r3, [r7, #12]
 8010e88:	88fa      	ldrh	r2, [r7, #6]
 8010e8a:	831a      	strh	r2, [r3, #24]

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8010e8c:	68fb      	ldr	r3, [r7, #12]
 8010e8e:	7a1b      	ldrb	r3, [r3, #8]
 8010e90:	2b00      	cmp	r3, #0
 8010e92:	d006      	beq.n	8010ea2 <tcp_connect+0x92>
    netif = netif_get_by_index(pcb->netif_idx);
 8010e94:	68fb      	ldr	r3, [r7, #12]
 8010e96:	7a1b      	ldrb	r3, [r3, #8]
 8010e98:	4618      	mov	r0, r3
 8010e9a:	f7fe fd3d 	bl	800f918 <netif_get_by_index>
 8010e9e:	6278      	str	r0, [r7, #36]	; 0x24
 8010ea0:	e005      	b.n	8010eae <tcp_connect+0x9e>
  } else {
    /* check if we have a route to the remote host */
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8010ea2:	68fb      	ldr	r3, [r7, #12]
 8010ea4:	3304      	adds	r3, #4
 8010ea6:	4618      	mov	r0, r3
 8010ea8:	f007 fb50 	bl	801854c <ip4_route>
 8010eac:	6278      	str	r0, [r7, #36]	; 0x24
  }
  if (netif == NULL) {
 8010eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010eb0:	2b00      	cmp	r3, #0
 8010eb2:	d102      	bne.n	8010eba <tcp_connect+0xaa>
    /* Don't even try to send a SYN packet if we have no route since that will fail. */
    return ERR_RTE;
 8010eb4:	f06f 0303 	mvn.w	r3, #3
 8010eb8:	e0ae      	b.n	8011018 <tcp_connect+0x208>
  }

  /* check if local IP has been assigned to pcb, if not, get one */
  if (ip_addr_isany(&pcb->local_ip)) {
 8010eba:	68fb      	ldr	r3, [r7, #12]
 8010ebc:	2b00      	cmp	r3, #0
 8010ebe:	d003      	beq.n	8010ec8 <tcp_connect+0xb8>
 8010ec0:	68fb      	ldr	r3, [r7, #12]
 8010ec2:	681b      	ldr	r3, [r3, #0]
 8010ec4:	2b00      	cmp	r3, #0
 8010ec6:	d111      	bne.n	8010eec <tcp_connect+0xdc>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, ipaddr);
 8010ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010eca:	2b00      	cmp	r3, #0
 8010ecc:	d002      	beq.n	8010ed4 <tcp_connect+0xc4>
 8010ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ed0:	3304      	adds	r3, #4
 8010ed2:	e000      	b.n	8010ed6 <tcp_connect+0xc6>
 8010ed4:	2300      	movs	r3, #0
 8010ed6:	61fb      	str	r3, [r7, #28]
    if (local_ip == NULL) {
 8010ed8:	69fb      	ldr	r3, [r7, #28]
 8010eda:	2b00      	cmp	r3, #0
 8010edc:	d102      	bne.n	8010ee4 <tcp_connect+0xd4>
      return ERR_RTE;
 8010ede:	f06f 0303 	mvn.w	r3, #3
 8010ee2:	e099      	b.n	8011018 <tcp_connect+0x208>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8010ee4:	69fb      	ldr	r3, [r7, #28]
 8010ee6:	681a      	ldr	r2, [r3, #0]
 8010ee8:	68fb      	ldr	r3, [r7, #12]
 8010eea:	601a      	str	r2, [r3, #0]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST)) {
    ip6_addr_assign_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST, netif);
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  old_local_port = pcb->local_port;
 8010eec:	68fb      	ldr	r3, [r7, #12]
 8010eee:	8adb      	ldrh	r3, [r3, #22]
 8010ef0:	837b      	strh	r3, [r7, #26]
  if (pcb->local_port == 0) {
 8010ef2:	68fb      	ldr	r3, [r7, #12]
 8010ef4:	8adb      	ldrh	r3, [r3, #22]
 8010ef6:	2b00      	cmp	r3, #0
 8010ef8:	d10c      	bne.n	8010f14 <tcp_connect+0x104>
    pcb->local_port = tcp_new_port();
 8010efa:	f7ff ff43 	bl	8010d84 <tcp_new_port>
 8010efe:	4603      	mov	r3, r0
 8010f00:	461a      	mov	r2, r3
 8010f02:	68fb      	ldr	r3, [r7, #12]
 8010f04:	82da      	strh	r2, [r3, #22]
    if (pcb->local_port == 0) {
 8010f06:	68fb      	ldr	r3, [r7, #12]
 8010f08:	8adb      	ldrh	r3, [r3, #22]
 8010f0a:	2b00      	cmp	r3, #0
 8010f0c:	d102      	bne.n	8010f14 <tcp_connect+0x104>
      return ERR_BUF;
 8010f0e:	f06f 0301 	mvn.w	r3, #1
 8010f12:	e081      	b.n	8011018 <tcp_connect+0x208>
      }
    }
#endif /* SO_REUSE */
  }

  iss = tcp_next_iss(pcb);
 8010f14:	68f8      	ldr	r0, [r7, #12]
 8010f16:	f001 f863 	bl	8011fe0 <tcp_next_iss>
 8010f1a:	6178      	str	r0, [r7, #20]
  pcb->rcv_nxt = 0;
 8010f1c:	68fb      	ldr	r3, [r7, #12]
 8010f1e:	2200      	movs	r2, #0
 8010f20:	625a      	str	r2, [r3, #36]	; 0x24
  pcb->snd_nxt = iss;
 8010f22:	68fb      	ldr	r3, [r7, #12]
 8010f24:	697a      	ldr	r2, [r7, #20]
 8010f26:	651a      	str	r2, [r3, #80]	; 0x50
  pcb->lastack = iss - 1;
 8010f28:	697b      	ldr	r3, [r7, #20]
 8010f2a:	1e5a      	subs	r2, r3, #1
 8010f2c:	68fb      	ldr	r3, [r7, #12]
 8010f2e:	645a      	str	r2, [r3, #68]	; 0x44
  pcb->snd_wl2 = iss - 1;
 8010f30:	697b      	ldr	r3, [r7, #20]
 8010f32:	1e5a      	subs	r2, r3, #1
 8010f34:	68fb      	ldr	r3, [r7, #12]
 8010f36:	659a      	str	r2, [r3, #88]	; 0x58
  pcb->snd_lbb = iss - 1;
 8010f38:	697b      	ldr	r3, [r7, #20]
 8010f3a:	1e5a      	subs	r2, r3, #1
 8010f3c:	68fb      	ldr	r3, [r7, #12]
 8010f3e:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Start with a window that does not need scaling. When window scaling is
     enabled and used, the window is enlarged when both sides agree on scaling. */
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8010f40:	68fb      	ldr	r3, [r7, #12]
 8010f42:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8010f46:	855a      	strh	r2, [r3, #42]	; 0x2a
 8010f48:	68fb      	ldr	r3, [r7, #12]
 8010f4a:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8010f4c:	68fb      	ldr	r3, [r7, #12]
 8010f4e:	851a      	strh	r2, [r3, #40]	; 0x28
  pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8010f50:	68fb      	ldr	r3, [r7, #12]
 8010f52:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010f54:	68fb      	ldr	r3, [r7, #12]
 8010f56:	62da      	str	r2, [r3, #44]	; 0x2c
  pcb->snd_wnd = TCP_WND;
 8010f58:	68fb      	ldr	r3, [r7, #12]
 8010f5a:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8010f5e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  /* As initial send MSS, we use TCP_MSS but limit it to 536.
     The send MSS is updated when an MSS option is received. */
  pcb->mss = INITIAL_MSS;
 8010f62:	68fb      	ldr	r3, [r7, #12]
 8010f64:	f44f 7206 	mov.w	r2, #536	; 0x218
 8010f68:	865a      	strh	r2, [r3, #50]	; 0x32
#if TCP_CALCULATE_EFF_SEND_MSS
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 8010f6a:	68fb      	ldr	r3, [r7, #12]
 8010f6c:	8e58      	ldrh	r0, [r3, #50]	; 0x32
 8010f6e:	68fb      	ldr	r3, [r7, #12]
 8010f70:	3304      	adds	r3, #4
 8010f72:	461a      	mov	r2, r3
 8010f74:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010f76:	f001 f859 	bl	801202c <tcp_eff_send_mss_netif>
 8010f7a:	4603      	mov	r3, r0
 8010f7c:	461a      	mov	r2, r3
 8010f7e:	68fb      	ldr	r3, [r7, #12]
 8010f80:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
  pcb->cwnd = 1;
 8010f82:	68fb      	ldr	r3, [r7, #12]
 8010f84:	2201      	movs	r2, #1
 8010f86:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
#if LWIP_CALLBACK_API
  pcb->connected = connected;
 8010f8a:	68fb      	ldr	r3, [r7, #12]
 8010f8c:	683a      	ldr	r2, [r7, #0]
 8010f8e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(connected);
#endif /* LWIP_CALLBACK_API */

  /* Send a SYN together with the MSS option. */
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 8010f92:	2102      	movs	r1, #2
 8010f94:	68f8      	ldr	r0, [r7, #12]
 8010f96:	f004 fab9 	bl	801550c <tcp_enqueue_flags>
 8010f9a:	4603      	mov	r3, r0
 8010f9c:	74fb      	strb	r3, [r7, #19]
  if (ret == ERR_OK) {
 8010f9e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8010fa2:	2b00      	cmp	r3, #0
 8010fa4:	d136      	bne.n	8011014 <tcp_connect+0x204>
    /* SYN segment was enqueued, changed the pcbs state now */
    pcb->state = SYN_SENT;
 8010fa6:	68fb      	ldr	r3, [r7, #12]
 8010fa8:	2202      	movs	r2, #2
 8010faa:	751a      	strb	r2, [r3, #20]
    if (old_local_port != 0) {
 8010fac:	8b7b      	ldrh	r3, [r7, #26]
 8010fae:	2b00      	cmp	r3, #0
 8010fb0:	d021      	beq.n	8010ff6 <tcp_connect+0x1e6>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 8010fb2:	4b20      	ldr	r3, [pc, #128]	; (8011034 <tcp_connect+0x224>)
 8010fb4:	681b      	ldr	r3, [r3, #0]
 8010fb6:	68fa      	ldr	r2, [r7, #12]
 8010fb8:	429a      	cmp	r2, r3
 8010fba:	d105      	bne.n	8010fc8 <tcp_connect+0x1b8>
 8010fbc:	4b1d      	ldr	r3, [pc, #116]	; (8011034 <tcp_connect+0x224>)
 8010fbe:	681b      	ldr	r3, [r3, #0]
 8010fc0:	68db      	ldr	r3, [r3, #12]
 8010fc2:	4a1c      	ldr	r2, [pc, #112]	; (8011034 <tcp_connect+0x224>)
 8010fc4:	6013      	str	r3, [r2, #0]
 8010fc6:	e013      	b.n	8010ff0 <tcp_connect+0x1e0>
 8010fc8:	4b1a      	ldr	r3, [pc, #104]	; (8011034 <tcp_connect+0x224>)
 8010fca:	681b      	ldr	r3, [r3, #0]
 8010fcc:	623b      	str	r3, [r7, #32]
 8010fce:	e00c      	b.n	8010fea <tcp_connect+0x1da>
 8010fd0:	6a3b      	ldr	r3, [r7, #32]
 8010fd2:	68db      	ldr	r3, [r3, #12]
 8010fd4:	68fa      	ldr	r2, [r7, #12]
 8010fd6:	429a      	cmp	r2, r3
 8010fd8:	d104      	bne.n	8010fe4 <tcp_connect+0x1d4>
 8010fda:	68fb      	ldr	r3, [r7, #12]
 8010fdc:	68da      	ldr	r2, [r3, #12]
 8010fde:	6a3b      	ldr	r3, [r7, #32]
 8010fe0:	60da      	str	r2, [r3, #12]
 8010fe2:	e005      	b.n	8010ff0 <tcp_connect+0x1e0>
 8010fe4:	6a3b      	ldr	r3, [r7, #32]
 8010fe6:	68db      	ldr	r3, [r3, #12]
 8010fe8:	623b      	str	r3, [r7, #32]
 8010fea:	6a3b      	ldr	r3, [r7, #32]
 8010fec:	2b00      	cmp	r3, #0
 8010fee:	d1ef      	bne.n	8010fd0 <tcp_connect+0x1c0>
 8010ff0:	68fb      	ldr	r3, [r7, #12]
 8010ff2:	2200      	movs	r2, #0
 8010ff4:	60da      	str	r2, [r3, #12]
    }
    TCP_REG_ACTIVE(pcb);
 8010ff6:	4b10      	ldr	r3, [pc, #64]	; (8011038 <tcp_connect+0x228>)
 8010ff8:	681a      	ldr	r2, [r3, #0]
 8010ffa:	68fb      	ldr	r3, [r7, #12]
 8010ffc:	60da      	str	r2, [r3, #12]
 8010ffe:	4a0e      	ldr	r2, [pc, #56]	; (8011038 <tcp_connect+0x228>)
 8011000:	68fb      	ldr	r3, [r7, #12]
 8011002:	6013      	str	r3, [r2, #0]
 8011004:	f005 faf8 	bl	80165f8 <tcp_timer_needed>
 8011008:	4b0c      	ldr	r3, [pc, #48]	; (801103c <tcp_connect+0x22c>)
 801100a:	2201      	movs	r2, #1
 801100c:	701a      	strb	r2, [r3, #0]
    MIB2_STATS_INC(mib2.tcpactiveopens);

    tcp_output(pcb);
 801100e:	68f8      	ldr	r0, [r7, #12]
 8011010:	f004 fb6a 	bl	80156e8 <tcp_output>
  }
  return ret;
 8011014:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 8011018:	4618      	mov	r0, r3
 801101a:	3728      	adds	r7, #40	; 0x28
 801101c:	46bd      	mov	sp, r7
 801101e:	bd80      	pop	{r7, pc}
 8011020:	08020c9c 	.word	0x08020c9c
 8011024:	08020f78 	.word	0x08020f78
 8011028:	08020ce0 	.word	0x08020ce0
 801102c:	08020f94 	.word	0x08020f94
 8011030:	08020fb0 	.word	0x08020fb0
 8011034:	20007cac 	.word	0x20007cac
 8011038:	20007ca0 	.word	0x20007ca0
 801103c:	20007c9c 	.word	0x20007c9c

08011040 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8011040:	b5b0      	push	{r4, r5, r7, lr}
 8011042:	b090      	sub	sp, #64	; 0x40
 8011044:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 8011046:	2300      	movs	r3, #0
 8011048:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 801104c:	4b94      	ldr	r3, [pc, #592]	; (80112a0 <tcp_slowtmr+0x260>)
 801104e:	681b      	ldr	r3, [r3, #0]
 8011050:	3301      	adds	r3, #1
 8011052:	4a93      	ldr	r2, [pc, #588]	; (80112a0 <tcp_slowtmr+0x260>)
 8011054:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 8011056:	4b93      	ldr	r3, [pc, #588]	; (80112a4 <tcp_slowtmr+0x264>)
 8011058:	781b      	ldrb	r3, [r3, #0]
 801105a:	3301      	adds	r3, #1
 801105c:	b2da      	uxtb	r2, r3
 801105e:	4b91      	ldr	r3, [pc, #580]	; (80112a4 <tcp_slowtmr+0x264>)
 8011060:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 8011062:	2300      	movs	r3, #0
 8011064:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 8011066:	4b90      	ldr	r3, [pc, #576]	; (80112a8 <tcp_slowtmr+0x268>)
 8011068:	681b      	ldr	r3, [r3, #0]
 801106a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 801106c:	e29d      	b.n	80115aa <tcp_slowtmr+0x56a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 801106e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011070:	7d1b      	ldrb	r3, [r3, #20]
 8011072:	2b00      	cmp	r3, #0
 8011074:	d106      	bne.n	8011084 <tcp_slowtmr+0x44>
 8011076:	4b8d      	ldr	r3, [pc, #564]	; (80112ac <tcp_slowtmr+0x26c>)
 8011078:	f240 42be 	movw	r2, #1214	; 0x4be
 801107c:	498c      	ldr	r1, [pc, #560]	; (80112b0 <tcp_slowtmr+0x270>)
 801107e:	488d      	ldr	r0, [pc, #564]	; (80112b4 <tcp_slowtmr+0x274>)
 8011080:	f009 fe32 	bl	801ace8 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8011084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011086:	7d1b      	ldrb	r3, [r3, #20]
 8011088:	2b01      	cmp	r3, #1
 801108a:	d106      	bne.n	801109a <tcp_slowtmr+0x5a>
 801108c:	4b87      	ldr	r3, [pc, #540]	; (80112ac <tcp_slowtmr+0x26c>)
 801108e:	f240 42bf 	movw	r2, #1215	; 0x4bf
 8011092:	4989      	ldr	r1, [pc, #548]	; (80112b8 <tcp_slowtmr+0x278>)
 8011094:	4887      	ldr	r0, [pc, #540]	; (80112b4 <tcp_slowtmr+0x274>)
 8011096:	f009 fe27 	bl	801ace8 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 801109a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801109c:	7d1b      	ldrb	r3, [r3, #20]
 801109e:	2b0a      	cmp	r3, #10
 80110a0:	d106      	bne.n	80110b0 <tcp_slowtmr+0x70>
 80110a2:	4b82      	ldr	r3, [pc, #520]	; (80112ac <tcp_slowtmr+0x26c>)
 80110a4:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 80110a8:	4984      	ldr	r1, [pc, #528]	; (80112bc <tcp_slowtmr+0x27c>)
 80110aa:	4882      	ldr	r0, [pc, #520]	; (80112b4 <tcp_slowtmr+0x274>)
 80110ac:	f009 fe1c 	bl	801ace8 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 80110b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80110b2:	7f9a      	ldrb	r2, [r3, #30]
 80110b4:	4b7b      	ldr	r3, [pc, #492]	; (80112a4 <tcp_slowtmr+0x264>)
 80110b6:	781b      	ldrb	r3, [r3, #0]
 80110b8:	429a      	cmp	r2, r3
 80110ba:	d105      	bne.n	80110c8 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 80110bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80110be:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 80110c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80110c2:	68db      	ldr	r3, [r3, #12]
 80110c4:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 80110c6:	e270      	b.n	80115aa <tcp_slowtmr+0x56a>
    }
    pcb->last_timer = tcp_timer_ctr;
 80110c8:	4b76      	ldr	r3, [pc, #472]	; (80112a4 <tcp_slowtmr+0x264>)
 80110ca:	781a      	ldrb	r2, [r3, #0]
 80110cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80110ce:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 80110d0:	2300      	movs	r3, #0
 80110d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 80110d6:	2300      	movs	r3, #0
 80110d8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 80110dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80110de:	7d1b      	ldrb	r3, [r3, #20]
 80110e0:	2b02      	cmp	r3, #2
 80110e2:	d10a      	bne.n	80110fa <tcp_slowtmr+0xba>
 80110e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80110e6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80110ea:	2b05      	cmp	r3, #5
 80110ec:	d905      	bls.n	80110fa <tcp_slowtmr+0xba>
      ++pcb_remove;
 80110ee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80110f2:	3301      	adds	r3, #1
 80110f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80110f8:	e11e      	b.n	8011338 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 80110fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80110fc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011100:	2b0b      	cmp	r3, #11
 8011102:	d905      	bls.n	8011110 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 8011104:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011108:	3301      	adds	r3, #1
 801110a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801110e:	e113      	b.n	8011338 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 8011110:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011112:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8011116:	2b00      	cmp	r3, #0
 8011118:	d075      	beq.n	8011206 <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 801111a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801111c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801111e:	2b00      	cmp	r3, #0
 8011120:	d006      	beq.n	8011130 <tcp_slowtmr+0xf0>
 8011122:	4b62      	ldr	r3, [pc, #392]	; (80112ac <tcp_slowtmr+0x26c>)
 8011124:	f240 42d4 	movw	r2, #1236	; 0x4d4
 8011128:	4965      	ldr	r1, [pc, #404]	; (80112c0 <tcp_slowtmr+0x280>)
 801112a:	4862      	ldr	r0, [pc, #392]	; (80112b4 <tcp_slowtmr+0x274>)
 801112c:	f009 fddc 	bl	801ace8 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8011130:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011132:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011134:	2b00      	cmp	r3, #0
 8011136:	d106      	bne.n	8011146 <tcp_slowtmr+0x106>
 8011138:	4b5c      	ldr	r3, [pc, #368]	; (80112ac <tcp_slowtmr+0x26c>)
 801113a:	f240 42d5 	movw	r2, #1237	; 0x4d5
 801113e:	4961      	ldr	r1, [pc, #388]	; (80112c4 <tcp_slowtmr+0x284>)
 8011140:	485c      	ldr	r0, [pc, #368]	; (80112b4 <tcp_slowtmr+0x274>)
 8011142:	f009 fdd1 	bl	801ace8 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 8011146:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011148:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 801114c:	2b0b      	cmp	r3, #11
 801114e:	d905      	bls.n	801115c <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 8011150:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011154:	3301      	adds	r3, #1
 8011156:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801115a:	e0ed      	b.n	8011338 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 801115c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801115e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8011162:	3b01      	subs	r3, #1
 8011164:	4a58      	ldr	r2, [pc, #352]	; (80112c8 <tcp_slowtmr+0x288>)
 8011166:	5cd3      	ldrb	r3, [r2, r3]
 8011168:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 801116a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801116c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8011170:	7c7a      	ldrb	r2, [r7, #17]
 8011172:	429a      	cmp	r2, r3
 8011174:	d907      	bls.n	8011186 <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 8011176:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011178:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 801117c:	3301      	adds	r3, #1
 801117e:	b2da      	uxtb	r2, r3
 8011180:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011182:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 8011186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011188:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 801118c:	7c7a      	ldrb	r2, [r7, #17]
 801118e:	429a      	cmp	r2, r3
 8011190:	f200 80d2 	bhi.w	8011338 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 8011194:	2301      	movs	r3, #1
 8011196:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 8011198:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801119a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801119e:	2b00      	cmp	r3, #0
 80111a0:	d108      	bne.n	80111b4 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 80111a2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80111a4:	f005 f95a 	bl	801645c <tcp_zero_window_probe>
 80111a8:	4603      	mov	r3, r0
 80111aa:	2b00      	cmp	r3, #0
 80111ac:	d014      	beq.n	80111d8 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 80111ae:	2300      	movs	r3, #0
 80111b0:	623b      	str	r3, [r7, #32]
 80111b2:	e011      	b.n	80111d8 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 80111b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111b6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80111ba:	4619      	mov	r1, r3
 80111bc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80111be:	f004 f80d 	bl	80151dc <tcp_split_unsent_seg>
 80111c2:	4603      	mov	r3, r0
 80111c4:	2b00      	cmp	r3, #0
 80111c6:	d107      	bne.n	80111d8 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 80111c8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80111ca:	f004 fa8d 	bl	80156e8 <tcp_output>
 80111ce:	4603      	mov	r3, r0
 80111d0:	2b00      	cmp	r3, #0
 80111d2:	d101      	bne.n	80111d8 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 80111d4:	2300      	movs	r3, #0
 80111d6:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 80111d8:	6a3b      	ldr	r3, [r7, #32]
 80111da:	2b00      	cmp	r3, #0
 80111dc:	f000 80ac 	beq.w	8011338 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 80111e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111e2:	2200      	movs	r2, #0
 80111e4:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 80111e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111ea:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80111ee:	2b06      	cmp	r3, #6
 80111f0:	f200 80a2 	bhi.w	8011338 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 80111f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111f6:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80111fa:	3301      	adds	r3, #1
 80111fc:	b2da      	uxtb	r2, r3
 80111fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011200:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8011204:	e098      	b.n	8011338 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8011206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011208:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801120c:	2b00      	cmp	r3, #0
 801120e:	db0f      	blt.n	8011230 <tcp_slowtmr+0x1f0>
 8011210:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011212:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8011216:	f647 72ff 	movw	r2, #32767	; 0x7fff
 801121a:	4293      	cmp	r3, r2
 801121c:	d008      	beq.n	8011230 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 801121e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011220:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8011224:	b29b      	uxth	r3, r3
 8011226:	3301      	adds	r3, #1
 8011228:	b29b      	uxth	r3, r3
 801122a:	b21a      	sxth	r2, r3
 801122c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801122e:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 8011230:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011232:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 8011236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011238:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 801123c:	429a      	cmp	r2, r3
 801123e:	db7b      	blt.n	8011338 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8011240:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011242:	f004 fd49 	bl	8015cd8 <tcp_rexmit_rto_prepare>
 8011246:	4603      	mov	r3, r0
 8011248:	2b00      	cmp	r3, #0
 801124a:	d007      	beq.n	801125c <tcp_slowtmr+0x21c>
 801124c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801124e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011250:	2b00      	cmp	r3, #0
 8011252:	d171      	bne.n	8011338 <tcp_slowtmr+0x2f8>
 8011254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011256:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011258:	2b00      	cmp	r3, #0
 801125a:	d06d      	beq.n	8011338 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 801125c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801125e:	7d1b      	ldrb	r3, [r3, #20]
 8011260:	2b02      	cmp	r3, #2
 8011262:	d03a      	beq.n	80112da <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8011264:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011266:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801126a:	2b0c      	cmp	r3, #12
 801126c:	bf28      	it	cs
 801126e:	230c      	movcs	r3, #12
 8011270:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8011272:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011274:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8011278:	10db      	asrs	r3, r3, #3
 801127a:	b21b      	sxth	r3, r3
 801127c:	461a      	mov	r2, r3
 801127e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011280:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8011284:	4413      	add	r3, r2
 8011286:	7efa      	ldrb	r2, [r7, #27]
 8011288:	4910      	ldr	r1, [pc, #64]	; (80112cc <tcp_slowtmr+0x28c>)
 801128a:	5c8a      	ldrb	r2, [r1, r2]
 801128c:	4093      	lsls	r3, r2
 801128e:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8011290:	697b      	ldr	r3, [r7, #20]
 8011292:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 8011296:	4293      	cmp	r3, r2
 8011298:	dc1a      	bgt.n	80112d0 <tcp_slowtmr+0x290>
 801129a:	697b      	ldr	r3, [r7, #20]
 801129c:	b21a      	sxth	r2, r3
 801129e:	e019      	b.n	80112d4 <tcp_slowtmr+0x294>
 80112a0:	20007ca4 	.word	0x20007ca4
 80112a4:	20000892 	.word	0x20000892
 80112a8:	20007ca0 	.word	0x20007ca0
 80112ac:	08020c9c 	.word	0x08020c9c
 80112b0:	08020fe0 	.word	0x08020fe0
 80112b4:	08020ce0 	.word	0x08020ce0
 80112b8:	0802100c 	.word	0x0802100c
 80112bc:	08021038 	.word	0x08021038
 80112c0:	08021068 	.word	0x08021068
 80112c4:	0802109c 	.word	0x0802109c
 80112c8:	080244ac 	.word	0x080244ac
 80112cc:	0802449c 	.word	0x0802449c
 80112d0:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80112d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112d6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 80112da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112dc:	2200      	movs	r2, #0
 80112de:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 80112e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112e2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80112e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112e8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80112ec:	4293      	cmp	r3, r2
 80112ee:	bf28      	it	cs
 80112f0:	4613      	movcs	r3, r2
 80112f2:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 80112f4:	8a7b      	ldrh	r3, [r7, #18]
 80112f6:	085b      	lsrs	r3, r3, #1
 80112f8:	b29a      	uxth	r2, r3
 80112fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112fc:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8011300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011302:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8011306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011308:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801130a:	005b      	lsls	r3, r3, #1
 801130c:	b29b      	uxth	r3, r3
 801130e:	429a      	cmp	r2, r3
 8011310:	d206      	bcs.n	8011320 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8011312:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011314:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011316:	005b      	lsls	r3, r3, #1
 8011318:	b29a      	uxth	r2, r3
 801131a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801131c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 8011320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011322:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8011324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011326:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 801132a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801132c:	2200      	movs	r2, #0
 801132e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 8011332:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011334:	f004 fd40 	bl	8015db8 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 8011338:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801133a:	7d1b      	ldrb	r3, [r3, #20]
 801133c:	2b06      	cmp	r3, #6
 801133e:	d111      	bne.n	8011364 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 8011340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011342:	8b5b      	ldrh	r3, [r3, #26]
 8011344:	f003 0310 	and.w	r3, r3, #16
 8011348:	2b00      	cmp	r3, #0
 801134a:	d00b      	beq.n	8011364 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 801134c:	4b9c      	ldr	r3, [pc, #624]	; (80115c0 <tcp_slowtmr+0x580>)
 801134e:	681a      	ldr	r2, [r3, #0]
 8011350:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011352:	6a1b      	ldr	r3, [r3, #32]
 8011354:	1ad3      	subs	r3, r2, r3
 8011356:	2b28      	cmp	r3, #40	; 0x28
 8011358:	d904      	bls.n	8011364 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 801135a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801135e:	3301      	adds	r3, #1
 8011360:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8011364:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011366:	7a5b      	ldrb	r3, [r3, #9]
 8011368:	f003 0308 	and.w	r3, r3, #8
 801136c:	2b00      	cmp	r3, #0
 801136e:	d04a      	beq.n	8011406 <tcp_slowtmr+0x3c6>
        ((pcb->state == ESTABLISHED) ||
 8011370:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011372:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8011374:	2b04      	cmp	r3, #4
 8011376:	d003      	beq.n	8011380 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 8011378:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801137a:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 801137c:	2b07      	cmp	r3, #7
 801137e:	d142      	bne.n	8011406 <tcp_slowtmr+0x3c6>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011380:	4b8f      	ldr	r3, [pc, #572]	; (80115c0 <tcp_slowtmr+0x580>)
 8011382:	681a      	ldr	r2, [r3, #0]
 8011384:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011386:	6a1b      	ldr	r3, [r3, #32]
 8011388:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 801138a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801138c:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8011390:	4b8c      	ldr	r3, [pc, #560]	; (80115c4 <tcp_slowtmr+0x584>)
 8011392:	440b      	add	r3, r1
 8011394:	498c      	ldr	r1, [pc, #560]	; (80115c8 <tcp_slowtmr+0x588>)
 8011396:	fba1 1303 	umull	r1, r3, r1, r3
 801139a:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801139c:	429a      	cmp	r2, r3
 801139e:	d90a      	bls.n	80113b6 <tcp_slowtmr+0x376>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 80113a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80113a4:	3301      	adds	r3, #1
 80113a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 80113aa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80113ae:	3301      	adds	r3, #1
 80113b0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80113b4:	e027      	b.n	8011406 <tcp_slowtmr+0x3c6>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80113b6:	4b82      	ldr	r3, [pc, #520]	; (80115c0 <tcp_slowtmr+0x580>)
 80113b8:	681a      	ldr	r2, [r3, #0]
 80113ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113bc:	6a1b      	ldr	r3, [r3, #32]
 80113be:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 80113c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113c2:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 80113c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113c8:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 80113cc:	4618      	mov	r0, r3
 80113ce:	4b7f      	ldr	r3, [pc, #508]	; (80115cc <tcp_slowtmr+0x58c>)
 80113d0:	fb03 f300 	mul.w	r3, r3, r0
 80113d4:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 80113d6:	497c      	ldr	r1, [pc, #496]	; (80115c8 <tcp_slowtmr+0x588>)
 80113d8:	fba1 1303 	umull	r1, r3, r1, r3
 80113dc:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80113de:	429a      	cmp	r2, r3
 80113e0:	d911      	bls.n	8011406 <tcp_slowtmr+0x3c6>
        err = tcp_keepalive(pcb);
 80113e2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80113e4:	f004 fffa 	bl	80163dc <tcp_keepalive>
 80113e8:	4603      	mov	r3, r0
 80113ea:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 80113ee:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 80113f2:	2b00      	cmp	r3, #0
 80113f4:	d107      	bne.n	8011406 <tcp_slowtmr+0x3c6>
          pcb->keep_cnt_sent++;
 80113f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113f8:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 80113fc:	3301      	adds	r3, #1
 80113fe:	b2da      	uxtb	r2, r3
 8011400:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011402:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 8011406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011408:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801140a:	2b00      	cmp	r3, #0
 801140c:	d011      	beq.n	8011432 <tcp_slowtmr+0x3f2>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 801140e:	4b6c      	ldr	r3, [pc, #432]	; (80115c0 <tcp_slowtmr+0x580>)
 8011410:	681a      	ldr	r2, [r3, #0]
 8011412:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011414:	6a1b      	ldr	r3, [r3, #32]
 8011416:	1ad2      	subs	r2, r2, r3
 8011418:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801141a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 801141e:	4619      	mov	r1, r3
 8011420:	460b      	mov	r3, r1
 8011422:	005b      	lsls	r3, r3, #1
 8011424:	440b      	add	r3, r1
 8011426:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8011428:	429a      	cmp	r2, r3
 801142a:	d302      	bcc.n	8011432 <tcp_slowtmr+0x3f2>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 801142c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801142e:	f000 fea7 	bl	8012180 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 8011432:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011434:	7d1b      	ldrb	r3, [r3, #20]
 8011436:	2b03      	cmp	r3, #3
 8011438:	d10b      	bne.n	8011452 <tcp_slowtmr+0x412>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801143a:	4b61      	ldr	r3, [pc, #388]	; (80115c0 <tcp_slowtmr+0x580>)
 801143c:	681a      	ldr	r2, [r3, #0]
 801143e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011440:	6a1b      	ldr	r3, [r3, #32]
 8011442:	1ad3      	subs	r3, r2, r3
 8011444:	2b28      	cmp	r3, #40	; 0x28
 8011446:	d904      	bls.n	8011452 <tcp_slowtmr+0x412>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 8011448:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801144c:	3301      	adds	r3, #1
 801144e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 8011452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011454:	7d1b      	ldrb	r3, [r3, #20]
 8011456:	2b09      	cmp	r3, #9
 8011458:	d10b      	bne.n	8011472 <tcp_slowtmr+0x432>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801145a:	4b59      	ldr	r3, [pc, #356]	; (80115c0 <tcp_slowtmr+0x580>)
 801145c:	681a      	ldr	r2, [r3, #0]
 801145e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011460:	6a1b      	ldr	r3, [r3, #32]
 8011462:	1ad3      	subs	r3, r2, r3
 8011464:	2bf0      	cmp	r3, #240	; 0xf0
 8011466:	d904      	bls.n	8011472 <tcp_slowtmr+0x432>
        ++pcb_remove;
 8011468:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801146c:	3301      	adds	r3, #1
 801146e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8011472:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011476:	2b00      	cmp	r3, #0
 8011478:	d060      	beq.n	801153c <tcp_slowtmr+0x4fc>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 801147a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801147c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011480:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 8011482:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011484:	f000 fcc8 	bl	8011e18 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 8011488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801148a:	2b00      	cmp	r3, #0
 801148c:	d010      	beq.n	80114b0 <tcp_slowtmr+0x470>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 801148e:	4b50      	ldr	r3, [pc, #320]	; (80115d0 <tcp_slowtmr+0x590>)
 8011490:	681b      	ldr	r3, [r3, #0]
 8011492:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011494:	429a      	cmp	r2, r3
 8011496:	d106      	bne.n	80114a6 <tcp_slowtmr+0x466>
 8011498:	4b4e      	ldr	r3, [pc, #312]	; (80115d4 <tcp_slowtmr+0x594>)
 801149a:	f240 526d 	movw	r2, #1389	; 0x56d
 801149e:	494e      	ldr	r1, [pc, #312]	; (80115d8 <tcp_slowtmr+0x598>)
 80114a0:	484e      	ldr	r0, [pc, #312]	; (80115dc <tcp_slowtmr+0x59c>)
 80114a2:	f009 fc21 	bl	801ace8 <iprintf>
        prev->next = pcb->next;
 80114a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114a8:	68da      	ldr	r2, [r3, #12]
 80114aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114ac:	60da      	str	r2, [r3, #12]
 80114ae:	e00f      	b.n	80114d0 <tcp_slowtmr+0x490>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 80114b0:	4b47      	ldr	r3, [pc, #284]	; (80115d0 <tcp_slowtmr+0x590>)
 80114b2:	681b      	ldr	r3, [r3, #0]
 80114b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80114b6:	429a      	cmp	r2, r3
 80114b8:	d006      	beq.n	80114c8 <tcp_slowtmr+0x488>
 80114ba:	4b46      	ldr	r3, [pc, #280]	; (80115d4 <tcp_slowtmr+0x594>)
 80114bc:	f240 5271 	movw	r2, #1393	; 0x571
 80114c0:	4947      	ldr	r1, [pc, #284]	; (80115e0 <tcp_slowtmr+0x5a0>)
 80114c2:	4846      	ldr	r0, [pc, #280]	; (80115dc <tcp_slowtmr+0x59c>)
 80114c4:	f009 fc10 	bl	801ace8 <iprintf>
        tcp_active_pcbs = pcb->next;
 80114c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114ca:	68db      	ldr	r3, [r3, #12]
 80114cc:	4a40      	ldr	r2, [pc, #256]	; (80115d0 <tcp_slowtmr+0x590>)
 80114ce:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 80114d0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80114d4:	2b00      	cmp	r3, #0
 80114d6:	d013      	beq.n	8011500 <tcp_slowtmr+0x4c0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80114d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114da:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80114dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114de:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80114e0:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 80114e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114e4:	3304      	adds	r3, #4
 80114e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80114e8:	8ad2      	ldrh	r2, [r2, #22]
 80114ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80114ec:	8b09      	ldrh	r1, [r1, #24]
 80114ee:	9102      	str	r1, [sp, #8]
 80114f0:	9201      	str	r2, [sp, #4]
 80114f2:	9300      	str	r3, [sp, #0]
 80114f4:	462b      	mov	r3, r5
 80114f6:	4622      	mov	r2, r4
 80114f8:	4601      	mov	r1, r0
 80114fa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80114fc:	f004 feba 	bl	8016274 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 8011500:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011502:	691b      	ldr	r3, [r3, #16]
 8011504:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8011506:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011508:	7d1b      	ldrb	r3, [r3, #20]
 801150a:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 801150c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801150e:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8011510:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011512:	68db      	ldr	r3, [r3, #12]
 8011514:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8011516:	6838      	ldr	r0, [r7, #0]
 8011518:	f7ff f844 	bl	80105a4 <tcp_free>

      tcp_active_pcbs_changed = 0;
 801151c:	4b31      	ldr	r3, [pc, #196]	; (80115e4 <tcp_slowtmr+0x5a4>)
 801151e:	2200      	movs	r2, #0
 8011520:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8011522:	68fb      	ldr	r3, [r7, #12]
 8011524:	2b00      	cmp	r3, #0
 8011526:	d004      	beq.n	8011532 <tcp_slowtmr+0x4f2>
 8011528:	68fb      	ldr	r3, [r7, #12]
 801152a:	f06f 010c 	mvn.w	r1, #12
 801152e:	68b8      	ldr	r0, [r7, #8]
 8011530:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8011532:	4b2c      	ldr	r3, [pc, #176]	; (80115e4 <tcp_slowtmr+0x5a4>)
 8011534:	781b      	ldrb	r3, [r3, #0]
 8011536:	2b00      	cmp	r3, #0
 8011538:	d037      	beq.n	80115aa <tcp_slowtmr+0x56a>
        goto tcp_slowtmr_start;
 801153a:	e592      	b.n	8011062 <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 801153c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801153e:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8011540:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011542:	68db      	ldr	r3, [r3, #12]
 8011544:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 8011546:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011548:	7f1b      	ldrb	r3, [r3, #28]
 801154a:	3301      	adds	r3, #1
 801154c:	b2da      	uxtb	r2, r3
 801154e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011550:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8011552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011554:	7f1a      	ldrb	r2, [r3, #28]
 8011556:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011558:	7f5b      	ldrb	r3, [r3, #29]
 801155a:	429a      	cmp	r2, r3
 801155c:	d325      	bcc.n	80115aa <tcp_slowtmr+0x56a>
        prev->polltmr = 0;
 801155e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011560:	2200      	movs	r2, #0
 8011562:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 8011564:	4b1f      	ldr	r3, [pc, #124]	; (80115e4 <tcp_slowtmr+0x5a4>)
 8011566:	2200      	movs	r2, #0
 8011568:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 801156a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801156c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011570:	2b00      	cmp	r3, #0
 8011572:	d00b      	beq.n	801158c <tcp_slowtmr+0x54c>
 8011574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011576:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801157a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801157c:	6912      	ldr	r2, [r2, #16]
 801157e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8011580:	4610      	mov	r0, r2
 8011582:	4798      	blx	r3
 8011584:	4603      	mov	r3, r0
 8011586:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 801158a:	e002      	b.n	8011592 <tcp_slowtmr+0x552>
 801158c:	2300      	movs	r3, #0
 801158e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 8011592:	4b14      	ldr	r3, [pc, #80]	; (80115e4 <tcp_slowtmr+0x5a4>)
 8011594:	781b      	ldrb	r3, [r3, #0]
 8011596:	2b00      	cmp	r3, #0
 8011598:	d000      	beq.n	801159c <tcp_slowtmr+0x55c>
          goto tcp_slowtmr_start;
 801159a:	e562      	b.n	8011062 <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 801159c:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 80115a0:	2b00      	cmp	r3, #0
 80115a2:	d102      	bne.n	80115aa <tcp_slowtmr+0x56a>
          tcp_output(prev);
 80115a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80115a6:	f004 f89f 	bl	80156e8 <tcp_output>
  while (pcb != NULL) {
 80115aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115ac:	2b00      	cmp	r3, #0
 80115ae:	f47f ad5e 	bne.w	801106e <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 80115b2:	2300      	movs	r3, #0
 80115b4:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 80115b6:	4b0c      	ldr	r3, [pc, #48]	; (80115e8 <tcp_slowtmr+0x5a8>)
 80115b8:	681b      	ldr	r3, [r3, #0]
 80115ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 80115bc:	e069      	b.n	8011692 <tcp_slowtmr+0x652>
 80115be:	bf00      	nop
 80115c0:	20007ca4 	.word	0x20007ca4
 80115c4:	000a4cb8 	.word	0x000a4cb8
 80115c8:	10624dd3 	.word	0x10624dd3
 80115cc:	000124f8 	.word	0x000124f8
 80115d0:	20007ca0 	.word	0x20007ca0
 80115d4:	08020c9c 	.word	0x08020c9c
 80115d8:	080210d4 	.word	0x080210d4
 80115dc:	08020ce0 	.word	0x08020ce0
 80115e0:	08021100 	.word	0x08021100
 80115e4:	20007c9c 	.word	0x20007c9c
 80115e8:	20007cb0 	.word	0x20007cb0
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80115ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115ee:	7d1b      	ldrb	r3, [r3, #20]
 80115f0:	2b0a      	cmp	r3, #10
 80115f2:	d006      	beq.n	8011602 <tcp_slowtmr+0x5c2>
 80115f4:	4b2a      	ldr	r3, [pc, #168]	; (80116a0 <tcp_slowtmr+0x660>)
 80115f6:	f240 52a1 	movw	r2, #1441	; 0x5a1
 80115fa:	492a      	ldr	r1, [pc, #168]	; (80116a4 <tcp_slowtmr+0x664>)
 80115fc:	482a      	ldr	r0, [pc, #168]	; (80116a8 <tcp_slowtmr+0x668>)
 80115fe:	f009 fb73 	bl	801ace8 <iprintf>
    pcb_remove = 0;
 8011602:	2300      	movs	r3, #0
 8011604:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8011608:	4b28      	ldr	r3, [pc, #160]	; (80116ac <tcp_slowtmr+0x66c>)
 801160a:	681a      	ldr	r2, [r3, #0]
 801160c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801160e:	6a1b      	ldr	r3, [r3, #32]
 8011610:	1ad3      	subs	r3, r2, r3
 8011612:	2bf0      	cmp	r3, #240	; 0xf0
 8011614:	d904      	bls.n	8011620 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 8011616:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801161a:	3301      	adds	r3, #1
 801161c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8011620:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011624:	2b00      	cmp	r3, #0
 8011626:	d02f      	beq.n	8011688 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8011628:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801162a:	f000 fbf5 	bl	8011e18 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 801162e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011630:	2b00      	cmp	r3, #0
 8011632:	d010      	beq.n	8011656 <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8011634:	4b1e      	ldr	r3, [pc, #120]	; (80116b0 <tcp_slowtmr+0x670>)
 8011636:	681b      	ldr	r3, [r3, #0]
 8011638:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801163a:	429a      	cmp	r2, r3
 801163c:	d106      	bne.n	801164c <tcp_slowtmr+0x60c>
 801163e:	4b18      	ldr	r3, [pc, #96]	; (80116a0 <tcp_slowtmr+0x660>)
 8011640:	f240 52af 	movw	r2, #1455	; 0x5af
 8011644:	491b      	ldr	r1, [pc, #108]	; (80116b4 <tcp_slowtmr+0x674>)
 8011646:	4818      	ldr	r0, [pc, #96]	; (80116a8 <tcp_slowtmr+0x668>)
 8011648:	f009 fb4e 	bl	801ace8 <iprintf>
        prev->next = pcb->next;
 801164c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801164e:	68da      	ldr	r2, [r3, #12]
 8011650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011652:	60da      	str	r2, [r3, #12]
 8011654:	e00f      	b.n	8011676 <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8011656:	4b16      	ldr	r3, [pc, #88]	; (80116b0 <tcp_slowtmr+0x670>)
 8011658:	681b      	ldr	r3, [r3, #0]
 801165a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801165c:	429a      	cmp	r2, r3
 801165e:	d006      	beq.n	801166e <tcp_slowtmr+0x62e>
 8011660:	4b0f      	ldr	r3, [pc, #60]	; (80116a0 <tcp_slowtmr+0x660>)
 8011662:	f240 52b3 	movw	r2, #1459	; 0x5b3
 8011666:	4914      	ldr	r1, [pc, #80]	; (80116b8 <tcp_slowtmr+0x678>)
 8011668:	480f      	ldr	r0, [pc, #60]	; (80116a8 <tcp_slowtmr+0x668>)
 801166a:	f009 fb3d 	bl	801ace8 <iprintf>
        tcp_tw_pcbs = pcb->next;
 801166e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011670:	68db      	ldr	r3, [r3, #12]
 8011672:	4a0f      	ldr	r2, [pc, #60]	; (80116b0 <tcp_slowtmr+0x670>)
 8011674:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8011676:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011678:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 801167a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801167c:	68db      	ldr	r3, [r3, #12]
 801167e:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8011680:	69f8      	ldr	r0, [r7, #28]
 8011682:	f7fe ff8f 	bl	80105a4 <tcp_free>
 8011686:	e004      	b.n	8011692 <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 8011688:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801168a:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 801168c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801168e:	68db      	ldr	r3, [r3, #12]
 8011690:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8011692:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011694:	2b00      	cmp	r3, #0
 8011696:	d1a9      	bne.n	80115ec <tcp_slowtmr+0x5ac>
    }
  }
}
 8011698:	bf00      	nop
 801169a:	3730      	adds	r7, #48	; 0x30
 801169c:	46bd      	mov	sp, r7
 801169e:	bdb0      	pop	{r4, r5, r7, pc}
 80116a0:	08020c9c 	.word	0x08020c9c
 80116a4:	0802112c 	.word	0x0802112c
 80116a8:	08020ce0 	.word	0x08020ce0
 80116ac:	20007ca4 	.word	0x20007ca4
 80116b0:	20007cb0 	.word	0x20007cb0
 80116b4:	0802115c 	.word	0x0802115c
 80116b8:	08021184 	.word	0x08021184

080116bc <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 80116bc:	b580      	push	{r7, lr}
 80116be:	b082      	sub	sp, #8
 80116c0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 80116c2:	4b2d      	ldr	r3, [pc, #180]	; (8011778 <tcp_fasttmr+0xbc>)
 80116c4:	781b      	ldrb	r3, [r3, #0]
 80116c6:	3301      	adds	r3, #1
 80116c8:	b2da      	uxtb	r2, r3
 80116ca:	4b2b      	ldr	r3, [pc, #172]	; (8011778 <tcp_fasttmr+0xbc>)
 80116cc:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 80116ce:	4b2b      	ldr	r3, [pc, #172]	; (801177c <tcp_fasttmr+0xc0>)
 80116d0:	681b      	ldr	r3, [r3, #0]
 80116d2:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 80116d4:	e048      	b.n	8011768 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 80116d6:	687b      	ldr	r3, [r7, #4]
 80116d8:	7f9a      	ldrb	r2, [r3, #30]
 80116da:	4b27      	ldr	r3, [pc, #156]	; (8011778 <tcp_fasttmr+0xbc>)
 80116dc:	781b      	ldrb	r3, [r3, #0]
 80116de:	429a      	cmp	r2, r3
 80116e0:	d03f      	beq.n	8011762 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 80116e2:	4b25      	ldr	r3, [pc, #148]	; (8011778 <tcp_fasttmr+0xbc>)
 80116e4:	781a      	ldrb	r2, [r3, #0]
 80116e6:	687b      	ldr	r3, [r7, #4]
 80116e8:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	8b5b      	ldrh	r3, [r3, #26]
 80116ee:	f003 0301 	and.w	r3, r3, #1
 80116f2:	2b00      	cmp	r3, #0
 80116f4:	d010      	beq.n	8011718 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 80116f6:	687b      	ldr	r3, [r7, #4]
 80116f8:	8b5b      	ldrh	r3, [r3, #26]
 80116fa:	f043 0302 	orr.w	r3, r3, #2
 80116fe:	b29a      	uxth	r2, r3
 8011700:	687b      	ldr	r3, [r7, #4]
 8011702:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8011704:	6878      	ldr	r0, [r7, #4]
 8011706:	f003 ffef 	bl	80156e8 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801170a:	687b      	ldr	r3, [r7, #4]
 801170c:	8b5b      	ldrh	r3, [r3, #26]
 801170e:	f023 0303 	bic.w	r3, r3, #3
 8011712:	b29a      	uxth	r2, r3
 8011714:	687b      	ldr	r3, [r7, #4]
 8011716:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8011718:	687b      	ldr	r3, [r7, #4]
 801171a:	8b5b      	ldrh	r3, [r3, #26]
 801171c:	f003 0308 	and.w	r3, r3, #8
 8011720:	2b00      	cmp	r3, #0
 8011722:	d009      	beq.n	8011738 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	8b5b      	ldrh	r3, [r3, #26]
 8011728:	f023 0308 	bic.w	r3, r3, #8
 801172c:	b29a      	uxth	r2, r3
 801172e:	687b      	ldr	r3, [r7, #4]
 8011730:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8011732:	6878      	ldr	r0, [r7, #4]
 8011734:	f7ff f8c6 	bl	80108c4 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8011738:	687b      	ldr	r3, [r7, #4]
 801173a:	68db      	ldr	r3, [r3, #12]
 801173c:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 801173e:	687b      	ldr	r3, [r7, #4]
 8011740:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011742:	2b00      	cmp	r3, #0
 8011744:	d00a      	beq.n	801175c <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8011746:	4b0e      	ldr	r3, [pc, #56]	; (8011780 <tcp_fasttmr+0xc4>)
 8011748:	2200      	movs	r2, #0
 801174a:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 801174c:	6878      	ldr	r0, [r7, #4]
 801174e:	f000 f819 	bl	8011784 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8011752:	4b0b      	ldr	r3, [pc, #44]	; (8011780 <tcp_fasttmr+0xc4>)
 8011754:	781b      	ldrb	r3, [r3, #0]
 8011756:	2b00      	cmp	r3, #0
 8011758:	d000      	beq.n	801175c <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 801175a:	e7b8      	b.n	80116ce <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 801175c:	683b      	ldr	r3, [r7, #0]
 801175e:	607b      	str	r3, [r7, #4]
 8011760:	e002      	b.n	8011768 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8011762:	687b      	ldr	r3, [r7, #4]
 8011764:	68db      	ldr	r3, [r3, #12]
 8011766:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8011768:	687b      	ldr	r3, [r7, #4]
 801176a:	2b00      	cmp	r3, #0
 801176c:	d1b3      	bne.n	80116d6 <tcp_fasttmr+0x1a>
    }
  }
}
 801176e:	bf00      	nop
 8011770:	3708      	adds	r7, #8
 8011772:	46bd      	mov	sp, r7
 8011774:	bd80      	pop	{r7, pc}
 8011776:	bf00      	nop
 8011778:	20000892 	.word	0x20000892
 801177c:	20007ca0 	.word	0x20007ca0
 8011780:	20007c9c 	.word	0x20007c9c

08011784 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8011784:	b590      	push	{r4, r7, lr}
 8011786:	b085      	sub	sp, #20
 8011788:	af00      	add	r7, sp, #0
 801178a:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 801178c:	687b      	ldr	r3, [r7, #4]
 801178e:	2b00      	cmp	r3, #0
 8011790:	d109      	bne.n	80117a6 <tcp_process_refused_data+0x22>
 8011792:	4b37      	ldr	r3, [pc, #220]	; (8011870 <tcp_process_refused_data+0xec>)
 8011794:	f240 6209 	movw	r2, #1545	; 0x609
 8011798:	4936      	ldr	r1, [pc, #216]	; (8011874 <tcp_process_refused_data+0xf0>)
 801179a:	4837      	ldr	r0, [pc, #220]	; (8011878 <tcp_process_refused_data+0xf4>)
 801179c:	f009 faa4 	bl	801ace8 <iprintf>
 80117a0:	f06f 030f 	mvn.w	r3, #15
 80117a4:	e060      	b.n	8011868 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 80117a6:	687b      	ldr	r3, [r7, #4]
 80117a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80117aa:	7b5b      	ldrb	r3, [r3, #13]
 80117ac:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 80117ae:	687b      	ldr	r3, [r7, #4]
 80117b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80117b2:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 80117b4:	687b      	ldr	r3, [r7, #4]
 80117b6:	2200      	movs	r2, #0
 80117b8:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 80117ba:	687b      	ldr	r3, [r7, #4]
 80117bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d00b      	beq.n	80117dc <tcp_process_refused_data+0x58>
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 80117ca:	687b      	ldr	r3, [r7, #4]
 80117cc:	6918      	ldr	r0, [r3, #16]
 80117ce:	2300      	movs	r3, #0
 80117d0:	68ba      	ldr	r2, [r7, #8]
 80117d2:	6879      	ldr	r1, [r7, #4]
 80117d4:	47a0      	blx	r4
 80117d6:	4603      	mov	r3, r0
 80117d8:	73fb      	strb	r3, [r7, #15]
 80117da:	e007      	b.n	80117ec <tcp_process_refused_data+0x68>
 80117dc:	2300      	movs	r3, #0
 80117de:	68ba      	ldr	r2, [r7, #8]
 80117e0:	6879      	ldr	r1, [r7, #4]
 80117e2:	2000      	movs	r0, #0
 80117e4:	f000 f8a2 	bl	801192c <tcp_recv_null>
 80117e8:	4603      	mov	r3, r0
 80117ea:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 80117ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80117f0:	2b00      	cmp	r3, #0
 80117f2:	d12a      	bne.n	801184a <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 80117f4:	7bbb      	ldrb	r3, [r7, #14]
 80117f6:	f003 0320 	and.w	r3, r3, #32
 80117fa:	2b00      	cmp	r3, #0
 80117fc:	d033      	beq.n	8011866 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 80117fe:	687b      	ldr	r3, [r7, #4]
 8011800:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011802:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8011806:	d005      	beq.n	8011814 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8011808:	687b      	ldr	r3, [r7, #4]
 801180a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801180c:	3301      	adds	r3, #1
 801180e:	b29a      	uxth	r2, r3
 8011810:	687b      	ldr	r3, [r7, #4]
 8011812:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8011814:	687b      	ldr	r3, [r7, #4]
 8011816:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801181a:	2b00      	cmp	r3, #0
 801181c:	d00b      	beq.n	8011836 <tcp_process_refused_data+0xb2>
 801181e:	687b      	ldr	r3, [r7, #4]
 8011820:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8011824:	687b      	ldr	r3, [r7, #4]
 8011826:	6918      	ldr	r0, [r3, #16]
 8011828:	2300      	movs	r3, #0
 801182a:	2200      	movs	r2, #0
 801182c:	6879      	ldr	r1, [r7, #4]
 801182e:	47a0      	blx	r4
 8011830:	4603      	mov	r3, r0
 8011832:	73fb      	strb	r3, [r7, #15]
 8011834:	e001      	b.n	801183a <tcp_process_refused_data+0xb6>
 8011836:	2300      	movs	r3, #0
 8011838:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 801183a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801183e:	f113 0f0d 	cmn.w	r3, #13
 8011842:	d110      	bne.n	8011866 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8011844:	f06f 030c 	mvn.w	r3, #12
 8011848:	e00e      	b.n	8011868 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 801184a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801184e:	f113 0f0d 	cmn.w	r3, #13
 8011852:	d102      	bne.n	801185a <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8011854:	f06f 030c 	mvn.w	r3, #12
 8011858:	e006      	b.n	8011868 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 801185a:	687b      	ldr	r3, [r7, #4]
 801185c:	68ba      	ldr	r2, [r7, #8]
 801185e:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 8011860:	f06f 0304 	mvn.w	r3, #4
 8011864:	e000      	b.n	8011868 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 8011866:	2300      	movs	r3, #0
}
 8011868:	4618      	mov	r0, r3
 801186a:	3714      	adds	r7, #20
 801186c:	46bd      	mov	sp, r7
 801186e:	bd90      	pop	{r4, r7, pc}
 8011870:	08020c9c 	.word	0x08020c9c
 8011874:	080211ac 	.word	0x080211ac
 8011878:	08020ce0 	.word	0x08020ce0

0801187c <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 801187c:	b580      	push	{r7, lr}
 801187e:	b084      	sub	sp, #16
 8011880:	af00      	add	r7, sp, #0
 8011882:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8011884:	e007      	b.n	8011896 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8011886:	687b      	ldr	r3, [r7, #4]
 8011888:	681b      	ldr	r3, [r3, #0]
 801188a:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 801188c:	6878      	ldr	r0, [r7, #4]
 801188e:	f000 f809 	bl	80118a4 <tcp_seg_free>
    seg = next;
 8011892:	68fb      	ldr	r3, [r7, #12]
 8011894:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8011896:	687b      	ldr	r3, [r7, #4]
 8011898:	2b00      	cmp	r3, #0
 801189a:	d1f4      	bne.n	8011886 <tcp_segs_free+0xa>
  }
}
 801189c:	bf00      	nop
 801189e:	3710      	adds	r7, #16
 80118a0:	46bd      	mov	sp, r7
 80118a2:	bd80      	pop	{r7, pc}

080118a4 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 80118a4:	b580      	push	{r7, lr}
 80118a6:	b082      	sub	sp, #8
 80118a8:	af00      	add	r7, sp, #0
 80118aa:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 80118ac:	687b      	ldr	r3, [r7, #4]
 80118ae:	2b00      	cmp	r3, #0
 80118b0:	d00c      	beq.n	80118cc <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 80118b2:	687b      	ldr	r3, [r7, #4]
 80118b4:	685b      	ldr	r3, [r3, #4]
 80118b6:	2b00      	cmp	r3, #0
 80118b8:	d004      	beq.n	80118c4 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 80118ba:	687b      	ldr	r3, [r7, #4]
 80118bc:	685b      	ldr	r3, [r3, #4]
 80118be:	4618      	mov	r0, r3
 80118c0:	f7fe fbb4 	bl	801002c <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 80118c4:	6879      	ldr	r1, [r7, #4]
 80118c6:	2003      	movs	r0, #3
 80118c8:	f7fd fd88 	bl	800f3dc <memp_free>
  }
}
 80118cc:	bf00      	nop
 80118ce:	3708      	adds	r7, #8
 80118d0:	46bd      	mov	sp, r7
 80118d2:	bd80      	pop	{r7, pc}

080118d4 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 80118d4:	b580      	push	{r7, lr}
 80118d6:	b084      	sub	sp, #16
 80118d8:	af00      	add	r7, sp, #0
 80118da:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 80118dc:	687b      	ldr	r3, [r7, #4]
 80118de:	2b00      	cmp	r3, #0
 80118e0:	d106      	bne.n	80118f0 <tcp_seg_copy+0x1c>
 80118e2:	4b0f      	ldr	r3, [pc, #60]	; (8011920 <tcp_seg_copy+0x4c>)
 80118e4:	f240 6282 	movw	r2, #1666	; 0x682
 80118e8:	490e      	ldr	r1, [pc, #56]	; (8011924 <tcp_seg_copy+0x50>)
 80118ea:	480f      	ldr	r0, [pc, #60]	; (8011928 <tcp_seg_copy+0x54>)
 80118ec:	f009 f9fc 	bl	801ace8 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 80118f0:	2003      	movs	r0, #3
 80118f2:	f7fd fd21 	bl	800f338 <memp_malloc>
 80118f6:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 80118f8:	68fb      	ldr	r3, [r7, #12]
 80118fa:	2b00      	cmp	r3, #0
 80118fc:	d101      	bne.n	8011902 <tcp_seg_copy+0x2e>
    return NULL;
 80118fe:	2300      	movs	r3, #0
 8011900:	e00a      	b.n	8011918 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8011902:	2210      	movs	r2, #16
 8011904:	6879      	ldr	r1, [r7, #4]
 8011906:	68f8      	ldr	r0, [r7, #12]
 8011908:	f008 fb05 	bl	8019f16 <memcpy>
  pbuf_ref(cseg->p);
 801190c:	68fb      	ldr	r3, [r7, #12]
 801190e:	685b      	ldr	r3, [r3, #4]
 8011910:	4618      	mov	r0, r3
 8011912:	f7fe fc31 	bl	8010178 <pbuf_ref>
  return cseg;
 8011916:	68fb      	ldr	r3, [r7, #12]
}
 8011918:	4618      	mov	r0, r3
 801191a:	3710      	adds	r7, #16
 801191c:	46bd      	mov	sp, r7
 801191e:	bd80      	pop	{r7, pc}
 8011920:	08020c9c 	.word	0x08020c9c
 8011924:	080211f0 	.word	0x080211f0
 8011928:	08020ce0 	.word	0x08020ce0

0801192c <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 801192c:	b580      	push	{r7, lr}
 801192e:	b084      	sub	sp, #16
 8011930:	af00      	add	r7, sp, #0
 8011932:	60f8      	str	r0, [r7, #12]
 8011934:	60b9      	str	r1, [r7, #8]
 8011936:	607a      	str	r2, [r7, #4]
 8011938:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 801193a:	68bb      	ldr	r3, [r7, #8]
 801193c:	2b00      	cmp	r3, #0
 801193e:	d109      	bne.n	8011954 <tcp_recv_null+0x28>
 8011940:	4b12      	ldr	r3, [pc, #72]	; (801198c <tcp_recv_null+0x60>)
 8011942:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8011946:	4912      	ldr	r1, [pc, #72]	; (8011990 <tcp_recv_null+0x64>)
 8011948:	4812      	ldr	r0, [pc, #72]	; (8011994 <tcp_recv_null+0x68>)
 801194a:	f009 f9cd 	bl	801ace8 <iprintf>
 801194e:	f06f 030f 	mvn.w	r3, #15
 8011952:	e016      	b.n	8011982 <tcp_recv_null+0x56>

  if (p != NULL) {
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	2b00      	cmp	r3, #0
 8011958:	d009      	beq.n	801196e <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 801195a:	687b      	ldr	r3, [r7, #4]
 801195c:	891b      	ldrh	r3, [r3, #8]
 801195e:	4619      	mov	r1, r3
 8011960:	68b8      	ldr	r0, [r7, #8]
 8011962:	f7ff f9bf 	bl	8010ce4 <tcp_recved>
    pbuf_free(p);
 8011966:	6878      	ldr	r0, [r7, #4]
 8011968:	f7fe fb60 	bl	801002c <pbuf_free>
 801196c:	e008      	b.n	8011980 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 801196e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011972:	2b00      	cmp	r3, #0
 8011974:	d104      	bne.n	8011980 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8011976:	68b8      	ldr	r0, [r7, #8]
 8011978:	f7ff f80a 	bl	8010990 <tcp_close>
 801197c:	4603      	mov	r3, r0
 801197e:	e000      	b.n	8011982 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8011980:	2300      	movs	r3, #0
}
 8011982:	4618      	mov	r0, r3
 8011984:	3710      	adds	r7, #16
 8011986:	46bd      	mov	sp, r7
 8011988:	bd80      	pop	{r7, pc}
 801198a:	bf00      	nop
 801198c:	08020c9c 	.word	0x08020c9c
 8011990:	0802120c 	.word	0x0802120c
 8011994:	08020ce0 	.word	0x08020ce0

08011998 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8011998:	b580      	push	{r7, lr}
 801199a:	b086      	sub	sp, #24
 801199c:	af00      	add	r7, sp, #0
 801199e:	4603      	mov	r3, r0
 80119a0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 80119a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80119a6:	2b00      	cmp	r3, #0
 80119a8:	db01      	blt.n	80119ae <tcp_kill_prio+0x16>
 80119aa:	79fb      	ldrb	r3, [r7, #7]
 80119ac:	e000      	b.n	80119b0 <tcp_kill_prio+0x18>
 80119ae:	237f      	movs	r3, #127	; 0x7f
 80119b0:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 80119b2:	7afb      	ldrb	r3, [r7, #11]
 80119b4:	2b00      	cmp	r3, #0
 80119b6:	d034      	beq.n	8011a22 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 80119b8:	7afb      	ldrb	r3, [r7, #11]
 80119ba:	3b01      	subs	r3, #1
 80119bc:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 80119be:	2300      	movs	r3, #0
 80119c0:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 80119c2:	2300      	movs	r3, #0
 80119c4:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80119c6:	4b19      	ldr	r3, [pc, #100]	; (8011a2c <tcp_kill_prio+0x94>)
 80119c8:	681b      	ldr	r3, [r3, #0]
 80119ca:	617b      	str	r3, [r7, #20]
 80119cc:	e01f      	b.n	8011a0e <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 80119ce:	697b      	ldr	r3, [r7, #20]
 80119d0:	7d5b      	ldrb	r3, [r3, #21]
 80119d2:	7afa      	ldrb	r2, [r7, #11]
 80119d4:	429a      	cmp	r2, r3
 80119d6:	d80c      	bhi.n	80119f2 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 80119d8:	697b      	ldr	r3, [r7, #20]
 80119da:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 80119dc:	7afa      	ldrb	r2, [r7, #11]
 80119de:	429a      	cmp	r2, r3
 80119e0:	d112      	bne.n	8011a08 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 80119e2:	4b13      	ldr	r3, [pc, #76]	; (8011a30 <tcp_kill_prio+0x98>)
 80119e4:	681a      	ldr	r2, [r3, #0]
 80119e6:	697b      	ldr	r3, [r7, #20]
 80119e8:	6a1b      	ldr	r3, [r3, #32]
 80119ea:	1ad3      	subs	r3, r2, r3
 80119ec:	68fa      	ldr	r2, [r7, #12]
 80119ee:	429a      	cmp	r2, r3
 80119f0:	d80a      	bhi.n	8011a08 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 80119f2:	4b0f      	ldr	r3, [pc, #60]	; (8011a30 <tcp_kill_prio+0x98>)
 80119f4:	681a      	ldr	r2, [r3, #0]
 80119f6:	697b      	ldr	r3, [r7, #20]
 80119f8:	6a1b      	ldr	r3, [r3, #32]
 80119fa:	1ad3      	subs	r3, r2, r3
 80119fc:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 80119fe:	697b      	ldr	r3, [r7, #20]
 8011a00:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8011a02:	697b      	ldr	r3, [r7, #20]
 8011a04:	7d5b      	ldrb	r3, [r3, #21]
 8011a06:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011a08:	697b      	ldr	r3, [r7, #20]
 8011a0a:	68db      	ldr	r3, [r3, #12]
 8011a0c:	617b      	str	r3, [r7, #20]
 8011a0e:	697b      	ldr	r3, [r7, #20]
 8011a10:	2b00      	cmp	r3, #0
 8011a12:	d1dc      	bne.n	80119ce <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8011a14:	693b      	ldr	r3, [r7, #16]
 8011a16:	2b00      	cmp	r3, #0
 8011a18:	d004      	beq.n	8011a24 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8011a1a:	6938      	ldr	r0, [r7, #16]
 8011a1c:	f7ff f8fc 	bl	8010c18 <tcp_abort>
 8011a20:	e000      	b.n	8011a24 <tcp_kill_prio+0x8c>
    return;
 8011a22:	bf00      	nop
  }
}
 8011a24:	3718      	adds	r7, #24
 8011a26:	46bd      	mov	sp, r7
 8011a28:	bd80      	pop	{r7, pc}
 8011a2a:	bf00      	nop
 8011a2c:	20007ca0 	.word	0x20007ca0
 8011a30:	20007ca4 	.word	0x20007ca4

08011a34 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8011a34:	b580      	push	{r7, lr}
 8011a36:	b086      	sub	sp, #24
 8011a38:	af00      	add	r7, sp, #0
 8011a3a:	4603      	mov	r3, r0
 8011a3c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8011a3e:	79fb      	ldrb	r3, [r7, #7]
 8011a40:	2b08      	cmp	r3, #8
 8011a42:	d009      	beq.n	8011a58 <tcp_kill_state+0x24>
 8011a44:	79fb      	ldrb	r3, [r7, #7]
 8011a46:	2b09      	cmp	r3, #9
 8011a48:	d006      	beq.n	8011a58 <tcp_kill_state+0x24>
 8011a4a:	4b1a      	ldr	r3, [pc, #104]	; (8011ab4 <tcp_kill_state+0x80>)
 8011a4c:	f240 62dd 	movw	r2, #1757	; 0x6dd
 8011a50:	4919      	ldr	r1, [pc, #100]	; (8011ab8 <tcp_kill_state+0x84>)
 8011a52:	481a      	ldr	r0, [pc, #104]	; (8011abc <tcp_kill_state+0x88>)
 8011a54:	f009 f948 	bl	801ace8 <iprintf>

  inactivity = 0;
 8011a58:	2300      	movs	r3, #0
 8011a5a:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8011a5c:	2300      	movs	r3, #0
 8011a5e:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011a60:	4b17      	ldr	r3, [pc, #92]	; (8011ac0 <tcp_kill_state+0x8c>)
 8011a62:	681b      	ldr	r3, [r3, #0]
 8011a64:	617b      	str	r3, [r7, #20]
 8011a66:	e017      	b.n	8011a98 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8011a68:	697b      	ldr	r3, [r7, #20]
 8011a6a:	7d1b      	ldrb	r3, [r3, #20]
 8011a6c:	79fa      	ldrb	r2, [r7, #7]
 8011a6e:	429a      	cmp	r2, r3
 8011a70:	d10f      	bne.n	8011a92 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8011a72:	4b14      	ldr	r3, [pc, #80]	; (8011ac4 <tcp_kill_state+0x90>)
 8011a74:	681a      	ldr	r2, [r3, #0]
 8011a76:	697b      	ldr	r3, [r7, #20]
 8011a78:	6a1b      	ldr	r3, [r3, #32]
 8011a7a:	1ad3      	subs	r3, r2, r3
 8011a7c:	68fa      	ldr	r2, [r7, #12]
 8011a7e:	429a      	cmp	r2, r3
 8011a80:	d807      	bhi.n	8011a92 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8011a82:	4b10      	ldr	r3, [pc, #64]	; (8011ac4 <tcp_kill_state+0x90>)
 8011a84:	681a      	ldr	r2, [r3, #0]
 8011a86:	697b      	ldr	r3, [r7, #20]
 8011a88:	6a1b      	ldr	r3, [r3, #32]
 8011a8a:	1ad3      	subs	r3, r2, r3
 8011a8c:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8011a8e:	697b      	ldr	r3, [r7, #20]
 8011a90:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011a92:	697b      	ldr	r3, [r7, #20]
 8011a94:	68db      	ldr	r3, [r3, #12]
 8011a96:	617b      	str	r3, [r7, #20]
 8011a98:	697b      	ldr	r3, [r7, #20]
 8011a9a:	2b00      	cmp	r3, #0
 8011a9c:	d1e4      	bne.n	8011a68 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8011a9e:	693b      	ldr	r3, [r7, #16]
 8011aa0:	2b00      	cmp	r3, #0
 8011aa2:	d003      	beq.n	8011aac <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8011aa4:	2100      	movs	r1, #0
 8011aa6:	6938      	ldr	r0, [r7, #16]
 8011aa8:	f7fe fff8 	bl	8010a9c <tcp_abandon>
  }
}
 8011aac:	bf00      	nop
 8011aae:	3718      	adds	r7, #24
 8011ab0:	46bd      	mov	sp, r7
 8011ab2:	bd80      	pop	{r7, pc}
 8011ab4:	08020c9c 	.word	0x08020c9c
 8011ab8:	08021228 	.word	0x08021228
 8011abc:	08020ce0 	.word	0x08020ce0
 8011ac0:	20007ca0 	.word	0x20007ca0
 8011ac4:	20007ca4 	.word	0x20007ca4

08011ac8 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8011ac8:	b580      	push	{r7, lr}
 8011aca:	b084      	sub	sp, #16
 8011acc:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8011ace:	2300      	movs	r3, #0
 8011ad0:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8011ad2:	2300      	movs	r3, #0
 8011ad4:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8011ad6:	4b12      	ldr	r3, [pc, #72]	; (8011b20 <tcp_kill_timewait+0x58>)
 8011ad8:	681b      	ldr	r3, [r3, #0]
 8011ada:	60fb      	str	r3, [r7, #12]
 8011adc:	e012      	b.n	8011b04 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8011ade:	4b11      	ldr	r3, [pc, #68]	; (8011b24 <tcp_kill_timewait+0x5c>)
 8011ae0:	681a      	ldr	r2, [r3, #0]
 8011ae2:	68fb      	ldr	r3, [r7, #12]
 8011ae4:	6a1b      	ldr	r3, [r3, #32]
 8011ae6:	1ad3      	subs	r3, r2, r3
 8011ae8:	687a      	ldr	r2, [r7, #4]
 8011aea:	429a      	cmp	r2, r3
 8011aec:	d807      	bhi.n	8011afe <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8011aee:	4b0d      	ldr	r3, [pc, #52]	; (8011b24 <tcp_kill_timewait+0x5c>)
 8011af0:	681a      	ldr	r2, [r3, #0]
 8011af2:	68fb      	ldr	r3, [r7, #12]
 8011af4:	6a1b      	ldr	r3, [r3, #32]
 8011af6:	1ad3      	subs	r3, r2, r3
 8011af8:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8011afa:	68fb      	ldr	r3, [r7, #12]
 8011afc:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8011afe:	68fb      	ldr	r3, [r7, #12]
 8011b00:	68db      	ldr	r3, [r3, #12]
 8011b02:	60fb      	str	r3, [r7, #12]
 8011b04:	68fb      	ldr	r3, [r7, #12]
 8011b06:	2b00      	cmp	r3, #0
 8011b08:	d1e9      	bne.n	8011ade <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8011b0a:	68bb      	ldr	r3, [r7, #8]
 8011b0c:	2b00      	cmp	r3, #0
 8011b0e:	d002      	beq.n	8011b16 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8011b10:	68b8      	ldr	r0, [r7, #8]
 8011b12:	f7ff f881 	bl	8010c18 <tcp_abort>
  }
}
 8011b16:	bf00      	nop
 8011b18:	3710      	adds	r7, #16
 8011b1a:	46bd      	mov	sp, r7
 8011b1c:	bd80      	pop	{r7, pc}
 8011b1e:	bf00      	nop
 8011b20:	20007cb0 	.word	0x20007cb0
 8011b24:	20007ca4 	.word	0x20007ca4

08011b28 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8011b28:	b580      	push	{r7, lr}
 8011b2a:	b082      	sub	sp, #8
 8011b2c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8011b2e:	4b10      	ldr	r3, [pc, #64]	; (8011b70 <tcp_handle_closepend+0x48>)
 8011b30:	681b      	ldr	r3, [r3, #0]
 8011b32:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8011b34:	e014      	b.n	8011b60 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8011b36:	687b      	ldr	r3, [r7, #4]
 8011b38:	68db      	ldr	r3, [r3, #12]
 8011b3a:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8011b3c:	687b      	ldr	r3, [r7, #4]
 8011b3e:	8b5b      	ldrh	r3, [r3, #26]
 8011b40:	f003 0308 	and.w	r3, r3, #8
 8011b44:	2b00      	cmp	r3, #0
 8011b46:	d009      	beq.n	8011b5c <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8011b48:	687b      	ldr	r3, [r7, #4]
 8011b4a:	8b5b      	ldrh	r3, [r3, #26]
 8011b4c:	f023 0308 	bic.w	r3, r3, #8
 8011b50:	b29a      	uxth	r2, r3
 8011b52:	687b      	ldr	r3, [r7, #4]
 8011b54:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8011b56:	6878      	ldr	r0, [r7, #4]
 8011b58:	f7fe feb4 	bl	80108c4 <tcp_close_shutdown_fin>
    }
    pcb = next;
 8011b5c:	683b      	ldr	r3, [r7, #0]
 8011b5e:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8011b60:	687b      	ldr	r3, [r7, #4]
 8011b62:	2b00      	cmp	r3, #0
 8011b64:	d1e7      	bne.n	8011b36 <tcp_handle_closepend+0xe>
  }
}
 8011b66:	bf00      	nop
 8011b68:	3708      	adds	r7, #8
 8011b6a:	46bd      	mov	sp, r7
 8011b6c:	bd80      	pop	{r7, pc}
 8011b6e:	bf00      	nop
 8011b70:	20007ca0 	.word	0x20007ca0

08011b74 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8011b74:	b580      	push	{r7, lr}
 8011b76:	b084      	sub	sp, #16
 8011b78:	af00      	add	r7, sp, #0
 8011b7a:	4603      	mov	r3, r0
 8011b7c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011b7e:	2001      	movs	r0, #1
 8011b80:	f7fd fbda 	bl	800f338 <memp_malloc>
 8011b84:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8011b86:	68fb      	ldr	r3, [r7, #12]
 8011b88:	2b00      	cmp	r3, #0
 8011b8a:	d126      	bne.n	8011bda <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8011b8c:	f7ff ffcc 	bl	8011b28 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8011b90:	f7ff ff9a 	bl	8011ac8 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011b94:	2001      	movs	r0, #1
 8011b96:	f7fd fbcf 	bl	800f338 <memp_malloc>
 8011b9a:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8011b9c:	68fb      	ldr	r3, [r7, #12]
 8011b9e:	2b00      	cmp	r3, #0
 8011ba0:	d11b      	bne.n	8011bda <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8011ba2:	2009      	movs	r0, #9
 8011ba4:	f7ff ff46 	bl	8011a34 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011ba8:	2001      	movs	r0, #1
 8011baa:	f7fd fbc5 	bl	800f338 <memp_malloc>
 8011bae:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8011bb0:	68fb      	ldr	r3, [r7, #12]
 8011bb2:	2b00      	cmp	r3, #0
 8011bb4:	d111      	bne.n	8011bda <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8011bb6:	2008      	movs	r0, #8
 8011bb8:	f7ff ff3c 	bl	8011a34 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011bbc:	2001      	movs	r0, #1
 8011bbe:	f7fd fbbb 	bl	800f338 <memp_malloc>
 8011bc2:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8011bc4:	68fb      	ldr	r3, [r7, #12]
 8011bc6:	2b00      	cmp	r3, #0
 8011bc8:	d107      	bne.n	8011bda <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8011bca:	79fb      	ldrb	r3, [r7, #7]
 8011bcc:	4618      	mov	r0, r3
 8011bce:	f7ff fee3 	bl	8011998 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011bd2:	2001      	movs	r0, #1
 8011bd4:	f7fd fbb0 	bl	800f338 <memp_malloc>
 8011bd8:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8011bda:	68fb      	ldr	r3, [r7, #12]
 8011bdc:	2b00      	cmp	r3, #0
 8011bde:	d03f      	beq.n	8011c60 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8011be0:	229c      	movs	r2, #156	; 0x9c
 8011be2:	2100      	movs	r1, #0
 8011be4:	68f8      	ldr	r0, [r7, #12]
 8011be6:	f008 f9ba 	bl	8019f5e <memset>
    pcb->prio = prio;
 8011bea:	68fb      	ldr	r3, [r7, #12]
 8011bec:	79fa      	ldrb	r2, [r7, #7]
 8011bee:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8011bf0:	68fb      	ldr	r3, [r7, #12]
 8011bf2:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8011bf6:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8011bfa:	68fb      	ldr	r3, [r7, #12]
 8011bfc:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8011c00:	855a      	strh	r2, [r3, #42]	; 0x2a
 8011c02:	68fb      	ldr	r3, [r7, #12]
 8011c04:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8011c06:	68fb      	ldr	r3, [r7, #12]
 8011c08:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 8011c0a:	68fb      	ldr	r3, [r7, #12]
 8011c0c:	22ff      	movs	r2, #255	; 0xff
 8011c0e:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8011c10:	68fb      	ldr	r3, [r7, #12]
 8011c12:	f44f 7206 	mov.w	r2, #536	; 0x218
 8011c16:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8011c18:	68fb      	ldr	r3, [r7, #12]
 8011c1a:	2206      	movs	r2, #6
 8011c1c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8011c20:	68fb      	ldr	r3, [r7, #12]
 8011c22:	2206      	movs	r2, #6
 8011c24:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 8011c26:	68fb      	ldr	r3, [r7, #12]
 8011c28:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011c2c:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 8011c2e:	68fb      	ldr	r3, [r7, #12]
 8011c30:	2201      	movs	r2, #1
 8011c32:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 8011c36:	4b0d      	ldr	r3, [pc, #52]	; (8011c6c <tcp_alloc+0xf8>)
 8011c38:	681a      	ldr	r2, [r3, #0]
 8011c3a:	68fb      	ldr	r3, [r7, #12]
 8011c3c:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8011c3e:	4b0c      	ldr	r3, [pc, #48]	; (8011c70 <tcp_alloc+0xfc>)
 8011c40:	781a      	ldrb	r2, [r3, #0]
 8011c42:	68fb      	ldr	r3, [r7, #12]
 8011c44:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8011c46:	68fb      	ldr	r3, [r7, #12]
 8011c48:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8011c4c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8011c50:	68fb      	ldr	r3, [r7, #12]
 8011c52:	4a08      	ldr	r2, [pc, #32]	; (8011c74 <tcp_alloc+0x100>)
 8011c54:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8011c58:	68fb      	ldr	r3, [r7, #12]
 8011c5a:	4a07      	ldr	r2, [pc, #28]	; (8011c78 <tcp_alloc+0x104>)
 8011c5c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8011c60:	68fb      	ldr	r3, [r7, #12]
}
 8011c62:	4618      	mov	r0, r3
 8011c64:	3710      	adds	r7, #16
 8011c66:	46bd      	mov	sp, r7
 8011c68:	bd80      	pop	{r7, pc}
 8011c6a:	bf00      	nop
 8011c6c:	20007ca4 	.word	0x20007ca4
 8011c70:	20000892 	.word	0x20000892
 8011c74:	0801192d 	.word	0x0801192d
 8011c78:	006ddd00 	.word	0x006ddd00

08011c7c <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 8011c7c:	b580      	push	{r7, lr}
 8011c7e:	b084      	sub	sp, #16
 8011c80:	af00      	add	r7, sp, #0
 8011c82:	4603      	mov	r3, r0
 8011c84:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 8011c86:	2040      	movs	r0, #64	; 0x40
 8011c88:	f7ff ff74 	bl	8011b74 <tcp_alloc>
 8011c8c:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 8011c8e:	68fb      	ldr	r3, [r7, #12]
}
 8011c90:	4618      	mov	r0, r3
 8011c92:	3710      	adds	r7, #16
 8011c94:	46bd      	mov	sp, r7
 8011c96:	bd80      	pop	{r7, pc}

08011c98 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 8011c98:	b480      	push	{r7}
 8011c9a:	b083      	sub	sp, #12
 8011c9c:	af00      	add	r7, sp, #0
 8011c9e:	6078      	str	r0, [r7, #4]
 8011ca0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 8011ca2:	687b      	ldr	r3, [r7, #4]
 8011ca4:	2b00      	cmp	r3, #0
 8011ca6:	d002      	beq.n	8011cae <tcp_arg+0x16>
    pcb->callback_arg = arg;
 8011ca8:	687b      	ldr	r3, [r7, #4]
 8011caa:	683a      	ldr	r2, [r7, #0]
 8011cac:	611a      	str	r2, [r3, #16]
  }
}
 8011cae:	bf00      	nop
 8011cb0:	370c      	adds	r7, #12
 8011cb2:	46bd      	mov	sp, r7
 8011cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cb8:	4770      	bx	lr
	...

08011cbc <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 8011cbc:	b580      	push	{r7, lr}
 8011cbe:	b082      	sub	sp, #8
 8011cc0:	af00      	add	r7, sp, #0
 8011cc2:	6078      	str	r0, [r7, #4]
 8011cc4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	2b00      	cmp	r3, #0
 8011cca:	d00e      	beq.n	8011cea <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	7d1b      	ldrb	r3, [r3, #20]
 8011cd0:	2b01      	cmp	r3, #1
 8011cd2:	d106      	bne.n	8011ce2 <tcp_recv+0x26>
 8011cd4:	4b07      	ldr	r3, [pc, #28]	; (8011cf4 <tcp_recv+0x38>)
 8011cd6:	f240 72df 	movw	r2, #2015	; 0x7df
 8011cda:	4907      	ldr	r1, [pc, #28]	; (8011cf8 <tcp_recv+0x3c>)
 8011cdc:	4807      	ldr	r0, [pc, #28]	; (8011cfc <tcp_recv+0x40>)
 8011cde:	f009 f803 	bl	801ace8 <iprintf>
    pcb->recv = recv;
 8011ce2:	687b      	ldr	r3, [r7, #4]
 8011ce4:	683a      	ldr	r2, [r7, #0]
 8011ce6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }
}
 8011cea:	bf00      	nop
 8011cec:	3708      	adds	r7, #8
 8011cee:	46bd      	mov	sp, r7
 8011cf0:	bd80      	pop	{r7, pc}
 8011cf2:	bf00      	nop
 8011cf4:	08020c9c 	.word	0x08020c9c
 8011cf8:	08021238 	.word	0x08021238
 8011cfc:	08020ce0 	.word	0x08020ce0

08011d00 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 8011d00:	b580      	push	{r7, lr}
 8011d02:	b082      	sub	sp, #8
 8011d04:	af00      	add	r7, sp, #0
 8011d06:	6078      	str	r0, [r7, #4]
 8011d08:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8011d0a:	687b      	ldr	r3, [r7, #4]
 8011d0c:	2b00      	cmp	r3, #0
 8011d0e:	d00e      	beq.n	8011d2e <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8011d10:	687b      	ldr	r3, [r7, #4]
 8011d12:	7d1b      	ldrb	r3, [r3, #20]
 8011d14:	2b01      	cmp	r3, #1
 8011d16:	d106      	bne.n	8011d26 <tcp_sent+0x26>
 8011d18:	4b07      	ldr	r3, [pc, #28]	; (8011d38 <tcp_sent+0x38>)
 8011d1a:	f240 72f3 	movw	r2, #2035	; 0x7f3
 8011d1e:	4907      	ldr	r1, [pc, #28]	; (8011d3c <tcp_sent+0x3c>)
 8011d20:	4807      	ldr	r0, [pc, #28]	; (8011d40 <tcp_sent+0x40>)
 8011d22:	f008 ffe1 	bl	801ace8 <iprintf>
    pcb->sent = sent;
 8011d26:	687b      	ldr	r3, [r7, #4]
 8011d28:	683a      	ldr	r2, [r7, #0]
 8011d2a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 8011d2e:	bf00      	nop
 8011d30:	3708      	adds	r7, #8
 8011d32:	46bd      	mov	sp, r7
 8011d34:	bd80      	pop	{r7, pc}
 8011d36:	bf00      	nop
 8011d38:	08020c9c 	.word	0x08020c9c
 8011d3c:	08021260 	.word	0x08021260
 8011d40:	08020ce0 	.word	0x08020ce0

08011d44 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 8011d44:	b580      	push	{r7, lr}
 8011d46:	b082      	sub	sp, #8
 8011d48:	af00      	add	r7, sp, #0
 8011d4a:	6078      	str	r0, [r7, #4]
 8011d4c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8011d4e:	687b      	ldr	r3, [r7, #4]
 8011d50:	2b00      	cmp	r3, #0
 8011d52:	d00e      	beq.n	8011d72 <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8011d54:	687b      	ldr	r3, [r7, #4]
 8011d56:	7d1b      	ldrb	r3, [r3, #20]
 8011d58:	2b01      	cmp	r3, #1
 8011d5a:	d106      	bne.n	8011d6a <tcp_err+0x26>
 8011d5c:	4b07      	ldr	r3, [pc, #28]	; (8011d7c <tcp_err+0x38>)
 8011d5e:	f640 020d 	movw	r2, #2061	; 0x80d
 8011d62:	4907      	ldr	r1, [pc, #28]	; (8011d80 <tcp_err+0x3c>)
 8011d64:	4807      	ldr	r0, [pc, #28]	; (8011d84 <tcp_err+0x40>)
 8011d66:	f008 ffbf 	bl	801ace8 <iprintf>
    pcb->errf = err;
 8011d6a:	687b      	ldr	r3, [r7, #4]
 8011d6c:	683a      	ldr	r2, [r7, #0]
 8011d6e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  }
}
 8011d72:	bf00      	nop
 8011d74:	3708      	adds	r7, #8
 8011d76:	46bd      	mov	sp, r7
 8011d78:	bd80      	pop	{r7, pc}
 8011d7a:	bf00      	nop
 8011d7c:	08020c9c 	.word	0x08020c9c
 8011d80:	08021288 	.word	0x08021288
 8011d84:	08020ce0 	.word	0x08020ce0

08011d88 <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 8011d88:	b480      	push	{r7}
 8011d8a:	b085      	sub	sp, #20
 8011d8c:	af00      	add	r7, sp, #0
 8011d8e:	6078      	str	r0, [r7, #4]
 8011d90:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 8011d92:	687b      	ldr	r3, [r7, #4]
 8011d94:	2b00      	cmp	r3, #0
 8011d96:	d008      	beq.n	8011daa <tcp_accept+0x22>
 8011d98:	687b      	ldr	r3, [r7, #4]
 8011d9a:	7d1b      	ldrb	r3, [r3, #20]
 8011d9c:	2b01      	cmp	r3, #1
 8011d9e:	d104      	bne.n	8011daa <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 8011da0:	687b      	ldr	r3, [r7, #4]
 8011da2:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 8011da4:	68fb      	ldr	r3, [r7, #12]
 8011da6:	683a      	ldr	r2, [r7, #0]
 8011da8:	619a      	str	r2, [r3, #24]
  }
}
 8011daa:	bf00      	nop
 8011dac:	3714      	adds	r7, #20
 8011dae:	46bd      	mov	sp, r7
 8011db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011db4:	4770      	bx	lr
	...

08011db8 <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 8011db8:	b580      	push	{r7, lr}
 8011dba:	b084      	sub	sp, #16
 8011dbc:	af00      	add	r7, sp, #0
 8011dbe:	60f8      	str	r0, [r7, #12]
 8011dc0:	60b9      	str	r1, [r7, #8]
 8011dc2:	4613      	mov	r3, r2
 8011dc4:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 8011dc6:	68fb      	ldr	r3, [r7, #12]
 8011dc8:	2b00      	cmp	r3, #0
 8011dca:	d107      	bne.n	8011ddc <tcp_poll+0x24>
 8011dcc:	4b0e      	ldr	r3, [pc, #56]	; (8011e08 <tcp_poll+0x50>)
 8011dce:	f640 023d 	movw	r2, #2109	; 0x83d
 8011dd2:	490e      	ldr	r1, [pc, #56]	; (8011e0c <tcp_poll+0x54>)
 8011dd4:	480e      	ldr	r0, [pc, #56]	; (8011e10 <tcp_poll+0x58>)
 8011dd6:	f008 ff87 	bl	801ace8 <iprintf>
 8011dda:	e011      	b.n	8011e00 <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8011ddc:	68fb      	ldr	r3, [r7, #12]
 8011dde:	7d1b      	ldrb	r3, [r3, #20]
 8011de0:	2b01      	cmp	r3, #1
 8011de2:	d106      	bne.n	8011df2 <tcp_poll+0x3a>
 8011de4:	4b08      	ldr	r3, [pc, #32]	; (8011e08 <tcp_poll+0x50>)
 8011de6:	f640 023e 	movw	r2, #2110	; 0x83e
 8011dea:	490a      	ldr	r1, [pc, #40]	; (8011e14 <tcp_poll+0x5c>)
 8011dec:	4808      	ldr	r0, [pc, #32]	; (8011e10 <tcp_poll+0x58>)
 8011dee:	f008 ff7b 	bl	801ace8 <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 8011df2:	68fb      	ldr	r3, [r7, #12]
 8011df4:	68ba      	ldr	r2, [r7, #8]
 8011df6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 8011dfa:	68fb      	ldr	r3, [r7, #12]
 8011dfc:	79fa      	ldrb	r2, [r7, #7]
 8011dfe:	775a      	strb	r2, [r3, #29]
}
 8011e00:	3710      	adds	r7, #16
 8011e02:	46bd      	mov	sp, r7
 8011e04:	bd80      	pop	{r7, pc}
 8011e06:	bf00      	nop
 8011e08:	08020c9c 	.word	0x08020c9c
 8011e0c:	080212b0 	.word	0x080212b0
 8011e10:	08020ce0 	.word	0x08020ce0
 8011e14:	080212c8 	.word	0x080212c8

08011e18 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8011e18:	b580      	push	{r7, lr}
 8011e1a:	b082      	sub	sp, #8
 8011e1c:	af00      	add	r7, sp, #0
 8011e1e:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8011e20:	687b      	ldr	r3, [r7, #4]
 8011e22:	2b00      	cmp	r3, #0
 8011e24:	d107      	bne.n	8011e36 <tcp_pcb_purge+0x1e>
 8011e26:	4b21      	ldr	r3, [pc, #132]	; (8011eac <tcp_pcb_purge+0x94>)
 8011e28:	f640 0251 	movw	r2, #2129	; 0x851
 8011e2c:	4920      	ldr	r1, [pc, #128]	; (8011eb0 <tcp_pcb_purge+0x98>)
 8011e2e:	4821      	ldr	r0, [pc, #132]	; (8011eb4 <tcp_pcb_purge+0x9c>)
 8011e30:	f008 ff5a 	bl	801ace8 <iprintf>
 8011e34:	e037      	b.n	8011ea6 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8011e36:	687b      	ldr	r3, [r7, #4]
 8011e38:	7d1b      	ldrb	r3, [r3, #20]
 8011e3a:	2b00      	cmp	r3, #0
 8011e3c:	d033      	beq.n	8011ea6 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8011e3e:	687b      	ldr	r3, [r7, #4]
 8011e40:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8011e42:	2b0a      	cmp	r3, #10
 8011e44:	d02f      	beq.n	8011ea6 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8011e46:	687b      	ldr	r3, [r7, #4]
 8011e48:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8011e4a:	2b01      	cmp	r3, #1
 8011e4c:	d02b      	beq.n	8011ea6 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8011e4e:	687b      	ldr	r3, [r7, #4]
 8011e50:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011e52:	2b00      	cmp	r3, #0
 8011e54:	d007      	beq.n	8011e66 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8011e56:	687b      	ldr	r3, [r7, #4]
 8011e58:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011e5a:	4618      	mov	r0, r3
 8011e5c:	f7fe f8e6 	bl	801002c <pbuf_free>
      pcb->refused_data = NULL;
 8011e60:	687b      	ldr	r3, [r7, #4]
 8011e62:	2200      	movs	r2, #0
 8011e64:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8011e66:	687b      	ldr	r3, [r7, #4]
 8011e68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011e6a:	2b00      	cmp	r3, #0
 8011e6c:	d002      	beq.n	8011e74 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8011e6e:	6878      	ldr	r0, [r7, #4]
 8011e70:	f000 f986 	bl	8012180 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8011e74:	687b      	ldr	r3, [r7, #4]
 8011e76:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011e7a:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 8011e7c:	687b      	ldr	r3, [r7, #4]
 8011e7e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011e80:	4618      	mov	r0, r3
 8011e82:	f7ff fcfb 	bl	801187c <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8011e86:	687b      	ldr	r3, [r7, #4]
 8011e88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011e8a:	4618      	mov	r0, r3
 8011e8c:	f7ff fcf6 	bl	801187c <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8011e90:	687b      	ldr	r3, [r7, #4]
 8011e92:	2200      	movs	r2, #0
 8011e94:	66da      	str	r2, [r3, #108]	; 0x6c
 8011e96:	687b      	ldr	r3, [r7, #4]
 8011e98:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8011e9a:	687b      	ldr	r3, [r7, #4]
 8011e9c:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8011e9e:	687b      	ldr	r3, [r7, #4]
 8011ea0:	2200      	movs	r2, #0
 8011ea2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8011ea6:	3708      	adds	r7, #8
 8011ea8:	46bd      	mov	sp, r7
 8011eaa:	bd80      	pop	{r7, pc}
 8011eac:	08020c9c 	.word	0x08020c9c
 8011eb0:	080212e8 	.word	0x080212e8
 8011eb4:	08020ce0 	.word	0x08020ce0

08011eb8 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8011eb8:	b580      	push	{r7, lr}
 8011eba:	b084      	sub	sp, #16
 8011ebc:	af00      	add	r7, sp, #0
 8011ebe:	6078      	str	r0, [r7, #4]
 8011ec0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8011ec2:	683b      	ldr	r3, [r7, #0]
 8011ec4:	2b00      	cmp	r3, #0
 8011ec6:	d106      	bne.n	8011ed6 <tcp_pcb_remove+0x1e>
 8011ec8:	4b3e      	ldr	r3, [pc, #248]	; (8011fc4 <tcp_pcb_remove+0x10c>)
 8011eca:	f640 0283 	movw	r2, #2179	; 0x883
 8011ece:	493e      	ldr	r1, [pc, #248]	; (8011fc8 <tcp_pcb_remove+0x110>)
 8011ed0:	483e      	ldr	r0, [pc, #248]	; (8011fcc <tcp_pcb_remove+0x114>)
 8011ed2:	f008 ff09 	bl	801ace8 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8011ed6:	687b      	ldr	r3, [r7, #4]
 8011ed8:	2b00      	cmp	r3, #0
 8011eda:	d106      	bne.n	8011eea <tcp_pcb_remove+0x32>
 8011edc:	4b39      	ldr	r3, [pc, #228]	; (8011fc4 <tcp_pcb_remove+0x10c>)
 8011ede:	f640 0284 	movw	r2, #2180	; 0x884
 8011ee2:	493b      	ldr	r1, [pc, #236]	; (8011fd0 <tcp_pcb_remove+0x118>)
 8011ee4:	4839      	ldr	r0, [pc, #228]	; (8011fcc <tcp_pcb_remove+0x114>)
 8011ee6:	f008 feff 	bl	801ace8 <iprintf>

  TCP_RMV(pcblist, pcb);
 8011eea:	687b      	ldr	r3, [r7, #4]
 8011eec:	681b      	ldr	r3, [r3, #0]
 8011eee:	683a      	ldr	r2, [r7, #0]
 8011ef0:	429a      	cmp	r2, r3
 8011ef2:	d105      	bne.n	8011f00 <tcp_pcb_remove+0x48>
 8011ef4:	687b      	ldr	r3, [r7, #4]
 8011ef6:	681b      	ldr	r3, [r3, #0]
 8011ef8:	68da      	ldr	r2, [r3, #12]
 8011efa:	687b      	ldr	r3, [r7, #4]
 8011efc:	601a      	str	r2, [r3, #0]
 8011efe:	e013      	b.n	8011f28 <tcp_pcb_remove+0x70>
 8011f00:	687b      	ldr	r3, [r7, #4]
 8011f02:	681b      	ldr	r3, [r3, #0]
 8011f04:	60fb      	str	r3, [r7, #12]
 8011f06:	e00c      	b.n	8011f22 <tcp_pcb_remove+0x6a>
 8011f08:	68fb      	ldr	r3, [r7, #12]
 8011f0a:	68db      	ldr	r3, [r3, #12]
 8011f0c:	683a      	ldr	r2, [r7, #0]
 8011f0e:	429a      	cmp	r2, r3
 8011f10:	d104      	bne.n	8011f1c <tcp_pcb_remove+0x64>
 8011f12:	683b      	ldr	r3, [r7, #0]
 8011f14:	68da      	ldr	r2, [r3, #12]
 8011f16:	68fb      	ldr	r3, [r7, #12]
 8011f18:	60da      	str	r2, [r3, #12]
 8011f1a:	e005      	b.n	8011f28 <tcp_pcb_remove+0x70>
 8011f1c:	68fb      	ldr	r3, [r7, #12]
 8011f1e:	68db      	ldr	r3, [r3, #12]
 8011f20:	60fb      	str	r3, [r7, #12]
 8011f22:	68fb      	ldr	r3, [r7, #12]
 8011f24:	2b00      	cmp	r3, #0
 8011f26:	d1ef      	bne.n	8011f08 <tcp_pcb_remove+0x50>
 8011f28:	683b      	ldr	r3, [r7, #0]
 8011f2a:	2200      	movs	r2, #0
 8011f2c:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8011f2e:	6838      	ldr	r0, [r7, #0]
 8011f30:	f7ff ff72 	bl	8011e18 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8011f34:	683b      	ldr	r3, [r7, #0]
 8011f36:	7d1b      	ldrb	r3, [r3, #20]
 8011f38:	2b0a      	cmp	r3, #10
 8011f3a:	d013      	beq.n	8011f64 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8011f3c:	683b      	ldr	r3, [r7, #0]
 8011f3e:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8011f40:	2b01      	cmp	r3, #1
 8011f42:	d00f      	beq.n	8011f64 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8011f44:	683b      	ldr	r3, [r7, #0]
 8011f46:	8b5b      	ldrh	r3, [r3, #26]
 8011f48:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8011f4c:	2b00      	cmp	r3, #0
 8011f4e:	d009      	beq.n	8011f64 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8011f50:	683b      	ldr	r3, [r7, #0]
 8011f52:	8b5b      	ldrh	r3, [r3, #26]
 8011f54:	f043 0302 	orr.w	r3, r3, #2
 8011f58:	b29a      	uxth	r2, r3
 8011f5a:	683b      	ldr	r3, [r7, #0]
 8011f5c:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8011f5e:	6838      	ldr	r0, [r7, #0]
 8011f60:	f003 fbc2 	bl	80156e8 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8011f64:	683b      	ldr	r3, [r7, #0]
 8011f66:	7d1b      	ldrb	r3, [r3, #20]
 8011f68:	2b01      	cmp	r3, #1
 8011f6a:	d020      	beq.n	8011fae <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8011f6c:	683b      	ldr	r3, [r7, #0]
 8011f6e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011f70:	2b00      	cmp	r3, #0
 8011f72:	d006      	beq.n	8011f82 <tcp_pcb_remove+0xca>
 8011f74:	4b13      	ldr	r3, [pc, #76]	; (8011fc4 <tcp_pcb_remove+0x10c>)
 8011f76:	f640 0293 	movw	r2, #2195	; 0x893
 8011f7a:	4916      	ldr	r1, [pc, #88]	; (8011fd4 <tcp_pcb_remove+0x11c>)
 8011f7c:	4813      	ldr	r0, [pc, #76]	; (8011fcc <tcp_pcb_remove+0x114>)
 8011f7e:	f008 feb3 	bl	801ace8 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8011f82:	683b      	ldr	r3, [r7, #0]
 8011f84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011f86:	2b00      	cmp	r3, #0
 8011f88:	d006      	beq.n	8011f98 <tcp_pcb_remove+0xe0>
 8011f8a:	4b0e      	ldr	r3, [pc, #56]	; (8011fc4 <tcp_pcb_remove+0x10c>)
 8011f8c:	f640 0294 	movw	r2, #2196	; 0x894
 8011f90:	4911      	ldr	r1, [pc, #68]	; (8011fd8 <tcp_pcb_remove+0x120>)
 8011f92:	480e      	ldr	r0, [pc, #56]	; (8011fcc <tcp_pcb_remove+0x114>)
 8011f94:	f008 fea8 	bl	801ace8 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8011f98:	683b      	ldr	r3, [r7, #0]
 8011f9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011f9c:	2b00      	cmp	r3, #0
 8011f9e:	d006      	beq.n	8011fae <tcp_pcb_remove+0xf6>
 8011fa0:	4b08      	ldr	r3, [pc, #32]	; (8011fc4 <tcp_pcb_remove+0x10c>)
 8011fa2:	f640 0296 	movw	r2, #2198	; 0x896
 8011fa6:	490d      	ldr	r1, [pc, #52]	; (8011fdc <tcp_pcb_remove+0x124>)
 8011fa8:	4808      	ldr	r0, [pc, #32]	; (8011fcc <tcp_pcb_remove+0x114>)
 8011faa:	f008 fe9d 	bl	801ace8 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8011fae:	683b      	ldr	r3, [r7, #0]
 8011fb0:	2200      	movs	r2, #0
 8011fb2:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8011fb4:	683b      	ldr	r3, [r7, #0]
 8011fb6:	2200      	movs	r2, #0
 8011fb8:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8011fba:	bf00      	nop
 8011fbc:	3710      	adds	r7, #16
 8011fbe:	46bd      	mov	sp, r7
 8011fc0:	bd80      	pop	{r7, pc}
 8011fc2:	bf00      	nop
 8011fc4:	08020c9c 	.word	0x08020c9c
 8011fc8:	08021304 	.word	0x08021304
 8011fcc:	08020ce0 	.word	0x08020ce0
 8011fd0:	08021320 	.word	0x08021320
 8011fd4:	08021340 	.word	0x08021340
 8011fd8:	08021358 	.word	0x08021358
 8011fdc:	08021374 	.word	0x08021374

08011fe0 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8011fe0:	b580      	push	{r7, lr}
 8011fe2:	b082      	sub	sp, #8
 8011fe4:	af00      	add	r7, sp, #0
 8011fe6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8011fe8:	687b      	ldr	r3, [r7, #4]
 8011fea:	2b00      	cmp	r3, #0
 8011fec:	d106      	bne.n	8011ffc <tcp_next_iss+0x1c>
 8011fee:	4b0a      	ldr	r3, [pc, #40]	; (8012018 <tcp_next_iss+0x38>)
 8011ff0:	f640 02af 	movw	r2, #2223	; 0x8af
 8011ff4:	4909      	ldr	r1, [pc, #36]	; (801201c <tcp_next_iss+0x3c>)
 8011ff6:	480a      	ldr	r0, [pc, #40]	; (8012020 <tcp_next_iss+0x40>)
 8011ff8:	f008 fe76 	bl	801ace8 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8011ffc:	4b09      	ldr	r3, [pc, #36]	; (8012024 <tcp_next_iss+0x44>)
 8011ffe:	681a      	ldr	r2, [r3, #0]
 8012000:	4b09      	ldr	r3, [pc, #36]	; (8012028 <tcp_next_iss+0x48>)
 8012002:	681b      	ldr	r3, [r3, #0]
 8012004:	4413      	add	r3, r2
 8012006:	4a07      	ldr	r2, [pc, #28]	; (8012024 <tcp_next_iss+0x44>)
 8012008:	6013      	str	r3, [r2, #0]
  return iss;
 801200a:	4b06      	ldr	r3, [pc, #24]	; (8012024 <tcp_next_iss+0x44>)
 801200c:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 801200e:	4618      	mov	r0, r3
 8012010:	3708      	adds	r7, #8
 8012012:	46bd      	mov	sp, r7
 8012014:	bd80      	pop	{r7, pc}
 8012016:	bf00      	nop
 8012018:	08020c9c 	.word	0x08020c9c
 801201c:	0802138c 	.word	0x0802138c
 8012020:	08020ce0 	.word	0x08020ce0
 8012024:	20000018 	.word	0x20000018
 8012028:	20007ca4 	.word	0x20007ca4

0801202c <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 801202c:	b580      	push	{r7, lr}
 801202e:	b086      	sub	sp, #24
 8012030:	af00      	add	r7, sp, #0
 8012032:	4603      	mov	r3, r0
 8012034:	60b9      	str	r1, [r7, #8]
 8012036:	607a      	str	r2, [r7, #4]
 8012038:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 801203a:	687b      	ldr	r3, [r7, #4]
 801203c:	2b00      	cmp	r3, #0
 801203e:	d106      	bne.n	801204e <tcp_eff_send_mss_netif+0x22>
 8012040:	4b14      	ldr	r3, [pc, #80]	; (8012094 <tcp_eff_send_mss_netif+0x68>)
 8012042:	f640 02c5 	movw	r2, #2245	; 0x8c5
 8012046:	4914      	ldr	r1, [pc, #80]	; (8012098 <tcp_eff_send_mss_netif+0x6c>)
 8012048:	4814      	ldr	r0, [pc, #80]	; (801209c <tcp_eff_send_mss_netif+0x70>)
 801204a:	f008 fe4d 	bl	801ace8 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 801204e:	68bb      	ldr	r3, [r7, #8]
 8012050:	2b00      	cmp	r3, #0
 8012052:	d101      	bne.n	8012058 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8012054:	89fb      	ldrh	r3, [r7, #14]
 8012056:	e019      	b.n	801208c <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8012058:	68bb      	ldr	r3, [r7, #8]
 801205a:	8c1b      	ldrh	r3, [r3, #32]
 801205c:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 801205e:	8afb      	ldrh	r3, [r7, #22]
 8012060:	2b00      	cmp	r3, #0
 8012062:	d012      	beq.n	801208a <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8012064:	2328      	movs	r3, #40	; 0x28
 8012066:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8012068:	8afa      	ldrh	r2, [r7, #22]
 801206a:	8abb      	ldrh	r3, [r7, #20]
 801206c:	429a      	cmp	r2, r3
 801206e:	d904      	bls.n	801207a <tcp_eff_send_mss_netif+0x4e>
 8012070:	8afa      	ldrh	r2, [r7, #22]
 8012072:	8abb      	ldrh	r3, [r7, #20]
 8012074:	1ad3      	subs	r3, r2, r3
 8012076:	b29b      	uxth	r3, r3
 8012078:	e000      	b.n	801207c <tcp_eff_send_mss_netif+0x50>
 801207a:	2300      	movs	r3, #0
 801207c:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 801207e:	8a7a      	ldrh	r2, [r7, #18]
 8012080:	89fb      	ldrh	r3, [r7, #14]
 8012082:	4293      	cmp	r3, r2
 8012084:	bf28      	it	cs
 8012086:	4613      	movcs	r3, r2
 8012088:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 801208a:	89fb      	ldrh	r3, [r7, #14]
}
 801208c:	4618      	mov	r0, r3
 801208e:	3718      	adds	r7, #24
 8012090:	46bd      	mov	sp, r7
 8012092:	bd80      	pop	{r7, pc}
 8012094:	08020c9c 	.word	0x08020c9c
 8012098:	080213a8 	.word	0x080213a8
 801209c:	08020ce0 	.word	0x08020ce0

080120a0 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 80120a0:	b580      	push	{r7, lr}
 80120a2:	b084      	sub	sp, #16
 80120a4:	af00      	add	r7, sp, #0
 80120a6:	6078      	str	r0, [r7, #4]
 80120a8:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 80120aa:	683b      	ldr	r3, [r7, #0]
 80120ac:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 80120ae:	687b      	ldr	r3, [r7, #4]
 80120b0:	2b00      	cmp	r3, #0
 80120b2:	d119      	bne.n	80120e8 <tcp_netif_ip_addr_changed_pcblist+0x48>
 80120b4:	4b10      	ldr	r3, [pc, #64]	; (80120f8 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 80120b6:	f44f 6210 	mov.w	r2, #2304	; 0x900
 80120ba:	4910      	ldr	r1, [pc, #64]	; (80120fc <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 80120bc:	4810      	ldr	r0, [pc, #64]	; (8012100 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 80120be:	f008 fe13 	bl	801ace8 <iprintf>

  while (pcb != NULL) {
 80120c2:	e011      	b.n	80120e8 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 80120c4:	68fb      	ldr	r3, [r7, #12]
 80120c6:	681a      	ldr	r2, [r3, #0]
 80120c8:	687b      	ldr	r3, [r7, #4]
 80120ca:	681b      	ldr	r3, [r3, #0]
 80120cc:	429a      	cmp	r2, r3
 80120ce:	d108      	bne.n	80120e2 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 80120d0:	68fb      	ldr	r3, [r7, #12]
 80120d2:	68db      	ldr	r3, [r3, #12]
 80120d4:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 80120d6:	68f8      	ldr	r0, [r7, #12]
 80120d8:	f7fe fd9e 	bl	8010c18 <tcp_abort>
      pcb = next;
 80120dc:	68bb      	ldr	r3, [r7, #8]
 80120de:	60fb      	str	r3, [r7, #12]
 80120e0:	e002      	b.n	80120e8 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 80120e2:	68fb      	ldr	r3, [r7, #12]
 80120e4:	68db      	ldr	r3, [r3, #12]
 80120e6:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 80120e8:	68fb      	ldr	r3, [r7, #12]
 80120ea:	2b00      	cmp	r3, #0
 80120ec:	d1ea      	bne.n	80120c4 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 80120ee:	bf00      	nop
 80120f0:	3710      	adds	r7, #16
 80120f2:	46bd      	mov	sp, r7
 80120f4:	bd80      	pop	{r7, pc}
 80120f6:	bf00      	nop
 80120f8:	08020c9c 	.word	0x08020c9c
 80120fc:	080213d0 	.word	0x080213d0
 8012100:	08020ce0 	.word	0x08020ce0

08012104 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8012104:	b580      	push	{r7, lr}
 8012106:	b084      	sub	sp, #16
 8012108:	af00      	add	r7, sp, #0
 801210a:	6078      	str	r0, [r7, #4]
 801210c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 801210e:	687b      	ldr	r3, [r7, #4]
 8012110:	2b00      	cmp	r3, #0
 8012112:	d02a      	beq.n	801216a <tcp_netif_ip_addr_changed+0x66>
 8012114:	687b      	ldr	r3, [r7, #4]
 8012116:	681b      	ldr	r3, [r3, #0]
 8012118:	2b00      	cmp	r3, #0
 801211a:	d026      	beq.n	801216a <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 801211c:	4b15      	ldr	r3, [pc, #84]	; (8012174 <tcp_netif_ip_addr_changed+0x70>)
 801211e:	681b      	ldr	r3, [r3, #0]
 8012120:	4619      	mov	r1, r3
 8012122:	6878      	ldr	r0, [r7, #4]
 8012124:	f7ff ffbc 	bl	80120a0 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8012128:	4b13      	ldr	r3, [pc, #76]	; (8012178 <tcp_netif_ip_addr_changed+0x74>)
 801212a:	681b      	ldr	r3, [r3, #0]
 801212c:	4619      	mov	r1, r3
 801212e:	6878      	ldr	r0, [r7, #4]
 8012130:	f7ff ffb6 	bl	80120a0 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8012134:	683b      	ldr	r3, [r7, #0]
 8012136:	2b00      	cmp	r3, #0
 8012138:	d017      	beq.n	801216a <tcp_netif_ip_addr_changed+0x66>
 801213a:	683b      	ldr	r3, [r7, #0]
 801213c:	681b      	ldr	r3, [r3, #0]
 801213e:	2b00      	cmp	r3, #0
 8012140:	d013      	beq.n	801216a <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8012142:	4b0e      	ldr	r3, [pc, #56]	; (801217c <tcp_netif_ip_addr_changed+0x78>)
 8012144:	681b      	ldr	r3, [r3, #0]
 8012146:	60fb      	str	r3, [r7, #12]
 8012148:	e00c      	b.n	8012164 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 801214a:	68fb      	ldr	r3, [r7, #12]
 801214c:	681a      	ldr	r2, [r3, #0]
 801214e:	687b      	ldr	r3, [r7, #4]
 8012150:	681b      	ldr	r3, [r3, #0]
 8012152:	429a      	cmp	r2, r3
 8012154:	d103      	bne.n	801215e <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8012156:	683b      	ldr	r3, [r7, #0]
 8012158:	681a      	ldr	r2, [r3, #0]
 801215a:	68fb      	ldr	r3, [r7, #12]
 801215c:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801215e:	68fb      	ldr	r3, [r7, #12]
 8012160:	68db      	ldr	r3, [r3, #12]
 8012162:	60fb      	str	r3, [r7, #12]
 8012164:	68fb      	ldr	r3, [r7, #12]
 8012166:	2b00      	cmp	r3, #0
 8012168:	d1ef      	bne.n	801214a <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 801216a:	bf00      	nop
 801216c:	3710      	adds	r7, #16
 801216e:	46bd      	mov	sp, r7
 8012170:	bd80      	pop	{r7, pc}
 8012172:	bf00      	nop
 8012174:	20007ca0 	.word	0x20007ca0
 8012178:	20007cac 	.word	0x20007cac
 801217c:	20007ca8 	.word	0x20007ca8

08012180 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8012180:	b580      	push	{r7, lr}
 8012182:	b082      	sub	sp, #8
 8012184:	af00      	add	r7, sp, #0
 8012186:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8012188:	687b      	ldr	r3, [r7, #4]
 801218a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801218c:	2b00      	cmp	r3, #0
 801218e:	d007      	beq.n	80121a0 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8012190:	687b      	ldr	r3, [r7, #4]
 8012192:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012194:	4618      	mov	r0, r3
 8012196:	f7ff fb71 	bl	801187c <tcp_segs_free>
    pcb->ooseq = NULL;
 801219a:	687b      	ldr	r3, [r7, #4]
 801219c:	2200      	movs	r2, #0
 801219e:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 80121a0:	bf00      	nop
 80121a2:	3708      	adds	r7, #8
 80121a4:	46bd      	mov	sp, r7
 80121a6:	bd80      	pop	{r7, pc}

080121a8 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 80121a8:	b590      	push	{r4, r7, lr}
 80121aa:	b08d      	sub	sp, #52	; 0x34
 80121ac:	af04      	add	r7, sp, #16
 80121ae:	6078      	str	r0, [r7, #4]
 80121b0:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 80121b2:	687b      	ldr	r3, [r7, #4]
 80121b4:	2b00      	cmp	r3, #0
 80121b6:	d105      	bne.n	80121c4 <tcp_input+0x1c>
 80121b8:	4b9b      	ldr	r3, [pc, #620]	; (8012428 <tcp_input+0x280>)
 80121ba:	2283      	movs	r2, #131	; 0x83
 80121bc:	499b      	ldr	r1, [pc, #620]	; (801242c <tcp_input+0x284>)
 80121be:	489c      	ldr	r0, [pc, #624]	; (8012430 <tcp_input+0x288>)
 80121c0:	f008 fd92 	bl	801ace8 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 80121c4:	687b      	ldr	r3, [r7, #4]
 80121c6:	685b      	ldr	r3, [r3, #4]
 80121c8:	4a9a      	ldr	r2, [pc, #616]	; (8012434 <tcp_input+0x28c>)
 80121ca:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 80121cc:	687b      	ldr	r3, [r7, #4]
 80121ce:	895b      	ldrh	r3, [r3, #10]
 80121d0:	2b13      	cmp	r3, #19
 80121d2:	f240 83c4 	bls.w	801295e <tcp_input+0x7b6>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80121d6:	4b98      	ldr	r3, [pc, #608]	; (8012438 <tcp_input+0x290>)
 80121d8:	695a      	ldr	r2, [r3, #20]
 80121da:	4b97      	ldr	r3, [pc, #604]	; (8012438 <tcp_input+0x290>)
 80121dc:	681b      	ldr	r3, [r3, #0]
 80121de:	4619      	mov	r1, r3
 80121e0:	4610      	mov	r0, r2
 80121e2:	f006 fc47 	bl	8018a74 <ip4_addr_isbroadcast_u32>
 80121e6:	4603      	mov	r3, r0
 80121e8:	2b00      	cmp	r3, #0
 80121ea:	f040 83ba 	bne.w	8012962 <tcp_input+0x7ba>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 80121ee:	4b92      	ldr	r3, [pc, #584]	; (8012438 <tcp_input+0x290>)
 80121f0:	695b      	ldr	r3, [r3, #20]
 80121f2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80121f6:	2be0      	cmp	r3, #224	; 0xe0
 80121f8:	f000 83b3 	beq.w	8012962 <tcp_input+0x7ba>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 80121fc:	4b8d      	ldr	r3, [pc, #564]	; (8012434 <tcp_input+0x28c>)
 80121fe:	681b      	ldr	r3, [r3, #0]
 8012200:	899b      	ldrh	r3, [r3, #12]
 8012202:	b29b      	uxth	r3, r3
 8012204:	4618      	mov	r0, r3
 8012206:	f7fc fbe1 	bl	800e9cc <lwip_htons>
 801220a:	4603      	mov	r3, r0
 801220c:	0b1b      	lsrs	r3, r3, #12
 801220e:	b29b      	uxth	r3, r3
 8012210:	b2db      	uxtb	r3, r3
 8012212:	009b      	lsls	r3, r3, #2
 8012214:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8012216:	7cbb      	ldrb	r3, [r7, #18]
 8012218:	2b13      	cmp	r3, #19
 801221a:	f240 83a2 	bls.w	8012962 <tcp_input+0x7ba>
 801221e:	7cbb      	ldrb	r3, [r7, #18]
 8012220:	b29a      	uxth	r2, r3
 8012222:	687b      	ldr	r3, [r7, #4]
 8012224:	891b      	ldrh	r3, [r3, #8]
 8012226:	429a      	cmp	r2, r3
 8012228:	f200 839b 	bhi.w	8012962 <tcp_input+0x7ba>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 801222c:	7cbb      	ldrb	r3, [r7, #18]
 801222e:	b29b      	uxth	r3, r3
 8012230:	3b14      	subs	r3, #20
 8012232:	b29a      	uxth	r2, r3
 8012234:	4b81      	ldr	r3, [pc, #516]	; (801243c <tcp_input+0x294>)
 8012236:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8012238:	4b81      	ldr	r3, [pc, #516]	; (8012440 <tcp_input+0x298>)
 801223a:	2200      	movs	r2, #0
 801223c:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 801223e:	687b      	ldr	r3, [r7, #4]
 8012240:	895a      	ldrh	r2, [r3, #10]
 8012242:	7cbb      	ldrb	r3, [r7, #18]
 8012244:	b29b      	uxth	r3, r3
 8012246:	429a      	cmp	r2, r3
 8012248:	d309      	bcc.n	801225e <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 801224a:	4b7c      	ldr	r3, [pc, #496]	; (801243c <tcp_input+0x294>)
 801224c:	881a      	ldrh	r2, [r3, #0]
 801224e:	4b7d      	ldr	r3, [pc, #500]	; (8012444 <tcp_input+0x29c>)
 8012250:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8012252:	7cbb      	ldrb	r3, [r7, #18]
 8012254:	4619      	mov	r1, r3
 8012256:	6878      	ldr	r0, [r7, #4]
 8012258:	f7fd fe62 	bl	800ff20 <pbuf_remove_header>
 801225c:	e04e      	b.n	80122fc <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 801225e:	687b      	ldr	r3, [r7, #4]
 8012260:	681b      	ldr	r3, [r3, #0]
 8012262:	2b00      	cmp	r3, #0
 8012264:	d105      	bne.n	8012272 <tcp_input+0xca>
 8012266:	4b70      	ldr	r3, [pc, #448]	; (8012428 <tcp_input+0x280>)
 8012268:	22c2      	movs	r2, #194	; 0xc2
 801226a:	4977      	ldr	r1, [pc, #476]	; (8012448 <tcp_input+0x2a0>)
 801226c:	4870      	ldr	r0, [pc, #448]	; (8012430 <tcp_input+0x288>)
 801226e:	f008 fd3b 	bl	801ace8 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8012272:	2114      	movs	r1, #20
 8012274:	6878      	ldr	r0, [r7, #4]
 8012276:	f7fd fe53 	bl	800ff20 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 801227a:	687b      	ldr	r3, [r7, #4]
 801227c:	895a      	ldrh	r2, [r3, #10]
 801227e:	4b71      	ldr	r3, [pc, #452]	; (8012444 <tcp_input+0x29c>)
 8012280:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8012282:	4b6e      	ldr	r3, [pc, #440]	; (801243c <tcp_input+0x294>)
 8012284:	881a      	ldrh	r2, [r3, #0]
 8012286:	4b6f      	ldr	r3, [pc, #444]	; (8012444 <tcp_input+0x29c>)
 8012288:	881b      	ldrh	r3, [r3, #0]
 801228a:	1ad3      	subs	r3, r2, r3
 801228c:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 801228e:	4b6d      	ldr	r3, [pc, #436]	; (8012444 <tcp_input+0x29c>)
 8012290:	881b      	ldrh	r3, [r3, #0]
 8012292:	4619      	mov	r1, r3
 8012294:	6878      	ldr	r0, [r7, #4]
 8012296:	f7fd fe43 	bl	800ff20 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 801229a:	687b      	ldr	r3, [r7, #4]
 801229c:	681b      	ldr	r3, [r3, #0]
 801229e:	895b      	ldrh	r3, [r3, #10]
 80122a0:	8a3a      	ldrh	r2, [r7, #16]
 80122a2:	429a      	cmp	r2, r3
 80122a4:	f200 835f 	bhi.w	8012966 <tcp_input+0x7be>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 80122a8:	687b      	ldr	r3, [r7, #4]
 80122aa:	681b      	ldr	r3, [r3, #0]
 80122ac:	685b      	ldr	r3, [r3, #4]
 80122ae:	4a64      	ldr	r2, [pc, #400]	; (8012440 <tcp_input+0x298>)
 80122b0:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	681b      	ldr	r3, [r3, #0]
 80122b6:	8a3a      	ldrh	r2, [r7, #16]
 80122b8:	4611      	mov	r1, r2
 80122ba:	4618      	mov	r0, r3
 80122bc:	f7fd fe30 	bl	800ff20 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 80122c0:	687b      	ldr	r3, [r7, #4]
 80122c2:	891a      	ldrh	r2, [r3, #8]
 80122c4:	8a3b      	ldrh	r3, [r7, #16]
 80122c6:	1ad3      	subs	r3, r2, r3
 80122c8:	b29a      	uxth	r2, r3
 80122ca:	687b      	ldr	r3, [r7, #4]
 80122cc:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 80122ce:	687b      	ldr	r3, [r7, #4]
 80122d0:	895b      	ldrh	r3, [r3, #10]
 80122d2:	2b00      	cmp	r3, #0
 80122d4:	d005      	beq.n	80122e2 <tcp_input+0x13a>
 80122d6:	4b54      	ldr	r3, [pc, #336]	; (8012428 <tcp_input+0x280>)
 80122d8:	22df      	movs	r2, #223	; 0xdf
 80122da:	495c      	ldr	r1, [pc, #368]	; (801244c <tcp_input+0x2a4>)
 80122dc:	4854      	ldr	r0, [pc, #336]	; (8012430 <tcp_input+0x288>)
 80122de:	f008 fd03 	bl	801ace8 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 80122e2:	687b      	ldr	r3, [r7, #4]
 80122e4:	891a      	ldrh	r2, [r3, #8]
 80122e6:	687b      	ldr	r3, [r7, #4]
 80122e8:	681b      	ldr	r3, [r3, #0]
 80122ea:	891b      	ldrh	r3, [r3, #8]
 80122ec:	429a      	cmp	r2, r3
 80122ee:	d005      	beq.n	80122fc <tcp_input+0x154>
 80122f0:	4b4d      	ldr	r3, [pc, #308]	; (8012428 <tcp_input+0x280>)
 80122f2:	22e0      	movs	r2, #224	; 0xe0
 80122f4:	4956      	ldr	r1, [pc, #344]	; (8012450 <tcp_input+0x2a8>)
 80122f6:	484e      	ldr	r0, [pc, #312]	; (8012430 <tcp_input+0x288>)
 80122f8:	f008 fcf6 	bl	801ace8 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 80122fc:	4b4d      	ldr	r3, [pc, #308]	; (8012434 <tcp_input+0x28c>)
 80122fe:	681b      	ldr	r3, [r3, #0]
 8012300:	881b      	ldrh	r3, [r3, #0]
 8012302:	b29a      	uxth	r2, r3
 8012304:	4b4b      	ldr	r3, [pc, #300]	; (8012434 <tcp_input+0x28c>)
 8012306:	681c      	ldr	r4, [r3, #0]
 8012308:	4610      	mov	r0, r2
 801230a:	f7fc fb5f 	bl	800e9cc <lwip_htons>
 801230e:	4603      	mov	r3, r0
 8012310:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8012312:	4b48      	ldr	r3, [pc, #288]	; (8012434 <tcp_input+0x28c>)
 8012314:	681b      	ldr	r3, [r3, #0]
 8012316:	885b      	ldrh	r3, [r3, #2]
 8012318:	b29a      	uxth	r2, r3
 801231a:	4b46      	ldr	r3, [pc, #280]	; (8012434 <tcp_input+0x28c>)
 801231c:	681c      	ldr	r4, [r3, #0]
 801231e:	4610      	mov	r0, r2
 8012320:	f7fc fb54 	bl	800e9cc <lwip_htons>
 8012324:	4603      	mov	r3, r0
 8012326:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8012328:	4b42      	ldr	r3, [pc, #264]	; (8012434 <tcp_input+0x28c>)
 801232a:	681b      	ldr	r3, [r3, #0]
 801232c:	685a      	ldr	r2, [r3, #4]
 801232e:	4b41      	ldr	r3, [pc, #260]	; (8012434 <tcp_input+0x28c>)
 8012330:	681c      	ldr	r4, [r3, #0]
 8012332:	4610      	mov	r0, r2
 8012334:	f7fc fb5f 	bl	800e9f6 <lwip_htonl>
 8012338:	4603      	mov	r3, r0
 801233a:	6063      	str	r3, [r4, #4]
 801233c:	6863      	ldr	r3, [r4, #4]
 801233e:	4a45      	ldr	r2, [pc, #276]	; (8012454 <tcp_input+0x2ac>)
 8012340:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8012342:	4b3c      	ldr	r3, [pc, #240]	; (8012434 <tcp_input+0x28c>)
 8012344:	681b      	ldr	r3, [r3, #0]
 8012346:	689a      	ldr	r2, [r3, #8]
 8012348:	4b3a      	ldr	r3, [pc, #232]	; (8012434 <tcp_input+0x28c>)
 801234a:	681c      	ldr	r4, [r3, #0]
 801234c:	4610      	mov	r0, r2
 801234e:	f7fc fb52 	bl	800e9f6 <lwip_htonl>
 8012352:	4603      	mov	r3, r0
 8012354:	60a3      	str	r3, [r4, #8]
 8012356:	68a3      	ldr	r3, [r4, #8]
 8012358:	4a3f      	ldr	r2, [pc, #252]	; (8012458 <tcp_input+0x2b0>)
 801235a:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 801235c:	4b35      	ldr	r3, [pc, #212]	; (8012434 <tcp_input+0x28c>)
 801235e:	681b      	ldr	r3, [r3, #0]
 8012360:	89db      	ldrh	r3, [r3, #14]
 8012362:	b29a      	uxth	r2, r3
 8012364:	4b33      	ldr	r3, [pc, #204]	; (8012434 <tcp_input+0x28c>)
 8012366:	681c      	ldr	r4, [r3, #0]
 8012368:	4610      	mov	r0, r2
 801236a:	f7fc fb2f 	bl	800e9cc <lwip_htons>
 801236e:	4603      	mov	r3, r0
 8012370:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8012372:	4b30      	ldr	r3, [pc, #192]	; (8012434 <tcp_input+0x28c>)
 8012374:	681b      	ldr	r3, [r3, #0]
 8012376:	899b      	ldrh	r3, [r3, #12]
 8012378:	b29b      	uxth	r3, r3
 801237a:	4618      	mov	r0, r3
 801237c:	f7fc fb26 	bl	800e9cc <lwip_htons>
 8012380:	4603      	mov	r3, r0
 8012382:	b2db      	uxtb	r3, r3
 8012384:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012388:	b2da      	uxtb	r2, r3
 801238a:	4b34      	ldr	r3, [pc, #208]	; (801245c <tcp_input+0x2b4>)
 801238c:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 801238e:	687b      	ldr	r3, [r7, #4]
 8012390:	891a      	ldrh	r2, [r3, #8]
 8012392:	4b33      	ldr	r3, [pc, #204]	; (8012460 <tcp_input+0x2b8>)
 8012394:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8012396:	4b31      	ldr	r3, [pc, #196]	; (801245c <tcp_input+0x2b4>)
 8012398:	781b      	ldrb	r3, [r3, #0]
 801239a:	f003 0303 	and.w	r3, r3, #3
 801239e:	2b00      	cmp	r3, #0
 80123a0:	d00c      	beq.n	80123bc <tcp_input+0x214>
    tcplen++;
 80123a2:	4b2f      	ldr	r3, [pc, #188]	; (8012460 <tcp_input+0x2b8>)
 80123a4:	881b      	ldrh	r3, [r3, #0]
 80123a6:	3301      	adds	r3, #1
 80123a8:	b29a      	uxth	r2, r3
 80123aa:	4b2d      	ldr	r3, [pc, #180]	; (8012460 <tcp_input+0x2b8>)
 80123ac:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 80123ae:	687b      	ldr	r3, [r7, #4]
 80123b0:	891a      	ldrh	r2, [r3, #8]
 80123b2:	4b2b      	ldr	r3, [pc, #172]	; (8012460 <tcp_input+0x2b8>)
 80123b4:	881b      	ldrh	r3, [r3, #0]
 80123b6:	429a      	cmp	r2, r3
 80123b8:	f200 82d7 	bhi.w	801296a <tcp_input+0x7c2>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 80123bc:	2300      	movs	r3, #0
 80123be:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80123c0:	4b28      	ldr	r3, [pc, #160]	; (8012464 <tcp_input+0x2bc>)
 80123c2:	681b      	ldr	r3, [r3, #0]
 80123c4:	61fb      	str	r3, [r7, #28]
 80123c6:	e09d      	b.n	8012504 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 80123c8:	69fb      	ldr	r3, [r7, #28]
 80123ca:	7d1b      	ldrb	r3, [r3, #20]
 80123cc:	2b00      	cmp	r3, #0
 80123ce:	d105      	bne.n	80123dc <tcp_input+0x234>
 80123d0:	4b15      	ldr	r3, [pc, #84]	; (8012428 <tcp_input+0x280>)
 80123d2:	22fb      	movs	r2, #251	; 0xfb
 80123d4:	4924      	ldr	r1, [pc, #144]	; (8012468 <tcp_input+0x2c0>)
 80123d6:	4816      	ldr	r0, [pc, #88]	; (8012430 <tcp_input+0x288>)
 80123d8:	f008 fc86 	bl	801ace8 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 80123dc:	69fb      	ldr	r3, [r7, #28]
 80123de:	7d1b      	ldrb	r3, [r3, #20]
 80123e0:	2b0a      	cmp	r3, #10
 80123e2:	d105      	bne.n	80123f0 <tcp_input+0x248>
 80123e4:	4b10      	ldr	r3, [pc, #64]	; (8012428 <tcp_input+0x280>)
 80123e6:	22fc      	movs	r2, #252	; 0xfc
 80123e8:	4920      	ldr	r1, [pc, #128]	; (801246c <tcp_input+0x2c4>)
 80123ea:	4811      	ldr	r0, [pc, #68]	; (8012430 <tcp_input+0x288>)
 80123ec:	f008 fc7c 	bl	801ace8 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 80123f0:	69fb      	ldr	r3, [r7, #28]
 80123f2:	7d1b      	ldrb	r3, [r3, #20]
 80123f4:	2b01      	cmp	r3, #1
 80123f6:	d105      	bne.n	8012404 <tcp_input+0x25c>
 80123f8:	4b0b      	ldr	r3, [pc, #44]	; (8012428 <tcp_input+0x280>)
 80123fa:	22fd      	movs	r2, #253	; 0xfd
 80123fc:	491c      	ldr	r1, [pc, #112]	; (8012470 <tcp_input+0x2c8>)
 80123fe:	480c      	ldr	r0, [pc, #48]	; (8012430 <tcp_input+0x288>)
 8012400:	f008 fc72 	bl	801ace8 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012404:	69fb      	ldr	r3, [r7, #28]
 8012406:	7a1b      	ldrb	r3, [r3, #8]
 8012408:	2b00      	cmp	r3, #0
 801240a:	d033      	beq.n	8012474 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801240c:	69fb      	ldr	r3, [r7, #28]
 801240e:	7a1a      	ldrb	r2, [r3, #8]
 8012410:	4b09      	ldr	r3, [pc, #36]	; (8012438 <tcp_input+0x290>)
 8012412:	685b      	ldr	r3, [r3, #4]
 8012414:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8012418:	3301      	adds	r3, #1
 801241a:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801241c:	429a      	cmp	r2, r3
 801241e:	d029      	beq.n	8012474 <tcp_input+0x2cc>
      prev = pcb;
 8012420:	69fb      	ldr	r3, [r7, #28]
 8012422:	61bb      	str	r3, [r7, #24]
      continue;
 8012424:	e06b      	b.n	80124fe <tcp_input+0x356>
 8012426:	bf00      	nop
 8012428:	08021404 	.word	0x08021404
 801242c:	08021438 	.word	0x08021438
 8012430:	08021450 	.word	0x08021450
 8012434:	200008a4 	.word	0x200008a4
 8012438:	2000458c 	.word	0x2000458c
 801243c:	200008a8 	.word	0x200008a8
 8012440:	200008ac 	.word	0x200008ac
 8012444:	200008aa 	.word	0x200008aa
 8012448:	08021478 	.word	0x08021478
 801244c:	08021488 	.word	0x08021488
 8012450:	08021494 	.word	0x08021494
 8012454:	200008b4 	.word	0x200008b4
 8012458:	200008b8 	.word	0x200008b8
 801245c:	200008c0 	.word	0x200008c0
 8012460:	200008be 	.word	0x200008be
 8012464:	20007ca0 	.word	0x20007ca0
 8012468:	080214b4 	.word	0x080214b4
 801246c:	080214dc 	.word	0x080214dc
 8012470:	08021508 	.word	0x08021508
    }

    if (pcb->remote_port == tcphdr->src &&
 8012474:	69fb      	ldr	r3, [r7, #28]
 8012476:	8b1a      	ldrh	r2, [r3, #24]
 8012478:	4b94      	ldr	r3, [pc, #592]	; (80126cc <tcp_input+0x524>)
 801247a:	681b      	ldr	r3, [r3, #0]
 801247c:	881b      	ldrh	r3, [r3, #0]
 801247e:	b29b      	uxth	r3, r3
 8012480:	429a      	cmp	r2, r3
 8012482:	d13a      	bne.n	80124fa <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8012484:	69fb      	ldr	r3, [r7, #28]
 8012486:	8ada      	ldrh	r2, [r3, #22]
 8012488:	4b90      	ldr	r3, [pc, #576]	; (80126cc <tcp_input+0x524>)
 801248a:	681b      	ldr	r3, [r3, #0]
 801248c:	885b      	ldrh	r3, [r3, #2]
 801248e:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8012490:	429a      	cmp	r2, r3
 8012492:	d132      	bne.n	80124fa <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012494:	69fb      	ldr	r3, [r7, #28]
 8012496:	685a      	ldr	r2, [r3, #4]
 8012498:	4b8d      	ldr	r3, [pc, #564]	; (80126d0 <tcp_input+0x528>)
 801249a:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 801249c:	429a      	cmp	r2, r3
 801249e:	d12c      	bne.n	80124fa <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80124a0:	69fb      	ldr	r3, [r7, #28]
 80124a2:	681a      	ldr	r2, [r3, #0]
 80124a4:	4b8a      	ldr	r3, [pc, #552]	; (80126d0 <tcp_input+0x528>)
 80124a6:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80124a8:	429a      	cmp	r2, r3
 80124aa:	d126      	bne.n	80124fa <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 80124ac:	69fb      	ldr	r3, [r7, #28]
 80124ae:	68db      	ldr	r3, [r3, #12]
 80124b0:	69fa      	ldr	r2, [r7, #28]
 80124b2:	429a      	cmp	r2, r3
 80124b4:	d106      	bne.n	80124c4 <tcp_input+0x31c>
 80124b6:	4b87      	ldr	r3, [pc, #540]	; (80126d4 <tcp_input+0x52c>)
 80124b8:	f240 120d 	movw	r2, #269	; 0x10d
 80124bc:	4986      	ldr	r1, [pc, #536]	; (80126d8 <tcp_input+0x530>)
 80124be:	4887      	ldr	r0, [pc, #540]	; (80126dc <tcp_input+0x534>)
 80124c0:	f008 fc12 	bl	801ace8 <iprintf>
      if (prev != NULL) {
 80124c4:	69bb      	ldr	r3, [r7, #24]
 80124c6:	2b00      	cmp	r3, #0
 80124c8:	d00a      	beq.n	80124e0 <tcp_input+0x338>
        prev->next = pcb->next;
 80124ca:	69fb      	ldr	r3, [r7, #28]
 80124cc:	68da      	ldr	r2, [r3, #12]
 80124ce:	69bb      	ldr	r3, [r7, #24]
 80124d0:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 80124d2:	4b83      	ldr	r3, [pc, #524]	; (80126e0 <tcp_input+0x538>)
 80124d4:	681a      	ldr	r2, [r3, #0]
 80124d6:	69fb      	ldr	r3, [r7, #28]
 80124d8:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 80124da:	4a81      	ldr	r2, [pc, #516]	; (80126e0 <tcp_input+0x538>)
 80124dc:	69fb      	ldr	r3, [r7, #28]
 80124de:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 80124e0:	69fb      	ldr	r3, [r7, #28]
 80124e2:	68db      	ldr	r3, [r3, #12]
 80124e4:	69fa      	ldr	r2, [r7, #28]
 80124e6:	429a      	cmp	r2, r3
 80124e8:	d111      	bne.n	801250e <tcp_input+0x366>
 80124ea:	4b7a      	ldr	r3, [pc, #488]	; (80126d4 <tcp_input+0x52c>)
 80124ec:	f240 1215 	movw	r2, #277	; 0x115
 80124f0:	497c      	ldr	r1, [pc, #496]	; (80126e4 <tcp_input+0x53c>)
 80124f2:	487a      	ldr	r0, [pc, #488]	; (80126dc <tcp_input+0x534>)
 80124f4:	f008 fbf8 	bl	801ace8 <iprintf>
      break;
 80124f8:	e009      	b.n	801250e <tcp_input+0x366>
    }
    prev = pcb;
 80124fa:	69fb      	ldr	r3, [r7, #28]
 80124fc:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80124fe:	69fb      	ldr	r3, [r7, #28]
 8012500:	68db      	ldr	r3, [r3, #12]
 8012502:	61fb      	str	r3, [r7, #28]
 8012504:	69fb      	ldr	r3, [r7, #28]
 8012506:	2b00      	cmp	r3, #0
 8012508:	f47f af5e 	bne.w	80123c8 <tcp_input+0x220>
 801250c:	e000      	b.n	8012510 <tcp_input+0x368>
      break;
 801250e:	bf00      	nop
  }

  if (pcb == NULL) {
 8012510:	69fb      	ldr	r3, [r7, #28]
 8012512:	2b00      	cmp	r3, #0
 8012514:	f040 8095 	bne.w	8012642 <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8012518:	4b73      	ldr	r3, [pc, #460]	; (80126e8 <tcp_input+0x540>)
 801251a:	681b      	ldr	r3, [r3, #0]
 801251c:	61fb      	str	r3, [r7, #28]
 801251e:	e03f      	b.n	80125a0 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8012520:	69fb      	ldr	r3, [r7, #28]
 8012522:	7d1b      	ldrb	r3, [r3, #20]
 8012524:	2b0a      	cmp	r3, #10
 8012526:	d006      	beq.n	8012536 <tcp_input+0x38e>
 8012528:	4b6a      	ldr	r3, [pc, #424]	; (80126d4 <tcp_input+0x52c>)
 801252a:	f240 121f 	movw	r2, #287	; 0x11f
 801252e:	496f      	ldr	r1, [pc, #444]	; (80126ec <tcp_input+0x544>)
 8012530:	486a      	ldr	r0, [pc, #424]	; (80126dc <tcp_input+0x534>)
 8012532:	f008 fbd9 	bl	801ace8 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012536:	69fb      	ldr	r3, [r7, #28]
 8012538:	7a1b      	ldrb	r3, [r3, #8]
 801253a:	2b00      	cmp	r3, #0
 801253c:	d009      	beq.n	8012552 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801253e:	69fb      	ldr	r3, [r7, #28]
 8012540:	7a1a      	ldrb	r2, [r3, #8]
 8012542:	4b63      	ldr	r3, [pc, #396]	; (80126d0 <tcp_input+0x528>)
 8012544:	685b      	ldr	r3, [r3, #4]
 8012546:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801254a:	3301      	adds	r3, #1
 801254c:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801254e:	429a      	cmp	r2, r3
 8012550:	d122      	bne.n	8012598 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8012552:	69fb      	ldr	r3, [r7, #28]
 8012554:	8b1a      	ldrh	r2, [r3, #24]
 8012556:	4b5d      	ldr	r3, [pc, #372]	; (80126cc <tcp_input+0x524>)
 8012558:	681b      	ldr	r3, [r3, #0]
 801255a:	881b      	ldrh	r3, [r3, #0]
 801255c:	b29b      	uxth	r3, r3
 801255e:	429a      	cmp	r2, r3
 8012560:	d11b      	bne.n	801259a <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 8012562:	69fb      	ldr	r3, [r7, #28]
 8012564:	8ada      	ldrh	r2, [r3, #22]
 8012566:	4b59      	ldr	r3, [pc, #356]	; (80126cc <tcp_input+0x524>)
 8012568:	681b      	ldr	r3, [r3, #0]
 801256a:	885b      	ldrh	r3, [r3, #2]
 801256c:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 801256e:	429a      	cmp	r2, r3
 8012570:	d113      	bne.n	801259a <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012572:	69fb      	ldr	r3, [r7, #28]
 8012574:	685a      	ldr	r2, [r3, #4]
 8012576:	4b56      	ldr	r3, [pc, #344]	; (80126d0 <tcp_input+0x528>)
 8012578:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 801257a:	429a      	cmp	r2, r3
 801257c:	d10d      	bne.n	801259a <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801257e:	69fb      	ldr	r3, [r7, #28]
 8012580:	681a      	ldr	r2, [r3, #0]
 8012582:	4b53      	ldr	r3, [pc, #332]	; (80126d0 <tcp_input+0x528>)
 8012584:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012586:	429a      	cmp	r2, r3
 8012588:	d107      	bne.n	801259a <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 801258a:	69f8      	ldr	r0, [r7, #28]
 801258c:	f000 fb52 	bl	8012c34 <tcp_timewait_input>
        }
        pbuf_free(p);
 8012590:	6878      	ldr	r0, [r7, #4]
 8012592:	f7fd fd4b 	bl	801002c <pbuf_free>
        return;
 8012596:	e1ee      	b.n	8012976 <tcp_input+0x7ce>
        continue;
 8012598:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801259a:	69fb      	ldr	r3, [r7, #28]
 801259c:	68db      	ldr	r3, [r3, #12]
 801259e:	61fb      	str	r3, [r7, #28]
 80125a0:	69fb      	ldr	r3, [r7, #28]
 80125a2:	2b00      	cmp	r3, #0
 80125a4:	d1bc      	bne.n	8012520 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 80125a6:	2300      	movs	r3, #0
 80125a8:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80125aa:	4b51      	ldr	r3, [pc, #324]	; (80126f0 <tcp_input+0x548>)
 80125ac:	681b      	ldr	r3, [r3, #0]
 80125ae:	617b      	str	r3, [r7, #20]
 80125b0:	e02a      	b.n	8012608 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 80125b2:	697b      	ldr	r3, [r7, #20]
 80125b4:	7a1b      	ldrb	r3, [r3, #8]
 80125b6:	2b00      	cmp	r3, #0
 80125b8:	d00c      	beq.n	80125d4 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80125ba:	697b      	ldr	r3, [r7, #20]
 80125bc:	7a1a      	ldrb	r2, [r3, #8]
 80125be:	4b44      	ldr	r3, [pc, #272]	; (80126d0 <tcp_input+0x528>)
 80125c0:	685b      	ldr	r3, [r3, #4]
 80125c2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80125c6:	3301      	adds	r3, #1
 80125c8:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 80125ca:	429a      	cmp	r2, r3
 80125cc:	d002      	beq.n	80125d4 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 80125ce:	697b      	ldr	r3, [r7, #20]
 80125d0:	61bb      	str	r3, [r7, #24]
        continue;
 80125d2:	e016      	b.n	8012602 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 80125d4:	697b      	ldr	r3, [r7, #20]
 80125d6:	8ada      	ldrh	r2, [r3, #22]
 80125d8:	4b3c      	ldr	r3, [pc, #240]	; (80126cc <tcp_input+0x524>)
 80125da:	681b      	ldr	r3, [r3, #0]
 80125dc:	885b      	ldrh	r3, [r3, #2]
 80125de:	b29b      	uxth	r3, r3
 80125e0:	429a      	cmp	r2, r3
 80125e2:	d10c      	bne.n	80125fe <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 80125e4:	697b      	ldr	r3, [r7, #20]
 80125e6:	681a      	ldr	r2, [r3, #0]
 80125e8:	4b39      	ldr	r3, [pc, #228]	; (80126d0 <tcp_input+0x528>)
 80125ea:	695b      	ldr	r3, [r3, #20]
 80125ec:	429a      	cmp	r2, r3
 80125ee:	d00f      	beq.n	8012610 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 80125f0:	697b      	ldr	r3, [r7, #20]
 80125f2:	2b00      	cmp	r3, #0
 80125f4:	d00d      	beq.n	8012612 <tcp_input+0x46a>
 80125f6:	697b      	ldr	r3, [r7, #20]
 80125f8:	681b      	ldr	r3, [r3, #0]
 80125fa:	2b00      	cmp	r3, #0
 80125fc:	d009      	beq.n	8012612 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 80125fe:	697b      	ldr	r3, [r7, #20]
 8012600:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8012602:	697b      	ldr	r3, [r7, #20]
 8012604:	68db      	ldr	r3, [r3, #12]
 8012606:	617b      	str	r3, [r7, #20]
 8012608:	697b      	ldr	r3, [r7, #20]
 801260a:	2b00      	cmp	r3, #0
 801260c:	d1d1      	bne.n	80125b2 <tcp_input+0x40a>
 801260e:	e000      	b.n	8012612 <tcp_input+0x46a>
            break;
 8012610:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8012612:	697b      	ldr	r3, [r7, #20]
 8012614:	2b00      	cmp	r3, #0
 8012616:	d014      	beq.n	8012642 <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8012618:	69bb      	ldr	r3, [r7, #24]
 801261a:	2b00      	cmp	r3, #0
 801261c:	d00a      	beq.n	8012634 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 801261e:	697b      	ldr	r3, [r7, #20]
 8012620:	68da      	ldr	r2, [r3, #12]
 8012622:	69bb      	ldr	r3, [r7, #24]
 8012624:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8012626:	4b32      	ldr	r3, [pc, #200]	; (80126f0 <tcp_input+0x548>)
 8012628:	681a      	ldr	r2, [r3, #0]
 801262a:	697b      	ldr	r3, [r7, #20]
 801262c:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 801262e:	4a30      	ldr	r2, [pc, #192]	; (80126f0 <tcp_input+0x548>)
 8012630:	697b      	ldr	r3, [r7, #20]
 8012632:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8012634:	6978      	ldr	r0, [r7, #20]
 8012636:	f000 f9ff 	bl	8012a38 <tcp_listen_input>
      }
      pbuf_free(p);
 801263a:	6878      	ldr	r0, [r7, #4]
 801263c:	f7fd fcf6 	bl	801002c <pbuf_free>
      return;
 8012640:	e199      	b.n	8012976 <tcp_input+0x7ce>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8012642:	69fb      	ldr	r3, [r7, #28]
 8012644:	2b00      	cmp	r3, #0
 8012646:	f000 8160 	beq.w	801290a <tcp_input+0x762>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 801264a:	4b2a      	ldr	r3, [pc, #168]	; (80126f4 <tcp_input+0x54c>)
 801264c:	2200      	movs	r2, #0
 801264e:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8012650:	687b      	ldr	r3, [r7, #4]
 8012652:	891a      	ldrh	r2, [r3, #8]
 8012654:	4b27      	ldr	r3, [pc, #156]	; (80126f4 <tcp_input+0x54c>)
 8012656:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8012658:	4a26      	ldr	r2, [pc, #152]	; (80126f4 <tcp_input+0x54c>)
 801265a:	687b      	ldr	r3, [r7, #4]
 801265c:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 801265e:	4b1b      	ldr	r3, [pc, #108]	; (80126cc <tcp_input+0x524>)
 8012660:	681b      	ldr	r3, [r3, #0]
 8012662:	4a24      	ldr	r2, [pc, #144]	; (80126f4 <tcp_input+0x54c>)
 8012664:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8012666:	4b24      	ldr	r3, [pc, #144]	; (80126f8 <tcp_input+0x550>)
 8012668:	2200      	movs	r2, #0
 801266a:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 801266c:	4b23      	ldr	r3, [pc, #140]	; (80126fc <tcp_input+0x554>)
 801266e:	2200      	movs	r2, #0
 8012670:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8012672:	4b23      	ldr	r3, [pc, #140]	; (8012700 <tcp_input+0x558>)
 8012674:	2200      	movs	r2, #0
 8012676:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8012678:	4b22      	ldr	r3, [pc, #136]	; (8012704 <tcp_input+0x55c>)
 801267a:	781b      	ldrb	r3, [r3, #0]
 801267c:	f003 0308 	and.w	r3, r3, #8
 8012680:	2b00      	cmp	r3, #0
 8012682:	d006      	beq.n	8012692 <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 8012684:	687b      	ldr	r3, [r7, #4]
 8012686:	7b5b      	ldrb	r3, [r3, #13]
 8012688:	f043 0301 	orr.w	r3, r3, #1
 801268c:	b2da      	uxtb	r2, r3
 801268e:	687b      	ldr	r3, [r7, #4]
 8012690:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8012692:	69fb      	ldr	r3, [r7, #28]
 8012694:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012696:	2b00      	cmp	r3, #0
 8012698:	d038      	beq.n	801270c <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 801269a:	69f8      	ldr	r0, [r7, #28]
 801269c:	f7ff f872 	bl	8011784 <tcp_process_refused_data>
 80126a0:	4603      	mov	r3, r0
 80126a2:	f113 0f0d 	cmn.w	r3, #13
 80126a6:	d007      	beq.n	80126b8 <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80126a8:	69fb      	ldr	r3, [r7, #28]
 80126aa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80126ac:	2b00      	cmp	r3, #0
 80126ae:	d02d      	beq.n	801270c <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80126b0:	4b15      	ldr	r3, [pc, #84]	; (8012708 <tcp_input+0x560>)
 80126b2:	881b      	ldrh	r3, [r3, #0]
 80126b4:	2b00      	cmp	r3, #0
 80126b6:	d029      	beq.n	801270c <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 80126b8:	69fb      	ldr	r3, [r7, #28]
 80126ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80126bc:	2b00      	cmp	r3, #0
 80126be:	f040 8104 	bne.w	80128ca <tcp_input+0x722>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 80126c2:	69f8      	ldr	r0, [r7, #28]
 80126c4:	f003 fe28 	bl	8016318 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 80126c8:	e0ff      	b.n	80128ca <tcp_input+0x722>
 80126ca:	bf00      	nop
 80126cc:	200008a4 	.word	0x200008a4
 80126d0:	2000458c 	.word	0x2000458c
 80126d4:	08021404 	.word	0x08021404
 80126d8:	08021530 	.word	0x08021530
 80126dc:	08021450 	.word	0x08021450
 80126e0:	20007ca0 	.word	0x20007ca0
 80126e4:	0802155c 	.word	0x0802155c
 80126e8:	20007cb0 	.word	0x20007cb0
 80126ec:	08021588 	.word	0x08021588
 80126f0:	20007ca8 	.word	0x20007ca8
 80126f4:	20000894 	.word	0x20000894
 80126f8:	200008c4 	.word	0x200008c4
 80126fc:	200008c1 	.word	0x200008c1
 8012700:	200008bc 	.word	0x200008bc
 8012704:	200008c0 	.word	0x200008c0
 8012708:	200008be 	.word	0x200008be
      }
    }
    tcp_input_pcb = pcb;
 801270c:	4a9b      	ldr	r2, [pc, #620]	; (801297c <tcp_input+0x7d4>)
 801270e:	69fb      	ldr	r3, [r7, #28]
 8012710:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8012712:	69f8      	ldr	r0, [r7, #28]
 8012714:	f000 fb0a 	bl	8012d2c <tcp_process>
 8012718:	4603      	mov	r3, r0
 801271a:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 801271c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012720:	f113 0f0d 	cmn.w	r3, #13
 8012724:	f000 80d3 	beq.w	80128ce <tcp_input+0x726>
      if (recv_flags & TF_RESET) {
 8012728:	4b95      	ldr	r3, [pc, #596]	; (8012980 <tcp_input+0x7d8>)
 801272a:	781b      	ldrb	r3, [r3, #0]
 801272c:	f003 0308 	and.w	r3, r3, #8
 8012730:	2b00      	cmp	r3, #0
 8012732:	d015      	beq.n	8012760 <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8012734:	69fb      	ldr	r3, [r7, #28]
 8012736:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801273a:	2b00      	cmp	r3, #0
 801273c:	d008      	beq.n	8012750 <tcp_input+0x5a8>
 801273e:	69fb      	ldr	r3, [r7, #28]
 8012740:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012744:	69fa      	ldr	r2, [r7, #28]
 8012746:	6912      	ldr	r2, [r2, #16]
 8012748:	f06f 010d 	mvn.w	r1, #13
 801274c:	4610      	mov	r0, r2
 801274e:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8012750:	69f9      	ldr	r1, [r7, #28]
 8012752:	488c      	ldr	r0, [pc, #560]	; (8012984 <tcp_input+0x7dc>)
 8012754:	f7ff fbb0 	bl	8011eb8 <tcp_pcb_remove>
        tcp_free(pcb);
 8012758:	69f8      	ldr	r0, [r7, #28]
 801275a:	f7fd ff23 	bl	80105a4 <tcp_free>
 801275e:	e0c1      	b.n	80128e4 <tcp_input+0x73c>
      } else {
        err = ERR_OK;
 8012760:	2300      	movs	r3, #0
 8012762:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8012764:	4b88      	ldr	r3, [pc, #544]	; (8012988 <tcp_input+0x7e0>)
 8012766:	881b      	ldrh	r3, [r3, #0]
 8012768:	2b00      	cmp	r3, #0
 801276a:	d01d      	beq.n	80127a8 <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 801276c:	4b86      	ldr	r3, [pc, #536]	; (8012988 <tcp_input+0x7e0>)
 801276e:	881b      	ldrh	r3, [r3, #0]
 8012770:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8012772:	69fb      	ldr	r3, [r7, #28]
 8012774:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012778:	2b00      	cmp	r3, #0
 801277a:	d00a      	beq.n	8012792 <tcp_input+0x5ea>
 801277c:	69fb      	ldr	r3, [r7, #28]
 801277e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012782:	69fa      	ldr	r2, [r7, #28]
 8012784:	6910      	ldr	r0, [r2, #16]
 8012786:	89fa      	ldrh	r2, [r7, #14]
 8012788:	69f9      	ldr	r1, [r7, #28]
 801278a:	4798      	blx	r3
 801278c:	4603      	mov	r3, r0
 801278e:	74fb      	strb	r3, [r7, #19]
 8012790:	e001      	b.n	8012796 <tcp_input+0x5ee>
 8012792:	2300      	movs	r3, #0
 8012794:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8012796:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801279a:	f113 0f0d 	cmn.w	r3, #13
 801279e:	f000 8098 	beq.w	80128d2 <tcp_input+0x72a>
              goto aborted;
            }
          }
          recv_acked = 0;
 80127a2:	4b79      	ldr	r3, [pc, #484]	; (8012988 <tcp_input+0x7e0>)
 80127a4:	2200      	movs	r2, #0
 80127a6:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 80127a8:	69f8      	ldr	r0, [r7, #28]
 80127aa:	f000 f905 	bl	80129b8 <tcp_input_delayed_close>
 80127ae:	4603      	mov	r3, r0
 80127b0:	2b00      	cmp	r3, #0
 80127b2:	f040 8090 	bne.w	80128d6 <tcp_input+0x72e>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 80127b6:	4b75      	ldr	r3, [pc, #468]	; (801298c <tcp_input+0x7e4>)
 80127b8:	681b      	ldr	r3, [r3, #0]
 80127ba:	2b00      	cmp	r3, #0
 80127bc:	d041      	beq.n	8012842 <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 80127be:	69fb      	ldr	r3, [r7, #28]
 80127c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80127c2:	2b00      	cmp	r3, #0
 80127c4:	d006      	beq.n	80127d4 <tcp_input+0x62c>
 80127c6:	4b72      	ldr	r3, [pc, #456]	; (8012990 <tcp_input+0x7e8>)
 80127c8:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 80127cc:	4971      	ldr	r1, [pc, #452]	; (8012994 <tcp_input+0x7ec>)
 80127ce:	4872      	ldr	r0, [pc, #456]	; (8012998 <tcp_input+0x7f0>)
 80127d0:	f008 fa8a 	bl	801ace8 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 80127d4:	69fb      	ldr	r3, [r7, #28]
 80127d6:	8b5b      	ldrh	r3, [r3, #26]
 80127d8:	f003 0310 	and.w	r3, r3, #16
 80127dc:	2b00      	cmp	r3, #0
 80127de:	d008      	beq.n	80127f2 <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 80127e0:	4b6a      	ldr	r3, [pc, #424]	; (801298c <tcp_input+0x7e4>)
 80127e2:	681b      	ldr	r3, [r3, #0]
 80127e4:	4618      	mov	r0, r3
 80127e6:	f7fd fc21 	bl	801002c <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 80127ea:	69f8      	ldr	r0, [r7, #28]
 80127ec:	f7fe fa14 	bl	8010c18 <tcp_abort>
            goto aborted;
 80127f0:	e078      	b.n	80128e4 <tcp_input+0x73c>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 80127f2:	69fb      	ldr	r3, [r7, #28]
 80127f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80127f8:	2b00      	cmp	r3, #0
 80127fa:	d00c      	beq.n	8012816 <tcp_input+0x66e>
 80127fc:	69fb      	ldr	r3, [r7, #28]
 80127fe:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8012802:	69fb      	ldr	r3, [r7, #28]
 8012804:	6918      	ldr	r0, [r3, #16]
 8012806:	4b61      	ldr	r3, [pc, #388]	; (801298c <tcp_input+0x7e4>)
 8012808:	681a      	ldr	r2, [r3, #0]
 801280a:	2300      	movs	r3, #0
 801280c:	69f9      	ldr	r1, [r7, #28]
 801280e:	47a0      	blx	r4
 8012810:	4603      	mov	r3, r0
 8012812:	74fb      	strb	r3, [r7, #19]
 8012814:	e008      	b.n	8012828 <tcp_input+0x680>
 8012816:	4b5d      	ldr	r3, [pc, #372]	; (801298c <tcp_input+0x7e4>)
 8012818:	681a      	ldr	r2, [r3, #0]
 801281a:	2300      	movs	r3, #0
 801281c:	69f9      	ldr	r1, [r7, #28]
 801281e:	2000      	movs	r0, #0
 8012820:	f7ff f884 	bl	801192c <tcp_recv_null>
 8012824:	4603      	mov	r3, r0
 8012826:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8012828:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801282c:	f113 0f0d 	cmn.w	r3, #13
 8012830:	d053      	beq.n	80128da <tcp_input+0x732>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8012832:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012836:	2b00      	cmp	r3, #0
 8012838:	d003      	beq.n	8012842 <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 801283a:	4b54      	ldr	r3, [pc, #336]	; (801298c <tcp_input+0x7e4>)
 801283c:	681a      	ldr	r2, [r3, #0]
 801283e:	69fb      	ldr	r3, [r7, #28]
 8012840:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8012842:	4b4f      	ldr	r3, [pc, #316]	; (8012980 <tcp_input+0x7d8>)
 8012844:	781b      	ldrb	r3, [r3, #0]
 8012846:	f003 0320 	and.w	r3, r3, #32
 801284a:	2b00      	cmp	r3, #0
 801284c:	d030      	beq.n	80128b0 <tcp_input+0x708>
          if (pcb->refused_data != NULL) {
 801284e:	69fb      	ldr	r3, [r7, #28]
 8012850:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012852:	2b00      	cmp	r3, #0
 8012854:	d009      	beq.n	801286a <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8012856:	69fb      	ldr	r3, [r7, #28]
 8012858:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801285a:	7b5a      	ldrb	r2, [r3, #13]
 801285c:	69fb      	ldr	r3, [r7, #28]
 801285e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012860:	f042 0220 	orr.w	r2, r2, #32
 8012864:	b2d2      	uxtb	r2, r2
 8012866:	735a      	strb	r2, [r3, #13]
 8012868:	e022      	b.n	80128b0 <tcp_input+0x708>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801286a:	69fb      	ldr	r3, [r7, #28]
 801286c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801286e:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8012872:	d005      	beq.n	8012880 <tcp_input+0x6d8>
              pcb->rcv_wnd++;
 8012874:	69fb      	ldr	r3, [r7, #28]
 8012876:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012878:	3301      	adds	r3, #1
 801287a:	b29a      	uxth	r2, r3
 801287c:	69fb      	ldr	r3, [r7, #28]
 801287e:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8012880:	69fb      	ldr	r3, [r7, #28]
 8012882:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012886:	2b00      	cmp	r3, #0
 8012888:	d00b      	beq.n	80128a2 <tcp_input+0x6fa>
 801288a:	69fb      	ldr	r3, [r7, #28]
 801288c:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8012890:	69fb      	ldr	r3, [r7, #28]
 8012892:	6918      	ldr	r0, [r3, #16]
 8012894:	2300      	movs	r3, #0
 8012896:	2200      	movs	r2, #0
 8012898:	69f9      	ldr	r1, [r7, #28]
 801289a:	47a0      	blx	r4
 801289c:	4603      	mov	r3, r0
 801289e:	74fb      	strb	r3, [r7, #19]
 80128a0:	e001      	b.n	80128a6 <tcp_input+0x6fe>
 80128a2:	2300      	movs	r3, #0
 80128a4:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80128a6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80128aa:	f113 0f0d 	cmn.w	r3, #13
 80128ae:	d016      	beq.n	80128de <tcp_input+0x736>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 80128b0:	4b32      	ldr	r3, [pc, #200]	; (801297c <tcp_input+0x7d4>)
 80128b2:	2200      	movs	r2, #0
 80128b4:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 80128b6:	69f8      	ldr	r0, [r7, #28]
 80128b8:	f000 f87e 	bl	80129b8 <tcp_input_delayed_close>
 80128bc:	4603      	mov	r3, r0
 80128be:	2b00      	cmp	r3, #0
 80128c0:	d10f      	bne.n	80128e2 <tcp_input+0x73a>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 80128c2:	69f8      	ldr	r0, [r7, #28]
 80128c4:	f002 ff10 	bl	80156e8 <tcp_output>
 80128c8:	e00c      	b.n	80128e4 <tcp_input+0x73c>
        goto aborted;
 80128ca:	bf00      	nop
 80128cc:	e00a      	b.n	80128e4 <tcp_input+0x73c>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 80128ce:	bf00      	nop
 80128d0:	e008      	b.n	80128e4 <tcp_input+0x73c>
              goto aborted;
 80128d2:	bf00      	nop
 80128d4:	e006      	b.n	80128e4 <tcp_input+0x73c>
          goto aborted;
 80128d6:	bf00      	nop
 80128d8:	e004      	b.n	80128e4 <tcp_input+0x73c>
            goto aborted;
 80128da:	bf00      	nop
 80128dc:	e002      	b.n	80128e4 <tcp_input+0x73c>
              goto aborted;
 80128de:	bf00      	nop
 80128e0:	e000      	b.n	80128e4 <tcp_input+0x73c>
          goto aborted;
 80128e2:	bf00      	nop
    tcp_input_pcb = NULL;
 80128e4:	4b25      	ldr	r3, [pc, #148]	; (801297c <tcp_input+0x7d4>)
 80128e6:	2200      	movs	r2, #0
 80128e8:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 80128ea:	4b28      	ldr	r3, [pc, #160]	; (801298c <tcp_input+0x7e4>)
 80128ec:	2200      	movs	r2, #0
 80128ee:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 80128f0:	4b2a      	ldr	r3, [pc, #168]	; (801299c <tcp_input+0x7f4>)
 80128f2:	685b      	ldr	r3, [r3, #4]
 80128f4:	2b00      	cmp	r3, #0
 80128f6:	d03d      	beq.n	8012974 <tcp_input+0x7cc>
      pbuf_free(inseg.p);
 80128f8:	4b28      	ldr	r3, [pc, #160]	; (801299c <tcp_input+0x7f4>)
 80128fa:	685b      	ldr	r3, [r3, #4]
 80128fc:	4618      	mov	r0, r3
 80128fe:	f7fd fb95 	bl	801002c <pbuf_free>
      inseg.p = NULL;
 8012902:	4b26      	ldr	r3, [pc, #152]	; (801299c <tcp_input+0x7f4>)
 8012904:	2200      	movs	r2, #0
 8012906:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8012908:	e034      	b.n	8012974 <tcp_input+0x7cc>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 801290a:	4b25      	ldr	r3, [pc, #148]	; (80129a0 <tcp_input+0x7f8>)
 801290c:	681b      	ldr	r3, [r3, #0]
 801290e:	899b      	ldrh	r3, [r3, #12]
 8012910:	b29b      	uxth	r3, r3
 8012912:	4618      	mov	r0, r3
 8012914:	f7fc f85a 	bl	800e9cc <lwip_htons>
 8012918:	4603      	mov	r3, r0
 801291a:	b2db      	uxtb	r3, r3
 801291c:	f003 0304 	and.w	r3, r3, #4
 8012920:	2b00      	cmp	r3, #0
 8012922:	d118      	bne.n	8012956 <tcp_input+0x7ae>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012924:	4b1f      	ldr	r3, [pc, #124]	; (80129a4 <tcp_input+0x7fc>)
 8012926:	6819      	ldr	r1, [r3, #0]
 8012928:	4b1f      	ldr	r3, [pc, #124]	; (80129a8 <tcp_input+0x800>)
 801292a:	881b      	ldrh	r3, [r3, #0]
 801292c:	461a      	mov	r2, r3
 801292e:	4b1f      	ldr	r3, [pc, #124]	; (80129ac <tcp_input+0x804>)
 8012930:	681b      	ldr	r3, [r3, #0]
 8012932:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012934:	4b1a      	ldr	r3, [pc, #104]	; (80129a0 <tcp_input+0x7f8>)
 8012936:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012938:	885b      	ldrh	r3, [r3, #2]
 801293a:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801293c:	4a18      	ldr	r2, [pc, #96]	; (80129a0 <tcp_input+0x7f8>)
 801293e:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012940:	8812      	ldrh	r2, [r2, #0]
 8012942:	b292      	uxth	r2, r2
 8012944:	9202      	str	r2, [sp, #8]
 8012946:	9301      	str	r3, [sp, #4]
 8012948:	4b19      	ldr	r3, [pc, #100]	; (80129b0 <tcp_input+0x808>)
 801294a:	9300      	str	r3, [sp, #0]
 801294c:	4b19      	ldr	r3, [pc, #100]	; (80129b4 <tcp_input+0x80c>)
 801294e:	4602      	mov	r2, r0
 8012950:	2000      	movs	r0, #0
 8012952:	f003 fc8f 	bl	8016274 <tcp_rst>
    pbuf_free(p);
 8012956:	6878      	ldr	r0, [r7, #4]
 8012958:	f7fd fb68 	bl	801002c <pbuf_free>
  return;
 801295c:	e00a      	b.n	8012974 <tcp_input+0x7cc>
    goto dropped;
 801295e:	bf00      	nop
 8012960:	e004      	b.n	801296c <tcp_input+0x7c4>
dropped:
 8012962:	bf00      	nop
 8012964:	e002      	b.n	801296c <tcp_input+0x7c4>
      goto dropped;
 8012966:	bf00      	nop
 8012968:	e000      	b.n	801296c <tcp_input+0x7c4>
      goto dropped;
 801296a:	bf00      	nop
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 801296c:	6878      	ldr	r0, [r7, #4]
 801296e:	f7fd fb5d 	bl	801002c <pbuf_free>
 8012972:	e000      	b.n	8012976 <tcp_input+0x7ce>
  return;
 8012974:	bf00      	nop
}
 8012976:	3724      	adds	r7, #36	; 0x24
 8012978:	46bd      	mov	sp, r7
 801297a:	bd90      	pop	{r4, r7, pc}
 801297c:	20007cb4 	.word	0x20007cb4
 8012980:	200008c1 	.word	0x200008c1
 8012984:	20007ca0 	.word	0x20007ca0
 8012988:	200008bc 	.word	0x200008bc
 801298c:	200008c4 	.word	0x200008c4
 8012990:	08021404 	.word	0x08021404
 8012994:	080215b8 	.word	0x080215b8
 8012998:	08021450 	.word	0x08021450
 801299c:	20000894 	.word	0x20000894
 80129a0:	200008a4 	.word	0x200008a4
 80129a4:	200008b8 	.word	0x200008b8
 80129a8:	200008be 	.word	0x200008be
 80129ac:	200008b4 	.word	0x200008b4
 80129b0:	2000459c 	.word	0x2000459c
 80129b4:	200045a0 	.word	0x200045a0

080129b8 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 80129b8:	b580      	push	{r7, lr}
 80129ba:	b082      	sub	sp, #8
 80129bc:	af00      	add	r7, sp, #0
 80129be:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 80129c0:	687b      	ldr	r3, [r7, #4]
 80129c2:	2b00      	cmp	r3, #0
 80129c4:	d106      	bne.n	80129d4 <tcp_input_delayed_close+0x1c>
 80129c6:	4b17      	ldr	r3, [pc, #92]	; (8012a24 <tcp_input_delayed_close+0x6c>)
 80129c8:	f240 225a 	movw	r2, #602	; 0x25a
 80129cc:	4916      	ldr	r1, [pc, #88]	; (8012a28 <tcp_input_delayed_close+0x70>)
 80129ce:	4817      	ldr	r0, [pc, #92]	; (8012a2c <tcp_input_delayed_close+0x74>)
 80129d0:	f008 f98a 	bl	801ace8 <iprintf>

  if (recv_flags & TF_CLOSED) {
 80129d4:	4b16      	ldr	r3, [pc, #88]	; (8012a30 <tcp_input_delayed_close+0x78>)
 80129d6:	781b      	ldrb	r3, [r3, #0]
 80129d8:	f003 0310 	and.w	r3, r3, #16
 80129dc:	2b00      	cmp	r3, #0
 80129de:	d01c      	beq.n	8012a1a <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 80129e0:	687b      	ldr	r3, [r7, #4]
 80129e2:	8b5b      	ldrh	r3, [r3, #26]
 80129e4:	f003 0310 	and.w	r3, r3, #16
 80129e8:	2b00      	cmp	r3, #0
 80129ea:	d10d      	bne.n	8012a08 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 80129ec:	687b      	ldr	r3, [r7, #4]
 80129ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80129f2:	2b00      	cmp	r3, #0
 80129f4:	d008      	beq.n	8012a08 <tcp_input_delayed_close+0x50>
 80129f6:	687b      	ldr	r3, [r7, #4]
 80129f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80129fc:	687a      	ldr	r2, [r7, #4]
 80129fe:	6912      	ldr	r2, [r2, #16]
 8012a00:	f06f 010e 	mvn.w	r1, #14
 8012a04:	4610      	mov	r0, r2
 8012a06:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8012a08:	6879      	ldr	r1, [r7, #4]
 8012a0a:	480a      	ldr	r0, [pc, #40]	; (8012a34 <tcp_input_delayed_close+0x7c>)
 8012a0c:	f7ff fa54 	bl	8011eb8 <tcp_pcb_remove>
    tcp_free(pcb);
 8012a10:	6878      	ldr	r0, [r7, #4]
 8012a12:	f7fd fdc7 	bl	80105a4 <tcp_free>
    return 1;
 8012a16:	2301      	movs	r3, #1
 8012a18:	e000      	b.n	8012a1c <tcp_input_delayed_close+0x64>
  }
  return 0;
 8012a1a:	2300      	movs	r3, #0
}
 8012a1c:	4618      	mov	r0, r3
 8012a1e:	3708      	adds	r7, #8
 8012a20:	46bd      	mov	sp, r7
 8012a22:	bd80      	pop	{r7, pc}
 8012a24:	08021404 	.word	0x08021404
 8012a28:	080215d4 	.word	0x080215d4
 8012a2c:	08021450 	.word	0x08021450
 8012a30:	200008c1 	.word	0x200008c1
 8012a34:	20007ca0 	.word	0x20007ca0

08012a38 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8012a38:	b590      	push	{r4, r7, lr}
 8012a3a:	b08b      	sub	sp, #44	; 0x2c
 8012a3c:	af04      	add	r7, sp, #16
 8012a3e:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8012a40:	4b6f      	ldr	r3, [pc, #444]	; (8012c00 <tcp_listen_input+0x1c8>)
 8012a42:	781b      	ldrb	r3, [r3, #0]
 8012a44:	f003 0304 	and.w	r3, r3, #4
 8012a48:	2b00      	cmp	r3, #0
 8012a4a:	f040 80d3 	bne.w	8012bf4 <tcp_listen_input+0x1bc>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8012a4e:	687b      	ldr	r3, [r7, #4]
 8012a50:	2b00      	cmp	r3, #0
 8012a52:	d106      	bne.n	8012a62 <tcp_listen_input+0x2a>
 8012a54:	4b6b      	ldr	r3, [pc, #428]	; (8012c04 <tcp_listen_input+0x1cc>)
 8012a56:	f240 2281 	movw	r2, #641	; 0x281
 8012a5a:	496b      	ldr	r1, [pc, #428]	; (8012c08 <tcp_listen_input+0x1d0>)
 8012a5c:	486b      	ldr	r0, [pc, #428]	; (8012c0c <tcp_listen_input+0x1d4>)
 8012a5e:	f008 f943 	bl	801ace8 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8012a62:	4b67      	ldr	r3, [pc, #412]	; (8012c00 <tcp_listen_input+0x1c8>)
 8012a64:	781b      	ldrb	r3, [r3, #0]
 8012a66:	f003 0310 	and.w	r3, r3, #16
 8012a6a:	2b00      	cmp	r3, #0
 8012a6c:	d019      	beq.n	8012aa2 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012a6e:	4b68      	ldr	r3, [pc, #416]	; (8012c10 <tcp_listen_input+0x1d8>)
 8012a70:	6819      	ldr	r1, [r3, #0]
 8012a72:	4b68      	ldr	r3, [pc, #416]	; (8012c14 <tcp_listen_input+0x1dc>)
 8012a74:	881b      	ldrh	r3, [r3, #0]
 8012a76:	461a      	mov	r2, r3
 8012a78:	4b67      	ldr	r3, [pc, #412]	; (8012c18 <tcp_listen_input+0x1e0>)
 8012a7a:	681b      	ldr	r3, [r3, #0]
 8012a7c:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012a7e:	4b67      	ldr	r3, [pc, #412]	; (8012c1c <tcp_listen_input+0x1e4>)
 8012a80:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012a82:	885b      	ldrh	r3, [r3, #2]
 8012a84:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012a86:	4a65      	ldr	r2, [pc, #404]	; (8012c1c <tcp_listen_input+0x1e4>)
 8012a88:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012a8a:	8812      	ldrh	r2, [r2, #0]
 8012a8c:	b292      	uxth	r2, r2
 8012a8e:	9202      	str	r2, [sp, #8]
 8012a90:	9301      	str	r3, [sp, #4]
 8012a92:	4b63      	ldr	r3, [pc, #396]	; (8012c20 <tcp_listen_input+0x1e8>)
 8012a94:	9300      	str	r3, [sp, #0]
 8012a96:	4b63      	ldr	r3, [pc, #396]	; (8012c24 <tcp_listen_input+0x1ec>)
 8012a98:	4602      	mov	r2, r0
 8012a9a:	6878      	ldr	r0, [r7, #4]
 8012a9c:	f003 fbea 	bl	8016274 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8012aa0:	e0aa      	b.n	8012bf8 <tcp_listen_input+0x1c0>
  } else if (flags & TCP_SYN) {
 8012aa2:	4b57      	ldr	r3, [pc, #348]	; (8012c00 <tcp_listen_input+0x1c8>)
 8012aa4:	781b      	ldrb	r3, [r3, #0]
 8012aa6:	f003 0302 	and.w	r3, r3, #2
 8012aaa:	2b00      	cmp	r3, #0
 8012aac:	f000 80a4 	beq.w	8012bf8 <tcp_listen_input+0x1c0>
    npcb = tcp_alloc(pcb->prio);
 8012ab0:	687b      	ldr	r3, [r7, #4]
 8012ab2:	7d5b      	ldrb	r3, [r3, #21]
 8012ab4:	4618      	mov	r0, r3
 8012ab6:	f7ff f85d 	bl	8011b74 <tcp_alloc>
 8012aba:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8012abc:	697b      	ldr	r3, [r7, #20]
 8012abe:	2b00      	cmp	r3, #0
 8012ac0:	d111      	bne.n	8012ae6 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8012ac2:	687b      	ldr	r3, [r7, #4]
 8012ac4:	699b      	ldr	r3, [r3, #24]
 8012ac6:	2b00      	cmp	r3, #0
 8012ac8:	d00a      	beq.n	8012ae0 <tcp_listen_input+0xa8>
 8012aca:	687b      	ldr	r3, [r7, #4]
 8012acc:	699b      	ldr	r3, [r3, #24]
 8012ace:	687a      	ldr	r2, [r7, #4]
 8012ad0:	6910      	ldr	r0, [r2, #16]
 8012ad2:	f04f 32ff 	mov.w	r2, #4294967295
 8012ad6:	2100      	movs	r1, #0
 8012ad8:	4798      	blx	r3
 8012ada:	4603      	mov	r3, r0
 8012adc:	73bb      	strb	r3, [r7, #14]
      return;
 8012ade:	e08c      	b.n	8012bfa <tcp_listen_input+0x1c2>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8012ae0:	23f0      	movs	r3, #240	; 0xf0
 8012ae2:	73bb      	strb	r3, [r7, #14]
      return;
 8012ae4:	e089      	b.n	8012bfa <tcp_listen_input+0x1c2>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8012ae6:	4b50      	ldr	r3, [pc, #320]	; (8012c28 <tcp_listen_input+0x1f0>)
 8012ae8:	695a      	ldr	r2, [r3, #20]
 8012aea:	697b      	ldr	r3, [r7, #20]
 8012aec:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8012aee:	4b4e      	ldr	r3, [pc, #312]	; (8012c28 <tcp_listen_input+0x1f0>)
 8012af0:	691a      	ldr	r2, [r3, #16]
 8012af2:	697b      	ldr	r3, [r7, #20]
 8012af4:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8012af6:	687b      	ldr	r3, [r7, #4]
 8012af8:	8ada      	ldrh	r2, [r3, #22]
 8012afa:	697b      	ldr	r3, [r7, #20]
 8012afc:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8012afe:	4b47      	ldr	r3, [pc, #284]	; (8012c1c <tcp_listen_input+0x1e4>)
 8012b00:	681b      	ldr	r3, [r3, #0]
 8012b02:	881b      	ldrh	r3, [r3, #0]
 8012b04:	b29a      	uxth	r2, r3
 8012b06:	697b      	ldr	r3, [r7, #20]
 8012b08:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8012b0a:	697b      	ldr	r3, [r7, #20]
 8012b0c:	2203      	movs	r2, #3
 8012b0e:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8012b10:	4b41      	ldr	r3, [pc, #260]	; (8012c18 <tcp_listen_input+0x1e0>)
 8012b12:	681b      	ldr	r3, [r3, #0]
 8012b14:	1c5a      	adds	r2, r3, #1
 8012b16:	697b      	ldr	r3, [r7, #20]
 8012b18:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8012b1a:	697b      	ldr	r3, [r7, #20]
 8012b1c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012b1e:	697b      	ldr	r3, [r7, #20]
 8012b20:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 8012b22:	6978      	ldr	r0, [r7, #20]
 8012b24:	f7ff fa5c 	bl	8011fe0 <tcp_next_iss>
 8012b28:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8012b2a:	697b      	ldr	r3, [r7, #20]
 8012b2c:	693a      	ldr	r2, [r7, #16]
 8012b2e:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 8012b30:	697b      	ldr	r3, [r7, #20]
 8012b32:	693a      	ldr	r2, [r7, #16]
 8012b34:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 8012b36:	697b      	ldr	r3, [r7, #20]
 8012b38:	693a      	ldr	r2, [r7, #16]
 8012b3a:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 8012b3c:	697b      	ldr	r3, [r7, #20]
 8012b3e:	693a      	ldr	r2, [r7, #16]
 8012b40:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8012b42:	4b35      	ldr	r3, [pc, #212]	; (8012c18 <tcp_listen_input+0x1e0>)
 8012b44:	681b      	ldr	r3, [r3, #0]
 8012b46:	1e5a      	subs	r2, r3, #1
 8012b48:	697b      	ldr	r3, [r7, #20]
 8012b4a:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 8012b4c:	687b      	ldr	r3, [r7, #4]
 8012b4e:	691a      	ldr	r2, [r3, #16]
 8012b50:	697b      	ldr	r3, [r7, #20]
 8012b52:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8012b54:	697b      	ldr	r3, [r7, #20]
 8012b56:	687a      	ldr	r2, [r7, #4]
 8012b58:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8012b5a:	687b      	ldr	r3, [r7, #4]
 8012b5c:	7a5b      	ldrb	r3, [r3, #9]
 8012b5e:	f003 030c 	and.w	r3, r3, #12
 8012b62:	b2da      	uxtb	r2, r3
 8012b64:	697b      	ldr	r3, [r7, #20]
 8012b66:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8012b68:	687b      	ldr	r3, [r7, #4]
 8012b6a:	7a1a      	ldrb	r2, [r3, #8]
 8012b6c:	697b      	ldr	r3, [r7, #20]
 8012b6e:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8012b70:	4b2e      	ldr	r3, [pc, #184]	; (8012c2c <tcp_listen_input+0x1f4>)
 8012b72:	681a      	ldr	r2, [r3, #0]
 8012b74:	697b      	ldr	r3, [r7, #20]
 8012b76:	60da      	str	r2, [r3, #12]
 8012b78:	4a2c      	ldr	r2, [pc, #176]	; (8012c2c <tcp_listen_input+0x1f4>)
 8012b7a:	697b      	ldr	r3, [r7, #20]
 8012b7c:	6013      	str	r3, [r2, #0]
 8012b7e:	f003 fd3b 	bl	80165f8 <tcp_timer_needed>
 8012b82:	4b2b      	ldr	r3, [pc, #172]	; (8012c30 <tcp_listen_input+0x1f8>)
 8012b84:	2201      	movs	r2, #1
 8012b86:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8012b88:	6978      	ldr	r0, [r7, #20]
 8012b8a:	f001 fd8f 	bl	80146ac <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8012b8e:	4b23      	ldr	r3, [pc, #140]	; (8012c1c <tcp_listen_input+0x1e4>)
 8012b90:	681b      	ldr	r3, [r3, #0]
 8012b92:	89db      	ldrh	r3, [r3, #14]
 8012b94:	b29a      	uxth	r2, r3
 8012b96:	697b      	ldr	r3, [r7, #20]
 8012b98:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8012b9c:	697b      	ldr	r3, [r7, #20]
 8012b9e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8012ba2:	697b      	ldr	r3, [r7, #20]
 8012ba4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8012ba8:	697b      	ldr	r3, [r7, #20]
 8012baa:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8012bac:	697b      	ldr	r3, [r7, #20]
 8012bae:	3304      	adds	r3, #4
 8012bb0:	4618      	mov	r0, r3
 8012bb2:	f005 fccb 	bl	801854c <ip4_route>
 8012bb6:	4601      	mov	r1, r0
 8012bb8:	697b      	ldr	r3, [r7, #20]
 8012bba:	3304      	adds	r3, #4
 8012bbc:	461a      	mov	r2, r3
 8012bbe:	4620      	mov	r0, r4
 8012bc0:	f7ff fa34 	bl	801202c <tcp_eff_send_mss_netif>
 8012bc4:	4603      	mov	r3, r0
 8012bc6:	461a      	mov	r2, r3
 8012bc8:	697b      	ldr	r3, [r7, #20]
 8012bca:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8012bcc:	2112      	movs	r1, #18
 8012bce:	6978      	ldr	r0, [r7, #20]
 8012bd0:	f002 fc9c 	bl	801550c <tcp_enqueue_flags>
 8012bd4:	4603      	mov	r3, r0
 8012bd6:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8012bd8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012bdc:	2b00      	cmp	r3, #0
 8012bde:	d004      	beq.n	8012bea <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8012be0:	2100      	movs	r1, #0
 8012be2:	6978      	ldr	r0, [r7, #20]
 8012be4:	f7fd ff5a 	bl	8010a9c <tcp_abandon>
      return;
 8012be8:	e007      	b.n	8012bfa <tcp_listen_input+0x1c2>
    tcp_output(npcb);
 8012bea:	6978      	ldr	r0, [r7, #20]
 8012bec:	f002 fd7c 	bl	80156e8 <tcp_output>
  return;
 8012bf0:	bf00      	nop
 8012bf2:	e001      	b.n	8012bf8 <tcp_listen_input+0x1c0>
    return;
 8012bf4:	bf00      	nop
 8012bf6:	e000      	b.n	8012bfa <tcp_listen_input+0x1c2>
  return;
 8012bf8:	bf00      	nop
}
 8012bfa:	371c      	adds	r7, #28
 8012bfc:	46bd      	mov	sp, r7
 8012bfe:	bd90      	pop	{r4, r7, pc}
 8012c00:	200008c0 	.word	0x200008c0
 8012c04:	08021404 	.word	0x08021404
 8012c08:	080215fc 	.word	0x080215fc
 8012c0c:	08021450 	.word	0x08021450
 8012c10:	200008b8 	.word	0x200008b8
 8012c14:	200008be 	.word	0x200008be
 8012c18:	200008b4 	.word	0x200008b4
 8012c1c:	200008a4 	.word	0x200008a4
 8012c20:	2000459c 	.word	0x2000459c
 8012c24:	200045a0 	.word	0x200045a0
 8012c28:	2000458c 	.word	0x2000458c
 8012c2c:	20007ca0 	.word	0x20007ca0
 8012c30:	20007c9c 	.word	0x20007c9c

08012c34 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8012c34:	b580      	push	{r7, lr}
 8012c36:	b086      	sub	sp, #24
 8012c38:	af04      	add	r7, sp, #16
 8012c3a:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8012c3c:	4b30      	ldr	r3, [pc, #192]	; (8012d00 <tcp_timewait_input+0xcc>)
 8012c3e:	781b      	ldrb	r3, [r3, #0]
 8012c40:	f003 0304 	and.w	r3, r3, #4
 8012c44:	2b00      	cmp	r3, #0
 8012c46:	d154      	bne.n	8012cf2 <tcp_timewait_input+0xbe>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	2b00      	cmp	r3, #0
 8012c4c:	d106      	bne.n	8012c5c <tcp_timewait_input+0x28>
 8012c4e:	4b2d      	ldr	r3, [pc, #180]	; (8012d04 <tcp_timewait_input+0xd0>)
 8012c50:	f240 22ee 	movw	r2, #750	; 0x2ee
 8012c54:	492c      	ldr	r1, [pc, #176]	; (8012d08 <tcp_timewait_input+0xd4>)
 8012c56:	482d      	ldr	r0, [pc, #180]	; (8012d0c <tcp_timewait_input+0xd8>)
 8012c58:	f008 f846 	bl	801ace8 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8012c5c:	4b28      	ldr	r3, [pc, #160]	; (8012d00 <tcp_timewait_input+0xcc>)
 8012c5e:	781b      	ldrb	r3, [r3, #0]
 8012c60:	f003 0302 	and.w	r3, r3, #2
 8012c64:	2b00      	cmp	r3, #0
 8012c66:	d02a      	beq.n	8012cbe <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8012c68:	4b29      	ldr	r3, [pc, #164]	; (8012d10 <tcp_timewait_input+0xdc>)
 8012c6a:	681a      	ldr	r2, [r3, #0]
 8012c6c:	687b      	ldr	r3, [r7, #4]
 8012c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012c70:	1ad3      	subs	r3, r2, r3
 8012c72:	2b00      	cmp	r3, #0
 8012c74:	db2d      	blt.n	8012cd2 <tcp_timewait_input+0x9e>
 8012c76:	4b26      	ldr	r3, [pc, #152]	; (8012d10 <tcp_timewait_input+0xdc>)
 8012c78:	681a      	ldr	r2, [r3, #0]
 8012c7a:	687b      	ldr	r3, [r7, #4]
 8012c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012c7e:	6879      	ldr	r1, [r7, #4]
 8012c80:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8012c82:	440b      	add	r3, r1
 8012c84:	1ad3      	subs	r3, r2, r3
 8012c86:	2b00      	cmp	r3, #0
 8012c88:	dc23      	bgt.n	8012cd2 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012c8a:	4b22      	ldr	r3, [pc, #136]	; (8012d14 <tcp_timewait_input+0xe0>)
 8012c8c:	6819      	ldr	r1, [r3, #0]
 8012c8e:	4b22      	ldr	r3, [pc, #136]	; (8012d18 <tcp_timewait_input+0xe4>)
 8012c90:	881b      	ldrh	r3, [r3, #0]
 8012c92:	461a      	mov	r2, r3
 8012c94:	4b1e      	ldr	r3, [pc, #120]	; (8012d10 <tcp_timewait_input+0xdc>)
 8012c96:	681b      	ldr	r3, [r3, #0]
 8012c98:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012c9a:	4b20      	ldr	r3, [pc, #128]	; (8012d1c <tcp_timewait_input+0xe8>)
 8012c9c:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012c9e:	885b      	ldrh	r3, [r3, #2]
 8012ca0:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012ca2:	4a1e      	ldr	r2, [pc, #120]	; (8012d1c <tcp_timewait_input+0xe8>)
 8012ca4:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012ca6:	8812      	ldrh	r2, [r2, #0]
 8012ca8:	b292      	uxth	r2, r2
 8012caa:	9202      	str	r2, [sp, #8]
 8012cac:	9301      	str	r3, [sp, #4]
 8012cae:	4b1c      	ldr	r3, [pc, #112]	; (8012d20 <tcp_timewait_input+0xec>)
 8012cb0:	9300      	str	r3, [sp, #0]
 8012cb2:	4b1c      	ldr	r3, [pc, #112]	; (8012d24 <tcp_timewait_input+0xf0>)
 8012cb4:	4602      	mov	r2, r0
 8012cb6:	6878      	ldr	r0, [r7, #4]
 8012cb8:	f003 fadc 	bl	8016274 <tcp_rst>
      return;
 8012cbc:	e01c      	b.n	8012cf8 <tcp_timewait_input+0xc4>
    }
  } else if (flags & TCP_FIN) {
 8012cbe:	4b10      	ldr	r3, [pc, #64]	; (8012d00 <tcp_timewait_input+0xcc>)
 8012cc0:	781b      	ldrb	r3, [r3, #0]
 8012cc2:	f003 0301 	and.w	r3, r3, #1
 8012cc6:	2b00      	cmp	r3, #0
 8012cc8:	d003      	beq.n	8012cd2 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8012cca:	4b17      	ldr	r3, [pc, #92]	; (8012d28 <tcp_timewait_input+0xf4>)
 8012ccc:	681a      	ldr	r2, [r3, #0]
 8012cce:	687b      	ldr	r3, [r7, #4]
 8012cd0:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8012cd2:	4b11      	ldr	r3, [pc, #68]	; (8012d18 <tcp_timewait_input+0xe4>)
 8012cd4:	881b      	ldrh	r3, [r3, #0]
 8012cd6:	2b00      	cmp	r3, #0
 8012cd8:	d00d      	beq.n	8012cf6 <tcp_timewait_input+0xc2>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8012cda:	687b      	ldr	r3, [r7, #4]
 8012cdc:	8b5b      	ldrh	r3, [r3, #26]
 8012cde:	f043 0302 	orr.w	r3, r3, #2
 8012ce2:	b29a      	uxth	r2, r3
 8012ce4:	687b      	ldr	r3, [r7, #4]
 8012ce6:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8012ce8:	6878      	ldr	r0, [r7, #4]
 8012cea:	f002 fcfd 	bl	80156e8 <tcp_output>
  }
  return;
 8012cee:	bf00      	nop
 8012cf0:	e001      	b.n	8012cf6 <tcp_timewait_input+0xc2>
    return;
 8012cf2:	bf00      	nop
 8012cf4:	e000      	b.n	8012cf8 <tcp_timewait_input+0xc4>
  return;
 8012cf6:	bf00      	nop
}
 8012cf8:	3708      	adds	r7, #8
 8012cfa:	46bd      	mov	sp, r7
 8012cfc:	bd80      	pop	{r7, pc}
 8012cfe:	bf00      	nop
 8012d00:	200008c0 	.word	0x200008c0
 8012d04:	08021404 	.word	0x08021404
 8012d08:	0802161c 	.word	0x0802161c
 8012d0c:	08021450 	.word	0x08021450
 8012d10:	200008b4 	.word	0x200008b4
 8012d14:	200008b8 	.word	0x200008b8
 8012d18:	200008be 	.word	0x200008be
 8012d1c:	200008a4 	.word	0x200008a4
 8012d20:	2000459c 	.word	0x2000459c
 8012d24:	200045a0 	.word	0x200045a0
 8012d28:	20007ca4 	.word	0x20007ca4

08012d2c <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8012d2c:	b590      	push	{r4, r7, lr}
 8012d2e:	b08d      	sub	sp, #52	; 0x34
 8012d30:	af04      	add	r7, sp, #16
 8012d32:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8012d34:	2300      	movs	r3, #0
 8012d36:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8012d38:	2300      	movs	r3, #0
 8012d3a:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8012d3c:	687b      	ldr	r3, [r7, #4]
 8012d3e:	2b00      	cmp	r3, #0
 8012d40:	d106      	bne.n	8012d50 <tcp_process+0x24>
 8012d42:	4ba5      	ldr	r3, [pc, #660]	; (8012fd8 <tcp_process+0x2ac>)
 8012d44:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8012d48:	49a4      	ldr	r1, [pc, #656]	; (8012fdc <tcp_process+0x2b0>)
 8012d4a:	48a5      	ldr	r0, [pc, #660]	; (8012fe0 <tcp_process+0x2b4>)
 8012d4c:	f007 ffcc 	bl	801ace8 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8012d50:	4ba4      	ldr	r3, [pc, #656]	; (8012fe4 <tcp_process+0x2b8>)
 8012d52:	781b      	ldrb	r3, [r3, #0]
 8012d54:	f003 0304 	and.w	r3, r3, #4
 8012d58:	2b00      	cmp	r3, #0
 8012d5a:	d04e      	beq.n	8012dfa <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8012d5c:	687b      	ldr	r3, [r7, #4]
 8012d5e:	7d1b      	ldrb	r3, [r3, #20]
 8012d60:	2b02      	cmp	r3, #2
 8012d62:	d108      	bne.n	8012d76 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8012d64:	687b      	ldr	r3, [r7, #4]
 8012d66:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012d68:	4b9f      	ldr	r3, [pc, #636]	; (8012fe8 <tcp_process+0x2bc>)
 8012d6a:	681b      	ldr	r3, [r3, #0]
 8012d6c:	429a      	cmp	r2, r3
 8012d6e:	d123      	bne.n	8012db8 <tcp_process+0x8c>
        acceptable = 1;
 8012d70:	2301      	movs	r3, #1
 8012d72:	76fb      	strb	r3, [r7, #27]
 8012d74:	e020      	b.n	8012db8 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8012d76:	687b      	ldr	r3, [r7, #4]
 8012d78:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012d7a:	4b9c      	ldr	r3, [pc, #624]	; (8012fec <tcp_process+0x2c0>)
 8012d7c:	681b      	ldr	r3, [r3, #0]
 8012d7e:	429a      	cmp	r2, r3
 8012d80:	d102      	bne.n	8012d88 <tcp_process+0x5c>
        acceptable = 1;
 8012d82:	2301      	movs	r3, #1
 8012d84:	76fb      	strb	r3, [r7, #27]
 8012d86:	e017      	b.n	8012db8 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8012d88:	4b98      	ldr	r3, [pc, #608]	; (8012fec <tcp_process+0x2c0>)
 8012d8a:	681a      	ldr	r2, [r3, #0]
 8012d8c:	687b      	ldr	r3, [r7, #4]
 8012d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012d90:	1ad3      	subs	r3, r2, r3
 8012d92:	2b00      	cmp	r3, #0
 8012d94:	db10      	blt.n	8012db8 <tcp_process+0x8c>
 8012d96:	4b95      	ldr	r3, [pc, #596]	; (8012fec <tcp_process+0x2c0>)
 8012d98:	681a      	ldr	r2, [r3, #0]
 8012d9a:	687b      	ldr	r3, [r7, #4]
 8012d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012d9e:	6879      	ldr	r1, [r7, #4]
 8012da0:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8012da2:	440b      	add	r3, r1
 8012da4:	1ad3      	subs	r3, r2, r3
 8012da6:	2b00      	cmp	r3, #0
 8012da8:	dc06      	bgt.n	8012db8 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8012daa:	687b      	ldr	r3, [r7, #4]
 8012dac:	8b5b      	ldrh	r3, [r3, #26]
 8012dae:	f043 0302 	orr.w	r3, r3, #2
 8012db2:	b29a      	uxth	r2, r3
 8012db4:	687b      	ldr	r3, [r7, #4]
 8012db6:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8012db8:	7efb      	ldrb	r3, [r7, #27]
 8012dba:	2b00      	cmp	r3, #0
 8012dbc:	d01b      	beq.n	8012df6 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8012dbe:	687b      	ldr	r3, [r7, #4]
 8012dc0:	7d1b      	ldrb	r3, [r3, #20]
 8012dc2:	2b00      	cmp	r3, #0
 8012dc4:	d106      	bne.n	8012dd4 <tcp_process+0xa8>
 8012dc6:	4b84      	ldr	r3, [pc, #528]	; (8012fd8 <tcp_process+0x2ac>)
 8012dc8:	f44f 724e 	mov.w	r2, #824	; 0x338
 8012dcc:	4988      	ldr	r1, [pc, #544]	; (8012ff0 <tcp_process+0x2c4>)
 8012dce:	4884      	ldr	r0, [pc, #528]	; (8012fe0 <tcp_process+0x2b4>)
 8012dd0:	f007 ff8a 	bl	801ace8 <iprintf>
      recv_flags |= TF_RESET;
 8012dd4:	4b87      	ldr	r3, [pc, #540]	; (8012ff4 <tcp_process+0x2c8>)
 8012dd6:	781b      	ldrb	r3, [r3, #0]
 8012dd8:	f043 0308 	orr.w	r3, r3, #8
 8012ddc:	b2da      	uxtb	r2, r3
 8012dde:	4b85      	ldr	r3, [pc, #532]	; (8012ff4 <tcp_process+0x2c8>)
 8012de0:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8012de2:	687b      	ldr	r3, [r7, #4]
 8012de4:	8b5b      	ldrh	r3, [r3, #26]
 8012de6:	f023 0301 	bic.w	r3, r3, #1
 8012dea:	b29a      	uxth	r2, r3
 8012dec:	687b      	ldr	r3, [r7, #4]
 8012dee:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8012df0:	f06f 030d 	mvn.w	r3, #13
 8012df4:	e37a      	b.n	80134ec <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8012df6:	2300      	movs	r3, #0
 8012df8:	e378      	b.n	80134ec <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8012dfa:	4b7a      	ldr	r3, [pc, #488]	; (8012fe4 <tcp_process+0x2b8>)
 8012dfc:	781b      	ldrb	r3, [r3, #0]
 8012dfe:	f003 0302 	and.w	r3, r3, #2
 8012e02:	2b00      	cmp	r3, #0
 8012e04:	d010      	beq.n	8012e28 <tcp_process+0xfc>
 8012e06:	687b      	ldr	r3, [r7, #4]
 8012e08:	7d1b      	ldrb	r3, [r3, #20]
 8012e0a:	2b02      	cmp	r3, #2
 8012e0c:	d00c      	beq.n	8012e28 <tcp_process+0xfc>
 8012e0e:	687b      	ldr	r3, [r7, #4]
 8012e10:	7d1b      	ldrb	r3, [r3, #20]
 8012e12:	2b03      	cmp	r3, #3
 8012e14:	d008      	beq.n	8012e28 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8012e16:	687b      	ldr	r3, [r7, #4]
 8012e18:	8b5b      	ldrh	r3, [r3, #26]
 8012e1a:	f043 0302 	orr.w	r3, r3, #2
 8012e1e:	b29a      	uxth	r2, r3
 8012e20:	687b      	ldr	r3, [r7, #4]
 8012e22:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8012e24:	2300      	movs	r3, #0
 8012e26:	e361      	b.n	80134ec <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8012e28:	687b      	ldr	r3, [r7, #4]
 8012e2a:	8b5b      	ldrh	r3, [r3, #26]
 8012e2c:	f003 0310 	and.w	r3, r3, #16
 8012e30:	2b00      	cmp	r3, #0
 8012e32:	d103      	bne.n	8012e3c <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8012e34:	4b70      	ldr	r3, [pc, #448]	; (8012ff8 <tcp_process+0x2cc>)
 8012e36:	681a      	ldr	r2, [r3, #0]
 8012e38:	687b      	ldr	r3, [r7, #4]
 8012e3a:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8012e3c:	687b      	ldr	r3, [r7, #4]
 8012e3e:	2200      	movs	r2, #0
 8012e40:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 8012e44:	687b      	ldr	r3, [r7, #4]
 8012e46:	2200      	movs	r2, #0
 8012e48:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 8012e4c:	6878      	ldr	r0, [r7, #4]
 8012e4e:	f001 fc2d 	bl	80146ac <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8012e52:	687b      	ldr	r3, [r7, #4]
 8012e54:	7d1b      	ldrb	r3, [r3, #20]
 8012e56:	3b02      	subs	r3, #2
 8012e58:	2b07      	cmp	r3, #7
 8012e5a:	f200 8337 	bhi.w	80134cc <tcp_process+0x7a0>
 8012e5e:	a201      	add	r2, pc, #4	; (adr r2, 8012e64 <tcp_process+0x138>)
 8012e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012e64:	08012e85 	.word	0x08012e85
 8012e68:	080130b5 	.word	0x080130b5
 8012e6c:	0801322d 	.word	0x0801322d
 8012e70:	08013257 	.word	0x08013257
 8012e74:	0801337b 	.word	0x0801337b
 8012e78:	0801322d 	.word	0x0801322d
 8012e7c:	08013407 	.word	0x08013407
 8012e80:	08013497 	.word	0x08013497
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8012e84:	4b57      	ldr	r3, [pc, #348]	; (8012fe4 <tcp_process+0x2b8>)
 8012e86:	781b      	ldrb	r3, [r3, #0]
 8012e88:	f003 0310 	and.w	r3, r3, #16
 8012e8c:	2b00      	cmp	r3, #0
 8012e8e:	f000 80e4 	beq.w	801305a <tcp_process+0x32e>
 8012e92:	4b54      	ldr	r3, [pc, #336]	; (8012fe4 <tcp_process+0x2b8>)
 8012e94:	781b      	ldrb	r3, [r3, #0]
 8012e96:	f003 0302 	and.w	r3, r3, #2
 8012e9a:	2b00      	cmp	r3, #0
 8012e9c:	f000 80dd 	beq.w	801305a <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8012ea0:	687b      	ldr	r3, [r7, #4]
 8012ea2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012ea4:	1c5a      	adds	r2, r3, #1
 8012ea6:	4b50      	ldr	r3, [pc, #320]	; (8012fe8 <tcp_process+0x2bc>)
 8012ea8:	681b      	ldr	r3, [r3, #0]
 8012eaa:	429a      	cmp	r2, r3
 8012eac:	f040 80d5 	bne.w	801305a <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8012eb0:	4b4e      	ldr	r3, [pc, #312]	; (8012fec <tcp_process+0x2c0>)
 8012eb2:	681b      	ldr	r3, [r3, #0]
 8012eb4:	1c5a      	adds	r2, r3, #1
 8012eb6:	687b      	ldr	r3, [r7, #4]
 8012eb8:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8012eba:	687b      	ldr	r3, [r7, #4]
 8012ebc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012ebe:	687b      	ldr	r3, [r7, #4]
 8012ec0:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 8012ec2:	4b49      	ldr	r3, [pc, #292]	; (8012fe8 <tcp_process+0x2bc>)
 8012ec4:	681a      	ldr	r2, [r3, #0]
 8012ec6:	687b      	ldr	r3, [r7, #4]
 8012ec8:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8012eca:	4b4c      	ldr	r3, [pc, #304]	; (8012ffc <tcp_process+0x2d0>)
 8012ecc:	681b      	ldr	r3, [r3, #0]
 8012ece:	89db      	ldrh	r3, [r3, #14]
 8012ed0:	b29a      	uxth	r2, r3
 8012ed2:	687b      	ldr	r3, [r7, #4]
 8012ed4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8012ed8:	687b      	ldr	r3, [r7, #4]
 8012eda:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8012ede:	687b      	ldr	r3, [r7, #4]
 8012ee0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8012ee4:	4b41      	ldr	r3, [pc, #260]	; (8012fec <tcp_process+0x2c0>)
 8012ee6:	681b      	ldr	r3, [r3, #0]
 8012ee8:	1e5a      	subs	r2, r3, #1
 8012eea:	687b      	ldr	r3, [r7, #4]
 8012eec:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 8012eee:	687b      	ldr	r3, [r7, #4]
 8012ef0:	2204      	movs	r2, #4
 8012ef2:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8012ef4:	687b      	ldr	r3, [r7, #4]
 8012ef6:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8012ef8:	687b      	ldr	r3, [r7, #4]
 8012efa:	3304      	adds	r3, #4
 8012efc:	4618      	mov	r0, r3
 8012efe:	f005 fb25 	bl	801854c <ip4_route>
 8012f02:	4601      	mov	r1, r0
 8012f04:	687b      	ldr	r3, [r7, #4]
 8012f06:	3304      	adds	r3, #4
 8012f08:	461a      	mov	r2, r3
 8012f0a:	4620      	mov	r0, r4
 8012f0c:	f7ff f88e 	bl	801202c <tcp_eff_send_mss_netif>
 8012f10:	4603      	mov	r3, r0
 8012f12:	461a      	mov	r2, r3
 8012f14:	687b      	ldr	r3, [r7, #4]
 8012f16:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8012f18:	687b      	ldr	r3, [r7, #4]
 8012f1a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012f1c:	009a      	lsls	r2, r3, #2
 8012f1e:	687b      	ldr	r3, [r7, #4]
 8012f20:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012f22:	005b      	lsls	r3, r3, #1
 8012f24:	f241 111c 	movw	r1, #4380	; 0x111c
 8012f28:	428b      	cmp	r3, r1
 8012f2a:	bf38      	it	cc
 8012f2c:	460b      	movcc	r3, r1
 8012f2e:	429a      	cmp	r2, r3
 8012f30:	d204      	bcs.n	8012f3c <tcp_process+0x210>
 8012f32:	687b      	ldr	r3, [r7, #4]
 8012f34:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012f36:	009b      	lsls	r3, r3, #2
 8012f38:	b29b      	uxth	r3, r3
 8012f3a:	e00d      	b.n	8012f58 <tcp_process+0x22c>
 8012f3c:	687b      	ldr	r3, [r7, #4]
 8012f3e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012f40:	005b      	lsls	r3, r3, #1
 8012f42:	f241 121c 	movw	r2, #4380	; 0x111c
 8012f46:	4293      	cmp	r3, r2
 8012f48:	d904      	bls.n	8012f54 <tcp_process+0x228>
 8012f4a:	687b      	ldr	r3, [r7, #4]
 8012f4c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012f4e:	005b      	lsls	r3, r3, #1
 8012f50:	b29b      	uxth	r3, r3
 8012f52:	e001      	b.n	8012f58 <tcp_process+0x22c>
 8012f54:	f241 131c 	movw	r3, #4380	; 0x111c
 8012f58:	687a      	ldr	r2, [r7, #4]
 8012f5a:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8012f5e:	687b      	ldr	r3, [r7, #4]
 8012f60:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8012f64:	2b00      	cmp	r3, #0
 8012f66:	d106      	bne.n	8012f76 <tcp_process+0x24a>
 8012f68:	4b1b      	ldr	r3, [pc, #108]	; (8012fd8 <tcp_process+0x2ac>)
 8012f6a:	f44f 725b 	mov.w	r2, #876	; 0x36c
 8012f6e:	4924      	ldr	r1, [pc, #144]	; (8013000 <tcp_process+0x2d4>)
 8012f70:	481b      	ldr	r0, [pc, #108]	; (8012fe0 <tcp_process+0x2b4>)
 8012f72:	f007 feb9 	bl	801ace8 <iprintf>
        --pcb->snd_queuelen;
 8012f76:	687b      	ldr	r3, [r7, #4]
 8012f78:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8012f7c:	3b01      	subs	r3, #1
 8012f7e:	b29a      	uxth	r2, r3
 8012f80:	687b      	ldr	r3, [r7, #4]
 8012f82:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8012f86:	687b      	ldr	r3, [r7, #4]
 8012f88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012f8a:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8012f8c:	69fb      	ldr	r3, [r7, #28]
 8012f8e:	2b00      	cmp	r3, #0
 8012f90:	d111      	bne.n	8012fb6 <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8012f92:	687b      	ldr	r3, [r7, #4]
 8012f94:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012f96:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8012f98:	69fb      	ldr	r3, [r7, #28]
 8012f9a:	2b00      	cmp	r3, #0
 8012f9c:	d106      	bne.n	8012fac <tcp_process+0x280>
 8012f9e:	4b0e      	ldr	r3, [pc, #56]	; (8012fd8 <tcp_process+0x2ac>)
 8012fa0:	f44f 725d 	mov.w	r2, #884	; 0x374
 8012fa4:	4917      	ldr	r1, [pc, #92]	; (8013004 <tcp_process+0x2d8>)
 8012fa6:	480e      	ldr	r0, [pc, #56]	; (8012fe0 <tcp_process+0x2b4>)
 8012fa8:	f007 fe9e 	bl	801ace8 <iprintf>
          pcb->unsent = rseg->next;
 8012fac:	69fb      	ldr	r3, [r7, #28]
 8012fae:	681a      	ldr	r2, [r3, #0]
 8012fb0:	687b      	ldr	r3, [r7, #4]
 8012fb2:	66da      	str	r2, [r3, #108]	; 0x6c
 8012fb4:	e003      	b.n	8012fbe <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 8012fb6:	69fb      	ldr	r3, [r7, #28]
 8012fb8:	681a      	ldr	r2, [r3, #0]
 8012fba:	687b      	ldr	r3, [r7, #4]
 8012fbc:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 8012fbe:	69f8      	ldr	r0, [r7, #28]
 8012fc0:	f7fe fc70 	bl	80118a4 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8012fc4:	687b      	ldr	r3, [r7, #4]
 8012fc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012fc8:	2b00      	cmp	r3, #0
 8012fca:	d11d      	bne.n	8013008 <tcp_process+0x2dc>
          pcb->rtime = -1;
 8012fcc:	687b      	ldr	r3, [r7, #4]
 8012fce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8012fd2:	861a      	strh	r2, [r3, #48]	; 0x30
 8012fd4:	e01f      	b.n	8013016 <tcp_process+0x2ea>
 8012fd6:	bf00      	nop
 8012fd8:	08021404 	.word	0x08021404
 8012fdc:	0802163c 	.word	0x0802163c
 8012fe0:	08021450 	.word	0x08021450
 8012fe4:	200008c0 	.word	0x200008c0
 8012fe8:	200008b8 	.word	0x200008b8
 8012fec:	200008b4 	.word	0x200008b4
 8012ff0:	08021658 	.word	0x08021658
 8012ff4:	200008c1 	.word	0x200008c1
 8012ff8:	20007ca4 	.word	0x20007ca4
 8012ffc:	200008a4 	.word	0x200008a4
 8013000:	08021678 	.word	0x08021678
 8013004:	08021690 	.word	0x08021690
        } else {
          pcb->rtime = 0;
 8013008:	687b      	ldr	r3, [r7, #4]
 801300a:	2200      	movs	r2, #0
 801300c:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 801300e:	687b      	ldr	r3, [r7, #4]
 8013010:	2200      	movs	r2, #0
 8013012:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8013016:	687b      	ldr	r3, [r7, #4]
 8013018:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801301c:	2b00      	cmp	r3, #0
 801301e:	d00a      	beq.n	8013036 <tcp_process+0x30a>
 8013020:	687b      	ldr	r3, [r7, #4]
 8013022:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013026:	687a      	ldr	r2, [r7, #4]
 8013028:	6910      	ldr	r0, [r2, #16]
 801302a:	2200      	movs	r2, #0
 801302c:	6879      	ldr	r1, [r7, #4]
 801302e:	4798      	blx	r3
 8013030:	4603      	mov	r3, r0
 8013032:	76bb      	strb	r3, [r7, #26]
 8013034:	e001      	b.n	801303a <tcp_process+0x30e>
 8013036:	2300      	movs	r3, #0
 8013038:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 801303a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801303e:	f113 0f0d 	cmn.w	r3, #13
 8013042:	d102      	bne.n	801304a <tcp_process+0x31e>
          return ERR_ABRT;
 8013044:	f06f 030c 	mvn.w	r3, #12
 8013048:	e250      	b.n	80134ec <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 801304a:	687b      	ldr	r3, [r7, #4]
 801304c:	8b5b      	ldrh	r3, [r3, #26]
 801304e:	f043 0302 	orr.w	r3, r3, #2
 8013052:	b29a      	uxth	r2, r3
 8013054:	687b      	ldr	r3, [r7, #4]
 8013056:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8013058:	e23a      	b.n	80134d0 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 801305a:	4b9d      	ldr	r3, [pc, #628]	; (80132d0 <tcp_process+0x5a4>)
 801305c:	781b      	ldrb	r3, [r3, #0]
 801305e:	f003 0310 	and.w	r3, r3, #16
 8013062:	2b00      	cmp	r3, #0
 8013064:	f000 8234 	beq.w	80134d0 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013068:	4b9a      	ldr	r3, [pc, #616]	; (80132d4 <tcp_process+0x5a8>)
 801306a:	6819      	ldr	r1, [r3, #0]
 801306c:	4b9a      	ldr	r3, [pc, #616]	; (80132d8 <tcp_process+0x5ac>)
 801306e:	881b      	ldrh	r3, [r3, #0]
 8013070:	461a      	mov	r2, r3
 8013072:	4b9a      	ldr	r3, [pc, #616]	; (80132dc <tcp_process+0x5b0>)
 8013074:	681b      	ldr	r3, [r3, #0]
 8013076:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013078:	4b99      	ldr	r3, [pc, #612]	; (80132e0 <tcp_process+0x5b4>)
 801307a:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801307c:	885b      	ldrh	r3, [r3, #2]
 801307e:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013080:	4a97      	ldr	r2, [pc, #604]	; (80132e0 <tcp_process+0x5b4>)
 8013082:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013084:	8812      	ldrh	r2, [r2, #0]
 8013086:	b292      	uxth	r2, r2
 8013088:	9202      	str	r2, [sp, #8]
 801308a:	9301      	str	r3, [sp, #4]
 801308c:	4b95      	ldr	r3, [pc, #596]	; (80132e4 <tcp_process+0x5b8>)
 801308e:	9300      	str	r3, [sp, #0]
 8013090:	4b95      	ldr	r3, [pc, #596]	; (80132e8 <tcp_process+0x5bc>)
 8013092:	4602      	mov	r2, r0
 8013094:	6878      	ldr	r0, [r7, #4]
 8013096:	f003 f8ed 	bl	8016274 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 801309a:	687b      	ldr	r3, [r7, #4]
 801309c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80130a0:	2b05      	cmp	r3, #5
 80130a2:	f200 8215 	bhi.w	80134d0 <tcp_process+0x7a4>
          pcb->rtime = 0;
 80130a6:	687b      	ldr	r3, [r7, #4]
 80130a8:	2200      	movs	r2, #0
 80130aa:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 80130ac:	6878      	ldr	r0, [r7, #4]
 80130ae:	f002 feab 	bl	8015e08 <tcp_rexmit_rto>
      break;
 80130b2:	e20d      	b.n	80134d0 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 80130b4:	4b86      	ldr	r3, [pc, #536]	; (80132d0 <tcp_process+0x5a4>)
 80130b6:	781b      	ldrb	r3, [r3, #0]
 80130b8:	f003 0310 	and.w	r3, r3, #16
 80130bc:	2b00      	cmp	r3, #0
 80130be:	f000 80a1 	beq.w	8013204 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80130c2:	4b84      	ldr	r3, [pc, #528]	; (80132d4 <tcp_process+0x5a8>)
 80130c4:	681a      	ldr	r2, [r3, #0]
 80130c6:	687b      	ldr	r3, [r7, #4]
 80130c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80130ca:	1ad3      	subs	r3, r2, r3
 80130cc:	3b01      	subs	r3, #1
 80130ce:	2b00      	cmp	r3, #0
 80130d0:	db7e      	blt.n	80131d0 <tcp_process+0x4a4>
 80130d2:	4b80      	ldr	r3, [pc, #512]	; (80132d4 <tcp_process+0x5a8>)
 80130d4:	681a      	ldr	r2, [r3, #0]
 80130d6:	687b      	ldr	r3, [r7, #4]
 80130d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80130da:	1ad3      	subs	r3, r2, r3
 80130dc:	2b00      	cmp	r3, #0
 80130de:	dc77      	bgt.n	80131d0 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 80130e0:	687b      	ldr	r3, [r7, #4]
 80130e2:	2204      	movs	r2, #4
 80130e4:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 80130e6:	687b      	ldr	r3, [r7, #4]
 80130e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80130ea:	2b00      	cmp	r3, #0
 80130ec:	d102      	bne.n	80130f4 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 80130ee:	23fa      	movs	r3, #250	; 0xfa
 80130f0:	76bb      	strb	r3, [r7, #26]
 80130f2:	e01d      	b.n	8013130 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 80130f4:	687b      	ldr	r3, [r7, #4]
 80130f6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80130f8:	699b      	ldr	r3, [r3, #24]
 80130fa:	2b00      	cmp	r3, #0
 80130fc:	d106      	bne.n	801310c <tcp_process+0x3e0>
 80130fe:	4b7b      	ldr	r3, [pc, #492]	; (80132ec <tcp_process+0x5c0>)
 8013100:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 8013104:	497a      	ldr	r1, [pc, #488]	; (80132f0 <tcp_process+0x5c4>)
 8013106:	487b      	ldr	r0, [pc, #492]	; (80132f4 <tcp_process+0x5c8>)
 8013108:	f007 fdee 	bl	801ace8 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 801310c:	687b      	ldr	r3, [r7, #4]
 801310e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013110:	699b      	ldr	r3, [r3, #24]
 8013112:	2b00      	cmp	r3, #0
 8013114:	d00a      	beq.n	801312c <tcp_process+0x400>
 8013116:	687b      	ldr	r3, [r7, #4]
 8013118:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801311a:	699b      	ldr	r3, [r3, #24]
 801311c:	687a      	ldr	r2, [r7, #4]
 801311e:	6910      	ldr	r0, [r2, #16]
 8013120:	2200      	movs	r2, #0
 8013122:	6879      	ldr	r1, [r7, #4]
 8013124:	4798      	blx	r3
 8013126:	4603      	mov	r3, r0
 8013128:	76bb      	strb	r3, [r7, #26]
 801312a:	e001      	b.n	8013130 <tcp_process+0x404>
 801312c:	23f0      	movs	r3, #240	; 0xf0
 801312e:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8013130:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8013134:	2b00      	cmp	r3, #0
 8013136:	d00a      	beq.n	801314e <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8013138:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801313c:	f113 0f0d 	cmn.w	r3, #13
 8013140:	d002      	beq.n	8013148 <tcp_process+0x41c>
              tcp_abort(pcb);
 8013142:	6878      	ldr	r0, [r7, #4]
 8013144:	f7fd fd68 	bl	8010c18 <tcp_abort>
            }
            return ERR_ABRT;
 8013148:	f06f 030c 	mvn.w	r3, #12
 801314c:	e1ce      	b.n	80134ec <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 801314e:	6878      	ldr	r0, [r7, #4]
 8013150:	f000 fae0 	bl	8013714 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8013154:	4b68      	ldr	r3, [pc, #416]	; (80132f8 <tcp_process+0x5cc>)
 8013156:	881b      	ldrh	r3, [r3, #0]
 8013158:	2b00      	cmp	r3, #0
 801315a:	d005      	beq.n	8013168 <tcp_process+0x43c>
            recv_acked--;
 801315c:	4b66      	ldr	r3, [pc, #408]	; (80132f8 <tcp_process+0x5cc>)
 801315e:	881b      	ldrh	r3, [r3, #0]
 8013160:	3b01      	subs	r3, #1
 8013162:	b29a      	uxth	r2, r3
 8013164:	4b64      	ldr	r3, [pc, #400]	; (80132f8 <tcp_process+0x5cc>)
 8013166:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8013168:	687b      	ldr	r3, [r7, #4]
 801316a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801316c:	009a      	lsls	r2, r3, #2
 801316e:	687b      	ldr	r3, [r7, #4]
 8013170:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013172:	005b      	lsls	r3, r3, #1
 8013174:	f241 111c 	movw	r1, #4380	; 0x111c
 8013178:	428b      	cmp	r3, r1
 801317a:	bf38      	it	cc
 801317c:	460b      	movcc	r3, r1
 801317e:	429a      	cmp	r2, r3
 8013180:	d204      	bcs.n	801318c <tcp_process+0x460>
 8013182:	687b      	ldr	r3, [r7, #4]
 8013184:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013186:	009b      	lsls	r3, r3, #2
 8013188:	b29b      	uxth	r3, r3
 801318a:	e00d      	b.n	80131a8 <tcp_process+0x47c>
 801318c:	687b      	ldr	r3, [r7, #4]
 801318e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013190:	005b      	lsls	r3, r3, #1
 8013192:	f241 121c 	movw	r2, #4380	; 0x111c
 8013196:	4293      	cmp	r3, r2
 8013198:	d904      	bls.n	80131a4 <tcp_process+0x478>
 801319a:	687b      	ldr	r3, [r7, #4]
 801319c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801319e:	005b      	lsls	r3, r3, #1
 80131a0:	b29b      	uxth	r3, r3
 80131a2:	e001      	b.n	80131a8 <tcp_process+0x47c>
 80131a4:	f241 131c 	movw	r3, #4380	; 0x111c
 80131a8:	687a      	ldr	r2, [r7, #4]
 80131aa:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 80131ae:	4b53      	ldr	r3, [pc, #332]	; (80132fc <tcp_process+0x5d0>)
 80131b0:	781b      	ldrb	r3, [r3, #0]
 80131b2:	f003 0320 	and.w	r3, r3, #32
 80131b6:	2b00      	cmp	r3, #0
 80131b8:	d037      	beq.n	801322a <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 80131ba:	687b      	ldr	r3, [r7, #4]
 80131bc:	8b5b      	ldrh	r3, [r3, #26]
 80131be:	f043 0302 	orr.w	r3, r3, #2
 80131c2:	b29a      	uxth	r2, r3
 80131c4:	687b      	ldr	r3, [r7, #4]
 80131c6:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 80131c8:	687b      	ldr	r3, [r7, #4]
 80131ca:	2207      	movs	r2, #7
 80131cc:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 80131ce:	e02c      	b.n	801322a <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80131d0:	4b40      	ldr	r3, [pc, #256]	; (80132d4 <tcp_process+0x5a8>)
 80131d2:	6819      	ldr	r1, [r3, #0]
 80131d4:	4b40      	ldr	r3, [pc, #256]	; (80132d8 <tcp_process+0x5ac>)
 80131d6:	881b      	ldrh	r3, [r3, #0]
 80131d8:	461a      	mov	r2, r3
 80131da:	4b40      	ldr	r3, [pc, #256]	; (80132dc <tcp_process+0x5b0>)
 80131dc:	681b      	ldr	r3, [r3, #0]
 80131de:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80131e0:	4b3f      	ldr	r3, [pc, #252]	; (80132e0 <tcp_process+0x5b4>)
 80131e2:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80131e4:	885b      	ldrh	r3, [r3, #2]
 80131e6:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80131e8:	4a3d      	ldr	r2, [pc, #244]	; (80132e0 <tcp_process+0x5b4>)
 80131ea:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80131ec:	8812      	ldrh	r2, [r2, #0]
 80131ee:	b292      	uxth	r2, r2
 80131f0:	9202      	str	r2, [sp, #8]
 80131f2:	9301      	str	r3, [sp, #4]
 80131f4:	4b3b      	ldr	r3, [pc, #236]	; (80132e4 <tcp_process+0x5b8>)
 80131f6:	9300      	str	r3, [sp, #0]
 80131f8:	4b3b      	ldr	r3, [pc, #236]	; (80132e8 <tcp_process+0x5bc>)
 80131fa:	4602      	mov	r2, r0
 80131fc:	6878      	ldr	r0, [r7, #4]
 80131fe:	f003 f839 	bl	8016274 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8013202:	e167      	b.n	80134d4 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8013204:	4b32      	ldr	r3, [pc, #200]	; (80132d0 <tcp_process+0x5a4>)
 8013206:	781b      	ldrb	r3, [r3, #0]
 8013208:	f003 0302 	and.w	r3, r3, #2
 801320c:	2b00      	cmp	r3, #0
 801320e:	f000 8161 	beq.w	80134d4 <tcp_process+0x7a8>
 8013212:	687b      	ldr	r3, [r7, #4]
 8013214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013216:	1e5a      	subs	r2, r3, #1
 8013218:	4b30      	ldr	r3, [pc, #192]	; (80132dc <tcp_process+0x5b0>)
 801321a:	681b      	ldr	r3, [r3, #0]
 801321c:	429a      	cmp	r2, r3
 801321e:	f040 8159 	bne.w	80134d4 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8013222:	6878      	ldr	r0, [r7, #4]
 8013224:	f002 fe12 	bl	8015e4c <tcp_rexmit>
      break;
 8013228:	e154      	b.n	80134d4 <tcp_process+0x7a8>
 801322a:	e153      	b.n	80134d4 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 801322c:	6878      	ldr	r0, [r7, #4]
 801322e:	f000 fa71 	bl	8013714 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8013232:	4b32      	ldr	r3, [pc, #200]	; (80132fc <tcp_process+0x5d0>)
 8013234:	781b      	ldrb	r3, [r3, #0]
 8013236:	f003 0320 	and.w	r3, r3, #32
 801323a:	2b00      	cmp	r3, #0
 801323c:	f000 814c 	beq.w	80134d8 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8013240:	687b      	ldr	r3, [r7, #4]
 8013242:	8b5b      	ldrh	r3, [r3, #26]
 8013244:	f043 0302 	orr.w	r3, r3, #2
 8013248:	b29a      	uxth	r2, r3
 801324a:	687b      	ldr	r3, [r7, #4]
 801324c:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 801324e:	687b      	ldr	r3, [r7, #4]
 8013250:	2207      	movs	r2, #7
 8013252:	751a      	strb	r2, [r3, #20]
      }
      break;
 8013254:	e140      	b.n	80134d8 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8013256:	6878      	ldr	r0, [r7, #4]
 8013258:	f000 fa5c 	bl	8013714 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 801325c:	4b27      	ldr	r3, [pc, #156]	; (80132fc <tcp_process+0x5d0>)
 801325e:	781b      	ldrb	r3, [r3, #0]
 8013260:	f003 0320 	and.w	r3, r3, #32
 8013264:	2b00      	cmp	r3, #0
 8013266:	d071      	beq.n	801334c <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013268:	4b19      	ldr	r3, [pc, #100]	; (80132d0 <tcp_process+0x5a4>)
 801326a:	781b      	ldrb	r3, [r3, #0]
 801326c:	f003 0310 	and.w	r3, r3, #16
 8013270:	2b00      	cmp	r3, #0
 8013272:	d060      	beq.n	8013336 <tcp_process+0x60a>
 8013274:	687b      	ldr	r3, [r7, #4]
 8013276:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013278:	4b16      	ldr	r3, [pc, #88]	; (80132d4 <tcp_process+0x5a8>)
 801327a:	681b      	ldr	r3, [r3, #0]
 801327c:	429a      	cmp	r2, r3
 801327e:	d15a      	bne.n	8013336 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8013280:	687b      	ldr	r3, [r7, #4]
 8013282:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013284:	2b00      	cmp	r3, #0
 8013286:	d156      	bne.n	8013336 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8013288:	687b      	ldr	r3, [r7, #4]
 801328a:	8b5b      	ldrh	r3, [r3, #26]
 801328c:	f043 0302 	orr.w	r3, r3, #2
 8013290:	b29a      	uxth	r2, r3
 8013292:	687b      	ldr	r3, [r7, #4]
 8013294:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 8013296:	6878      	ldr	r0, [r7, #4]
 8013298:	f7fe fdbe 	bl	8011e18 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 801329c:	4b18      	ldr	r3, [pc, #96]	; (8013300 <tcp_process+0x5d4>)
 801329e:	681b      	ldr	r3, [r3, #0]
 80132a0:	687a      	ldr	r2, [r7, #4]
 80132a2:	429a      	cmp	r2, r3
 80132a4:	d105      	bne.n	80132b2 <tcp_process+0x586>
 80132a6:	4b16      	ldr	r3, [pc, #88]	; (8013300 <tcp_process+0x5d4>)
 80132a8:	681b      	ldr	r3, [r3, #0]
 80132aa:	68db      	ldr	r3, [r3, #12]
 80132ac:	4a14      	ldr	r2, [pc, #80]	; (8013300 <tcp_process+0x5d4>)
 80132ae:	6013      	str	r3, [r2, #0]
 80132b0:	e02e      	b.n	8013310 <tcp_process+0x5e4>
 80132b2:	4b13      	ldr	r3, [pc, #76]	; (8013300 <tcp_process+0x5d4>)
 80132b4:	681b      	ldr	r3, [r3, #0]
 80132b6:	617b      	str	r3, [r7, #20]
 80132b8:	e027      	b.n	801330a <tcp_process+0x5de>
 80132ba:	697b      	ldr	r3, [r7, #20]
 80132bc:	68db      	ldr	r3, [r3, #12]
 80132be:	687a      	ldr	r2, [r7, #4]
 80132c0:	429a      	cmp	r2, r3
 80132c2:	d11f      	bne.n	8013304 <tcp_process+0x5d8>
 80132c4:	687b      	ldr	r3, [r7, #4]
 80132c6:	68da      	ldr	r2, [r3, #12]
 80132c8:	697b      	ldr	r3, [r7, #20]
 80132ca:	60da      	str	r2, [r3, #12]
 80132cc:	e020      	b.n	8013310 <tcp_process+0x5e4>
 80132ce:	bf00      	nop
 80132d0:	200008c0 	.word	0x200008c0
 80132d4:	200008b8 	.word	0x200008b8
 80132d8:	200008be 	.word	0x200008be
 80132dc:	200008b4 	.word	0x200008b4
 80132e0:	200008a4 	.word	0x200008a4
 80132e4:	2000459c 	.word	0x2000459c
 80132e8:	200045a0 	.word	0x200045a0
 80132ec:	08021404 	.word	0x08021404
 80132f0:	080216a4 	.word	0x080216a4
 80132f4:	08021450 	.word	0x08021450
 80132f8:	200008bc 	.word	0x200008bc
 80132fc:	200008c1 	.word	0x200008c1
 8013300:	20007ca0 	.word	0x20007ca0
 8013304:	697b      	ldr	r3, [r7, #20]
 8013306:	68db      	ldr	r3, [r3, #12]
 8013308:	617b      	str	r3, [r7, #20]
 801330a:	697b      	ldr	r3, [r7, #20]
 801330c:	2b00      	cmp	r3, #0
 801330e:	d1d4      	bne.n	80132ba <tcp_process+0x58e>
 8013310:	687b      	ldr	r3, [r7, #4]
 8013312:	2200      	movs	r2, #0
 8013314:	60da      	str	r2, [r3, #12]
 8013316:	4b77      	ldr	r3, [pc, #476]	; (80134f4 <tcp_process+0x7c8>)
 8013318:	2201      	movs	r2, #1
 801331a:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 801331c:	687b      	ldr	r3, [r7, #4]
 801331e:	220a      	movs	r2, #10
 8013320:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8013322:	4b75      	ldr	r3, [pc, #468]	; (80134f8 <tcp_process+0x7cc>)
 8013324:	681a      	ldr	r2, [r3, #0]
 8013326:	687b      	ldr	r3, [r7, #4]
 8013328:	60da      	str	r2, [r3, #12]
 801332a:	4a73      	ldr	r2, [pc, #460]	; (80134f8 <tcp_process+0x7cc>)
 801332c:	687b      	ldr	r3, [r7, #4]
 801332e:	6013      	str	r3, [r2, #0]
 8013330:	f003 f962 	bl	80165f8 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8013334:	e0d2      	b.n	80134dc <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8013336:	687b      	ldr	r3, [r7, #4]
 8013338:	8b5b      	ldrh	r3, [r3, #26]
 801333a:	f043 0302 	orr.w	r3, r3, #2
 801333e:	b29a      	uxth	r2, r3
 8013340:	687b      	ldr	r3, [r7, #4]
 8013342:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8013344:	687b      	ldr	r3, [r7, #4]
 8013346:	2208      	movs	r2, #8
 8013348:	751a      	strb	r2, [r3, #20]
      break;
 801334a:	e0c7      	b.n	80134dc <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801334c:	4b6b      	ldr	r3, [pc, #428]	; (80134fc <tcp_process+0x7d0>)
 801334e:	781b      	ldrb	r3, [r3, #0]
 8013350:	f003 0310 	and.w	r3, r3, #16
 8013354:	2b00      	cmp	r3, #0
 8013356:	f000 80c1 	beq.w	80134dc <tcp_process+0x7b0>
 801335a:	687b      	ldr	r3, [r7, #4]
 801335c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801335e:	4b68      	ldr	r3, [pc, #416]	; (8013500 <tcp_process+0x7d4>)
 8013360:	681b      	ldr	r3, [r3, #0]
 8013362:	429a      	cmp	r2, r3
 8013364:	f040 80ba 	bne.w	80134dc <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8013368:	687b      	ldr	r3, [r7, #4]
 801336a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801336c:	2b00      	cmp	r3, #0
 801336e:	f040 80b5 	bne.w	80134dc <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8013372:	687b      	ldr	r3, [r7, #4]
 8013374:	2206      	movs	r2, #6
 8013376:	751a      	strb	r2, [r3, #20]
      break;
 8013378:	e0b0      	b.n	80134dc <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 801337a:	6878      	ldr	r0, [r7, #4]
 801337c:	f000 f9ca 	bl	8013714 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8013380:	4b60      	ldr	r3, [pc, #384]	; (8013504 <tcp_process+0x7d8>)
 8013382:	781b      	ldrb	r3, [r3, #0]
 8013384:	f003 0320 	and.w	r3, r3, #32
 8013388:	2b00      	cmp	r3, #0
 801338a:	f000 80a9 	beq.w	80134e0 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 801338e:	687b      	ldr	r3, [r7, #4]
 8013390:	8b5b      	ldrh	r3, [r3, #26]
 8013392:	f043 0302 	orr.w	r3, r3, #2
 8013396:	b29a      	uxth	r2, r3
 8013398:	687b      	ldr	r3, [r7, #4]
 801339a:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 801339c:	6878      	ldr	r0, [r7, #4]
 801339e:	f7fe fd3b 	bl	8011e18 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 80133a2:	4b59      	ldr	r3, [pc, #356]	; (8013508 <tcp_process+0x7dc>)
 80133a4:	681b      	ldr	r3, [r3, #0]
 80133a6:	687a      	ldr	r2, [r7, #4]
 80133a8:	429a      	cmp	r2, r3
 80133aa:	d105      	bne.n	80133b8 <tcp_process+0x68c>
 80133ac:	4b56      	ldr	r3, [pc, #344]	; (8013508 <tcp_process+0x7dc>)
 80133ae:	681b      	ldr	r3, [r3, #0]
 80133b0:	68db      	ldr	r3, [r3, #12]
 80133b2:	4a55      	ldr	r2, [pc, #340]	; (8013508 <tcp_process+0x7dc>)
 80133b4:	6013      	str	r3, [r2, #0]
 80133b6:	e013      	b.n	80133e0 <tcp_process+0x6b4>
 80133b8:	4b53      	ldr	r3, [pc, #332]	; (8013508 <tcp_process+0x7dc>)
 80133ba:	681b      	ldr	r3, [r3, #0]
 80133bc:	613b      	str	r3, [r7, #16]
 80133be:	e00c      	b.n	80133da <tcp_process+0x6ae>
 80133c0:	693b      	ldr	r3, [r7, #16]
 80133c2:	68db      	ldr	r3, [r3, #12]
 80133c4:	687a      	ldr	r2, [r7, #4]
 80133c6:	429a      	cmp	r2, r3
 80133c8:	d104      	bne.n	80133d4 <tcp_process+0x6a8>
 80133ca:	687b      	ldr	r3, [r7, #4]
 80133cc:	68da      	ldr	r2, [r3, #12]
 80133ce:	693b      	ldr	r3, [r7, #16]
 80133d0:	60da      	str	r2, [r3, #12]
 80133d2:	e005      	b.n	80133e0 <tcp_process+0x6b4>
 80133d4:	693b      	ldr	r3, [r7, #16]
 80133d6:	68db      	ldr	r3, [r3, #12]
 80133d8:	613b      	str	r3, [r7, #16]
 80133da:	693b      	ldr	r3, [r7, #16]
 80133dc:	2b00      	cmp	r3, #0
 80133de:	d1ef      	bne.n	80133c0 <tcp_process+0x694>
 80133e0:	687b      	ldr	r3, [r7, #4]
 80133e2:	2200      	movs	r2, #0
 80133e4:	60da      	str	r2, [r3, #12]
 80133e6:	4b43      	ldr	r3, [pc, #268]	; (80134f4 <tcp_process+0x7c8>)
 80133e8:	2201      	movs	r2, #1
 80133ea:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80133ec:	687b      	ldr	r3, [r7, #4]
 80133ee:	220a      	movs	r2, #10
 80133f0:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80133f2:	4b41      	ldr	r3, [pc, #260]	; (80134f8 <tcp_process+0x7cc>)
 80133f4:	681a      	ldr	r2, [r3, #0]
 80133f6:	687b      	ldr	r3, [r7, #4]
 80133f8:	60da      	str	r2, [r3, #12]
 80133fa:	4a3f      	ldr	r2, [pc, #252]	; (80134f8 <tcp_process+0x7cc>)
 80133fc:	687b      	ldr	r3, [r7, #4]
 80133fe:	6013      	str	r3, [r2, #0]
 8013400:	f003 f8fa 	bl	80165f8 <tcp_timer_needed>
      }
      break;
 8013404:	e06c      	b.n	80134e0 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8013406:	6878      	ldr	r0, [r7, #4]
 8013408:	f000 f984 	bl	8013714 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801340c:	4b3b      	ldr	r3, [pc, #236]	; (80134fc <tcp_process+0x7d0>)
 801340e:	781b      	ldrb	r3, [r3, #0]
 8013410:	f003 0310 	and.w	r3, r3, #16
 8013414:	2b00      	cmp	r3, #0
 8013416:	d065      	beq.n	80134e4 <tcp_process+0x7b8>
 8013418:	687b      	ldr	r3, [r7, #4]
 801341a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801341c:	4b38      	ldr	r3, [pc, #224]	; (8013500 <tcp_process+0x7d4>)
 801341e:	681b      	ldr	r3, [r3, #0]
 8013420:	429a      	cmp	r2, r3
 8013422:	d15f      	bne.n	80134e4 <tcp_process+0x7b8>
 8013424:	687b      	ldr	r3, [r7, #4]
 8013426:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013428:	2b00      	cmp	r3, #0
 801342a:	d15b      	bne.n	80134e4 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 801342c:	6878      	ldr	r0, [r7, #4]
 801342e:	f7fe fcf3 	bl	8011e18 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8013432:	4b35      	ldr	r3, [pc, #212]	; (8013508 <tcp_process+0x7dc>)
 8013434:	681b      	ldr	r3, [r3, #0]
 8013436:	687a      	ldr	r2, [r7, #4]
 8013438:	429a      	cmp	r2, r3
 801343a:	d105      	bne.n	8013448 <tcp_process+0x71c>
 801343c:	4b32      	ldr	r3, [pc, #200]	; (8013508 <tcp_process+0x7dc>)
 801343e:	681b      	ldr	r3, [r3, #0]
 8013440:	68db      	ldr	r3, [r3, #12]
 8013442:	4a31      	ldr	r2, [pc, #196]	; (8013508 <tcp_process+0x7dc>)
 8013444:	6013      	str	r3, [r2, #0]
 8013446:	e013      	b.n	8013470 <tcp_process+0x744>
 8013448:	4b2f      	ldr	r3, [pc, #188]	; (8013508 <tcp_process+0x7dc>)
 801344a:	681b      	ldr	r3, [r3, #0]
 801344c:	60fb      	str	r3, [r7, #12]
 801344e:	e00c      	b.n	801346a <tcp_process+0x73e>
 8013450:	68fb      	ldr	r3, [r7, #12]
 8013452:	68db      	ldr	r3, [r3, #12]
 8013454:	687a      	ldr	r2, [r7, #4]
 8013456:	429a      	cmp	r2, r3
 8013458:	d104      	bne.n	8013464 <tcp_process+0x738>
 801345a:	687b      	ldr	r3, [r7, #4]
 801345c:	68da      	ldr	r2, [r3, #12]
 801345e:	68fb      	ldr	r3, [r7, #12]
 8013460:	60da      	str	r2, [r3, #12]
 8013462:	e005      	b.n	8013470 <tcp_process+0x744>
 8013464:	68fb      	ldr	r3, [r7, #12]
 8013466:	68db      	ldr	r3, [r3, #12]
 8013468:	60fb      	str	r3, [r7, #12]
 801346a:	68fb      	ldr	r3, [r7, #12]
 801346c:	2b00      	cmp	r3, #0
 801346e:	d1ef      	bne.n	8013450 <tcp_process+0x724>
 8013470:	687b      	ldr	r3, [r7, #4]
 8013472:	2200      	movs	r2, #0
 8013474:	60da      	str	r2, [r3, #12]
 8013476:	4b1f      	ldr	r3, [pc, #124]	; (80134f4 <tcp_process+0x7c8>)
 8013478:	2201      	movs	r2, #1
 801347a:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 801347c:	687b      	ldr	r3, [r7, #4]
 801347e:	220a      	movs	r2, #10
 8013480:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8013482:	4b1d      	ldr	r3, [pc, #116]	; (80134f8 <tcp_process+0x7cc>)
 8013484:	681a      	ldr	r2, [r3, #0]
 8013486:	687b      	ldr	r3, [r7, #4]
 8013488:	60da      	str	r2, [r3, #12]
 801348a:	4a1b      	ldr	r2, [pc, #108]	; (80134f8 <tcp_process+0x7cc>)
 801348c:	687b      	ldr	r3, [r7, #4]
 801348e:	6013      	str	r3, [r2, #0]
 8013490:	f003 f8b2 	bl	80165f8 <tcp_timer_needed>
      }
      break;
 8013494:	e026      	b.n	80134e4 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8013496:	6878      	ldr	r0, [r7, #4]
 8013498:	f000 f93c 	bl	8013714 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801349c:	4b17      	ldr	r3, [pc, #92]	; (80134fc <tcp_process+0x7d0>)
 801349e:	781b      	ldrb	r3, [r3, #0]
 80134a0:	f003 0310 	and.w	r3, r3, #16
 80134a4:	2b00      	cmp	r3, #0
 80134a6:	d01f      	beq.n	80134e8 <tcp_process+0x7bc>
 80134a8:	687b      	ldr	r3, [r7, #4]
 80134aa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80134ac:	4b14      	ldr	r3, [pc, #80]	; (8013500 <tcp_process+0x7d4>)
 80134ae:	681b      	ldr	r3, [r3, #0]
 80134b0:	429a      	cmp	r2, r3
 80134b2:	d119      	bne.n	80134e8 <tcp_process+0x7bc>
 80134b4:	687b      	ldr	r3, [r7, #4]
 80134b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80134b8:	2b00      	cmp	r3, #0
 80134ba:	d115      	bne.n	80134e8 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 80134bc:	4b11      	ldr	r3, [pc, #68]	; (8013504 <tcp_process+0x7d8>)
 80134be:	781b      	ldrb	r3, [r3, #0]
 80134c0:	f043 0310 	orr.w	r3, r3, #16
 80134c4:	b2da      	uxtb	r2, r3
 80134c6:	4b0f      	ldr	r3, [pc, #60]	; (8013504 <tcp_process+0x7d8>)
 80134c8:	701a      	strb	r2, [r3, #0]
      }
      break;
 80134ca:	e00d      	b.n	80134e8 <tcp_process+0x7bc>
    default:
      break;
 80134cc:	bf00      	nop
 80134ce:	e00c      	b.n	80134ea <tcp_process+0x7be>
      break;
 80134d0:	bf00      	nop
 80134d2:	e00a      	b.n	80134ea <tcp_process+0x7be>
      break;
 80134d4:	bf00      	nop
 80134d6:	e008      	b.n	80134ea <tcp_process+0x7be>
      break;
 80134d8:	bf00      	nop
 80134da:	e006      	b.n	80134ea <tcp_process+0x7be>
      break;
 80134dc:	bf00      	nop
 80134de:	e004      	b.n	80134ea <tcp_process+0x7be>
      break;
 80134e0:	bf00      	nop
 80134e2:	e002      	b.n	80134ea <tcp_process+0x7be>
      break;
 80134e4:	bf00      	nop
 80134e6:	e000      	b.n	80134ea <tcp_process+0x7be>
      break;
 80134e8:	bf00      	nop
  }
  return ERR_OK;
 80134ea:	2300      	movs	r3, #0
}
 80134ec:	4618      	mov	r0, r3
 80134ee:	3724      	adds	r7, #36	; 0x24
 80134f0:	46bd      	mov	sp, r7
 80134f2:	bd90      	pop	{r4, r7, pc}
 80134f4:	20007c9c 	.word	0x20007c9c
 80134f8:	20007cb0 	.word	0x20007cb0
 80134fc:	200008c0 	.word	0x200008c0
 8013500:	200008b8 	.word	0x200008b8
 8013504:	200008c1 	.word	0x200008c1
 8013508:	20007ca0 	.word	0x20007ca0

0801350c <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 801350c:	b590      	push	{r4, r7, lr}
 801350e:	b085      	sub	sp, #20
 8013510:	af00      	add	r7, sp, #0
 8013512:	6078      	str	r0, [r7, #4]
 8013514:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8013516:	687b      	ldr	r3, [r7, #4]
 8013518:	2b00      	cmp	r3, #0
 801351a:	d106      	bne.n	801352a <tcp_oos_insert_segment+0x1e>
 801351c:	4b3b      	ldr	r3, [pc, #236]	; (801360c <tcp_oos_insert_segment+0x100>)
 801351e:	f240 421f 	movw	r2, #1055	; 0x41f
 8013522:	493b      	ldr	r1, [pc, #236]	; (8013610 <tcp_oos_insert_segment+0x104>)
 8013524:	483b      	ldr	r0, [pc, #236]	; (8013614 <tcp_oos_insert_segment+0x108>)
 8013526:	f007 fbdf 	bl	801ace8 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801352a:	687b      	ldr	r3, [r7, #4]
 801352c:	68db      	ldr	r3, [r3, #12]
 801352e:	899b      	ldrh	r3, [r3, #12]
 8013530:	b29b      	uxth	r3, r3
 8013532:	4618      	mov	r0, r3
 8013534:	f7fb fa4a 	bl	800e9cc <lwip_htons>
 8013538:	4603      	mov	r3, r0
 801353a:	b2db      	uxtb	r3, r3
 801353c:	f003 0301 	and.w	r3, r3, #1
 8013540:	2b00      	cmp	r3, #0
 8013542:	d028      	beq.n	8013596 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8013544:	6838      	ldr	r0, [r7, #0]
 8013546:	f7fe f999 	bl	801187c <tcp_segs_free>
    next = NULL;
 801354a:	2300      	movs	r3, #0
 801354c:	603b      	str	r3, [r7, #0]
 801354e:	e056      	b.n	80135fe <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8013550:	683b      	ldr	r3, [r7, #0]
 8013552:	68db      	ldr	r3, [r3, #12]
 8013554:	899b      	ldrh	r3, [r3, #12]
 8013556:	b29b      	uxth	r3, r3
 8013558:	4618      	mov	r0, r3
 801355a:	f7fb fa37 	bl	800e9cc <lwip_htons>
 801355e:	4603      	mov	r3, r0
 8013560:	b2db      	uxtb	r3, r3
 8013562:	f003 0301 	and.w	r3, r3, #1
 8013566:	2b00      	cmp	r3, #0
 8013568:	d00d      	beq.n	8013586 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 801356a:	687b      	ldr	r3, [r7, #4]
 801356c:	68db      	ldr	r3, [r3, #12]
 801356e:	899b      	ldrh	r3, [r3, #12]
 8013570:	b29c      	uxth	r4, r3
 8013572:	2001      	movs	r0, #1
 8013574:	f7fb fa2a 	bl	800e9cc <lwip_htons>
 8013578:	4603      	mov	r3, r0
 801357a:	461a      	mov	r2, r3
 801357c:	687b      	ldr	r3, [r7, #4]
 801357e:	68db      	ldr	r3, [r3, #12]
 8013580:	4322      	orrs	r2, r4
 8013582:	b292      	uxth	r2, r2
 8013584:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8013586:	683b      	ldr	r3, [r7, #0]
 8013588:	60fb      	str	r3, [r7, #12]
      next = next->next;
 801358a:	683b      	ldr	r3, [r7, #0]
 801358c:	681b      	ldr	r3, [r3, #0]
 801358e:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8013590:	68f8      	ldr	r0, [r7, #12]
 8013592:	f7fe f987 	bl	80118a4 <tcp_seg_free>
    while (next &&
 8013596:	683b      	ldr	r3, [r7, #0]
 8013598:	2b00      	cmp	r3, #0
 801359a:	d00e      	beq.n	80135ba <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 801359c:	687b      	ldr	r3, [r7, #4]
 801359e:	891b      	ldrh	r3, [r3, #8]
 80135a0:	461a      	mov	r2, r3
 80135a2:	4b1d      	ldr	r3, [pc, #116]	; (8013618 <tcp_oos_insert_segment+0x10c>)
 80135a4:	681b      	ldr	r3, [r3, #0]
 80135a6:	441a      	add	r2, r3
 80135a8:	683b      	ldr	r3, [r7, #0]
 80135aa:	68db      	ldr	r3, [r3, #12]
 80135ac:	685b      	ldr	r3, [r3, #4]
 80135ae:	6839      	ldr	r1, [r7, #0]
 80135b0:	8909      	ldrh	r1, [r1, #8]
 80135b2:	440b      	add	r3, r1
 80135b4:	1ad3      	subs	r3, r2, r3
    while (next &&
 80135b6:	2b00      	cmp	r3, #0
 80135b8:	daca      	bge.n	8013550 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 80135ba:	683b      	ldr	r3, [r7, #0]
 80135bc:	2b00      	cmp	r3, #0
 80135be:	d01e      	beq.n	80135fe <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 80135c0:	687b      	ldr	r3, [r7, #4]
 80135c2:	891b      	ldrh	r3, [r3, #8]
 80135c4:	461a      	mov	r2, r3
 80135c6:	4b14      	ldr	r3, [pc, #80]	; (8013618 <tcp_oos_insert_segment+0x10c>)
 80135c8:	681b      	ldr	r3, [r3, #0]
 80135ca:	441a      	add	r2, r3
 80135cc:	683b      	ldr	r3, [r7, #0]
 80135ce:	68db      	ldr	r3, [r3, #12]
 80135d0:	685b      	ldr	r3, [r3, #4]
 80135d2:	1ad3      	subs	r3, r2, r3
    if (next &&
 80135d4:	2b00      	cmp	r3, #0
 80135d6:	dd12      	ble.n	80135fe <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 80135d8:	683b      	ldr	r3, [r7, #0]
 80135da:	68db      	ldr	r3, [r3, #12]
 80135dc:	685b      	ldr	r3, [r3, #4]
 80135de:	b29a      	uxth	r2, r3
 80135e0:	4b0d      	ldr	r3, [pc, #52]	; (8013618 <tcp_oos_insert_segment+0x10c>)
 80135e2:	681b      	ldr	r3, [r3, #0]
 80135e4:	b29b      	uxth	r3, r3
 80135e6:	1ad3      	subs	r3, r2, r3
 80135e8:	b29a      	uxth	r2, r3
 80135ea:	687b      	ldr	r3, [r7, #4]
 80135ec:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 80135ee:	687b      	ldr	r3, [r7, #4]
 80135f0:	685a      	ldr	r2, [r3, #4]
 80135f2:	687b      	ldr	r3, [r7, #4]
 80135f4:	891b      	ldrh	r3, [r3, #8]
 80135f6:	4619      	mov	r1, r3
 80135f8:	4610      	mov	r0, r2
 80135fa:	f7fc fb91 	bl	800fd20 <pbuf_realloc>
    }
  }
  cseg->next = next;
 80135fe:	687b      	ldr	r3, [r7, #4]
 8013600:	683a      	ldr	r2, [r7, #0]
 8013602:	601a      	str	r2, [r3, #0]
}
 8013604:	bf00      	nop
 8013606:	3714      	adds	r7, #20
 8013608:	46bd      	mov	sp, r7
 801360a:	bd90      	pop	{r4, r7, pc}
 801360c:	08021404 	.word	0x08021404
 8013610:	080216c4 	.word	0x080216c4
 8013614:	08021450 	.word	0x08021450
 8013618:	200008b4 	.word	0x200008b4

0801361c <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 801361c:	b5b0      	push	{r4, r5, r7, lr}
 801361e:	b086      	sub	sp, #24
 8013620:	af00      	add	r7, sp, #0
 8013622:	60f8      	str	r0, [r7, #12]
 8013624:	60b9      	str	r1, [r7, #8]
 8013626:	607a      	str	r2, [r7, #4]
 8013628:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 801362a:	e03e      	b.n	80136aa <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 801362c:	68bb      	ldr	r3, [r7, #8]
 801362e:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8013630:	68bb      	ldr	r3, [r7, #8]
 8013632:	681b      	ldr	r3, [r3, #0]
 8013634:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8013636:	697b      	ldr	r3, [r7, #20]
 8013638:	685b      	ldr	r3, [r3, #4]
 801363a:	4618      	mov	r0, r3
 801363c:	f7fc fd84 	bl	8010148 <pbuf_clen>
 8013640:	4603      	mov	r3, r0
 8013642:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8013644:	68fb      	ldr	r3, [r7, #12]
 8013646:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801364a:	8a7a      	ldrh	r2, [r7, #18]
 801364c:	429a      	cmp	r2, r3
 801364e:	d906      	bls.n	801365e <tcp_free_acked_segments+0x42>
 8013650:	4b2a      	ldr	r3, [pc, #168]	; (80136fc <tcp_free_acked_segments+0xe0>)
 8013652:	f240 4257 	movw	r2, #1111	; 0x457
 8013656:	492a      	ldr	r1, [pc, #168]	; (8013700 <tcp_free_acked_segments+0xe4>)
 8013658:	482a      	ldr	r0, [pc, #168]	; (8013704 <tcp_free_acked_segments+0xe8>)
 801365a:	f007 fb45 	bl	801ace8 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801365e:	68fb      	ldr	r3, [r7, #12]
 8013660:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 8013664:	8a7b      	ldrh	r3, [r7, #18]
 8013666:	1ad3      	subs	r3, r2, r3
 8013668:	b29a      	uxth	r2, r3
 801366a:	68fb      	ldr	r3, [r7, #12]
 801366c:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8013670:	697b      	ldr	r3, [r7, #20]
 8013672:	891a      	ldrh	r2, [r3, #8]
 8013674:	4b24      	ldr	r3, [pc, #144]	; (8013708 <tcp_free_acked_segments+0xec>)
 8013676:	881b      	ldrh	r3, [r3, #0]
 8013678:	4413      	add	r3, r2
 801367a:	b29a      	uxth	r2, r3
 801367c:	4b22      	ldr	r3, [pc, #136]	; (8013708 <tcp_free_acked_segments+0xec>)
 801367e:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8013680:	6978      	ldr	r0, [r7, #20]
 8013682:	f7fe f90f 	bl	80118a4 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8013686:	68fb      	ldr	r3, [r7, #12]
 8013688:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801368c:	2b00      	cmp	r3, #0
 801368e:	d00c      	beq.n	80136aa <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8013690:	68bb      	ldr	r3, [r7, #8]
 8013692:	2b00      	cmp	r3, #0
 8013694:	d109      	bne.n	80136aa <tcp_free_acked_segments+0x8e>
 8013696:	683b      	ldr	r3, [r7, #0]
 8013698:	2b00      	cmp	r3, #0
 801369a:	d106      	bne.n	80136aa <tcp_free_acked_segments+0x8e>
 801369c:	4b17      	ldr	r3, [pc, #92]	; (80136fc <tcp_free_acked_segments+0xe0>)
 801369e:	f240 4262 	movw	r2, #1122	; 0x462
 80136a2:	491a      	ldr	r1, [pc, #104]	; (801370c <tcp_free_acked_segments+0xf0>)
 80136a4:	4817      	ldr	r0, [pc, #92]	; (8013704 <tcp_free_acked_segments+0xe8>)
 80136a6:	f007 fb1f 	bl	801ace8 <iprintf>
  while (seg_list != NULL &&
 80136aa:	68bb      	ldr	r3, [r7, #8]
 80136ac:	2b00      	cmp	r3, #0
 80136ae:	d020      	beq.n	80136f2 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 80136b0:	68bb      	ldr	r3, [r7, #8]
 80136b2:	68db      	ldr	r3, [r3, #12]
 80136b4:	685b      	ldr	r3, [r3, #4]
 80136b6:	4618      	mov	r0, r3
 80136b8:	f7fb f99d 	bl	800e9f6 <lwip_htonl>
 80136bc:	4604      	mov	r4, r0
 80136be:	68bb      	ldr	r3, [r7, #8]
 80136c0:	891b      	ldrh	r3, [r3, #8]
 80136c2:	461d      	mov	r5, r3
 80136c4:	68bb      	ldr	r3, [r7, #8]
 80136c6:	68db      	ldr	r3, [r3, #12]
 80136c8:	899b      	ldrh	r3, [r3, #12]
 80136ca:	b29b      	uxth	r3, r3
 80136cc:	4618      	mov	r0, r3
 80136ce:	f7fb f97d 	bl	800e9cc <lwip_htons>
 80136d2:	4603      	mov	r3, r0
 80136d4:	b2db      	uxtb	r3, r3
 80136d6:	f003 0303 	and.w	r3, r3, #3
 80136da:	2b00      	cmp	r3, #0
 80136dc:	d001      	beq.n	80136e2 <tcp_free_acked_segments+0xc6>
 80136de:	2301      	movs	r3, #1
 80136e0:	e000      	b.n	80136e4 <tcp_free_acked_segments+0xc8>
 80136e2:	2300      	movs	r3, #0
 80136e4:	442b      	add	r3, r5
 80136e6:	18e2      	adds	r2, r4, r3
 80136e8:	4b09      	ldr	r3, [pc, #36]	; (8013710 <tcp_free_acked_segments+0xf4>)
 80136ea:	681b      	ldr	r3, [r3, #0]
 80136ec:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 80136ee:	2b00      	cmp	r3, #0
 80136f0:	dd9c      	ble.n	801362c <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 80136f2:	68bb      	ldr	r3, [r7, #8]
}
 80136f4:	4618      	mov	r0, r3
 80136f6:	3718      	adds	r7, #24
 80136f8:	46bd      	mov	sp, r7
 80136fa:	bdb0      	pop	{r4, r5, r7, pc}
 80136fc:	08021404 	.word	0x08021404
 8013700:	080216ec 	.word	0x080216ec
 8013704:	08021450 	.word	0x08021450
 8013708:	200008bc 	.word	0x200008bc
 801370c:	08021714 	.word	0x08021714
 8013710:	200008b8 	.word	0x200008b8

08013714 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8013714:	b5b0      	push	{r4, r5, r7, lr}
 8013716:	b094      	sub	sp, #80	; 0x50
 8013718:	af00      	add	r7, sp, #0
 801371a:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 801371c:	2300      	movs	r3, #0
 801371e:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8013720:	687b      	ldr	r3, [r7, #4]
 8013722:	2b00      	cmp	r3, #0
 8013724:	d106      	bne.n	8013734 <tcp_receive+0x20>
 8013726:	4ba6      	ldr	r3, [pc, #664]	; (80139c0 <tcp_receive+0x2ac>)
 8013728:	f240 427b 	movw	r2, #1147	; 0x47b
 801372c:	49a5      	ldr	r1, [pc, #660]	; (80139c4 <tcp_receive+0x2b0>)
 801372e:	48a6      	ldr	r0, [pc, #664]	; (80139c8 <tcp_receive+0x2b4>)
 8013730:	f007 fada 	bl	801ace8 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8013734:	687b      	ldr	r3, [r7, #4]
 8013736:	7d1b      	ldrb	r3, [r3, #20]
 8013738:	2b03      	cmp	r3, #3
 801373a:	d806      	bhi.n	801374a <tcp_receive+0x36>
 801373c:	4ba0      	ldr	r3, [pc, #640]	; (80139c0 <tcp_receive+0x2ac>)
 801373e:	f240 427c 	movw	r2, #1148	; 0x47c
 8013742:	49a2      	ldr	r1, [pc, #648]	; (80139cc <tcp_receive+0x2b8>)
 8013744:	48a0      	ldr	r0, [pc, #640]	; (80139c8 <tcp_receive+0x2b4>)
 8013746:	f007 facf 	bl	801ace8 <iprintf>

  if (flags & TCP_ACK) {
 801374a:	4ba1      	ldr	r3, [pc, #644]	; (80139d0 <tcp_receive+0x2bc>)
 801374c:	781b      	ldrb	r3, [r3, #0]
 801374e:	f003 0310 	and.w	r3, r3, #16
 8013752:	2b00      	cmp	r3, #0
 8013754:	f000 8263 	beq.w	8013c1e <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8013758:	687b      	ldr	r3, [r7, #4]
 801375a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801375e:	461a      	mov	r2, r3
 8013760:	687b      	ldr	r3, [r7, #4]
 8013762:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013764:	4413      	add	r3, r2
 8013766:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8013768:	687b      	ldr	r3, [r7, #4]
 801376a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801376c:	4b99      	ldr	r3, [pc, #612]	; (80139d4 <tcp_receive+0x2c0>)
 801376e:	681b      	ldr	r3, [r3, #0]
 8013770:	1ad3      	subs	r3, r2, r3
 8013772:	2b00      	cmp	r3, #0
 8013774:	db1b      	blt.n	80137ae <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8013776:	687b      	ldr	r3, [r7, #4]
 8013778:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801377a:	4b96      	ldr	r3, [pc, #600]	; (80139d4 <tcp_receive+0x2c0>)
 801377c:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801377e:	429a      	cmp	r2, r3
 8013780:	d106      	bne.n	8013790 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8013782:	687b      	ldr	r3, [r7, #4]
 8013784:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8013786:	4b94      	ldr	r3, [pc, #592]	; (80139d8 <tcp_receive+0x2c4>)
 8013788:	681b      	ldr	r3, [r3, #0]
 801378a:	1ad3      	subs	r3, r2, r3
 801378c:	2b00      	cmp	r3, #0
 801378e:	db0e      	blt.n	80137ae <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8013790:	687b      	ldr	r3, [r7, #4]
 8013792:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8013794:	4b90      	ldr	r3, [pc, #576]	; (80139d8 <tcp_receive+0x2c4>)
 8013796:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8013798:	429a      	cmp	r2, r3
 801379a:	d125      	bne.n	80137e8 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801379c:	4b8f      	ldr	r3, [pc, #572]	; (80139dc <tcp_receive+0x2c8>)
 801379e:	681b      	ldr	r3, [r3, #0]
 80137a0:	89db      	ldrh	r3, [r3, #14]
 80137a2:	b29a      	uxth	r2, r3
 80137a4:	687b      	ldr	r3, [r7, #4]
 80137a6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80137aa:	429a      	cmp	r2, r3
 80137ac:	d91c      	bls.n	80137e8 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 80137ae:	4b8b      	ldr	r3, [pc, #556]	; (80139dc <tcp_receive+0x2c8>)
 80137b0:	681b      	ldr	r3, [r3, #0]
 80137b2:	89db      	ldrh	r3, [r3, #14]
 80137b4:	b29a      	uxth	r2, r3
 80137b6:	687b      	ldr	r3, [r7, #4]
 80137b8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 80137bc:	687b      	ldr	r3, [r7, #4]
 80137be:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 80137c2:	687b      	ldr	r3, [r7, #4]
 80137c4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80137c8:	429a      	cmp	r2, r3
 80137ca:	d205      	bcs.n	80137d8 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 80137cc:	687b      	ldr	r3, [r7, #4]
 80137ce:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80137d2:	687b      	ldr	r3, [r7, #4]
 80137d4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 80137d8:	4b7e      	ldr	r3, [pc, #504]	; (80139d4 <tcp_receive+0x2c0>)
 80137da:	681a      	ldr	r2, [r3, #0]
 80137dc:	687b      	ldr	r3, [r7, #4]
 80137de:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 80137e0:	4b7d      	ldr	r3, [pc, #500]	; (80139d8 <tcp_receive+0x2c4>)
 80137e2:	681a      	ldr	r2, [r3, #0]
 80137e4:	687b      	ldr	r3, [r7, #4]
 80137e6:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 80137e8:	4b7b      	ldr	r3, [pc, #492]	; (80139d8 <tcp_receive+0x2c4>)
 80137ea:	681a      	ldr	r2, [r3, #0]
 80137ec:	687b      	ldr	r3, [r7, #4]
 80137ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80137f0:	1ad3      	subs	r3, r2, r3
 80137f2:	2b00      	cmp	r3, #0
 80137f4:	dc58      	bgt.n	80138a8 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 80137f6:	4b7a      	ldr	r3, [pc, #488]	; (80139e0 <tcp_receive+0x2cc>)
 80137f8:	881b      	ldrh	r3, [r3, #0]
 80137fa:	2b00      	cmp	r3, #0
 80137fc:	d14b      	bne.n	8013896 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 80137fe:	687b      	ldr	r3, [r7, #4]
 8013800:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013802:	687a      	ldr	r2, [r7, #4]
 8013804:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 8013808:	4413      	add	r3, r2
 801380a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801380c:	429a      	cmp	r2, r3
 801380e:	d142      	bne.n	8013896 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8013810:	687b      	ldr	r3, [r7, #4]
 8013812:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8013816:	2b00      	cmp	r3, #0
 8013818:	db3d      	blt.n	8013896 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 801381a:	687b      	ldr	r3, [r7, #4]
 801381c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801381e:	4b6e      	ldr	r3, [pc, #440]	; (80139d8 <tcp_receive+0x2c4>)
 8013820:	681b      	ldr	r3, [r3, #0]
 8013822:	429a      	cmp	r2, r3
 8013824:	d137      	bne.n	8013896 <tcp_receive+0x182>
              found_dupack = 1;
 8013826:	2301      	movs	r3, #1
 8013828:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 801382a:	687b      	ldr	r3, [r7, #4]
 801382c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8013830:	2bff      	cmp	r3, #255	; 0xff
 8013832:	d007      	beq.n	8013844 <tcp_receive+0x130>
                ++pcb->dupacks;
 8013834:	687b      	ldr	r3, [r7, #4]
 8013836:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801383a:	3301      	adds	r3, #1
 801383c:	b2da      	uxtb	r2, r3
 801383e:	687b      	ldr	r3, [r7, #4]
 8013840:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8013844:	687b      	ldr	r3, [r7, #4]
 8013846:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801384a:	2b03      	cmp	r3, #3
 801384c:	d91b      	bls.n	8013886 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 801384e:	687b      	ldr	r3, [r7, #4]
 8013850:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013854:	687b      	ldr	r3, [r7, #4]
 8013856:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013858:	4413      	add	r3, r2
 801385a:	b29a      	uxth	r2, r3
 801385c:	687b      	ldr	r3, [r7, #4]
 801385e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013862:	429a      	cmp	r2, r3
 8013864:	d30a      	bcc.n	801387c <tcp_receive+0x168>
 8013866:	687b      	ldr	r3, [r7, #4]
 8013868:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801386c:	687b      	ldr	r3, [r7, #4]
 801386e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013870:	4413      	add	r3, r2
 8013872:	b29a      	uxth	r2, r3
 8013874:	687b      	ldr	r3, [r7, #4]
 8013876:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801387a:	e004      	b.n	8013886 <tcp_receive+0x172>
 801387c:	687b      	ldr	r3, [r7, #4]
 801387e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013882:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 8013886:	687b      	ldr	r3, [r7, #4]
 8013888:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801388c:	2b02      	cmp	r3, #2
 801388e:	d902      	bls.n	8013896 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8013890:	6878      	ldr	r0, [r7, #4]
 8013892:	f002 fb47 	bl	8015f24 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8013896:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8013898:	2b00      	cmp	r3, #0
 801389a:	f040 8160 	bne.w	8013b5e <tcp_receive+0x44a>
        pcb->dupacks = 0;
 801389e:	687b      	ldr	r3, [r7, #4]
 80138a0:	2200      	movs	r2, #0
 80138a2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80138a6:	e15a      	b.n	8013b5e <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80138a8:	4b4b      	ldr	r3, [pc, #300]	; (80139d8 <tcp_receive+0x2c4>)
 80138aa:	681a      	ldr	r2, [r3, #0]
 80138ac:	687b      	ldr	r3, [r7, #4]
 80138ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80138b0:	1ad3      	subs	r3, r2, r3
 80138b2:	3b01      	subs	r3, #1
 80138b4:	2b00      	cmp	r3, #0
 80138b6:	f2c0 814d 	blt.w	8013b54 <tcp_receive+0x440>
 80138ba:	4b47      	ldr	r3, [pc, #284]	; (80139d8 <tcp_receive+0x2c4>)
 80138bc:	681a      	ldr	r2, [r3, #0]
 80138be:	687b      	ldr	r3, [r7, #4]
 80138c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80138c2:	1ad3      	subs	r3, r2, r3
 80138c4:	2b00      	cmp	r3, #0
 80138c6:	f300 8145 	bgt.w	8013b54 <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 80138ca:	687b      	ldr	r3, [r7, #4]
 80138cc:	8b5b      	ldrh	r3, [r3, #26]
 80138ce:	f003 0304 	and.w	r3, r3, #4
 80138d2:	2b00      	cmp	r3, #0
 80138d4:	d010      	beq.n	80138f8 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 80138d6:	687b      	ldr	r3, [r7, #4]
 80138d8:	8b5b      	ldrh	r3, [r3, #26]
 80138da:	f023 0304 	bic.w	r3, r3, #4
 80138de:	b29a      	uxth	r2, r3
 80138e0:	687b      	ldr	r3, [r7, #4]
 80138e2:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 80138e4:	687b      	ldr	r3, [r7, #4]
 80138e6:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80138ea:	687b      	ldr	r3, [r7, #4]
 80138ec:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 80138f0:	687b      	ldr	r3, [r7, #4]
 80138f2:	2200      	movs	r2, #0
 80138f4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 80138f8:	687b      	ldr	r3, [r7, #4]
 80138fa:	2200      	movs	r2, #0
 80138fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8013900:	687b      	ldr	r3, [r7, #4]
 8013902:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013906:	10db      	asrs	r3, r3, #3
 8013908:	b21b      	sxth	r3, r3
 801390a:	b29a      	uxth	r2, r3
 801390c:	687b      	ldr	r3, [r7, #4]
 801390e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013912:	b29b      	uxth	r3, r3
 8013914:	4413      	add	r3, r2
 8013916:	b29b      	uxth	r3, r3
 8013918:	b21a      	sxth	r2, r3
 801391a:	687b      	ldr	r3, [r7, #4]
 801391c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8013920:	4b2d      	ldr	r3, [pc, #180]	; (80139d8 <tcp_receive+0x2c4>)
 8013922:	681b      	ldr	r3, [r3, #0]
 8013924:	b29a      	uxth	r2, r3
 8013926:	687b      	ldr	r3, [r7, #4]
 8013928:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801392a:	b29b      	uxth	r3, r3
 801392c:	1ad3      	subs	r3, r2, r3
 801392e:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8013930:	687b      	ldr	r3, [r7, #4]
 8013932:	2200      	movs	r2, #0
 8013934:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 8013938:	4b27      	ldr	r3, [pc, #156]	; (80139d8 <tcp_receive+0x2c4>)
 801393a:	681a      	ldr	r2, [r3, #0]
 801393c:	687b      	ldr	r3, [r7, #4]
 801393e:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8013940:	687b      	ldr	r3, [r7, #4]
 8013942:	7d1b      	ldrb	r3, [r3, #20]
 8013944:	2b03      	cmp	r3, #3
 8013946:	f240 8096 	bls.w	8013a76 <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 801394a:	687b      	ldr	r3, [r7, #4]
 801394c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013950:	687b      	ldr	r3, [r7, #4]
 8013952:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8013956:	429a      	cmp	r2, r3
 8013958:	d244      	bcs.n	80139e4 <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 801395a:	687b      	ldr	r3, [r7, #4]
 801395c:	8b5b      	ldrh	r3, [r3, #26]
 801395e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8013962:	2b00      	cmp	r3, #0
 8013964:	d001      	beq.n	801396a <tcp_receive+0x256>
 8013966:	2301      	movs	r3, #1
 8013968:	e000      	b.n	801396c <tcp_receive+0x258>
 801396a:	2302      	movs	r3, #2
 801396c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8013970:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8013974:	b29a      	uxth	r2, r3
 8013976:	687b      	ldr	r3, [r7, #4]
 8013978:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801397a:	fb12 f303 	smulbb	r3, r2, r3
 801397e:	b29b      	uxth	r3, r3
 8013980:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8013982:	4293      	cmp	r3, r2
 8013984:	bf28      	it	cs
 8013986:	4613      	movcs	r3, r2
 8013988:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 801398a:	687b      	ldr	r3, [r7, #4]
 801398c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013990:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8013992:	4413      	add	r3, r2
 8013994:	b29a      	uxth	r2, r3
 8013996:	687b      	ldr	r3, [r7, #4]
 8013998:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801399c:	429a      	cmp	r2, r3
 801399e:	d309      	bcc.n	80139b4 <tcp_receive+0x2a0>
 80139a0:	687b      	ldr	r3, [r7, #4]
 80139a2:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80139a6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80139a8:	4413      	add	r3, r2
 80139aa:	b29a      	uxth	r2, r3
 80139ac:	687b      	ldr	r3, [r7, #4]
 80139ae:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80139b2:	e060      	b.n	8013a76 <tcp_receive+0x362>
 80139b4:	687b      	ldr	r3, [r7, #4]
 80139b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80139ba:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80139be:	e05a      	b.n	8013a76 <tcp_receive+0x362>
 80139c0:	08021404 	.word	0x08021404
 80139c4:	08021734 	.word	0x08021734
 80139c8:	08021450 	.word	0x08021450
 80139cc:	08021750 	.word	0x08021750
 80139d0:	200008c0 	.word	0x200008c0
 80139d4:	200008b4 	.word	0x200008b4
 80139d8:	200008b8 	.word	0x200008b8
 80139dc:	200008a4 	.word	0x200008a4
 80139e0:	200008be 	.word	0x200008be
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 80139e4:	687b      	ldr	r3, [r7, #4]
 80139e6:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80139ea:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80139ec:	4413      	add	r3, r2
 80139ee:	b29a      	uxth	r2, r3
 80139f0:	687b      	ldr	r3, [r7, #4]
 80139f2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80139f6:	429a      	cmp	r2, r3
 80139f8:	d309      	bcc.n	8013a0e <tcp_receive+0x2fa>
 80139fa:	687b      	ldr	r3, [r7, #4]
 80139fc:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8013a00:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8013a02:	4413      	add	r3, r2
 8013a04:	b29a      	uxth	r2, r3
 8013a06:	687b      	ldr	r3, [r7, #4]
 8013a08:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8013a0c:	e004      	b.n	8013a18 <tcp_receive+0x304>
 8013a0e:	687b      	ldr	r3, [r7, #4]
 8013a10:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013a14:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8013a18:	687b      	ldr	r3, [r7, #4]
 8013a1a:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8013a1e:	687b      	ldr	r3, [r7, #4]
 8013a20:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013a24:	429a      	cmp	r2, r3
 8013a26:	d326      	bcc.n	8013a76 <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8013a28:	687b      	ldr	r3, [r7, #4]
 8013a2a:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8013a2e:	687b      	ldr	r3, [r7, #4]
 8013a30:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013a34:	1ad3      	subs	r3, r2, r3
 8013a36:	b29a      	uxth	r2, r3
 8013a38:	687b      	ldr	r3, [r7, #4]
 8013a3a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8013a3e:	687b      	ldr	r3, [r7, #4]
 8013a40:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013a44:	687b      	ldr	r3, [r7, #4]
 8013a46:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013a48:	4413      	add	r3, r2
 8013a4a:	b29a      	uxth	r2, r3
 8013a4c:	687b      	ldr	r3, [r7, #4]
 8013a4e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013a52:	429a      	cmp	r2, r3
 8013a54:	d30a      	bcc.n	8013a6c <tcp_receive+0x358>
 8013a56:	687b      	ldr	r3, [r7, #4]
 8013a58:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013a5c:	687b      	ldr	r3, [r7, #4]
 8013a5e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013a60:	4413      	add	r3, r2
 8013a62:	b29a      	uxth	r2, r3
 8013a64:	687b      	ldr	r3, [r7, #4]
 8013a66:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8013a6a:	e004      	b.n	8013a76 <tcp_receive+0x362>
 8013a6c:	687b      	ldr	r3, [r7, #4]
 8013a6e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013a72:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8013a76:	687b      	ldr	r3, [r7, #4]
 8013a78:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8013a7a:	687b      	ldr	r3, [r7, #4]
 8013a7c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013a7e:	4a98      	ldr	r2, [pc, #608]	; (8013ce0 <tcp_receive+0x5cc>)
 8013a80:	6878      	ldr	r0, [r7, #4]
 8013a82:	f7ff fdcb 	bl	801361c <tcp_free_acked_segments>
 8013a86:	4602      	mov	r2, r0
 8013a88:	687b      	ldr	r3, [r7, #4]
 8013a8a:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8013a8c:	687b      	ldr	r3, [r7, #4]
 8013a8e:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8013a90:	687b      	ldr	r3, [r7, #4]
 8013a92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013a94:	4a93      	ldr	r2, [pc, #588]	; (8013ce4 <tcp_receive+0x5d0>)
 8013a96:	6878      	ldr	r0, [r7, #4]
 8013a98:	f7ff fdc0 	bl	801361c <tcp_free_acked_segments>
 8013a9c:	4602      	mov	r2, r0
 8013a9e:	687b      	ldr	r3, [r7, #4]
 8013aa0:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8013aa2:	687b      	ldr	r3, [r7, #4]
 8013aa4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013aa6:	2b00      	cmp	r3, #0
 8013aa8:	d104      	bne.n	8013ab4 <tcp_receive+0x3a0>
        pcb->rtime = -1;
 8013aaa:	687b      	ldr	r3, [r7, #4]
 8013aac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013ab0:	861a      	strh	r2, [r3, #48]	; 0x30
 8013ab2:	e002      	b.n	8013aba <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 8013ab4:	687b      	ldr	r3, [r7, #4]
 8013ab6:	2200      	movs	r2, #0
 8013ab8:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 8013aba:	687b      	ldr	r3, [r7, #4]
 8013abc:	2200      	movs	r2, #0
 8013abe:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8013ac0:	687b      	ldr	r3, [r7, #4]
 8013ac2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013ac4:	2b00      	cmp	r3, #0
 8013ac6:	d103      	bne.n	8013ad0 <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 8013ac8:	687b      	ldr	r3, [r7, #4]
 8013aca:	2200      	movs	r2, #0
 8013acc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8013ad0:	687b      	ldr	r3, [r7, #4]
 8013ad2:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8013ad6:	4b84      	ldr	r3, [pc, #528]	; (8013ce8 <tcp_receive+0x5d4>)
 8013ad8:	881b      	ldrh	r3, [r3, #0]
 8013ada:	4413      	add	r3, r2
 8013adc:	b29a      	uxth	r2, r3
 8013ade:	687b      	ldr	r3, [r7, #4]
 8013ae0:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8013ae4:	687b      	ldr	r3, [r7, #4]
 8013ae6:	8b5b      	ldrh	r3, [r3, #26]
 8013ae8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8013aec:	2b00      	cmp	r3, #0
 8013aee:	d035      	beq.n	8013b5c <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8013af0:	687b      	ldr	r3, [r7, #4]
 8013af2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013af4:	2b00      	cmp	r3, #0
 8013af6:	d118      	bne.n	8013b2a <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 8013af8:	687b      	ldr	r3, [r7, #4]
 8013afa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013afc:	2b00      	cmp	r3, #0
 8013afe:	d00c      	beq.n	8013b1a <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8013b00:	687b      	ldr	r3, [r7, #4]
 8013b02:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8013b04:	687b      	ldr	r3, [r7, #4]
 8013b06:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013b08:	68db      	ldr	r3, [r3, #12]
 8013b0a:	685b      	ldr	r3, [r3, #4]
 8013b0c:	4618      	mov	r0, r3
 8013b0e:	f7fa ff72 	bl	800e9f6 <lwip_htonl>
 8013b12:	4603      	mov	r3, r0
 8013b14:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8013b16:	2b00      	cmp	r3, #0
 8013b18:	dc20      	bgt.n	8013b5c <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 8013b1a:	687b      	ldr	r3, [r7, #4]
 8013b1c:	8b5b      	ldrh	r3, [r3, #26]
 8013b1e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8013b22:	b29a      	uxth	r2, r3
 8013b24:	687b      	ldr	r3, [r7, #4]
 8013b26:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013b28:	e018      	b.n	8013b5c <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8013b2a:	687b      	ldr	r3, [r7, #4]
 8013b2c:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8013b2e:	687b      	ldr	r3, [r7, #4]
 8013b30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013b32:	68db      	ldr	r3, [r3, #12]
 8013b34:	685b      	ldr	r3, [r3, #4]
 8013b36:	4618      	mov	r0, r3
 8013b38:	f7fa ff5d 	bl	800e9f6 <lwip_htonl>
 8013b3c:	4603      	mov	r3, r0
 8013b3e:	1ae3      	subs	r3, r4, r3
 8013b40:	2b00      	cmp	r3, #0
 8013b42:	dc0b      	bgt.n	8013b5c <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 8013b44:	687b      	ldr	r3, [r7, #4]
 8013b46:	8b5b      	ldrh	r3, [r3, #26]
 8013b48:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8013b4c:	b29a      	uxth	r2, r3
 8013b4e:	687b      	ldr	r3, [r7, #4]
 8013b50:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013b52:	e003      	b.n	8013b5c <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8013b54:	6878      	ldr	r0, [r7, #4]
 8013b56:	f002 fbdf 	bl	8016318 <tcp_send_empty_ack>
 8013b5a:	e000      	b.n	8013b5e <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013b5c:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8013b5e:	687b      	ldr	r3, [r7, #4]
 8013b60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013b62:	2b00      	cmp	r3, #0
 8013b64:	d05b      	beq.n	8013c1e <tcp_receive+0x50a>
 8013b66:	687b      	ldr	r3, [r7, #4]
 8013b68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013b6a:	4b60      	ldr	r3, [pc, #384]	; (8013cec <tcp_receive+0x5d8>)
 8013b6c:	681b      	ldr	r3, [r3, #0]
 8013b6e:	1ad3      	subs	r3, r2, r3
 8013b70:	2b00      	cmp	r3, #0
 8013b72:	da54      	bge.n	8013c1e <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8013b74:	4b5e      	ldr	r3, [pc, #376]	; (8013cf0 <tcp_receive+0x5dc>)
 8013b76:	681b      	ldr	r3, [r3, #0]
 8013b78:	b29a      	uxth	r2, r3
 8013b7a:	687b      	ldr	r3, [r7, #4]
 8013b7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013b7e:	b29b      	uxth	r3, r3
 8013b80:	1ad3      	subs	r3, r2, r3
 8013b82:	b29b      	uxth	r3, r3
 8013b84:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8013b88:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8013b8c:	687b      	ldr	r3, [r7, #4]
 8013b8e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013b92:	10db      	asrs	r3, r3, #3
 8013b94:	b21b      	sxth	r3, r3
 8013b96:	b29b      	uxth	r3, r3
 8013b98:	1ad3      	subs	r3, r2, r3
 8013b9a:	b29b      	uxth	r3, r3
 8013b9c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8013ba0:	687b      	ldr	r3, [r7, #4]
 8013ba2:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013ba6:	b29a      	uxth	r2, r3
 8013ba8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8013bac:	4413      	add	r3, r2
 8013bae:	b29b      	uxth	r3, r3
 8013bb0:	b21a      	sxth	r2, r3
 8013bb2:	687b      	ldr	r3, [r7, #4]
 8013bb4:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 8013bb6:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8013bba:	2b00      	cmp	r3, #0
 8013bbc:	da05      	bge.n	8013bca <tcp_receive+0x4b6>
        m = (s16_t) - m;
 8013bbe:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8013bc2:	425b      	negs	r3, r3
 8013bc4:	b29b      	uxth	r3, r3
 8013bc6:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8013bca:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8013bce:	687b      	ldr	r3, [r7, #4]
 8013bd0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013bd4:	109b      	asrs	r3, r3, #2
 8013bd6:	b21b      	sxth	r3, r3
 8013bd8:	b29b      	uxth	r3, r3
 8013bda:	1ad3      	subs	r3, r2, r3
 8013bdc:	b29b      	uxth	r3, r3
 8013bde:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8013be2:	687b      	ldr	r3, [r7, #4]
 8013be4:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013be8:	b29a      	uxth	r2, r3
 8013bea:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8013bee:	4413      	add	r3, r2
 8013bf0:	b29b      	uxth	r3, r3
 8013bf2:	b21a      	sxth	r2, r3
 8013bf4:	687b      	ldr	r3, [r7, #4]
 8013bf6:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8013bf8:	687b      	ldr	r3, [r7, #4]
 8013bfa:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013bfe:	10db      	asrs	r3, r3, #3
 8013c00:	b21b      	sxth	r3, r3
 8013c02:	b29a      	uxth	r2, r3
 8013c04:	687b      	ldr	r3, [r7, #4]
 8013c06:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013c0a:	b29b      	uxth	r3, r3
 8013c0c:	4413      	add	r3, r2
 8013c0e:	b29b      	uxth	r3, r3
 8013c10:	b21a      	sxth	r2, r3
 8013c12:	687b      	ldr	r3, [r7, #4]
 8013c14:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8013c18:	687b      	ldr	r3, [r7, #4]
 8013c1a:	2200      	movs	r2, #0
 8013c1c:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8013c1e:	4b35      	ldr	r3, [pc, #212]	; (8013cf4 <tcp_receive+0x5e0>)
 8013c20:	881b      	ldrh	r3, [r3, #0]
 8013c22:	2b00      	cmp	r3, #0
 8013c24:	f000 84e1 	beq.w	80145ea <tcp_receive+0xed6>
 8013c28:	687b      	ldr	r3, [r7, #4]
 8013c2a:	7d1b      	ldrb	r3, [r3, #20]
 8013c2c:	2b06      	cmp	r3, #6
 8013c2e:	f200 84dc 	bhi.w	80145ea <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8013c32:	687b      	ldr	r3, [r7, #4]
 8013c34:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013c36:	4b30      	ldr	r3, [pc, #192]	; (8013cf8 <tcp_receive+0x5e4>)
 8013c38:	681b      	ldr	r3, [r3, #0]
 8013c3a:	1ad3      	subs	r3, r2, r3
 8013c3c:	3b01      	subs	r3, #1
 8013c3e:	2b00      	cmp	r3, #0
 8013c40:	f2c0 808e 	blt.w	8013d60 <tcp_receive+0x64c>
 8013c44:	687b      	ldr	r3, [r7, #4]
 8013c46:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013c48:	4b2a      	ldr	r3, [pc, #168]	; (8013cf4 <tcp_receive+0x5e0>)
 8013c4a:	881b      	ldrh	r3, [r3, #0]
 8013c4c:	4619      	mov	r1, r3
 8013c4e:	4b2a      	ldr	r3, [pc, #168]	; (8013cf8 <tcp_receive+0x5e4>)
 8013c50:	681b      	ldr	r3, [r3, #0]
 8013c52:	440b      	add	r3, r1
 8013c54:	1ad3      	subs	r3, r2, r3
 8013c56:	3301      	adds	r3, #1
 8013c58:	2b00      	cmp	r3, #0
 8013c5a:	f300 8081 	bgt.w	8013d60 <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8013c5e:	4b27      	ldr	r3, [pc, #156]	; (8013cfc <tcp_receive+0x5e8>)
 8013c60:	685b      	ldr	r3, [r3, #4]
 8013c62:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8013c64:	687b      	ldr	r3, [r7, #4]
 8013c66:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013c68:	4b23      	ldr	r3, [pc, #140]	; (8013cf8 <tcp_receive+0x5e4>)
 8013c6a:	681b      	ldr	r3, [r3, #0]
 8013c6c:	1ad3      	subs	r3, r2, r3
 8013c6e:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8013c70:	4b22      	ldr	r3, [pc, #136]	; (8013cfc <tcp_receive+0x5e8>)
 8013c72:	685b      	ldr	r3, [r3, #4]
 8013c74:	2b00      	cmp	r3, #0
 8013c76:	d106      	bne.n	8013c86 <tcp_receive+0x572>
 8013c78:	4b21      	ldr	r3, [pc, #132]	; (8013d00 <tcp_receive+0x5ec>)
 8013c7a:	f240 5294 	movw	r2, #1428	; 0x594
 8013c7e:	4921      	ldr	r1, [pc, #132]	; (8013d04 <tcp_receive+0x5f0>)
 8013c80:	4821      	ldr	r0, [pc, #132]	; (8013d08 <tcp_receive+0x5f4>)
 8013c82:	f007 f831 	bl	801ace8 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8013c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c88:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8013c8c:	4293      	cmp	r3, r2
 8013c8e:	d906      	bls.n	8013c9e <tcp_receive+0x58a>
 8013c90:	4b1b      	ldr	r3, [pc, #108]	; (8013d00 <tcp_receive+0x5ec>)
 8013c92:	f240 5295 	movw	r2, #1429	; 0x595
 8013c96:	491d      	ldr	r1, [pc, #116]	; (8013d0c <tcp_receive+0x5f8>)
 8013c98:	481b      	ldr	r0, [pc, #108]	; (8013d08 <tcp_receive+0x5f4>)
 8013c9a:	f007 f825 	bl	801ace8 <iprintf>
      off = (u16_t)off32;
 8013c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013ca0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8013ca4:	4b15      	ldr	r3, [pc, #84]	; (8013cfc <tcp_receive+0x5e8>)
 8013ca6:	685b      	ldr	r3, [r3, #4]
 8013ca8:	891b      	ldrh	r3, [r3, #8]
 8013caa:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8013cae:	429a      	cmp	r2, r3
 8013cb0:	d906      	bls.n	8013cc0 <tcp_receive+0x5ac>
 8013cb2:	4b13      	ldr	r3, [pc, #76]	; (8013d00 <tcp_receive+0x5ec>)
 8013cb4:	f240 5297 	movw	r2, #1431	; 0x597
 8013cb8:	4915      	ldr	r1, [pc, #84]	; (8013d10 <tcp_receive+0x5fc>)
 8013cba:	4813      	ldr	r0, [pc, #76]	; (8013d08 <tcp_receive+0x5f4>)
 8013cbc:	f007 f814 	bl	801ace8 <iprintf>
      inseg.len -= off;
 8013cc0:	4b0e      	ldr	r3, [pc, #56]	; (8013cfc <tcp_receive+0x5e8>)
 8013cc2:	891a      	ldrh	r2, [r3, #8]
 8013cc4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8013cc8:	1ad3      	subs	r3, r2, r3
 8013cca:	b29a      	uxth	r2, r3
 8013ccc:	4b0b      	ldr	r3, [pc, #44]	; (8013cfc <tcp_receive+0x5e8>)
 8013cce:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8013cd0:	4b0a      	ldr	r3, [pc, #40]	; (8013cfc <tcp_receive+0x5e8>)
 8013cd2:	685b      	ldr	r3, [r3, #4]
 8013cd4:	891a      	ldrh	r2, [r3, #8]
 8013cd6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8013cda:	1ad3      	subs	r3, r2, r3
 8013cdc:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 8013cde:	e029      	b.n	8013d34 <tcp_receive+0x620>
 8013ce0:	0802176c 	.word	0x0802176c
 8013ce4:	08021774 	.word	0x08021774
 8013ce8:	200008bc 	.word	0x200008bc
 8013cec:	200008b8 	.word	0x200008b8
 8013cf0:	20007ca4 	.word	0x20007ca4
 8013cf4:	200008be 	.word	0x200008be
 8013cf8:	200008b4 	.word	0x200008b4
 8013cfc:	20000894 	.word	0x20000894
 8013d00:	08021404 	.word	0x08021404
 8013d04:	0802177c 	.word	0x0802177c
 8013d08:	08021450 	.word	0x08021450
 8013d0c:	0802178c 	.word	0x0802178c
 8013d10:	0802179c 	.word	0x0802179c
        off -= p->len;
 8013d14:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013d16:	895b      	ldrh	r3, [r3, #10]
 8013d18:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8013d1c:	1ad3      	subs	r3, r2, r3
 8013d1e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8013d22:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013d24:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8013d26:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8013d28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013d2a:	2200      	movs	r2, #0
 8013d2c:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8013d2e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013d30:	681b      	ldr	r3, [r3, #0]
 8013d32:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 8013d34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013d36:	895b      	ldrh	r3, [r3, #10]
 8013d38:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8013d3c:	429a      	cmp	r2, r3
 8013d3e:	d8e9      	bhi.n	8013d14 <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8013d40:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8013d44:	4619      	mov	r1, r3
 8013d46:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8013d48:	f7fc f8ea 	bl	800ff20 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8013d4c:	687b      	ldr	r3, [r7, #4]
 8013d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013d50:	4a91      	ldr	r2, [pc, #580]	; (8013f98 <tcp_receive+0x884>)
 8013d52:	6013      	str	r3, [r2, #0]
 8013d54:	4b91      	ldr	r3, [pc, #580]	; (8013f9c <tcp_receive+0x888>)
 8013d56:	68db      	ldr	r3, [r3, #12]
 8013d58:	4a8f      	ldr	r2, [pc, #572]	; (8013f98 <tcp_receive+0x884>)
 8013d5a:	6812      	ldr	r2, [r2, #0]
 8013d5c:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8013d5e:	e00d      	b.n	8013d7c <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8013d60:	4b8d      	ldr	r3, [pc, #564]	; (8013f98 <tcp_receive+0x884>)
 8013d62:	681a      	ldr	r2, [r3, #0]
 8013d64:	687b      	ldr	r3, [r7, #4]
 8013d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013d68:	1ad3      	subs	r3, r2, r3
 8013d6a:	2b00      	cmp	r3, #0
 8013d6c:	da06      	bge.n	8013d7c <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8013d6e:	687b      	ldr	r3, [r7, #4]
 8013d70:	8b5b      	ldrh	r3, [r3, #26]
 8013d72:	f043 0302 	orr.w	r3, r3, #2
 8013d76:	b29a      	uxth	r2, r3
 8013d78:	687b      	ldr	r3, [r7, #4]
 8013d7a:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8013d7c:	4b86      	ldr	r3, [pc, #536]	; (8013f98 <tcp_receive+0x884>)
 8013d7e:	681a      	ldr	r2, [r3, #0]
 8013d80:	687b      	ldr	r3, [r7, #4]
 8013d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013d84:	1ad3      	subs	r3, r2, r3
 8013d86:	2b00      	cmp	r3, #0
 8013d88:	f2c0 842a 	blt.w	80145e0 <tcp_receive+0xecc>
 8013d8c:	4b82      	ldr	r3, [pc, #520]	; (8013f98 <tcp_receive+0x884>)
 8013d8e:	681a      	ldr	r2, [r3, #0]
 8013d90:	687b      	ldr	r3, [r7, #4]
 8013d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013d94:	6879      	ldr	r1, [r7, #4]
 8013d96:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8013d98:	440b      	add	r3, r1
 8013d9a:	1ad3      	subs	r3, r2, r3
 8013d9c:	3301      	adds	r3, #1
 8013d9e:	2b00      	cmp	r3, #0
 8013da0:	f300 841e 	bgt.w	80145e0 <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8013da4:	687b      	ldr	r3, [r7, #4]
 8013da6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013da8:	4b7b      	ldr	r3, [pc, #492]	; (8013f98 <tcp_receive+0x884>)
 8013daa:	681b      	ldr	r3, [r3, #0]
 8013dac:	429a      	cmp	r2, r3
 8013dae:	f040 829a 	bne.w	80142e6 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8013db2:	4b7a      	ldr	r3, [pc, #488]	; (8013f9c <tcp_receive+0x888>)
 8013db4:	891c      	ldrh	r4, [r3, #8]
 8013db6:	4b79      	ldr	r3, [pc, #484]	; (8013f9c <tcp_receive+0x888>)
 8013db8:	68db      	ldr	r3, [r3, #12]
 8013dba:	899b      	ldrh	r3, [r3, #12]
 8013dbc:	b29b      	uxth	r3, r3
 8013dbe:	4618      	mov	r0, r3
 8013dc0:	f7fa fe04 	bl	800e9cc <lwip_htons>
 8013dc4:	4603      	mov	r3, r0
 8013dc6:	b2db      	uxtb	r3, r3
 8013dc8:	f003 0303 	and.w	r3, r3, #3
 8013dcc:	2b00      	cmp	r3, #0
 8013dce:	d001      	beq.n	8013dd4 <tcp_receive+0x6c0>
 8013dd0:	2301      	movs	r3, #1
 8013dd2:	e000      	b.n	8013dd6 <tcp_receive+0x6c2>
 8013dd4:	2300      	movs	r3, #0
 8013dd6:	4423      	add	r3, r4
 8013dd8:	b29a      	uxth	r2, r3
 8013dda:	4b71      	ldr	r3, [pc, #452]	; (8013fa0 <tcp_receive+0x88c>)
 8013ddc:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8013dde:	687b      	ldr	r3, [r7, #4]
 8013de0:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8013de2:	4b6f      	ldr	r3, [pc, #444]	; (8013fa0 <tcp_receive+0x88c>)
 8013de4:	881b      	ldrh	r3, [r3, #0]
 8013de6:	429a      	cmp	r2, r3
 8013de8:	d275      	bcs.n	8013ed6 <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8013dea:	4b6c      	ldr	r3, [pc, #432]	; (8013f9c <tcp_receive+0x888>)
 8013dec:	68db      	ldr	r3, [r3, #12]
 8013dee:	899b      	ldrh	r3, [r3, #12]
 8013df0:	b29b      	uxth	r3, r3
 8013df2:	4618      	mov	r0, r3
 8013df4:	f7fa fdea 	bl	800e9cc <lwip_htons>
 8013df8:	4603      	mov	r3, r0
 8013dfa:	b2db      	uxtb	r3, r3
 8013dfc:	f003 0301 	and.w	r3, r3, #1
 8013e00:	2b00      	cmp	r3, #0
 8013e02:	d01f      	beq.n	8013e44 <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8013e04:	4b65      	ldr	r3, [pc, #404]	; (8013f9c <tcp_receive+0x888>)
 8013e06:	68db      	ldr	r3, [r3, #12]
 8013e08:	899b      	ldrh	r3, [r3, #12]
 8013e0a:	b29b      	uxth	r3, r3
 8013e0c:	b21b      	sxth	r3, r3
 8013e0e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8013e12:	b21c      	sxth	r4, r3
 8013e14:	4b61      	ldr	r3, [pc, #388]	; (8013f9c <tcp_receive+0x888>)
 8013e16:	68db      	ldr	r3, [r3, #12]
 8013e18:	899b      	ldrh	r3, [r3, #12]
 8013e1a:	b29b      	uxth	r3, r3
 8013e1c:	4618      	mov	r0, r3
 8013e1e:	f7fa fdd5 	bl	800e9cc <lwip_htons>
 8013e22:	4603      	mov	r3, r0
 8013e24:	b2db      	uxtb	r3, r3
 8013e26:	b29b      	uxth	r3, r3
 8013e28:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8013e2c:	b29b      	uxth	r3, r3
 8013e2e:	4618      	mov	r0, r3
 8013e30:	f7fa fdcc 	bl	800e9cc <lwip_htons>
 8013e34:	4603      	mov	r3, r0
 8013e36:	b21b      	sxth	r3, r3
 8013e38:	4323      	orrs	r3, r4
 8013e3a:	b21a      	sxth	r2, r3
 8013e3c:	4b57      	ldr	r3, [pc, #348]	; (8013f9c <tcp_receive+0x888>)
 8013e3e:	68db      	ldr	r3, [r3, #12]
 8013e40:	b292      	uxth	r2, r2
 8013e42:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8013e44:	687b      	ldr	r3, [r7, #4]
 8013e46:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8013e48:	4b54      	ldr	r3, [pc, #336]	; (8013f9c <tcp_receive+0x888>)
 8013e4a:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8013e4c:	4b53      	ldr	r3, [pc, #332]	; (8013f9c <tcp_receive+0x888>)
 8013e4e:	68db      	ldr	r3, [r3, #12]
 8013e50:	899b      	ldrh	r3, [r3, #12]
 8013e52:	b29b      	uxth	r3, r3
 8013e54:	4618      	mov	r0, r3
 8013e56:	f7fa fdb9 	bl	800e9cc <lwip_htons>
 8013e5a:	4603      	mov	r3, r0
 8013e5c:	b2db      	uxtb	r3, r3
 8013e5e:	f003 0302 	and.w	r3, r3, #2
 8013e62:	2b00      	cmp	r3, #0
 8013e64:	d005      	beq.n	8013e72 <tcp_receive+0x75e>
            inseg.len -= 1;
 8013e66:	4b4d      	ldr	r3, [pc, #308]	; (8013f9c <tcp_receive+0x888>)
 8013e68:	891b      	ldrh	r3, [r3, #8]
 8013e6a:	3b01      	subs	r3, #1
 8013e6c:	b29a      	uxth	r2, r3
 8013e6e:	4b4b      	ldr	r3, [pc, #300]	; (8013f9c <tcp_receive+0x888>)
 8013e70:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8013e72:	4b4a      	ldr	r3, [pc, #296]	; (8013f9c <tcp_receive+0x888>)
 8013e74:	685a      	ldr	r2, [r3, #4]
 8013e76:	4b49      	ldr	r3, [pc, #292]	; (8013f9c <tcp_receive+0x888>)
 8013e78:	891b      	ldrh	r3, [r3, #8]
 8013e7a:	4619      	mov	r1, r3
 8013e7c:	4610      	mov	r0, r2
 8013e7e:	f7fb ff4f 	bl	800fd20 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8013e82:	4b46      	ldr	r3, [pc, #280]	; (8013f9c <tcp_receive+0x888>)
 8013e84:	891c      	ldrh	r4, [r3, #8]
 8013e86:	4b45      	ldr	r3, [pc, #276]	; (8013f9c <tcp_receive+0x888>)
 8013e88:	68db      	ldr	r3, [r3, #12]
 8013e8a:	899b      	ldrh	r3, [r3, #12]
 8013e8c:	b29b      	uxth	r3, r3
 8013e8e:	4618      	mov	r0, r3
 8013e90:	f7fa fd9c 	bl	800e9cc <lwip_htons>
 8013e94:	4603      	mov	r3, r0
 8013e96:	b2db      	uxtb	r3, r3
 8013e98:	f003 0303 	and.w	r3, r3, #3
 8013e9c:	2b00      	cmp	r3, #0
 8013e9e:	d001      	beq.n	8013ea4 <tcp_receive+0x790>
 8013ea0:	2301      	movs	r3, #1
 8013ea2:	e000      	b.n	8013ea6 <tcp_receive+0x792>
 8013ea4:	2300      	movs	r3, #0
 8013ea6:	4423      	add	r3, r4
 8013ea8:	b29a      	uxth	r2, r3
 8013eaa:	4b3d      	ldr	r3, [pc, #244]	; (8013fa0 <tcp_receive+0x88c>)
 8013eac:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8013eae:	4b3c      	ldr	r3, [pc, #240]	; (8013fa0 <tcp_receive+0x88c>)
 8013eb0:	881b      	ldrh	r3, [r3, #0]
 8013eb2:	461a      	mov	r2, r3
 8013eb4:	4b38      	ldr	r3, [pc, #224]	; (8013f98 <tcp_receive+0x884>)
 8013eb6:	681b      	ldr	r3, [r3, #0]
 8013eb8:	441a      	add	r2, r3
 8013eba:	687b      	ldr	r3, [r7, #4]
 8013ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013ebe:	6879      	ldr	r1, [r7, #4]
 8013ec0:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8013ec2:	440b      	add	r3, r1
 8013ec4:	429a      	cmp	r2, r3
 8013ec6:	d006      	beq.n	8013ed6 <tcp_receive+0x7c2>
 8013ec8:	4b36      	ldr	r3, [pc, #216]	; (8013fa4 <tcp_receive+0x890>)
 8013eca:	f240 52cc 	movw	r2, #1484	; 0x5cc
 8013ece:	4936      	ldr	r1, [pc, #216]	; (8013fa8 <tcp_receive+0x894>)
 8013ed0:	4836      	ldr	r0, [pc, #216]	; (8013fac <tcp_receive+0x898>)
 8013ed2:	f006 ff09 	bl	801ace8 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8013ed6:	687b      	ldr	r3, [r7, #4]
 8013ed8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013eda:	2b00      	cmp	r3, #0
 8013edc:	f000 80e7 	beq.w	80140ae <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8013ee0:	4b2e      	ldr	r3, [pc, #184]	; (8013f9c <tcp_receive+0x888>)
 8013ee2:	68db      	ldr	r3, [r3, #12]
 8013ee4:	899b      	ldrh	r3, [r3, #12]
 8013ee6:	b29b      	uxth	r3, r3
 8013ee8:	4618      	mov	r0, r3
 8013eea:	f7fa fd6f 	bl	800e9cc <lwip_htons>
 8013eee:	4603      	mov	r3, r0
 8013ef0:	b2db      	uxtb	r3, r3
 8013ef2:	f003 0301 	and.w	r3, r3, #1
 8013ef6:	2b00      	cmp	r3, #0
 8013ef8:	d010      	beq.n	8013f1c <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8013efa:	e00a      	b.n	8013f12 <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8013efc:	687b      	ldr	r3, [r7, #4]
 8013efe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013f00:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8013f02:	687b      	ldr	r3, [r7, #4]
 8013f04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013f06:	681a      	ldr	r2, [r3, #0]
 8013f08:	687b      	ldr	r3, [r7, #4]
 8013f0a:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 8013f0c:	68f8      	ldr	r0, [r7, #12]
 8013f0e:	f7fd fcc9 	bl	80118a4 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8013f12:	687b      	ldr	r3, [r7, #4]
 8013f14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013f16:	2b00      	cmp	r3, #0
 8013f18:	d1f0      	bne.n	8013efc <tcp_receive+0x7e8>
 8013f1a:	e0c8      	b.n	80140ae <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8013f1c:	687b      	ldr	r3, [r7, #4]
 8013f1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013f20:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8013f22:	e052      	b.n	8013fca <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8013f24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013f26:	68db      	ldr	r3, [r3, #12]
 8013f28:	899b      	ldrh	r3, [r3, #12]
 8013f2a:	b29b      	uxth	r3, r3
 8013f2c:	4618      	mov	r0, r3
 8013f2e:	f7fa fd4d 	bl	800e9cc <lwip_htons>
 8013f32:	4603      	mov	r3, r0
 8013f34:	b2db      	uxtb	r3, r3
 8013f36:	f003 0301 	and.w	r3, r3, #1
 8013f3a:	2b00      	cmp	r3, #0
 8013f3c:	d03d      	beq.n	8013fba <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8013f3e:	4b17      	ldr	r3, [pc, #92]	; (8013f9c <tcp_receive+0x888>)
 8013f40:	68db      	ldr	r3, [r3, #12]
 8013f42:	899b      	ldrh	r3, [r3, #12]
 8013f44:	b29b      	uxth	r3, r3
 8013f46:	4618      	mov	r0, r3
 8013f48:	f7fa fd40 	bl	800e9cc <lwip_htons>
 8013f4c:	4603      	mov	r3, r0
 8013f4e:	b2db      	uxtb	r3, r3
 8013f50:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8013f54:	2b00      	cmp	r3, #0
 8013f56:	d130      	bne.n	8013fba <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8013f58:	4b10      	ldr	r3, [pc, #64]	; (8013f9c <tcp_receive+0x888>)
 8013f5a:	68db      	ldr	r3, [r3, #12]
 8013f5c:	899b      	ldrh	r3, [r3, #12]
 8013f5e:	b29c      	uxth	r4, r3
 8013f60:	2001      	movs	r0, #1
 8013f62:	f7fa fd33 	bl	800e9cc <lwip_htons>
 8013f66:	4603      	mov	r3, r0
 8013f68:	461a      	mov	r2, r3
 8013f6a:	4b0c      	ldr	r3, [pc, #48]	; (8013f9c <tcp_receive+0x888>)
 8013f6c:	68db      	ldr	r3, [r3, #12]
 8013f6e:	4322      	orrs	r2, r4
 8013f70:	b292      	uxth	r2, r2
 8013f72:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8013f74:	4b09      	ldr	r3, [pc, #36]	; (8013f9c <tcp_receive+0x888>)
 8013f76:	891c      	ldrh	r4, [r3, #8]
 8013f78:	4b08      	ldr	r3, [pc, #32]	; (8013f9c <tcp_receive+0x888>)
 8013f7a:	68db      	ldr	r3, [r3, #12]
 8013f7c:	899b      	ldrh	r3, [r3, #12]
 8013f7e:	b29b      	uxth	r3, r3
 8013f80:	4618      	mov	r0, r3
 8013f82:	f7fa fd23 	bl	800e9cc <lwip_htons>
 8013f86:	4603      	mov	r3, r0
 8013f88:	b2db      	uxtb	r3, r3
 8013f8a:	f003 0303 	and.w	r3, r3, #3
 8013f8e:	2b00      	cmp	r3, #0
 8013f90:	d00e      	beq.n	8013fb0 <tcp_receive+0x89c>
 8013f92:	2301      	movs	r3, #1
 8013f94:	e00d      	b.n	8013fb2 <tcp_receive+0x89e>
 8013f96:	bf00      	nop
 8013f98:	200008b4 	.word	0x200008b4
 8013f9c:	20000894 	.word	0x20000894
 8013fa0:	200008be 	.word	0x200008be
 8013fa4:	08021404 	.word	0x08021404
 8013fa8:	080217ac 	.word	0x080217ac
 8013fac:	08021450 	.word	0x08021450
 8013fb0:	2300      	movs	r3, #0
 8013fb2:	4423      	add	r3, r4
 8013fb4:	b29a      	uxth	r2, r3
 8013fb6:	4b98      	ldr	r3, [pc, #608]	; (8014218 <tcp_receive+0xb04>)
 8013fb8:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8013fba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013fbc:	613b      	str	r3, [r7, #16]
              next = next->next;
 8013fbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013fc0:	681b      	ldr	r3, [r3, #0]
 8013fc2:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 8013fc4:	6938      	ldr	r0, [r7, #16]
 8013fc6:	f7fd fc6d 	bl	80118a4 <tcp_seg_free>
            while (next &&
 8013fca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013fcc:	2b00      	cmp	r3, #0
 8013fce:	d00e      	beq.n	8013fee <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8013fd0:	4b91      	ldr	r3, [pc, #580]	; (8014218 <tcp_receive+0xb04>)
 8013fd2:	881b      	ldrh	r3, [r3, #0]
 8013fd4:	461a      	mov	r2, r3
 8013fd6:	4b91      	ldr	r3, [pc, #580]	; (801421c <tcp_receive+0xb08>)
 8013fd8:	681b      	ldr	r3, [r3, #0]
 8013fda:	441a      	add	r2, r3
 8013fdc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013fde:	68db      	ldr	r3, [r3, #12]
 8013fe0:	685b      	ldr	r3, [r3, #4]
 8013fe2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8013fe4:	8909      	ldrh	r1, [r1, #8]
 8013fe6:	440b      	add	r3, r1
 8013fe8:	1ad3      	subs	r3, r2, r3
            while (next &&
 8013fea:	2b00      	cmp	r3, #0
 8013fec:	da9a      	bge.n	8013f24 <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8013fee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013ff0:	2b00      	cmp	r3, #0
 8013ff2:	d059      	beq.n	80140a8 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8013ff4:	4b88      	ldr	r3, [pc, #544]	; (8014218 <tcp_receive+0xb04>)
 8013ff6:	881b      	ldrh	r3, [r3, #0]
 8013ff8:	461a      	mov	r2, r3
 8013ffa:	4b88      	ldr	r3, [pc, #544]	; (801421c <tcp_receive+0xb08>)
 8013ffc:	681b      	ldr	r3, [r3, #0]
 8013ffe:	441a      	add	r2, r3
 8014000:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014002:	68db      	ldr	r3, [r3, #12]
 8014004:	685b      	ldr	r3, [r3, #4]
 8014006:	1ad3      	subs	r3, r2, r3
            if (next &&
 8014008:	2b00      	cmp	r3, #0
 801400a:	dd4d      	ble.n	80140a8 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 801400c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801400e:	68db      	ldr	r3, [r3, #12]
 8014010:	685b      	ldr	r3, [r3, #4]
 8014012:	b29a      	uxth	r2, r3
 8014014:	4b81      	ldr	r3, [pc, #516]	; (801421c <tcp_receive+0xb08>)
 8014016:	681b      	ldr	r3, [r3, #0]
 8014018:	b29b      	uxth	r3, r3
 801401a:	1ad3      	subs	r3, r2, r3
 801401c:	b29a      	uxth	r2, r3
 801401e:	4b80      	ldr	r3, [pc, #512]	; (8014220 <tcp_receive+0xb0c>)
 8014020:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8014022:	4b7f      	ldr	r3, [pc, #508]	; (8014220 <tcp_receive+0xb0c>)
 8014024:	68db      	ldr	r3, [r3, #12]
 8014026:	899b      	ldrh	r3, [r3, #12]
 8014028:	b29b      	uxth	r3, r3
 801402a:	4618      	mov	r0, r3
 801402c:	f7fa fcce 	bl	800e9cc <lwip_htons>
 8014030:	4603      	mov	r3, r0
 8014032:	b2db      	uxtb	r3, r3
 8014034:	f003 0302 	and.w	r3, r3, #2
 8014038:	2b00      	cmp	r3, #0
 801403a:	d005      	beq.n	8014048 <tcp_receive+0x934>
                inseg.len -= 1;
 801403c:	4b78      	ldr	r3, [pc, #480]	; (8014220 <tcp_receive+0xb0c>)
 801403e:	891b      	ldrh	r3, [r3, #8]
 8014040:	3b01      	subs	r3, #1
 8014042:	b29a      	uxth	r2, r3
 8014044:	4b76      	ldr	r3, [pc, #472]	; (8014220 <tcp_receive+0xb0c>)
 8014046:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8014048:	4b75      	ldr	r3, [pc, #468]	; (8014220 <tcp_receive+0xb0c>)
 801404a:	685a      	ldr	r2, [r3, #4]
 801404c:	4b74      	ldr	r3, [pc, #464]	; (8014220 <tcp_receive+0xb0c>)
 801404e:	891b      	ldrh	r3, [r3, #8]
 8014050:	4619      	mov	r1, r3
 8014052:	4610      	mov	r0, r2
 8014054:	f7fb fe64 	bl	800fd20 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8014058:	4b71      	ldr	r3, [pc, #452]	; (8014220 <tcp_receive+0xb0c>)
 801405a:	891c      	ldrh	r4, [r3, #8]
 801405c:	4b70      	ldr	r3, [pc, #448]	; (8014220 <tcp_receive+0xb0c>)
 801405e:	68db      	ldr	r3, [r3, #12]
 8014060:	899b      	ldrh	r3, [r3, #12]
 8014062:	b29b      	uxth	r3, r3
 8014064:	4618      	mov	r0, r3
 8014066:	f7fa fcb1 	bl	800e9cc <lwip_htons>
 801406a:	4603      	mov	r3, r0
 801406c:	b2db      	uxtb	r3, r3
 801406e:	f003 0303 	and.w	r3, r3, #3
 8014072:	2b00      	cmp	r3, #0
 8014074:	d001      	beq.n	801407a <tcp_receive+0x966>
 8014076:	2301      	movs	r3, #1
 8014078:	e000      	b.n	801407c <tcp_receive+0x968>
 801407a:	2300      	movs	r3, #0
 801407c:	4423      	add	r3, r4
 801407e:	b29a      	uxth	r2, r3
 8014080:	4b65      	ldr	r3, [pc, #404]	; (8014218 <tcp_receive+0xb04>)
 8014082:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8014084:	4b64      	ldr	r3, [pc, #400]	; (8014218 <tcp_receive+0xb04>)
 8014086:	881b      	ldrh	r3, [r3, #0]
 8014088:	461a      	mov	r2, r3
 801408a:	4b64      	ldr	r3, [pc, #400]	; (801421c <tcp_receive+0xb08>)
 801408c:	681b      	ldr	r3, [r3, #0]
 801408e:	441a      	add	r2, r3
 8014090:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014092:	68db      	ldr	r3, [r3, #12]
 8014094:	685b      	ldr	r3, [r3, #4]
 8014096:	429a      	cmp	r2, r3
 8014098:	d006      	beq.n	80140a8 <tcp_receive+0x994>
 801409a:	4b62      	ldr	r3, [pc, #392]	; (8014224 <tcp_receive+0xb10>)
 801409c:	f240 52fd 	movw	r2, #1533	; 0x5fd
 80140a0:	4961      	ldr	r1, [pc, #388]	; (8014228 <tcp_receive+0xb14>)
 80140a2:	4862      	ldr	r0, [pc, #392]	; (801422c <tcp_receive+0xb18>)
 80140a4:	f006 fe20 	bl	801ace8 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 80140a8:	687b      	ldr	r3, [r7, #4]
 80140aa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80140ac:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 80140ae:	4b5a      	ldr	r3, [pc, #360]	; (8014218 <tcp_receive+0xb04>)
 80140b0:	881b      	ldrh	r3, [r3, #0]
 80140b2:	461a      	mov	r2, r3
 80140b4:	4b59      	ldr	r3, [pc, #356]	; (801421c <tcp_receive+0xb08>)
 80140b6:	681b      	ldr	r3, [r3, #0]
 80140b8:	441a      	add	r2, r3
 80140ba:	687b      	ldr	r3, [r7, #4]
 80140bc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 80140be:	687b      	ldr	r3, [r7, #4]
 80140c0:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80140c2:	4b55      	ldr	r3, [pc, #340]	; (8014218 <tcp_receive+0xb04>)
 80140c4:	881b      	ldrh	r3, [r3, #0]
 80140c6:	429a      	cmp	r2, r3
 80140c8:	d206      	bcs.n	80140d8 <tcp_receive+0x9c4>
 80140ca:	4b56      	ldr	r3, [pc, #344]	; (8014224 <tcp_receive+0xb10>)
 80140cc:	f240 6207 	movw	r2, #1543	; 0x607
 80140d0:	4957      	ldr	r1, [pc, #348]	; (8014230 <tcp_receive+0xb1c>)
 80140d2:	4856      	ldr	r0, [pc, #344]	; (801422c <tcp_receive+0xb18>)
 80140d4:	f006 fe08 	bl	801ace8 <iprintf>
        pcb->rcv_wnd -= tcplen;
 80140d8:	687b      	ldr	r3, [r7, #4]
 80140da:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80140dc:	4b4e      	ldr	r3, [pc, #312]	; (8014218 <tcp_receive+0xb04>)
 80140de:	881b      	ldrh	r3, [r3, #0]
 80140e0:	1ad3      	subs	r3, r2, r3
 80140e2:	b29a      	uxth	r2, r3
 80140e4:	687b      	ldr	r3, [r7, #4]
 80140e6:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 80140e8:	6878      	ldr	r0, [r7, #4]
 80140ea:	f7fc fda1 	bl	8010c30 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 80140ee:	4b4c      	ldr	r3, [pc, #304]	; (8014220 <tcp_receive+0xb0c>)
 80140f0:	685b      	ldr	r3, [r3, #4]
 80140f2:	891b      	ldrh	r3, [r3, #8]
 80140f4:	2b00      	cmp	r3, #0
 80140f6:	d006      	beq.n	8014106 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 80140f8:	4b49      	ldr	r3, [pc, #292]	; (8014220 <tcp_receive+0xb0c>)
 80140fa:	685b      	ldr	r3, [r3, #4]
 80140fc:	4a4d      	ldr	r2, [pc, #308]	; (8014234 <tcp_receive+0xb20>)
 80140fe:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8014100:	4b47      	ldr	r3, [pc, #284]	; (8014220 <tcp_receive+0xb0c>)
 8014102:	2200      	movs	r2, #0
 8014104:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8014106:	4b46      	ldr	r3, [pc, #280]	; (8014220 <tcp_receive+0xb0c>)
 8014108:	68db      	ldr	r3, [r3, #12]
 801410a:	899b      	ldrh	r3, [r3, #12]
 801410c:	b29b      	uxth	r3, r3
 801410e:	4618      	mov	r0, r3
 8014110:	f7fa fc5c 	bl	800e9cc <lwip_htons>
 8014114:	4603      	mov	r3, r0
 8014116:	b2db      	uxtb	r3, r3
 8014118:	f003 0301 	and.w	r3, r3, #1
 801411c:	2b00      	cmp	r3, #0
 801411e:	f000 80b8 	beq.w	8014292 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8014122:	4b45      	ldr	r3, [pc, #276]	; (8014238 <tcp_receive+0xb24>)
 8014124:	781b      	ldrb	r3, [r3, #0]
 8014126:	f043 0320 	orr.w	r3, r3, #32
 801412a:	b2da      	uxtb	r2, r3
 801412c:	4b42      	ldr	r3, [pc, #264]	; (8014238 <tcp_receive+0xb24>)
 801412e:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8014130:	e0af      	b.n	8014292 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8014132:	687b      	ldr	r3, [r7, #4]
 8014134:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014136:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8014138:	687b      	ldr	r3, [r7, #4]
 801413a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801413c:	68db      	ldr	r3, [r3, #12]
 801413e:	685b      	ldr	r3, [r3, #4]
 8014140:	4a36      	ldr	r2, [pc, #216]	; (801421c <tcp_receive+0xb08>)
 8014142:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8014144:	68bb      	ldr	r3, [r7, #8]
 8014146:	891b      	ldrh	r3, [r3, #8]
 8014148:	461c      	mov	r4, r3
 801414a:	68bb      	ldr	r3, [r7, #8]
 801414c:	68db      	ldr	r3, [r3, #12]
 801414e:	899b      	ldrh	r3, [r3, #12]
 8014150:	b29b      	uxth	r3, r3
 8014152:	4618      	mov	r0, r3
 8014154:	f7fa fc3a 	bl	800e9cc <lwip_htons>
 8014158:	4603      	mov	r3, r0
 801415a:	b2db      	uxtb	r3, r3
 801415c:	f003 0303 	and.w	r3, r3, #3
 8014160:	2b00      	cmp	r3, #0
 8014162:	d001      	beq.n	8014168 <tcp_receive+0xa54>
 8014164:	2301      	movs	r3, #1
 8014166:	e000      	b.n	801416a <tcp_receive+0xa56>
 8014168:	2300      	movs	r3, #0
 801416a:	191a      	adds	r2, r3, r4
 801416c:	687b      	ldr	r3, [r7, #4]
 801416e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014170:	441a      	add	r2, r3
 8014172:	687b      	ldr	r3, [r7, #4]
 8014174:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8014176:	687b      	ldr	r3, [r7, #4]
 8014178:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801417a:	461c      	mov	r4, r3
 801417c:	68bb      	ldr	r3, [r7, #8]
 801417e:	891b      	ldrh	r3, [r3, #8]
 8014180:	461d      	mov	r5, r3
 8014182:	68bb      	ldr	r3, [r7, #8]
 8014184:	68db      	ldr	r3, [r3, #12]
 8014186:	899b      	ldrh	r3, [r3, #12]
 8014188:	b29b      	uxth	r3, r3
 801418a:	4618      	mov	r0, r3
 801418c:	f7fa fc1e 	bl	800e9cc <lwip_htons>
 8014190:	4603      	mov	r3, r0
 8014192:	b2db      	uxtb	r3, r3
 8014194:	f003 0303 	and.w	r3, r3, #3
 8014198:	2b00      	cmp	r3, #0
 801419a:	d001      	beq.n	80141a0 <tcp_receive+0xa8c>
 801419c:	2301      	movs	r3, #1
 801419e:	e000      	b.n	80141a2 <tcp_receive+0xa8e>
 80141a0:	2300      	movs	r3, #0
 80141a2:	442b      	add	r3, r5
 80141a4:	429c      	cmp	r4, r3
 80141a6:	d206      	bcs.n	80141b6 <tcp_receive+0xaa2>
 80141a8:	4b1e      	ldr	r3, [pc, #120]	; (8014224 <tcp_receive+0xb10>)
 80141aa:	f240 622c 	movw	r2, #1580	; 0x62c
 80141ae:	4923      	ldr	r1, [pc, #140]	; (801423c <tcp_receive+0xb28>)
 80141b0:	481e      	ldr	r0, [pc, #120]	; (801422c <tcp_receive+0xb18>)
 80141b2:	f006 fd99 	bl	801ace8 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 80141b6:	68bb      	ldr	r3, [r7, #8]
 80141b8:	891b      	ldrh	r3, [r3, #8]
 80141ba:	461c      	mov	r4, r3
 80141bc:	68bb      	ldr	r3, [r7, #8]
 80141be:	68db      	ldr	r3, [r3, #12]
 80141c0:	899b      	ldrh	r3, [r3, #12]
 80141c2:	b29b      	uxth	r3, r3
 80141c4:	4618      	mov	r0, r3
 80141c6:	f7fa fc01 	bl	800e9cc <lwip_htons>
 80141ca:	4603      	mov	r3, r0
 80141cc:	b2db      	uxtb	r3, r3
 80141ce:	f003 0303 	and.w	r3, r3, #3
 80141d2:	2b00      	cmp	r3, #0
 80141d4:	d001      	beq.n	80141da <tcp_receive+0xac6>
 80141d6:	2301      	movs	r3, #1
 80141d8:	e000      	b.n	80141dc <tcp_receive+0xac8>
 80141da:	2300      	movs	r3, #0
 80141dc:	1919      	adds	r1, r3, r4
 80141de:	687b      	ldr	r3, [r7, #4]
 80141e0:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80141e2:	b28b      	uxth	r3, r1
 80141e4:	1ad3      	subs	r3, r2, r3
 80141e6:	b29a      	uxth	r2, r3
 80141e8:	687b      	ldr	r3, [r7, #4]
 80141ea:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 80141ec:	6878      	ldr	r0, [r7, #4]
 80141ee:	f7fc fd1f 	bl	8010c30 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 80141f2:	68bb      	ldr	r3, [r7, #8]
 80141f4:	685b      	ldr	r3, [r3, #4]
 80141f6:	891b      	ldrh	r3, [r3, #8]
 80141f8:	2b00      	cmp	r3, #0
 80141fa:	d028      	beq.n	801424e <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 80141fc:	4b0d      	ldr	r3, [pc, #52]	; (8014234 <tcp_receive+0xb20>)
 80141fe:	681b      	ldr	r3, [r3, #0]
 8014200:	2b00      	cmp	r3, #0
 8014202:	d01d      	beq.n	8014240 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8014204:	4b0b      	ldr	r3, [pc, #44]	; (8014234 <tcp_receive+0xb20>)
 8014206:	681a      	ldr	r2, [r3, #0]
 8014208:	68bb      	ldr	r3, [r7, #8]
 801420a:	685b      	ldr	r3, [r3, #4]
 801420c:	4619      	mov	r1, r3
 801420e:	4610      	mov	r0, r2
 8014210:	f7fb ffda 	bl	80101c8 <pbuf_cat>
 8014214:	e018      	b.n	8014248 <tcp_receive+0xb34>
 8014216:	bf00      	nop
 8014218:	200008be 	.word	0x200008be
 801421c:	200008b4 	.word	0x200008b4
 8014220:	20000894 	.word	0x20000894
 8014224:	08021404 	.word	0x08021404
 8014228:	080217e4 	.word	0x080217e4
 801422c:	08021450 	.word	0x08021450
 8014230:	08021820 	.word	0x08021820
 8014234:	200008c4 	.word	0x200008c4
 8014238:	200008c1 	.word	0x200008c1
 801423c:	08021840 	.word	0x08021840
            } else {
              recv_data = cseg->p;
 8014240:	68bb      	ldr	r3, [r7, #8]
 8014242:	685b      	ldr	r3, [r3, #4]
 8014244:	4a70      	ldr	r2, [pc, #448]	; (8014408 <tcp_receive+0xcf4>)
 8014246:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8014248:	68bb      	ldr	r3, [r7, #8]
 801424a:	2200      	movs	r2, #0
 801424c:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801424e:	68bb      	ldr	r3, [r7, #8]
 8014250:	68db      	ldr	r3, [r3, #12]
 8014252:	899b      	ldrh	r3, [r3, #12]
 8014254:	b29b      	uxth	r3, r3
 8014256:	4618      	mov	r0, r3
 8014258:	f7fa fbb8 	bl	800e9cc <lwip_htons>
 801425c:	4603      	mov	r3, r0
 801425e:	b2db      	uxtb	r3, r3
 8014260:	f003 0301 	and.w	r3, r3, #1
 8014264:	2b00      	cmp	r3, #0
 8014266:	d00d      	beq.n	8014284 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8014268:	4b68      	ldr	r3, [pc, #416]	; (801440c <tcp_receive+0xcf8>)
 801426a:	781b      	ldrb	r3, [r3, #0]
 801426c:	f043 0320 	orr.w	r3, r3, #32
 8014270:	b2da      	uxtb	r2, r3
 8014272:	4b66      	ldr	r3, [pc, #408]	; (801440c <tcp_receive+0xcf8>)
 8014274:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8014276:	687b      	ldr	r3, [r7, #4]
 8014278:	7d1b      	ldrb	r3, [r3, #20]
 801427a:	2b04      	cmp	r3, #4
 801427c:	d102      	bne.n	8014284 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 801427e:	687b      	ldr	r3, [r7, #4]
 8014280:	2207      	movs	r2, #7
 8014282:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8014284:	68bb      	ldr	r3, [r7, #8]
 8014286:	681a      	ldr	r2, [r3, #0]
 8014288:	687b      	ldr	r3, [r7, #4]
 801428a:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 801428c:	68b8      	ldr	r0, [r7, #8]
 801428e:	f7fd fb09 	bl	80118a4 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8014292:	687b      	ldr	r3, [r7, #4]
 8014294:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014296:	2b00      	cmp	r3, #0
 8014298:	d008      	beq.n	80142ac <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 801429a:	687b      	ldr	r3, [r7, #4]
 801429c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801429e:	68db      	ldr	r3, [r3, #12]
 80142a0:	685a      	ldr	r2, [r3, #4]
 80142a2:	687b      	ldr	r3, [r7, #4]
 80142a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 80142a6:	429a      	cmp	r2, r3
 80142a8:	f43f af43 	beq.w	8014132 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 80142ac:	687b      	ldr	r3, [r7, #4]
 80142ae:	8b5b      	ldrh	r3, [r3, #26]
 80142b0:	f003 0301 	and.w	r3, r3, #1
 80142b4:	2b00      	cmp	r3, #0
 80142b6:	d00e      	beq.n	80142d6 <tcp_receive+0xbc2>
 80142b8:	687b      	ldr	r3, [r7, #4]
 80142ba:	8b5b      	ldrh	r3, [r3, #26]
 80142bc:	f023 0301 	bic.w	r3, r3, #1
 80142c0:	b29a      	uxth	r2, r3
 80142c2:	687b      	ldr	r3, [r7, #4]
 80142c4:	835a      	strh	r2, [r3, #26]
 80142c6:	687b      	ldr	r3, [r7, #4]
 80142c8:	8b5b      	ldrh	r3, [r3, #26]
 80142ca:	f043 0302 	orr.w	r3, r3, #2
 80142ce:	b29a      	uxth	r2, r3
 80142d0:	687b      	ldr	r3, [r7, #4]
 80142d2:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80142d4:	e188      	b.n	80145e8 <tcp_receive+0xed4>
        tcp_ack(pcb);
 80142d6:	687b      	ldr	r3, [r7, #4]
 80142d8:	8b5b      	ldrh	r3, [r3, #26]
 80142da:	f043 0301 	orr.w	r3, r3, #1
 80142de:	b29a      	uxth	r2, r3
 80142e0:	687b      	ldr	r3, [r7, #4]
 80142e2:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80142e4:	e180      	b.n	80145e8 <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 80142e6:	687b      	ldr	r3, [r7, #4]
 80142e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80142ea:	2b00      	cmp	r3, #0
 80142ec:	d106      	bne.n	80142fc <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 80142ee:	4848      	ldr	r0, [pc, #288]	; (8014410 <tcp_receive+0xcfc>)
 80142f0:	f7fd faf0 	bl	80118d4 <tcp_seg_copy>
 80142f4:	4602      	mov	r2, r0
 80142f6:	687b      	ldr	r3, [r7, #4]
 80142f8:	675a      	str	r2, [r3, #116]	; 0x74
 80142fa:	e16d      	b.n	80145d8 <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 80142fc:	2300      	movs	r3, #0
 80142fe:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8014300:	687b      	ldr	r3, [r7, #4]
 8014302:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014304:	63bb      	str	r3, [r7, #56]	; 0x38
 8014306:	e157      	b.n	80145b8 <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 8014308:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801430a:	68db      	ldr	r3, [r3, #12]
 801430c:	685a      	ldr	r2, [r3, #4]
 801430e:	4b41      	ldr	r3, [pc, #260]	; (8014414 <tcp_receive+0xd00>)
 8014310:	681b      	ldr	r3, [r3, #0]
 8014312:	429a      	cmp	r2, r3
 8014314:	d11d      	bne.n	8014352 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8014316:	4b3e      	ldr	r3, [pc, #248]	; (8014410 <tcp_receive+0xcfc>)
 8014318:	891a      	ldrh	r2, [r3, #8]
 801431a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801431c:	891b      	ldrh	r3, [r3, #8]
 801431e:	429a      	cmp	r2, r3
 8014320:	f240 814f 	bls.w	80145c2 <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8014324:	483a      	ldr	r0, [pc, #232]	; (8014410 <tcp_receive+0xcfc>)
 8014326:	f7fd fad5 	bl	80118d4 <tcp_seg_copy>
 801432a:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 801432c:	697b      	ldr	r3, [r7, #20]
 801432e:	2b00      	cmp	r3, #0
 8014330:	f000 8149 	beq.w	80145c6 <tcp_receive+0xeb2>
                  if (prev != NULL) {
 8014334:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014336:	2b00      	cmp	r3, #0
 8014338:	d003      	beq.n	8014342 <tcp_receive+0xc2e>
                    prev->next = cseg;
 801433a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801433c:	697a      	ldr	r2, [r7, #20]
 801433e:	601a      	str	r2, [r3, #0]
 8014340:	e002      	b.n	8014348 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8014342:	687b      	ldr	r3, [r7, #4]
 8014344:	697a      	ldr	r2, [r7, #20]
 8014346:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8014348:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801434a:	6978      	ldr	r0, [r7, #20]
 801434c:	f7ff f8de 	bl	801350c <tcp_oos_insert_segment>
                }
                break;
 8014350:	e139      	b.n	80145c6 <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8014352:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014354:	2b00      	cmp	r3, #0
 8014356:	d117      	bne.n	8014388 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8014358:	4b2e      	ldr	r3, [pc, #184]	; (8014414 <tcp_receive+0xd00>)
 801435a:	681a      	ldr	r2, [r3, #0]
 801435c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801435e:	68db      	ldr	r3, [r3, #12]
 8014360:	685b      	ldr	r3, [r3, #4]
 8014362:	1ad3      	subs	r3, r2, r3
 8014364:	2b00      	cmp	r3, #0
 8014366:	da57      	bge.n	8014418 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8014368:	4829      	ldr	r0, [pc, #164]	; (8014410 <tcp_receive+0xcfc>)
 801436a:	f7fd fab3 	bl	80118d4 <tcp_seg_copy>
 801436e:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8014370:	69bb      	ldr	r3, [r7, #24]
 8014372:	2b00      	cmp	r3, #0
 8014374:	f000 8129 	beq.w	80145ca <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 8014378:	687b      	ldr	r3, [r7, #4]
 801437a:	69ba      	ldr	r2, [r7, #24]
 801437c:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 801437e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014380:	69b8      	ldr	r0, [r7, #24]
 8014382:	f7ff f8c3 	bl	801350c <tcp_oos_insert_segment>
                  }
                  break;
 8014386:	e120      	b.n	80145ca <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8014388:	4b22      	ldr	r3, [pc, #136]	; (8014414 <tcp_receive+0xd00>)
 801438a:	681a      	ldr	r2, [r3, #0]
 801438c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801438e:	68db      	ldr	r3, [r3, #12]
 8014390:	685b      	ldr	r3, [r3, #4]
 8014392:	1ad3      	subs	r3, r2, r3
 8014394:	3b01      	subs	r3, #1
 8014396:	2b00      	cmp	r3, #0
 8014398:	db3e      	blt.n	8014418 <tcp_receive+0xd04>
 801439a:	4b1e      	ldr	r3, [pc, #120]	; (8014414 <tcp_receive+0xd00>)
 801439c:	681a      	ldr	r2, [r3, #0]
 801439e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80143a0:	68db      	ldr	r3, [r3, #12]
 80143a2:	685b      	ldr	r3, [r3, #4]
 80143a4:	1ad3      	subs	r3, r2, r3
 80143a6:	3301      	adds	r3, #1
 80143a8:	2b00      	cmp	r3, #0
 80143aa:	dc35      	bgt.n	8014418 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80143ac:	4818      	ldr	r0, [pc, #96]	; (8014410 <tcp_receive+0xcfc>)
 80143ae:	f7fd fa91 	bl	80118d4 <tcp_seg_copy>
 80143b2:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 80143b4:	69fb      	ldr	r3, [r7, #28]
 80143b6:	2b00      	cmp	r3, #0
 80143b8:	f000 8109 	beq.w	80145ce <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 80143bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80143be:	68db      	ldr	r3, [r3, #12]
 80143c0:	685b      	ldr	r3, [r3, #4]
 80143c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80143c4:	8912      	ldrh	r2, [r2, #8]
 80143c6:	441a      	add	r2, r3
 80143c8:	4b12      	ldr	r3, [pc, #72]	; (8014414 <tcp_receive+0xd00>)
 80143ca:	681b      	ldr	r3, [r3, #0]
 80143cc:	1ad3      	subs	r3, r2, r3
 80143ce:	2b00      	cmp	r3, #0
 80143d0:	dd12      	ble.n	80143f8 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 80143d2:	4b10      	ldr	r3, [pc, #64]	; (8014414 <tcp_receive+0xd00>)
 80143d4:	681b      	ldr	r3, [r3, #0]
 80143d6:	b29a      	uxth	r2, r3
 80143d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80143da:	68db      	ldr	r3, [r3, #12]
 80143dc:	685b      	ldr	r3, [r3, #4]
 80143de:	b29b      	uxth	r3, r3
 80143e0:	1ad3      	subs	r3, r2, r3
 80143e2:	b29a      	uxth	r2, r3
 80143e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80143e6:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 80143e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80143ea:	685a      	ldr	r2, [r3, #4]
 80143ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80143ee:	891b      	ldrh	r3, [r3, #8]
 80143f0:	4619      	mov	r1, r3
 80143f2:	4610      	mov	r0, r2
 80143f4:	f7fb fc94 	bl	800fd20 <pbuf_realloc>
                    }
                    prev->next = cseg;
 80143f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80143fa:	69fa      	ldr	r2, [r7, #28]
 80143fc:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 80143fe:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014400:	69f8      	ldr	r0, [r7, #28]
 8014402:	f7ff f883 	bl	801350c <tcp_oos_insert_segment>
                  }
                  break;
 8014406:	e0e2      	b.n	80145ce <tcp_receive+0xeba>
 8014408:	200008c4 	.word	0x200008c4
 801440c:	200008c1 	.word	0x200008c1
 8014410:	20000894 	.word	0x20000894
 8014414:	200008b4 	.word	0x200008b4
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8014418:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801441a:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 801441c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801441e:	681b      	ldr	r3, [r3, #0]
 8014420:	2b00      	cmp	r3, #0
 8014422:	f040 80c6 	bne.w	80145b2 <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8014426:	4b80      	ldr	r3, [pc, #512]	; (8014628 <tcp_receive+0xf14>)
 8014428:	681a      	ldr	r2, [r3, #0]
 801442a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801442c:	68db      	ldr	r3, [r3, #12]
 801442e:	685b      	ldr	r3, [r3, #4]
 8014430:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8014432:	2b00      	cmp	r3, #0
 8014434:	f340 80bd 	ble.w	80145b2 <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8014438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801443a:	68db      	ldr	r3, [r3, #12]
 801443c:	899b      	ldrh	r3, [r3, #12]
 801443e:	b29b      	uxth	r3, r3
 8014440:	4618      	mov	r0, r3
 8014442:	f7fa fac3 	bl	800e9cc <lwip_htons>
 8014446:	4603      	mov	r3, r0
 8014448:	b2db      	uxtb	r3, r3
 801444a:	f003 0301 	and.w	r3, r3, #1
 801444e:	2b00      	cmp	r3, #0
 8014450:	f040 80bf 	bne.w	80145d2 <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8014454:	4875      	ldr	r0, [pc, #468]	; (801462c <tcp_receive+0xf18>)
 8014456:	f7fd fa3d 	bl	80118d4 <tcp_seg_copy>
 801445a:	4602      	mov	r2, r0
 801445c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801445e:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8014460:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014462:	681b      	ldr	r3, [r3, #0]
 8014464:	2b00      	cmp	r3, #0
 8014466:	f000 80b6 	beq.w	80145d6 <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 801446a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801446c:	68db      	ldr	r3, [r3, #12]
 801446e:	685b      	ldr	r3, [r3, #4]
 8014470:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8014472:	8912      	ldrh	r2, [r2, #8]
 8014474:	441a      	add	r2, r3
 8014476:	4b6c      	ldr	r3, [pc, #432]	; (8014628 <tcp_receive+0xf14>)
 8014478:	681b      	ldr	r3, [r3, #0]
 801447a:	1ad3      	subs	r3, r2, r3
 801447c:	2b00      	cmp	r3, #0
 801447e:	dd12      	ble.n	80144a6 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8014480:	4b69      	ldr	r3, [pc, #420]	; (8014628 <tcp_receive+0xf14>)
 8014482:	681b      	ldr	r3, [r3, #0]
 8014484:	b29a      	uxth	r2, r3
 8014486:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014488:	68db      	ldr	r3, [r3, #12]
 801448a:	685b      	ldr	r3, [r3, #4]
 801448c:	b29b      	uxth	r3, r3
 801448e:	1ad3      	subs	r3, r2, r3
 8014490:	b29a      	uxth	r2, r3
 8014492:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014494:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8014496:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014498:	685a      	ldr	r2, [r3, #4]
 801449a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801449c:	891b      	ldrh	r3, [r3, #8]
 801449e:	4619      	mov	r1, r3
 80144a0:	4610      	mov	r0, r2
 80144a2:	f7fb fc3d 	bl	800fd20 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 80144a6:	4b62      	ldr	r3, [pc, #392]	; (8014630 <tcp_receive+0xf1c>)
 80144a8:	881b      	ldrh	r3, [r3, #0]
 80144aa:	461a      	mov	r2, r3
 80144ac:	4b5e      	ldr	r3, [pc, #376]	; (8014628 <tcp_receive+0xf14>)
 80144ae:	681b      	ldr	r3, [r3, #0]
 80144b0:	441a      	add	r2, r3
 80144b2:	687b      	ldr	r3, [r7, #4]
 80144b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80144b6:	6879      	ldr	r1, [r7, #4]
 80144b8:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80144ba:	440b      	add	r3, r1
 80144bc:	1ad3      	subs	r3, r2, r3
 80144be:	2b00      	cmp	r3, #0
 80144c0:	f340 8089 	ble.w	80145d6 <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 80144c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80144c6:	681b      	ldr	r3, [r3, #0]
 80144c8:	68db      	ldr	r3, [r3, #12]
 80144ca:	899b      	ldrh	r3, [r3, #12]
 80144cc:	b29b      	uxth	r3, r3
 80144ce:	4618      	mov	r0, r3
 80144d0:	f7fa fa7c 	bl	800e9cc <lwip_htons>
 80144d4:	4603      	mov	r3, r0
 80144d6:	b2db      	uxtb	r3, r3
 80144d8:	f003 0301 	and.w	r3, r3, #1
 80144dc:	2b00      	cmp	r3, #0
 80144de:	d022      	beq.n	8014526 <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 80144e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80144e2:	681b      	ldr	r3, [r3, #0]
 80144e4:	68db      	ldr	r3, [r3, #12]
 80144e6:	899b      	ldrh	r3, [r3, #12]
 80144e8:	b29b      	uxth	r3, r3
 80144ea:	b21b      	sxth	r3, r3
 80144ec:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80144f0:	b21c      	sxth	r4, r3
 80144f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80144f4:	681b      	ldr	r3, [r3, #0]
 80144f6:	68db      	ldr	r3, [r3, #12]
 80144f8:	899b      	ldrh	r3, [r3, #12]
 80144fa:	b29b      	uxth	r3, r3
 80144fc:	4618      	mov	r0, r3
 80144fe:	f7fa fa65 	bl	800e9cc <lwip_htons>
 8014502:	4603      	mov	r3, r0
 8014504:	b2db      	uxtb	r3, r3
 8014506:	b29b      	uxth	r3, r3
 8014508:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 801450c:	b29b      	uxth	r3, r3
 801450e:	4618      	mov	r0, r3
 8014510:	f7fa fa5c 	bl	800e9cc <lwip_htons>
 8014514:	4603      	mov	r3, r0
 8014516:	b21b      	sxth	r3, r3
 8014518:	4323      	orrs	r3, r4
 801451a:	b21a      	sxth	r2, r3
 801451c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801451e:	681b      	ldr	r3, [r3, #0]
 8014520:	68db      	ldr	r3, [r3, #12]
 8014522:	b292      	uxth	r2, r2
 8014524:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8014526:	687b      	ldr	r3, [r7, #4]
 8014528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801452a:	b29a      	uxth	r2, r3
 801452c:	687b      	ldr	r3, [r7, #4]
 801452e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8014530:	4413      	add	r3, r2
 8014532:	b299      	uxth	r1, r3
 8014534:	4b3c      	ldr	r3, [pc, #240]	; (8014628 <tcp_receive+0xf14>)
 8014536:	681b      	ldr	r3, [r3, #0]
 8014538:	b29a      	uxth	r2, r3
 801453a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801453c:	681b      	ldr	r3, [r3, #0]
 801453e:	1a8a      	subs	r2, r1, r2
 8014540:	b292      	uxth	r2, r2
 8014542:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8014544:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014546:	681b      	ldr	r3, [r3, #0]
 8014548:	685a      	ldr	r2, [r3, #4]
 801454a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801454c:	681b      	ldr	r3, [r3, #0]
 801454e:	891b      	ldrh	r3, [r3, #8]
 8014550:	4619      	mov	r1, r3
 8014552:	4610      	mov	r0, r2
 8014554:	f7fb fbe4 	bl	800fd20 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8014558:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801455a:	681b      	ldr	r3, [r3, #0]
 801455c:	891c      	ldrh	r4, [r3, #8]
 801455e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014560:	681b      	ldr	r3, [r3, #0]
 8014562:	68db      	ldr	r3, [r3, #12]
 8014564:	899b      	ldrh	r3, [r3, #12]
 8014566:	b29b      	uxth	r3, r3
 8014568:	4618      	mov	r0, r3
 801456a:	f7fa fa2f 	bl	800e9cc <lwip_htons>
 801456e:	4603      	mov	r3, r0
 8014570:	b2db      	uxtb	r3, r3
 8014572:	f003 0303 	and.w	r3, r3, #3
 8014576:	2b00      	cmp	r3, #0
 8014578:	d001      	beq.n	801457e <tcp_receive+0xe6a>
 801457a:	2301      	movs	r3, #1
 801457c:	e000      	b.n	8014580 <tcp_receive+0xe6c>
 801457e:	2300      	movs	r3, #0
 8014580:	4423      	add	r3, r4
 8014582:	b29a      	uxth	r2, r3
 8014584:	4b2a      	ldr	r3, [pc, #168]	; (8014630 <tcp_receive+0xf1c>)
 8014586:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8014588:	4b29      	ldr	r3, [pc, #164]	; (8014630 <tcp_receive+0xf1c>)
 801458a:	881b      	ldrh	r3, [r3, #0]
 801458c:	461a      	mov	r2, r3
 801458e:	4b26      	ldr	r3, [pc, #152]	; (8014628 <tcp_receive+0xf14>)
 8014590:	681b      	ldr	r3, [r3, #0]
 8014592:	441a      	add	r2, r3
 8014594:	687b      	ldr	r3, [r7, #4]
 8014596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014598:	6879      	ldr	r1, [r7, #4]
 801459a:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801459c:	440b      	add	r3, r1
 801459e:	429a      	cmp	r2, r3
 80145a0:	d019      	beq.n	80145d6 <tcp_receive+0xec2>
 80145a2:	4b24      	ldr	r3, [pc, #144]	; (8014634 <tcp_receive+0xf20>)
 80145a4:	f240 62f9 	movw	r2, #1785	; 0x6f9
 80145a8:	4923      	ldr	r1, [pc, #140]	; (8014638 <tcp_receive+0xf24>)
 80145aa:	4824      	ldr	r0, [pc, #144]	; (801463c <tcp_receive+0xf28>)
 80145ac:	f006 fb9c 	bl	801ace8 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 80145b0:	e011      	b.n	80145d6 <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80145b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80145b4:	681b      	ldr	r3, [r3, #0]
 80145b6:	63bb      	str	r3, [r7, #56]	; 0x38
 80145b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80145ba:	2b00      	cmp	r3, #0
 80145bc:	f47f aea4 	bne.w	8014308 <tcp_receive+0xbf4>
 80145c0:	e00a      	b.n	80145d8 <tcp_receive+0xec4>
                break;
 80145c2:	bf00      	nop
 80145c4:	e008      	b.n	80145d8 <tcp_receive+0xec4>
                break;
 80145c6:	bf00      	nop
 80145c8:	e006      	b.n	80145d8 <tcp_receive+0xec4>
                  break;
 80145ca:	bf00      	nop
 80145cc:	e004      	b.n	80145d8 <tcp_receive+0xec4>
                  break;
 80145ce:	bf00      	nop
 80145d0:	e002      	b.n	80145d8 <tcp_receive+0xec4>
                  break;
 80145d2:	bf00      	nop
 80145d4:	e000      	b.n	80145d8 <tcp_receive+0xec4>
                break;
 80145d6:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 80145d8:	6878      	ldr	r0, [r7, #4]
 80145da:	f001 fe9d 	bl	8016318 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 80145de:	e003      	b.n	80145e8 <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 80145e0:	6878      	ldr	r0, [r7, #4]
 80145e2:	f001 fe99 	bl	8016318 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80145e6:	e01a      	b.n	801461e <tcp_receive+0xf0a>
 80145e8:	e019      	b.n	801461e <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 80145ea:	4b0f      	ldr	r3, [pc, #60]	; (8014628 <tcp_receive+0xf14>)
 80145ec:	681a      	ldr	r2, [r3, #0]
 80145ee:	687b      	ldr	r3, [r7, #4]
 80145f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80145f2:	1ad3      	subs	r3, r2, r3
 80145f4:	2b00      	cmp	r3, #0
 80145f6:	db0a      	blt.n	801460e <tcp_receive+0xefa>
 80145f8:	4b0b      	ldr	r3, [pc, #44]	; (8014628 <tcp_receive+0xf14>)
 80145fa:	681a      	ldr	r2, [r3, #0]
 80145fc:	687b      	ldr	r3, [r7, #4]
 80145fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014600:	6879      	ldr	r1, [r7, #4]
 8014602:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014604:	440b      	add	r3, r1
 8014606:	1ad3      	subs	r3, r2, r3
 8014608:	3301      	adds	r3, #1
 801460a:	2b00      	cmp	r3, #0
 801460c:	dd07      	ble.n	801461e <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 801460e:	687b      	ldr	r3, [r7, #4]
 8014610:	8b5b      	ldrh	r3, [r3, #26]
 8014612:	f043 0302 	orr.w	r3, r3, #2
 8014616:	b29a      	uxth	r2, r3
 8014618:	687b      	ldr	r3, [r7, #4]
 801461a:	835a      	strh	r2, [r3, #26]
    }
  }
}
 801461c:	e7ff      	b.n	801461e <tcp_receive+0xf0a>
 801461e:	bf00      	nop
 8014620:	3750      	adds	r7, #80	; 0x50
 8014622:	46bd      	mov	sp, r7
 8014624:	bdb0      	pop	{r4, r5, r7, pc}
 8014626:	bf00      	nop
 8014628:	200008b4 	.word	0x200008b4
 801462c:	20000894 	.word	0x20000894
 8014630:	200008be 	.word	0x200008be
 8014634:	08021404 	.word	0x08021404
 8014638:	080217ac 	.word	0x080217ac
 801463c:	08021450 	.word	0x08021450

08014640 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8014640:	b480      	push	{r7}
 8014642:	b083      	sub	sp, #12
 8014644:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8014646:	4b15      	ldr	r3, [pc, #84]	; (801469c <tcp_get_next_optbyte+0x5c>)
 8014648:	881b      	ldrh	r3, [r3, #0]
 801464a:	1c5a      	adds	r2, r3, #1
 801464c:	b291      	uxth	r1, r2
 801464e:	4a13      	ldr	r2, [pc, #76]	; (801469c <tcp_get_next_optbyte+0x5c>)
 8014650:	8011      	strh	r1, [r2, #0]
 8014652:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8014654:	4b12      	ldr	r3, [pc, #72]	; (80146a0 <tcp_get_next_optbyte+0x60>)
 8014656:	681b      	ldr	r3, [r3, #0]
 8014658:	2b00      	cmp	r3, #0
 801465a:	d004      	beq.n	8014666 <tcp_get_next_optbyte+0x26>
 801465c:	4b11      	ldr	r3, [pc, #68]	; (80146a4 <tcp_get_next_optbyte+0x64>)
 801465e:	881b      	ldrh	r3, [r3, #0]
 8014660:	88fa      	ldrh	r2, [r7, #6]
 8014662:	429a      	cmp	r2, r3
 8014664:	d208      	bcs.n	8014678 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8014666:	4b10      	ldr	r3, [pc, #64]	; (80146a8 <tcp_get_next_optbyte+0x68>)
 8014668:	681b      	ldr	r3, [r3, #0]
 801466a:	3314      	adds	r3, #20
 801466c:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 801466e:	88fb      	ldrh	r3, [r7, #6]
 8014670:	683a      	ldr	r2, [r7, #0]
 8014672:	4413      	add	r3, r2
 8014674:	781b      	ldrb	r3, [r3, #0]
 8014676:	e00b      	b.n	8014690 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8014678:	88fb      	ldrh	r3, [r7, #6]
 801467a:	b2da      	uxtb	r2, r3
 801467c:	4b09      	ldr	r3, [pc, #36]	; (80146a4 <tcp_get_next_optbyte+0x64>)
 801467e:	881b      	ldrh	r3, [r3, #0]
 8014680:	b2db      	uxtb	r3, r3
 8014682:	1ad3      	subs	r3, r2, r3
 8014684:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8014686:	4b06      	ldr	r3, [pc, #24]	; (80146a0 <tcp_get_next_optbyte+0x60>)
 8014688:	681a      	ldr	r2, [r3, #0]
 801468a:	797b      	ldrb	r3, [r7, #5]
 801468c:	4413      	add	r3, r2
 801468e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8014690:	4618      	mov	r0, r3
 8014692:	370c      	adds	r7, #12
 8014694:	46bd      	mov	sp, r7
 8014696:	f85d 7b04 	ldr.w	r7, [sp], #4
 801469a:	4770      	bx	lr
 801469c:	200008b0 	.word	0x200008b0
 80146a0:	200008ac 	.word	0x200008ac
 80146a4:	200008aa 	.word	0x200008aa
 80146a8:	200008a4 	.word	0x200008a4

080146ac <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 80146ac:	b580      	push	{r7, lr}
 80146ae:	b084      	sub	sp, #16
 80146b0:	af00      	add	r7, sp, #0
 80146b2:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 80146b4:	687b      	ldr	r3, [r7, #4]
 80146b6:	2b00      	cmp	r3, #0
 80146b8:	d106      	bne.n	80146c8 <tcp_parseopt+0x1c>
 80146ba:	4b31      	ldr	r3, [pc, #196]	; (8014780 <tcp_parseopt+0xd4>)
 80146bc:	f240 727d 	movw	r2, #1917	; 0x77d
 80146c0:	4930      	ldr	r1, [pc, #192]	; (8014784 <tcp_parseopt+0xd8>)
 80146c2:	4831      	ldr	r0, [pc, #196]	; (8014788 <tcp_parseopt+0xdc>)
 80146c4:	f006 fb10 	bl	801ace8 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 80146c8:	4b30      	ldr	r3, [pc, #192]	; (801478c <tcp_parseopt+0xe0>)
 80146ca:	881b      	ldrh	r3, [r3, #0]
 80146cc:	2b00      	cmp	r3, #0
 80146ce:	d053      	beq.n	8014778 <tcp_parseopt+0xcc>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80146d0:	4b2f      	ldr	r3, [pc, #188]	; (8014790 <tcp_parseopt+0xe4>)
 80146d2:	2200      	movs	r2, #0
 80146d4:	801a      	strh	r2, [r3, #0]
 80146d6:	e043      	b.n	8014760 <tcp_parseopt+0xb4>
      u8_t opt = tcp_get_next_optbyte();
 80146d8:	f7ff ffb2 	bl	8014640 <tcp_get_next_optbyte>
 80146dc:	4603      	mov	r3, r0
 80146de:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 80146e0:	7bfb      	ldrb	r3, [r7, #15]
 80146e2:	2b01      	cmp	r3, #1
 80146e4:	d03c      	beq.n	8014760 <tcp_parseopt+0xb4>
 80146e6:	2b02      	cmp	r3, #2
 80146e8:	d002      	beq.n	80146f0 <tcp_parseopt+0x44>
 80146ea:	2b00      	cmp	r3, #0
 80146ec:	d03f      	beq.n	801476e <tcp_parseopt+0xc2>
 80146ee:	e026      	b.n	801473e <tcp_parseopt+0x92>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 80146f0:	f7ff ffa6 	bl	8014640 <tcp_get_next_optbyte>
 80146f4:	4603      	mov	r3, r0
 80146f6:	2b04      	cmp	r3, #4
 80146f8:	d13b      	bne.n	8014772 <tcp_parseopt+0xc6>
 80146fa:	4b25      	ldr	r3, [pc, #148]	; (8014790 <tcp_parseopt+0xe4>)
 80146fc:	881b      	ldrh	r3, [r3, #0]
 80146fe:	3302      	adds	r3, #2
 8014700:	4a22      	ldr	r2, [pc, #136]	; (801478c <tcp_parseopt+0xe0>)
 8014702:	8812      	ldrh	r2, [r2, #0]
 8014704:	4293      	cmp	r3, r2
 8014706:	dc34      	bgt.n	8014772 <tcp_parseopt+0xc6>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8014708:	f7ff ff9a 	bl	8014640 <tcp_get_next_optbyte>
 801470c:	4603      	mov	r3, r0
 801470e:	b29b      	uxth	r3, r3
 8014710:	021b      	lsls	r3, r3, #8
 8014712:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8014714:	f7ff ff94 	bl	8014640 <tcp_get_next_optbyte>
 8014718:	4603      	mov	r3, r0
 801471a:	b29a      	uxth	r2, r3
 801471c:	89bb      	ldrh	r3, [r7, #12]
 801471e:	4313      	orrs	r3, r2
 8014720:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8014722:	89bb      	ldrh	r3, [r7, #12]
 8014724:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8014728:	d804      	bhi.n	8014734 <tcp_parseopt+0x88>
 801472a:	89bb      	ldrh	r3, [r7, #12]
 801472c:	2b00      	cmp	r3, #0
 801472e:	d001      	beq.n	8014734 <tcp_parseopt+0x88>
 8014730:	89ba      	ldrh	r2, [r7, #12]
 8014732:	e001      	b.n	8014738 <tcp_parseopt+0x8c>
 8014734:	f44f 7206 	mov.w	r2, #536	; 0x218
 8014738:	687b      	ldr	r3, [r7, #4]
 801473a:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 801473c:	e010      	b.n	8014760 <tcp_parseopt+0xb4>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 801473e:	f7ff ff7f 	bl	8014640 <tcp_get_next_optbyte>
 8014742:	4603      	mov	r3, r0
 8014744:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8014746:	7afb      	ldrb	r3, [r7, #11]
 8014748:	2b01      	cmp	r3, #1
 801474a:	d914      	bls.n	8014776 <tcp_parseopt+0xca>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 801474c:	7afb      	ldrb	r3, [r7, #11]
 801474e:	b29a      	uxth	r2, r3
 8014750:	4b0f      	ldr	r3, [pc, #60]	; (8014790 <tcp_parseopt+0xe4>)
 8014752:	881b      	ldrh	r3, [r3, #0]
 8014754:	4413      	add	r3, r2
 8014756:	b29b      	uxth	r3, r3
 8014758:	3b02      	subs	r3, #2
 801475a:	b29a      	uxth	r2, r3
 801475c:	4b0c      	ldr	r3, [pc, #48]	; (8014790 <tcp_parseopt+0xe4>)
 801475e:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8014760:	4b0b      	ldr	r3, [pc, #44]	; (8014790 <tcp_parseopt+0xe4>)
 8014762:	881a      	ldrh	r2, [r3, #0]
 8014764:	4b09      	ldr	r3, [pc, #36]	; (801478c <tcp_parseopt+0xe0>)
 8014766:	881b      	ldrh	r3, [r3, #0]
 8014768:	429a      	cmp	r2, r3
 801476a:	d3b5      	bcc.n	80146d8 <tcp_parseopt+0x2c>
 801476c:	e004      	b.n	8014778 <tcp_parseopt+0xcc>
          return;
 801476e:	bf00      	nop
 8014770:	e002      	b.n	8014778 <tcp_parseopt+0xcc>
            return;
 8014772:	bf00      	nop
 8014774:	e000      	b.n	8014778 <tcp_parseopt+0xcc>
            return;
 8014776:	bf00      	nop
      }
    }
  }
}
 8014778:	3710      	adds	r7, #16
 801477a:	46bd      	mov	sp, r7
 801477c:	bd80      	pop	{r7, pc}
 801477e:	bf00      	nop
 8014780:	08021404 	.word	0x08021404
 8014784:	08021868 	.word	0x08021868
 8014788:	08021450 	.word	0x08021450
 801478c:	200008a8 	.word	0x200008a8
 8014790:	200008b0 	.word	0x200008b0

08014794 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8014794:	b480      	push	{r7}
 8014796:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8014798:	4b05      	ldr	r3, [pc, #20]	; (80147b0 <tcp_trigger_input_pcb_close+0x1c>)
 801479a:	781b      	ldrb	r3, [r3, #0]
 801479c:	f043 0310 	orr.w	r3, r3, #16
 80147a0:	b2da      	uxtb	r2, r3
 80147a2:	4b03      	ldr	r3, [pc, #12]	; (80147b0 <tcp_trigger_input_pcb_close+0x1c>)
 80147a4:	701a      	strb	r2, [r3, #0]
}
 80147a6:	bf00      	nop
 80147a8:	46bd      	mov	sp, r7
 80147aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147ae:	4770      	bx	lr
 80147b0:	200008c1 	.word	0x200008c1

080147b4 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 80147b4:	b580      	push	{r7, lr}
 80147b6:	b084      	sub	sp, #16
 80147b8:	af00      	add	r7, sp, #0
 80147ba:	60f8      	str	r0, [r7, #12]
 80147bc:	60b9      	str	r1, [r7, #8]
 80147be:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 80147c0:	68fb      	ldr	r3, [r7, #12]
 80147c2:	2b00      	cmp	r3, #0
 80147c4:	d00a      	beq.n	80147dc <tcp_route+0x28>
 80147c6:	68fb      	ldr	r3, [r7, #12]
 80147c8:	7a1b      	ldrb	r3, [r3, #8]
 80147ca:	2b00      	cmp	r3, #0
 80147cc:	d006      	beq.n	80147dc <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 80147ce:	68fb      	ldr	r3, [r7, #12]
 80147d0:	7a1b      	ldrb	r3, [r3, #8]
 80147d2:	4618      	mov	r0, r3
 80147d4:	f7fb f8a0 	bl	800f918 <netif_get_by_index>
 80147d8:	4603      	mov	r3, r0
 80147da:	e003      	b.n	80147e4 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 80147dc:	6878      	ldr	r0, [r7, #4]
 80147de:	f003 feb5 	bl	801854c <ip4_route>
 80147e2:	4603      	mov	r3, r0
  }
}
 80147e4:	4618      	mov	r0, r3
 80147e6:	3710      	adds	r7, #16
 80147e8:	46bd      	mov	sp, r7
 80147ea:	bd80      	pop	{r7, pc}

080147ec <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 80147ec:	b590      	push	{r4, r7, lr}
 80147ee:	b087      	sub	sp, #28
 80147f0:	af00      	add	r7, sp, #0
 80147f2:	60f8      	str	r0, [r7, #12]
 80147f4:	60b9      	str	r1, [r7, #8]
 80147f6:	603b      	str	r3, [r7, #0]
 80147f8:	4613      	mov	r3, r2
 80147fa:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 80147fc:	68fb      	ldr	r3, [r7, #12]
 80147fe:	2b00      	cmp	r3, #0
 8014800:	d105      	bne.n	801480e <tcp_create_segment+0x22>
 8014802:	4b44      	ldr	r3, [pc, #272]	; (8014914 <tcp_create_segment+0x128>)
 8014804:	22a3      	movs	r2, #163	; 0xa3
 8014806:	4944      	ldr	r1, [pc, #272]	; (8014918 <tcp_create_segment+0x12c>)
 8014808:	4844      	ldr	r0, [pc, #272]	; (801491c <tcp_create_segment+0x130>)
 801480a:	f006 fa6d 	bl	801ace8 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 801480e:	68bb      	ldr	r3, [r7, #8]
 8014810:	2b00      	cmp	r3, #0
 8014812:	d105      	bne.n	8014820 <tcp_create_segment+0x34>
 8014814:	4b3f      	ldr	r3, [pc, #252]	; (8014914 <tcp_create_segment+0x128>)
 8014816:	22a4      	movs	r2, #164	; 0xa4
 8014818:	4941      	ldr	r1, [pc, #260]	; (8014920 <tcp_create_segment+0x134>)
 801481a:	4840      	ldr	r0, [pc, #256]	; (801491c <tcp_create_segment+0x130>)
 801481c:	f006 fa64 	bl	801ace8 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8014820:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8014824:	009b      	lsls	r3, r3, #2
 8014826:	b2db      	uxtb	r3, r3
 8014828:	f003 0304 	and.w	r3, r3, #4
 801482c:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801482e:	2003      	movs	r0, #3
 8014830:	f7fa fd82 	bl	800f338 <memp_malloc>
 8014834:	6138      	str	r0, [r7, #16]
 8014836:	693b      	ldr	r3, [r7, #16]
 8014838:	2b00      	cmp	r3, #0
 801483a:	d104      	bne.n	8014846 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 801483c:	68b8      	ldr	r0, [r7, #8]
 801483e:	f7fb fbf5 	bl	801002c <pbuf_free>
    return NULL;
 8014842:	2300      	movs	r3, #0
 8014844:	e061      	b.n	801490a <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 8014846:	693b      	ldr	r3, [r7, #16]
 8014848:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 801484c:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 801484e:	693b      	ldr	r3, [r7, #16]
 8014850:	2200      	movs	r2, #0
 8014852:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8014854:	693b      	ldr	r3, [r7, #16]
 8014856:	68ba      	ldr	r2, [r7, #8]
 8014858:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801485a:	68bb      	ldr	r3, [r7, #8]
 801485c:	891a      	ldrh	r2, [r3, #8]
 801485e:	7dfb      	ldrb	r3, [r7, #23]
 8014860:	b29b      	uxth	r3, r3
 8014862:	429a      	cmp	r2, r3
 8014864:	d205      	bcs.n	8014872 <tcp_create_segment+0x86>
 8014866:	4b2b      	ldr	r3, [pc, #172]	; (8014914 <tcp_create_segment+0x128>)
 8014868:	22b0      	movs	r2, #176	; 0xb0
 801486a:	492e      	ldr	r1, [pc, #184]	; (8014924 <tcp_create_segment+0x138>)
 801486c:	482b      	ldr	r0, [pc, #172]	; (801491c <tcp_create_segment+0x130>)
 801486e:	f006 fa3b 	bl	801ace8 <iprintf>
  seg->len = p->tot_len - optlen;
 8014872:	68bb      	ldr	r3, [r7, #8]
 8014874:	891a      	ldrh	r2, [r3, #8]
 8014876:	7dfb      	ldrb	r3, [r7, #23]
 8014878:	b29b      	uxth	r3, r3
 801487a:	1ad3      	subs	r3, r2, r3
 801487c:	b29a      	uxth	r2, r3
 801487e:	693b      	ldr	r3, [r7, #16]
 8014880:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8014882:	2114      	movs	r1, #20
 8014884:	68b8      	ldr	r0, [r7, #8]
 8014886:	f7fb fb3b 	bl	800ff00 <pbuf_add_header>
 801488a:	4603      	mov	r3, r0
 801488c:	2b00      	cmp	r3, #0
 801488e:	d004      	beq.n	801489a <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8014890:	6938      	ldr	r0, [r7, #16]
 8014892:	f7fd f807 	bl	80118a4 <tcp_seg_free>
    return NULL;
 8014896:	2300      	movs	r3, #0
 8014898:	e037      	b.n	801490a <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801489a:	693b      	ldr	r3, [r7, #16]
 801489c:	685b      	ldr	r3, [r3, #4]
 801489e:	685a      	ldr	r2, [r3, #4]
 80148a0:	693b      	ldr	r3, [r7, #16]
 80148a2:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 80148a4:	68fb      	ldr	r3, [r7, #12]
 80148a6:	8ada      	ldrh	r2, [r3, #22]
 80148a8:	693b      	ldr	r3, [r7, #16]
 80148aa:	68dc      	ldr	r4, [r3, #12]
 80148ac:	4610      	mov	r0, r2
 80148ae:	f7fa f88d 	bl	800e9cc <lwip_htons>
 80148b2:	4603      	mov	r3, r0
 80148b4:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 80148b6:	68fb      	ldr	r3, [r7, #12]
 80148b8:	8b1a      	ldrh	r2, [r3, #24]
 80148ba:	693b      	ldr	r3, [r7, #16]
 80148bc:	68dc      	ldr	r4, [r3, #12]
 80148be:	4610      	mov	r0, r2
 80148c0:	f7fa f884 	bl	800e9cc <lwip_htons>
 80148c4:	4603      	mov	r3, r0
 80148c6:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 80148c8:	693b      	ldr	r3, [r7, #16]
 80148ca:	68dc      	ldr	r4, [r3, #12]
 80148cc:	6838      	ldr	r0, [r7, #0]
 80148ce:	f7fa f892 	bl	800e9f6 <lwip_htonl>
 80148d2:	4603      	mov	r3, r0
 80148d4:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 80148d6:	7dfb      	ldrb	r3, [r7, #23]
 80148d8:	089b      	lsrs	r3, r3, #2
 80148da:	b2db      	uxtb	r3, r3
 80148dc:	b29b      	uxth	r3, r3
 80148de:	3305      	adds	r3, #5
 80148e0:	b29b      	uxth	r3, r3
 80148e2:	031b      	lsls	r3, r3, #12
 80148e4:	b29a      	uxth	r2, r3
 80148e6:	79fb      	ldrb	r3, [r7, #7]
 80148e8:	b29b      	uxth	r3, r3
 80148ea:	4313      	orrs	r3, r2
 80148ec:	b29a      	uxth	r2, r3
 80148ee:	693b      	ldr	r3, [r7, #16]
 80148f0:	68dc      	ldr	r4, [r3, #12]
 80148f2:	4610      	mov	r0, r2
 80148f4:	f7fa f86a 	bl	800e9cc <lwip_htons>
 80148f8:	4603      	mov	r3, r0
 80148fa:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 80148fc:	693b      	ldr	r3, [r7, #16]
 80148fe:	68db      	ldr	r3, [r3, #12]
 8014900:	2200      	movs	r2, #0
 8014902:	749a      	strb	r2, [r3, #18]
 8014904:	2200      	movs	r2, #0
 8014906:	74da      	strb	r2, [r3, #19]
  return seg;
 8014908:	693b      	ldr	r3, [r7, #16]
}
 801490a:	4618      	mov	r0, r3
 801490c:	371c      	adds	r7, #28
 801490e:	46bd      	mov	sp, r7
 8014910:	bd90      	pop	{r4, r7, pc}
 8014912:	bf00      	nop
 8014914:	08021884 	.word	0x08021884
 8014918:	080218b8 	.word	0x080218b8
 801491c:	080218d8 	.word	0x080218d8
 8014920:	08021900 	.word	0x08021900
 8014924:	08021924 	.word	0x08021924

08014928 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 8014928:	b580      	push	{r7, lr}
 801492a:	b086      	sub	sp, #24
 801492c:	af00      	add	r7, sp, #0
 801492e:	607b      	str	r3, [r7, #4]
 8014930:	4603      	mov	r3, r0
 8014932:	73fb      	strb	r3, [r7, #15]
 8014934:	460b      	mov	r3, r1
 8014936:	81bb      	strh	r3, [r7, #12]
 8014938:	4613      	mov	r3, r2
 801493a:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 801493c:	89bb      	ldrh	r3, [r7, #12]
 801493e:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 8014940:	687b      	ldr	r3, [r7, #4]
 8014942:	2b00      	cmp	r3, #0
 8014944:	d105      	bne.n	8014952 <tcp_pbuf_prealloc+0x2a>
 8014946:	4b30      	ldr	r3, [pc, #192]	; (8014a08 <tcp_pbuf_prealloc+0xe0>)
 8014948:	22e8      	movs	r2, #232	; 0xe8
 801494a:	4930      	ldr	r1, [pc, #192]	; (8014a0c <tcp_pbuf_prealloc+0xe4>)
 801494c:	4830      	ldr	r0, [pc, #192]	; (8014a10 <tcp_pbuf_prealloc+0xe8>)
 801494e:	f006 f9cb 	bl	801ace8 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 8014952:	6a3b      	ldr	r3, [r7, #32]
 8014954:	2b00      	cmp	r3, #0
 8014956:	d105      	bne.n	8014964 <tcp_pbuf_prealloc+0x3c>
 8014958:	4b2b      	ldr	r3, [pc, #172]	; (8014a08 <tcp_pbuf_prealloc+0xe0>)
 801495a:	22e9      	movs	r2, #233	; 0xe9
 801495c:	492d      	ldr	r1, [pc, #180]	; (8014a14 <tcp_pbuf_prealloc+0xec>)
 801495e:	482c      	ldr	r0, [pc, #176]	; (8014a10 <tcp_pbuf_prealloc+0xe8>)
 8014960:	f006 f9c2 	bl	801ace8 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 8014964:	89ba      	ldrh	r2, [r7, #12]
 8014966:	897b      	ldrh	r3, [r7, #10]
 8014968:	429a      	cmp	r2, r3
 801496a:	d221      	bcs.n	80149b0 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 801496c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8014970:	f003 0302 	and.w	r3, r3, #2
 8014974:	2b00      	cmp	r3, #0
 8014976:	d111      	bne.n	801499c <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 8014978:	6a3b      	ldr	r3, [r7, #32]
 801497a:	8b5b      	ldrh	r3, [r3, #26]
 801497c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8014980:	2b00      	cmp	r3, #0
 8014982:	d115      	bne.n	80149b0 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 8014984:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8014988:	2b00      	cmp	r3, #0
 801498a:	d007      	beq.n	801499c <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 801498c:	6a3b      	ldr	r3, [r7, #32]
 801498e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
         (!first_seg ||
 8014990:	2b00      	cmp	r3, #0
 8014992:	d103      	bne.n	801499c <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 8014994:	6a3b      	ldr	r3, [r7, #32]
 8014996:	6f1b      	ldr	r3, [r3, #112]	; 0x70
          pcb->unsent != NULL ||
 8014998:	2b00      	cmp	r3, #0
 801499a:	d009      	beq.n	80149b0 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 801499c:	89bb      	ldrh	r3, [r7, #12]
 801499e:	f203 231b 	addw	r3, r3, #539	; 0x21b
 80149a2:	f023 0203 	bic.w	r2, r3, #3
 80149a6:	897b      	ldrh	r3, [r7, #10]
 80149a8:	4293      	cmp	r3, r2
 80149aa:	bf28      	it	cs
 80149ac:	4613      	movcs	r3, r2
 80149ae:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 80149b0:	8af9      	ldrh	r1, [r7, #22]
 80149b2:	7bfb      	ldrb	r3, [r7, #15]
 80149b4:	f44f 7220 	mov.w	r2, #640	; 0x280
 80149b8:	4618      	mov	r0, r3
 80149ba:	f7fb f857 	bl	800fa6c <pbuf_alloc>
 80149be:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80149c0:	693b      	ldr	r3, [r7, #16]
 80149c2:	2b00      	cmp	r3, #0
 80149c4:	d101      	bne.n	80149ca <tcp_pbuf_prealloc+0xa2>
    return NULL;
 80149c6:	2300      	movs	r3, #0
 80149c8:	e019      	b.n	80149fe <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 80149ca:	693b      	ldr	r3, [r7, #16]
 80149cc:	681b      	ldr	r3, [r3, #0]
 80149ce:	2b00      	cmp	r3, #0
 80149d0:	d006      	beq.n	80149e0 <tcp_pbuf_prealloc+0xb8>
 80149d2:	4b0d      	ldr	r3, [pc, #52]	; (8014a08 <tcp_pbuf_prealloc+0xe0>)
 80149d4:	f240 120b 	movw	r2, #267	; 0x10b
 80149d8:	490f      	ldr	r1, [pc, #60]	; (8014a18 <tcp_pbuf_prealloc+0xf0>)
 80149da:	480d      	ldr	r0, [pc, #52]	; (8014a10 <tcp_pbuf_prealloc+0xe8>)
 80149dc:	f006 f984 	bl	801ace8 <iprintf>
  *oversize = p->len - length;
 80149e0:	693b      	ldr	r3, [r7, #16]
 80149e2:	895a      	ldrh	r2, [r3, #10]
 80149e4:	89bb      	ldrh	r3, [r7, #12]
 80149e6:	1ad3      	subs	r3, r2, r3
 80149e8:	b29a      	uxth	r2, r3
 80149ea:	687b      	ldr	r3, [r7, #4]
 80149ec:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 80149ee:	693b      	ldr	r3, [r7, #16]
 80149f0:	89ba      	ldrh	r2, [r7, #12]
 80149f2:	811a      	strh	r2, [r3, #8]
 80149f4:	693b      	ldr	r3, [r7, #16]
 80149f6:	891a      	ldrh	r2, [r3, #8]
 80149f8:	693b      	ldr	r3, [r7, #16]
 80149fa:	815a      	strh	r2, [r3, #10]
  return p;
 80149fc:	693b      	ldr	r3, [r7, #16]
}
 80149fe:	4618      	mov	r0, r3
 8014a00:	3718      	adds	r7, #24
 8014a02:	46bd      	mov	sp, r7
 8014a04:	bd80      	pop	{r7, pc}
 8014a06:	bf00      	nop
 8014a08:	08021884 	.word	0x08021884
 8014a0c:	0802193c 	.word	0x0802193c
 8014a10:	080218d8 	.word	0x080218d8
 8014a14:	08021960 	.word	0x08021960
 8014a18:	08021980 	.word	0x08021980

08014a1c <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8014a1c:	b580      	push	{r7, lr}
 8014a1e:	b082      	sub	sp, #8
 8014a20:	af00      	add	r7, sp, #0
 8014a22:	6078      	str	r0, [r7, #4]
 8014a24:	460b      	mov	r3, r1
 8014a26:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 8014a28:	687b      	ldr	r3, [r7, #4]
 8014a2a:	2b00      	cmp	r3, #0
 8014a2c:	d106      	bne.n	8014a3c <tcp_write_checks+0x20>
 8014a2e:	4b33      	ldr	r3, [pc, #204]	; (8014afc <tcp_write_checks+0xe0>)
 8014a30:	f240 1233 	movw	r2, #307	; 0x133
 8014a34:	4932      	ldr	r1, [pc, #200]	; (8014b00 <tcp_write_checks+0xe4>)
 8014a36:	4833      	ldr	r0, [pc, #204]	; (8014b04 <tcp_write_checks+0xe8>)
 8014a38:	f006 f956 	bl	801ace8 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8014a3c:	687b      	ldr	r3, [r7, #4]
 8014a3e:	7d1b      	ldrb	r3, [r3, #20]
 8014a40:	2b04      	cmp	r3, #4
 8014a42:	d00e      	beq.n	8014a62 <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 8014a44:	687b      	ldr	r3, [r7, #4]
 8014a46:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 8014a48:	2b07      	cmp	r3, #7
 8014a4a:	d00a      	beq.n	8014a62 <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 8014a4c:	687b      	ldr	r3, [r7, #4]
 8014a4e:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 8014a50:	2b02      	cmp	r3, #2
 8014a52:	d006      	beq.n	8014a62 <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 8014a54:	687b      	ldr	r3, [r7, #4]
 8014a56:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 8014a58:	2b03      	cmp	r3, #3
 8014a5a:	d002      	beq.n	8014a62 <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 8014a5c:	f06f 030a 	mvn.w	r3, #10
 8014a60:	e048      	b.n	8014af4 <tcp_write_checks+0xd8>
  } else if (len == 0) {
 8014a62:	887b      	ldrh	r3, [r7, #2]
 8014a64:	2b00      	cmp	r3, #0
 8014a66:	d101      	bne.n	8014a6c <tcp_write_checks+0x50>
    return ERR_OK;
 8014a68:	2300      	movs	r3, #0
 8014a6a:	e043      	b.n	8014af4 <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 8014a6c:	687b      	ldr	r3, [r7, #4]
 8014a6e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8014a72:	887a      	ldrh	r2, [r7, #2]
 8014a74:	429a      	cmp	r2, r3
 8014a76:	d909      	bls.n	8014a8c <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8014a78:	687b      	ldr	r3, [r7, #4]
 8014a7a:	8b5b      	ldrh	r3, [r3, #26]
 8014a7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014a80:	b29a      	uxth	r2, r3
 8014a82:	687b      	ldr	r3, [r7, #4]
 8014a84:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8014a86:	f04f 33ff 	mov.w	r3, #4294967295
 8014a8a:	e033      	b.n	8014af4 <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 8014a8c:	687b      	ldr	r3, [r7, #4]
 8014a8e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014a92:	2b08      	cmp	r3, #8
 8014a94:	d909      	bls.n	8014aaa <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8014a96:	687b      	ldr	r3, [r7, #4]
 8014a98:	8b5b      	ldrh	r3, [r3, #26]
 8014a9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014a9e:	b29a      	uxth	r2, r3
 8014aa0:	687b      	ldr	r3, [r7, #4]
 8014aa2:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8014aa4:	f04f 33ff 	mov.w	r3, #4294967295
 8014aa8:	e024      	b.n	8014af4 <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 8014aaa:	687b      	ldr	r3, [r7, #4]
 8014aac:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014ab0:	2b00      	cmp	r3, #0
 8014ab2:	d00f      	beq.n	8014ad4 <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 8014ab4:	687b      	ldr	r3, [r7, #4]
 8014ab6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014ab8:	2b00      	cmp	r3, #0
 8014aba:	d11a      	bne.n	8014af2 <tcp_write_checks+0xd6>
 8014abc:	687b      	ldr	r3, [r7, #4]
 8014abe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014ac0:	2b00      	cmp	r3, #0
 8014ac2:	d116      	bne.n	8014af2 <tcp_write_checks+0xd6>
 8014ac4:	4b0d      	ldr	r3, [pc, #52]	; (8014afc <tcp_write_checks+0xe0>)
 8014ac6:	f44f 72ab 	mov.w	r2, #342	; 0x156
 8014aca:	490f      	ldr	r1, [pc, #60]	; (8014b08 <tcp_write_checks+0xec>)
 8014acc:	480d      	ldr	r0, [pc, #52]	; (8014b04 <tcp_write_checks+0xe8>)
 8014ace:	f006 f90b 	bl	801ace8 <iprintf>
 8014ad2:	e00e      	b.n	8014af2 <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 8014ad4:	687b      	ldr	r3, [r7, #4]
 8014ad6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014ad8:	2b00      	cmp	r3, #0
 8014ada:	d103      	bne.n	8014ae4 <tcp_write_checks+0xc8>
 8014adc:	687b      	ldr	r3, [r7, #4]
 8014ade:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014ae0:	2b00      	cmp	r3, #0
 8014ae2:	d006      	beq.n	8014af2 <tcp_write_checks+0xd6>
 8014ae4:	4b05      	ldr	r3, [pc, #20]	; (8014afc <tcp_write_checks+0xe0>)
 8014ae6:	f240 1259 	movw	r2, #345	; 0x159
 8014aea:	4908      	ldr	r1, [pc, #32]	; (8014b0c <tcp_write_checks+0xf0>)
 8014aec:	4805      	ldr	r0, [pc, #20]	; (8014b04 <tcp_write_checks+0xe8>)
 8014aee:	f006 f8fb 	bl	801ace8 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8014af2:	2300      	movs	r3, #0
}
 8014af4:	4618      	mov	r0, r3
 8014af6:	3708      	adds	r7, #8
 8014af8:	46bd      	mov	sp, r7
 8014afa:	bd80      	pop	{r7, pc}
 8014afc:	08021884 	.word	0x08021884
 8014b00:	08021994 	.word	0x08021994
 8014b04:	080218d8 	.word	0x080218d8
 8014b08:	080219b4 	.word	0x080219b4
 8014b0c:	080219f0 	.word	0x080219f0

08014b10 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8014b10:	b590      	push	{r4, r7, lr}
 8014b12:	b09b      	sub	sp, #108	; 0x6c
 8014b14:	af04      	add	r7, sp, #16
 8014b16:	60f8      	str	r0, [r7, #12]
 8014b18:	60b9      	str	r1, [r7, #8]
 8014b1a:	4611      	mov	r1, r2
 8014b1c:	461a      	mov	r2, r3
 8014b1e:	460b      	mov	r3, r1
 8014b20:	80fb      	strh	r3, [r7, #6]
 8014b22:	4613      	mov	r3, r2
 8014b24:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 8014b26:	2300      	movs	r3, #0
 8014b28:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 8014b2a:	2300      	movs	r3, #0
 8014b2c:	653b      	str	r3, [r7, #80]	; 0x50
 8014b2e:	2300      	movs	r3, #0
 8014b30:	64fb      	str	r3, [r7, #76]	; 0x4c
 8014b32:	2300      	movs	r3, #0
 8014b34:	64bb      	str	r3, [r7, #72]	; 0x48
 8014b36:	2300      	movs	r3, #0
 8014b38:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 8014b3a:	2300      	movs	r3, #0
 8014b3c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 8014b40:	2300      	movs	r3, #0
 8014b42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 8014b46:	2300      	movs	r3, #0
 8014b48:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 8014b4a:	2300      	movs	r3, #0
 8014b4c:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 8014b4e:	2300      	movs	r3, #0
 8014b50:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 8014b52:	68fb      	ldr	r3, [r7, #12]
 8014b54:	2b00      	cmp	r3, #0
 8014b56:	d109      	bne.n	8014b6c <tcp_write+0x5c>
 8014b58:	4ba5      	ldr	r3, [pc, #660]	; (8014df0 <tcp_write+0x2e0>)
 8014b5a:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 8014b5e:	49a5      	ldr	r1, [pc, #660]	; (8014df4 <tcp_write+0x2e4>)
 8014b60:	48a5      	ldr	r0, [pc, #660]	; (8014df8 <tcp_write+0x2e8>)
 8014b62:	f006 f8c1 	bl	801ace8 <iprintf>
 8014b66:	f06f 030f 	mvn.w	r3, #15
 8014b6a:	e32c      	b.n	80151c6 <tcp_write+0x6b6>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 8014b6c:	68fb      	ldr	r3, [r7, #12]
 8014b6e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8014b72:	085b      	lsrs	r3, r3, #1
 8014b74:	b29a      	uxth	r2, r3
 8014b76:	68fb      	ldr	r3, [r7, #12]
 8014b78:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014b7a:	4293      	cmp	r3, r2
 8014b7c:	bf28      	it	cs
 8014b7e:	4613      	movcs	r3, r2
 8014b80:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 8014b82:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8014b84:	2b00      	cmp	r3, #0
 8014b86:	d102      	bne.n	8014b8e <tcp_write+0x7e>
 8014b88:	68fb      	ldr	r3, [r7, #12]
 8014b8a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014b8c:	e000      	b.n	8014b90 <tcp_write+0x80>
 8014b8e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8014b90:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 8014b92:	68bb      	ldr	r3, [r7, #8]
 8014b94:	2b00      	cmp	r3, #0
 8014b96:	d109      	bne.n	8014bac <tcp_write+0x9c>
 8014b98:	4b95      	ldr	r3, [pc, #596]	; (8014df0 <tcp_write+0x2e0>)
 8014b9a:	f44f 72d7 	mov.w	r2, #430	; 0x1ae
 8014b9e:	4997      	ldr	r1, [pc, #604]	; (8014dfc <tcp_write+0x2ec>)
 8014ba0:	4895      	ldr	r0, [pc, #596]	; (8014df8 <tcp_write+0x2e8>)
 8014ba2:	f006 f8a1 	bl	801ace8 <iprintf>
 8014ba6:	f06f 030f 	mvn.w	r3, #15
 8014baa:	e30c      	b.n	80151c6 <tcp_write+0x6b6>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 8014bac:	88fb      	ldrh	r3, [r7, #6]
 8014bae:	4619      	mov	r1, r3
 8014bb0:	68f8      	ldr	r0, [r7, #12]
 8014bb2:	f7ff ff33 	bl	8014a1c <tcp_write_checks>
 8014bb6:	4603      	mov	r3, r0
 8014bb8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 8014bbc:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8014bc0:	2b00      	cmp	r3, #0
 8014bc2:	d002      	beq.n	8014bca <tcp_write+0xba>
    return err;
 8014bc4:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8014bc8:	e2fd      	b.n	80151c6 <tcp_write+0x6b6>
  }
  queuelen = pcb->snd_queuelen;
 8014bca:	68fb      	ldr	r3, [r7, #12]
 8014bcc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014bd0:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8014bd4:	2300      	movs	r3, #0
 8014bd6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 8014bda:	68fb      	ldr	r3, [r7, #12]
 8014bdc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014bde:	2b00      	cmp	r3, #0
 8014be0:	f000 80f7 	beq.w	8014dd2 <tcp_write+0x2c2>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8014be4:	68fb      	ldr	r3, [r7, #12]
 8014be6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014be8:	653b      	str	r3, [r7, #80]	; 0x50
 8014bea:	e002      	b.n	8014bf2 <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 8014bec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014bee:	681b      	ldr	r3, [r3, #0]
 8014bf0:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8014bf2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014bf4:	681b      	ldr	r3, [r3, #0]
 8014bf6:	2b00      	cmp	r3, #0
 8014bf8:	d1f8      	bne.n	8014bec <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 8014bfa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014bfc:	7a9b      	ldrb	r3, [r3, #10]
 8014bfe:	009b      	lsls	r3, r3, #2
 8014c00:	b29b      	uxth	r3, r3
 8014c02:	f003 0304 	and.w	r3, r3, #4
 8014c06:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 8014c08:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8014c0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014c0c:	891b      	ldrh	r3, [r3, #8]
 8014c0e:	4619      	mov	r1, r3
 8014c10:	8c3b      	ldrh	r3, [r7, #32]
 8014c12:	440b      	add	r3, r1
 8014c14:	429a      	cmp	r2, r3
 8014c16:	da06      	bge.n	8014c26 <tcp_write+0x116>
 8014c18:	4b75      	ldr	r3, [pc, #468]	; (8014df0 <tcp_write+0x2e0>)
 8014c1a:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8014c1e:	4978      	ldr	r1, [pc, #480]	; (8014e00 <tcp_write+0x2f0>)
 8014c20:	4875      	ldr	r0, [pc, #468]	; (8014df8 <tcp_write+0x2e8>)
 8014c22:	f006 f861 	bl	801ace8 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 8014c26:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014c28:	891a      	ldrh	r2, [r3, #8]
 8014c2a:	8c3b      	ldrh	r3, [r7, #32]
 8014c2c:	4413      	add	r3, r2
 8014c2e:	b29b      	uxth	r3, r3
 8014c30:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8014c32:	1ad3      	subs	r3, r2, r3
 8014c34:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 8014c36:	68fb      	ldr	r3, [r7, #12]
 8014c38:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8014c3c:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 8014c3e:	8a7b      	ldrh	r3, [r7, #18]
 8014c40:	2b00      	cmp	r3, #0
 8014c42:	d027      	beq.n	8014c94 <tcp_write+0x184>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 8014c44:	8a7b      	ldrh	r3, [r7, #18]
 8014c46:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8014c48:	429a      	cmp	r2, r3
 8014c4a:	d206      	bcs.n	8014c5a <tcp_write+0x14a>
 8014c4c:	4b68      	ldr	r3, [pc, #416]	; (8014df0 <tcp_write+0x2e0>)
 8014c4e:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 8014c52:	496c      	ldr	r1, [pc, #432]	; (8014e04 <tcp_write+0x2f4>)
 8014c54:	4868      	ldr	r0, [pc, #416]	; (8014df8 <tcp_write+0x2e8>)
 8014c56:	f006 f847 	bl	801ace8 <iprintf>
      seg = last_unsent;
 8014c5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014c5c:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 8014c5e:	8a7b      	ldrh	r3, [r7, #18]
 8014c60:	88fa      	ldrh	r2, [r7, #6]
 8014c62:	429a      	cmp	r2, r3
 8014c64:	d901      	bls.n	8014c6a <tcp_write+0x15a>
 8014c66:	8a7b      	ldrh	r3, [r7, #18]
 8014c68:	e000      	b.n	8014c6c <tcp_write+0x15c>
 8014c6a:	88fb      	ldrh	r3, [r7, #6]
 8014c6c:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8014c6e:	4293      	cmp	r3, r2
 8014c70:	bfa8      	it	ge
 8014c72:	4613      	movge	r3, r2
 8014c74:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 8014c76:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014c7a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8014c7c:	4413      	add	r3, r2
 8014c7e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 8014c82:	8a7a      	ldrh	r2, [r7, #18]
 8014c84:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8014c86:	1ad3      	subs	r3, r2, r3
 8014c88:	b29b      	uxth	r3, r3
 8014c8a:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 8014c8c:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8014c8e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8014c90:	1ad3      	subs	r3, r2, r3
 8014c92:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 8014c94:	8a7b      	ldrh	r3, [r7, #18]
 8014c96:	2b00      	cmp	r3, #0
 8014c98:	d00b      	beq.n	8014cb2 <tcp_write+0x1a2>
 8014c9a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014c9e:	88fb      	ldrh	r3, [r7, #6]
 8014ca0:	429a      	cmp	r2, r3
 8014ca2:	d006      	beq.n	8014cb2 <tcp_write+0x1a2>
 8014ca4:	4b52      	ldr	r3, [pc, #328]	; (8014df0 <tcp_write+0x2e0>)
 8014ca6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8014caa:	4957      	ldr	r1, [pc, #348]	; (8014e08 <tcp_write+0x2f8>)
 8014cac:	4852      	ldr	r0, [pc, #328]	; (8014df8 <tcp_write+0x2e8>)
 8014cae:	f006 f81b 	bl	801ace8 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8014cb2:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014cb6:	88fb      	ldrh	r3, [r7, #6]
 8014cb8:	429a      	cmp	r2, r3
 8014cba:	f080 8168 	bcs.w	8014f8e <tcp_write+0x47e>
 8014cbe:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014cc0:	2b00      	cmp	r3, #0
 8014cc2:	f000 8164 	beq.w	8014f8e <tcp_write+0x47e>
 8014cc6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014cc8:	891b      	ldrh	r3, [r3, #8]
 8014cca:	2b00      	cmp	r3, #0
 8014ccc:	f000 815f 	beq.w	8014f8e <tcp_write+0x47e>
      u16_t seglen = LWIP_MIN(space, len - pos);
 8014cd0:	88fa      	ldrh	r2, [r7, #6]
 8014cd2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014cd6:	1ad2      	subs	r2, r2, r3
 8014cd8:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014cda:	4293      	cmp	r3, r2
 8014cdc:	bfa8      	it	ge
 8014cde:	4613      	movge	r3, r2
 8014ce0:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8014ce2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014ce4:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8014ce6:	797b      	ldrb	r3, [r7, #5]
 8014ce8:	f003 0301 	and.w	r3, r3, #1
 8014cec:	2b00      	cmp	r3, #0
 8014cee:	d027      	beq.n	8014d40 <tcp_write+0x230>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8014cf0:	f107 0012 	add.w	r0, r7, #18
 8014cf4:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8014cf6:	8bf9      	ldrh	r1, [r7, #30]
 8014cf8:	2301      	movs	r3, #1
 8014cfa:	9302      	str	r3, [sp, #8]
 8014cfc:	797b      	ldrb	r3, [r7, #5]
 8014cfe:	9301      	str	r3, [sp, #4]
 8014d00:	68fb      	ldr	r3, [r7, #12]
 8014d02:	9300      	str	r3, [sp, #0]
 8014d04:	4603      	mov	r3, r0
 8014d06:	2000      	movs	r0, #0
 8014d08:	f7ff fe0e 	bl	8014928 <tcp_pbuf_prealloc>
 8014d0c:	6578      	str	r0, [r7, #84]	; 0x54
 8014d0e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014d10:	2b00      	cmp	r3, #0
 8014d12:	f000 8226 	beq.w	8015162 <tcp_write+0x652>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8014d16:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014d18:	6858      	ldr	r0, [r3, #4]
 8014d1a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014d1e:	68ba      	ldr	r2, [r7, #8]
 8014d20:	4413      	add	r3, r2
 8014d22:	8bfa      	ldrh	r2, [r7, #30]
 8014d24:	4619      	mov	r1, r3
 8014d26:	f005 f8f6 	bl	8019f16 <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 8014d2a:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8014d2c:	f7fb fa0c 	bl	8010148 <pbuf_clen>
 8014d30:	4603      	mov	r3, r0
 8014d32:	461a      	mov	r2, r3
 8014d34:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8014d38:	4413      	add	r3, r2
 8014d3a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8014d3e:	e041      	b.n	8014dc4 <tcp_write+0x2b4>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 8014d40:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014d42:	685b      	ldr	r3, [r3, #4]
 8014d44:	637b      	str	r3, [r7, #52]	; 0x34
 8014d46:	e002      	b.n	8014d4e <tcp_write+0x23e>
 8014d48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014d4a:	681b      	ldr	r3, [r3, #0]
 8014d4c:	637b      	str	r3, [r7, #52]	; 0x34
 8014d4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014d50:	681b      	ldr	r3, [r3, #0]
 8014d52:	2b00      	cmp	r3, #0
 8014d54:	d1f8      	bne.n	8014d48 <tcp_write+0x238>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8014d56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014d58:	7b1b      	ldrb	r3, [r3, #12]
 8014d5a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8014d5e:	2b00      	cmp	r3, #0
 8014d60:	d115      	bne.n	8014d8e <tcp_write+0x27e>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 8014d62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014d64:	685b      	ldr	r3, [r3, #4]
 8014d66:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014d68:	8952      	ldrh	r2, [r2, #10]
 8014d6a:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8014d6c:	68ba      	ldr	r2, [r7, #8]
 8014d6e:	429a      	cmp	r2, r3
 8014d70:	d10d      	bne.n	8014d8e <tcp_write+0x27e>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 8014d72:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014d76:	2b00      	cmp	r3, #0
 8014d78:	d006      	beq.n	8014d88 <tcp_write+0x278>
 8014d7a:	4b1d      	ldr	r3, [pc, #116]	; (8014df0 <tcp_write+0x2e0>)
 8014d7c:	f240 2231 	movw	r2, #561	; 0x231
 8014d80:	4922      	ldr	r1, [pc, #136]	; (8014e0c <tcp_write+0x2fc>)
 8014d82:	481d      	ldr	r0, [pc, #116]	; (8014df8 <tcp_write+0x2e8>)
 8014d84:	f005 ffb0 	bl	801ace8 <iprintf>
          extendlen = seglen;
 8014d88:	8bfb      	ldrh	r3, [r7, #30]
 8014d8a:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8014d8c:	e01a      	b.n	8014dc4 <tcp_write+0x2b4>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 8014d8e:	8bfb      	ldrh	r3, [r7, #30]
 8014d90:	2201      	movs	r2, #1
 8014d92:	4619      	mov	r1, r3
 8014d94:	2000      	movs	r0, #0
 8014d96:	f7fa fe69 	bl	800fa6c <pbuf_alloc>
 8014d9a:	6578      	str	r0, [r7, #84]	; 0x54
 8014d9c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014d9e:	2b00      	cmp	r3, #0
 8014da0:	f000 81e1 	beq.w	8015166 <tcp_write+0x656>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 8014da4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014da8:	68ba      	ldr	r2, [r7, #8]
 8014daa:	441a      	add	r2, r3
 8014dac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014dae:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 8014db0:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8014db2:	f7fb f9c9 	bl	8010148 <pbuf_clen>
 8014db6:	4603      	mov	r3, r0
 8014db8:	461a      	mov	r2, r3
 8014dba:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8014dbe:	4413      	add	r3, r2
 8014dc0:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 8014dc4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014dc8:	8bfb      	ldrh	r3, [r7, #30]
 8014dca:	4413      	add	r3, r2
 8014dcc:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8014dd0:	e0dd      	b.n	8014f8e <tcp_write+0x47e>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8014dd2:	68fb      	ldr	r3, [r7, #12]
 8014dd4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8014dd8:	2b00      	cmp	r3, #0
 8014dda:	f000 80d8 	beq.w	8014f8e <tcp_write+0x47e>
 8014dde:	4b04      	ldr	r3, [pc, #16]	; (8014df0 <tcp_write+0x2e0>)
 8014de0:	f240 224b 	movw	r2, #587	; 0x24b
 8014de4:	490a      	ldr	r1, [pc, #40]	; (8014e10 <tcp_write+0x300>)
 8014de6:	4804      	ldr	r0, [pc, #16]	; (8014df8 <tcp_write+0x2e8>)
 8014de8:	f005 ff7e 	bl	801ace8 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 8014dec:	e0cf      	b.n	8014f8e <tcp_write+0x47e>
 8014dee:	bf00      	nop
 8014df0:	08021884 	.word	0x08021884
 8014df4:	08021a24 	.word	0x08021a24
 8014df8:	080218d8 	.word	0x080218d8
 8014dfc:	08021a3c 	.word	0x08021a3c
 8014e00:	08021a70 	.word	0x08021a70
 8014e04:	08021a88 	.word	0x08021a88
 8014e08:	08021aa8 	.word	0x08021aa8
 8014e0c:	08021ac8 	.word	0x08021ac8
 8014e10:	08021af4 	.word	0x08021af4
    struct pbuf *p;
    u16_t left = len - pos;
 8014e14:	88fa      	ldrh	r2, [r7, #6]
 8014e16:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014e1a:	1ad3      	subs	r3, r2, r3
 8014e1c:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 8014e1e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8014e22:	b29b      	uxth	r3, r3
 8014e24:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8014e26:	1ad3      	subs	r3, r2, r3
 8014e28:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 8014e2a:	8b7a      	ldrh	r2, [r7, #26]
 8014e2c:	8bbb      	ldrh	r3, [r7, #28]
 8014e2e:	4293      	cmp	r3, r2
 8014e30:	bf28      	it	cs
 8014e32:	4613      	movcs	r3, r2
 8014e34:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 8014e36:	797b      	ldrb	r3, [r7, #5]
 8014e38:	f003 0301 	and.w	r3, r3, #1
 8014e3c:	2b00      	cmp	r3, #0
 8014e3e:	d036      	beq.n	8014eae <tcp_write+0x39e>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8014e40:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8014e44:	b29a      	uxth	r2, r3
 8014e46:	8b3b      	ldrh	r3, [r7, #24]
 8014e48:	4413      	add	r3, r2
 8014e4a:	b299      	uxth	r1, r3
 8014e4c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014e4e:	2b00      	cmp	r3, #0
 8014e50:	bf0c      	ite	eq
 8014e52:	2301      	moveq	r3, #1
 8014e54:	2300      	movne	r3, #0
 8014e56:	b2db      	uxtb	r3, r3
 8014e58:	f107 0012 	add.w	r0, r7, #18
 8014e5c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8014e5e:	9302      	str	r3, [sp, #8]
 8014e60:	797b      	ldrb	r3, [r7, #5]
 8014e62:	9301      	str	r3, [sp, #4]
 8014e64:	68fb      	ldr	r3, [r7, #12]
 8014e66:	9300      	str	r3, [sp, #0]
 8014e68:	4603      	mov	r3, r0
 8014e6a:	2036      	movs	r0, #54	; 0x36
 8014e6c:	f7ff fd5c 	bl	8014928 <tcp_pbuf_prealloc>
 8014e70:	6338      	str	r0, [r7, #48]	; 0x30
 8014e72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014e74:	2b00      	cmp	r3, #0
 8014e76:	f000 8178 	beq.w	801516a <tcp_write+0x65a>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 8014e7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014e7c:	895b      	ldrh	r3, [r3, #10]
 8014e7e:	8b3a      	ldrh	r2, [r7, #24]
 8014e80:	429a      	cmp	r2, r3
 8014e82:	d906      	bls.n	8014e92 <tcp_write+0x382>
 8014e84:	4b8c      	ldr	r3, [pc, #560]	; (80150b8 <tcp_write+0x5a8>)
 8014e86:	f240 2267 	movw	r2, #615	; 0x267
 8014e8a:	498c      	ldr	r1, [pc, #560]	; (80150bc <tcp_write+0x5ac>)
 8014e8c:	488c      	ldr	r0, [pc, #560]	; (80150c0 <tcp_write+0x5b0>)
 8014e8e:	f005 ff2b 	bl	801ace8 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 8014e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014e94:	685a      	ldr	r2, [r3, #4]
 8014e96:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8014e9a:	18d0      	adds	r0, r2, r3
 8014e9c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014ea0:	68ba      	ldr	r2, [r7, #8]
 8014ea2:	4413      	add	r3, r2
 8014ea4:	8b3a      	ldrh	r2, [r7, #24]
 8014ea6:	4619      	mov	r1, r3
 8014ea8:	f005 f835 	bl	8019f16 <memcpy>
 8014eac:	e02f      	b.n	8014f0e <tcp_write+0x3fe>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 8014eae:	8a7b      	ldrh	r3, [r7, #18]
 8014eb0:	2b00      	cmp	r3, #0
 8014eb2:	d006      	beq.n	8014ec2 <tcp_write+0x3b2>
 8014eb4:	4b80      	ldr	r3, [pc, #512]	; (80150b8 <tcp_write+0x5a8>)
 8014eb6:	f240 2271 	movw	r2, #625	; 0x271
 8014eba:	4982      	ldr	r1, [pc, #520]	; (80150c4 <tcp_write+0x5b4>)
 8014ebc:	4880      	ldr	r0, [pc, #512]	; (80150c0 <tcp_write+0x5b0>)
 8014ebe:	f005 ff13 	bl	801ace8 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 8014ec2:	8b3b      	ldrh	r3, [r7, #24]
 8014ec4:	2201      	movs	r2, #1
 8014ec6:	4619      	mov	r1, r3
 8014ec8:	2036      	movs	r0, #54	; 0x36
 8014eca:	f7fa fdcf 	bl	800fa6c <pbuf_alloc>
 8014ece:	6178      	str	r0, [r7, #20]
 8014ed0:	697b      	ldr	r3, [r7, #20]
 8014ed2:	2b00      	cmp	r3, #0
 8014ed4:	f000 814b 	beq.w	801516e <tcp_write+0x65e>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 8014ed8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014edc:	68ba      	ldr	r2, [r7, #8]
 8014ede:	441a      	add	r2, r3
 8014ee0:	697b      	ldr	r3, [r7, #20]
 8014ee2:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8014ee4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8014ee8:	b29b      	uxth	r3, r3
 8014eea:	f44f 7220 	mov.w	r2, #640	; 0x280
 8014eee:	4619      	mov	r1, r3
 8014ef0:	2036      	movs	r0, #54	; 0x36
 8014ef2:	f7fa fdbb 	bl	800fa6c <pbuf_alloc>
 8014ef6:	6338      	str	r0, [r7, #48]	; 0x30
 8014ef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014efa:	2b00      	cmp	r3, #0
 8014efc:	d103      	bne.n	8014f06 <tcp_write+0x3f6>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 8014efe:	6978      	ldr	r0, [r7, #20]
 8014f00:	f7fb f894 	bl	801002c <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 8014f04:	e136      	b.n	8015174 <tcp_write+0x664>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 8014f06:	6979      	ldr	r1, [r7, #20]
 8014f08:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014f0a:	f7fb f95d 	bl	80101c8 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 8014f0e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014f10:	f7fb f91a 	bl	8010148 <pbuf_clen>
 8014f14:	4603      	mov	r3, r0
 8014f16:	461a      	mov	r2, r3
 8014f18:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8014f1c:	4413      	add	r3, r2
 8014f1e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 8014f22:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8014f26:	2b09      	cmp	r3, #9
 8014f28:	d903      	bls.n	8014f32 <tcp_write+0x422>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8014f2a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014f2c:	f7fb f87e 	bl	801002c <pbuf_free>
      goto memerr;
 8014f30:	e120      	b.n	8015174 <tcp_write+0x664>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 8014f32:	68fb      	ldr	r3, [r7, #12]
 8014f34:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8014f36:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014f3a:	441a      	add	r2, r3
 8014f3c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014f40:	9300      	str	r3, [sp, #0]
 8014f42:	4613      	mov	r3, r2
 8014f44:	2200      	movs	r2, #0
 8014f46:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8014f48:	68f8      	ldr	r0, [r7, #12]
 8014f4a:	f7ff fc4f 	bl	80147ec <tcp_create_segment>
 8014f4e:	64f8      	str	r0, [r7, #76]	; 0x4c
 8014f50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014f52:	2b00      	cmp	r3, #0
 8014f54:	f000 810d 	beq.w	8015172 <tcp_write+0x662>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 8014f58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014f5a:	2b00      	cmp	r3, #0
 8014f5c:	d102      	bne.n	8014f64 <tcp_write+0x454>
      queue = seg;
 8014f5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014f60:	647b      	str	r3, [r7, #68]	; 0x44
 8014f62:	e00c      	b.n	8014f7e <tcp_write+0x46e>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 8014f64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014f66:	2b00      	cmp	r3, #0
 8014f68:	d106      	bne.n	8014f78 <tcp_write+0x468>
 8014f6a:	4b53      	ldr	r3, [pc, #332]	; (80150b8 <tcp_write+0x5a8>)
 8014f6c:	f240 22ab 	movw	r2, #683	; 0x2ab
 8014f70:	4955      	ldr	r1, [pc, #340]	; (80150c8 <tcp_write+0x5b8>)
 8014f72:	4853      	ldr	r0, [pc, #332]	; (80150c0 <tcp_write+0x5b0>)
 8014f74:	f005 feb8 	bl	801ace8 <iprintf>
      prev_seg->next = seg;
 8014f78:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014f7a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8014f7c:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 8014f7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014f80:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 8014f82:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014f86:	8b3b      	ldrh	r3, [r7, #24]
 8014f88:	4413      	add	r3, r2
 8014f8a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 8014f8e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014f92:	88fb      	ldrh	r3, [r7, #6]
 8014f94:	429a      	cmp	r2, r3
 8014f96:	f4ff af3d 	bcc.w	8014e14 <tcp_write+0x304>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 8014f9a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8014f9c:	2b00      	cmp	r3, #0
 8014f9e:	d02c      	beq.n	8014ffa <tcp_write+0x4ea>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 8014fa0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014fa2:	685b      	ldr	r3, [r3, #4]
 8014fa4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8014fa6:	e01e      	b.n	8014fe6 <tcp_write+0x4d6>
      p->tot_len += oversize_used;
 8014fa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014faa:	891a      	ldrh	r2, [r3, #8]
 8014fac:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8014fae:	4413      	add	r3, r2
 8014fb0:	b29a      	uxth	r2, r3
 8014fb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014fb4:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8014fb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014fb8:	681b      	ldr	r3, [r3, #0]
 8014fba:	2b00      	cmp	r3, #0
 8014fbc:	d110      	bne.n	8014fe0 <tcp_write+0x4d0>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 8014fbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014fc0:	685b      	ldr	r3, [r3, #4]
 8014fc2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8014fc4:	8952      	ldrh	r2, [r2, #10]
 8014fc6:	4413      	add	r3, r2
 8014fc8:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8014fca:	68b9      	ldr	r1, [r7, #8]
 8014fcc:	4618      	mov	r0, r3
 8014fce:	f004 ffa2 	bl	8019f16 <memcpy>
        p->len += oversize_used;
 8014fd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014fd4:	895a      	ldrh	r2, [r3, #10]
 8014fd6:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8014fd8:	4413      	add	r3, r2
 8014fda:	b29a      	uxth	r2, r3
 8014fdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014fde:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 8014fe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014fe2:	681b      	ldr	r3, [r3, #0]
 8014fe4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8014fe6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014fe8:	2b00      	cmp	r3, #0
 8014fea:	d1dd      	bne.n	8014fa8 <tcp_write+0x498>
      }
    }
    last_unsent->len += oversize_used;
 8014fec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014fee:	891a      	ldrh	r2, [r3, #8]
 8014ff0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8014ff2:	4413      	add	r3, r2
 8014ff4:	b29a      	uxth	r2, r3
 8014ff6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014ff8:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 8014ffa:	8a7a      	ldrh	r2, [r7, #18]
 8014ffc:	68fb      	ldr	r3, [r7, #12]
 8014ffe:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 8015002:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015004:	2b00      	cmp	r3, #0
 8015006:	d018      	beq.n	801503a <tcp_write+0x52a>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8015008:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801500a:	2b00      	cmp	r3, #0
 801500c:	d106      	bne.n	801501c <tcp_write+0x50c>
 801500e:	4b2a      	ldr	r3, [pc, #168]	; (80150b8 <tcp_write+0x5a8>)
 8015010:	f240 22e1 	movw	r2, #737	; 0x2e1
 8015014:	492d      	ldr	r1, [pc, #180]	; (80150cc <tcp_write+0x5bc>)
 8015016:	482a      	ldr	r0, [pc, #168]	; (80150c0 <tcp_write+0x5b0>)
 8015018:	f005 fe66 	bl	801ace8 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 801501c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801501e:	685b      	ldr	r3, [r3, #4]
 8015020:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8015022:	4618      	mov	r0, r3
 8015024:	f7fb f8d0 	bl	80101c8 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8015028:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801502a:	891a      	ldrh	r2, [r3, #8]
 801502c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801502e:	891b      	ldrh	r3, [r3, #8]
 8015030:	4413      	add	r3, r2
 8015032:	b29a      	uxth	r2, r3
 8015034:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015036:	811a      	strh	r2, [r3, #8]
 8015038:	e037      	b.n	80150aa <tcp_write+0x59a>
  } else if (extendlen > 0) {
 801503a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801503c:	2b00      	cmp	r3, #0
 801503e:	d034      	beq.n	80150aa <tcp_write+0x59a>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 8015040:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015042:	2b00      	cmp	r3, #0
 8015044:	d003      	beq.n	801504e <tcp_write+0x53e>
 8015046:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015048:	685b      	ldr	r3, [r3, #4]
 801504a:	2b00      	cmp	r3, #0
 801504c:	d106      	bne.n	801505c <tcp_write+0x54c>
 801504e:	4b1a      	ldr	r3, [pc, #104]	; (80150b8 <tcp_write+0x5a8>)
 8015050:	f240 22e7 	movw	r2, #743	; 0x2e7
 8015054:	491e      	ldr	r1, [pc, #120]	; (80150d0 <tcp_write+0x5c0>)
 8015056:	481a      	ldr	r0, [pc, #104]	; (80150c0 <tcp_write+0x5b0>)
 8015058:	f005 fe46 	bl	801ace8 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801505c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801505e:	685b      	ldr	r3, [r3, #4]
 8015060:	62bb      	str	r3, [r7, #40]	; 0x28
 8015062:	e009      	b.n	8015078 <tcp_write+0x568>
      p->tot_len += extendlen;
 8015064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015066:	891a      	ldrh	r2, [r3, #8]
 8015068:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801506a:	4413      	add	r3, r2
 801506c:	b29a      	uxth	r2, r3
 801506e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015070:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8015072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015074:	681b      	ldr	r3, [r3, #0]
 8015076:	62bb      	str	r3, [r7, #40]	; 0x28
 8015078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801507a:	681b      	ldr	r3, [r3, #0]
 801507c:	2b00      	cmp	r3, #0
 801507e:	d1f1      	bne.n	8015064 <tcp_write+0x554>
    }
    p->tot_len += extendlen;
 8015080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015082:	891a      	ldrh	r2, [r3, #8]
 8015084:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8015086:	4413      	add	r3, r2
 8015088:	b29a      	uxth	r2, r3
 801508a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801508c:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 801508e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015090:	895a      	ldrh	r2, [r3, #10]
 8015092:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8015094:	4413      	add	r3, r2
 8015096:	b29a      	uxth	r2, r3
 8015098:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801509a:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 801509c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801509e:	891a      	ldrh	r2, [r3, #8]
 80150a0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80150a2:	4413      	add	r3, r2
 80150a4:	b29a      	uxth	r2, r3
 80150a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80150a8:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 80150aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80150ac:	2b00      	cmp	r3, #0
 80150ae:	d111      	bne.n	80150d4 <tcp_write+0x5c4>
    pcb->unsent = queue;
 80150b0:	68fb      	ldr	r3, [r7, #12]
 80150b2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80150b4:	66da      	str	r2, [r3, #108]	; 0x6c
 80150b6:	e010      	b.n	80150da <tcp_write+0x5ca>
 80150b8:	08021884 	.word	0x08021884
 80150bc:	08021b24 	.word	0x08021b24
 80150c0:	080218d8 	.word	0x080218d8
 80150c4:	08021b64 	.word	0x08021b64
 80150c8:	08021b74 	.word	0x08021b74
 80150cc:	08021b88 	.word	0x08021b88
 80150d0:	08021bc0 	.word	0x08021bc0
  } else {
    last_unsent->next = queue;
 80150d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80150d6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80150d8:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 80150da:	68fb      	ldr	r3, [r7, #12]
 80150dc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80150de:	88fb      	ldrh	r3, [r7, #6]
 80150e0:	441a      	add	r2, r3
 80150e2:	68fb      	ldr	r3, [r7, #12]
 80150e4:	65da      	str	r2, [r3, #92]	; 0x5c
  pcb->snd_buf -= len;
 80150e6:	68fb      	ldr	r3, [r7, #12]
 80150e8:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 80150ec:	88fb      	ldrh	r3, [r7, #6]
 80150ee:	1ad3      	subs	r3, r2, r3
 80150f0:	b29a      	uxth	r2, r3
 80150f2:	68fb      	ldr	r3, [r7, #12]
 80150f4:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  pcb->snd_queuelen = queuelen;
 80150f8:	68fb      	ldr	r3, [r7, #12]
 80150fa:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80150fe:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8015102:	68fb      	ldr	r3, [r7, #12]
 8015104:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015108:	2b00      	cmp	r3, #0
 801510a:	d00e      	beq.n	801512a <tcp_write+0x61a>
    LWIP_ASSERT("tcp_write: valid queue length",
 801510c:	68fb      	ldr	r3, [r7, #12]
 801510e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015110:	2b00      	cmp	r3, #0
 8015112:	d10a      	bne.n	801512a <tcp_write+0x61a>
 8015114:	68fb      	ldr	r3, [r7, #12]
 8015116:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015118:	2b00      	cmp	r3, #0
 801511a:	d106      	bne.n	801512a <tcp_write+0x61a>
 801511c:	4b2c      	ldr	r3, [pc, #176]	; (80151d0 <tcp_write+0x6c0>)
 801511e:	f240 3213 	movw	r2, #787	; 0x313
 8015122:	492c      	ldr	r1, [pc, #176]	; (80151d4 <tcp_write+0x6c4>)
 8015124:	482c      	ldr	r0, [pc, #176]	; (80151d8 <tcp_write+0x6c8>)
 8015126:	f005 fddf 	bl	801ace8 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 801512a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801512c:	2b00      	cmp	r3, #0
 801512e:	d016      	beq.n	801515e <tcp_write+0x64e>
 8015130:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015132:	68db      	ldr	r3, [r3, #12]
 8015134:	2b00      	cmp	r3, #0
 8015136:	d012      	beq.n	801515e <tcp_write+0x64e>
 8015138:	797b      	ldrb	r3, [r7, #5]
 801513a:	f003 0302 	and.w	r3, r3, #2
 801513e:	2b00      	cmp	r3, #0
 8015140:	d10d      	bne.n	801515e <tcp_write+0x64e>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 8015142:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015144:	68db      	ldr	r3, [r3, #12]
 8015146:	899b      	ldrh	r3, [r3, #12]
 8015148:	b29c      	uxth	r4, r3
 801514a:	2008      	movs	r0, #8
 801514c:	f7f9 fc3e 	bl	800e9cc <lwip_htons>
 8015150:	4603      	mov	r3, r0
 8015152:	461a      	mov	r2, r3
 8015154:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015156:	68db      	ldr	r3, [r3, #12]
 8015158:	4322      	orrs	r2, r4
 801515a:	b292      	uxth	r2, r2
 801515c:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 801515e:	2300      	movs	r3, #0
 8015160:	e031      	b.n	80151c6 <tcp_write+0x6b6>
          goto memerr;
 8015162:	bf00      	nop
 8015164:	e006      	b.n	8015174 <tcp_write+0x664>
            goto memerr;
 8015166:	bf00      	nop
 8015168:	e004      	b.n	8015174 <tcp_write+0x664>
        goto memerr;
 801516a:	bf00      	nop
 801516c:	e002      	b.n	8015174 <tcp_write+0x664>
        goto memerr;
 801516e:	bf00      	nop
 8015170:	e000      	b.n	8015174 <tcp_write+0x664>
      goto memerr;
 8015172:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015174:	68fb      	ldr	r3, [r7, #12]
 8015176:	8b5b      	ldrh	r3, [r3, #26]
 8015178:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801517c:	b29a      	uxth	r2, r3
 801517e:	68fb      	ldr	r3, [r7, #12]
 8015180:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 8015182:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015184:	2b00      	cmp	r3, #0
 8015186:	d002      	beq.n	801518e <tcp_write+0x67e>
    pbuf_free(concat_p);
 8015188:	6d78      	ldr	r0, [r7, #84]	; 0x54
 801518a:	f7fa ff4f 	bl	801002c <pbuf_free>
  }
  if (queue != NULL) {
 801518e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015190:	2b00      	cmp	r3, #0
 8015192:	d002      	beq.n	801519a <tcp_write+0x68a>
    tcp_segs_free(queue);
 8015194:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8015196:	f7fc fb71 	bl	801187c <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 801519a:	68fb      	ldr	r3, [r7, #12]
 801519c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80151a0:	2b00      	cmp	r3, #0
 80151a2:	d00e      	beq.n	80151c2 <tcp_write+0x6b2>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 80151a4:	68fb      	ldr	r3, [r7, #12]
 80151a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80151a8:	2b00      	cmp	r3, #0
 80151aa:	d10a      	bne.n	80151c2 <tcp_write+0x6b2>
 80151ac:	68fb      	ldr	r3, [r7, #12]
 80151ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80151b0:	2b00      	cmp	r3, #0
 80151b2:	d106      	bne.n	80151c2 <tcp_write+0x6b2>
 80151b4:	4b06      	ldr	r3, [pc, #24]	; (80151d0 <tcp_write+0x6c0>)
 80151b6:	f44f 724a 	mov.w	r2, #808	; 0x328
 80151ba:	4906      	ldr	r1, [pc, #24]	; (80151d4 <tcp_write+0x6c4>)
 80151bc:	4806      	ldr	r0, [pc, #24]	; (80151d8 <tcp_write+0x6c8>)
 80151be:	f005 fd93 	bl	801ace8 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 80151c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80151c6:	4618      	mov	r0, r3
 80151c8:	375c      	adds	r7, #92	; 0x5c
 80151ca:	46bd      	mov	sp, r7
 80151cc:	bd90      	pop	{r4, r7, pc}
 80151ce:	bf00      	nop
 80151d0:	08021884 	.word	0x08021884
 80151d4:	08021bf8 	.word	0x08021bf8
 80151d8:	080218d8 	.word	0x080218d8

080151dc <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 80151dc:	b590      	push	{r4, r7, lr}
 80151de:	b08b      	sub	sp, #44	; 0x2c
 80151e0:	af02      	add	r7, sp, #8
 80151e2:	6078      	str	r0, [r7, #4]
 80151e4:	460b      	mov	r3, r1
 80151e6:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 80151e8:	2300      	movs	r3, #0
 80151ea:	61fb      	str	r3, [r7, #28]
 80151ec:	2300      	movs	r3, #0
 80151ee:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 80151f0:	2300      	movs	r3, #0
 80151f2:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 80151f4:	687b      	ldr	r3, [r7, #4]
 80151f6:	2b00      	cmp	r3, #0
 80151f8:	d106      	bne.n	8015208 <tcp_split_unsent_seg+0x2c>
 80151fa:	4b95      	ldr	r3, [pc, #596]	; (8015450 <tcp_split_unsent_seg+0x274>)
 80151fc:	f240 324b 	movw	r2, #843	; 0x34b
 8015200:	4994      	ldr	r1, [pc, #592]	; (8015454 <tcp_split_unsent_seg+0x278>)
 8015202:	4895      	ldr	r0, [pc, #596]	; (8015458 <tcp_split_unsent_seg+0x27c>)
 8015204:	f005 fd70 	bl	801ace8 <iprintf>

  useg = pcb->unsent;
 8015208:	687b      	ldr	r3, [r7, #4]
 801520a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801520c:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 801520e:	697b      	ldr	r3, [r7, #20]
 8015210:	2b00      	cmp	r3, #0
 8015212:	d102      	bne.n	801521a <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8015214:	f04f 33ff 	mov.w	r3, #4294967295
 8015218:	e116      	b.n	8015448 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 801521a:	887b      	ldrh	r3, [r7, #2]
 801521c:	2b00      	cmp	r3, #0
 801521e:	d109      	bne.n	8015234 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8015220:	4b8b      	ldr	r3, [pc, #556]	; (8015450 <tcp_split_unsent_seg+0x274>)
 8015222:	f240 3253 	movw	r2, #851	; 0x353
 8015226:	498d      	ldr	r1, [pc, #564]	; (801545c <tcp_split_unsent_seg+0x280>)
 8015228:	488b      	ldr	r0, [pc, #556]	; (8015458 <tcp_split_unsent_seg+0x27c>)
 801522a:	f005 fd5d 	bl	801ace8 <iprintf>
    return ERR_VAL;
 801522e:	f06f 0305 	mvn.w	r3, #5
 8015232:	e109      	b.n	8015448 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8015234:	697b      	ldr	r3, [r7, #20]
 8015236:	891b      	ldrh	r3, [r3, #8]
 8015238:	887a      	ldrh	r2, [r7, #2]
 801523a:	429a      	cmp	r2, r3
 801523c:	d301      	bcc.n	8015242 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 801523e:	2300      	movs	r3, #0
 8015240:	e102      	b.n	8015448 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8015242:	687b      	ldr	r3, [r7, #4]
 8015244:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015246:	887a      	ldrh	r2, [r7, #2]
 8015248:	429a      	cmp	r2, r3
 801524a:	d906      	bls.n	801525a <tcp_split_unsent_seg+0x7e>
 801524c:	4b80      	ldr	r3, [pc, #512]	; (8015450 <tcp_split_unsent_seg+0x274>)
 801524e:	f240 325b 	movw	r2, #859	; 0x35b
 8015252:	4983      	ldr	r1, [pc, #524]	; (8015460 <tcp_split_unsent_seg+0x284>)
 8015254:	4880      	ldr	r0, [pc, #512]	; (8015458 <tcp_split_unsent_seg+0x27c>)
 8015256:	f005 fd47 	bl	801ace8 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801525a:	697b      	ldr	r3, [r7, #20]
 801525c:	891b      	ldrh	r3, [r3, #8]
 801525e:	2b00      	cmp	r3, #0
 8015260:	d106      	bne.n	8015270 <tcp_split_unsent_seg+0x94>
 8015262:	4b7b      	ldr	r3, [pc, #492]	; (8015450 <tcp_split_unsent_seg+0x274>)
 8015264:	f44f 7257 	mov.w	r2, #860	; 0x35c
 8015268:	497e      	ldr	r1, [pc, #504]	; (8015464 <tcp_split_unsent_seg+0x288>)
 801526a:	487b      	ldr	r0, [pc, #492]	; (8015458 <tcp_split_unsent_seg+0x27c>)
 801526c:	f005 fd3c 	bl	801ace8 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8015270:	697b      	ldr	r3, [r7, #20]
 8015272:	7a9b      	ldrb	r3, [r3, #10]
 8015274:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8015276:	7bfb      	ldrb	r3, [r7, #15]
 8015278:	009b      	lsls	r3, r3, #2
 801527a:	b2db      	uxtb	r3, r3
 801527c:	f003 0304 	and.w	r3, r3, #4
 8015280:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8015282:	697b      	ldr	r3, [r7, #20]
 8015284:	891a      	ldrh	r2, [r3, #8]
 8015286:	887b      	ldrh	r3, [r7, #2]
 8015288:	1ad3      	subs	r3, r2, r3
 801528a:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 801528c:	7bbb      	ldrb	r3, [r7, #14]
 801528e:	b29a      	uxth	r2, r3
 8015290:	89bb      	ldrh	r3, [r7, #12]
 8015292:	4413      	add	r3, r2
 8015294:	b29b      	uxth	r3, r3
 8015296:	f44f 7220 	mov.w	r2, #640	; 0x280
 801529a:	4619      	mov	r1, r3
 801529c:	2036      	movs	r0, #54	; 0x36
 801529e:	f7fa fbe5 	bl	800fa6c <pbuf_alloc>
 80152a2:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80152a4:	693b      	ldr	r3, [r7, #16]
 80152a6:	2b00      	cmp	r3, #0
 80152a8:	f000 80b7 	beq.w	801541a <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 80152ac:	697b      	ldr	r3, [r7, #20]
 80152ae:	685b      	ldr	r3, [r3, #4]
 80152b0:	891a      	ldrh	r2, [r3, #8]
 80152b2:	697b      	ldr	r3, [r7, #20]
 80152b4:	891b      	ldrh	r3, [r3, #8]
 80152b6:	1ad3      	subs	r3, r2, r3
 80152b8:	b29a      	uxth	r2, r3
 80152ba:	887b      	ldrh	r3, [r7, #2]
 80152bc:	4413      	add	r3, r2
 80152be:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 80152c0:	697b      	ldr	r3, [r7, #20]
 80152c2:	6858      	ldr	r0, [r3, #4]
 80152c4:	693b      	ldr	r3, [r7, #16]
 80152c6:	685a      	ldr	r2, [r3, #4]
 80152c8:	7bbb      	ldrb	r3, [r7, #14]
 80152ca:	18d1      	adds	r1, r2, r3
 80152cc:	897b      	ldrh	r3, [r7, #10]
 80152ce:	89ba      	ldrh	r2, [r7, #12]
 80152d0:	f7fb f8b2 	bl	8010438 <pbuf_copy_partial>
 80152d4:	4603      	mov	r3, r0
 80152d6:	461a      	mov	r2, r3
 80152d8:	89bb      	ldrh	r3, [r7, #12]
 80152da:	4293      	cmp	r3, r2
 80152dc:	f040 809f 	bne.w	801541e <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 80152e0:	697b      	ldr	r3, [r7, #20]
 80152e2:	68db      	ldr	r3, [r3, #12]
 80152e4:	899b      	ldrh	r3, [r3, #12]
 80152e6:	b29b      	uxth	r3, r3
 80152e8:	4618      	mov	r0, r3
 80152ea:	f7f9 fb6f 	bl	800e9cc <lwip_htons>
 80152ee:	4603      	mov	r3, r0
 80152f0:	b2db      	uxtb	r3, r3
 80152f2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80152f6:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 80152f8:	2300      	movs	r3, #0
 80152fa:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 80152fc:	7efb      	ldrb	r3, [r7, #27]
 80152fe:	f003 0308 	and.w	r3, r3, #8
 8015302:	2b00      	cmp	r3, #0
 8015304:	d007      	beq.n	8015316 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8015306:	7efb      	ldrb	r3, [r7, #27]
 8015308:	f023 0308 	bic.w	r3, r3, #8
 801530c:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 801530e:	7ebb      	ldrb	r3, [r7, #26]
 8015310:	f043 0308 	orr.w	r3, r3, #8
 8015314:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8015316:	7efb      	ldrb	r3, [r7, #27]
 8015318:	f003 0301 	and.w	r3, r3, #1
 801531c:	2b00      	cmp	r3, #0
 801531e:	d007      	beq.n	8015330 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8015320:	7efb      	ldrb	r3, [r7, #27]
 8015322:	f023 0301 	bic.w	r3, r3, #1
 8015326:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8015328:	7ebb      	ldrb	r3, [r7, #26]
 801532a:	f043 0301 	orr.w	r3, r3, #1
 801532e:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8015330:	697b      	ldr	r3, [r7, #20]
 8015332:	68db      	ldr	r3, [r3, #12]
 8015334:	685b      	ldr	r3, [r3, #4]
 8015336:	4618      	mov	r0, r3
 8015338:	f7f9 fb5d 	bl	800e9f6 <lwip_htonl>
 801533c:	4602      	mov	r2, r0
 801533e:	887b      	ldrh	r3, [r7, #2]
 8015340:	18d1      	adds	r1, r2, r3
 8015342:	7eba      	ldrb	r2, [r7, #26]
 8015344:	7bfb      	ldrb	r3, [r7, #15]
 8015346:	9300      	str	r3, [sp, #0]
 8015348:	460b      	mov	r3, r1
 801534a:	6939      	ldr	r1, [r7, #16]
 801534c:	6878      	ldr	r0, [r7, #4]
 801534e:	f7ff fa4d 	bl	80147ec <tcp_create_segment>
 8015352:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8015354:	69fb      	ldr	r3, [r7, #28]
 8015356:	2b00      	cmp	r3, #0
 8015358:	d063      	beq.n	8015422 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801535a:	697b      	ldr	r3, [r7, #20]
 801535c:	685b      	ldr	r3, [r3, #4]
 801535e:	4618      	mov	r0, r3
 8015360:	f7fa fef2 	bl	8010148 <pbuf_clen>
 8015364:	4603      	mov	r3, r0
 8015366:	461a      	mov	r2, r3
 8015368:	687b      	ldr	r3, [r7, #4]
 801536a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801536e:	1a9b      	subs	r3, r3, r2
 8015370:	b29a      	uxth	r2, r3
 8015372:	687b      	ldr	r3, [r7, #4]
 8015374:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8015378:	697b      	ldr	r3, [r7, #20]
 801537a:	6858      	ldr	r0, [r3, #4]
 801537c:	697b      	ldr	r3, [r7, #20]
 801537e:	685b      	ldr	r3, [r3, #4]
 8015380:	891a      	ldrh	r2, [r3, #8]
 8015382:	89bb      	ldrh	r3, [r7, #12]
 8015384:	1ad3      	subs	r3, r2, r3
 8015386:	b29b      	uxth	r3, r3
 8015388:	4619      	mov	r1, r3
 801538a:	f7fa fcc9 	bl	800fd20 <pbuf_realloc>
  useg->len -= remainder;
 801538e:	697b      	ldr	r3, [r7, #20]
 8015390:	891a      	ldrh	r2, [r3, #8]
 8015392:	89bb      	ldrh	r3, [r7, #12]
 8015394:	1ad3      	subs	r3, r2, r3
 8015396:	b29a      	uxth	r2, r3
 8015398:	697b      	ldr	r3, [r7, #20]
 801539a:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801539c:	697b      	ldr	r3, [r7, #20]
 801539e:	68db      	ldr	r3, [r3, #12]
 80153a0:	899b      	ldrh	r3, [r3, #12]
 80153a2:	b29c      	uxth	r4, r3
 80153a4:	7efb      	ldrb	r3, [r7, #27]
 80153a6:	b29b      	uxth	r3, r3
 80153a8:	4618      	mov	r0, r3
 80153aa:	f7f9 fb0f 	bl	800e9cc <lwip_htons>
 80153ae:	4603      	mov	r3, r0
 80153b0:	461a      	mov	r2, r3
 80153b2:	697b      	ldr	r3, [r7, #20]
 80153b4:	68db      	ldr	r3, [r3, #12]
 80153b6:	4322      	orrs	r2, r4
 80153b8:	b292      	uxth	r2, r2
 80153ba:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 80153bc:	697b      	ldr	r3, [r7, #20]
 80153be:	685b      	ldr	r3, [r3, #4]
 80153c0:	4618      	mov	r0, r3
 80153c2:	f7fa fec1 	bl	8010148 <pbuf_clen>
 80153c6:	4603      	mov	r3, r0
 80153c8:	461a      	mov	r2, r3
 80153ca:	687b      	ldr	r3, [r7, #4]
 80153cc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80153d0:	4413      	add	r3, r2
 80153d2:	b29a      	uxth	r2, r3
 80153d4:	687b      	ldr	r3, [r7, #4]
 80153d6:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80153da:	69fb      	ldr	r3, [r7, #28]
 80153dc:	685b      	ldr	r3, [r3, #4]
 80153de:	4618      	mov	r0, r3
 80153e0:	f7fa feb2 	bl	8010148 <pbuf_clen>
 80153e4:	4603      	mov	r3, r0
 80153e6:	461a      	mov	r2, r3
 80153e8:	687b      	ldr	r3, [r7, #4]
 80153ea:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80153ee:	4413      	add	r3, r2
 80153f0:	b29a      	uxth	r2, r3
 80153f2:	687b      	ldr	r3, [r7, #4]
 80153f4:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 80153f8:	697b      	ldr	r3, [r7, #20]
 80153fa:	681a      	ldr	r2, [r3, #0]
 80153fc:	69fb      	ldr	r3, [r7, #28]
 80153fe:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8015400:	697b      	ldr	r3, [r7, #20]
 8015402:	69fa      	ldr	r2, [r7, #28]
 8015404:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8015406:	69fb      	ldr	r3, [r7, #28]
 8015408:	681b      	ldr	r3, [r3, #0]
 801540a:	2b00      	cmp	r3, #0
 801540c:	d103      	bne.n	8015416 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 801540e:	687b      	ldr	r3, [r7, #4]
 8015410:	2200      	movs	r2, #0
 8015412:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8015416:	2300      	movs	r3, #0
 8015418:	e016      	b.n	8015448 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 801541a:	bf00      	nop
 801541c:	e002      	b.n	8015424 <tcp_split_unsent_seg+0x248>
    goto memerr;
 801541e:	bf00      	nop
 8015420:	e000      	b.n	8015424 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8015422:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8015424:	69fb      	ldr	r3, [r7, #28]
 8015426:	2b00      	cmp	r3, #0
 8015428:	d006      	beq.n	8015438 <tcp_split_unsent_seg+0x25c>
 801542a:	4b09      	ldr	r3, [pc, #36]	; (8015450 <tcp_split_unsent_seg+0x274>)
 801542c:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8015430:	490d      	ldr	r1, [pc, #52]	; (8015468 <tcp_split_unsent_seg+0x28c>)
 8015432:	4809      	ldr	r0, [pc, #36]	; (8015458 <tcp_split_unsent_seg+0x27c>)
 8015434:	f005 fc58 	bl	801ace8 <iprintf>
  if (p != NULL) {
 8015438:	693b      	ldr	r3, [r7, #16]
 801543a:	2b00      	cmp	r3, #0
 801543c:	d002      	beq.n	8015444 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 801543e:	6938      	ldr	r0, [r7, #16]
 8015440:	f7fa fdf4 	bl	801002c <pbuf_free>
  }

  return ERR_MEM;
 8015444:	f04f 33ff 	mov.w	r3, #4294967295
}
 8015448:	4618      	mov	r0, r3
 801544a:	3724      	adds	r7, #36	; 0x24
 801544c:	46bd      	mov	sp, r7
 801544e:	bd90      	pop	{r4, r7, pc}
 8015450:	08021884 	.word	0x08021884
 8015454:	08021c18 	.word	0x08021c18
 8015458:	080218d8 	.word	0x080218d8
 801545c:	08021c3c 	.word	0x08021c3c
 8015460:	08021c60 	.word	0x08021c60
 8015464:	08021c70 	.word	0x08021c70
 8015468:	08021c80 	.word	0x08021c80

0801546c <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 801546c:	b590      	push	{r4, r7, lr}
 801546e:	b085      	sub	sp, #20
 8015470:	af00      	add	r7, sp, #0
 8015472:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8015474:	687b      	ldr	r3, [r7, #4]
 8015476:	2b00      	cmp	r3, #0
 8015478:	d106      	bne.n	8015488 <tcp_send_fin+0x1c>
 801547a:	4b21      	ldr	r3, [pc, #132]	; (8015500 <tcp_send_fin+0x94>)
 801547c:	f240 32eb 	movw	r2, #1003	; 0x3eb
 8015480:	4920      	ldr	r1, [pc, #128]	; (8015504 <tcp_send_fin+0x98>)
 8015482:	4821      	ldr	r0, [pc, #132]	; (8015508 <tcp_send_fin+0x9c>)
 8015484:	f005 fc30 	bl	801ace8 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8015488:	687b      	ldr	r3, [r7, #4]
 801548a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801548c:	2b00      	cmp	r3, #0
 801548e:	d02e      	beq.n	80154ee <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8015490:	687b      	ldr	r3, [r7, #4]
 8015492:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015494:	60fb      	str	r3, [r7, #12]
 8015496:	e002      	b.n	801549e <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8015498:	68fb      	ldr	r3, [r7, #12]
 801549a:	681b      	ldr	r3, [r3, #0]
 801549c:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801549e:	68fb      	ldr	r3, [r7, #12]
 80154a0:	681b      	ldr	r3, [r3, #0]
 80154a2:	2b00      	cmp	r3, #0
 80154a4:	d1f8      	bne.n	8015498 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 80154a6:	68fb      	ldr	r3, [r7, #12]
 80154a8:	68db      	ldr	r3, [r3, #12]
 80154aa:	899b      	ldrh	r3, [r3, #12]
 80154ac:	b29b      	uxth	r3, r3
 80154ae:	4618      	mov	r0, r3
 80154b0:	f7f9 fa8c 	bl	800e9cc <lwip_htons>
 80154b4:	4603      	mov	r3, r0
 80154b6:	b2db      	uxtb	r3, r3
 80154b8:	f003 0307 	and.w	r3, r3, #7
 80154bc:	2b00      	cmp	r3, #0
 80154be:	d116      	bne.n	80154ee <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 80154c0:	68fb      	ldr	r3, [r7, #12]
 80154c2:	68db      	ldr	r3, [r3, #12]
 80154c4:	899b      	ldrh	r3, [r3, #12]
 80154c6:	b29c      	uxth	r4, r3
 80154c8:	2001      	movs	r0, #1
 80154ca:	f7f9 fa7f 	bl	800e9cc <lwip_htons>
 80154ce:	4603      	mov	r3, r0
 80154d0:	461a      	mov	r2, r3
 80154d2:	68fb      	ldr	r3, [r7, #12]
 80154d4:	68db      	ldr	r3, [r3, #12]
 80154d6:	4322      	orrs	r2, r4
 80154d8:	b292      	uxth	r2, r2
 80154da:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 80154dc:	687b      	ldr	r3, [r7, #4]
 80154de:	8b5b      	ldrh	r3, [r3, #26]
 80154e0:	f043 0320 	orr.w	r3, r3, #32
 80154e4:	b29a      	uxth	r2, r3
 80154e6:	687b      	ldr	r3, [r7, #4]
 80154e8:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 80154ea:	2300      	movs	r3, #0
 80154ec:	e004      	b.n	80154f8 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 80154ee:	2101      	movs	r1, #1
 80154f0:	6878      	ldr	r0, [r7, #4]
 80154f2:	f000 f80b 	bl	801550c <tcp_enqueue_flags>
 80154f6:	4603      	mov	r3, r0
}
 80154f8:	4618      	mov	r0, r3
 80154fa:	3714      	adds	r7, #20
 80154fc:	46bd      	mov	sp, r7
 80154fe:	bd90      	pop	{r4, r7, pc}
 8015500:	08021884 	.word	0x08021884
 8015504:	08021c8c 	.word	0x08021c8c
 8015508:	080218d8 	.word	0x080218d8

0801550c <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 801550c:	b580      	push	{r7, lr}
 801550e:	b08a      	sub	sp, #40	; 0x28
 8015510:	af02      	add	r7, sp, #8
 8015512:	6078      	str	r0, [r7, #4]
 8015514:	460b      	mov	r3, r1
 8015516:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8015518:	2300      	movs	r3, #0
 801551a:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 801551c:	2300      	movs	r3, #0
 801551e:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8015520:	78fb      	ldrb	r3, [r7, #3]
 8015522:	f003 0303 	and.w	r3, r3, #3
 8015526:	2b00      	cmp	r3, #0
 8015528:	d106      	bne.n	8015538 <tcp_enqueue_flags+0x2c>
 801552a:	4b67      	ldr	r3, [pc, #412]	; (80156c8 <tcp_enqueue_flags+0x1bc>)
 801552c:	f240 4212 	movw	r2, #1042	; 0x412
 8015530:	4966      	ldr	r1, [pc, #408]	; (80156cc <tcp_enqueue_flags+0x1c0>)
 8015532:	4867      	ldr	r0, [pc, #412]	; (80156d0 <tcp_enqueue_flags+0x1c4>)
 8015534:	f005 fbd8 	bl	801ace8 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8015538:	687b      	ldr	r3, [r7, #4]
 801553a:	2b00      	cmp	r3, #0
 801553c:	d106      	bne.n	801554c <tcp_enqueue_flags+0x40>
 801553e:	4b62      	ldr	r3, [pc, #392]	; (80156c8 <tcp_enqueue_flags+0x1bc>)
 8015540:	f240 4213 	movw	r2, #1043	; 0x413
 8015544:	4963      	ldr	r1, [pc, #396]	; (80156d4 <tcp_enqueue_flags+0x1c8>)
 8015546:	4862      	ldr	r0, [pc, #392]	; (80156d0 <tcp_enqueue_flags+0x1c4>)
 8015548:	f005 fbce 	bl	801ace8 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 801554c:	78fb      	ldrb	r3, [r7, #3]
 801554e:	f003 0302 	and.w	r3, r3, #2
 8015552:	2b00      	cmp	r3, #0
 8015554:	d001      	beq.n	801555a <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8015556:	2301      	movs	r3, #1
 8015558:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801555a:	7ffb      	ldrb	r3, [r7, #31]
 801555c:	009b      	lsls	r3, r3, #2
 801555e:	b2db      	uxtb	r3, r3
 8015560:	f003 0304 	and.w	r3, r3, #4
 8015564:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8015566:	7dfb      	ldrb	r3, [r7, #23]
 8015568:	b29b      	uxth	r3, r3
 801556a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801556e:	4619      	mov	r1, r3
 8015570:	2036      	movs	r0, #54	; 0x36
 8015572:	f7fa fa7b 	bl	800fa6c <pbuf_alloc>
 8015576:	6138      	str	r0, [r7, #16]
 8015578:	693b      	ldr	r3, [r7, #16]
 801557a:	2b00      	cmp	r3, #0
 801557c:	d109      	bne.n	8015592 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801557e:	687b      	ldr	r3, [r7, #4]
 8015580:	8b5b      	ldrh	r3, [r3, #26]
 8015582:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015586:	b29a      	uxth	r2, r3
 8015588:	687b      	ldr	r3, [r7, #4]
 801558a:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801558c:	f04f 33ff 	mov.w	r3, #4294967295
 8015590:	e095      	b.n	80156be <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8015592:	693b      	ldr	r3, [r7, #16]
 8015594:	895a      	ldrh	r2, [r3, #10]
 8015596:	7dfb      	ldrb	r3, [r7, #23]
 8015598:	b29b      	uxth	r3, r3
 801559a:	429a      	cmp	r2, r3
 801559c:	d206      	bcs.n	80155ac <tcp_enqueue_flags+0xa0>
 801559e:	4b4a      	ldr	r3, [pc, #296]	; (80156c8 <tcp_enqueue_flags+0x1bc>)
 80155a0:	f240 423a 	movw	r2, #1082	; 0x43a
 80155a4:	494c      	ldr	r1, [pc, #304]	; (80156d8 <tcp_enqueue_flags+0x1cc>)
 80155a6:	484a      	ldr	r0, [pc, #296]	; (80156d0 <tcp_enqueue_flags+0x1c4>)
 80155a8:	f005 fb9e 	bl	801ace8 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 80155ac:	687b      	ldr	r3, [r7, #4]
 80155ae:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 80155b0:	78fa      	ldrb	r2, [r7, #3]
 80155b2:	7ffb      	ldrb	r3, [r7, #31]
 80155b4:	9300      	str	r3, [sp, #0]
 80155b6:	460b      	mov	r3, r1
 80155b8:	6939      	ldr	r1, [r7, #16]
 80155ba:	6878      	ldr	r0, [r7, #4]
 80155bc:	f7ff f916 	bl	80147ec <tcp_create_segment>
 80155c0:	60f8      	str	r0, [r7, #12]
 80155c2:	68fb      	ldr	r3, [r7, #12]
 80155c4:	2b00      	cmp	r3, #0
 80155c6:	d109      	bne.n	80155dc <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80155c8:	687b      	ldr	r3, [r7, #4]
 80155ca:	8b5b      	ldrh	r3, [r3, #26]
 80155cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80155d0:	b29a      	uxth	r2, r3
 80155d2:	687b      	ldr	r3, [r7, #4]
 80155d4:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 80155d6:	f04f 33ff 	mov.w	r3, #4294967295
 80155da:	e070      	b.n	80156be <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 80155dc:	68fb      	ldr	r3, [r7, #12]
 80155de:	68db      	ldr	r3, [r3, #12]
 80155e0:	f003 0303 	and.w	r3, r3, #3
 80155e4:	2b00      	cmp	r3, #0
 80155e6:	d006      	beq.n	80155f6 <tcp_enqueue_flags+0xea>
 80155e8:	4b37      	ldr	r3, [pc, #220]	; (80156c8 <tcp_enqueue_flags+0x1bc>)
 80155ea:	f240 4242 	movw	r2, #1090	; 0x442
 80155ee:	493b      	ldr	r1, [pc, #236]	; (80156dc <tcp_enqueue_flags+0x1d0>)
 80155f0:	4837      	ldr	r0, [pc, #220]	; (80156d0 <tcp_enqueue_flags+0x1c4>)
 80155f2:	f005 fb79 	bl	801ace8 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 80155f6:	68fb      	ldr	r3, [r7, #12]
 80155f8:	891b      	ldrh	r3, [r3, #8]
 80155fa:	2b00      	cmp	r3, #0
 80155fc:	d006      	beq.n	801560c <tcp_enqueue_flags+0x100>
 80155fe:	4b32      	ldr	r3, [pc, #200]	; (80156c8 <tcp_enqueue_flags+0x1bc>)
 8015600:	f240 4243 	movw	r2, #1091	; 0x443
 8015604:	4936      	ldr	r1, [pc, #216]	; (80156e0 <tcp_enqueue_flags+0x1d4>)
 8015606:	4832      	ldr	r0, [pc, #200]	; (80156d0 <tcp_enqueue_flags+0x1c4>)
 8015608:	f005 fb6e 	bl	801ace8 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 801560c:	687b      	ldr	r3, [r7, #4]
 801560e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015610:	2b00      	cmp	r3, #0
 8015612:	d103      	bne.n	801561c <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8015614:	687b      	ldr	r3, [r7, #4]
 8015616:	68fa      	ldr	r2, [r7, #12]
 8015618:	66da      	str	r2, [r3, #108]	; 0x6c
 801561a:	e00d      	b.n	8015638 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 801561c:	687b      	ldr	r3, [r7, #4]
 801561e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015620:	61bb      	str	r3, [r7, #24]
 8015622:	e002      	b.n	801562a <tcp_enqueue_flags+0x11e>
 8015624:	69bb      	ldr	r3, [r7, #24]
 8015626:	681b      	ldr	r3, [r3, #0]
 8015628:	61bb      	str	r3, [r7, #24]
 801562a:	69bb      	ldr	r3, [r7, #24]
 801562c:	681b      	ldr	r3, [r3, #0]
 801562e:	2b00      	cmp	r3, #0
 8015630:	d1f8      	bne.n	8015624 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8015632:	69bb      	ldr	r3, [r7, #24]
 8015634:	68fa      	ldr	r2, [r7, #12]
 8015636:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8015638:	687b      	ldr	r3, [r7, #4]
 801563a:	2200      	movs	r2, #0
 801563c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8015640:	78fb      	ldrb	r3, [r7, #3]
 8015642:	f003 0302 	and.w	r3, r3, #2
 8015646:	2b00      	cmp	r3, #0
 8015648:	d104      	bne.n	8015654 <tcp_enqueue_flags+0x148>
 801564a:	78fb      	ldrb	r3, [r7, #3]
 801564c:	f003 0301 	and.w	r3, r3, #1
 8015650:	2b00      	cmp	r3, #0
 8015652:	d004      	beq.n	801565e <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8015654:	687b      	ldr	r3, [r7, #4]
 8015656:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8015658:	1c5a      	adds	r2, r3, #1
 801565a:	687b      	ldr	r3, [r7, #4]
 801565c:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801565e:	78fb      	ldrb	r3, [r7, #3]
 8015660:	f003 0301 	and.w	r3, r3, #1
 8015664:	2b00      	cmp	r3, #0
 8015666:	d006      	beq.n	8015676 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8015668:	687b      	ldr	r3, [r7, #4]
 801566a:	8b5b      	ldrh	r3, [r3, #26]
 801566c:	f043 0320 	orr.w	r3, r3, #32
 8015670:	b29a      	uxth	r2, r3
 8015672:	687b      	ldr	r3, [r7, #4]
 8015674:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8015676:	68fb      	ldr	r3, [r7, #12]
 8015678:	685b      	ldr	r3, [r3, #4]
 801567a:	4618      	mov	r0, r3
 801567c:	f7fa fd64 	bl	8010148 <pbuf_clen>
 8015680:	4603      	mov	r3, r0
 8015682:	461a      	mov	r2, r3
 8015684:	687b      	ldr	r3, [r7, #4]
 8015686:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801568a:	4413      	add	r3, r2
 801568c:	b29a      	uxth	r2, r3
 801568e:	687b      	ldr	r3, [r7, #4]
 8015690:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8015694:	687b      	ldr	r3, [r7, #4]
 8015696:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801569a:	2b00      	cmp	r3, #0
 801569c:	d00e      	beq.n	80156bc <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801569e:	687b      	ldr	r3, [r7, #4]
 80156a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80156a2:	2b00      	cmp	r3, #0
 80156a4:	d10a      	bne.n	80156bc <tcp_enqueue_flags+0x1b0>
 80156a6:	687b      	ldr	r3, [r7, #4]
 80156a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80156aa:	2b00      	cmp	r3, #0
 80156ac:	d106      	bne.n	80156bc <tcp_enqueue_flags+0x1b0>
 80156ae:	4b06      	ldr	r3, [pc, #24]	; (80156c8 <tcp_enqueue_flags+0x1bc>)
 80156b0:	f240 4266 	movw	r2, #1126	; 0x466
 80156b4:	490b      	ldr	r1, [pc, #44]	; (80156e4 <tcp_enqueue_flags+0x1d8>)
 80156b6:	4806      	ldr	r0, [pc, #24]	; (80156d0 <tcp_enqueue_flags+0x1c4>)
 80156b8:	f005 fb16 	bl	801ace8 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 80156bc:	2300      	movs	r3, #0
}
 80156be:	4618      	mov	r0, r3
 80156c0:	3720      	adds	r7, #32
 80156c2:	46bd      	mov	sp, r7
 80156c4:	bd80      	pop	{r7, pc}
 80156c6:	bf00      	nop
 80156c8:	08021884 	.word	0x08021884
 80156cc:	08021ca8 	.word	0x08021ca8
 80156d0:	080218d8 	.word	0x080218d8
 80156d4:	08021d00 	.word	0x08021d00
 80156d8:	08021d20 	.word	0x08021d20
 80156dc:	08021d5c 	.word	0x08021d5c
 80156e0:	08021d74 	.word	0x08021d74
 80156e4:	08021da0 	.word	0x08021da0

080156e8 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 80156e8:	b5b0      	push	{r4, r5, r7, lr}
 80156ea:	b08a      	sub	sp, #40	; 0x28
 80156ec:	af00      	add	r7, sp, #0
 80156ee:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 80156f0:	687b      	ldr	r3, [r7, #4]
 80156f2:	2b00      	cmp	r3, #0
 80156f4:	d106      	bne.n	8015704 <tcp_output+0x1c>
 80156f6:	4ba0      	ldr	r3, [pc, #640]	; (8015978 <tcp_output+0x290>)
 80156f8:	f240 42e1 	movw	r2, #1249	; 0x4e1
 80156fc:	499f      	ldr	r1, [pc, #636]	; (801597c <tcp_output+0x294>)
 80156fe:	48a0      	ldr	r0, [pc, #640]	; (8015980 <tcp_output+0x298>)
 8015700:	f005 faf2 	bl	801ace8 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8015704:	687b      	ldr	r3, [r7, #4]
 8015706:	7d1b      	ldrb	r3, [r3, #20]
 8015708:	2b01      	cmp	r3, #1
 801570a:	d106      	bne.n	801571a <tcp_output+0x32>
 801570c:	4b9a      	ldr	r3, [pc, #616]	; (8015978 <tcp_output+0x290>)
 801570e:	f240 42e4 	movw	r2, #1252	; 0x4e4
 8015712:	499c      	ldr	r1, [pc, #624]	; (8015984 <tcp_output+0x29c>)
 8015714:	489a      	ldr	r0, [pc, #616]	; (8015980 <tcp_output+0x298>)
 8015716:	f005 fae7 	bl	801ace8 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 801571a:	4b9b      	ldr	r3, [pc, #620]	; (8015988 <tcp_output+0x2a0>)
 801571c:	681b      	ldr	r3, [r3, #0]
 801571e:	687a      	ldr	r2, [r7, #4]
 8015720:	429a      	cmp	r2, r3
 8015722:	d101      	bne.n	8015728 <tcp_output+0x40>
    return ERR_OK;
 8015724:	2300      	movs	r3, #0
 8015726:	e1d2      	b.n	8015ace <tcp_output+0x3e6>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8015728:	687b      	ldr	r3, [r7, #4]
 801572a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801572e:	687b      	ldr	r3, [r7, #4]
 8015730:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8015734:	429a      	cmp	r2, r3
 8015736:	d203      	bcs.n	8015740 <tcp_output+0x58>
 8015738:	687b      	ldr	r3, [r7, #4]
 801573a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801573e:	e002      	b.n	8015746 <tcp_output+0x5e>
 8015740:	687b      	ldr	r3, [r7, #4]
 8015742:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8015746:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8015748:	687b      	ldr	r3, [r7, #4]
 801574a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801574c:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 801574e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015750:	2b00      	cmp	r3, #0
 8015752:	d10b      	bne.n	801576c <tcp_output+0x84>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8015754:	687b      	ldr	r3, [r7, #4]
 8015756:	8b5b      	ldrh	r3, [r3, #26]
 8015758:	f003 0302 	and.w	r3, r3, #2
 801575c:	2b00      	cmp	r3, #0
 801575e:	f000 81a9 	beq.w	8015ab4 <tcp_output+0x3cc>
      return tcp_send_empty_ack(pcb);
 8015762:	6878      	ldr	r0, [r7, #4]
 8015764:	f000 fdd8 	bl	8016318 <tcp_send_empty_ack>
 8015768:	4603      	mov	r3, r0
 801576a:	e1b0      	b.n	8015ace <tcp_output+0x3e6>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 801576c:	6879      	ldr	r1, [r7, #4]
 801576e:	687b      	ldr	r3, [r7, #4]
 8015770:	3304      	adds	r3, #4
 8015772:	461a      	mov	r2, r3
 8015774:	6878      	ldr	r0, [r7, #4]
 8015776:	f7ff f81d 	bl	80147b4 <tcp_route>
 801577a:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 801577c:	697b      	ldr	r3, [r7, #20]
 801577e:	2b00      	cmp	r3, #0
 8015780:	d102      	bne.n	8015788 <tcp_output+0xa0>
    return ERR_RTE;
 8015782:	f06f 0303 	mvn.w	r3, #3
 8015786:	e1a2      	b.n	8015ace <tcp_output+0x3e6>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8015788:	687b      	ldr	r3, [r7, #4]
 801578a:	2b00      	cmp	r3, #0
 801578c:	d003      	beq.n	8015796 <tcp_output+0xae>
 801578e:	687b      	ldr	r3, [r7, #4]
 8015790:	681b      	ldr	r3, [r3, #0]
 8015792:	2b00      	cmp	r3, #0
 8015794:	d111      	bne.n	80157ba <tcp_output+0xd2>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8015796:	697b      	ldr	r3, [r7, #20]
 8015798:	2b00      	cmp	r3, #0
 801579a:	d002      	beq.n	80157a2 <tcp_output+0xba>
 801579c:	697b      	ldr	r3, [r7, #20]
 801579e:	3304      	adds	r3, #4
 80157a0:	e000      	b.n	80157a4 <tcp_output+0xbc>
 80157a2:	2300      	movs	r3, #0
 80157a4:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 80157a6:	693b      	ldr	r3, [r7, #16]
 80157a8:	2b00      	cmp	r3, #0
 80157aa:	d102      	bne.n	80157b2 <tcp_output+0xca>
      return ERR_RTE;
 80157ac:	f06f 0303 	mvn.w	r3, #3
 80157b0:	e18d      	b.n	8015ace <tcp_output+0x3e6>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 80157b2:	693b      	ldr	r3, [r7, #16]
 80157b4:	681a      	ldr	r2, [r3, #0]
 80157b6:	687b      	ldr	r3, [r7, #4]
 80157b8:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 80157ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80157bc:	68db      	ldr	r3, [r3, #12]
 80157be:	685b      	ldr	r3, [r3, #4]
 80157c0:	4618      	mov	r0, r3
 80157c2:	f7f9 f918 	bl	800e9f6 <lwip_htonl>
 80157c6:	4602      	mov	r2, r0
 80157c8:	687b      	ldr	r3, [r7, #4]
 80157ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80157cc:	1ad3      	subs	r3, r2, r3
 80157ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80157d0:	8912      	ldrh	r2, [r2, #8]
 80157d2:	4413      	add	r3, r2
 80157d4:	69ba      	ldr	r2, [r7, #24]
 80157d6:	429a      	cmp	r2, r3
 80157d8:	d227      	bcs.n	801582a <tcp_output+0x142>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 80157da:	687b      	ldr	r3, [r7, #4]
 80157dc:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80157e0:	461a      	mov	r2, r3
 80157e2:	69bb      	ldr	r3, [r7, #24]
 80157e4:	4293      	cmp	r3, r2
 80157e6:	d114      	bne.n	8015812 <tcp_output+0x12a>
 80157e8:	687b      	ldr	r3, [r7, #4]
 80157ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80157ec:	2b00      	cmp	r3, #0
 80157ee:	d110      	bne.n	8015812 <tcp_output+0x12a>
 80157f0:	687b      	ldr	r3, [r7, #4]
 80157f2:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80157f6:	2b00      	cmp	r3, #0
 80157f8:	d10b      	bne.n	8015812 <tcp_output+0x12a>
      pcb->persist_cnt = 0;
 80157fa:	687b      	ldr	r3, [r7, #4]
 80157fc:	2200      	movs	r2, #0
 80157fe:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 8015802:	687b      	ldr	r3, [r7, #4]
 8015804:	2201      	movs	r2, #1
 8015806:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 801580a:	687b      	ldr	r3, [r7, #4]
 801580c:	2200      	movs	r2, #0
 801580e:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8015812:	687b      	ldr	r3, [r7, #4]
 8015814:	8b5b      	ldrh	r3, [r3, #26]
 8015816:	f003 0302 	and.w	r3, r3, #2
 801581a:	2b00      	cmp	r3, #0
 801581c:	f000 814c 	beq.w	8015ab8 <tcp_output+0x3d0>
      return tcp_send_empty_ack(pcb);
 8015820:	6878      	ldr	r0, [r7, #4]
 8015822:	f000 fd79 	bl	8016318 <tcp_send_empty_ack>
 8015826:	4603      	mov	r3, r0
 8015828:	e151      	b.n	8015ace <tcp_output+0x3e6>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 801582a:	687b      	ldr	r3, [r7, #4]
 801582c:	2200      	movs	r2, #0
 801582e:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8015832:	687b      	ldr	r3, [r7, #4]
 8015834:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015836:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8015838:	6a3b      	ldr	r3, [r7, #32]
 801583a:	2b00      	cmp	r3, #0
 801583c:	f000 811b 	beq.w	8015a76 <tcp_output+0x38e>
    for (; useg->next != NULL; useg = useg->next);
 8015840:	e002      	b.n	8015848 <tcp_output+0x160>
 8015842:	6a3b      	ldr	r3, [r7, #32]
 8015844:	681b      	ldr	r3, [r3, #0]
 8015846:	623b      	str	r3, [r7, #32]
 8015848:	6a3b      	ldr	r3, [r7, #32]
 801584a:	681b      	ldr	r3, [r3, #0]
 801584c:	2b00      	cmp	r3, #0
 801584e:	d1f8      	bne.n	8015842 <tcp_output+0x15a>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8015850:	e111      	b.n	8015a76 <tcp_output+0x38e>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8015852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015854:	68db      	ldr	r3, [r3, #12]
 8015856:	899b      	ldrh	r3, [r3, #12]
 8015858:	b29b      	uxth	r3, r3
 801585a:	4618      	mov	r0, r3
 801585c:	f7f9 f8b6 	bl	800e9cc <lwip_htons>
 8015860:	4603      	mov	r3, r0
 8015862:	b2db      	uxtb	r3, r3
 8015864:	f003 0304 	and.w	r3, r3, #4
 8015868:	2b00      	cmp	r3, #0
 801586a:	d006      	beq.n	801587a <tcp_output+0x192>
 801586c:	4b42      	ldr	r3, [pc, #264]	; (8015978 <tcp_output+0x290>)
 801586e:	f240 5237 	movw	r2, #1335	; 0x537
 8015872:	4946      	ldr	r1, [pc, #280]	; (801598c <tcp_output+0x2a4>)
 8015874:	4842      	ldr	r0, [pc, #264]	; (8015980 <tcp_output+0x298>)
 8015876:	f005 fa37 	bl	801ace8 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801587a:	687b      	ldr	r3, [r7, #4]
 801587c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801587e:	2b00      	cmp	r3, #0
 8015880:	d01f      	beq.n	80158c2 <tcp_output+0x1da>
 8015882:	687b      	ldr	r3, [r7, #4]
 8015884:	8b5b      	ldrh	r3, [r3, #26]
 8015886:	f003 0344 	and.w	r3, r3, #68	; 0x44
 801588a:	2b00      	cmp	r3, #0
 801588c:	d119      	bne.n	80158c2 <tcp_output+0x1da>
 801588e:	687b      	ldr	r3, [r7, #4]
 8015890:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015892:	2b00      	cmp	r3, #0
 8015894:	d00b      	beq.n	80158ae <tcp_output+0x1c6>
 8015896:	687b      	ldr	r3, [r7, #4]
 8015898:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801589a:	681b      	ldr	r3, [r3, #0]
 801589c:	2b00      	cmp	r3, #0
 801589e:	d110      	bne.n	80158c2 <tcp_output+0x1da>
 80158a0:	687b      	ldr	r3, [r7, #4]
 80158a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80158a4:	891a      	ldrh	r2, [r3, #8]
 80158a6:	687b      	ldr	r3, [r7, #4]
 80158a8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80158aa:	429a      	cmp	r2, r3
 80158ac:	d209      	bcs.n	80158c2 <tcp_output+0x1da>
 80158ae:	687b      	ldr	r3, [r7, #4]
 80158b0:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80158b4:	2b00      	cmp	r3, #0
 80158b6:	d004      	beq.n	80158c2 <tcp_output+0x1da>
 80158b8:	687b      	ldr	r3, [r7, #4]
 80158ba:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80158be:	2b08      	cmp	r3, #8
 80158c0:	d901      	bls.n	80158c6 <tcp_output+0x1de>
 80158c2:	2301      	movs	r3, #1
 80158c4:	e000      	b.n	80158c8 <tcp_output+0x1e0>
 80158c6:	2300      	movs	r3, #0
 80158c8:	2b00      	cmp	r3, #0
 80158ca:	d106      	bne.n	80158da <tcp_output+0x1f2>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 80158cc:	687b      	ldr	r3, [r7, #4]
 80158ce:	8b5b      	ldrh	r3, [r3, #26]
 80158d0:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80158d4:	2b00      	cmp	r3, #0
 80158d6:	f000 80e3 	beq.w	8015aa0 <tcp_output+0x3b8>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 80158da:	687b      	ldr	r3, [r7, #4]
 80158dc:	7d1b      	ldrb	r3, [r3, #20]
 80158de:	2b02      	cmp	r3, #2
 80158e0:	d00d      	beq.n	80158fe <tcp_output+0x216>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 80158e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80158e4:	68db      	ldr	r3, [r3, #12]
 80158e6:	899b      	ldrh	r3, [r3, #12]
 80158e8:	b29c      	uxth	r4, r3
 80158ea:	2010      	movs	r0, #16
 80158ec:	f7f9 f86e 	bl	800e9cc <lwip_htons>
 80158f0:	4603      	mov	r3, r0
 80158f2:	461a      	mov	r2, r3
 80158f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80158f6:	68db      	ldr	r3, [r3, #12]
 80158f8:	4322      	orrs	r2, r4
 80158fa:	b292      	uxth	r2, r2
 80158fc:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 80158fe:	697a      	ldr	r2, [r7, #20]
 8015900:	6879      	ldr	r1, [r7, #4]
 8015902:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015904:	f000 f908 	bl	8015b18 <tcp_output_segment>
 8015908:	4603      	mov	r3, r0
 801590a:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 801590c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015910:	2b00      	cmp	r3, #0
 8015912:	d009      	beq.n	8015928 <tcp_output+0x240>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015914:	687b      	ldr	r3, [r7, #4]
 8015916:	8b5b      	ldrh	r3, [r3, #26]
 8015918:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801591c:	b29a      	uxth	r2, r3
 801591e:	687b      	ldr	r3, [r7, #4]
 8015920:	835a      	strh	r2, [r3, #26]
      return err;
 8015922:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015926:	e0d2      	b.n	8015ace <tcp_output+0x3e6>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8015928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801592a:	681a      	ldr	r2, [r3, #0]
 801592c:	687b      	ldr	r3, [r7, #4]
 801592e:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 8015930:	687b      	ldr	r3, [r7, #4]
 8015932:	7d1b      	ldrb	r3, [r3, #20]
 8015934:	2b02      	cmp	r3, #2
 8015936:	d006      	beq.n	8015946 <tcp_output+0x25e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8015938:	687b      	ldr	r3, [r7, #4]
 801593a:	8b5b      	ldrh	r3, [r3, #26]
 801593c:	f023 0303 	bic.w	r3, r3, #3
 8015940:	b29a      	uxth	r2, r3
 8015942:	687b      	ldr	r3, [r7, #4]
 8015944:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8015946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015948:	68db      	ldr	r3, [r3, #12]
 801594a:	685b      	ldr	r3, [r3, #4]
 801594c:	4618      	mov	r0, r3
 801594e:	f7f9 f852 	bl	800e9f6 <lwip_htonl>
 8015952:	4604      	mov	r4, r0
 8015954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015956:	891b      	ldrh	r3, [r3, #8]
 8015958:	461d      	mov	r5, r3
 801595a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801595c:	68db      	ldr	r3, [r3, #12]
 801595e:	899b      	ldrh	r3, [r3, #12]
 8015960:	b29b      	uxth	r3, r3
 8015962:	4618      	mov	r0, r3
 8015964:	f7f9 f832 	bl	800e9cc <lwip_htons>
 8015968:	4603      	mov	r3, r0
 801596a:	b2db      	uxtb	r3, r3
 801596c:	f003 0303 	and.w	r3, r3, #3
 8015970:	2b00      	cmp	r3, #0
 8015972:	d00d      	beq.n	8015990 <tcp_output+0x2a8>
 8015974:	2301      	movs	r3, #1
 8015976:	e00c      	b.n	8015992 <tcp_output+0x2aa>
 8015978:	08021884 	.word	0x08021884
 801597c:	08021dc8 	.word	0x08021dc8
 8015980:	080218d8 	.word	0x080218d8
 8015984:	08021de0 	.word	0x08021de0
 8015988:	20007cb4 	.word	0x20007cb4
 801598c:	08021e08 	.word	0x08021e08
 8015990:	2300      	movs	r3, #0
 8015992:	442b      	add	r3, r5
 8015994:	4423      	add	r3, r4
 8015996:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8015998:	687b      	ldr	r3, [r7, #4]
 801599a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801599c:	68bb      	ldr	r3, [r7, #8]
 801599e:	1ad3      	subs	r3, r2, r3
 80159a0:	2b00      	cmp	r3, #0
 80159a2:	da02      	bge.n	80159aa <tcp_output+0x2c2>
      pcb->snd_nxt = snd_nxt;
 80159a4:	687b      	ldr	r3, [r7, #4]
 80159a6:	68ba      	ldr	r2, [r7, #8]
 80159a8:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 80159aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80159ac:	891b      	ldrh	r3, [r3, #8]
 80159ae:	461c      	mov	r4, r3
 80159b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80159b2:	68db      	ldr	r3, [r3, #12]
 80159b4:	899b      	ldrh	r3, [r3, #12]
 80159b6:	b29b      	uxth	r3, r3
 80159b8:	4618      	mov	r0, r3
 80159ba:	f7f9 f807 	bl	800e9cc <lwip_htons>
 80159be:	4603      	mov	r3, r0
 80159c0:	b2db      	uxtb	r3, r3
 80159c2:	f003 0303 	and.w	r3, r3, #3
 80159c6:	2b00      	cmp	r3, #0
 80159c8:	d001      	beq.n	80159ce <tcp_output+0x2e6>
 80159ca:	2301      	movs	r3, #1
 80159cc:	e000      	b.n	80159d0 <tcp_output+0x2e8>
 80159ce:	2300      	movs	r3, #0
 80159d0:	4423      	add	r3, r4
 80159d2:	2b00      	cmp	r3, #0
 80159d4:	d049      	beq.n	8015a6a <tcp_output+0x382>
      seg->next = NULL;
 80159d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80159d8:	2200      	movs	r2, #0
 80159da:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 80159dc:	687b      	ldr	r3, [r7, #4]
 80159de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80159e0:	2b00      	cmp	r3, #0
 80159e2:	d105      	bne.n	80159f0 <tcp_output+0x308>
        pcb->unacked = seg;
 80159e4:	687b      	ldr	r3, [r7, #4]
 80159e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80159e8:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 80159ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80159ec:	623b      	str	r3, [r7, #32]
 80159ee:	e03f      	b.n	8015a70 <tcp_output+0x388>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 80159f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80159f2:	68db      	ldr	r3, [r3, #12]
 80159f4:	685b      	ldr	r3, [r3, #4]
 80159f6:	4618      	mov	r0, r3
 80159f8:	f7f8 fffd 	bl	800e9f6 <lwip_htonl>
 80159fc:	4604      	mov	r4, r0
 80159fe:	6a3b      	ldr	r3, [r7, #32]
 8015a00:	68db      	ldr	r3, [r3, #12]
 8015a02:	685b      	ldr	r3, [r3, #4]
 8015a04:	4618      	mov	r0, r3
 8015a06:	f7f8 fff6 	bl	800e9f6 <lwip_htonl>
 8015a0a:	4603      	mov	r3, r0
 8015a0c:	1ae3      	subs	r3, r4, r3
 8015a0e:	2b00      	cmp	r3, #0
 8015a10:	da24      	bge.n	8015a5c <tcp_output+0x374>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8015a12:	687b      	ldr	r3, [r7, #4]
 8015a14:	3370      	adds	r3, #112	; 0x70
 8015a16:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8015a18:	e002      	b.n	8015a20 <tcp_output+0x338>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8015a1a:	69fb      	ldr	r3, [r7, #28]
 8015a1c:	681b      	ldr	r3, [r3, #0]
 8015a1e:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8015a20:	69fb      	ldr	r3, [r7, #28]
 8015a22:	681b      	ldr	r3, [r3, #0]
 8015a24:	2b00      	cmp	r3, #0
 8015a26:	d011      	beq.n	8015a4c <tcp_output+0x364>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8015a28:	69fb      	ldr	r3, [r7, #28]
 8015a2a:	681b      	ldr	r3, [r3, #0]
 8015a2c:	68db      	ldr	r3, [r3, #12]
 8015a2e:	685b      	ldr	r3, [r3, #4]
 8015a30:	4618      	mov	r0, r3
 8015a32:	f7f8 ffe0 	bl	800e9f6 <lwip_htonl>
 8015a36:	4604      	mov	r4, r0
 8015a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a3a:	68db      	ldr	r3, [r3, #12]
 8015a3c:	685b      	ldr	r3, [r3, #4]
 8015a3e:	4618      	mov	r0, r3
 8015a40:	f7f8 ffd9 	bl	800e9f6 <lwip_htonl>
 8015a44:	4603      	mov	r3, r0
 8015a46:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8015a48:	2b00      	cmp	r3, #0
 8015a4a:	dbe6      	blt.n	8015a1a <tcp_output+0x332>
          }
          seg->next = (*cur_seg);
 8015a4c:	69fb      	ldr	r3, [r7, #28]
 8015a4e:	681a      	ldr	r2, [r3, #0]
 8015a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a52:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8015a54:	69fb      	ldr	r3, [r7, #28]
 8015a56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015a58:	601a      	str	r2, [r3, #0]
 8015a5a:	e009      	b.n	8015a70 <tcp_output+0x388>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8015a5c:	6a3b      	ldr	r3, [r7, #32]
 8015a5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015a60:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8015a62:	6a3b      	ldr	r3, [r7, #32]
 8015a64:	681b      	ldr	r3, [r3, #0]
 8015a66:	623b      	str	r3, [r7, #32]
 8015a68:	e002      	b.n	8015a70 <tcp_output+0x388>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8015a6a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015a6c:	f7fb ff1a 	bl	80118a4 <tcp_seg_free>
    }
    seg = pcb->unsent;
 8015a70:	687b      	ldr	r3, [r7, #4]
 8015a72:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015a74:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 8015a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a78:	2b00      	cmp	r3, #0
 8015a7a:	d012      	beq.n	8015aa2 <tcp_output+0x3ba>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8015a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015a7e:	68db      	ldr	r3, [r3, #12]
 8015a80:	685b      	ldr	r3, [r3, #4]
 8015a82:	4618      	mov	r0, r3
 8015a84:	f7f8 ffb7 	bl	800e9f6 <lwip_htonl>
 8015a88:	4602      	mov	r2, r0
 8015a8a:	687b      	ldr	r3, [r7, #4]
 8015a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015a8e:	1ad3      	subs	r3, r2, r3
 8015a90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015a92:	8912      	ldrh	r2, [r2, #8]
 8015a94:	4413      	add	r3, r2
  while (seg != NULL &&
 8015a96:	69ba      	ldr	r2, [r7, #24]
 8015a98:	429a      	cmp	r2, r3
 8015a9a:	f4bf aeda 	bcs.w	8015852 <tcp_output+0x16a>
 8015a9e:	e000      	b.n	8015aa2 <tcp_output+0x3ba>
      break;
 8015aa0:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8015aa2:	687b      	ldr	r3, [r7, #4]
 8015aa4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015aa6:	2b00      	cmp	r3, #0
 8015aa8:	d108      	bne.n	8015abc <tcp_output+0x3d4>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8015aaa:	687b      	ldr	r3, [r7, #4]
 8015aac:	2200      	movs	r2, #0
 8015aae:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 8015ab2:	e004      	b.n	8015abe <tcp_output+0x3d6>
    goto output_done;
 8015ab4:	bf00      	nop
 8015ab6:	e002      	b.n	8015abe <tcp_output+0x3d6>
    goto output_done;
 8015ab8:	bf00      	nop
 8015aba:	e000      	b.n	8015abe <tcp_output+0x3d6>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8015abc:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8015abe:	687b      	ldr	r3, [r7, #4]
 8015ac0:	8b5b      	ldrh	r3, [r3, #26]
 8015ac2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8015ac6:	b29a      	uxth	r2, r3
 8015ac8:	687b      	ldr	r3, [r7, #4]
 8015aca:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8015acc:	2300      	movs	r3, #0
}
 8015ace:	4618      	mov	r0, r3
 8015ad0:	3728      	adds	r7, #40	; 0x28
 8015ad2:	46bd      	mov	sp, r7
 8015ad4:	bdb0      	pop	{r4, r5, r7, pc}
 8015ad6:	bf00      	nop

08015ad8 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8015ad8:	b580      	push	{r7, lr}
 8015ada:	b082      	sub	sp, #8
 8015adc:	af00      	add	r7, sp, #0
 8015ade:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8015ae0:	687b      	ldr	r3, [r7, #4]
 8015ae2:	2b00      	cmp	r3, #0
 8015ae4:	d106      	bne.n	8015af4 <tcp_output_segment_busy+0x1c>
 8015ae6:	4b09      	ldr	r3, [pc, #36]	; (8015b0c <tcp_output_segment_busy+0x34>)
 8015ae8:	f240 529a 	movw	r2, #1434	; 0x59a
 8015aec:	4908      	ldr	r1, [pc, #32]	; (8015b10 <tcp_output_segment_busy+0x38>)
 8015aee:	4809      	ldr	r0, [pc, #36]	; (8015b14 <tcp_output_segment_busy+0x3c>)
 8015af0:	f005 f8fa 	bl	801ace8 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8015af4:	687b      	ldr	r3, [r7, #4]
 8015af6:	685b      	ldr	r3, [r3, #4]
 8015af8:	7b9b      	ldrb	r3, [r3, #14]
 8015afa:	2b01      	cmp	r3, #1
 8015afc:	d001      	beq.n	8015b02 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8015afe:	2301      	movs	r3, #1
 8015b00:	e000      	b.n	8015b04 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8015b02:	2300      	movs	r3, #0
}
 8015b04:	4618      	mov	r0, r3
 8015b06:	3708      	adds	r7, #8
 8015b08:	46bd      	mov	sp, r7
 8015b0a:	bd80      	pop	{r7, pc}
 8015b0c:	08021884 	.word	0x08021884
 8015b10:	08021e20 	.word	0x08021e20
 8015b14:	080218d8 	.word	0x080218d8

08015b18 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8015b18:	b5b0      	push	{r4, r5, r7, lr}
 8015b1a:	b08c      	sub	sp, #48	; 0x30
 8015b1c:	af04      	add	r7, sp, #16
 8015b1e:	60f8      	str	r0, [r7, #12]
 8015b20:	60b9      	str	r1, [r7, #8]
 8015b22:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8015b24:	68fb      	ldr	r3, [r7, #12]
 8015b26:	2b00      	cmp	r3, #0
 8015b28:	d106      	bne.n	8015b38 <tcp_output_segment+0x20>
 8015b2a:	4b64      	ldr	r3, [pc, #400]	; (8015cbc <tcp_output_segment+0x1a4>)
 8015b2c:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 8015b30:	4963      	ldr	r1, [pc, #396]	; (8015cc0 <tcp_output_segment+0x1a8>)
 8015b32:	4864      	ldr	r0, [pc, #400]	; (8015cc4 <tcp_output_segment+0x1ac>)
 8015b34:	f005 f8d8 	bl	801ace8 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8015b38:	68bb      	ldr	r3, [r7, #8]
 8015b3a:	2b00      	cmp	r3, #0
 8015b3c:	d106      	bne.n	8015b4c <tcp_output_segment+0x34>
 8015b3e:	4b5f      	ldr	r3, [pc, #380]	; (8015cbc <tcp_output_segment+0x1a4>)
 8015b40:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8015b44:	4960      	ldr	r1, [pc, #384]	; (8015cc8 <tcp_output_segment+0x1b0>)
 8015b46:	485f      	ldr	r0, [pc, #380]	; (8015cc4 <tcp_output_segment+0x1ac>)
 8015b48:	f005 f8ce 	bl	801ace8 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8015b4c:	687b      	ldr	r3, [r7, #4]
 8015b4e:	2b00      	cmp	r3, #0
 8015b50:	d106      	bne.n	8015b60 <tcp_output_segment+0x48>
 8015b52:	4b5a      	ldr	r3, [pc, #360]	; (8015cbc <tcp_output_segment+0x1a4>)
 8015b54:	f240 52ba 	movw	r2, #1466	; 0x5ba
 8015b58:	495c      	ldr	r1, [pc, #368]	; (8015ccc <tcp_output_segment+0x1b4>)
 8015b5a:	485a      	ldr	r0, [pc, #360]	; (8015cc4 <tcp_output_segment+0x1ac>)
 8015b5c:	f005 f8c4 	bl	801ace8 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8015b60:	68f8      	ldr	r0, [r7, #12]
 8015b62:	f7ff ffb9 	bl	8015ad8 <tcp_output_segment_busy>
 8015b66:	4603      	mov	r3, r0
 8015b68:	2b00      	cmp	r3, #0
 8015b6a:	d001      	beq.n	8015b70 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8015b6c:	2300      	movs	r3, #0
 8015b6e:	e0a0      	b.n	8015cb2 <tcp_output_segment+0x19a>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8015b70:	68bb      	ldr	r3, [r7, #8]
 8015b72:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015b74:	68fb      	ldr	r3, [r7, #12]
 8015b76:	68dc      	ldr	r4, [r3, #12]
 8015b78:	4610      	mov	r0, r2
 8015b7a:	f7f8 ff3c 	bl	800e9f6 <lwip_htonl>
 8015b7e:	4603      	mov	r3, r0
 8015b80:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8015b82:	68bb      	ldr	r3, [r7, #8]
 8015b84:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8015b86:	68fb      	ldr	r3, [r7, #12]
 8015b88:	68dc      	ldr	r4, [r3, #12]
 8015b8a:	4610      	mov	r0, r2
 8015b8c:	f7f8 ff1e 	bl	800e9cc <lwip_htons>
 8015b90:	4603      	mov	r3, r0
 8015b92:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8015b94:	68bb      	ldr	r3, [r7, #8]
 8015b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015b98:	68ba      	ldr	r2, [r7, #8]
 8015b9a:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8015b9c:	441a      	add	r2, r3
 8015b9e:	68bb      	ldr	r3, [r7, #8]
 8015ba0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8015ba2:	68fb      	ldr	r3, [r7, #12]
 8015ba4:	68db      	ldr	r3, [r3, #12]
 8015ba6:	3314      	adds	r3, #20
 8015ba8:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8015baa:	68fb      	ldr	r3, [r7, #12]
 8015bac:	7a9b      	ldrb	r3, [r3, #10]
 8015bae:	f003 0301 	and.w	r3, r3, #1
 8015bb2:	2b00      	cmp	r3, #0
 8015bb4:	d015      	beq.n	8015be2 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8015bb6:	68bb      	ldr	r3, [r7, #8]
 8015bb8:	3304      	adds	r3, #4
 8015bba:	461a      	mov	r2, r3
 8015bbc:	6879      	ldr	r1, [r7, #4]
 8015bbe:	f44f 7006 	mov.w	r0, #536	; 0x218
 8015bc2:	f7fc fa33 	bl	801202c <tcp_eff_send_mss_netif>
 8015bc6:	4603      	mov	r3, r0
 8015bc8:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8015bca:	8b7b      	ldrh	r3, [r7, #26]
 8015bcc:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8015bd0:	4618      	mov	r0, r3
 8015bd2:	f7f8 ff10 	bl	800e9f6 <lwip_htonl>
 8015bd6:	4602      	mov	r2, r0
 8015bd8:	69fb      	ldr	r3, [r7, #28]
 8015bda:	601a      	str	r2, [r3, #0]
    opts += 1;
 8015bdc:	69fb      	ldr	r3, [r7, #28]
 8015bde:	3304      	adds	r3, #4
 8015be0:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8015be2:	68bb      	ldr	r3, [r7, #8]
 8015be4:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8015be8:	2b00      	cmp	r3, #0
 8015bea:	da02      	bge.n	8015bf2 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8015bec:	68bb      	ldr	r3, [r7, #8]
 8015bee:	2200      	movs	r2, #0
 8015bf0:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 8015bf2:	68bb      	ldr	r3, [r7, #8]
 8015bf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015bf6:	2b00      	cmp	r3, #0
 8015bf8:	d10c      	bne.n	8015c14 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8015bfa:	4b35      	ldr	r3, [pc, #212]	; (8015cd0 <tcp_output_segment+0x1b8>)
 8015bfc:	681a      	ldr	r2, [r3, #0]
 8015bfe:	68bb      	ldr	r3, [r7, #8]
 8015c00:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8015c02:	68fb      	ldr	r3, [r7, #12]
 8015c04:	68db      	ldr	r3, [r3, #12]
 8015c06:	685b      	ldr	r3, [r3, #4]
 8015c08:	4618      	mov	r0, r3
 8015c0a:	f7f8 fef4 	bl	800e9f6 <lwip_htonl>
 8015c0e:	4602      	mov	r2, r0
 8015c10:	68bb      	ldr	r3, [r7, #8]
 8015c12:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8015c14:	68fb      	ldr	r3, [r7, #12]
 8015c16:	68db      	ldr	r3, [r3, #12]
 8015c18:	461a      	mov	r2, r3
 8015c1a:	68fb      	ldr	r3, [r7, #12]
 8015c1c:	685b      	ldr	r3, [r3, #4]
 8015c1e:	685b      	ldr	r3, [r3, #4]
 8015c20:	1ad3      	subs	r3, r2, r3
 8015c22:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8015c24:	68fb      	ldr	r3, [r7, #12]
 8015c26:	685b      	ldr	r3, [r3, #4]
 8015c28:	8959      	ldrh	r1, [r3, #10]
 8015c2a:	68fb      	ldr	r3, [r7, #12]
 8015c2c:	685b      	ldr	r3, [r3, #4]
 8015c2e:	8b3a      	ldrh	r2, [r7, #24]
 8015c30:	1a8a      	subs	r2, r1, r2
 8015c32:	b292      	uxth	r2, r2
 8015c34:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8015c36:	68fb      	ldr	r3, [r7, #12]
 8015c38:	685b      	ldr	r3, [r3, #4]
 8015c3a:	8919      	ldrh	r1, [r3, #8]
 8015c3c:	68fb      	ldr	r3, [r7, #12]
 8015c3e:	685b      	ldr	r3, [r3, #4]
 8015c40:	8b3a      	ldrh	r2, [r7, #24]
 8015c42:	1a8a      	subs	r2, r1, r2
 8015c44:	b292      	uxth	r2, r2
 8015c46:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8015c48:	68fb      	ldr	r3, [r7, #12]
 8015c4a:	685b      	ldr	r3, [r3, #4]
 8015c4c:	68fa      	ldr	r2, [r7, #12]
 8015c4e:	68d2      	ldr	r2, [r2, #12]
 8015c50:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8015c52:	68fb      	ldr	r3, [r7, #12]
 8015c54:	68db      	ldr	r3, [r3, #12]
 8015c56:	2200      	movs	r2, #0
 8015c58:	741a      	strb	r2, [r3, #16]
 8015c5a:	2200      	movs	r2, #0
 8015c5c:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8015c5e:	68fb      	ldr	r3, [r7, #12]
 8015c60:	68db      	ldr	r3, [r3, #12]
 8015c62:	f103 0214 	add.w	r2, r3, #20
 8015c66:	68fb      	ldr	r3, [r7, #12]
 8015c68:	7a9b      	ldrb	r3, [r3, #10]
 8015c6a:	009b      	lsls	r3, r3, #2
 8015c6c:	f003 0304 	and.w	r3, r3, #4
 8015c70:	4413      	add	r3, r2
 8015c72:	69fa      	ldr	r2, [r7, #28]
 8015c74:	429a      	cmp	r2, r3
 8015c76:	d006      	beq.n	8015c86 <tcp_output_segment+0x16e>
 8015c78:	4b10      	ldr	r3, [pc, #64]	; (8015cbc <tcp_output_segment+0x1a4>)
 8015c7a:	f240 621c 	movw	r2, #1564	; 0x61c
 8015c7e:	4915      	ldr	r1, [pc, #84]	; (8015cd4 <tcp_output_segment+0x1bc>)
 8015c80:	4810      	ldr	r0, [pc, #64]	; (8015cc4 <tcp_output_segment+0x1ac>)
 8015c82:	f005 f831 	bl	801ace8 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8015c86:	68fb      	ldr	r3, [r7, #12]
 8015c88:	6858      	ldr	r0, [r3, #4]
 8015c8a:	68b9      	ldr	r1, [r7, #8]
 8015c8c:	68bb      	ldr	r3, [r7, #8]
 8015c8e:	1d1c      	adds	r4, r3, #4
 8015c90:	68bb      	ldr	r3, [r7, #8]
 8015c92:	7add      	ldrb	r5, [r3, #11]
 8015c94:	68bb      	ldr	r3, [r7, #8]
 8015c96:	7a9b      	ldrb	r3, [r3, #10]
 8015c98:	687a      	ldr	r2, [r7, #4]
 8015c9a:	9202      	str	r2, [sp, #8]
 8015c9c:	2206      	movs	r2, #6
 8015c9e:	9201      	str	r2, [sp, #4]
 8015ca0:	9300      	str	r3, [sp, #0]
 8015ca2:	462b      	mov	r3, r5
 8015ca4:	4622      	mov	r2, r4
 8015ca6:	f002 fe0d 	bl	80188c4 <ip4_output_if>
 8015caa:	4603      	mov	r3, r0
 8015cac:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8015cae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8015cb2:	4618      	mov	r0, r3
 8015cb4:	3720      	adds	r7, #32
 8015cb6:	46bd      	mov	sp, r7
 8015cb8:	bdb0      	pop	{r4, r5, r7, pc}
 8015cba:	bf00      	nop
 8015cbc:	08021884 	.word	0x08021884
 8015cc0:	08021e48 	.word	0x08021e48
 8015cc4:	080218d8 	.word	0x080218d8
 8015cc8:	08021e68 	.word	0x08021e68
 8015ccc:	08021e88 	.word	0x08021e88
 8015cd0:	20007ca4 	.word	0x20007ca4
 8015cd4:	08021eac 	.word	0x08021eac

08015cd8 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8015cd8:	b5b0      	push	{r4, r5, r7, lr}
 8015cda:	b084      	sub	sp, #16
 8015cdc:	af00      	add	r7, sp, #0
 8015cde:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8015ce0:	687b      	ldr	r3, [r7, #4]
 8015ce2:	2b00      	cmp	r3, #0
 8015ce4:	d106      	bne.n	8015cf4 <tcp_rexmit_rto_prepare+0x1c>
 8015ce6:	4b31      	ldr	r3, [pc, #196]	; (8015dac <tcp_rexmit_rto_prepare+0xd4>)
 8015ce8:	f240 6263 	movw	r2, #1635	; 0x663
 8015cec:	4930      	ldr	r1, [pc, #192]	; (8015db0 <tcp_rexmit_rto_prepare+0xd8>)
 8015cee:	4831      	ldr	r0, [pc, #196]	; (8015db4 <tcp_rexmit_rto_prepare+0xdc>)
 8015cf0:	f004 fffa 	bl	801ace8 <iprintf>

  if (pcb->unacked == NULL) {
 8015cf4:	687b      	ldr	r3, [r7, #4]
 8015cf6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015cf8:	2b00      	cmp	r3, #0
 8015cfa:	d102      	bne.n	8015d02 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8015cfc:	f06f 0305 	mvn.w	r3, #5
 8015d00:	e050      	b.n	8015da4 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8015d02:	687b      	ldr	r3, [r7, #4]
 8015d04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015d06:	60fb      	str	r3, [r7, #12]
 8015d08:	e00b      	b.n	8015d22 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8015d0a:	68f8      	ldr	r0, [r7, #12]
 8015d0c:	f7ff fee4 	bl	8015ad8 <tcp_output_segment_busy>
 8015d10:	4603      	mov	r3, r0
 8015d12:	2b00      	cmp	r3, #0
 8015d14:	d002      	beq.n	8015d1c <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8015d16:	f06f 0305 	mvn.w	r3, #5
 8015d1a:	e043      	b.n	8015da4 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8015d1c:	68fb      	ldr	r3, [r7, #12]
 8015d1e:	681b      	ldr	r3, [r3, #0]
 8015d20:	60fb      	str	r3, [r7, #12]
 8015d22:	68fb      	ldr	r3, [r7, #12]
 8015d24:	681b      	ldr	r3, [r3, #0]
 8015d26:	2b00      	cmp	r3, #0
 8015d28:	d1ef      	bne.n	8015d0a <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8015d2a:	68f8      	ldr	r0, [r7, #12]
 8015d2c:	f7ff fed4 	bl	8015ad8 <tcp_output_segment_busy>
 8015d30:	4603      	mov	r3, r0
 8015d32:	2b00      	cmp	r3, #0
 8015d34:	d002      	beq.n	8015d3c <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8015d36:	f06f 0305 	mvn.w	r3, #5
 8015d3a:	e033      	b.n	8015da4 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8015d3c:	687b      	ldr	r3, [r7, #4]
 8015d3e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8015d40:	68fb      	ldr	r3, [r7, #12]
 8015d42:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8015d44:	687b      	ldr	r3, [r7, #4]
 8015d46:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8015d48:	687b      	ldr	r3, [r7, #4]
 8015d4a:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8015d4c:	687b      	ldr	r3, [r7, #4]
 8015d4e:	2200      	movs	r2, #0
 8015d50:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8015d52:	687b      	ldr	r3, [r7, #4]
 8015d54:	8b5b      	ldrh	r3, [r3, #26]
 8015d56:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8015d5a:	b29a      	uxth	r2, r3
 8015d5c:	687b      	ldr	r3, [r7, #4]
 8015d5e:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8015d60:	68fb      	ldr	r3, [r7, #12]
 8015d62:	68db      	ldr	r3, [r3, #12]
 8015d64:	685b      	ldr	r3, [r3, #4]
 8015d66:	4618      	mov	r0, r3
 8015d68:	f7f8 fe45 	bl	800e9f6 <lwip_htonl>
 8015d6c:	4604      	mov	r4, r0
 8015d6e:	68fb      	ldr	r3, [r7, #12]
 8015d70:	891b      	ldrh	r3, [r3, #8]
 8015d72:	461d      	mov	r5, r3
 8015d74:	68fb      	ldr	r3, [r7, #12]
 8015d76:	68db      	ldr	r3, [r3, #12]
 8015d78:	899b      	ldrh	r3, [r3, #12]
 8015d7a:	b29b      	uxth	r3, r3
 8015d7c:	4618      	mov	r0, r3
 8015d7e:	f7f8 fe25 	bl	800e9cc <lwip_htons>
 8015d82:	4603      	mov	r3, r0
 8015d84:	b2db      	uxtb	r3, r3
 8015d86:	f003 0303 	and.w	r3, r3, #3
 8015d8a:	2b00      	cmp	r3, #0
 8015d8c:	d001      	beq.n	8015d92 <tcp_rexmit_rto_prepare+0xba>
 8015d8e:	2301      	movs	r3, #1
 8015d90:	e000      	b.n	8015d94 <tcp_rexmit_rto_prepare+0xbc>
 8015d92:	2300      	movs	r3, #0
 8015d94:	442b      	add	r3, r5
 8015d96:	18e2      	adds	r2, r4, r3
 8015d98:	687b      	ldr	r3, [r7, #4]
 8015d9a:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8015d9c:	687b      	ldr	r3, [r7, #4]
 8015d9e:	2200      	movs	r2, #0
 8015da0:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 8015da2:	2300      	movs	r3, #0
}
 8015da4:	4618      	mov	r0, r3
 8015da6:	3710      	adds	r7, #16
 8015da8:	46bd      	mov	sp, r7
 8015daa:	bdb0      	pop	{r4, r5, r7, pc}
 8015dac:	08021884 	.word	0x08021884
 8015db0:	08021ec0 	.word	0x08021ec0
 8015db4:	080218d8 	.word	0x080218d8

08015db8 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8015db8:	b580      	push	{r7, lr}
 8015dba:	b082      	sub	sp, #8
 8015dbc:	af00      	add	r7, sp, #0
 8015dbe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8015dc0:	687b      	ldr	r3, [r7, #4]
 8015dc2:	2b00      	cmp	r3, #0
 8015dc4:	d106      	bne.n	8015dd4 <tcp_rexmit_rto_commit+0x1c>
 8015dc6:	4b0d      	ldr	r3, [pc, #52]	; (8015dfc <tcp_rexmit_rto_commit+0x44>)
 8015dc8:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8015dcc:	490c      	ldr	r1, [pc, #48]	; (8015e00 <tcp_rexmit_rto_commit+0x48>)
 8015dce:	480d      	ldr	r0, [pc, #52]	; (8015e04 <tcp_rexmit_rto_commit+0x4c>)
 8015dd0:	f004 ff8a 	bl	801ace8 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8015dd4:	687b      	ldr	r3, [r7, #4]
 8015dd6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015dda:	2bff      	cmp	r3, #255	; 0xff
 8015ddc:	d007      	beq.n	8015dee <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8015dde:	687b      	ldr	r3, [r7, #4]
 8015de0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015de4:	3301      	adds	r3, #1
 8015de6:	b2da      	uxtb	r2, r3
 8015de8:	687b      	ldr	r3, [r7, #4]
 8015dea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8015dee:	6878      	ldr	r0, [r7, #4]
 8015df0:	f7ff fc7a 	bl	80156e8 <tcp_output>
}
 8015df4:	bf00      	nop
 8015df6:	3708      	adds	r7, #8
 8015df8:	46bd      	mov	sp, r7
 8015dfa:	bd80      	pop	{r7, pc}
 8015dfc:	08021884 	.word	0x08021884
 8015e00:	08021ee4 	.word	0x08021ee4
 8015e04:	080218d8 	.word	0x080218d8

08015e08 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8015e08:	b580      	push	{r7, lr}
 8015e0a:	b082      	sub	sp, #8
 8015e0c:	af00      	add	r7, sp, #0
 8015e0e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8015e10:	687b      	ldr	r3, [r7, #4]
 8015e12:	2b00      	cmp	r3, #0
 8015e14:	d106      	bne.n	8015e24 <tcp_rexmit_rto+0x1c>
 8015e16:	4b0a      	ldr	r3, [pc, #40]	; (8015e40 <tcp_rexmit_rto+0x38>)
 8015e18:	f240 62ad 	movw	r2, #1709	; 0x6ad
 8015e1c:	4909      	ldr	r1, [pc, #36]	; (8015e44 <tcp_rexmit_rto+0x3c>)
 8015e1e:	480a      	ldr	r0, [pc, #40]	; (8015e48 <tcp_rexmit_rto+0x40>)
 8015e20:	f004 ff62 	bl	801ace8 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8015e24:	6878      	ldr	r0, [r7, #4]
 8015e26:	f7ff ff57 	bl	8015cd8 <tcp_rexmit_rto_prepare>
 8015e2a:	4603      	mov	r3, r0
 8015e2c:	2b00      	cmp	r3, #0
 8015e2e:	d102      	bne.n	8015e36 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8015e30:	6878      	ldr	r0, [r7, #4]
 8015e32:	f7ff ffc1 	bl	8015db8 <tcp_rexmit_rto_commit>
  }
}
 8015e36:	bf00      	nop
 8015e38:	3708      	adds	r7, #8
 8015e3a:	46bd      	mov	sp, r7
 8015e3c:	bd80      	pop	{r7, pc}
 8015e3e:	bf00      	nop
 8015e40:	08021884 	.word	0x08021884
 8015e44:	08021f08 	.word	0x08021f08
 8015e48:	080218d8 	.word	0x080218d8

08015e4c <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8015e4c:	b590      	push	{r4, r7, lr}
 8015e4e:	b085      	sub	sp, #20
 8015e50:	af00      	add	r7, sp, #0
 8015e52:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8015e54:	687b      	ldr	r3, [r7, #4]
 8015e56:	2b00      	cmp	r3, #0
 8015e58:	d106      	bne.n	8015e68 <tcp_rexmit+0x1c>
 8015e5a:	4b2f      	ldr	r3, [pc, #188]	; (8015f18 <tcp_rexmit+0xcc>)
 8015e5c:	f240 62c1 	movw	r2, #1729	; 0x6c1
 8015e60:	492e      	ldr	r1, [pc, #184]	; (8015f1c <tcp_rexmit+0xd0>)
 8015e62:	482f      	ldr	r0, [pc, #188]	; (8015f20 <tcp_rexmit+0xd4>)
 8015e64:	f004 ff40 	bl	801ace8 <iprintf>

  if (pcb->unacked == NULL) {
 8015e68:	687b      	ldr	r3, [r7, #4]
 8015e6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015e6c:	2b00      	cmp	r3, #0
 8015e6e:	d102      	bne.n	8015e76 <tcp_rexmit+0x2a>
    return ERR_VAL;
 8015e70:	f06f 0305 	mvn.w	r3, #5
 8015e74:	e04c      	b.n	8015f10 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 8015e76:	687b      	ldr	r3, [r7, #4]
 8015e78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015e7a:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8015e7c:	68b8      	ldr	r0, [r7, #8]
 8015e7e:	f7ff fe2b 	bl	8015ad8 <tcp_output_segment_busy>
 8015e82:	4603      	mov	r3, r0
 8015e84:	2b00      	cmp	r3, #0
 8015e86:	d002      	beq.n	8015e8e <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8015e88:	f06f 0305 	mvn.w	r3, #5
 8015e8c:	e040      	b.n	8015f10 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8015e8e:	68bb      	ldr	r3, [r7, #8]
 8015e90:	681a      	ldr	r2, [r3, #0]
 8015e92:	687b      	ldr	r3, [r7, #4]
 8015e94:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 8015e96:	687b      	ldr	r3, [r7, #4]
 8015e98:	336c      	adds	r3, #108	; 0x6c
 8015e9a:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8015e9c:	e002      	b.n	8015ea4 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8015e9e:	68fb      	ldr	r3, [r7, #12]
 8015ea0:	681b      	ldr	r3, [r3, #0]
 8015ea2:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8015ea4:	68fb      	ldr	r3, [r7, #12]
 8015ea6:	681b      	ldr	r3, [r3, #0]
 8015ea8:	2b00      	cmp	r3, #0
 8015eaa:	d011      	beq.n	8015ed0 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8015eac:	68fb      	ldr	r3, [r7, #12]
 8015eae:	681b      	ldr	r3, [r3, #0]
 8015eb0:	68db      	ldr	r3, [r3, #12]
 8015eb2:	685b      	ldr	r3, [r3, #4]
 8015eb4:	4618      	mov	r0, r3
 8015eb6:	f7f8 fd9e 	bl	800e9f6 <lwip_htonl>
 8015eba:	4604      	mov	r4, r0
 8015ebc:	68bb      	ldr	r3, [r7, #8]
 8015ebe:	68db      	ldr	r3, [r3, #12]
 8015ec0:	685b      	ldr	r3, [r3, #4]
 8015ec2:	4618      	mov	r0, r3
 8015ec4:	f7f8 fd97 	bl	800e9f6 <lwip_htonl>
 8015ec8:	4603      	mov	r3, r0
 8015eca:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8015ecc:	2b00      	cmp	r3, #0
 8015ece:	dbe6      	blt.n	8015e9e <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8015ed0:	68fb      	ldr	r3, [r7, #12]
 8015ed2:	681a      	ldr	r2, [r3, #0]
 8015ed4:	68bb      	ldr	r3, [r7, #8]
 8015ed6:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8015ed8:	68fb      	ldr	r3, [r7, #12]
 8015eda:	68ba      	ldr	r2, [r7, #8]
 8015edc:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8015ede:	68bb      	ldr	r3, [r7, #8]
 8015ee0:	681b      	ldr	r3, [r3, #0]
 8015ee2:	2b00      	cmp	r3, #0
 8015ee4:	d103      	bne.n	8015eee <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8015ee6:	687b      	ldr	r3, [r7, #4]
 8015ee8:	2200      	movs	r2, #0
 8015eea:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8015eee:	687b      	ldr	r3, [r7, #4]
 8015ef0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015ef4:	2bff      	cmp	r3, #255	; 0xff
 8015ef6:	d007      	beq.n	8015f08 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8015ef8:	687b      	ldr	r3, [r7, #4]
 8015efa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015efe:	3301      	adds	r3, #1
 8015f00:	b2da      	uxtb	r2, r3
 8015f02:	687b      	ldr	r3, [r7, #4]
 8015f04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8015f08:	687b      	ldr	r3, [r7, #4]
 8015f0a:	2200      	movs	r2, #0
 8015f0c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8015f0e:	2300      	movs	r3, #0
}
 8015f10:	4618      	mov	r0, r3
 8015f12:	3714      	adds	r7, #20
 8015f14:	46bd      	mov	sp, r7
 8015f16:	bd90      	pop	{r4, r7, pc}
 8015f18:	08021884 	.word	0x08021884
 8015f1c:	08021f24 	.word	0x08021f24
 8015f20:	080218d8 	.word	0x080218d8

08015f24 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8015f24:	b580      	push	{r7, lr}
 8015f26:	b082      	sub	sp, #8
 8015f28:	af00      	add	r7, sp, #0
 8015f2a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8015f2c:	687b      	ldr	r3, [r7, #4]
 8015f2e:	2b00      	cmp	r3, #0
 8015f30:	d106      	bne.n	8015f40 <tcp_rexmit_fast+0x1c>
 8015f32:	4b2f      	ldr	r3, [pc, #188]	; (8015ff0 <tcp_rexmit_fast+0xcc>)
 8015f34:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8015f38:	492e      	ldr	r1, [pc, #184]	; (8015ff4 <tcp_rexmit_fast+0xd0>)
 8015f3a:	482f      	ldr	r0, [pc, #188]	; (8015ff8 <tcp_rexmit_fast+0xd4>)
 8015f3c:	f004 fed4 	bl	801ace8 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8015f40:	687b      	ldr	r3, [r7, #4]
 8015f42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015f44:	2b00      	cmp	r3, #0
 8015f46:	d04f      	beq.n	8015fe8 <tcp_rexmit_fast+0xc4>
 8015f48:	687b      	ldr	r3, [r7, #4]
 8015f4a:	8b5b      	ldrh	r3, [r3, #26]
 8015f4c:	f003 0304 	and.w	r3, r3, #4
 8015f50:	2b00      	cmp	r3, #0
 8015f52:	d149      	bne.n	8015fe8 <tcp_rexmit_fast+0xc4>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8015f54:	6878      	ldr	r0, [r7, #4]
 8015f56:	f7ff ff79 	bl	8015e4c <tcp_rexmit>
 8015f5a:	4603      	mov	r3, r0
 8015f5c:	2b00      	cmp	r3, #0
 8015f5e:	d143      	bne.n	8015fe8 <tcp_rexmit_fast+0xc4>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8015f60:	687b      	ldr	r3, [r7, #4]
 8015f62:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8015f66:	687b      	ldr	r3, [r7, #4]
 8015f68:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8015f6c:	429a      	cmp	r2, r3
 8015f6e:	d208      	bcs.n	8015f82 <tcp_rexmit_fast+0x5e>
 8015f70:	687b      	ldr	r3, [r7, #4]
 8015f72:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8015f76:	2b00      	cmp	r3, #0
 8015f78:	da00      	bge.n	8015f7c <tcp_rexmit_fast+0x58>
 8015f7a:	3301      	adds	r3, #1
 8015f7c:	105b      	asrs	r3, r3, #1
 8015f7e:	b29b      	uxth	r3, r3
 8015f80:	e007      	b.n	8015f92 <tcp_rexmit_fast+0x6e>
 8015f82:	687b      	ldr	r3, [r7, #4]
 8015f84:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8015f88:	2b00      	cmp	r3, #0
 8015f8a:	da00      	bge.n	8015f8e <tcp_rexmit_fast+0x6a>
 8015f8c:	3301      	adds	r3, #1
 8015f8e:	105b      	asrs	r3, r3, #1
 8015f90:	b29b      	uxth	r3, r3
 8015f92:	687a      	ldr	r2, [r7, #4]
 8015f94:	f8a2 304a 	strh.w	r3, [r2, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8015f98:	687b      	ldr	r3, [r7, #4]
 8015f9a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8015f9e:	461a      	mov	r2, r3
 8015fa0:	687b      	ldr	r3, [r7, #4]
 8015fa2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015fa4:	005b      	lsls	r3, r3, #1
 8015fa6:	429a      	cmp	r2, r3
 8015fa8:	d206      	bcs.n	8015fb8 <tcp_rexmit_fast+0x94>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8015faa:	687b      	ldr	r3, [r7, #4]
 8015fac:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015fae:	005b      	lsls	r3, r3, #1
 8015fb0:	b29a      	uxth	r2, r3
 8015fb2:	687b      	ldr	r3, [r7, #4]
 8015fb4:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8015fb8:	687b      	ldr	r3, [r7, #4]
 8015fba:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8015fbe:	687b      	ldr	r3, [r7, #4]
 8015fc0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015fc2:	4619      	mov	r1, r3
 8015fc4:	0049      	lsls	r1, r1, #1
 8015fc6:	440b      	add	r3, r1
 8015fc8:	b29b      	uxth	r3, r3
 8015fca:	4413      	add	r3, r2
 8015fcc:	b29a      	uxth	r2, r3
 8015fce:	687b      	ldr	r3, [r7, #4]
 8015fd0:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 8015fd4:	687b      	ldr	r3, [r7, #4]
 8015fd6:	8b5b      	ldrh	r3, [r3, #26]
 8015fd8:	f043 0304 	orr.w	r3, r3, #4
 8015fdc:	b29a      	uxth	r2, r3
 8015fde:	687b      	ldr	r3, [r7, #4]
 8015fe0:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8015fe2:	687b      	ldr	r3, [r7, #4]
 8015fe4:	2200      	movs	r2, #0
 8015fe6:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 8015fe8:	bf00      	nop
 8015fea:	3708      	adds	r7, #8
 8015fec:	46bd      	mov	sp, r7
 8015fee:	bd80      	pop	{r7, pc}
 8015ff0:	08021884 	.word	0x08021884
 8015ff4:	08021f3c 	.word	0x08021f3c
 8015ff8:	080218d8 	.word	0x080218d8

08015ffc <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8015ffc:	b580      	push	{r7, lr}
 8015ffe:	b086      	sub	sp, #24
 8016000:	af00      	add	r7, sp, #0
 8016002:	60f8      	str	r0, [r7, #12]
 8016004:	607b      	str	r3, [r7, #4]
 8016006:	460b      	mov	r3, r1
 8016008:	817b      	strh	r3, [r7, #10]
 801600a:	4613      	mov	r3, r2
 801600c:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801600e:	897a      	ldrh	r2, [r7, #10]
 8016010:	893b      	ldrh	r3, [r7, #8]
 8016012:	4413      	add	r3, r2
 8016014:	b29b      	uxth	r3, r3
 8016016:	3314      	adds	r3, #20
 8016018:	b29b      	uxth	r3, r3
 801601a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801601e:	4619      	mov	r1, r3
 8016020:	2022      	movs	r0, #34	; 0x22
 8016022:	f7f9 fd23 	bl	800fa6c <pbuf_alloc>
 8016026:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8016028:	697b      	ldr	r3, [r7, #20]
 801602a:	2b00      	cmp	r3, #0
 801602c:	d04e      	beq.n	80160cc <tcp_output_alloc_header_common+0xd0>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801602e:	697b      	ldr	r3, [r7, #20]
 8016030:	895b      	ldrh	r3, [r3, #10]
 8016032:	461a      	mov	r2, r3
 8016034:	897b      	ldrh	r3, [r7, #10]
 8016036:	3314      	adds	r3, #20
 8016038:	429a      	cmp	r2, r3
 801603a:	da06      	bge.n	801604a <tcp_output_alloc_header_common+0x4e>
 801603c:	4b26      	ldr	r3, [pc, #152]	; (80160d8 <tcp_output_alloc_header_common+0xdc>)
 801603e:	f240 7224 	movw	r2, #1828	; 0x724
 8016042:	4926      	ldr	r1, [pc, #152]	; (80160dc <tcp_output_alloc_header_common+0xe0>)
 8016044:	4826      	ldr	r0, [pc, #152]	; (80160e0 <tcp_output_alloc_header_common+0xe4>)
 8016046:	f004 fe4f 	bl	801ace8 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 801604a:	697b      	ldr	r3, [r7, #20]
 801604c:	685b      	ldr	r3, [r3, #4]
 801604e:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8016050:	8c3b      	ldrh	r3, [r7, #32]
 8016052:	4618      	mov	r0, r3
 8016054:	f7f8 fcba 	bl	800e9cc <lwip_htons>
 8016058:	4603      	mov	r3, r0
 801605a:	461a      	mov	r2, r3
 801605c:	693b      	ldr	r3, [r7, #16]
 801605e:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8016060:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8016062:	4618      	mov	r0, r3
 8016064:	f7f8 fcb2 	bl	800e9cc <lwip_htons>
 8016068:	4603      	mov	r3, r0
 801606a:	461a      	mov	r2, r3
 801606c:	693b      	ldr	r3, [r7, #16]
 801606e:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8016070:	693b      	ldr	r3, [r7, #16]
 8016072:	687a      	ldr	r2, [r7, #4]
 8016074:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8016076:	68f8      	ldr	r0, [r7, #12]
 8016078:	f7f8 fcbd 	bl	800e9f6 <lwip_htonl>
 801607c:	4602      	mov	r2, r0
 801607e:	693b      	ldr	r3, [r7, #16]
 8016080:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8016082:	897b      	ldrh	r3, [r7, #10]
 8016084:	089b      	lsrs	r3, r3, #2
 8016086:	b29b      	uxth	r3, r3
 8016088:	3305      	adds	r3, #5
 801608a:	b29b      	uxth	r3, r3
 801608c:	031b      	lsls	r3, r3, #12
 801608e:	b29a      	uxth	r2, r3
 8016090:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8016094:	b29b      	uxth	r3, r3
 8016096:	4313      	orrs	r3, r2
 8016098:	b29b      	uxth	r3, r3
 801609a:	4618      	mov	r0, r3
 801609c:	f7f8 fc96 	bl	800e9cc <lwip_htons>
 80160a0:	4603      	mov	r3, r0
 80160a2:	461a      	mov	r2, r3
 80160a4:	693b      	ldr	r3, [r7, #16]
 80160a6:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 80160a8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80160aa:	4618      	mov	r0, r3
 80160ac:	f7f8 fc8e 	bl	800e9cc <lwip_htons>
 80160b0:	4603      	mov	r3, r0
 80160b2:	461a      	mov	r2, r3
 80160b4:	693b      	ldr	r3, [r7, #16]
 80160b6:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 80160b8:	693b      	ldr	r3, [r7, #16]
 80160ba:	2200      	movs	r2, #0
 80160bc:	741a      	strb	r2, [r3, #16]
 80160be:	2200      	movs	r2, #0
 80160c0:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 80160c2:	693b      	ldr	r3, [r7, #16]
 80160c4:	2200      	movs	r2, #0
 80160c6:	749a      	strb	r2, [r3, #18]
 80160c8:	2200      	movs	r2, #0
 80160ca:	74da      	strb	r2, [r3, #19]
  }
  return p;
 80160cc:	697b      	ldr	r3, [r7, #20]
}
 80160ce:	4618      	mov	r0, r3
 80160d0:	3718      	adds	r7, #24
 80160d2:	46bd      	mov	sp, r7
 80160d4:	bd80      	pop	{r7, pc}
 80160d6:	bf00      	nop
 80160d8:	08021884 	.word	0x08021884
 80160dc:	08021f5c 	.word	0x08021f5c
 80160e0:	080218d8 	.word	0x080218d8

080160e4 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 80160e4:	b5b0      	push	{r4, r5, r7, lr}
 80160e6:	b08a      	sub	sp, #40	; 0x28
 80160e8:	af04      	add	r7, sp, #16
 80160ea:	60f8      	str	r0, [r7, #12]
 80160ec:	607b      	str	r3, [r7, #4]
 80160ee:	460b      	mov	r3, r1
 80160f0:	817b      	strh	r3, [r7, #10]
 80160f2:	4613      	mov	r3, r2
 80160f4:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 80160f6:	68fb      	ldr	r3, [r7, #12]
 80160f8:	2b00      	cmp	r3, #0
 80160fa:	d106      	bne.n	801610a <tcp_output_alloc_header+0x26>
 80160fc:	4b15      	ldr	r3, [pc, #84]	; (8016154 <tcp_output_alloc_header+0x70>)
 80160fe:	f240 7242 	movw	r2, #1858	; 0x742
 8016102:	4915      	ldr	r1, [pc, #84]	; (8016158 <tcp_output_alloc_header+0x74>)
 8016104:	4815      	ldr	r0, [pc, #84]	; (801615c <tcp_output_alloc_header+0x78>)
 8016106:	f004 fdef 	bl	801ace8 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801610a:	68fb      	ldr	r3, [r7, #12]
 801610c:	6a58      	ldr	r0, [r3, #36]	; 0x24
 801610e:	68fb      	ldr	r3, [r7, #12]
 8016110:	8adb      	ldrh	r3, [r3, #22]
 8016112:	68fa      	ldr	r2, [r7, #12]
 8016114:	8b12      	ldrh	r2, [r2, #24]
 8016116:	68f9      	ldr	r1, [r7, #12]
 8016118:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 801611a:	893d      	ldrh	r5, [r7, #8]
 801611c:	897c      	ldrh	r4, [r7, #10]
 801611e:	9103      	str	r1, [sp, #12]
 8016120:	2110      	movs	r1, #16
 8016122:	9102      	str	r1, [sp, #8]
 8016124:	9201      	str	r2, [sp, #4]
 8016126:	9300      	str	r3, [sp, #0]
 8016128:	687b      	ldr	r3, [r7, #4]
 801612a:	462a      	mov	r2, r5
 801612c:	4621      	mov	r1, r4
 801612e:	f7ff ff65 	bl	8015ffc <tcp_output_alloc_header_common>
 8016132:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8016134:	697b      	ldr	r3, [r7, #20]
 8016136:	2b00      	cmp	r3, #0
 8016138:	d006      	beq.n	8016148 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801613a:	68fb      	ldr	r3, [r7, #12]
 801613c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801613e:	68fa      	ldr	r2, [r7, #12]
 8016140:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8016142:	441a      	add	r2, r3
 8016144:	68fb      	ldr	r3, [r7, #12]
 8016146:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 8016148:	697b      	ldr	r3, [r7, #20]
}
 801614a:	4618      	mov	r0, r3
 801614c:	3718      	adds	r7, #24
 801614e:	46bd      	mov	sp, r7
 8016150:	bdb0      	pop	{r4, r5, r7, pc}
 8016152:	bf00      	nop
 8016154:	08021884 	.word	0x08021884
 8016158:	08021f8c 	.word	0x08021f8c
 801615c:	080218d8 	.word	0x080218d8

08016160 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8016160:	b580      	push	{r7, lr}
 8016162:	b088      	sub	sp, #32
 8016164:	af00      	add	r7, sp, #0
 8016166:	60f8      	str	r0, [r7, #12]
 8016168:	60b9      	str	r1, [r7, #8]
 801616a:	4611      	mov	r1, r2
 801616c:	461a      	mov	r2, r3
 801616e:	460b      	mov	r3, r1
 8016170:	71fb      	strb	r3, [r7, #7]
 8016172:	4613      	mov	r3, r2
 8016174:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8016176:	2300      	movs	r3, #0
 8016178:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801617a:	68bb      	ldr	r3, [r7, #8]
 801617c:	2b00      	cmp	r3, #0
 801617e:	d106      	bne.n	801618e <tcp_output_fill_options+0x2e>
 8016180:	4b13      	ldr	r3, [pc, #76]	; (80161d0 <tcp_output_fill_options+0x70>)
 8016182:	f240 7256 	movw	r2, #1878	; 0x756
 8016186:	4913      	ldr	r1, [pc, #76]	; (80161d4 <tcp_output_fill_options+0x74>)
 8016188:	4813      	ldr	r0, [pc, #76]	; (80161d8 <tcp_output_fill_options+0x78>)
 801618a:	f004 fdad 	bl	801ace8 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 801618e:	68bb      	ldr	r3, [r7, #8]
 8016190:	685b      	ldr	r3, [r3, #4]
 8016192:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8016194:	69bb      	ldr	r3, [r7, #24]
 8016196:	3314      	adds	r3, #20
 8016198:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 801619a:	69bb      	ldr	r3, [r7, #24]
 801619c:	f103 0214 	add.w	r2, r3, #20
 80161a0:	8bfb      	ldrh	r3, [r7, #30]
 80161a2:	009b      	lsls	r3, r3, #2
 80161a4:	4619      	mov	r1, r3
 80161a6:	79fb      	ldrb	r3, [r7, #7]
 80161a8:	009b      	lsls	r3, r3, #2
 80161aa:	f003 0304 	and.w	r3, r3, #4
 80161ae:	440b      	add	r3, r1
 80161b0:	4413      	add	r3, r2
 80161b2:	697a      	ldr	r2, [r7, #20]
 80161b4:	429a      	cmp	r2, r3
 80161b6:	d006      	beq.n	80161c6 <tcp_output_fill_options+0x66>
 80161b8:	4b05      	ldr	r3, [pc, #20]	; (80161d0 <tcp_output_fill_options+0x70>)
 80161ba:	f240 7275 	movw	r2, #1909	; 0x775
 80161be:	4907      	ldr	r1, [pc, #28]	; (80161dc <tcp_output_fill_options+0x7c>)
 80161c0:	4805      	ldr	r0, [pc, #20]	; (80161d8 <tcp_output_fill_options+0x78>)
 80161c2:	f004 fd91 	bl	801ace8 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 80161c6:	bf00      	nop
 80161c8:	3720      	adds	r7, #32
 80161ca:	46bd      	mov	sp, r7
 80161cc:	bd80      	pop	{r7, pc}
 80161ce:	bf00      	nop
 80161d0:	08021884 	.word	0x08021884
 80161d4:	08021fb4 	.word	0x08021fb4
 80161d8:	080218d8 	.word	0x080218d8
 80161dc:	08021eac 	.word	0x08021eac

080161e0 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 80161e0:	b580      	push	{r7, lr}
 80161e2:	b08a      	sub	sp, #40	; 0x28
 80161e4:	af04      	add	r7, sp, #16
 80161e6:	60f8      	str	r0, [r7, #12]
 80161e8:	60b9      	str	r1, [r7, #8]
 80161ea:	607a      	str	r2, [r7, #4]
 80161ec:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 80161ee:	68bb      	ldr	r3, [r7, #8]
 80161f0:	2b00      	cmp	r3, #0
 80161f2:	d106      	bne.n	8016202 <tcp_output_control_segment+0x22>
 80161f4:	4b1c      	ldr	r3, [pc, #112]	; (8016268 <tcp_output_control_segment+0x88>)
 80161f6:	f240 7287 	movw	r2, #1927	; 0x787
 80161fa:	491c      	ldr	r1, [pc, #112]	; (801626c <tcp_output_control_segment+0x8c>)
 80161fc:	481c      	ldr	r0, [pc, #112]	; (8016270 <tcp_output_control_segment+0x90>)
 80161fe:	f004 fd73 	bl	801ace8 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8016202:	683a      	ldr	r2, [r7, #0]
 8016204:	6879      	ldr	r1, [r7, #4]
 8016206:	68f8      	ldr	r0, [r7, #12]
 8016208:	f7fe fad4 	bl	80147b4 <tcp_route>
 801620c:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 801620e:	693b      	ldr	r3, [r7, #16]
 8016210:	2b00      	cmp	r3, #0
 8016212:	d102      	bne.n	801621a <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8016214:	23fc      	movs	r3, #252	; 0xfc
 8016216:	75fb      	strb	r3, [r7, #23]
 8016218:	e01c      	b.n	8016254 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 801621a:	68fb      	ldr	r3, [r7, #12]
 801621c:	2b00      	cmp	r3, #0
 801621e:	d006      	beq.n	801622e <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8016220:	68fb      	ldr	r3, [r7, #12]
 8016222:	7adb      	ldrb	r3, [r3, #11]
 8016224:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8016226:	68fb      	ldr	r3, [r7, #12]
 8016228:	7a9b      	ldrb	r3, [r3, #10]
 801622a:	757b      	strb	r3, [r7, #21]
 801622c:	e003      	b.n	8016236 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 801622e:	23ff      	movs	r3, #255	; 0xff
 8016230:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8016232:	2300      	movs	r3, #0
 8016234:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8016236:	7dba      	ldrb	r2, [r7, #22]
 8016238:	693b      	ldr	r3, [r7, #16]
 801623a:	9302      	str	r3, [sp, #8]
 801623c:	2306      	movs	r3, #6
 801623e:	9301      	str	r3, [sp, #4]
 8016240:	7d7b      	ldrb	r3, [r7, #21]
 8016242:	9300      	str	r3, [sp, #0]
 8016244:	4613      	mov	r3, r2
 8016246:	683a      	ldr	r2, [r7, #0]
 8016248:	6879      	ldr	r1, [r7, #4]
 801624a:	68b8      	ldr	r0, [r7, #8]
 801624c:	f002 fb3a 	bl	80188c4 <ip4_output_if>
 8016250:	4603      	mov	r3, r0
 8016252:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8016254:	68b8      	ldr	r0, [r7, #8]
 8016256:	f7f9 fee9 	bl	801002c <pbuf_free>
  return err;
 801625a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801625e:	4618      	mov	r0, r3
 8016260:	3718      	adds	r7, #24
 8016262:	46bd      	mov	sp, r7
 8016264:	bd80      	pop	{r7, pc}
 8016266:	bf00      	nop
 8016268:	08021884 	.word	0x08021884
 801626c:	08021fdc 	.word	0x08021fdc
 8016270:	080218d8 	.word	0x080218d8

08016274 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8016274:	b590      	push	{r4, r7, lr}
 8016276:	b08b      	sub	sp, #44	; 0x2c
 8016278:	af04      	add	r7, sp, #16
 801627a:	60f8      	str	r0, [r7, #12]
 801627c:	60b9      	str	r1, [r7, #8]
 801627e:	607a      	str	r2, [r7, #4]
 8016280:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8016282:	683b      	ldr	r3, [r7, #0]
 8016284:	2b00      	cmp	r3, #0
 8016286:	d106      	bne.n	8016296 <tcp_rst+0x22>
 8016288:	4b1f      	ldr	r3, [pc, #124]	; (8016308 <tcp_rst+0x94>)
 801628a:	f240 72c4 	movw	r2, #1988	; 0x7c4
 801628e:	491f      	ldr	r1, [pc, #124]	; (801630c <tcp_rst+0x98>)
 8016290:	481f      	ldr	r0, [pc, #124]	; (8016310 <tcp_rst+0x9c>)
 8016292:	f004 fd29 	bl	801ace8 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8016296:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016298:	2b00      	cmp	r3, #0
 801629a:	d106      	bne.n	80162aa <tcp_rst+0x36>
 801629c:	4b1a      	ldr	r3, [pc, #104]	; (8016308 <tcp_rst+0x94>)
 801629e:	f240 72c5 	movw	r2, #1989	; 0x7c5
 80162a2:	491c      	ldr	r1, [pc, #112]	; (8016314 <tcp_rst+0xa0>)
 80162a4:	481a      	ldr	r0, [pc, #104]	; (8016310 <tcp_rst+0x9c>)
 80162a6:	f004 fd1f 	bl	801ace8 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80162aa:	2300      	movs	r3, #0
 80162ac:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 80162ae:	f246 0308 	movw	r3, #24584	; 0x6008
 80162b2:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 80162b4:	7dfb      	ldrb	r3, [r7, #23]
 80162b6:	b29c      	uxth	r4, r3
 80162b8:	68b8      	ldr	r0, [r7, #8]
 80162ba:	f7f8 fb9c 	bl	800e9f6 <lwip_htonl>
 80162be:	4602      	mov	r2, r0
 80162c0:	8abb      	ldrh	r3, [r7, #20]
 80162c2:	9303      	str	r3, [sp, #12]
 80162c4:	2314      	movs	r3, #20
 80162c6:	9302      	str	r3, [sp, #8]
 80162c8:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80162ca:	9301      	str	r3, [sp, #4]
 80162cc:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80162ce:	9300      	str	r3, [sp, #0]
 80162d0:	4613      	mov	r3, r2
 80162d2:	2200      	movs	r2, #0
 80162d4:	4621      	mov	r1, r4
 80162d6:	6878      	ldr	r0, [r7, #4]
 80162d8:	f7ff fe90 	bl	8015ffc <tcp_output_alloc_header_common>
 80162dc:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 80162de:	693b      	ldr	r3, [r7, #16]
 80162e0:	2b00      	cmp	r3, #0
 80162e2:	d00c      	beq.n	80162fe <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 80162e4:	7dfb      	ldrb	r3, [r7, #23]
 80162e6:	2200      	movs	r2, #0
 80162e8:	6939      	ldr	r1, [r7, #16]
 80162ea:	68f8      	ldr	r0, [r7, #12]
 80162ec:	f7ff ff38 	bl	8016160 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 80162f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80162f2:	683a      	ldr	r2, [r7, #0]
 80162f4:	6939      	ldr	r1, [r7, #16]
 80162f6:	68f8      	ldr	r0, [r7, #12]
 80162f8:	f7ff ff72 	bl	80161e0 <tcp_output_control_segment>
 80162fc:	e000      	b.n	8016300 <tcp_rst+0x8c>
    return;
 80162fe:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8016300:	371c      	adds	r7, #28
 8016302:	46bd      	mov	sp, r7
 8016304:	bd90      	pop	{r4, r7, pc}
 8016306:	bf00      	nop
 8016308:	08021884 	.word	0x08021884
 801630c:	08022008 	.word	0x08022008
 8016310:	080218d8 	.word	0x080218d8
 8016314:	08022024 	.word	0x08022024

08016318 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8016318:	b590      	push	{r4, r7, lr}
 801631a:	b087      	sub	sp, #28
 801631c:	af00      	add	r7, sp, #0
 801631e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8016320:	2300      	movs	r3, #0
 8016322:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8016324:	2300      	movs	r3, #0
 8016326:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8016328:	687b      	ldr	r3, [r7, #4]
 801632a:	2b00      	cmp	r3, #0
 801632c:	d106      	bne.n	801633c <tcp_send_empty_ack+0x24>
 801632e:	4b28      	ldr	r3, [pc, #160]	; (80163d0 <tcp_send_empty_ack+0xb8>)
 8016330:	f240 72ea 	movw	r2, #2026	; 0x7ea
 8016334:	4927      	ldr	r1, [pc, #156]	; (80163d4 <tcp_send_empty_ack+0xbc>)
 8016336:	4828      	ldr	r0, [pc, #160]	; (80163d8 <tcp_send_empty_ack+0xc0>)
 8016338:	f004 fcd6 	bl	801ace8 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801633c:	7dfb      	ldrb	r3, [r7, #23]
 801633e:	009b      	lsls	r3, r3, #2
 8016340:	b2db      	uxtb	r3, r3
 8016342:	f003 0304 	and.w	r3, r3, #4
 8016346:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8016348:	7d7b      	ldrb	r3, [r7, #21]
 801634a:	b29c      	uxth	r4, r3
 801634c:	687b      	ldr	r3, [r7, #4]
 801634e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016350:	4618      	mov	r0, r3
 8016352:	f7f8 fb50 	bl	800e9f6 <lwip_htonl>
 8016356:	4603      	mov	r3, r0
 8016358:	2200      	movs	r2, #0
 801635a:	4621      	mov	r1, r4
 801635c:	6878      	ldr	r0, [r7, #4]
 801635e:	f7ff fec1 	bl	80160e4 <tcp_output_alloc_header>
 8016362:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8016364:	693b      	ldr	r3, [r7, #16]
 8016366:	2b00      	cmp	r3, #0
 8016368:	d109      	bne.n	801637e <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801636a:	687b      	ldr	r3, [r7, #4]
 801636c:	8b5b      	ldrh	r3, [r3, #26]
 801636e:	f043 0303 	orr.w	r3, r3, #3
 8016372:	b29a      	uxth	r2, r3
 8016374:	687b      	ldr	r3, [r7, #4]
 8016376:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8016378:	f06f 0301 	mvn.w	r3, #1
 801637c:	e023      	b.n	80163c6 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 801637e:	7dbb      	ldrb	r3, [r7, #22]
 8016380:	7dfa      	ldrb	r2, [r7, #23]
 8016382:	6939      	ldr	r1, [r7, #16]
 8016384:	6878      	ldr	r0, [r7, #4]
 8016386:	f7ff feeb 	bl	8016160 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801638a:	687a      	ldr	r2, [r7, #4]
 801638c:	687b      	ldr	r3, [r7, #4]
 801638e:	3304      	adds	r3, #4
 8016390:	6939      	ldr	r1, [r7, #16]
 8016392:	6878      	ldr	r0, [r7, #4]
 8016394:	f7ff ff24 	bl	80161e0 <tcp_output_control_segment>
 8016398:	4603      	mov	r3, r0
 801639a:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 801639c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80163a0:	2b00      	cmp	r3, #0
 80163a2:	d007      	beq.n	80163b4 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80163a4:	687b      	ldr	r3, [r7, #4]
 80163a6:	8b5b      	ldrh	r3, [r3, #26]
 80163a8:	f043 0303 	orr.w	r3, r3, #3
 80163ac:	b29a      	uxth	r2, r3
 80163ae:	687b      	ldr	r3, [r7, #4]
 80163b0:	835a      	strh	r2, [r3, #26]
 80163b2:	e006      	b.n	80163c2 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80163b4:	687b      	ldr	r3, [r7, #4]
 80163b6:	8b5b      	ldrh	r3, [r3, #26]
 80163b8:	f023 0303 	bic.w	r3, r3, #3
 80163bc:	b29a      	uxth	r2, r3
 80163be:	687b      	ldr	r3, [r7, #4]
 80163c0:	835a      	strh	r2, [r3, #26]
  }

  return err;
 80163c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80163c6:	4618      	mov	r0, r3
 80163c8:	371c      	adds	r7, #28
 80163ca:	46bd      	mov	sp, r7
 80163cc:	bd90      	pop	{r4, r7, pc}
 80163ce:	bf00      	nop
 80163d0:	08021884 	.word	0x08021884
 80163d4:	08022040 	.word	0x08022040
 80163d8:	080218d8 	.word	0x080218d8

080163dc <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 80163dc:	b590      	push	{r4, r7, lr}
 80163de:	b087      	sub	sp, #28
 80163e0:	af00      	add	r7, sp, #0
 80163e2:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80163e4:	2300      	movs	r3, #0
 80163e6:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 80163e8:	687b      	ldr	r3, [r7, #4]
 80163ea:	2b00      	cmp	r3, #0
 80163ec:	d106      	bne.n	80163fc <tcp_keepalive+0x20>
 80163ee:	4b18      	ldr	r3, [pc, #96]	; (8016450 <tcp_keepalive+0x74>)
 80163f0:	f640 0224 	movw	r2, #2084	; 0x824
 80163f4:	4917      	ldr	r1, [pc, #92]	; (8016454 <tcp_keepalive+0x78>)
 80163f6:	4818      	ldr	r0, [pc, #96]	; (8016458 <tcp_keepalive+0x7c>)
 80163f8:	f004 fc76 	bl	801ace8 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 80163fc:	7dfb      	ldrb	r3, [r7, #23]
 80163fe:	b29c      	uxth	r4, r3
 8016400:	687b      	ldr	r3, [r7, #4]
 8016402:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016404:	3b01      	subs	r3, #1
 8016406:	4618      	mov	r0, r3
 8016408:	f7f8 faf5 	bl	800e9f6 <lwip_htonl>
 801640c:	4603      	mov	r3, r0
 801640e:	2200      	movs	r2, #0
 8016410:	4621      	mov	r1, r4
 8016412:	6878      	ldr	r0, [r7, #4]
 8016414:	f7ff fe66 	bl	80160e4 <tcp_output_alloc_header>
 8016418:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801641a:	693b      	ldr	r3, [r7, #16]
 801641c:	2b00      	cmp	r3, #0
 801641e:	d102      	bne.n	8016426 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8016420:	f04f 33ff 	mov.w	r3, #4294967295
 8016424:	e010      	b.n	8016448 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8016426:	7dfb      	ldrb	r3, [r7, #23]
 8016428:	2200      	movs	r2, #0
 801642a:	6939      	ldr	r1, [r7, #16]
 801642c:	6878      	ldr	r0, [r7, #4]
 801642e:	f7ff fe97 	bl	8016160 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8016432:	687a      	ldr	r2, [r7, #4]
 8016434:	687b      	ldr	r3, [r7, #4]
 8016436:	3304      	adds	r3, #4
 8016438:	6939      	ldr	r1, [r7, #16]
 801643a:	6878      	ldr	r0, [r7, #4]
 801643c:	f7ff fed0 	bl	80161e0 <tcp_output_control_segment>
 8016440:	4603      	mov	r3, r0
 8016442:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8016444:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8016448:	4618      	mov	r0, r3
 801644a:	371c      	adds	r7, #28
 801644c:	46bd      	mov	sp, r7
 801644e:	bd90      	pop	{r4, r7, pc}
 8016450:	08021884 	.word	0x08021884
 8016454:	08022060 	.word	0x08022060
 8016458:	080218d8 	.word	0x080218d8

0801645c <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 801645c:	b590      	push	{r4, r7, lr}
 801645e:	b08b      	sub	sp, #44	; 0x2c
 8016460:	af00      	add	r7, sp, #0
 8016462:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8016464:	2300      	movs	r3, #0
 8016466:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801646a:	687b      	ldr	r3, [r7, #4]
 801646c:	2b00      	cmp	r3, #0
 801646e:	d106      	bne.n	801647e <tcp_zero_window_probe+0x22>
 8016470:	4b4c      	ldr	r3, [pc, #304]	; (80165a4 <tcp_zero_window_probe+0x148>)
 8016472:	f640 024f 	movw	r2, #2127	; 0x84f
 8016476:	494c      	ldr	r1, [pc, #304]	; (80165a8 <tcp_zero_window_probe+0x14c>)
 8016478:	484c      	ldr	r0, [pc, #304]	; (80165ac <tcp_zero_window_probe+0x150>)
 801647a:	f004 fc35 	bl	801ace8 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801647e:	687b      	ldr	r3, [r7, #4]
 8016480:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016482:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8016484:	6a3b      	ldr	r3, [r7, #32]
 8016486:	2b00      	cmp	r3, #0
 8016488:	d101      	bne.n	801648e <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 801648a:	2300      	movs	r3, #0
 801648c:	e086      	b.n	801659c <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 801648e:	687b      	ldr	r3, [r7, #4]
 8016490:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8016494:	2bff      	cmp	r3, #255	; 0xff
 8016496:	d007      	beq.n	80164a8 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8016498:	687b      	ldr	r3, [r7, #4]
 801649a:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 801649e:	3301      	adds	r3, #1
 80164a0:	b2da      	uxtb	r2, r3
 80164a2:	687b      	ldr	r3, [r7, #4]
 80164a4:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 80164a8:	6a3b      	ldr	r3, [r7, #32]
 80164aa:	68db      	ldr	r3, [r3, #12]
 80164ac:	899b      	ldrh	r3, [r3, #12]
 80164ae:	b29b      	uxth	r3, r3
 80164b0:	4618      	mov	r0, r3
 80164b2:	f7f8 fa8b 	bl	800e9cc <lwip_htons>
 80164b6:	4603      	mov	r3, r0
 80164b8:	b2db      	uxtb	r3, r3
 80164ba:	f003 0301 	and.w	r3, r3, #1
 80164be:	2b00      	cmp	r3, #0
 80164c0:	d005      	beq.n	80164ce <tcp_zero_window_probe+0x72>
 80164c2:	6a3b      	ldr	r3, [r7, #32]
 80164c4:	891b      	ldrh	r3, [r3, #8]
 80164c6:	2b00      	cmp	r3, #0
 80164c8:	d101      	bne.n	80164ce <tcp_zero_window_probe+0x72>
 80164ca:	2301      	movs	r3, #1
 80164cc:	e000      	b.n	80164d0 <tcp_zero_window_probe+0x74>
 80164ce:	2300      	movs	r3, #0
 80164d0:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 80164d2:	7ffb      	ldrb	r3, [r7, #31]
 80164d4:	2b00      	cmp	r3, #0
 80164d6:	bf0c      	ite	eq
 80164d8:	2301      	moveq	r3, #1
 80164da:	2300      	movne	r3, #0
 80164dc:	b2db      	uxtb	r3, r3
 80164de:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 80164e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80164e4:	b299      	uxth	r1, r3
 80164e6:	6a3b      	ldr	r3, [r7, #32]
 80164e8:	68db      	ldr	r3, [r3, #12]
 80164ea:	685b      	ldr	r3, [r3, #4]
 80164ec:	8bba      	ldrh	r2, [r7, #28]
 80164ee:	6878      	ldr	r0, [r7, #4]
 80164f0:	f7ff fdf8 	bl	80160e4 <tcp_output_alloc_header>
 80164f4:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 80164f6:	69bb      	ldr	r3, [r7, #24]
 80164f8:	2b00      	cmp	r3, #0
 80164fa:	d102      	bne.n	8016502 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 80164fc:	f04f 33ff 	mov.w	r3, #4294967295
 8016500:	e04c      	b.n	801659c <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8016502:	69bb      	ldr	r3, [r7, #24]
 8016504:	685b      	ldr	r3, [r3, #4]
 8016506:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8016508:	7ffb      	ldrb	r3, [r7, #31]
 801650a:	2b00      	cmp	r3, #0
 801650c:	d011      	beq.n	8016532 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801650e:	697b      	ldr	r3, [r7, #20]
 8016510:	899b      	ldrh	r3, [r3, #12]
 8016512:	b29b      	uxth	r3, r3
 8016514:	b21b      	sxth	r3, r3
 8016516:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801651a:	b21c      	sxth	r4, r3
 801651c:	2011      	movs	r0, #17
 801651e:	f7f8 fa55 	bl	800e9cc <lwip_htons>
 8016522:	4603      	mov	r3, r0
 8016524:	b21b      	sxth	r3, r3
 8016526:	4323      	orrs	r3, r4
 8016528:	b21b      	sxth	r3, r3
 801652a:	b29a      	uxth	r2, r3
 801652c:	697b      	ldr	r3, [r7, #20]
 801652e:	819a      	strh	r2, [r3, #12]
 8016530:	e010      	b.n	8016554 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8016532:	69bb      	ldr	r3, [r7, #24]
 8016534:	685b      	ldr	r3, [r3, #4]
 8016536:	3314      	adds	r3, #20
 8016538:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801653a:	6a3b      	ldr	r3, [r7, #32]
 801653c:	6858      	ldr	r0, [r3, #4]
 801653e:	6a3b      	ldr	r3, [r7, #32]
 8016540:	685b      	ldr	r3, [r3, #4]
 8016542:	891a      	ldrh	r2, [r3, #8]
 8016544:	6a3b      	ldr	r3, [r7, #32]
 8016546:	891b      	ldrh	r3, [r3, #8]
 8016548:	1ad3      	subs	r3, r2, r3
 801654a:	b29b      	uxth	r3, r3
 801654c:	2201      	movs	r2, #1
 801654e:	6939      	ldr	r1, [r7, #16]
 8016550:	f7f9 ff72 	bl	8010438 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8016554:	6a3b      	ldr	r3, [r7, #32]
 8016556:	68db      	ldr	r3, [r3, #12]
 8016558:	685b      	ldr	r3, [r3, #4]
 801655a:	4618      	mov	r0, r3
 801655c:	f7f8 fa4b 	bl	800e9f6 <lwip_htonl>
 8016560:	4603      	mov	r3, r0
 8016562:	3301      	adds	r3, #1
 8016564:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8016566:	687b      	ldr	r3, [r7, #4]
 8016568:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801656a:	68fb      	ldr	r3, [r7, #12]
 801656c:	1ad3      	subs	r3, r2, r3
 801656e:	2b00      	cmp	r3, #0
 8016570:	da02      	bge.n	8016578 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8016572:	687b      	ldr	r3, [r7, #4]
 8016574:	68fa      	ldr	r2, [r7, #12]
 8016576:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8016578:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801657c:	2200      	movs	r2, #0
 801657e:	69b9      	ldr	r1, [r7, #24]
 8016580:	6878      	ldr	r0, [r7, #4]
 8016582:	f7ff fded 	bl	8016160 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8016586:	687a      	ldr	r2, [r7, #4]
 8016588:	687b      	ldr	r3, [r7, #4]
 801658a:	3304      	adds	r3, #4
 801658c:	69b9      	ldr	r1, [r7, #24]
 801658e:	6878      	ldr	r0, [r7, #4]
 8016590:	f7ff fe26 	bl	80161e0 <tcp_output_control_segment>
 8016594:	4603      	mov	r3, r0
 8016596:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8016598:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 801659c:	4618      	mov	r0, r3
 801659e:	372c      	adds	r7, #44	; 0x2c
 80165a0:	46bd      	mov	sp, r7
 80165a2:	bd90      	pop	{r4, r7, pc}
 80165a4:	08021884 	.word	0x08021884
 80165a8:	0802207c 	.word	0x0802207c
 80165ac:	080218d8 	.word	0x080218d8

080165b0 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 80165b0:	b580      	push	{r7, lr}
 80165b2:	b082      	sub	sp, #8
 80165b4:	af00      	add	r7, sp, #0
 80165b6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 80165b8:	f7fa f82c 	bl	8010614 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 80165bc:	4b0a      	ldr	r3, [pc, #40]	; (80165e8 <tcpip_tcp_timer+0x38>)
 80165be:	681b      	ldr	r3, [r3, #0]
 80165c0:	2b00      	cmp	r3, #0
 80165c2:	d103      	bne.n	80165cc <tcpip_tcp_timer+0x1c>
 80165c4:	4b09      	ldr	r3, [pc, #36]	; (80165ec <tcpip_tcp_timer+0x3c>)
 80165c6:	681b      	ldr	r3, [r3, #0]
 80165c8:	2b00      	cmp	r3, #0
 80165ca:	d005      	beq.n	80165d8 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 80165cc:	2200      	movs	r2, #0
 80165ce:	4908      	ldr	r1, [pc, #32]	; (80165f0 <tcpip_tcp_timer+0x40>)
 80165d0:	20fa      	movs	r0, #250	; 0xfa
 80165d2:	f000 f8f1 	bl	80167b8 <sys_timeout>
 80165d6:	e002      	b.n	80165de <tcpip_tcp_timer+0x2e>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 80165d8:	4b06      	ldr	r3, [pc, #24]	; (80165f4 <tcpip_tcp_timer+0x44>)
 80165da:	2200      	movs	r2, #0
 80165dc:	601a      	str	r2, [r3, #0]
  }
}
 80165de:	bf00      	nop
 80165e0:	3708      	adds	r7, #8
 80165e2:	46bd      	mov	sp, r7
 80165e4:	bd80      	pop	{r7, pc}
 80165e6:	bf00      	nop
 80165e8:	20007ca0 	.word	0x20007ca0
 80165ec:	20007cb0 	.word	0x20007cb0
 80165f0:	080165b1 	.word	0x080165b1
 80165f4:	200008d0 	.word	0x200008d0

080165f8 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 80165f8:	b580      	push	{r7, lr}
 80165fa:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 80165fc:	4b0a      	ldr	r3, [pc, #40]	; (8016628 <tcp_timer_needed+0x30>)
 80165fe:	681b      	ldr	r3, [r3, #0]
 8016600:	2b00      	cmp	r3, #0
 8016602:	d10f      	bne.n	8016624 <tcp_timer_needed+0x2c>
 8016604:	4b09      	ldr	r3, [pc, #36]	; (801662c <tcp_timer_needed+0x34>)
 8016606:	681b      	ldr	r3, [r3, #0]
 8016608:	2b00      	cmp	r3, #0
 801660a:	d103      	bne.n	8016614 <tcp_timer_needed+0x1c>
 801660c:	4b08      	ldr	r3, [pc, #32]	; (8016630 <tcp_timer_needed+0x38>)
 801660e:	681b      	ldr	r3, [r3, #0]
 8016610:	2b00      	cmp	r3, #0
 8016612:	d007      	beq.n	8016624 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8016614:	4b04      	ldr	r3, [pc, #16]	; (8016628 <tcp_timer_needed+0x30>)
 8016616:	2201      	movs	r2, #1
 8016618:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801661a:	2200      	movs	r2, #0
 801661c:	4905      	ldr	r1, [pc, #20]	; (8016634 <tcp_timer_needed+0x3c>)
 801661e:	20fa      	movs	r0, #250	; 0xfa
 8016620:	f000 f8ca 	bl	80167b8 <sys_timeout>
  }
}
 8016624:	bf00      	nop
 8016626:	bd80      	pop	{r7, pc}
 8016628:	200008d0 	.word	0x200008d0
 801662c:	20007ca0 	.word	0x20007ca0
 8016630:	20007cb0 	.word	0x20007cb0
 8016634:	080165b1 	.word	0x080165b1

08016638 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8016638:	b580      	push	{r7, lr}
 801663a:	b086      	sub	sp, #24
 801663c:	af00      	add	r7, sp, #0
 801663e:	60f8      	str	r0, [r7, #12]
 8016640:	60b9      	str	r1, [r7, #8]
 8016642:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8016644:	200a      	movs	r0, #10
 8016646:	f7f8 fe77 	bl	800f338 <memp_malloc>
 801664a:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801664c:	693b      	ldr	r3, [r7, #16]
 801664e:	2b00      	cmp	r3, #0
 8016650:	d109      	bne.n	8016666 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8016652:	693b      	ldr	r3, [r7, #16]
 8016654:	2b00      	cmp	r3, #0
 8016656:	d151      	bne.n	80166fc <sys_timeout_abs+0xc4>
 8016658:	4b2a      	ldr	r3, [pc, #168]	; (8016704 <sys_timeout_abs+0xcc>)
 801665a:	22be      	movs	r2, #190	; 0xbe
 801665c:	492a      	ldr	r1, [pc, #168]	; (8016708 <sys_timeout_abs+0xd0>)
 801665e:	482b      	ldr	r0, [pc, #172]	; (801670c <sys_timeout_abs+0xd4>)
 8016660:	f004 fb42 	bl	801ace8 <iprintf>
    return;
 8016664:	e04a      	b.n	80166fc <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8016666:	693b      	ldr	r3, [r7, #16]
 8016668:	2200      	movs	r2, #0
 801666a:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801666c:	693b      	ldr	r3, [r7, #16]
 801666e:	68ba      	ldr	r2, [r7, #8]
 8016670:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8016672:	693b      	ldr	r3, [r7, #16]
 8016674:	687a      	ldr	r2, [r7, #4]
 8016676:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8016678:	693b      	ldr	r3, [r7, #16]
 801667a:	68fa      	ldr	r2, [r7, #12]
 801667c:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801667e:	4b24      	ldr	r3, [pc, #144]	; (8016710 <sys_timeout_abs+0xd8>)
 8016680:	681b      	ldr	r3, [r3, #0]
 8016682:	2b00      	cmp	r3, #0
 8016684:	d103      	bne.n	801668e <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8016686:	4a22      	ldr	r2, [pc, #136]	; (8016710 <sys_timeout_abs+0xd8>)
 8016688:	693b      	ldr	r3, [r7, #16]
 801668a:	6013      	str	r3, [r2, #0]
    return;
 801668c:	e037      	b.n	80166fe <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801668e:	693b      	ldr	r3, [r7, #16]
 8016690:	685a      	ldr	r2, [r3, #4]
 8016692:	4b1f      	ldr	r3, [pc, #124]	; (8016710 <sys_timeout_abs+0xd8>)
 8016694:	681b      	ldr	r3, [r3, #0]
 8016696:	685b      	ldr	r3, [r3, #4]
 8016698:	1ad3      	subs	r3, r2, r3
 801669a:	0fdb      	lsrs	r3, r3, #31
 801669c:	f003 0301 	and.w	r3, r3, #1
 80166a0:	b2db      	uxtb	r3, r3
 80166a2:	2b00      	cmp	r3, #0
 80166a4:	d007      	beq.n	80166b6 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 80166a6:	4b1a      	ldr	r3, [pc, #104]	; (8016710 <sys_timeout_abs+0xd8>)
 80166a8:	681a      	ldr	r2, [r3, #0]
 80166aa:	693b      	ldr	r3, [r7, #16]
 80166ac:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80166ae:	4a18      	ldr	r2, [pc, #96]	; (8016710 <sys_timeout_abs+0xd8>)
 80166b0:	693b      	ldr	r3, [r7, #16]
 80166b2:	6013      	str	r3, [r2, #0]
 80166b4:	e023      	b.n	80166fe <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 80166b6:	4b16      	ldr	r3, [pc, #88]	; (8016710 <sys_timeout_abs+0xd8>)
 80166b8:	681b      	ldr	r3, [r3, #0]
 80166ba:	617b      	str	r3, [r7, #20]
 80166bc:	e01a      	b.n	80166f4 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 80166be:	697b      	ldr	r3, [r7, #20]
 80166c0:	681b      	ldr	r3, [r3, #0]
 80166c2:	2b00      	cmp	r3, #0
 80166c4:	d00b      	beq.n	80166de <sys_timeout_abs+0xa6>
 80166c6:	693b      	ldr	r3, [r7, #16]
 80166c8:	685a      	ldr	r2, [r3, #4]
 80166ca:	697b      	ldr	r3, [r7, #20]
 80166cc:	681b      	ldr	r3, [r3, #0]
 80166ce:	685b      	ldr	r3, [r3, #4]
 80166d0:	1ad3      	subs	r3, r2, r3
 80166d2:	0fdb      	lsrs	r3, r3, #31
 80166d4:	f003 0301 	and.w	r3, r3, #1
 80166d8:	b2db      	uxtb	r3, r3
 80166da:	2b00      	cmp	r3, #0
 80166dc:	d007      	beq.n	80166ee <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 80166de:	697b      	ldr	r3, [r7, #20]
 80166e0:	681a      	ldr	r2, [r3, #0]
 80166e2:	693b      	ldr	r3, [r7, #16]
 80166e4:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 80166e6:	697b      	ldr	r3, [r7, #20]
 80166e8:	693a      	ldr	r2, [r7, #16]
 80166ea:	601a      	str	r2, [r3, #0]
        break;
 80166ec:	e007      	b.n	80166fe <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 80166ee:	697b      	ldr	r3, [r7, #20]
 80166f0:	681b      	ldr	r3, [r3, #0]
 80166f2:	617b      	str	r3, [r7, #20]
 80166f4:	697b      	ldr	r3, [r7, #20]
 80166f6:	2b00      	cmp	r3, #0
 80166f8:	d1e1      	bne.n	80166be <sys_timeout_abs+0x86>
 80166fa:	e000      	b.n	80166fe <sys_timeout_abs+0xc6>
    return;
 80166fc:	bf00      	nop
      }
    }
  }
}
 80166fe:	3718      	adds	r7, #24
 8016700:	46bd      	mov	sp, r7
 8016702:	bd80      	pop	{r7, pc}
 8016704:	080220a0 	.word	0x080220a0
 8016708:	080220d4 	.word	0x080220d4
 801670c:	08022114 	.word	0x08022114
 8016710:	200008c8 	.word	0x200008c8

08016714 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8016714:	b580      	push	{r7, lr}
 8016716:	b086      	sub	sp, #24
 8016718:	af00      	add	r7, sp, #0
 801671a:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801671c:	687b      	ldr	r3, [r7, #4]
 801671e:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8016720:	697b      	ldr	r3, [r7, #20]
 8016722:	685b      	ldr	r3, [r3, #4]
 8016724:	4798      	blx	r3

  now = sys_now();
 8016726:	f7f3 f80f 	bl	8009748 <sys_now>
 801672a:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801672c:	697b      	ldr	r3, [r7, #20]
 801672e:	681a      	ldr	r2, [r3, #0]
 8016730:	4b0f      	ldr	r3, [pc, #60]	; (8016770 <lwip_cyclic_timer+0x5c>)
 8016732:	681b      	ldr	r3, [r3, #0]
 8016734:	4413      	add	r3, r2
 8016736:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8016738:	68fa      	ldr	r2, [r7, #12]
 801673a:	693b      	ldr	r3, [r7, #16]
 801673c:	1ad3      	subs	r3, r2, r3
 801673e:	0fdb      	lsrs	r3, r3, #31
 8016740:	f003 0301 	and.w	r3, r3, #1
 8016744:	b2db      	uxtb	r3, r3
 8016746:	2b00      	cmp	r3, #0
 8016748:	d009      	beq.n	801675e <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801674a:	697b      	ldr	r3, [r7, #20]
 801674c:	681a      	ldr	r2, [r3, #0]
 801674e:	693b      	ldr	r3, [r7, #16]
 8016750:	4413      	add	r3, r2
 8016752:	687a      	ldr	r2, [r7, #4]
 8016754:	4907      	ldr	r1, [pc, #28]	; (8016774 <lwip_cyclic_timer+0x60>)
 8016756:	4618      	mov	r0, r3
 8016758:	f7ff ff6e 	bl	8016638 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801675c:	e004      	b.n	8016768 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801675e:	687a      	ldr	r2, [r7, #4]
 8016760:	4904      	ldr	r1, [pc, #16]	; (8016774 <lwip_cyclic_timer+0x60>)
 8016762:	68f8      	ldr	r0, [r7, #12]
 8016764:	f7ff ff68 	bl	8016638 <sys_timeout_abs>
}
 8016768:	bf00      	nop
 801676a:	3718      	adds	r7, #24
 801676c:	46bd      	mov	sp, r7
 801676e:	bd80      	pop	{r7, pc}
 8016770:	200008cc 	.word	0x200008cc
 8016774:	08016715 	.word	0x08016715

08016778 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8016778:	b580      	push	{r7, lr}
 801677a:	b082      	sub	sp, #8
 801677c:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801677e:	2301      	movs	r3, #1
 8016780:	607b      	str	r3, [r7, #4]
 8016782:	e00e      	b.n	80167a2 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8016784:	4a0a      	ldr	r2, [pc, #40]	; (80167b0 <sys_timeouts_init+0x38>)
 8016786:	687b      	ldr	r3, [r7, #4]
 8016788:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801678c:	687b      	ldr	r3, [r7, #4]
 801678e:	00db      	lsls	r3, r3, #3
 8016790:	4a07      	ldr	r2, [pc, #28]	; (80167b0 <sys_timeouts_init+0x38>)
 8016792:	4413      	add	r3, r2
 8016794:	461a      	mov	r2, r3
 8016796:	4907      	ldr	r1, [pc, #28]	; (80167b4 <sys_timeouts_init+0x3c>)
 8016798:	f000 f80e 	bl	80167b8 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801679c:	687b      	ldr	r3, [r7, #4]
 801679e:	3301      	adds	r3, #1
 80167a0:	607b      	str	r3, [r7, #4]
 80167a2:	687b      	ldr	r3, [r7, #4]
 80167a4:	2b02      	cmp	r3, #2
 80167a6:	d9ed      	bls.n	8016784 <sys_timeouts_init+0xc>
  }
}
 80167a8:	bf00      	nop
 80167aa:	3708      	adds	r7, #8
 80167ac:	46bd      	mov	sp, r7
 80167ae:	bd80      	pop	{r7, pc}
 80167b0:	080244c4 	.word	0x080244c4
 80167b4:	08016715 	.word	0x08016715

080167b8 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 80167b8:	b580      	push	{r7, lr}
 80167ba:	b086      	sub	sp, #24
 80167bc:	af00      	add	r7, sp, #0
 80167be:	60f8      	str	r0, [r7, #12]
 80167c0:	60b9      	str	r1, [r7, #8]
 80167c2:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 80167c4:	68fb      	ldr	r3, [r7, #12]
 80167c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80167ca:	d306      	bcc.n	80167da <sys_timeout+0x22>
 80167cc:	4b0a      	ldr	r3, [pc, #40]	; (80167f8 <sys_timeout+0x40>)
 80167ce:	f240 1229 	movw	r2, #297	; 0x129
 80167d2:	490a      	ldr	r1, [pc, #40]	; (80167fc <sys_timeout+0x44>)
 80167d4:	480a      	ldr	r0, [pc, #40]	; (8016800 <sys_timeout+0x48>)
 80167d6:	f004 fa87 	bl	801ace8 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 80167da:	f7f2 ffb5 	bl	8009748 <sys_now>
 80167de:	4602      	mov	r2, r0
 80167e0:	68fb      	ldr	r3, [r7, #12]
 80167e2:	4413      	add	r3, r2
 80167e4:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 80167e6:	687a      	ldr	r2, [r7, #4]
 80167e8:	68b9      	ldr	r1, [r7, #8]
 80167ea:	6978      	ldr	r0, [r7, #20]
 80167ec:	f7ff ff24 	bl	8016638 <sys_timeout_abs>
#endif
}
 80167f0:	bf00      	nop
 80167f2:	3718      	adds	r7, #24
 80167f4:	46bd      	mov	sp, r7
 80167f6:	bd80      	pop	{r7, pc}
 80167f8:	080220a0 	.word	0x080220a0
 80167fc:	0802213c 	.word	0x0802213c
 8016800:	08022114 	.word	0x08022114

08016804 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8016804:	b580      	push	{r7, lr}
 8016806:	b084      	sub	sp, #16
 8016808:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801680a:	f7f2 ff9d 	bl	8009748 <sys_now>
 801680e:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 8016810:	4b17      	ldr	r3, [pc, #92]	; (8016870 <sys_check_timeouts+0x6c>)
 8016812:	681b      	ldr	r3, [r3, #0]
 8016814:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8016816:	68bb      	ldr	r3, [r7, #8]
 8016818:	2b00      	cmp	r3, #0
 801681a:	d022      	beq.n	8016862 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801681c:	68bb      	ldr	r3, [r7, #8]
 801681e:	685b      	ldr	r3, [r3, #4]
 8016820:	68fa      	ldr	r2, [r7, #12]
 8016822:	1ad3      	subs	r3, r2, r3
 8016824:	0fdb      	lsrs	r3, r3, #31
 8016826:	f003 0301 	and.w	r3, r3, #1
 801682a:	b2db      	uxtb	r3, r3
 801682c:	2b00      	cmp	r3, #0
 801682e:	d11a      	bne.n	8016866 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8016830:	68bb      	ldr	r3, [r7, #8]
 8016832:	681b      	ldr	r3, [r3, #0]
 8016834:	4a0e      	ldr	r2, [pc, #56]	; (8016870 <sys_check_timeouts+0x6c>)
 8016836:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8016838:	68bb      	ldr	r3, [r7, #8]
 801683a:	689b      	ldr	r3, [r3, #8]
 801683c:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801683e:	68bb      	ldr	r3, [r7, #8]
 8016840:	68db      	ldr	r3, [r3, #12]
 8016842:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8016844:	68bb      	ldr	r3, [r7, #8]
 8016846:	685b      	ldr	r3, [r3, #4]
 8016848:	4a0a      	ldr	r2, [pc, #40]	; (8016874 <sys_check_timeouts+0x70>)
 801684a:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801684c:	68b9      	ldr	r1, [r7, #8]
 801684e:	200a      	movs	r0, #10
 8016850:	f7f8 fdc4 	bl	800f3dc <memp_free>
    if (handler != NULL) {
 8016854:	687b      	ldr	r3, [r7, #4]
 8016856:	2b00      	cmp	r3, #0
 8016858:	d0da      	beq.n	8016810 <sys_check_timeouts+0xc>
      handler(arg);
 801685a:	687b      	ldr	r3, [r7, #4]
 801685c:	6838      	ldr	r0, [r7, #0]
 801685e:	4798      	blx	r3
  do {
 8016860:	e7d6      	b.n	8016810 <sys_check_timeouts+0xc>
      return;
 8016862:	bf00      	nop
 8016864:	e000      	b.n	8016868 <sys_check_timeouts+0x64>
      return;
 8016866:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8016868:	3710      	adds	r7, #16
 801686a:	46bd      	mov	sp, r7
 801686c:	bd80      	pop	{r7, pc}
 801686e:	bf00      	nop
 8016870:	200008c8 	.word	0x200008c8
 8016874:	200008cc 	.word	0x200008cc

08016878 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 8016878:	b580      	push	{r7, lr}
 801687a:	b082      	sub	sp, #8
 801687c:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801687e:	4b16      	ldr	r3, [pc, #88]	; (80168d8 <sys_timeouts_sleeptime+0x60>)
 8016880:	681b      	ldr	r3, [r3, #0]
 8016882:	2b00      	cmp	r3, #0
 8016884:	d102      	bne.n	801688c <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 8016886:	f04f 33ff 	mov.w	r3, #4294967295
 801688a:	e020      	b.n	80168ce <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 801688c:	f7f2 ff5c 	bl	8009748 <sys_now>
 8016890:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 8016892:	4b11      	ldr	r3, [pc, #68]	; (80168d8 <sys_timeouts_sleeptime+0x60>)
 8016894:	681b      	ldr	r3, [r3, #0]
 8016896:	685a      	ldr	r2, [r3, #4]
 8016898:	687b      	ldr	r3, [r7, #4]
 801689a:	1ad3      	subs	r3, r2, r3
 801689c:	0fdb      	lsrs	r3, r3, #31
 801689e:	f003 0301 	and.w	r3, r3, #1
 80168a2:	b2db      	uxtb	r3, r3
 80168a4:	2b00      	cmp	r3, #0
 80168a6:	d001      	beq.n	80168ac <sys_timeouts_sleeptime+0x34>
    return 0;
 80168a8:	2300      	movs	r3, #0
 80168aa:	e010      	b.n	80168ce <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 80168ac:	4b0a      	ldr	r3, [pc, #40]	; (80168d8 <sys_timeouts_sleeptime+0x60>)
 80168ae:	681b      	ldr	r3, [r3, #0]
 80168b0:	685a      	ldr	r2, [r3, #4]
 80168b2:	687b      	ldr	r3, [r7, #4]
 80168b4:	1ad3      	subs	r3, r2, r3
 80168b6:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 80168b8:	683b      	ldr	r3, [r7, #0]
 80168ba:	2b00      	cmp	r3, #0
 80168bc:	da06      	bge.n	80168cc <sys_timeouts_sleeptime+0x54>
 80168be:	4b07      	ldr	r3, [pc, #28]	; (80168dc <sys_timeouts_sleeptime+0x64>)
 80168c0:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 80168c4:	4906      	ldr	r1, [pc, #24]	; (80168e0 <sys_timeouts_sleeptime+0x68>)
 80168c6:	4807      	ldr	r0, [pc, #28]	; (80168e4 <sys_timeouts_sleeptime+0x6c>)
 80168c8:	f004 fa0e 	bl	801ace8 <iprintf>
    return ret;
 80168cc:	683b      	ldr	r3, [r7, #0]
  }
}
 80168ce:	4618      	mov	r0, r3
 80168d0:	3708      	adds	r7, #8
 80168d2:	46bd      	mov	sp, r7
 80168d4:	bd80      	pop	{r7, pc}
 80168d6:	bf00      	nop
 80168d8:	200008c8 	.word	0x200008c8
 80168dc:	080220a0 	.word	0x080220a0
 80168e0:	08022174 	.word	0x08022174
 80168e4:	08022114 	.word	0x08022114

080168e8 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 80168e8:	b580      	push	{r7, lr}
 80168ea:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80168ec:	f004 fa78 	bl	801ade0 <rand>
 80168f0:	4603      	mov	r3, r0
 80168f2:	b29b      	uxth	r3, r3
 80168f4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80168f8:	b29b      	uxth	r3, r3
 80168fa:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 80168fe:	b29a      	uxth	r2, r3
 8016900:	4b01      	ldr	r3, [pc, #4]	; (8016908 <udp_init+0x20>)
 8016902:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8016904:	bf00      	nop
 8016906:	bd80      	pop	{r7, pc}
 8016908:	2000001c 	.word	0x2000001c

0801690c <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 801690c:	b480      	push	{r7}
 801690e:	b083      	sub	sp, #12
 8016910:	af00      	add	r7, sp, #0
  u16_t n = 0;
 8016912:	2300      	movs	r3, #0
 8016914:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 8016916:	4b17      	ldr	r3, [pc, #92]	; (8016974 <udp_new_port+0x68>)
 8016918:	881b      	ldrh	r3, [r3, #0]
 801691a:	1c5a      	adds	r2, r3, #1
 801691c:	b291      	uxth	r1, r2
 801691e:	4a15      	ldr	r2, [pc, #84]	; (8016974 <udp_new_port+0x68>)
 8016920:	8011      	strh	r1, [r2, #0]
 8016922:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016926:	4293      	cmp	r3, r2
 8016928:	d103      	bne.n	8016932 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801692a:	4b12      	ldr	r3, [pc, #72]	; (8016974 <udp_new_port+0x68>)
 801692c:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8016930:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8016932:	4b11      	ldr	r3, [pc, #68]	; (8016978 <udp_new_port+0x6c>)
 8016934:	681b      	ldr	r3, [r3, #0]
 8016936:	603b      	str	r3, [r7, #0]
 8016938:	e011      	b.n	801695e <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801693a:	683b      	ldr	r3, [r7, #0]
 801693c:	8a5a      	ldrh	r2, [r3, #18]
 801693e:	4b0d      	ldr	r3, [pc, #52]	; (8016974 <udp_new_port+0x68>)
 8016940:	881b      	ldrh	r3, [r3, #0]
 8016942:	429a      	cmp	r2, r3
 8016944:	d108      	bne.n	8016958 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 8016946:	88fb      	ldrh	r3, [r7, #6]
 8016948:	3301      	adds	r3, #1
 801694a:	80fb      	strh	r3, [r7, #6]
 801694c:	88fb      	ldrh	r3, [r7, #6]
 801694e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8016952:	d3e0      	bcc.n	8016916 <udp_new_port+0xa>
        return 0;
 8016954:	2300      	movs	r3, #0
 8016956:	e007      	b.n	8016968 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8016958:	683b      	ldr	r3, [r7, #0]
 801695a:	68db      	ldr	r3, [r3, #12]
 801695c:	603b      	str	r3, [r7, #0]
 801695e:	683b      	ldr	r3, [r7, #0]
 8016960:	2b00      	cmp	r3, #0
 8016962:	d1ea      	bne.n	801693a <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 8016964:	4b03      	ldr	r3, [pc, #12]	; (8016974 <udp_new_port+0x68>)
 8016966:	881b      	ldrh	r3, [r3, #0]
}
 8016968:	4618      	mov	r0, r3
 801696a:	370c      	adds	r7, #12
 801696c:	46bd      	mov	sp, r7
 801696e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016972:	4770      	bx	lr
 8016974:	2000001c 	.word	0x2000001c
 8016978:	20007cb8 	.word	0x20007cb8

0801697c <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 801697c:	b580      	push	{r7, lr}
 801697e:	b084      	sub	sp, #16
 8016980:	af00      	add	r7, sp, #0
 8016982:	60f8      	str	r0, [r7, #12]
 8016984:	60b9      	str	r1, [r7, #8]
 8016986:	4613      	mov	r3, r2
 8016988:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801698a:	68fb      	ldr	r3, [r7, #12]
 801698c:	2b00      	cmp	r3, #0
 801698e:	d105      	bne.n	801699c <udp_input_local_match+0x20>
 8016990:	4b27      	ldr	r3, [pc, #156]	; (8016a30 <udp_input_local_match+0xb4>)
 8016992:	2287      	movs	r2, #135	; 0x87
 8016994:	4927      	ldr	r1, [pc, #156]	; (8016a34 <udp_input_local_match+0xb8>)
 8016996:	4828      	ldr	r0, [pc, #160]	; (8016a38 <udp_input_local_match+0xbc>)
 8016998:	f004 f9a6 	bl	801ace8 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801699c:	68bb      	ldr	r3, [r7, #8]
 801699e:	2b00      	cmp	r3, #0
 80169a0:	d105      	bne.n	80169ae <udp_input_local_match+0x32>
 80169a2:	4b23      	ldr	r3, [pc, #140]	; (8016a30 <udp_input_local_match+0xb4>)
 80169a4:	2288      	movs	r2, #136	; 0x88
 80169a6:	4925      	ldr	r1, [pc, #148]	; (8016a3c <udp_input_local_match+0xc0>)
 80169a8:	4823      	ldr	r0, [pc, #140]	; (8016a38 <udp_input_local_match+0xbc>)
 80169aa:	f004 f99d 	bl	801ace8 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80169ae:	68fb      	ldr	r3, [r7, #12]
 80169b0:	7a1b      	ldrb	r3, [r3, #8]
 80169b2:	2b00      	cmp	r3, #0
 80169b4:	d00b      	beq.n	80169ce <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80169b6:	68fb      	ldr	r3, [r7, #12]
 80169b8:	7a1a      	ldrb	r2, [r3, #8]
 80169ba:	4b21      	ldr	r3, [pc, #132]	; (8016a40 <udp_input_local_match+0xc4>)
 80169bc:	685b      	ldr	r3, [r3, #4]
 80169be:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80169c2:	3301      	adds	r3, #1
 80169c4:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80169c6:	429a      	cmp	r2, r3
 80169c8:	d001      	beq.n	80169ce <udp_input_local_match+0x52>
    return 0;
 80169ca:	2300      	movs	r3, #0
 80169cc:	e02b      	b.n	8016a26 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 80169ce:	79fb      	ldrb	r3, [r7, #7]
 80169d0:	2b00      	cmp	r3, #0
 80169d2:	d018      	beq.n	8016a06 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80169d4:	68fb      	ldr	r3, [r7, #12]
 80169d6:	2b00      	cmp	r3, #0
 80169d8:	d013      	beq.n	8016a02 <udp_input_local_match+0x86>
 80169da:	68fb      	ldr	r3, [r7, #12]
 80169dc:	681b      	ldr	r3, [r3, #0]
 80169de:	2b00      	cmp	r3, #0
 80169e0:	d00f      	beq.n	8016a02 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80169e2:	4b17      	ldr	r3, [pc, #92]	; (8016a40 <udp_input_local_match+0xc4>)
 80169e4:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80169e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80169ea:	d00a      	beq.n	8016a02 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 80169ec:	68fb      	ldr	r3, [r7, #12]
 80169ee:	681a      	ldr	r2, [r3, #0]
 80169f0:	4b13      	ldr	r3, [pc, #76]	; (8016a40 <udp_input_local_match+0xc4>)
 80169f2:	695b      	ldr	r3, [r3, #20]
 80169f4:	405a      	eors	r2, r3
 80169f6:	68bb      	ldr	r3, [r7, #8]
 80169f8:	3308      	adds	r3, #8
 80169fa:	681b      	ldr	r3, [r3, #0]
 80169fc:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80169fe:	2b00      	cmp	r3, #0
 8016a00:	d110      	bne.n	8016a24 <udp_input_local_match+0xa8>
          return 1;
 8016a02:	2301      	movs	r3, #1
 8016a04:	e00f      	b.n	8016a26 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8016a06:	68fb      	ldr	r3, [r7, #12]
 8016a08:	2b00      	cmp	r3, #0
 8016a0a:	d009      	beq.n	8016a20 <udp_input_local_match+0xa4>
 8016a0c:	68fb      	ldr	r3, [r7, #12]
 8016a0e:	681b      	ldr	r3, [r3, #0]
 8016a10:	2b00      	cmp	r3, #0
 8016a12:	d005      	beq.n	8016a20 <udp_input_local_match+0xa4>
 8016a14:	68fb      	ldr	r3, [r7, #12]
 8016a16:	681a      	ldr	r2, [r3, #0]
 8016a18:	4b09      	ldr	r3, [pc, #36]	; (8016a40 <udp_input_local_match+0xc4>)
 8016a1a:	695b      	ldr	r3, [r3, #20]
 8016a1c:	429a      	cmp	r2, r3
 8016a1e:	d101      	bne.n	8016a24 <udp_input_local_match+0xa8>
        return 1;
 8016a20:	2301      	movs	r3, #1
 8016a22:	e000      	b.n	8016a26 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8016a24:	2300      	movs	r3, #0
}
 8016a26:	4618      	mov	r0, r3
 8016a28:	3710      	adds	r7, #16
 8016a2a:	46bd      	mov	sp, r7
 8016a2c:	bd80      	pop	{r7, pc}
 8016a2e:	bf00      	nop
 8016a30:	08022188 	.word	0x08022188
 8016a34:	080221b8 	.word	0x080221b8
 8016a38:	080221dc 	.word	0x080221dc
 8016a3c:	08022204 	.word	0x08022204
 8016a40:	2000458c 	.word	0x2000458c

08016a44 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8016a44:	b590      	push	{r4, r7, lr}
 8016a46:	b08d      	sub	sp, #52	; 0x34
 8016a48:	af02      	add	r7, sp, #8
 8016a4a:	6078      	str	r0, [r7, #4]
 8016a4c:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8016a4e:	2300      	movs	r3, #0
 8016a50:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8016a52:	687b      	ldr	r3, [r7, #4]
 8016a54:	2b00      	cmp	r3, #0
 8016a56:	d105      	bne.n	8016a64 <udp_input+0x20>
 8016a58:	4b7c      	ldr	r3, [pc, #496]	; (8016c4c <udp_input+0x208>)
 8016a5a:	22cf      	movs	r2, #207	; 0xcf
 8016a5c:	497c      	ldr	r1, [pc, #496]	; (8016c50 <udp_input+0x20c>)
 8016a5e:	487d      	ldr	r0, [pc, #500]	; (8016c54 <udp_input+0x210>)
 8016a60:	f004 f942 	bl	801ace8 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8016a64:	683b      	ldr	r3, [r7, #0]
 8016a66:	2b00      	cmp	r3, #0
 8016a68:	d105      	bne.n	8016a76 <udp_input+0x32>
 8016a6a:	4b78      	ldr	r3, [pc, #480]	; (8016c4c <udp_input+0x208>)
 8016a6c:	22d0      	movs	r2, #208	; 0xd0
 8016a6e:	497a      	ldr	r1, [pc, #488]	; (8016c58 <udp_input+0x214>)
 8016a70:	4878      	ldr	r0, [pc, #480]	; (8016c54 <udp_input+0x210>)
 8016a72:	f004 f939 	bl	801ace8 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8016a76:	687b      	ldr	r3, [r7, #4]
 8016a78:	895b      	ldrh	r3, [r3, #10]
 8016a7a:	2b07      	cmp	r3, #7
 8016a7c:	d803      	bhi.n	8016a86 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8016a7e:	6878      	ldr	r0, [r7, #4]
 8016a80:	f7f9 fad4 	bl	801002c <pbuf_free>
    goto end;
 8016a84:	e0de      	b.n	8016c44 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8016a86:	687b      	ldr	r3, [r7, #4]
 8016a88:	685b      	ldr	r3, [r3, #4]
 8016a8a:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8016a8c:	4b73      	ldr	r3, [pc, #460]	; (8016c5c <udp_input+0x218>)
 8016a8e:	695a      	ldr	r2, [r3, #20]
 8016a90:	4b72      	ldr	r3, [pc, #456]	; (8016c5c <udp_input+0x218>)
 8016a92:	681b      	ldr	r3, [r3, #0]
 8016a94:	4619      	mov	r1, r3
 8016a96:	4610      	mov	r0, r2
 8016a98:	f001 ffec 	bl	8018a74 <ip4_addr_isbroadcast_u32>
 8016a9c:	4603      	mov	r3, r0
 8016a9e:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8016aa0:	697b      	ldr	r3, [r7, #20]
 8016aa2:	881b      	ldrh	r3, [r3, #0]
 8016aa4:	b29b      	uxth	r3, r3
 8016aa6:	4618      	mov	r0, r3
 8016aa8:	f7f7 ff90 	bl	800e9cc <lwip_htons>
 8016aac:	4603      	mov	r3, r0
 8016aae:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8016ab0:	697b      	ldr	r3, [r7, #20]
 8016ab2:	885b      	ldrh	r3, [r3, #2]
 8016ab4:	b29b      	uxth	r3, r3
 8016ab6:	4618      	mov	r0, r3
 8016ab8:	f7f7 ff88 	bl	800e9cc <lwip_htons>
 8016abc:	4603      	mov	r3, r0
 8016abe:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8016ac0:	2300      	movs	r3, #0
 8016ac2:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8016ac4:	2300      	movs	r3, #0
 8016ac6:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8016ac8:	2300      	movs	r3, #0
 8016aca:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8016acc:	4b64      	ldr	r3, [pc, #400]	; (8016c60 <udp_input+0x21c>)
 8016ace:	681b      	ldr	r3, [r3, #0]
 8016ad0:	627b      	str	r3, [r7, #36]	; 0x24
 8016ad2:	e054      	b.n	8016b7e <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8016ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ad6:	8a5b      	ldrh	r3, [r3, #18]
 8016ad8:	89fa      	ldrh	r2, [r7, #14]
 8016ada:	429a      	cmp	r2, r3
 8016adc:	d14a      	bne.n	8016b74 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8016ade:	7cfb      	ldrb	r3, [r7, #19]
 8016ae0:	461a      	mov	r2, r3
 8016ae2:	6839      	ldr	r1, [r7, #0]
 8016ae4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8016ae6:	f7ff ff49 	bl	801697c <udp_input_local_match>
 8016aea:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8016aec:	2b00      	cmp	r3, #0
 8016aee:	d041      	beq.n	8016b74 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8016af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016af2:	7c1b      	ldrb	r3, [r3, #16]
 8016af4:	f003 0304 	and.w	r3, r3, #4
 8016af8:	2b00      	cmp	r3, #0
 8016afa:	d11d      	bne.n	8016b38 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8016afc:	69fb      	ldr	r3, [r7, #28]
 8016afe:	2b00      	cmp	r3, #0
 8016b00:	d102      	bne.n	8016b08 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8016b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b04:	61fb      	str	r3, [r7, #28]
 8016b06:	e017      	b.n	8016b38 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8016b08:	7cfb      	ldrb	r3, [r7, #19]
 8016b0a:	2b00      	cmp	r3, #0
 8016b0c:	d014      	beq.n	8016b38 <udp_input+0xf4>
 8016b0e:	4b53      	ldr	r3, [pc, #332]	; (8016c5c <udp_input+0x218>)
 8016b10:	695b      	ldr	r3, [r3, #20]
 8016b12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016b16:	d10f      	bne.n	8016b38 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8016b18:	69fb      	ldr	r3, [r7, #28]
 8016b1a:	681a      	ldr	r2, [r3, #0]
 8016b1c:	683b      	ldr	r3, [r7, #0]
 8016b1e:	3304      	adds	r3, #4
 8016b20:	681b      	ldr	r3, [r3, #0]
 8016b22:	429a      	cmp	r2, r3
 8016b24:	d008      	beq.n	8016b38 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8016b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b28:	681a      	ldr	r2, [r3, #0]
 8016b2a:	683b      	ldr	r3, [r7, #0]
 8016b2c:	3304      	adds	r3, #4
 8016b2e:	681b      	ldr	r3, [r3, #0]
 8016b30:	429a      	cmp	r2, r3
 8016b32:	d101      	bne.n	8016b38 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8016b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b36:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8016b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b3a:	8a9b      	ldrh	r3, [r3, #20]
 8016b3c:	8a3a      	ldrh	r2, [r7, #16]
 8016b3e:	429a      	cmp	r2, r3
 8016b40:	d118      	bne.n	8016b74 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8016b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b44:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8016b46:	2b00      	cmp	r3, #0
 8016b48:	d005      	beq.n	8016b56 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8016b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b4c:	685a      	ldr	r2, [r3, #4]
 8016b4e:	4b43      	ldr	r3, [pc, #268]	; (8016c5c <udp_input+0x218>)
 8016b50:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8016b52:	429a      	cmp	r2, r3
 8016b54:	d10e      	bne.n	8016b74 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8016b56:	6a3b      	ldr	r3, [r7, #32]
 8016b58:	2b00      	cmp	r3, #0
 8016b5a:	d014      	beq.n	8016b86 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8016b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b5e:	68da      	ldr	r2, [r3, #12]
 8016b60:	6a3b      	ldr	r3, [r7, #32]
 8016b62:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8016b64:	4b3e      	ldr	r3, [pc, #248]	; (8016c60 <udp_input+0x21c>)
 8016b66:	681a      	ldr	r2, [r3, #0]
 8016b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b6a:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8016b6c:	4a3c      	ldr	r2, [pc, #240]	; (8016c60 <udp_input+0x21c>)
 8016b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b70:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8016b72:	e008      	b.n	8016b86 <udp_input+0x142>
      }
    }

    prev = pcb;
 8016b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b76:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8016b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b7a:	68db      	ldr	r3, [r3, #12]
 8016b7c:	627b      	str	r3, [r7, #36]	; 0x24
 8016b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b80:	2b00      	cmp	r3, #0
 8016b82:	d1a7      	bne.n	8016ad4 <udp_input+0x90>
 8016b84:	e000      	b.n	8016b88 <udp_input+0x144>
        break;
 8016b86:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8016b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b8a:	2b00      	cmp	r3, #0
 8016b8c:	d101      	bne.n	8016b92 <udp_input+0x14e>
    pcb = uncon_pcb;
 8016b8e:	69fb      	ldr	r3, [r7, #28]
 8016b90:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8016b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b94:	2b00      	cmp	r3, #0
 8016b96:	d002      	beq.n	8016b9e <udp_input+0x15a>
    for_us = 1;
 8016b98:	2301      	movs	r3, #1
 8016b9a:	76fb      	strb	r3, [r7, #27]
 8016b9c:	e00a      	b.n	8016bb4 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8016b9e:	683b      	ldr	r3, [r7, #0]
 8016ba0:	3304      	adds	r3, #4
 8016ba2:	681a      	ldr	r2, [r3, #0]
 8016ba4:	4b2d      	ldr	r3, [pc, #180]	; (8016c5c <udp_input+0x218>)
 8016ba6:	695b      	ldr	r3, [r3, #20]
 8016ba8:	429a      	cmp	r2, r3
 8016baa:	bf0c      	ite	eq
 8016bac:	2301      	moveq	r3, #1
 8016bae:	2300      	movne	r3, #0
 8016bb0:	b2db      	uxtb	r3, r3
 8016bb2:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8016bb4:	7efb      	ldrb	r3, [r7, #27]
 8016bb6:	2b00      	cmp	r3, #0
 8016bb8:	d041      	beq.n	8016c3e <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8016bba:	2108      	movs	r1, #8
 8016bbc:	6878      	ldr	r0, [r7, #4]
 8016bbe:	f7f9 f9af 	bl	800ff20 <pbuf_remove_header>
 8016bc2:	4603      	mov	r3, r0
 8016bc4:	2b00      	cmp	r3, #0
 8016bc6:	d00a      	beq.n	8016bde <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8016bc8:	4b20      	ldr	r3, [pc, #128]	; (8016c4c <udp_input+0x208>)
 8016bca:	f44f 72b8 	mov.w	r2, #368	; 0x170
 8016bce:	4925      	ldr	r1, [pc, #148]	; (8016c64 <udp_input+0x220>)
 8016bd0:	4820      	ldr	r0, [pc, #128]	; (8016c54 <udp_input+0x210>)
 8016bd2:	f004 f889 	bl	801ace8 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8016bd6:	6878      	ldr	r0, [r7, #4]
 8016bd8:	f7f9 fa28 	bl	801002c <pbuf_free>
      goto end;
 8016bdc:	e032      	b.n	8016c44 <udp_input+0x200>
    }

    if (pcb != NULL) {
 8016bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016be0:	2b00      	cmp	r3, #0
 8016be2:	d012      	beq.n	8016c0a <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8016be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016be6:	699b      	ldr	r3, [r3, #24]
 8016be8:	2b00      	cmp	r3, #0
 8016bea:	d00a      	beq.n	8016c02 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8016bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016bee:	699c      	ldr	r4, [r3, #24]
 8016bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016bf2:	69d8      	ldr	r0, [r3, #28]
 8016bf4:	8a3b      	ldrh	r3, [r7, #16]
 8016bf6:	9300      	str	r3, [sp, #0]
 8016bf8:	4b1b      	ldr	r3, [pc, #108]	; (8016c68 <udp_input+0x224>)
 8016bfa:	687a      	ldr	r2, [r7, #4]
 8016bfc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8016bfe:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8016c00:	e021      	b.n	8016c46 <udp_input+0x202>
        pbuf_free(p);
 8016c02:	6878      	ldr	r0, [r7, #4]
 8016c04:	f7f9 fa12 	bl	801002c <pbuf_free>
        goto end;
 8016c08:	e01c      	b.n	8016c44 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8016c0a:	7cfb      	ldrb	r3, [r7, #19]
 8016c0c:	2b00      	cmp	r3, #0
 8016c0e:	d112      	bne.n	8016c36 <udp_input+0x1f2>
 8016c10:	4b12      	ldr	r3, [pc, #72]	; (8016c5c <udp_input+0x218>)
 8016c12:	695b      	ldr	r3, [r3, #20]
 8016c14:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8016c18:	2be0      	cmp	r3, #224	; 0xe0
 8016c1a:	d00c      	beq.n	8016c36 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8016c1c:	4b0f      	ldr	r3, [pc, #60]	; (8016c5c <udp_input+0x218>)
 8016c1e:	899b      	ldrh	r3, [r3, #12]
 8016c20:	3308      	adds	r3, #8
 8016c22:	b29b      	uxth	r3, r3
 8016c24:	b21b      	sxth	r3, r3
 8016c26:	4619      	mov	r1, r3
 8016c28:	6878      	ldr	r0, [r7, #4]
 8016c2a:	f7f9 f9ec 	bl	8010006 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8016c2e:	2103      	movs	r1, #3
 8016c30:	6878      	ldr	r0, [r7, #4]
 8016c32:	f001 fc01 	bl	8018438 <icmp_dest_unreach>
      pbuf_free(p);
 8016c36:	6878      	ldr	r0, [r7, #4]
 8016c38:	f7f9 f9f8 	bl	801002c <pbuf_free>
  return;
 8016c3c:	e003      	b.n	8016c46 <udp_input+0x202>
    pbuf_free(p);
 8016c3e:	6878      	ldr	r0, [r7, #4]
 8016c40:	f7f9 f9f4 	bl	801002c <pbuf_free>
  return;
 8016c44:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8016c46:	372c      	adds	r7, #44	; 0x2c
 8016c48:	46bd      	mov	sp, r7
 8016c4a:	bd90      	pop	{r4, r7, pc}
 8016c4c:	08022188 	.word	0x08022188
 8016c50:	0802222c 	.word	0x0802222c
 8016c54:	080221dc 	.word	0x080221dc
 8016c58:	08022244 	.word	0x08022244
 8016c5c:	2000458c 	.word	0x2000458c
 8016c60:	20007cb8 	.word	0x20007cb8
 8016c64:	08022260 	.word	0x08022260
 8016c68:	2000459c 	.word	0x2000459c

08016c6c <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 8016c6c:	b580      	push	{r7, lr}
 8016c6e:	b082      	sub	sp, #8
 8016c70:	af00      	add	r7, sp, #0
 8016c72:	6078      	str	r0, [r7, #4]
 8016c74:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 8016c76:	687b      	ldr	r3, [r7, #4]
 8016c78:	2b00      	cmp	r3, #0
 8016c7a:	d109      	bne.n	8016c90 <udp_send+0x24>
 8016c7c:	4b11      	ldr	r3, [pc, #68]	; (8016cc4 <udp_send+0x58>)
 8016c7e:	f240 12d5 	movw	r2, #469	; 0x1d5
 8016c82:	4911      	ldr	r1, [pc, #68]	; (8016cc8 <udp_send+0x5c>)
 8016c84:	4811      	ldr	r0, [pc, #68]	; (8016ccc <udp_send+0x60>)
 8016c86:	f004 f82f 	bl	801ace8 <iprintf>
 8016c8a:	f06f 030f 	mvn.w	r3, #15
 8016c8e:	e015      	b.n	8016cbc <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 8016c90:	683b      	ldr	r3, [r7, #0]
 8016c92:	2b00      	cmp	r3, #0
 8016c94:	d109      	bne.n	8016caa <udp_send+0x3e>
 8016c96:	4b0b      	ldr	r3, [pc, #44]	; (8016cc4 <udp_send+0x58>)
 8016c98:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 8016c9c:	490c      	ldr	r1, [pc, #48]	; (8016cd0 <udp_send+0x64>)
 8016c9e:	480b      	ldr	r0, [pc, #44]	; (8016ccc <udp_send+0x60>)
 8016ca0:	f004 f822 	bl	801ace8 <iprintf>
 8016ca4:	f06f 030f 	mvn.w	r3, #15
 8016ca8:	e008      	b.n	8016cbc <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 8016caa:	687b      	ldr	r3, [r7, #4]
 8016cac:	1d1a      	adds	r2, r3, #4
 8016cae:	687b      	ldr	r3, [r7, #4]
 8016cb0:	8a9b      	ldrh	r3, [r3, #20]
 8016cb2:	6839      	ldr	r1, [r7, #0]
 8016cb4:	6878      	ldr	r0, [r7, #4]
 8016cb6:	f000 f80d 	bl	8016cd4 <udp_sendto>
 8016cba:	4603      	mov	r3, r0
}
 8016cbc:	4618      	mov	r0, r3
 8016cbe:	3708      	adds	r7, #8
 8016cc0:	46bd      	mov	sp, r7
 8016cc2:	bd80      	pop	{r7, pc}
 8016cc4:	08022188 	.word	0x08022188
 8016cc8:	0802227c 	.word	0x0802227c
 8016ccc:	080221dc 	.word	0x080221dc
 8016cd0:	08022294 	.word	0x08022294

08016cd4 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 8016cd4:	b580      	push	{r7, lr}
 8016cd6:	b088      	sub	sp, #32
 8016cd8:	af02      	add	r7, sp, #8
 8016cda:	60f8      	str	r0, [r7, #12]
 8016cdc:	60b9      	str	r1, [r7, #8]
 8016cde:	607a      	str	r2, [r7, #4]
 8016ce0:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 8016ce2:	68fb      	ldr	r3, [r7, #12]
 8016ce4:	2b00      	cmp	r3, #0
 8016ce6:	d109      	bne.n	8016cfc <udp_sendto+0x28>
 8016ce8:	4b23      	ldr	r3, [pc, #140]	; (8016d78 <udp_sendto+0xa4>)
 8016cea:	f44f 7206 	mov.w	r2, #536	; 0x218
 8016cee:	4923      	ldr	r1, [pc, #140]	; (8016d7c <udp_sendto+0xa8>)
 8016cf0:	4823      	ldr	r0, [pc, #140]	; (8016d80 <udp_sendto+0xac>)
 8016cf2:	f003 fff9 	bl	801ace8 <iprintf>
 8016cf6:	f06f 030f 	mvn.w	r3, #15
 8016cfa:	e038      	b.n	8016d6e <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 8016cfc:	68bb      	ldr	r3, [r7, #8]
 8016cfe:	2b00      	cmp	r3, #0
 8016d00:	d109      	bne.n	8016d16 <udp_sendto+0x42>
 8016d02:	4b1d      	ldr	r3, [pc, #116]	; (8016d78 <udp_sendto+0xa4>)
 8016d04:	f240 2219 	movw	r2, #537	; 0x219
 8016d08:	491e      	ldr	r1, [pc, #120]	; (8016d84 <udp_sendto+0xb0>)
 8016d0a:	481d      	ldr	r0, [pc, #116]	; (8016d80 <udp_sendto+0xac>)
 8016d0c:	f003 ffec 	bl	801ace8 <iprintf>
 8016d10:	f06f 030f 	mvn.w	r3, #15
 8016d14:	e02b      	b.n	8016d6e <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8016d16:	687b      	ldr	r3, [r7, #4]
 8016d18:	2b00      	cmp	r3, #0
 8016d1a:	d109      	bne.n	8016d30 <udp_sendto+0x5c>
 8016d1c:	4b16      	ldr	r3, [pc, #88]	; (8016d78 <udp_sendto+0xa4>)
 8016d1e:	f240 221a 	movw	r2, #538	; 0x21a
 8016d22:	4919      	ldr	r1, [pc, #100]	; (8016d88 <udp_sendto+0xb4>)
 8016d24:	4816      	ldr	r0, [pc, #88]	; (8016d80 <udp_sendto+0xac>)
 8016d26:	f003 ffdf 	bl	801ace8 <iprintf>
 8016d2a:	f06f 030f 	mvn.w	r3, #15
 8016d2e:	e01e      	b.n	8016d6e <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8016d30:	68fb      	ldr	r3, [r7, #12]
 8016d32:	7a1b      	ldrb	r3, [r3, #8]
 8016d34:	2b00      	cmp	r3, #0
 8016d36:	d006      	beq.n	8016d46 <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 8016d38:	68fb      	ldr	r3, [r7, #12]
 8016d3a:	7a1b      	ldrb	r3, [r3, #8]
 8016d3c:	4618      	mov	r0, r3
 8016d3e:	f7f8 fdeb 	bl	800f918 <netif_get_by_index>
 8016d42:	6178      	str	r0, [r7, #20]
 8016d44:	e003      	b.n	8016d4e <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 8016d46:	6878      	ldr	r0, [r7, #4]
 8016d48:	f001 fc00 	bl	801854c <ip4_route>
 8016d4c:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 8016d4e:	697b      	ldr	r3, [r7, #20]
 8016d50:	2b00      	cmp	r3, #0
 8016d52:	d102      	bne.n	8016d5a <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 8016d54:	f06f 0303 	mvn.w	r3, #3
 8016d58:	e009      	b.n	8016d6e <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 8016d5a:	887a      	ldrh	r2, [r7, #2]
 8016d5c:	697b      	ldr	r3, [r7, #20]
 8016d5e:	9300      	str	r3, [sp, #0]
 8016d60:	4613      	mov	r3, r2
 8016d62:	687a      	ldr	r2, [r7, #4]
 8016d64:	68b9      	ldr	r1, [r7, #8]
 8016d66:	68f8      	ldr	r0, [r7, #12]
 8016d68:	f000 f810 	bl	8016d8c <udp_sendto_if>
 8016d6c:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8016d6e:	4618      	mov	r0, r3
 8016d70:	3718      	adds	r7, #24
 8016d72:	46bd      	mov	sp, r7
 8016d74:	bd80      	pop	{r7, pc}
 8016d76:	bf00      	nop
 8016d78:	08022188 	.word	0x08022188
 8016d7c:	080222ac 	.word	0x080222ac
 8016d80:	080221dc 	.word	0x080221dc
 8016d84:	080222c4 	.word	0x080222c4
 8016d88:	080222e0 	.word	0x080222e0

08016d8c <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 8016d8c:	b580      	push	{r7, lr}
 8016d8e:	b088      	sub	sp, #32
 8016d90:	af02      	add	r7, sp, #8
 8016d92:	60f8      	str	r0, [r7, #12]
 8016d94:	60b9      	str	r1, [r7, #8]
 8016d96:	607a      	str	r2, [r7, #4]
 8016d98:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 8016d9a:	68fb      	ldr	r3, [r7, #12]
 8016d9c:	2b00      	cmp	r3, #0
 8016d9e:	d109      	bne.n	8016db4 <udp_sendto_if+0x28>
 8016da0:	4b2e      	ldr	r3, [pc, #184]	; (8016e5c <udp_sendto_if+0xd0>)
 8016da2:	f44f 7220 	mov.w	r2, #640	; 0x280
 8016da6:	492e      	ldr	r1, [pc, #184]	; (8016e60 <udp_sendto_if+0xd4>)
 8016da8:	482e      	ldr	r0, [pc, #184]	; (8016e64 <udp_sendto_if+0xd8>)
 8016daa:	f003 ff9d 	bl	801ace8 <iprintf>
 8016dae:	f06f 030f 	mvn.w	r3, #15
 8016db2:	e04f      	b.n	8016e54 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 8016db4:	68bb      	ldr	r3, [r7, #8]
 8016db6:	2b00      	cmp	r3, #0
 8016db8:	d109      	bne.n	8016dce <udp_sendto_if+0x42>
 8016dba:	4b28      	ldr	r3, [pc, #160]	; (8016e5c <udp_sendto_if+0xd0>)
 8016dbc:	f240 2281 	movw	r2, #641	; 0x281
 8016dc0:	4929      	ldr	r1, [pc, #164]	; (8016e68 <udp_sendto_if+0xdc>)
 8016dc2:	4828      	ldr	r0, [pc, #160]	; (8016e64 <udp_sendto_if+0xd8>)
 8016dc4:	f003 ff90 	bl	801ace8 <iprintf>
 8016dc8:	f06f 030f 	mvn.w	r3, #15
 8016dcc:	e042      	b.n	8016e54 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8016dce:	687b      	ldr	r3, [r7, #4]
 8016dd0:	2b00      	cmp	r3, #0
 8016dd2:	d109      	bne.n	8016de8 <udp_sendto_if+0x5c>
 8016dd4:	4b21      	ldr	r3, [pc, #132]	; (8016e5c <udp_sendto_if+0xd0>)
 8016dd6:	f240 2282 	movw	r2, #642	; 0x282
 8016dda:	4924      	ldr	r1, [pc, #144]	; (8016e6c <udp_sendto_if+0xe0>)
 8016ddc:	4821      	ldr	r0, [pc, #132]	; (8016e64 <udp_sendto_if+0xd8>)
 8016dde:	f003 ff83 	bl	801ace8 <iprintf>
 8016de2:	f06f 030f 	mvn.w	r3, #15
 8016de6:	e035      	b.n	8016e54 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 8016de8:	6a3b      	ldr	r3, [r7, #32]
 8016dea:	2b00      	cmp	r3, #0
 8016dec:	d109      	bne.n	8016e02 <udp_sendto_if+0x76>
 8016dee:	4b1b      	ldr	r3, [pc, #108]	; (8016e5c <udp_sendto_if+0xd0>)
 8016df0:	f240 2283 	movw	r2, #643	; 0x283
 8016df4:	491e      	ldr	r1, [pc, #120]	; (8016e70 <udp_sendto_if+0xe4>)
 8016df6:	481b      	ldr	r0, [pc, #108]	; (8016e64 <udp_sendto_if+0xd8>)
 8016df8:	f003 ff76 	bl	801ace8 <iprintf>
 8016dfc:	f06f 030f 	mvn.w	r3, #15
 8016e00:	e028      	b.n	8016e54 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8016e02:	68fb      	ldr	r3, [r7, #12]
 8016e04:	2b00      	cmp	r3, #0
 8016e06:	d009      	beq.n	8016e1c <udp_sendto_if+0x90>
 8016e08:	68fb      	ldr	r3, [r7, #12]
 8016e0a:	681b      	ldr	r3, [r3, #0]
 8016e0c:	2b00      	cmp	r3, #0
 8016e0e:	d005      	beq.n	8016e1c <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 8016e10:	68fb      	ldr	r3, [r7, #12]
 8016e12:	681b      	ldr	r3, [r3, #0]
 8016e14:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8016e18:	2be0      	cmp	r3, #224	; 0xe0
 8016e1a:	d103      	bne.n	8016e24 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 8016e1c:	6a3b      	ldr	r3, [r7, #32]
 8016e1e:	3304      	adds	r3, #4
 8016e20:	617b      	str	r3, [r7, #20]
 8016e22:	e00b      	b.n	8016e3c <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 8016e24:	68fb      	ldr	r3, [r7, #12]
 8016e26:	681a      	ldr	r2, [r3, #0]
 8016e28:	6a3b      	ldr	r3, [r7, #32]
 8016e2a:	3304      	adds	r3, #4
 8016e2c:	681b      	ldr	r3, [r3, #0]
 8016e2e:	429a      	cmp	r2, r3
 8016e30:	d002      	beq.n	8016e38 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 8016e32:	f06f 0303 	mvn.w	r3, #3
 8016e36:	e00d      	b.n	8016e54 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 8016e38:	68fb      	ldr	r3, [r7, #12]
 8016e3a:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8016e3c:	887a      	ldrh	r2, [r7, #2]
 8016e3e:	697b      	ldr	r3, [r7, #20]
 8016e40:	9301      	str	r3, [sp, #4]
 8016e42:	6a3b      	ldr	r3, [r7, #32]
 8016e44:	9300      	str	r3, [sp, #0]
 8016e46:	4613      	mov	r3, r2
 8016e48:	687a      	ldr	r2, [r7, #4]
 8016e4a:	68b9      	ldr	r1, [r7, #8]
 8016e4c:	68f8      	ldr	r0, [r7, #12]
 8016e4e:	f000 f811 	bl	8016e74 <udp_sendto_if_src>
 8016e52:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8016e54:	4618      	mov	r0, r3
 8016e56:	3718      	adds	r7, #24
 8016e58:	46bd      	mov	sp, r7
 8016e5a:	bd80      	pop	{r7, pc}
 8016e5c:	08022188 	.word	0x08022188
 8016e60:	080222fc 	.word	0x080222fc
 8016e64:	080221dc 	.word	0x080221dc
 8016e68:	08022318 	.word	0x08022318
 8016e6c:	08022334 	.word	0x08022334
 8016e70:	08022354 	.word	0x08022354

08016e74 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 8016e74:	b580      	push	{r7, lr}
 8016e76:	b08c      	sub	sp, #48	; 0x30
 8016e78:	af04      	add	r7, sp, #16
 8016e7a:	60f8      	str	r0, [r7, #12]
 8016e7c:	60b9      	str	r1, [r7, #8]
 8016e7e:	607a      	str	r2, [r7, #4]
 8016e80:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 8016e82:	68fb      	ldr	r3, [r7, #12]
 8016e84:	2b00      	cmp	r3, #0
 8016e86:	d109      	bne.n	8016e9c <udp_sendto_if_src+0x28>
 8016e88:	4b65      	ldr	r3, [pc, #404]	; (8017020 <udp_sendto_if_src+0x1ac>)
 8016e8a:	f240 22d1 	movw	r2, #721	; 0x2d1
 8016e8e:	4965      	ldr	r1, [pc, #404]	; (8017024 <udp_sendto_if_src+0x1b0>)
 8016e90:	4865      	ldr	r0, [pc, #404]	; (8017028 <udp_sendto_if_src+0x1b4>)
 8016e92:	f003 ff29 	bl	801ace8 <iprintf>
 8016e96:	f06f 030f 	mvn.w	r3, #15
 8016e9a:	e0bc      	b.n	8017016 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 8016e9c:	68bb      	ldr	r3, [r7, #8]
 8016e9e:	2b00      	cmp	r3, #0
 8016ea0:	d109      	bne.n	8016eb6 <udp_sendto_if_src+0x42>
 8016ea2:	4b5f      	ldr	r3, [pc, #380]	; (8017020 <udp_sendto_if_src+0x1ac>)
 8016ea4:	f240 22d2 	movw	r2, #722	; 0x2d2
 8016ea8:	4960      	ldr	r1, [pc, #384]	; (801702c <udp_sendto_if_src+0x1b8>)
 8016eaa:	485f      	ldr	r0, [pc, #380]	; (8017028 <udp_sendto_if_src+0x1b4>)
 8016eac:	f003 ff1c 	bl	801ace8 <iprintf>
 8016eb0:	f06f 030f 	mvn.w	r3, #15
 8016eb4:	e0af      	b.n	8017016 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8016eb6:	687b      	ldr	r3, [r7, #4]
 8016eb8:	2b00      	cmp	r3, #0
 8016eba:	d109      	bne.n	8016ed0 <udp_sendto_if_src+0x5c>
 8016ebc:	4b58      	ldr	r3, [pc, #352]	; (8017020 <udp_sendto_if_src+0x1ac>)
 8016ebe:	f240 22d3 	movw	r2, #723	; 0x2d3
 8016ec2:	495b      	ldr	r1, [pc, #364]	; (8017030 <udp_sendto_if_src+0x1bc>)
 8016ec4:	4858      	ldr	r0, [pc, #352]	; (8017028 <udp_sendto_if_src+0x1b4>)
 8016ec6:	f003 ff0f 	bl	801ace8 <iprintf>
 8016eca:	f06f 030f 	mvn.w	r3, #15
 8016ece:	e0a2      	b.n	8017016 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 8016ed0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016ed2:	2b00      	cmp	r3, #0
 8016ed4:	d109      	bne.n	8016eea <udp_sendto_if_src+0x76>
 8016ed6:	4b52      	ldr	r3, [pc, #328]	; (8017020 <udp_sendto_if_src+0x1ac>)
 8016ed8:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 8016edc:	4955      	ldr	r1, [pc, #340]	; (8017034 <udp_sendto_if_src+0x1c0>)
 8016ede:	4852      	ldr	r0, [pc, #328]	; (8017028 <udp_sendto_if_src+0x1b4>)
 8016ee0:	f003 ff02 	bl	801ace8 <iprintf>
 8016ee4:	f06f 030f 	mvn.w	r3, #15
 8016ee8:	e095      	b.n	8017016 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 8016eea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016eec:	2b00      	cmp	r3, #0
 8016eee:	d109      	bne.n	8016f04 <udp_sendto_if_src+0x90>
 8016ef0:	4b4b      	ldr	r3, [pc, #300]	; (8017020 <udp_sendto_if_src+0x1ac>)
 8016ef2:	f240 22d5 	movw	r2, #725	; 0x2d5
 8016ef6:	4950      	ldr	r1, [pc, #320]	; (8017038 <udp_sendto_if_src+0x1c4>)
 8016ef8:	484b      	ldr	r0, [pc, #300]	; (8017028 <udp_sendto_if_src+0x1b4>)
 8016efa:	f003 fef5 	bl	801ace8 <iprintf>
 8016efe:	f06f 030f 	mvn.w	r3, #15
 8016f02:	e088      	b.n	8017016 <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 8016f04:	68fb      	ldr	r3, [r7, #12]
 8016f06:	8a5b      	ldrh	r3, [r3, #18]
 8016f08:	2b00      	cmp	r3, #0
 8016f0a:	d10f      	bne.n	8016f2c <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8016f0c:	68f9      	ldr	r1, [r7, #12]
 8016f0e:	68fb      	ldr	r3, [r7, #12]
 8016f10:	8a5b      	ldrh	r3, [r3, #18]
 8016f12:	461a      	mov	r2, r3
 8016f14:	68f8      	ldr	r0, [r7, #12]
 8016f16:	f000 f893 	bl	8017040 <udp_bind>
 8016f1a:	4603      	mov	r3, r0
 8016f1c:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 8016f1e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8016f22:	2b00      	cmp	r3, #0
 8016f24:	d002      	beq.n	8016f2c <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 8016f26:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8016f2a:	e074      	b.n	8017016 <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 8016f2c:	68bb      	ldr	r3, [r7, #8]
 8016f2e:	891b      	ldrh	r3, [r3, #8]
 8016f30:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 8016f34:	4293      	cmp	r3, r2
 8016f36:	d902      	bls.n	8016f3e <udp_sendto_if_src+0xca>
    return ERR_MEM;
 8016f38:	f04f 33ff 	mov.w	r3, #4294967295
 8016f3c:	e06b      	b.n	8017016 <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 8016f3e:	2108      	movs	r1, #8
 8016f40:	68b8      	ldr	r0, [r7, #8]
 8016f42:	f7f8 ffdd 	bl	800ff00 <pbuf_add_header>
 8016f46:	4603      	mov	r3, r0
 8016f48:	2b00      	cmp	r3, #0
 8016f4a:	d015      	beq.n	8016f78 <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 8016f4c:	f44f 7220 	mov.w	r2, #640	; 0x280
 8016f50:	2108      	movs	r1, #8
 8016f52:	2022      	movs	r0, #34	; 0x22
 8016f54:	f7f8 fd8a 	bl	800fa6c <pbuf_alloc>
 8016f58:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 8016f5a:	69fb      	ldr	r3, [r7, #28]
 8016f5c:	2b00      	cmp	r3, #0
 8016f5e:	d102      	bne.n	8016f66 <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 8016f60:	f04f 33ff 	mov.w	r3, #4294967295
 8016f64:	e057      	b.n	8017016 <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 8016f66:	68bb      	ldr	r3, [r7, #8]
 8016f68:	891b      	ldrh	r3, [r3, #8]
 8016f6a:	2b00      	cmp	r3, #0
 8016f6c:	d006      	beq.n	8016f7c <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 8016f6e:	68b9      	ldr	r1, [r7, #8]
 8016f70:	69f8      	ldr	r0, [r7, #28]
 8016f72:	f7f9 f97f 	bl	8010274 <pbuf_chain>
 8016f76:	e001      	b.n	8016f7c <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 8016f78:	68bb      	ldr	r3, [r7, #8]
 8016f7a:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8016f7c:	69fb      	ldr	r3, [r7, #28]
 8016f7e:	895b      	ldrh	r3, [r3, #10]
 8016f80:	2b07      	cmp	r3, #7
 8016f82:	d806      	bhi.n	8016f92 <udp_sendto_if_src+0x11e>
 8016f84:	4b26      	ldr	r3, [pc, #152]	; (8017020 <udp_sendto_if_src+0x1ac>)
 8016f86:	f240 320e 	movw	r2, #782	; 0x30e
 8016f8a:	492c      	ldr	r1, [pc, #176]	; (801703c <udp_sendto_if_src+0x1c8>)
 8016f8c:	4826      	ldr	r0, [pc, #152]	; (8017028 <udp_sendto_if_src+0x1b4>)
 8016f8e:	f003 feab 	bl	801ace8 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 8016f92:	69fb      	ldr	r3, [r7, #28]
 8016f94:	685b      	ldr	r3, [r3, #4]
 8016f96:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 8016f98:	68fb      	ldr	r3, [r7, #12]
 8016f9a:	8a5b      	ldrh	r3, [r3, #18]
 8016f9c:	4618      	mov	r0, r3
 8016f9e:	f7f7 fd15 	bl	800e9cc <lwip_htons>
 8016fa2:	4603      	mov	r3, r0
 8016fa4:	461a      	mov	r2, r3
 8016fa6:	697b      	ldr	r3, [r7, #20]
 8016fa8:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 8016faa:	887b      	ldrh	r3, [r7, #2]
 8016fac:	4618      	mov	r0, r3
 8016fae:	f7f7 fd0d 	bl	800e9cc <lwip_htons>
 8016fb2:	4603      	mov	r3, r0
 8016fb4:	461a      	mov	r2, r3
 8016fb6:	697b      	ldr	r3, [r7, #20]
 8016fb8:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 8016fba:	697b      	ldr	r3, [r7, #20]
 8016fbc:	2200      	movs	r2, #0
 8016fbe:	719a      	strb	r2, [r3, #6]
 8016fc0:	2200      	movs	r2, #0
 8016fc2:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 8016fc4:	69fb      	ldr	r3, [r7, #28]
 8016fc6:	891b      	ldrh	r3, [r3, #8]
 8016fc8:	4618      	mov	r0, r3
 8016fca:	f7f7 fcff 	bl	800e9cc <lwip_htons>
 8016fce:	4603      	mov	r3, r0
 8016fd0:	461a      	mov	r2, r3
 8016fd2:	697b      	ldr	r3, [r7, #20]
 8016fd4:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 8016fd6:	2311      	movs	r3, #17
 8016fd8:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 8016fda:	68fb      	ldr	r3, [r7, #12]
 8016fdc:	7adb      	ldrb	r3, [r3, #11]
 8016fde:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 8016fe0:	68fb      	ldr	r3, [r7, #12]
 8016fe2:	7a9b      	ldrb	r3, [r3, #10]
 8016fe4:	7cb9      	ldrb	r1, [r7, #18]
 8016fe6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8016fe8:	9202      	str	r2, [sp, #8]
 8016fea:	7cfa      	ldrb	r2, [r7, #19]
 8016fec:	9201      	str	r2, [sp, #4]
 8016fee:	9300      	str	r3, [sp, #0]
 8016ff0:	460b      	mov	r3, r1
 8016ff2:	687a      	ldr	r2, [r7, #4]
 8016ff4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8016ff6:	69f8      	ldr	r0, [r7, #28]
 8016ff8:	f001 fc8e 	bl	8018918 <ip4_output_if_src>
 8016ffc:	4603      	mov	r3, r0
 8016ffe:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 8017000:	69fa      	ldr	r2, [r7, #28]
 8017002:	68bb      	ldr	r3, [r7, #8]
 8017004:	429a      	cmp	r2, r3
 8017006:	d004      	beq.n	8017012 <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 8017008:	69f8      	ldr	r0, [r7, #28]
 801700a:	f7f9 f80f 	bl	801002c <pbuf_free>
    q = NULL;
 801700e:	2300      	movs	r3, #0
 8017010:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 8017012:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 8017016:	4618      	mov	r0, r3
 8017018:	3720      	adds	r7, #32
 801701a:	46bd      	mov	sp, r7
 801701c:	bd80      	pop	{r7, pc}
 801701e:	bf00      	nop
 8017020:	08022188 	.word	0x08022188
 8017024:	08022374 	.word	0x08022374
 8017028:	080221dc 	.word	0x080221dc
 801702c:	08022394 	.word	0x08022394
 8017030:	080223b4 	.word	0x080223b4
 8017034:	080223d8 	.word	0x080223d8
 8017038:	080223fc 	.word	0x080223fc
 801703c:	08022420 	.word	0x08022420

08017040 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8017040:	b580      	push	{r7, lr}
 8017042:	b086      	sub	sp, #24
 8017044:	af00      	add	r7, sp, #0
 8017046:	60f8      	str	r0, [r7, #12]
 8017048:	60b9      	str	r1, [r7, #8]
 801704a:	4613      	mov	r3, r2
 801704c:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801704e:	68bb      	ldr	r3, [r7, #8]
 8017050:	2b00      	cmp	r3, #0
 8017052:	d101      	bne.n	8017058 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 8017054:	4b39      	ldr	r3, [pc, #228]	; (801713c <udp_bind+0xfc>)
 8017056:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8017058:	68fb      	ldr	r3, [r7, #12]
 801705a:	2b00      	cmp	r3, #0
 801705c:	d109      	bne.n	8017072 <udp_bind+0x32>
 801705e:	4b38      	ldr	r3, [pc, #224]	; (8017140 <udp_bind+0x100>)
 8017060:	f240 32b7 	movw	r2, #951	; 0x3b7
 8017064:	4937      	ldr	r1, [pc, #220]	; (8017144 <udp_bind+0x104>)
 8017066:	4838      	ldr	r0, [pc, #224]	; (8017148 <udp_bind+0x108>)
 8017068:	f003 fe3e 	bl	801ace8 <iprintf>
 801706c:	f06f 030f 	mvn.w	r3, #15
 8017070:	e060      	b.n	8017134 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 8017072:	2300      	movs	r3, #0
 8017074:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8017076:	4b35      	ldr	r3, [pc, #212]	; (801714c <udp_bind+0x10c>)
 8017078:	681b      	ldr	r3, [r3, #0]
 801707a:	617b      	str	r3, [r7, #20]
 801707c:	e009      	b.n	8017092 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801707e:	68fa      	ldr	r2, [r7, #12]
 8017080:	697b      	ldr	r3, [r7, #20]
 8017082:	429a      	cmp	r2, r3
 8017084:	d102      	bne.n	801708c <udp_bind+0x4c>
      rebind = 1;
 8017086:	2301      	movs	r3, #1
 8017088:	74fb      	strb	r3, [r7, #19]
      break;
 801708a:	e005      	b.n	8017098 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801708c:	697b      	ldr	r3, [r7, #20]
 801708e:	68db      	ldr	r3, [r3, #12]
 8017090:	617b      	str	r3, [r7, #20]
 8017092:	697b      	ldr	r3, [r7, #20]
 8017094:	2b00      	cmp	r3, #0
 8017096:	d1f2      	bne.n	801707e <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 8017098:	88fb      	ldrh	r3, [r7, #6]
 801709a:	2b00      	cmp	r3, #0
 801709c:	d109      	bne.n	80170b2 <udp_bind+0x72>
    port = udp_new_port();
 801709e:	f7ff fc35 	bl	801690c <udp_new_port>
 80170a2:	4603      	mov	r3, r0
 80170a4:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 80170a6:	88fb      	ldrh	r3, [r7, #6]
 80170a8:	2b00      	cmp	r3, #0
 80170aa:	d12c      	bne.n	8017106 <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 80170ac:	f06f 0307 	mvn.w	r3, #7
 80170b0:	e040      	b.n	8017134 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80170b2:	4b26      	ldr	r3, [pc, #152]	; (801714c <udp_bind+0x10c>)
 80170b4:	681b      	ldr	r3, [r3, #0]
 80170b6:	617b      	str	r3, [r7, #20]
 80170b8:	e022      	b.n	8017100 <udp_bind+0xc0>
      if (pcb != ipcb) {
 80170ba:	68fa      	ldr	r2, [r7, #12]
 80170bc:	697b      	ldr	r3, [r7, #20]
 80170be:	429a      	cmp	r2, r3
 80170c0:	d01b      	beq.n	80170fa <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 80170c2:	697b      	ldr	r3, [r7, #20]
 80170c4:	8a5b      	ldrh	r3, [r3, #18]
 80170c6:	88fa      	ldrh	r2, [r7, #6]
 80170c8:	429a      	cmp	r2, r3
 80170ca:	d116      	bne.n	80170fa <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 80170cc:	697b      	ldr	r3, [r7, #20]
 80170ce:	681a      	ldr	r2, [r3, #0]
 80170d0:	68bb      	ldr	r3, [r7, #8]
 80170d2:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 80170d4:	429a      	cmp	r2, r3
 80170d6:	d00d      	beq.n	80170f4 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 80170d8:	68bb      	ldr	r3, [r7, #8]
 80170da:	2b00      	cmp	r3, #0
 80170dc:	d00a      	beq.n	80170f4 <udp_bind+0xb4>
 80170de:	68bb      	ldr	r3, [r7, #8]
 80170e0:	681b      	ldr	r3, [r3, #0]
 80170e2:	2b00      	cmp	r3, #0
 80170e4:	d006      	beq.n	80170f4 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 80170e6:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 80170e8:	2b00      	cmp	r3, #0
 80170ea:	d003      	beq.n	80170f4 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 80170ec:	697b      	ldr	r3, [r7, #20]
 80170ee:	681b      	ldr	r3, [r3, #0]
 80170f0:	2b00      	cmp	r3, #0
 80170f2:	d102      	bne.n	80170fa <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 80170f4:	f06f 0307 	mvn.w	r3, #7
 80170f8:	e01c      	b.n	8017134 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80170fa:	697b      	ldr	r3, [r7, #20]
 80170fc:	68db      	ldr	r3, [r3, #12]
 80170fe:	617b      	str	r3, [r7, #20]
 8017100:	697b      	ldr	r3, [r7, #20]
 8017102:	2b00      	cmp	r3, #0
 8017104:	d1d9      	bne.n	80170ba <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8017106:	68bb      	ldr	r3, [r7, #8]
 8017108:	2b00      	cmp	r3, #0
 801710a:	d002      	beq.n	8017112 <udp_bind+0xd2>
 801710c:	68bb      	ldr	r3, [r7, #8]
 801710e:	681b      	ldr	r3, [r3, #0]
 8017110:	e000      	b.n	8017114 <udp_bind+0xd4>
 8017112:	2300      	movs	r3, #0
 8017114:	68fa      	ldr	r2, [r7, #12]
 8017116:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8017118:	68fb      	ldr	r3, [r7, #12]
 801711a:	88fa      	ldrh	r2, [r7, #6]
 801711c:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 801711e:	7cfb      	ldrb	r3, [r7, #19]
 8017120:	2b00      	cmp	r3, #0
 8017122:	d106      	bne.n	8017132 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 8017124:	4b09      	ldr	r3, [pc, #36]	; (801714c <udp_bind+0x10c>)
 8017126:	681a      	ldr	r2, [r3, #0]
 8017128:	68fb      	ldr	r3, [r7, #12]
 801712a:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 801712c:	4a07      	ldr	r2, [pc, #28]	; (801714c <udp_bind+0x10c>)
 801712e:	68fb      	ldr	r3, [r7, #12]
 8017130:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 8017132:	2300      	movs	r3, #0
}
 8017134:	4618      	mov	r0, r3
 8017136:	3718      	adds	r7, #24
 8017138:	46bd      	mov	sp, r7
 801713a:	bd80      	pop	{r7, pc}
 801713c:	080244dc 	.word	0x080244dc
 8017140:	08022188 	.word	0x08022188
 8017144:	08022450 	.word	0x08022450
 8017148:	080221dc 	.word	0x080221dc
 801714c:	20007cb8 	.word	0x20007cb8

08017150 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8017150:	b580      	push	{r7, lr}
 8017152:	b086      	sub	sp, #24
 8017154:	af00      	add	r7, sp, #0
 8017156:	60f8      	str	r0, [r7, #12]
 8017158:	60b9      	str	r1, [r7, #8]
 801715a:	4613      	mov	r3, r2
 801715c:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801715e:	68fb      	ldr	r3, [r7, #12]
 8017160:	2b00      	cmp	r3, #0
 8017162:	d109      	bne.n	8017178 <udp_connect+0x28>
 8017164:	4b2c      	ldr	r3, [pc, #176]	; (8017218 <udp_connect+0xc8>)
 8017166:	f240 4235 	movw	r2, #1077	; 0x435
 801716a:	492c      	ldr	r1, [pc, #176]	; (801721c <udp_connect+0xcc>)
 801716c:	482c      	ldr	r0, [pc, #176]	; (8017220 <udp_connect+0xd0>)
 801716e:	f003 fdbb 	bl	801ace8 <iprintf>
 8017172:	f06f 030f 	mvn.w	r3, #15
 8017176:	e04b      	b.n	8017210 <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 8017178:	68bb      	ldr	r3, [r7, #8]
 801717a:	2b00      	cmp	r3, #0
 801717c:	d109      	bne.n	8017192 <udp_connect+0x42>
 801717e:	4b26      	ldr	r3, [pc, #152]	; (8017218 <udp_connect+0xc8>)
 8017180:	f240 4236 	movw	r2, #1078	; 0x436
 8017184:	4927      	ldr	r1, [pc, #156]	; (8017224 <udp_connect+0xd4>)
 8017186:	4826      	ldr	r0, [pc, #152]	; (8017220 <udp_connect+0xd0>)
 8017188:	f003 fdae 	bl	801ace8 <iprintf>
 801718c:	f06f 030f 	mvn.w	r3, #15
 8017190:	e03e      	b.n	8017210 <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 8017192:	68fb      	ldr	r3, [r7, #12]
 8017194:	8a5b      	ldrh	r3, [r3, #18]
 8017196:	2b00      	cmp	r3, #0
 8017198:	d10f      	bne.n	80171ba <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801719a:	68f9      	ldr	r1, [r7, #12]
 801719c:	68fb      	ldr	r3, [r7, #12]
 801719e:	8a5b      	ldrh	r3, [r3, #18]
 80171a0:	461a      	mov	r2, r3
 80171a2:	68f8      	ldr	r0, [r7, #12]
 80171a4:	f7ff ff4c 	bl	8017040 <udp_bind>
 80171a8:	4603      	mov	r3, r0
 80171aa:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 80171ac:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80171b0:	2b00      	cmp	r3, #0
 80171b2:	d002      	beq.n	80171ba <udp_connect+0x6a>
      return err;
 80171b4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80171b8:	e02a      	b.n	8017210 <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 80171ba:	68bb      	ldr	r3, [r7, #8]
 80171bc:	2b00      	cmp	r3, #0
 80171be:	d002      	beq.n	80171c6 <udp_connect+0x76>
 80171c0:	68bb      	ldr	r3, [r7, #8]
 80171c2:	681b      	ldr	r3, [r3, #0]
 80171c4:	e000      	b.n	80171c8 <udp_connect+0x78>
 80171c6:	2300      	movs	r3, #0
 80171c8:	68fa      	ldr	r2, [r7, #12]
 80171ca:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 80171cc:	68fb      	ldr	r3, [r7, #12]
 80171ce:	88fa      	ldrh	r2, [r7, #6]
 80171d0:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 80171d2:	68fb      	ldr	r3, [r7, #12]
 80171d4:	7c1b      	ldrb	r3, [r3, #16]
 80171d6:	f043 0304 	orr.w	r3, r3, #4
 80171da:	b2da      	uxtb	r2, r3
 80171dc:	68fb      	ldr	r3, [r7, #12]
 80171de:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80171e0:	4b11      	ldr	r3, [pc, #68]	; (8017228 <udp_connect+0xd8>)
 80171e2:	681b      	ldr	r3, [r3, #0]
 80171e4:	617b      	str	r3, [r7, #20]
 80171e6:	e008      	b.n	80171fa <udp_connect+0xaa>
    if (pcb == ipcb) {
 80171e8:	68fa      	ldr	r2, [r7, #12]
 80171ea:	697b      	ldr	r3, [r7, #20]
 80171ec:	429a      	cmp	r2, r3
 80171ee:	d101      	bne.n	80171f4 <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 80171f0:	2300      	movs	r3, #0
 80171f2:	e00d      	b.n	8017210 <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80171f4:	697b      	ldr	r3, [r7, #20]
 80171f6:	68db      	ldr	r3, [r3, #12]
 80171f8:	617b      	str	r3, [r7, #20]
 80171fa:	697b      	ldr	r3, [r7, #20]
 80171fc:	2b00      	cmp	r3, #0
 80171fe:	d1f3      	bne.n	80171e8 <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 8017200:	4b09      	ldr	r3, [pc, #36]	; (8017228 <udp_connect+0xd8>)
 8017202:	681a      	ldr	r2, [r3, #0]
 8017204:	68fb      	ldr	r3, [r7, #12]
 8017206:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 8017208:	4a07      	ldr	r2, [pc, #28]	; (8017228 <udp_connect+0xd8>)
 801720a:	68fb      	ldr	r3, [r7, #12]
 801720c:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 801720e:	2300      	movs	r3, #0
}
 8017210:	4618      	mov	r0, r3
 8017212:	3718      	adds	r7, #24
 8017214:	46bd      	mov	sp, r7
 8017216:	bd80      	pop	{r7, pc}
 8017218:	08022188 	.word	0x08022188
 801721c:	08022468 	.word	0x08022468
 8017220:	080221dc 	.word	0x080221dc
 8017224:	08022484 	.word	0x08022484
 8017228:	20007cb8 	.word	0x20007cb8

0801722c <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 801722c:	b580      	push	{r7, lr}
 801722e:	b084      	sub	sp, #16
 8017230:	af00      	add	r7, sp, #0
 8017232:	60f8      	str	r0, [r7, #12]
 8017234:	60b9      	str	r1, [r7, #8]
 8017236:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8017238:	68fb      	ldr	r3, [r7, #12]
 801723a:	2b00      	cmp	r3, #0
 801723c:	d107      	bne.n	801724e <udp_recv+0x22>
 801723e:	4b08      	ldr	r3, [pc, #32]	; (8017260 <udp_recv+0x34>)
 8017240:	f240 428a 	movw	r2, #1162	; 0x48a
 8017244:	4907      	ldr	r1, [pc, #28]	; (8017264 <udp_recv+0x38>)
 8017246:	4808      	ldr	r0, [pc, #32]	; (8017268 <udp_recv+0x3c>)
 8017248:	f003 fd4e 	bl	801ace8 <iprintf>
 801724c:	e005      	b.n	801725a <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 801724e:	68fb      	ldr	r3, [r7, #12]
 8017250:	68ba      	ldr	r2, [r7, #8]
 8017252:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8017254:	68fb      	ldr	r3, [r7, #12]
 8017256:	687a      	ldr	r2, [r7, #4]
 8017258:	61da      	str	r2, [r3, #28]
}
 801725a:	3710      	adds	r7, #16
 801725c:	46bd      	mov	sp, r7
 801725e:	bd80      	pop	{r7, pc}
 8017260:	08022188 	.word	0x08022188
 8017264:	080224bc 	.word	0x080224bc
 8017268:	080221dc 	.word	0x080221dc

0801726c <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 801726c:	b580      	push	{r7, lr}
 801726e:	b084      	sub	sp, #16
 8017270:	af00      	add	r7, sp, #0
 8017272:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 8017274:	687b      	ldr	r3, [r7, #4]
 8017276:	2b00      	cmp	r3, #0
 8017278:	d107      	bne.n	801728a <udp_remove+0x1e>
 801727a:	4b19      	ldr	r3, [pc, #100]	; (80172e0 <udp_remove+0x74>)
 801727c:	f240 42a1 	movw	r2, #1185	; 0x4a1
 8017280:	4918      	ldr	r1, [pc, #96]	; (80172e4 <udp_remove+0x78>)
 8017282:	4819      	ldr	r0, [pc, #100]	; (80172e8 <udp_remove+0x7c>)
 8017284:	f003 fd30 	bl	801ace8 <iprintf>
 8017288:	e026      	b.n	80172d8 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 801728a:	4b18      	ldr	r3, [pc, #96]	; (80172ec <udp_remove+0x80>)
 801728c:	681b      	ldr	r3, [r3, #0]
 801728e:	687a      	ldr	r2, [r7, #4]
 8017290:	429a      	cmp	r2, r3
 8017292:	d105      	bne.n	80172a0 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 8017294:	4b15      	ldr	r3, [pc, #84]	; (80172ec <udp_remove+0x80>)
 8017296:	681b      	ldr	r3, [r3, #0]
 8017298:	68db      	ldr	r3, [r3, #12]
 801729a:	4a14      	ldr	r2, [pc, #80]	; (80172ec <udp_remove+0x80>)
 801729c:	6013      	str	r3, [r2, #0]
 801729e:	e017      	b.n	80172d0 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 80172a0:	4b12      	ldr	r3, [pc, #72]	; (80172ec <udp_remove+0x80>)
 80172a2:	681b      	ldr	r3, [r3, #0]
 80172a4:	60fb      	str	r3, [r7, #12]
 80172a6:	e010      	b.n	80172ca <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 80172a8:	68fb      	ldr	r3, [r7, #12]
 80172aa:	68db      	ldr	r3, [r3, #12]
 80172ac:	2b00      	cmp	r3, #0
 80172ae:	d009      	beq.n	80172c4 <udp_remove+0x58>
 80172b0:	68fb      	ldr	r3, [r7, #12]
 80172b2:	68db      	ldr	r3, [r3, #12]
 80172b4:	687a      	ldr	r2, [r7, #4]
 80172b6:	429a      	cmp	r2, r3
 80172b8:	d104      	bne.n	80172c4 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 80172ba:	687b      	ldr	r3, [r7, #4]
 80172bc:	68da      	ldr	r2, [r3, #12]
 80172be:	68fb      	ldr	r3, [r7, #12]
 80172c0:	60da      	str	r2, [r3, #12]
        break;
 80172c2:	e005      	b.n	80172d0 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 80172c4:	68fb      	ldr	r3, [r7, #12]
 80172c6:	68db      	ldr	r3, [r3, #12]
 80172c8:	60fb      	str	r3, [r7, #12]
 80172ca:	68fb      	ldr	r3, [r7, #12]
 80172cc:	2b00      	cmp	r3, #0
 80172ce:	d1eb      	bne.n	80172a8 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 80172d0:	6879      	ldr	r1, [r7, #4]
 80172d2:	2000      	movs	r0, #0
 80172d4:	f7f8 f882 	bl	800f3dc <memp_free>
}
 80172d8:	3710      	adds	r7, #16
 80172da:	46bd      	mov	sp, r7
 80172dc:	bd80      	pop	{r7, pc}
 80172de:	bf00      	nop
 80172e0:	08022188 	.word	0x08022188
 80172e4:	080224d4 	.word	0x080224d4
 80172e8:	080221dc 	.word	0x080221dc
 80172ec:	20007cb8 	.word	0x20007cb8

080172f0 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 80172f0:	b580      	push	{r7, lr}
 80172f2:	b082      	sub	sp, #8
 80172f4:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 80172f6:	2000      	movs	r0, #0
 80172f8:	f7f8 f81e 	bl	800f338 <memp_malloc>
 80172fc:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 80172fe:	687b      	ldr	r3, [r7, #4]
 8017300:	2b00      	cmp	r3, #0
 8017302:	d007      	beq.n	8017314 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8017304:	2220      	movs	r2, #32
 8017306:	2100      	movs	r1, #0
 8017308:	6878      	ldr	r0, [r7, #4]
 801730a:	f002 fe28 	bl	8019f5e <memset>
    pcb->ttl = UDP_TTL;
 801730e:	687b      	ldr	r3, [r7, #4]
 8017310:	22ff      	movs	r2, #255	; 0xff
 8017312:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8017314:	687b      	ldr	r3, [r7, #4]
}
 8017316:	4618      	mov	r0, r3
 8017318:	3708      	adds	r7, #8
 801731a:	46bd      	mov	sp, r7
 801731c:	bd80      	pop	{r7, pc}

0801731e <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 801731e:	b580      	push	{r7, lr}
 8017320:	b084      	sub	sp, #16
 8017322:	af00      	add	r7, sp, #0
 8017324:	4603      	mov	r3, r0
 8017326:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 8017328:	f7ff ffe2 	bl	80172f0 <udp_new>
 801732c:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 801732e:	68fb      	ldr	r3, [r7, #12]
}
 8017330:	4618      	mov	r0, r3
 8017332:	3710      	adds	r7, #16
 8017334:	46bd      	mov	sp, r7
 8017336:	bd80      	pop	{r7, pc}

08017338 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8017338:	b480      	push	{r7}
 801733a:	b085      	sub	sp, #20
 801733c:	af00      	add	r7, sp, #0
 801733e:	6078      	str	r0, [r7, #4]
 8017340:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8017342:	687b      	ldr	r3, [r7, #4]
 8017344:	2b00      	cmp	r3, #0
 8017346:	d01e      	beq.n	8017386 <udp_netif_ip_addr_changed+0x4e>
 8017348:	687b      	ldr	r3, [r7, #4]
 801734a:	681b      	ldr	r3, [r3, #0]
 801734c:	2b00      	cmp	r3, #0
 801734e:	d01a      	beq.n	8017386 <udp_netif_ip_addr_changed+0x4e>
 8017350:	683b      	ldr	r3, [r7, #0]
 8017352:	2b00      	cmp	r3, #0
 8017354:	d017      	beq.n	8017386 <udp_netif_ip_addr_changed+0x4e>
 8017356:	683b      	ldr	r3, [r7, #0]
 8017358:	681b      	ldr	r3, [r3, #0]
 801735a:	2b00      	cmp	r3, #0
 801735c:	d013      	beq.n	8017386 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801735e:	4b0d      	ldr	r3, [pc, #52]	; (8017394 <udp_netif_ip_addr_changed+0x5c>)
 8017360:	681b      	ldr	r3, [r3, #0]
 8017362:	60fb      	str	r3, [r7, #12]
 8017364:	e00c      	b.n	8017380 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8017366:	68fb      	ldr	r3, [r7, #12]
 8017368:	681a      	ldr	r2, [r3, #0]
 801736a:	687b      	ldr	r3, [r7, #4]
 801736c:	681b      	ldr	r3, [r3, #0]
 801736e:	429a      	cmp	r2, r3
 8017370:	d103      	bne.n	801737a <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8017372:	683b      	ldr	r3, [r7, #0]
 8017374:	681a      	ldr	r2, [r3, #0]
 8017376:	68fb      	ldr	r3, [r7, #12]
 8017378:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801737a:	68fb      	ldr	r3, [r7, #12]
 801737c:	68db      	ldr	r3, [r3, #12]
 801737e:	60fb      	str	r3, [r7, #12]
 8017380:	68fb      	ldr	r3, [r7, #12]
 8017382:	2b00      	cmp	r3, #0
 8017384:	d1ef      	bne.n	8017366 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8017386:	bf00      	nop
 8017388:	3714      	adds	r7, #20
 801738a:	46bd      	mov	sp, r7
 801738c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017390:	4770      	bx	lr
 8017392:	bf00      	nop
 8017394:	20007cb8 	.word	0x20007cb8

08017398 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8017398:	b580      	push	{r7, lr}
 801739a:	b082      	sub	sp, #8
 801739c:	af00      	add	r7, sp, #0
 801739e:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 80173a0:	4915      	ldr	r1, [pc, #84]	; (80173f8 <etharp_free_entry+0x60>)
 80173a2:	687a      	ldr	r2, [r7, #4]
 80173a4:	4613      	mov	r3, r2
 80173a6:	005b      	lsls	r3, r3, #1
 80173a8:	4413      	add	r3, r2
 80173aa:	00db      	lsls	r3, r3, #3
 80173ac:	440b      	add	r3, r1
 80173ae:	681b      	ldr	r3, [r3, #0]
 80173b0:	2b00      	cmp	r3, #0
 80173b2:	d013      	beq.n	80173dc <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 80173b4:	4910      	ldr	r1, [pc, #64]	; (80173f8 <etharp_free_entry+0x60>)
 80173b6:	687a      	ldr	r2, [r7, #4]
 80173b8:	4613      	mov	r3, r2
 80173ba:	005b      	lsls	r3, r3, #1
 80173bc:	4413      	add	r3, r2
 80173be:	00db      	lsls	r3, r3, #3
 80173c0:	440b      	add	r3, r1
 80173c2:	681b      	ldr	r3, [r3, #0]
 80173c4:	4618      	mov	r0, r3
 80173c6:	f7f8 fe31 	bl	801002c <pbuf_free>
    arp_table[i].q = NULL;
 80173ca:	490b      	ldr	r1, [pc, #44]	; (80173f8 <etharp_free_entry+0x60>)
 80173cc:	687a      	ldr	r2, [r7, #4]
 80173ce:	4613      	mov	r3, r2
 80173d0:	005b      	lsls	r3, r3, #1
 80173d2:	4413      	add	r3, r2
 80173d4:	00db      	lsls	r3, r3, #3
 80173d6:	440b      	add	r3, r1
 80173d8:	2200      	movs	r2, #0
 80173da:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 80173dc:	4906      	ldr	r1, [pc, #24]	; (80173f8 <etharp_free_entry+0x60>)
 80173de:	687a      	ldr	r2, [r7, #4]
 80173e0:	4613      	mov	r3, r2
 80173e2:	005b      	lsls	r3, r3, #1
 80173e4:	4413      	add	r3, r2
 80173e6:	00db      	lsls	r3, r3, #3
 80173e8:	440b      	add	r3, r1
 80173ea:	3314      	adds	r3, #20
 80173ec:	2200      	movs	r2, #0
 80173ee:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 80173f0:	bf00      	nop
 80173f2:	3708      	adds	r7, #8
 80173f4:	46bd      	mov	sp, r7
 80173f6:	bd80      	pop	{r7, pc}
 80173f8:	200008d4 	.word	0x200008d4

080173fc <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 80173fc:	b580      	push	{r7, lr}
 80173fe:	b082      	sub	sp, #8
 8017400:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8017402:	2300      	movs	r3, #0
 8017404:	607b      	str	r3, [r7, #4]
 8017406:	e096      	b.n	8017536 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8017408:	494f      	ldr	r1, [pc, #316]	; (8017548 <etharp_tmr+0x14c>)
 801740a:	687a      	ldr	r2, [r7, #4]
 801740c:	4613      	mov	r3, r2
 801740e:	005b      	lsls	r3, r3, #1
 8017410:	4413      	add	r3, r2
 8017412:	00db      	lsls	r3, r3, #3
 8017414:	440b      	add	r3, r1
 8017416:	3314      	adds	r3, #20
 8017418:	781b      	ldrb	r3, [r3, #0]
 801741a:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801741c:	78fb      	ldrb	r3, [r7, #3]
 801741e:	2b00      	cmp	r3, #0
 8017420:	f000 8086 	beq.w	8017530 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8017424:	4948      	ldr	r1, [pc, #288]	; (8017548 <etharp_tmr+0x14c>)
 8017426:	687a      	ldr	r2, [r7, #4]
 8017428:	4613      	mov	r3, r2
 801742a:	005b      	lsls	r3, r3, #1
 801742c:	4413      	add	r3, r2
 801742e:	00db      	lsls	r3, r3, #3
 8017430:	440b      	add	r3, r1
 8017432:	3312      	adds	r3, #18
 8017434:	881b      	ldrh	r3, [r3, #0]
 8017436:	3301      	adds	r3, #1
 8017438:	b298      	uxth	r0, r3
 801743a:	4943      	ldr	r1, [pc, #268]	; (8017548 <etharp_tmr+0x14c>)
 801743c:	687a      	ldr	r2, [r7, #4]
 801743e:	4613      	mov	r3, r2
 8017440:	005b      	lsls	r3, r3, #1
 8017442:	4413      	add	r3, r2
 8017444:	00db      	lsls	r3, r3, #3
 8017446:	440b      	add	r3, r1
 8017448:	3312      	adds	r3, #18
 801744a:	4602      	mov	r2, r0
 801744c:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801744e:	493e      	ldr	r1, [pc, #248]	; (8017548 <etharp_tmr+0x14c>)
 8017450:	687a      	ldr	r2, [r7, #4]
 8017452:	4613      	mov	r3, r2
 8017454:	005b      	lsls	r3, r3, #1
 8017456:	4413      	add	r3, r2
 8017458:	00db      	lsls	r3, r3, #3
 801745a:	440b      	add	r3, r1
 801745c:	3312      	adds	r3, #18
 801745e:	881b      	ldrh	r3, [r3, #0]
 8017460:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8017464:	d215      	bcs.n	8017492 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8017466:	4938      	ldr	r1, [pc, #224]	; (8017548 <etharp_tmr+0x14c>)
 8017468:	687a      	ldr	r2, [r7, #4]
 801746a:	4613      	mov	r3, r2
 801746c:	005b      	lsls	r3, r3, #1
 801746e:	4413      	add	r3, r2
 8017470:	00db      	lsls	r3, r3, #3
 8017472:	440b      	add	r3, r1
 8017474:	3314      	adds	r3, #20
 8017476:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8017478:	2b01      	cmp	r3, #1
 801747a:	d10e      	bne.n	801749a <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801747c:	4932      	ldr	r1, [pc, #200]	; (8017548 <etharp_tmr+0x14c>)
 801747e:	687a      	ldr	r2, [r7, #4]
 8017480:	4613      	mov	r3, r2
 8017482:	005b      	lsls	r3, r3, #1
 8017484:	4413      	add	r3, r2
 8017486:	00db      	lsls	r3, r3, #3
 8017488:	440b      	add	r3, r1
 801748a:	3312      	adds	r3, #18
 801748c:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801748e:	2b04      	cmp	r3, #4
 8017490:	d903      	bls.n	801749a <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8017492:	6878      	ldr	r0, [r7, #4]
 8017494:	f7ff ff80 	bl	8017398 <etharp_free_entry>
 8017498:	e04a      	b.n	8017530 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801749a:	492b      	ldr	r1, [pc, #172]	; (8017548 <etharp_tmr+0x14c>)
 801749c:	687a      	ldr	r2, [r7, #4]
 801749e:	4613      	mov	r3, r2
 80174a0:	005b      	lsls	r3, r3, #1
 80174a2:	4413      	add	r3, r2
 80174a4:	00db      	lsls	r3, r3, #3
 80174a6:	440b      	add	r3, r1
 80174a8:	3314      	adds	r3, #20
 80174aa:	781b      	ldrb	r3, [r3, #0]
 80174ac:	2b03      	cmp	r3, #3
 80174ae:	d10a      	bne.n	80174c6 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 80174b0:	4925      	ldr	r1, [pc, #148]	; (8017548 <etharp_tmr+0x14c>)
 80174b2:	687a      	ldr	r2, [r7, #4]
 80174b4:	4613      	mov	r3, r2
 80174b6:	005b      	lsls	r3, r3, #1
 80174b8:	4413      	add	r3, r2
 80174ba:	00db      	lsls	r3, r3, #3
 80174bc:	440b      	add	r3, r1
 80174be:	3314      	adds	r3, #20
 80174c0:	2204      	movs	r2, #4
 80174c2:	701a      	strb	r2, [r3, #0]
 80174c4:	e034      	b.n	8017530 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 80174c6:	4920      	ldr	r1, [pc, #128]	; (8017548 <etharp_tmr+0x14c>)
 80174c8:	687a      	ldr	r2, [r7, #4]
 80174ca:	4613      	mov	r3, r2
 80174cc:	005b      	lsls	r3, r3, #1
 80174ce:	4413      	add	r3, r2
 80174d0:	00db      	lsls	r3, r3, #3
 80174d2:	440b      	add	r3, r1
 80174d4:	3314      	adds	r3, #20
 80174d6:	781b      	ldrb	r3, [r3, #0]
 80174d8:	2b04      	cmp	r3, #4
 80174da:	d10a      	bne.n	80174f2 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 80174dc:	491a      	ldr	r1, [pc, #104]	; (8017548 <etharp_tmr+0x14c>)
 80174de:	687a      	ldr	r2, [r7, #4]
 80174e0:	4613      	mov	r3, r2
 80174e2:	005b      	lsls	r3, r3, #1
 80174e4:	4413      	add	r3, r2
 80174e6:	00db      	lsls	r3, r3, #3
 80174e8:	440b      	add	r3, r1
 80174ea:	3314      	adds	r3, #20
 80174ec:	2202      	movs	r2, #2
 80174ee:	701a      	strb	r2, [r3, #0]
 80174f0:	e01e      	b.n	8017530 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80174f2:	4915      	ldr	r1, [pc, #84]	; (8017548 <etharp_tmr+0x14c>)
 80174f4:	687a      	ldr	r2, [r7, #4]
 80174f6:	4613      	mov	r3, r2
 80174f8:	005b      	lsls	r3, r3, #1
 80174fa:	4413      	add	r3, r2
 80174fc:	00db      	lsls	r3, r3, #3
 80174fe:	440b      	add	r3, r1
 8017500:	3314      	adds	r3, #20
 8017502:	781b      	ldrb	r3, [r3, #0]
 8017504:	2b01      	cmp	r3, #1
 8017506:	d113      	bne.n	8017530 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8017508:	490f      	ldr	r1, [pc, #60]	; (8017548 <etharp_tmr+0x14c>)
 801750a:	687a      	ldr	r2, [r7, #4]
 801750c:	4613      	mov	r3, r2
 801750e:	005b      	lsls	r3, r3, #1
 8017510:	4413      	add	r3, r2
 8017512:	00db      	lsls	r3, r3, #3
 8017514:	440b      	add	r3, r1
 8017516:	3308      	adds	r3, #8
 8017518:	6818      	ldr	r0, [r3, #0]
 801751a:	687a      	ldr	r2, [r7, #4]
 801751c:	4613      	mov	r3, r2
 801751e:	005b      	lsls	r3, r3, #1
 8017520:	4413      	add	r3, r2
 8017522:	00db      	lsls	r3, r3, #3
 8017524:	4a08      	ldr	r2, [pc, #32]	; (8017548 <etharp_tmr+0x14c>)
 8017526:	4413      	add	r3, r2
 8017528:	3304      	adds	r3, #4
 801752a:	4619      	mov	r1, r3
 801752c:	f000 fe6e 	bl	801820c <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8017530:	687b      	ldr	r3, [r7, #4]
 8017532:	3301      	adds	r3, #1
 8017534:	607b      	str	r3, [r7, #4]
 8017536:	687b      	ldr	r3, [r7, #4]
 8017538:	2b09      	cmp	r3, #9
 801753a:	f77f af65 	ble.w	8017408 <etharp_tmr+0xc>
      }
    }
  }
}
 801753e:	bf00      	nop
 8017540:	3708      	adds	r7, #8
 8017542:	46bd      	mov	sp, r7
 8017544:	bd80      	pop	{r7, pc}
 8017546:	bf00      	nop
 8017548:	200008d4 	.word	0x200008d4

0801754c <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801754c:	b580      	push	{r7, lr}
 801754e:	b08a      	sub	sp, #40	; 0x28
 8017550:	af00      	add	r7, sp, #0
 8017552:	60f8      	str	r0, [r7, #12]
 8017554:	460b      	mov	r3, r1
 8017556:	607a      	str	r2, [r7, #4]
 8017558:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801755a:	230a      	movs	r3, #10
 801755c:	84fb      	strh	r3, [r7, #38]	; 0x26
 801755e:	230a      	movs	r3, #10
 8017560:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8017562:	230a      	movs	r3, #10
 8017564:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 8017566:	2300      	movs	r3, #0
 8017568:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801756a:	230a      	movs	r3, #10
 801756c:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801756e:	2300      	movs	r3, #0
 8017570:	83bb      	strh	r3, [r7, #28]
 8017572:	2300      	movs	r3, #0
 8017574:	837b      	strh	r3, [r7, #26]
 8017576:	2300      	movs	r3, #0
 8017578:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801757a:	2300      	movs	r3, #0
 801757c:	843b      	strh	r3, [r7, #32]
 801757e:	e0ae      	b.n	80176de <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8017580:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017584:	49a6      	ldr	r1, [pc, #664]	; (8017820 <etharp_find_entry+0x2d4>)
 8017586:	4613      	mov	r3, r2
 8017588:	005b      	lsls	r3, r3, #1
 801758a:	4413      	add	r3, r2
 801758c:	00db      	lsls	r3, r3, #3
 801758e:	440b      	add	r3, r1
 8017590:	3314      	adds	r3, #20
 8017592:	781b      	ldrb	r3, [r3, #0]
 8017594:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8017596:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801759a:	2b0a      	cmp	r3, #10
 801759c:	d105      	bne.n	80175aa <etharp_find_entry+0x5e>
 801759e:	7dfb      	ldrb	r3, [r7, #23]
 80175a0:	2b00      	cmp	r3, #0
 80175a2:	d102      	bne.n	80175aa <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 80175a4:	8c3b      	ldrh	r3, [r7, #32]
 80175a6:	847b      	strh	r3, [r7, #34]	; 0x22
 80175a8:	e095      	b.n	80176d6 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 80175aa:	7dfb      	ldrb	r3, [r7, #23]
 80175ac:	2b00      	cmp	r3, #0
 80175ae:	f000 8092 	beq.w	80176d6 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 80175b2:	7dfb      	ldrb	r3, [r7, #23]
 80175b4:	2b01      	cmp	r3, #1
 80175b6:	d009      	beq.n	80175cc <etharp_find_entry+0x80>
 80175b8:	7dfb      	ldrb	r3, [r7, #23]
 80175ba:	2b01      	cmp	r3, #1
 80175bc:	d806      	bhi.n	80175cc <etharp_find_entry+0x80>
 80175be:	4b99      	ldr	r3, [pc, #612]	; (8017824 <etharp_find_entry+0x2d8>)
 80175c0:	f44f 7292 	mov.w	r2, #292	; 0x124
 80175c4:	4998      	ldr	r1, [pc, #608]	; (8017828 <etharp_find_entry+0x2dc>)
 80175c6:	4899      	ldr	r0, [pc, #612]	; (801782c <etharp_find_entry+0x2e0>)
 80175c8:	f003 fb8e 	bl	801ace8 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 80175cc:	68fb      	ldr	r3, [r7, #12]
 80175ce:	2b00      	cmp	r3, #0
 80175d0:	d020      	beq.n	8017614 <etharp_find_entry+0xc8>
 80175d2:	68fb      	ldr	r3, [r7, #12]
 80175d4:	6819      	ldr	r1, [r3, #0]
 80175d6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80175da:	4891      	ldr	r0, [pc, #580]	; (8017820 <etharp_find_entry+0x2d4>)
 80175dc:	4613      	mov	r3, r2
 80175de:	005b      	lsls	r3, r3, #1
 80175e0:	4413      	add	r3, r2
 80175e2:	00db      	lsls	r3, r3, #3
 80175e4:	4403      	add	r3, r0
 80175e6:	3304      	adds	r3, #4
 80175e8:	681b      	ldr	r3, [r3, #0]
 80175ea:	4299      	cmp	r1, r3
 80175ec:	d112      	bne.n	8017614 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 80175ee:	687b      	ldr	r3, [r7, #4]
 80175f0:	2b00      	cmp	r3, #0
 80175f2:	d00c      	beq.n	801760e <etharp_find_entry+0xc2>
 80175f4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80175f8:	4989      	ldr	r1, [pc, #548]	; (8017820 <etharp_find_entry+0x2d4>)
 80175fa:	4613      	mov	r3, r2
 80175fc:	005b      	lsls	r3, r3, #1
 80175fe:	4413      	add	r3, r2
 8017600:	00db      	lsls	r3, r3, #3
 8017602:	440b      	add	r3, r1
 8017604:	3308      	adds	r3, #8
 8017606:	681b      	ldr	r3, [r3, #0]
 8017608:	687a      	ldr	r2, [r7, #4]
 801760a:	429a      	cmp	r2, r3
 801760c:	d102      	bne.n	8017614 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801760e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017612:	e100      	b.n	8017816 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8017614:	7dfb      	ldrb	r3, [r7, #23]
 8017616:	2b01      	cmp	r3, #1
 8017618:	d140      	bne.n	801769c <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801761a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801761e:	4980      	ldr	r1, [pc, #512]	; (8017820 <etharp_find_entry+0x2d4>)
 8017620:	4613      	mov	r3, r2
 8017622:	005b      	lsls	r3, r3, #1
 8017624:	4413      	add	r3, r2
 8017626:	00db      	lsls	r3, r3, #3
 8017628:	440b      	add	r3, r1
 801762a:	681b      	ldr	r3, [r3, #0]
 801762c:	2b00      	cmp	r3, #0
 801762e:	d01a      	beq.n	8017666 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8017630:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017634:	497a      	ldr	r1, [pc, #488]	; (8017820 <etharp_find_entry+0x2d4>)
 8017636:	4613      	mov	r3, r2
 8017638:	005b      	lsls	r3, r3, #1
 801763a:	4413      	add	r3, r2
 801763c:	00db      	lsls	r3, r3, #3
 801763e:	440b      	add	r3, r1
 8017640:	3312      	adds	r3, #18
 8017642:	881b      	ldrh	r3, [r3, #0]
 8017644:	8bba      	ldrh	r2, [r7, #28]
 8017646:	429a      	cmp	r2, r3
 8017648:	d845      	bhi.n	80176d6 <etharp_find_entry+0x18a>
            old_queue = i;
 801764a:	8c3b      	ldrh	r3, [r7, #32]
 801764c:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801764e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017652:	4973      	ldr	r1, [pc, #460]	; (8017820 <etharp_find_entry+0x2d4>)
 8017654:	4613      	mov	r3, r2
 8017656:	005b      	lsls	r3, r3, #1
 8017658:	4413      	add	r3, r2
 801765a:	00db      	lsls	r3, r3, #3
 801765c:	440b      	add	r3, r1
 801765e:	3312      	adds	r3, #18
 8017660:	881b      	ldrh	r3, [r3, #0]
 8017662:	83bb      	strh	r3, [r7, #28]
 8017664:	e037      	b.n	80176d6 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8017666:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801766a:	496d      	ldr	r1, [pc, #436]	; (8017820 <etharp_find_entry+0x2d4>)
 801766c:	4613      	mov	r3, r2
 801766e:	005b      	lsls	r3, r3, #1
 8017670:	4413      	add	r3, r2
 8017672:	00db      	lsls	r3, r3, #3
 8017674:	440b      	add	r3, r1
 8017676:	3312      	adds	r3, #18
 8017678:	881b      	ldrh	r3, [r3, #0]
 801767a:	8b7a      	ldrh	r2, [r7, #26]
 801767c:	429a      	cmp	r2, r3
 801767e:	d82a      	bhi.n	80176d6 <etharp_find_entry+0x18a>
            old_pending = i;
 8017680:	8c3b      	ldrh	r3, [r7, #32]
 8017682:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 8017684:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017688:	4965      	ldr	r1, [pc, #404]	; (8017820 <etharp_find_entry+0x2d4>)
 801768a:	4613      	mov	r3, r2
 801768c:	005b      	lsls	r3, r3, #1
 801768e:	4413      	add	r3, r2
 8017690:	00db      	lsls	r3, r3, #3
 8017692:	440b      	add	r3, r1
 8017694:	3312      	adds	r3, #18
 8017696:	881b      	ldrh	r3, [r3, #0]
 8017698:	837b      	strh	r3, [r7, #26]
 801769a:	e01c      	b.n	80176d6 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801769c:	7dfb      	ldrb	r3, [r7, #23]
 801769e:	2b01      	cmp	r3, #1
 80176a0:	d919      	bls.n	80176d6 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 80176a2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80176a6:	495e      	ldr	r1, [pc, #376]	; (8017820 <etharp_find_entry+0x2d4>)
 80176a8:	4613      	mov	r3, r2
 80176aa:	005b      	lsls	r3, r3, #1
 80176ac:	4413      	add	r3, r2
 80176ae:	00db      	lsls	r3, r3, #3
 80176b0:	440b      	add	r3, r1
 80176b2:	3312      	adds	r3, #18
 80176b4:	881b      	ldrh	r3, [r3, #0]
 80176b6:	8b3a      	ldrh	r2, [r7, #24]
 80176b8:	429a      	cmp	r2, r3
 80176ba:	d80c      	bhi.n	80176d6 <etharp_find_entry+0x18a>
            old_stable = i;
 80176bc:	8c3b      	ldrh	r3, [r7, #32]
 80176be:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 80176c0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80176c4:	4956      	ldr	r1, [pc, #344]	; (8017820 <etharp_find_entry+0x2d4>)
 80176c6:	4613      	mov	r3, r2
 80176c8:	005b      	lsls	r3, r3, #1
 80176ca:	4413      	add	r3, r2
 80176cc:	00db      	lsls	r3, r3, #3
 80176ce:	440b      	add	r3, r1
 80176d0:	3312      	adds	r3, #18
 80176d2:	881b      	ldrh	r3, [r3, #0]
 80176d4:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80176d6:	8c3b      	ldrh	r3, [r7, #32]
 80176d8:	3301      	adds	r3, #1
 80176da:	b29b      	uxth	r3, r3
 80176dc:	843b      	strh	r3, [r7, #32]
 80176de:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80176e2:	2b09      	cmp	r3, #9
 80176e4:	f77f af4c 	ble.w	8017580 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 80176e8:	7afb      	ldrb	r3, [r7, #11]
 80176ea:	f003 0302 	and.w	r3, r3, #2
 80176ee:	2b00      	cmp	r3, #0
 80176f0:	d108      	bne.n	8017704 <etharp_find_entry+0x1b8>
 80176f2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80176f6:	2b0a      	cmp	r3, #10
 80176f8:	d107      	bne.n	801770a <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 80176fa:	7afb      	ldrb	r3, [r7, #11]
 80176fc:	f003 0301 	and.w	r3, r3, #1
 8017700:	2b00      	cmp	r3, #0
 8017702:	d102      	bne.n	801770a <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8017704:	f04f 33ff 	mov.w	r3, #4294967295
 8017708:	e085      	b.n	8017816 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801770a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801770e:	2b09      	cmp	r3, #9
 8017710:	dc02      	bgt.n	8017718 <etharp_find_entry+0x1cc>
    i = empty;
 8017712:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017714:	843b      	strh	r3, [r7, #32]
 8017716:	e039      	b.n	801778c <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8017718:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 801771c:	2b09      	cmp	r3, #9
 801771e:	dc14      	bgt.n	801774a <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8017720:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017722:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8017724:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017728:	493d      	ldr	r1, [pc, #244]	; (8017820 <etharp_find_entry+0x2d4>)
 801772a:	4613      	mov	r3, r2
 801772c:	005b      	lsls	r3, r3, #1
 801772e:	4413      	add	r3, r2
 8017730:	00db      	lsls	r3, r3, #3
 8017732:	440b      	add	r3, r1
 8017734:	681b      	ldr	r3, [r3, #0]
 8017736:	2b00      	cmp	r3, #0
 8017738:	d018      	beq.n	801776c <etharp_find_entry+0x220>
 801773a:	4b3a      	ldr	r3, [pc, #232]	; (8017824 <etharp_find_entry+0x2d8>)
 801773c:	f240 126d 	movw	r2, #365	; 0x16d
 8017740:	493b      	ldr	r1, [pc, #236]	; (8017830 <etharp_find_entry+0x2e4>)
 8017742:	483a      	ldr	r0, [pc, #232]	; (801782c <etharp_find_entry+0x2e0>)
 8017744:	f003 fad0 	bl	801ace8 <iprintf>
 8017748:	e010      	b.n	801776c <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801774a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 801774e:	2b09      	cmp	r3, #9
 8017750:	dc02      	bgt.n	8017758 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8017752:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8017754:	843b      	strh	r3, [r7, #32]
 8017756:	e009      	b.n	801776c <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8017758:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801775c:	2b09      	cmp	r3, #9
 801775e:	dc02      	bgt.n	8017766 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8017760:	8bfb      	ldrh	r3, [r7, #30]
 8017762:	843b      	strh	r3, [r7, #32]
 8017764:	e002      	b.n	801776c <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8017766:	f04f 33ff 	mov.w	r3, #4294967295
 801776a:	e054      	b.n	8017816 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801776c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017770:	2b09      	cmp	r3, #9
 8017772:	dd06      	ble.n	8017782 <etharp_find_entry+0x236>
 8017774:	4b2b      	ldr	r3, [pc, #172]	; (8017824 <etharp_find_entry+0x2d8>)
 8017776:	f240 127f 	movw	r2, #383	; 0x17f
 801777a:	492e      	ldr	r1, [pc, #184]	; (8017834 <etharp_find_entry+0x2e8>)
 801777c:	482b      	ldr	r0, [pc, #172]	; (801782c <etharp_find_entry+0x2e0>)
 801777e:	f003 fab3 	bl	801ace8 <iprintf>
    etharp_free_entry(i);
 8017782:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017786:	4618      	mov	r0, r3
 8017788:	f7ff fe06 	bl	8017398 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801778c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017790:	2b09      	cmp	r3, #9
 8017792:	dd06      	ble.n	80177a2 <etharp_find_entry+0x256>
 8017794:	4b23      	ldr	r3, [pc, #140]	; (8017824 <etharp_find_entry+0x2d8>)
 8017796:	f240 1283 	movw	r2, #387	; 0x183
 801779a:	4926      	ldr	r1, [pc, #152]	; (8017834 <etharp_find_entry+0x2e8>)
 801779c:	4823      	ldr	r0, [pc, #140]	; (801782c <etharp_find_entry+0x2e0>)
 801779e:	f003 faa3 	bl	801ace8 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 80177a2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80177a6:	491e      	ldr	r1, [pc, #120]	; (8017820 <etharp_find_entry+0x2d4>)
 80177a8:	4613      	mov	r3, r2
 80177aa:	005b      	lsls	r3, r3, #1
 80177ac:	4413      	add	r3, r2
 80177ae:	00db      	lsls	r3, r3, #3
 80177b0:	440b      	add	r3, r1
 80177b2:	3314      	adds	r3, #20
 80177b4:	781b      	ldrb	r3, [r3, #0]
 80177b6:	2b00      	cmp	r3, #0
 80177b8:	d006      	beq.n	80177c8 <etharp_find_entry+0x27c>
 80177ba:	4b1a      	ldr	r3, [pc, #104]	; (8017824 <etharp_find_entry+0x2d8>)
 80177bc:	f240 1285 	movw	r2, #389	; 0x185
 80177c0:	491d      	ldr	r1, [pc, #116]	; (8017838 <etharp_find_entry+0x2ec>)
 80177c2:	481a      	ldr	r0, [pc, #104]	; (801782c <etharp_find_entry+0x2e0>)
 80177c4:	f003 fa90 	bl	801ace8 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 80177c8:	68fb      	ldr	r3, [r7, #12]
 80177ca:	2b00      	cmp	r3, #0
 80177cc:	d00b      	beq.n	80177e6 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 80177ce:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80177d2:	68fb      	ldr	r3, [r7, #12]
 80177d4:	6819      	ldr	r1, [r3, #0]
 80177d6:	4812      	ldr	r0, [pc, #72]	; (8017820 <etharp_find_entry+0x2d4>)
 80177d8:	4613      	mov	r3, r2
 80177da:	005b      	lsls	r3, r3, #1
 80177dc:	4413      	add	r3, r2
 80177de:	00db      	lsls	r3, r3, #3
 80177e0:	4403      	add	r3, r0
 80177e2:	3304      	adds	r3, #4
 80177e4:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 80177e6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80177ea:	490d      	ldr	r1, [pc, #52]	; (8017820 <etharp_find_entry+0x2d4>)
 80177ec:	4613      	mov	r3, r2
 80177ee:	005b      	lsls	r3, r3, #1
 80177f0:	4413      	add	r3, r2
 80177f2:	00db      	lsls	r3, r3, #3
 80177f4:	440b      	add	r3, r1
 80177f6:	3312      	adds	r3, #18
 80177f8:	2200      	movs	r2, #0
 80177fa:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 80177fc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017800:	4907      	ldr	r1, [pc, #28]	; (8017820 <etharp_find_entry+0x2d4>)
 8017802:	4613      	mov	r3, r2
 8017804:	005b      	lsls	r3, r3, #1
 8017806:	4413      	add	r3, r2
 8017808:	00db      	lsls	r3, r3, #3
 801780a:	440b      	add	r3, r1
 801780c:	3308      	adds	r3, #8
 801780e:	687a      	ldr	r2, [r7, #4]
 8017810:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8017812:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8017816:	4618      	mov	r0, r3
 8017818:	3728      	adds	r7, #40	; 0x28
 801781a:	46bd      	mov	sp, r7
 801781c:	bd80      	pop	{r7, pc}
 801781e:	bf00      	nop
 8017820:	200008d4 	.word	0x200008d4
 8017824:	080224ec 	.word	0x080224ec
 8017828:	08022524 	.word	0x08022524
 801782c:	08022564 	.word	0x08022564
 8017830:	0802258c 	.word	0x0802258c
 8017834:	080225a4 	.word	0x080225a4
 8017838:	080225b8 	.word	0x080225b8

0801783c <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801783c:	b580      	push	{r7, lr}
 801783e:	b088      	sub	sp, #32
 8017840:	af02      	add	r7, sp, #8
 8017842:	60f8      	str	r0, [r7, #12]
 8017844:	60b9      	str	r1, [r7, #8]
 8017846:	607a      	str	r2, [r7, #4]
 8017848:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801784a:	68fb      	ldr	r3, [r7, #12]
 801784c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8017850:	2b06      	cmp	r3, #6
 8017852:	d006      	beq.n	8017862 <etharp_update_arp_entry+0x26>
 8017854:	4b48      	ldr	r3, [pc, #288]	; (8017978 <etharp_update_arp_entry+0x13c>)
 8017856:	f240 12a9 	movw	r2, #425	; 0x1a9
 801785a:	4948      	ldr	r1, [pc, #288]	; (801797c <etharp_update_arp_entry+0x140>)
 801785c:	4848      	ldr	r0, [pc, #288]	; (8017980 <etharp_update_arp_entry+0x144>)
 801785e:	f003 fa43 	bl	801ace8 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8017862:	68bb      	ldr	r3, [r7, #8]
 8017864:	2b00      	cmp	r3, #0
 8017866:	d012      	beq.n	801788e <etharp_update_arp_entry+0x52>
 8017868:	68bb      	ldr	r3, [r7, #8]
 801786a:	681b      	ldr	r3, [r3, #0]
 801786c:	2b00      	cmp	r3, #0
 801786e:	d00e      	beq.n	801788e <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8017870:	68bb      	ldr	r3, [r7, #8]
 8017872:	681b      	ldr	r3, [r3, #0]
 8017874:	68f9      	ldr	r1, [r7, #12]
 8017876:	4618      	mov	r0, r3
 8017878:	f001 f8fc 	bl	8018a74 <ip4_addr_isbroadcast_u32>
 801787c:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801787e:	2b00      	cmp	r3, #0
 8017880:	d105      	bne.n	801788e <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8017882:	68bb      	ldr	r3, [r7, #8]
 8017884:	681b      	ldr	r3, [r3, #0]
 8017886:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801788a:	2be0      	cmp	r3, #224	; 0xe0
 801788c:	d102      	bne.n	8017894 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801788e:	f06f 030f 	mvn.w	r3, #15
 8017892:	e06c      	b.n	801796e <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8017894:	78fb      	ldrb	r3, [r7, #3]
 8017896:	68fa      	ldr	r2, [r7, #12]
 8017898:	4619      	mov	r1, r3
 801789a:	68b8      	ldr	r0, [r7, #8]
 801789c:	f7ff fe56 	bl	801754c <etharp_find_entry>
 80178a0:	4603      	mov	r3, r0
 80178a2:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 80178a4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80178a8:	2b00      	cmp	r3, #0
 80178aa:	da02      	bge.n	80178b2 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 80178ac:	8afb      	ldrh	r3, [r7, #22]
 80178ae:	b25b      	sxtb	r3, r3
 80178b0:	e05d      	b.n	801796e <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 80178b2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80178b6:	4933      	ldr	r1, [pc, #204]	; (8017984 <etharp_update_arp_entry+0x148>)
 80178b8:	4613      	mov	r3, r2
 80178ba:	005b      	lsls	r3, r3, #1
 80178bc:	4413      	add	r3, r2
 80178be:	00db      	lsls	r3, r3, #3
 80178c0:	440b      	add	r3, r1
 80178c2:	3314      	adds	r3, #20
 80178c4:	2202      	movs	r2, #2
 80178c6:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 80178c8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80178cc:	492d      	ldr	r1, [pc, #180]	; (8017984 <etharp_update_arp_entry+0x148>)
 80178ce:	4613      	mov	r3, r2
 80178d0:	005b      	lsls	r3, r3, #1
 80178d2:	4413      	add	r3, r2
 80178d4:	00db      	lsls	r3, r3, #3
 80178d6:	440b      	add	r3, r1
 80178d8:	3308      	adds	r3, #8
 80178da:	68fa      	ldr	r2, [r7, #12]
 80178dc:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 80178de:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80178e2:	4613      	mov	r3, r2
 80178e4:	005b      	lsls	r3, r3, #1
 80178e6:	4413      	add	r3, r2
 80178e8:	00db      	lsls	r3, r3, #3
 80178ea:	3308      	adds	r3, #8
 80178ec:	4a25      	ldr	r2, [pc, #148]	; (8017984 <etharp_update_arp_entry+0x148>)
 80178ee:	4413      	add	r3, r2
 80178f0:	3304      	adds	r3, #4
 80178f2:	2206      	movs	r2, #6
 80178f4:	6879      	ldr	r1, [r7, #4]
 80178f6:	4618      	mov	r0, r3
 80178f8:	f002 fb0d 	bl	8019f16 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 80178fc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017900:	4920      	ldr	r1, [pc, #128]	; (8017984 <etharp_update_arp_entry+0x148>)
 8017902:	4613      	mov	r3, r2
 8017904:	005b      	lsls	r3, r3, #1
 8017906:	4413      	add	r3, r2
 8017908:	00db      	lsls	r3, r3, #3
 801790a:	440b      	add	r3, r1
 801790c:	3312      	adds	r3, #18
 801790e:	2200      	movs	r2, #0
 8017910:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8017912:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017916:	491b      	ldr	r1, [pc, #108]	; (8017984 <etharp_update_arp_entry+0x148>)
 8017918:	4613      	mov	r3, r2
 801791a:	005b      	lsls	r3, r3, #1
 801791c:	4413      	add	r3, r2
 801791e:	00db      	lsls	r3, r3, #3
 8017920:	440b      	add	r3, r1
 8017922:	681b      	ldr	r3, [r3, #0]
 8017924:	2b00      	cmp	r3, #0
 8017926:	d021      	beq.n	801796c <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8017928:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801792c:	4915      	ldr	r1, [pc, #84]	; (8017984 <etharp_update_arp_entry+0x148>)
 801792e:	4613      	mov	r3, r2
 8017930:	005b      	lsls	r3, r3, #1
 8017932:	4413      	add	r3, r2
 8017934:	00db      	lsls	r3, r3, #3
 8017936:	440b      	add	r3, r1
 8017938:	681b      	ldr	r3, [r3, #0]
 801793a:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801793c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017940:	4910      	ldr	r1, [pc, #64]	; (8017984 <etharp_update_arp_entry+0x148>)
 8017942:	4613      	mov	r3, r2
 8017944:	005b      	lsls	r3, r3, #1
 8017946:	4413      	add	r3, r2
 8017948:	00db      	lsls	r3, r3, #3
 801794a:	440b      	add	r3, r1
 801794c:	2200      	movs	r2, #0
 801794e:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8017950:	68fb      	ldr	r3, [r7, #12]
 8017952:	f103 0222 	add.w	r2, r3, #34	; 0x22
 8017956:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801795a:	9300      	str	r3, [sp, #0]
 801795c:	687b      	ldr	r3, [r7, #4]
 801795e:	6939      	ldr	r1, [r7, #16]
 8017960:	68f8      	ldr	r0, [r7, #12]
 8017962:	f001 ff8b 	bl	801987c <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8017966:	6938      	ldr	r0, [r7, #16]
 8017968:	f7f8 fb60 	bl	801002c <pbuf_free>
  }
  return ERR_OK;
 801796c:	2300      	movs	r3, #0
}
 801796e:	4618      	mov	r0, r3
 8017970:	3718      	adds	r7, #24
 8017972:	46bd      	mov	sp, r7
 8017974:	bd80      	pop	{r7, pc}
 8017976:	bf00      	nop
 8017978:	080224ec 	.word	0x080224ec
 801797c:	080225e4 	.word	0x080225e4
 8017980:	08022564 	.word	0x08022564
 8017984:	200008d4 	.word	0x200008d4

08017988 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8017988:	b580      	push	{r7, lr}
 801798a:	b084      	sub	sp, #16
 801798c:	af00      	add	r7, sp, #0
 801798e:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8017990:	2300      	movs	r3, #0
 8017992:	60fb      	str	r3, [r7, #12]
 8017994:	e01e      	b.n	80179d4 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8017996:	4913      	ldr	r1, [pc, #76]	; (80179e4 <etharp_cleanup_netif+0x5c>)
 8017998:	68fa      	ldr	r2, [r7, #12]
 801799a:	4613      	mov	r3, r2
 801799c:	005b      	lsls	r3, r3, #1
 801799e:	4413      	add	r3, r2
 80179a0:	00db      	lsls	r3, r3, #3
 80179a2:	440b      	add	r3, r1
 80179a4:	3314      	adds	r3, #20
 80179a6:	781b      	ldrb	r3, [r3, #0]
 80179a8:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 80179aa:	7afb      	ldrb	r3, [r7, #11]
 80179ac:	2b00      	cmp	r3, #0
 80179ae:	d00e      	beq.n	80179ce <etharp_cleanup_netif+0x46>
 80179b0:	490c      	ldr	r1, [pc, #48]	; (80179e4 <etharp_cleanup_netif+0x5c>)
 80179b2:	68fa      	ldr	r2, [r7, #12]
 80179b4:	4613      	mov	r3, r2
 80179b6:	005b      	lsls	r3, r3, #1
 80179b8:	4413      	add	r3, r2
 80179ba:	00db      	lsls	r3, r3, #3
 80179bc:	440b      	add	r3, r1
 80179be:	3308      	adds	r3, #8
 80179c0:	681b      	ldr	r3, [r3, #0]
 80179c2:	687a      	ldr	r2, [r7, #4]
 80179c4:	429a      	cmp	r2, r3
 80179c6:	d102      	bne.n	80179ce <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 80179c8:	68f8      	ldr	r0, [r7, #12]
 80179ca:	f7ff fce5 	bl	8017398 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80179ce:	68fb      	ldr	r3, [r7, #12]
 80179d0:	3301      	adds	r3, #1
 80179d2:	60fb      	str	r3, [r7, #12]
 80179d4:	68fb      	ldr	r3, [r7, #12]
 80179d6:	2b09      	cmp	r3, #9
 80179d8:	dddd      	ble.n	8017996 <etharp_cleanup_netif+0xe>
    }
  }
}
 80179da:	bf00      	nop
 80179dc:	3710      	adds	r7, #16
 80179de:	46bd      	mov	sp, r7
 80179e0:	bd80      	pop	{r7, pc}
 80179e2:	bf00      	nop
 80179e4:	200008d4 	.word	0x200008d4

080179e8 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 80179e8:	b5b0      	push	{r4, r5, r7, lr}
 80179ea:	b08a      	sub	sp, #40	; 0x28
 80179ec:	af04      	add	r7, sp, #16
 80179ee:	6078      	str	r0, [r7, #4]
 80179f0:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 80179f2:	683b      	ldr	r3, [r7, #0]
 80179f4:	2b00      	cmp	r3, #0
 80179f6:	d107      	bne.n	8017a08 <etharp_input+0x20>
 80179f8:	4b3d      	ldr	r3, [pc, #244]	; (8017af0 <etharp_input+0x108>)
 80179fa:	f240 228a 	movw	r2, #650	; 0x28a
 80179fe:	493d      	ldr	r1, [pc, #244]	; (8017af4 <etharp_input+0x10c>)
 8017a00:	483d      	ldr	r0, [pc, #244]	; (8017af8 <etharp_input+0x110>)
 8017a02:	f003 f971 	bl	801ace8 <iprintf>
 8017a06:	e06f      	b.n	8017ae8 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8017a08:	687b      	ldr	r3, [r7, #4]
 8017a0a:	685b      	ldr	r3, [r3, #4]
 8017a0c:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8017a0e:	693b      	ldr	r3, [r7, #16]
 8017a10:	881b      	ldrh	r3, [r3, #0]
 8017a12:	b29b      	uxth	r3, r3
 8017a14:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8017a18:	d10c      	bne.n	8017a34 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8017a1a:	693b      	ldr	r3, [r7, #16]
 8017a1c:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8017a1e:	2b06      	cmp	r3, #6
 8017a20:	d108      	bne.n	8017a34 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8017a22:	693b      	ldr	r3, [r7, #16]
 8017a24:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8017a26:	2b04      	cmp	r3, #4
 8017a28:	d104      	bne.n	8017a34 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8017a2a:	693b      	ldr	r3, [r7, #16]
 8017a2c:	885b      	ldrh	r3, [r3, #2]
 8017a2e:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8017a30:	2b08      	cmp	r3, #8
 8017a32:	d003      	beq.n	8017a3c <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8017a34:	6878      	ldr	r0, [r7, #4]
 8017a36:	f7f8 faf9 	bl	801002c <pbuf_free>
    return;
 8017a3a:	e055      	b.n	8017ae8 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8017a3c:	693b      	ldr	r3, [r7, #16]
 8017a3e:	330e      	adds	r3, #14
 8017a40:	681b      	ldr	r3, [r3, #0]
 8017a42:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8017a44:	693b      	ldr	r3, [r7, #16]
 8017a46:	3318      	adds	r3, #24
 8017a48:	681b      	ldr	r3, [r3, #0]
 8017a4a:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8017a4c:	683b      	ldr	r3, [r7, #0]
 8017a4e:	3304      	adds	r3, #4
 8017a50:	681b      	ldr	r3, [r3, #0]
 8017a52:	2b00      	cmp	r3, #0
 8017a54:	d102      	bne.n	8017a5c <etharp_input+0x74>
    for_us = 0;
 8017a56:	2300      	movs	r3, #0
 8017a58:	75fb      	strb	r3, [r7, #23]
 8017a5a:	e009      	b.n	8017a70 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8017a5c:	68ba      	ldr	r2, [r7, #8]
 8017a5e:	683b      	ldr	r3, [r7, #0]
 8017a60:	3304      	adds	r3, #4
 8017a62:	681b      	ldr	r3, [r3, #0]
 8017a64:	429a      	cmp	r2, r3
 8017a66:	bf0c      	ite	eq
 8017a68:	2301      	moveq	r3, #1
 8017a6a:	2300      	movne	r3, #0
 8017a6c:	b2db      	uxtb	r3, r3
 8017a6e:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8017a70:	693b      	ldr	r3, [r7, #16]
 8017a72:	f103 0208 	add.w	r2, r3, #8
 8017a76:	7dfb      	ldrb	r3, [r7, #23]
 8017a78:	2b00      	cmp	r3, #0
 8017a7a:	d001      	beq.n	8017a80 <etharp_input+0x98>
 8017a7c:	2301      	movs	r3, #1
 8017a7e:	e000      	b.n	8017a82 <etharp_input+0x9a>
 8017a80:	2302      	movs	r3, #2
 8017a82:	f107 010c 	add.w	r1, r7, #12
 8017a86:	6838      	ldr	r0, [r7, #0]
 8017a88:	f7ff fed8 	bl	801783c <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8017a8c:	693b      	ldr	r3, [r7, #16]
 8017a8e:	88db      	ldrh	r3, [r3, #6]
 8017a90:	b29b      	uxth	r3, r3
 8017a92:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8017a96:	d003      	beq.n	8017aa0 <etharp_input+0xb8>
 8017a98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8017a9c:	d01e      	beq.n	8017adc <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8017a9e:	e020      	b.n	8017ae2 <etharp_input+0xfa>
      if (for_us) {
 8017aa0:	7dfb      	ldrb	r3, [r7, #23]
 8017aa2:	2b00      	cmp	r3, #0
 8017aa4:	d01c      	beq.n	8017ae0 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8017aa6:	683b      	ldr	r3, [r7, #0]
 8017aa8:	f103 0022 	add.w	r0, r3, #34	; 0x22
 8017aac:	693b      	ldr	r3, [r7, #16]
 8017aae:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8017ab2:	683b      	ldr	r3, [r7, #0]
 8017ab4:	f103 0522 	add.w	r5, r3, #34	; 0x22
 8017ab8:	683b      	ldr	r3, [r7, #0]
 8017aba:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8017abc:	693a      	ldr	r2, [r7, #16]
 8017abe:	3208      	adds	r2, #8
        etharp_raw(netif,
 8017ac0:	2102      	movs	r1, #2
 8017ac2:	9103      	str	r1, [sp, #12]
 8017ac4:	f107 010c 	add.w	r1, r7, #12
 8017ac8:	9102      	str	r1, [sp, #8]
 8017aca:	9201      	str	r2, [sp, #4]
 8017acc:	9300      	str	r3, [sp, #0]
 8017ace:	462b      	mov	r3, r5
 8017ad0:	4622      	mov	r2, r4
 8017ad2:	4601      	mov	r1, r0
 8017ad4:	6838      	ldr	r0, [r7, #0]
 8017ad6:	f000 faeb 	bl	80180b0 <etharp_raw>
      break;
 8017ada:	e001      	b.n	8017ae0 <etharp_input+0xf8>
      break;
 8017adc:	bf00      	nop
 8017ade:	e000      	b.n	8017ae2 <etharp_input+0xfa>
      break;
 8017ae0:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8017ae2:	6878      	ldr	r0, [r7, #4]
 8017ae4:	f7f8 faa2 	bl	801002c <pbuf_free>
}
 8017ae8:	3718      	adds	r7, #24
 8017aea:	46bd      	mov	sp, r7
 8017aec:	bdb0      	pop	{r4, r5, r7, pc}
 8017aee:	bf00      	nop
 8017af0:	080224ec 	.word	0x080224ec
 8017af4:	0802263c 	.word	0x0802263c
 8017af8:	08022564 	.word	0x08022564

08017afc <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8017afc:	b580      	push	{r7, lr}
 8017afe:	b086      	sub	sp, #24
 8017b00:	af02      	add	r7, sp, #8
 8017b02:	60f8      	str	r0, [r7, #12]
 8017b04:	60b9      	str	r1, [r7, #8]
 8017b06:	4613      	mov	r3, r2
 8017b08:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8017b0a:	79fa      	ldrb	r2, [r7, #7]
 8017b0c:	4944      	ldr	r1, [pc, #272]	; (8017c20 <etharp_output_to_arp_index+0x124>)
 8017b0e:	4613      	mov	r3, r2
 8017b10:	005b      	lsls	r3, r3, #1
 8017b12:	4413      	add	r3, r2
 8017b14:	00db      	lsls	r3, r3, #3
 8017b16:	440b      	add	r3, r1
 8017b18:	3314      	adds	r3, #20
 8017b1a:	781b      	ldrb	r3, [r3, #0]
 8017b1c:	2b01      	cmp	r3, #1
 8017b1e:	d806      	bhi.n	8017b2e <etharp_output_to_arp_index+0x32>
 8017b20:	4b40      	ldr	r3, [pc, #256]	; (8017c24 <etharp_output_to_arp_index+0x128>)
 8017b22:	f240 22ef 	movw	r2, #751	; 0x2ef
 8017b26:	4940      	ldr	r1, [pc, #256]	; (8017c28 <etharp_output_to_arp_index+0x12c>)
 8017b28:	4840      	ldr	r0, [pc, #256]	; (8017c2c <etharp_output_to_arp_index+0x130>)
 8017b2a:	f003 f8dd 	bl	801ace8 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8017b2e:	79fa      	ldrb	r2, [r7, #7]
 8017b30:	493b      	ldr	r1, [pc, #236]	; (8017c20 <etharp_output_to_arp_index+0x124>)
 8017b32:	4613      	mov	r3, r2
 8017b34:	005b      	lsls	r3, r3, #1
 8017b36:	4413      	add	r3, r2
 8017b38:	00db      	lsls	r3, r3, #3
 8017b3a:	440b      	add	r3, r1
 8017b3c:	3314      	adds	r3, #20
 8017b3e:	781b      	ldrb	r3, [r3, #0]
 8017b40:	2b02      	cmp	r3, #2
 8017b42:	d153      	bne.n	8017bec <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8017b44:	79fa      	ldrb	r2, [r7, #7]
 8017b46:	4936      	ldr	r1, [pc, #216]	; (8017c20 <etharp_output_to_arp_index+0x124>)
 8017b48:	4613      	mov	r3, r2
 8017b4a:	005b      	lsls	r3, r3, #1
 8017b4c:	4413      	add	r3, r2
 8017b4e:	00db      	lsls	r3, r3, #3
 8017b50:	440b      	add	r3, r1
 8017b52:	3312      	adds	r3, #18
 8017b54:	881b      	ldrh	r3, [r3, #0]
 8017b56:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8017b5a:	d919      	bls.n	8017b90 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8017b5c:	79fa      	ldrb	r2, [r7, #7]
 8017b5e:	4613      	mov	r3, r2
 8017b60:	005b      	lsls	r3, r3, #1
 8017b62:	4413      	add	r3, r2
 8017b64:	00db      	lsls	r3, r3, #3
 8017b66:	4a2e      	ldr	r2, [pc, #184]	; (8017c20 <etharp_output_to_arp_index+0x124>)
 8017b68:	4413      	add	r3, r2
 8017b6a:	3304      	adds	r3, #4
 8017b6c:	4619      	mov	r1, r3
 8017b6e:	68f8      	ldr	r0, [r7, #12]
 8017b70:	f000 fb4c 	bl	801820c <etharp_request>
 8017b74:	4603      	mov	r3, r0
 8017b76:	2b00      	cmp	r3, #0
 8017b78:	d138      	bne.n	8017bec <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8017b7a:	79fa      	ldrb	r2, [r7, #7]
 8017b7c:	4928      	ldr	r1, [pc, #160]	; (8017c20 <etharp_output_to_arp_index+0x124>)
 8017b7e:	4613      	mov	r3, r2
 8017b80:	005b      	lsls	r3, r3, #1
 8017b82:	4413      	add	r3, r2
 8017b84:	00db      	lsls	r3, r3, #3
 8017b86:	440b      	add	r3, r1
 8017b88:	3314      	adds	r3, #20
 8017b8a:	2203      	movs	r2, #3
 8017b8c:	701a      	strb	r2, [r3, #0]
 8017b8e:	e02d      	b.n	8017bec <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8017b90:	79fa      	ldrb	r2, [r7, #7]
 8017b92:	4923      	ldr	r1, [pc, #140]	; (8017c20 <etharp_output_to_arp_index+0x124>)
 8017b94:	4613      	mov	r3, r2
 8017b96:	005b      	lsls	r3, r3, #1
 8017b98:	4413      	add	r3, r2
 8017b9a:	00db      	lsls	r3, r3, #3
 8017b9c:	440b      	add	r3, r1
 8017b9e:	3312      	adds	r3, #18
 8017ba0:	881b      	ldrh	r3, [r3, #0]
 8017ba2:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8017ba6:	d321      	bcc.n	8017bec <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8017ba8:	79fa      	ldrb	r2, [r7, #7]
 8017baa:	4613      	mov	r3, r2
 8017bac:	005b      	lsls	r3, r3, #1
 8017bae:	4413      	add	r3, r2
 8017bb0:	00db      	lsls	r3, r3, #3
 8017bb2:	4a1b      	ldr	r2, [pc, #108]	; (8017c20 <etharp_output_to_arp_index+0x124>)
 8017bb4:	4413      	add	r3, r2
 8017bb6:	1d19      	adds	r1, r3, #4
 8017bb8:	79fa      	ldrb	r2, [r7, #7]
 8017bba:	4613      	mov	r3, r2
 8017bbc:	005b      	lsls	r3, r3, #1
 8017bbe:	4413      	add	r3, r2
 8017bc0:	00db      	lsls	r3, r3, #3
 8017bc2:	3308      	adds	r3, #8
 8017bc4:	4a16      	ldr	r2, [pc, #88]	; (8017c20 <etharp_output_to_arp_index+0x124>)
 8017bc6:	4413      	add	r3, r2
 8017bc8:	3304      	adds	r3, #4
 8017bca:	461a      	mov	r2, r3
 8017bcc:	68f8      	ldr	r0, [r7, #12]
 8017bce:	f000 fafb 	bl	80181c8 <etharp_request_dst>
 8017bd2:	4603      	mov	r3, r0
 8017bd4:	2b00      	cmp	r3, #0
 8017bd6:	d109      	bne.n	8017bec <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8017bd8:	79fa      	ldrb	r2, [r7, #7]
 8017bda:	4911      	ldr	r1, [pc, #68]	; (8017c20 <etharp_output_to_arp_index+0x124>)
 8017bdc:	4613      	mov	r3, r2
 8017bde:	005b      	lsls	r3, r3, #1
 8017be0:	4413      	add	r3, r2
 8017be2:	00db      	lsls	r3, r3, #3
 8017be4:	440b      	add	r3, r1
 8017be6:	3314      	adds	r3, #20
 8017be8:	2203      	movs	r2, #3
 8017bea:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8017bec:	68fb      	ldr	r3, [r7, #12]
 8017bee:	f103 0122 	add.w	r1, r3, #34	; 0x22
 8017bf2:	79fa      	ldrb	r2, [r7, #7]
 8017bf4:	4613      	mov	r3, r2
 8017bf6:	005b      	lsls	r3, r3, #1
 8017bf8:	4413      	add	r3, r2
 8017bfa:	00db      	lsls	r3, r3, #3
 8017bfc:	3308      	adds	r3, #8
 8017bfe:	4a08      	ldr	r2, [pc, #32]	; (8017c20 <etharp_output_to_arp_index+0x124>)
 8017c00:	4413      	add	r3, r2
 8017c02:	1d1a      	adds	r2, r3, #4
 8017c04:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8017c08:	9300      	str	r3, [sp, #0]
 8017c0a:	4613      	mov	r3, r2
 8017c0c:	460a      	mov	r2, r1
 8017c0e:	68b9      	ldr	r1, [r7, #8]
 8017c10:	68f8      	ldr	r0, [r7, #12]
 8017c12:	f001 fe33 	bl	801987c <ethernet_output>
 8017c16:	4603      	mov	r3, r0
}
 8017c18:	4618      	mov	r0, r3
 8017c1a:	3710      	adds	r7, #16
 8017c1c:	46bd      	mov	sp, r7
 8017c1e:	bd80      	pop	{r7, pc}
 8017c20:	200008d4 	.word	0x200008d4
 8017c24:	080224ec 	.word	0x080224ec
 8017c28:	0802265c 	.word	0x0802265c
 8017c2c:	08022564 	.word	0x08022564

08017c30 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8017c30:	b580      	push	{r7, lr}
 8017c32:	b08a      	sub	sp, #40	; 0x28
 8017c34:	af02      	add	r7, sp, #8
 8017c36:	60f8      	str	r0, [r7, #12]
 8017c38:	60b9      	str	r1, [r7, #8]
 8017c3a:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8017c3c:	687b      	ldr	r3, [r7, #4]
 8017c3e:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8017c40:	68fb      	ldr	r3, [r7, #12]
 8017c42:	2b00      	cmp	r3, #0
 8017c44:	d106      	bne.n	8017c54 <etharp_output+0x24>
 8017c46:	4b73      	ldr	r3, [pc, #460]	; (8017e14 <etharp_output+0x1e4>)
 8017c48:	f240 321e 	movw	r2, #798	; 0x31e
 8017c4c:	4972      	ldr	r1, [pc, #456]	; (8017e18 <etharp_output+0x1e8>)
 8017c4e:	4873      	ldr	r0, [pc, #460]	; (8017e1c <etharp_output+0x1ec>)
 8017c50:	f003 f84a 	bl	801ace8 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8017c54:	68bb      	ldr	r3, [r7, #8]
 8017c56:	2b00      	cmp	r3, #0
 8017c58:	d106      	bne.n	8017c68 <etharp_output+0x38>
 8017c5a:	4b6e      	ldr	r3, [pc, #440]	; (8017e14 <etharp_output+0x1e4>)
 8017c5c:	f240 321f 	movw	r2, #799	; 0x31f
 8017c60:	496f      	ldr	r1, [pc, #444]	; (8017e20 <etharp_output+0x1f0>)
 8017c62:	486e      	ldr	r0, [pc, #440]	; (8017e1c <etharp_output+0x1ec>)
 8017c64:	f003 f840 	bl	801ace8 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8017c68:	687b      	ldr	r3, [r7, #4]
 8017c6a:	2b00      	cmp	r3, #0
 8017c6c:	d106      	bne.n	8017c7c <etharp_output+0x4c>
 8017c6e:	4b69      	ldr	r3, [pc, #420]	; (8017e14 <etharp_output+0x1e4>)
 8017c70:	f44f 7248 	mov.w	r2, #800	; 0x320
 8017c74:	496b      	ldr	r1, [pc, #428]	; (8017e24 <etharp_output+0x1f4>)
 8017c76:	4869      	ldr	r0, [pc, #420]	; (8017e1c <etharp_output+0x1ec>)
 8017c78:	f003 f836 	bl	801ace8 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8017c7c:	687b      	ldr	r3, [r7, #4]
 8017c7e:	681b      	ldr	r3, [r3, #0]
 8017c80:	68f9      	ldr	r1, [r7, #12]
 8017c82:	4618      	mov	r0, r3
 8017c84:	f000 fef6 	bl	8018a74 <ip4_addr_isbroadcast_u32>
 8017c88:	4603      	mov	r3, r0
 8017c8a:	2b00      	cmp	r3, #0
 8017c8c:	d002      	beq.n	8017c94 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8017c8e:	4b66      	ldr	r3, [pc, #408]	; (8017e28 <etharp_output+0x1f8>)
 8017c90:	61fb      	str	r3, [r7, #28]
 8017c92:	e0af      	b.n	8017df4 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8017c94:	687b      	ldr	r3, [r7, #4]
 8017c96:	681b      	ldr	r3, [r3, #0]
 8017c98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017c9c:	2be0      	cmp	r3, #224	; 0xe0
 8017c9e:	d118      	bne.n	8017cd2 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8017ca0:	2301      	movs	r3, #1
 8017ca2:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8017ca4:	2300      	movs	r3, #0
 8017ca6:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8017ca8:	235e      	movs	r3, #94	; 0x5e
 8017caa:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8017cac:	687b      	ldr	r3, [r7, #4]
 8017cae:	3301      	adds	r3, #1
 8017cb0:	781b      	ldrb	r3, [r3, #0]
 8017cb2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8017cb6:	b2db      	uxtb	r3, r3
 8017cb8:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8017cba:	687b      	ldr	r3, [r7, #4]
 8017cbc:	3302      	adds	r3, #2
 8017cbe:	781b      	ldrb	r3, [r3, #0]
 8017cc0:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8017cc2:	687b      	ldr	r3, [r7, #4]
 8017cc4:	3303      	adds	r3, #3
 8017cc6:	781b      	ldrb	r3, [r3, #0]
 8017cc8:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8017cca:	f107 0310 	add.w	r3, r7, #16
 8017cce:	61fb      	str	r3, [r7, #28]
 8017cd0:	e090      	b.n	8017df4 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8017cd2:	687b      	ldr	r3, [r7, #4]
 8017cd4:	681a      	ldr	r2, [r3, #0]
 8017cd6:	68fb      	ldr	r3, [r7, #12]
 8017cd8:	3304      	adds	r3, #4
 8017cda:	681b      	ldr	r3, [r3, #0]
 8017cdc:	405a      	eors	r2, r3
 8017cde:	68fb      	ldr	r3, [r7, #12]
 8017ce0:	3308      	adds	r3, #8
 8017ce2:	681b      	ldr	r3, [r3, #0]
 8017ce4:	4013      	ands	r3, r2
 8017ce6:	2b00      	cmp	r3, #0
 8017ce8:	d012      	beq.n	8017d10 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8017cea:	687b      	ldr	r3, [r7, #4]
 8017cec:	681b      	ldr	r3, [r3, #0]
 8017cee:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8017cf0:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8017cf4:	4293      	cmp	r3, r2
 8017cf6:	d00b      	beq.n	8017d10 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8017cf8:	68fb      	ldr	r3, [r7, #12]
 8017cfa:	330c      	adds	r3, #12
 8017cfc:	681b      	ldr	r3, [r3, #0]
 8017cfe:	2b00      	cmp	r3, #0
 8017d00:	d003      	beq.n	8017d0a <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8017d02:	68fb      	ldr	r3, [r7, #12]
 8017d04:	330c      	adds	r3, #12
 8017d06:	61bb      	str	r3, [r7, #24]
 8017d08:	e002      	b.n	8017d10 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8017d0a:	f06f 0303 	mvn.w	r3, #3
 8017d0e:	e07d      	b.n	8017e0c <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8017d10:	4b46      	ldr	r3, [pc, #280]	; (8017e2c <etharp_output+0x1fc>)
 8017d12:	781b      	ldrb	r3, [r3, #0]
 8017d14:	4619      	mov	r1, r3
 8017d16:	4a46      	ldr	r2, [pc, #280]	; (8017e30 <etharp_output+0x200>)
 8017d18:	460b      	mov	r3, r1
 8017d1a:	005b      	lsls	r3, r3, #1
 8017d1c:	440b      	add	r3, r1
 8017d1e:	00db      	lsls	r3, r3, #3
 8017d20:	4413      	add	r3, r2
 8017d22:	3314      	adds	r3, #20
 8017d24:	781b      	ldrb	r3, [r3, #0]
 8017d26:	2b01      	cmp	r3, #1
 8017d28:	d925      	bls.n	8017d76 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8017d2a:	4b40      	ldr	r3, [pc, #256]	; (8017e2c <etharp_output+0x1fc>)
 8017d2c:	781b      	ldrb	r3, [r3, #0]
 8017d2e:	4619      	mov	r1, r3
 8017d30:	4a3f      	ldr	r2, [pc, #252]	; (8017e30 <etharp_output+0x200>)
 8017d32:	460b      	mov	r3, r1
 8017d34:	005b      	lsls	r3, r3, #1
 8017d36:	440b      	add	r3, r1
 8017d38:	00db      	lsls	r3, r3, #3
 8017d3a:	4413      	add	r3, r2
 8017d3c:	3308      	adds	r3, #8
 8017d3e:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8017d40:	68fa      	ldr	r2, [r7, #12]
 8017d42:	429a      	cmp	r2, r3
 8017d44:	d117      	bne.n	8017d76 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8017d46:	69bb      	ldr	r3, [r7, #24]
 8017d48:	681a      	ldr	r2, [r3, #0]
 8017d4a:	4b38      	ldr	r3, [pc, #224]	; (8017e2c <etharp_output+0x1fc>)
 8017d4c:	781b      	ldrb	r3, [r3, #0]
 8017d4e:	4618      	mov	r0, r3
 8017d50:	4937      	ldr	r1, [pc, #220]	; (8017e30 <etharp_output+0x200>)
 8017d52:	4603      	mov	r3, r0
 8017d54:	005b      	lsls	r3, r3, #1
 8017d56:	4403      	add	r3, r0
 8017d58:	00db      	lsls	r3, r3, #3
 8017d5a:	440b      	add	r3, r1
 8017d5c:	3304      	adds	r3, #4
 8017d5e:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8017d60:	429a      	cmp	r2, r3
 8017d62:	d108      	bne.n	8017d76 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8017d64:	4b31      	ldr	r3, [pc, #196]	; (8017e2c <etharp_output+0x1fc>)
 8017d66:	781b      	ldrb	r3, [r3, #0]
 8017d68:	461a      	mov	r2, r3
 8017d6a:	68b9      	ldr	r1, [r7, #8]
 8017d6c:	68f8      	ldr	r0, [r7, #12]
 8017d6e:	f7ff fec5 	bl	8017afc <etharp_output_to_arp_index>
 8017d72:	4603      	mov	r3, r0
 8017d74:	e04a      	b.n	8017e0c <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8017d76:	2300      	movs	r3, #0
 8017d78:	75fb      	strb	r3, [r7, #23]
 8017d7a:	e031      	b.n	8017de0 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8017d7c:	7dfa      	ldrb	r2, [r7, #23]
 8017d7e:	492c      	ldr	r1, [pc, #176]	; (8017e30 <etharp_output+0x200>)
 8017d80:	4613      	mov	r3, r2
 8017d82:	005b      	lsls	r3, r3, #1
 8017d84:	4413      	add	r3, r2
 8017d86:	00db      	lsls	r3, r3, #3
 8017d88:	440b      	add	r3, r1
 8017d8a:	3314      	adds	r3, #20
 8017d8c:	781b      	ldrb	r3, [r3, #0]
 8017d8e:	2b01      	cmp	r3, #1
 8017d90:	d923      	bls.n	8017dda <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 8017d92:	7dfa      	ldrb	r2, [r7, #23]
 8017d94:	4926      	ldr	r1, [pc, #152]	; (8017e30 <etharp_output+0x200>)
 8017d96:	4613      	mov	r3, r2
 8017d98:	005b      	lsls	r3, r3, #1
 8017d9a:	4413      	add	r3, r2
 8017d9c:	00db      	lsls	r3, r3, #3
 8017d9e:	440b      	add	r3, r1
 8017da0:	3308      	adds	r3, #8
 8017da2:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8017da4:	68fa      	ldr	r2, [r7, #12]
 8017da6:	429a      	cmp	r2, r3
 8017da8:	d117      	bne.n	8017dda <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8017daa:	69bb      	ldr	r3, [r7, #24]
 8017dac:	6819      	ldr	r1, [r3, #0]
 8017dae:	7dfa      	ldrb	r2, [r7, #23]
 8017db0:	481f      	ldr	r0, [pc, #124]	; (8017e30 <etharp_output+0x200>)
 8017db2:	4613      	mov	r3, r2
 8017db4:	005b      	lsls	r3, r3, #1
 8017db6:	4413      	add	r3, r2
 8017db8:	00db      	lsls	r3, r3, #3
 8017dba:	4403      	add	r3, r0
 8017dbc:	3304      	adds	r3, #4
 8017dbe:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8017dc0:	4299      	cmp	r1, r3
 8017dc2:	d10a      	bne.n	8017dda <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8017dc4:	4a19      	ldr	r2, [pc, #100]	; (8017e2c <etharp_output+0x1fc>)
 8017dc6:	7dfb      	ldrb	r3, [r7, #23]
 8017dc8:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8017dca:	7dfb      	ldrb	r3, [r7, #23]
 8017dcc:	461a      	mov	r2, r3
 8017dce:	68b9      	ldr	r1, [r7, #8]
 8017dd0:	68f8      	ldr	r0, [r7, #12]
 8017dd2:	f7ff fe93 	bl	8017afc <etharp_output_to_arp_index>
 8017dd6:	4603      	mov	r3, r0
 8017dd8:	e018      	b.n	8017e0c <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8017dda:	7dfb      	ldrb	r3, [r7, #23]
 8017ddc:	3301      	adds	r3, #1
 8017dde:	75fb      	strb	r3, [r7, #23]
 8017de0:	7dfb      	ldrb	r3, [r7, #23]
 8017de2:	2b09      	cmp	r3, #9
 8017de4:	d9ca      	bls.n	8017d7c <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8017de6:	68ba      	ldr	r2, [r7, #8]
 8017de8:	69b9      	ldr	r1, [r7, #24]
 8017dea:	68f8      	ldr	r0, [r7, #12]
 8017dec:	f000 f822 	bl	8017e34 <etharp_query>
 8017df0:	4603      	mov	r3, r0
 8017df2:	e00b      	b.n	8017e0c <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8017df4:	68fb      	ldr	r3, [r7, #12]
 8017df6:	f103 0222 	add.w	r2, r3, #34	; 0x22
 8017dfa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8017dfe:	9300      	str	r3, [sp, #0]
 8017e00:	69fb      	ldr	r3, [r7, #28]
 8017e02:	68b9      	ldr	r1, [r7, #8]
 8017e04:	68f8      	ldr	r0, [r7, #12]
 8017e06:	f001 fd39 	bl	801987c <ethernet_output>
 8017e0a:	4603      	mov	r3, r0
}
 8017e0c:	4618      	mov	r0, r3
 8017e0e:	3720      	adds	r7, #32
 8017e10:	46bd      	mov	sp, r7
 8017e12:	bd80      	pop	{r7, pc}
 8017e14:	080224ec 	.word	0x080224ec
 8017e18:	0802263c 	.word	0x0802263c
 8017e1c:	08022564 	.word	0x08022564
 8017e20:	0802268c 	.word	0x0802268c
 8017e24:	0802262c 	.word	0x0802262c
 8017e28:	080244e0 	.word	0x080244e0
 8017e2c:	200009c4 	.word	0x200009c4
 8017e30:	200008d4 	.word	0x200008d4

08017e34 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8017e34:	b580      	push	{r7, lr}
 8017e36:	b08c      	sub	sp, #48	; 0x30
 8017e38:	af02      	add	r7, sp, #8
 8017e3a:	60f8      	str	r0, [r7, #12]
 8017e3c:	60b9      	str	r1, [r7, #8]
 8017e3e:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8017e40:	68fb      	ldr	r3, [r7, #12]
 8017e42:	3322      	adds	r3, #34	; 0x22
 8017e44:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8017e46:	23ff      	movs	r3, #255	; 0xff
 8017e48:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8017e4c:	2300      	movs	r3, #0
 8017e4e:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8017e50:	68bb      	ldr	r3, [r7, #8]
 8017e52:	681b      	ldr	r3, [r3, #0]
 8017e54:	68f9      	ldr	r1, [r7, #12]
 8017e56:	4618      	mov	r0, r3
 8017e58:	f000 fe0c 	bl	8018a74 <ip4_addr_isbroadcast_u32>
 8017e5c:	4603      	mov	r3, r0
 8017e5e:	2b00      	cmp	r3, #0
 8017e60:	d10c      	bne.n	8017e7c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8017e62:	68bb      	ldr	r3, [r7, #8]
 8017e64:	681b      	ldr	r3, [r3, #0]
 8017e66:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8017e6a:	2be0      	cmp	r3, #224	; 0xe0
 8017e6c:	d006      	beq.n	8017e7c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8017e6e:	68bb      	ldr	r3, [r7, #8]
 8017e70:	2b00      	cmp	r3, #0
 8017e72:	d003      	beq.n	8017e7c <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8017e74:	68bb      	ldr	r3, [r7, #8]
 8017e76:	681b      	ldr	r3, [r3, #0]
 8017e78:	2b00      	cmp	r3, #0
 8017e7a:	d102      	bne.n	8017e82 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8017e7c:	f06f 030f 	mvn.w	r3, #15
 8017e80:	e102      	b.n	8018088 <etharp_query+0x254>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8017e82:	68fa      	ldr	r2, [r7, #12]
 8017e84:	2101      	movs	r1, #1
 8017e86:	68b8      	ldr	r0, [r7, #8]
 8017e88:	f7ff fb60 	bl	801754c <etharp_find_entry>
 8017e8c:	4603      	mov	r3, r0
 8017e8e:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8017e90:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8017e94:	2b00      	cmp	r3, #0
 8017e96:	da02      	bge.n	8017e9e <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8017e98:	8a7b      	ldrh	r3, [r7, #18]
 8017e9a:	b25b      	sxtb	r3, r3
 8017e9c:	e0f4      	b.n	8018088 <etharp_query+0x254>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8017e9e:	8a7b      	ldrh	r3, [r7, #18]
 8017ea0:	2b7e      	cmp	r3, #126	; 0x7e
 8017ea2:	d906      	bls.n	8017eb2 <etharp_query+0x7e>
 8017ea4:	4b7a      	ldr	r3, [pc, #488]	; (8018090 <etharp_query+0x25c>)
 8017ea6:	f240 32c1 	movw	r2, #961	; 0x3c1
 8017eaa:	497a      	ldr	r1, [pc, #488]	; (8018094 <etharp_query+0x260>)
 8017eac:	487a      	ldr	r0, [pc, #488]	; (8018098 <etharp_query+0x264>)
 8017eae:	f002 ff1b 	bl	801ace8 <iprintf>
  i = (netif_addr_idx_t)i_err;
 8017eb2:	8a7b      	ldrh	r3, [r7, #18]
 8017eb4:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8017eb6:	7c7a      	ldrb	r2, [r7, #17]
 8017eb8:	4978      	ldr	r1, [pc, #480]	; (801809c <etharp_query+0x268>)
 8017eba:	4613      	mov	r3, r2
 8017ebc:	005b      	lsls	r3, r3, #1
 8017ebe:	4413      	add	r3, r2
 8017ec0:	00db      	lsls	r3, r3, #3
 8017ec2:	440b      	add	r3, r1
 8017ec4:	3314      	adds	r3, #20
 8017ec6:	781b      	ldrb	r3, [r3, #0]
 8017ec8:	2b00      	cmp	r3, #0
 8017eca:	d115      	bne.n	8017ef8 <etharp_query+0xc4>
    is_new_entry = 1;
 8017ecc:	2301      	movs	r3, #1
 8017ece:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8017ed0:	7c7a      	ldrb	r2, [r7, #17]
 8017ed2:	4972      	ldr	r1, [pc, #456]	; (801809c <etharp_query+0x268>)
 8017ed4:	4613      	mov	r3, r2
 8017ed6:	005b      	lsls	r3, r3, #1
 8017ed8:	4413      	add	r3, r2
 8017eda:	00db      	lsls	r3, r3, #3
 8017edc:	440b      	add	r3, r1
 8017ede:	3314      	adds	r3, #20
 8017ee0:	2201      	movs	r2, #1
 8017ee2:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8017ee4:	7c7a      	ldrb	r2, [r7, #17]
 8017ee6:	496d      	ldr	r1, [pc, #436]	; (801809c <etharp_query+0x268>)
 8017ee8:	4613      	mov	r3, r2
 8017eea:	005b      	lsls	r3, r3, #1
 8017eec:	4413      	add	r3, r2
 8017eee:	00db      	lsls	r3, r3, #3
 8017ef0:	440b      	add	r3, r1
 8017ef2:	3308      	adds	r3, #8
 8017ef4:	68fa      	ldr	r2, [r7, #12]
 8017ef6:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8017ef8:	7c7a      	ldrb	r2, [r7, #17]
 8017efa:	4968      	ldr	r1, [pc, #416]	; (801809c <etharp_query+0x268>)
 8017efc:	4613      	mov	r3, r2
 8017efe:	005b      	lsls	r3, r3, #1
 8017f00:	4413      	add	r3, r2
 8017f02:	00db      	lsls	r3, r3, #3
 8017f04:	440b      	add	r3, r1
 8017f06:	3314      	adds	r3, #20
 8017f08:	781b      	ldrb	r3, [r3, #0]
 8017f0a:	2b01      	cmp	r3, #1
 8017f0c:	d011      	beq.n	8017f32 <etharp_query+0xfe>
 8017f0e:	7c7a      	ldrb	r2, [r7, #17]
 8017f10:	4962      	ldr	r1, [pc, #392]	; (801809c <etharp_query+0x268>)
 8017f12:	4613      	mov	r3, r2
 8017f14:	005b      	lsls	r3, r3, #1
 8017f16:	4413      	add	r3, r2
 8017f18:	00db      	lsls	r3, r3, #3
 8017f1a:	440b      	add	r3, r1
 8017f1c:	3314      	adds	r3, #20
 8017f1e:	781b      	ldrb	r3, [r3, #0]
 8017f20:	2b01      	cmp	r3, #1
 8017f22:	d806      	bhi.n	8017f32 <etharp_query+0xfe>
 8017f24:	4b5a      	ldr	r3, [pc, #360]	; (8018090 <etharp_query+0x25c>)
 8017f26:	f240 32cf 	movw	r2, #975	; 0x3cf
 8017f2a:	495d      	ldr	r1, [pc, #372]	; (80180a0 <etharp_query+0x26c>)
 8017f2c:	485a      	ldr	r0, [pc, #360]	; (8018098 <etharp_query+0x264>)
 8017f2e:	f002 fedb 	bl	801ace8 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8017f32:	6a3b      	ldr	r3, [r7, #32]
 8017f34:	2b00      	cmp	r3, #0
 8017f36:	d102      	bne.n	8017f3e <etharp_query+0x10a>
 8017f38:	687b      	ldr	r3, [r7, #4]
 8017f3a:	2b00      	cmp	r3, #0
 8017f3c:	d10c      	bne.n	8017f58 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8017f3e:	68b9      	ldr	r1, [r7, #8]
 8017f40:	68f8      	ldr	r0, [r7, #12]
 8017f42:	f000 f963 	bl	801820c <etharp_request>
 8017f46:	4603      	mov	r3, r0
 8017f48:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8017f4c:	687b      	ldr	r3, [r7, #4]
 8017f4e:	2b00      	cmp	r3, #0
 8017f50:	d102      	bne.n	8017f58 <etharp_query+0x124>
      return result;
 8017f52:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8017f56:	e097      	b.n	8018088 <etharp_query+0x254>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8017f58:	687b      	ldr	r3, [r7, #4]
 8017f5a:	2b00      	cmp	r3, #0
 8017f5c:	d106      	bne.n	8017f6c <etharp_query+0x138>
 8017f5e:	4b4c      	ldr	r3, [pc, #304]	; (8018090 <etharp_query+0x25c>)
 8017f60:	f240 32e1 	movw	r2, #993	; 0x3e1
 8017f64:	494f      	ldr	r1, [pc, #316]	; (80180a4 <etharp_query+0x270>)
 8017f66:	484c      	ldr	r0, [pc, #304]	; (8018098 <etharp_query+0x264>)
 8017f68:	f002 febe 	bl	801ace8 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8017f6c:	7c7a      	ldrb	r2, [r7, #17]
 8017f6e:	494b      	ldr	r1, [pc, #300]	; (801809c <etharp_query+0x268>)
 8017f70:	4613      	mov	r3, r2
 8017f72:	005b      	lsls	r3, r3, #1
 8017f74:	4413      	add	r3, r2
 8017f76:	00db      	lsls	r3, r3, #3
 8017f78:	440b      	add	r3, r1
 8017f7a:	3314      	adds	r3, #20
 8017f7c:	781b      	ldrb	r3, [r3, #0]
 8017f7e:	2b01      	cmp	r3, #1
 8017f80:	d918      	bls.n	8017fb4 <etharp_query+0x180>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 8017f82:	4a49      	ldr	r2, [pc, #292]	; (80180a8 <etharp_query+0x274>)
 8017f84:	7c7b      	ldrb	r3, [r7, #17]
 8017f86:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8017f88:	7c7a      	ldrb	r2, [r7, #17]
 8017f8a:	4613      	mov	r3, r2
 8017f8c:	005b      	lsls	r3, r3, #1
 8017f8e:	4413      	add	r3, r2
 8017f90:	00db      	lsls	r3, r3, #3
 8017f92:	3308      	adds	r3, #8
 8017f94:	4a41      	ldr	r2, [pc, #260]	; (801809c <etharp_query+0x268>)
 8017f96:	4413      	add	r3, r2
 8017f98:	1d1a      	adds	r2, r3, #4
 8017f9a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8017f9e:	9300      	str	r3, [sp, #0]
 8017fa0:	4613      	mov	r3, r2
 8017fa2:	697a      	ldr	r2, [r7, #20]
 8017fa4:	6879      	ldr	r1, [r7, #4]
 8017fa6:	68f8      	ldr	r0, [r7, #12]
 8017fa8:	f001 fc68 	bl	801987c <ethernet_output>
 8017fac:	4603      	mov	r3, r0
 8017fae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8017fb2:	e067      	b.n	8018084 <etharp_query+0x250>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8017fb4:	7c7a      	ldrb	r2, [r7, #17]
 8017fb6:	4939      	ldr	r1, [pc, #228]	; (801809c <etharp_query+0x268>)
 8017fb8:	4613      	mov	r3, r2
 8017fba:	005b      	lsls	r3, r3, #1
 8017fbc:	4413      	add	r3, r2
 8017fbe:	00db      	lsls	r3, r3, #3
 8017fc0:	440b      	add	r3, r1
 8017fc2:	3314      	adds	r3, #20
 8017fc4:	781b      	ldrb	r3, [r3, #0]
 8017fc6:	2b01      	cmp	r3, #1
 8017fc8:	d15c      	bne.n	8018084 <etharp_query+0x250>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8017fca:	2300      	movs	r3, #0
 8017fcc:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8017fce:	687b      	ldr	r3, [r7, #4]
 8017fd0:	61fb      	str	r3, [r7, #28]
    while (p) {
 8017fd2:	e01c      	b.n	801800e <etharp_query+0x1da>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8017fd4:	69fb      	ldr	r3, [r7, #28]
 8017fd6:	895a      	ldrh	r2, [r3, #10]
 8017fd8:	69fb      	ldr	r3, [r7, #28]
 8017fda:	891b      	ldrh	r3, [r3, #8]
 8017fdc:	429a      	cmp	r2, r3
 8017fde:	d10a      	bne.n	8017ff6 <etharp_query+0x1c2>
 8017fe0:	69fb      	ldr	r3, [r7, #28]
 8017fe2:	681b      	ldr	r3, [r3, #0]
 8017fe4:	2b00      	cmp	r3, #0
 8017fe6:	d006      	beq.n	8017ff6 <etharp_query+0x1c2>
 8017fe8:	4b29      	ldr	r3, [pc, #164]	; (8018090 <etharp_query+0x25c>)
 8017fea:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8017fee:	492f      	ldr	r1, [pc, #188]	; (80180ac <etharp_query+0x278>)
 8017ff0:	4829      	ldr	r0, [pc, #164]	; (8018098 <etharp_query+0x264>)
 8017ff2:	f002 fe79 	bl	801ace8 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8017ff6:	69fb      	ldr	r3, [r7, #28]
 8017ff8:	7b1b      	ldrb	r3, [r3, #12]
 8017ffa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8017ffe:	2b00      	cmp	r3, #0
 8018000:	d002      	beq.n	8018008 <etharp_query+0x1d4>
        copy_needed = 1;
 8018002:	2301      	movs	r3, #1
 8018004:	61bb      	str	r3, [r7, #24]
        break;
 8018006:	e005      	b.n	8018014 <etharp_query+0x1e0>
      }
      p = p->next;
 8018008:	69fb      	ldr	r3, [r7, #28]
 801800a:	681b      	ldr	r3, [r3, #0]
 801800c:	61fb      	str	r3, [r7, #28]
    while (p) {
 801800e:	69fb      	ldr	r3, [r7, #28]
 8018010:	2b00      	cmp	r3, #0
 8018012:	d1df      	bne.n	8017fd4 <etharp_query+0x1a0>
    }
    if (copy_needed) {
 8018014:	69bb      	ldr	r3, [r7, #24]
 8018016:	2b00      	cmp	r3, #0
 8018018:	d007      	beq.n	801802a <etharp_query+0x1f6>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801801a:	687a      	ldr	r2, [r7, #4]
 801801c:	f44f 7120 	mov.w	r1, #640	; 0x280
 8018020:	200e      	movs	r0, #14
 8018022:	f7f8 fa7b 	bl	801051c <pbuf_clone>
 8018026:	61f8      	str	r0, [r7, #28]
 8018028:	e004      	b.n	8018034 <etharp_query+0x200>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801802a:	687b      	ldr	r3, [r7, #4]
 801802c:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801802e:	69f8      	ldr	r0, [r7, #28]
 8018030:	f7f8 f8a2 	bl	8010178 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8018034:	69fb      	ldr	r3, [r7, #28]
 8018036:	2b00      	cmp	r3, #0
 8018038:	d021      	beq.n	801807e <etharp_query+0x24a>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801803a:	7c7a      	ldrb	r2, [r7, #17]
 801803c:	4917      	ldr	r1, [pc, #92]	; (801809c <etharp_query+0x268>)
 801803e:	4613      	mov	r3, r2
 8018040:	005b      	lsls	r3, r3, #1
 8018042:	4413      	add	r3, r2
 8018044:	00db      	lsls	r3, r3, #3
 8018046:	440b      	add	r3, r1
 8018048:	681b      	ldr	r3, [r3, #0]
 801804a:	2b00      	cmp	r3, #0
 801804c:	d00a      	beq.n	8018064 <etharp_query+0x230>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801804e:	7c7a      	ldrb	r2, [r7, #17]
 8018050:	4912      	ldr	r1, [pc, #72]	; (801809c <etharp_query+0x268>)
 8018052:	4613      	mov	r3, r2
 8018054:	005b      	lsls	r3, r3, #1
 8018056:	4413      	add	r3, r2
 8018058:	00db      	lsls	r3, r3, #3
 801805a:	440b      	add	r3, r1
 801805c:	681b      	ldr	r3, [r3, #0]
 801805e:	4618      	mov	r0, r3
 8018060:	f7f7 ffe4 	bl	801002c <pbuf_free>
      }
      arp_table[i].q = p;
 8018064:	7c7a      	ldrb	r2, [r7, #17]
 8018066:	490d      	ldr	r1, [pc, #52]	; (801809c <etharp_query+0x268>)
 8018068:	4613      	mov	r3, r2
 801806a:	005b      	lsls	r3, r3, #1
 801806c:	4413      	add	r3, r2
 801806e:	00db      	lsls	r3, r3, #3
 8018070:	440b      	add	r3, r1
 8018072:	69fa      	ldr	r2, [r7, #28]
 8018074:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8018076:	2300      	movs	r3, #0
 8018078:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801807c:	e002      	b.n	8018084 <etharp_query+0x250>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801807e:	23ff      	movs	r3, #255	; 0xff
 8018080:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 8018084:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8018088:	4618      	mov	r0, r3
 801808a:	3728      	adds	r7, #40	; 0x28
 801808c:	46bd      	mov	sp, r7
 801808e:	bd80      	pop	{r7, pc}
 8018090:	080224ec 	.word	0x080224ec
 8018094:	08022698 	.word	0x08022698
 8018098:	08022564 	.word	0x08022564
 801809c:	200008d4 	.word	0x200008d4
 80180a0:	080226a8 	.word	0x080226a8
 80180a4:	0802268c 	.word	0x0802268c
 80180a8:	200009c4 	.word	0x200009c4
 80180ac:	080226d0 	.word	0x080226d0

080180b0 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 80180b0:	b580      	push	{r7, lr}
 80180b2:	b08a      	sub	sp, #40	; 0x28
 80180b4:	af02      	add	r7, sp, #8
 80180b6:	60f8      	str	r0, [r7, #12]
 80180b8:	60b9      	str	r1, [r7, #8]
 80180ba:	607a      	str	r2, [r7, #4]
 80180bc:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 80180be:	2300      	movs	r3, #0
 80180c0:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 80180c2:	68fb      	ldr	r3, [r7, #12]
 80180c4:	2b00      	cmp	r3, #0
 80180c6:	d106      	bne.n	80180d6 <etharp_raw+0x26>
 80180c8:	4b3a      	ldr	r3, [pc, #232]	; (80181b4 <etharp_raw+0x104>)
 80180ca:	f240 4257 	movw	r2, #1111	; 0x457
 80180ce:	493a      	ldr	r1, [pc, #232]	; (80181b8 <etharp_raw+0x108>)
 80180d0:	483a      	ldr	r0, [pc, #232]	; (80181bc <etharp_raw+0x10c>)
 80180d2:	f002 fe09 	bl	801ace8 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 80180d6:	f44f 7220 	mov.w	r2, #640	; 0x280
 80180da:	211c      	movs	r1, #28
 80180dc:	200e      	movs	r0, #14
 80180de:	f7f7 fcc5 	bl	800fa6c <pbuf_alloc>
 80180e2:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 80180e4:	69bb      	ldr	r3, [r7, #24]
 80180e6:	2b00      	cmp	r3, #0
 80180e8:	d102      	bne.n	80180f0 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 80180ea:	f04f 33ff 	mov.w	r3, #4294967295
 80180ee:	e05d      	b.n	80181ac <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 80180f0:	69bb      	ldr	r3, [r7, #24]
 80180f2:	895b      	ldrh	r3, [r3, #10]
 80180f4:	2b1b      	cmp	r3, #27
 80180f6:	d806      	bhi.n	8018106 <etharp_raw+0x56>
 80180f8:	4b2e      	ldr	r3, [pc, #184]	; (80181b4 <etharp_raw+0x104>)
 80180fa:	f240 4263 	movw	r2, #1123	; 0x463
 80180fe:	4930      	ldr	r1, [pc, #192]	; (80181c0 <etharp_raw+0x110>)
 8018100:	482e      	ldr	r0, [pc, #184]	; (80181bc <etharp_raw+0x10c>)
 8018102:	f002 fdf1 	bl	801ace8 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8018106:	69bb      	ldr	r3, [r7, #24]
 8018108:	685b      	ldr	r3, [r3, #4]
 801810a:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801810c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801810e:	4618      	mov	r0, r3
 8018110:	f7f6 fc5c 	bl	800e9cc <lwip_htons>
 8018114:	4603      	mov	r3, r0
 8018116:	461a      	mov	r2, r3
 8018118:	697b      	ldr	r3, [r7, #20]
 801811a:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801811c:	68fb      	ldr	r3, [r7, #12]
 801811e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018122:	2b06      	cmp	r3, #6
 8018124:	d006      	beq.n	8018134 <etharp_raw+0x84>
 8018126:	4b23      	ldr	r3, [pc, #140]	; (80181b4 <etharp_raw+0x104>)
 8018128:	f240 426a 	movw	r2, #1130	; 0x46a
 801812c:	4925      	ldr	r1, [pc, #148]	; (80181c4 <etharp_raw+0x114>)
 801812e:	4823      	ldr	r0, [pc, #140]	; (80181bc <etharp_raw+0x10c>)
 8018130:	f002 fdda 	bl	801ace8 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8018134:	697b      	ldr	r3, [r7, #20]
 8018136:	3308      	adds	r3, #8
 8018138:	2206      	movs	r2, #6
 801813a:	6839      	ldr	r1, [r7, #0]
 801813c:	4618      	mov	r0, r3
 801813e:	f001 feea 	bl	8019f16 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8018142:	697b      	ldr	r3, [r7, #20]
 8018144:	3312      	adds	r3, #18
 8018146:	2206      	movs	r2, #6
 8018148:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801814a:	4618      	mov	r0, r3
 801814c:	f001 fee3 	bl	8019f16 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8018150:	697b      	ldr	r3, [r7, #20]
 8018152:	330e      	adds	r3, #14
 8018154:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8018156:	6812      	ldr	r2, [r2, #0]
 8018158:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801815a:	697b      	ldr	r3, [r7, #20]
 801815c:	3318      	adds	r3, #24
 801815e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8018160:	6812      	ldr	r2, [r2, #0]
 8018162:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8018164:	697b      	ldr	r3, [r7, #20]
 8018166:	2200      	movs	r2, #0
 8018168:	701a      	strb	r2, [r3, #0]
 801816a:	2200      	movs	r2, #0
 801816c:	f042 0201 	orr.w	r2, r2, #1
 8018170:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8018172:	697b      	ldr	r3, [r7, #20]
 8018174:	2200      	movs	r2, #0
 8018176:	f042 0208 	orr.w	r2, r2, #8
 801817a:	709a      	strb	r2, [r3, #2]
 801817c:	2200      	movs	r2, #0
 801817e:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8018180:	697b      	ldr	r3, [r7, #20]
 8018182:	2206      	movs	r2, #6
 8018184:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8018186:	697b      	ldr	r3, [r7, #20]
 8018188:	2204      	movs	r2, #4
 801818a:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801818c:	f640 0306 	movw	r3, #2054	; 0x806
 8018190:	9300      	str	r3, [sp, #0]
 8018192:	687b      	ldr	r3, [r7, #4]
 8018194:	68ba      	ldr	r2, [r7, #8]
 8018196:	69b9      	ldr	r1, [r7, #24]
 8018198:	68f8      	ldr	r0, [r7, #12]
 801819a:	f001 fb6f 	bl	801987c <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801819e:	69b8      	ldr	r0, [r7, #24]
 80181a0:	f7f7 ff44 	bl	801002c <pbuf_free>
  p = NULL;
 80181a4:	2300      	movs	r3, #0
 80181a6:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 80181a8:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80181ac:	4618      	mov	r0, r3
 80181ae:	3720      	adds	r7, #32
 80181b0:	46bd      	mov	sp, r7
 80181b2:	bd80      	pop	{r7, pc}
 80181b4:	080224ec 	.word	0x080224ec
 80181b8:	0802263c 	.word	0x0802263c
 80181bc:	08022564 	.word	0x08022564
 80181c0:	080226ec 	.word	0x080226ec
 80181c4:	08022720 	.word	0x08022720

080181c8 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 80181c8:	b580      	push	{r7, lr}
 80181ca:	b088      	sub	sp, #32
 80181cc:	af04      	add	r7, sp, #16
 80181ce:	60f8      	str	r0, [r7, #12]
 80181d0:	60b9      	str	r1, [r7, #8]
 80181d2:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80181d4:	68fb      	ldr	r3, [r7, #12]
 80181d6:	f103 0122 	add.w	r1, r3, #34	; 0x22
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 80181da:	68fb      	ldr	r3, [r7, #12]
 80181dc:	f103 0022 	add.w	r0, r3, #34	; 0x22
 80181e0:	68fb      	ldr	r3, [r7, #12]
 80181e2:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80181e4:	2201      	movs	r2, #1
 80181e6:	9203      	str	r2, [sp, #12]
 80181e8:	68ba      	ldr	r2, [r7, #8]
 80181ea:	9202      	str	r2, [sp, #8]
 80181ec:	4a06      	ldr	r2, [pc, #24]	; (8018208 <etharp_request_dst+0x40>)
 80181ee:	9201      	str	r2, [sp, #4]
 80181f0:	9300      	str	r3, [sp, #0]
 80181f2:	4603      	mov	r3, r0
 80181f4:	687a      	ldr	r2, [r7, #4]
 80181f6:	68f8      	ldr	r0, [r7, #12]
 80181f8:	f7ff ff5a 	bl	80180b0 <etharp_raw>
 80181fc:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 80181fe:	4618      	mov	r0, r3
 8018200:	3710      	adds	r7, #16
 8018202:	46bd      	mov	sp, r7
 8018204:	bd80      	pop	{r7, pc}
 8018206:	bf00      	nop
 8018208:	080244e8 	.word	0x080244e8

0801820c <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801820c:	b580      	push	{r7, lr}
 801820e:	b082      	sub	sp, #8
 8018210:	af00      	add	r7, sp, #0
 8018212:	6078      	str	r0, [r7, #4]
 8018214:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8018216:	4a05      	ldr	r2, [pc, #20]	; (801822c <etharp_request+0x20>)
 8018218:	6839      	ldr	r1, [r7, #0]
 801821a:	6878      	ldr	r0, [r7, #4]
 801821c:	f7ff ffd4 	bl	80181c8 <etharp_request_dst>
 8018220:	4603      	mov	r3, r0
}
 8018222:	4618      	mov	r0, r3
 8018224:	3708      	adds	r7, #8
 8018226:	46bd      	mov	sp, r7
 8018228:	bd80      	pop	{r7, pc}
 801822a:	bf00      	nop
 801822c:	080244e0 	.word	0x080244e0

08018230 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8018230:	b580      	push	{r7, lr}
 8018232:	b08e      	sub	sp, #56	; 0x38
 8018234:	af04      	add	r7, sp, #16
 8018236:	6078      	str	r0, [r7, #4]
 8018238:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801823a:	4b79      	ldr	r3, [pc, #484]	; (8018420 <icmp_input+0x1f0>)
 801823c:	689b      	ldr	r3, [r3, #8]
 801823e:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8018240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018242:	781b      	ldrb	r3, [r3, #0]
 8018244:	f003 030f 	and.w	r3, r3, #15
 8018248:	b2db      	uxtb	r3, r3
 801824a:	009b      	lsls	r3, r3, #2
 801824c:	b2db      	uxtb	r3, r3
 801824e:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8018250:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018252:	2b13      	cmp	r3, #19
 8018254:	f240 80cd 	bls.w	80183f2 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8018258:	687b      	ldr	r3, [r7, #4]
 801825a:	895b      	ldrh	r3, [r3, #10]
 801825c:	2b03      	cmp	r3, #3
 801825e:	f240 80ca 	bls.w	80183f6 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8018262:	687b      	ldr	r3, [r7, #4]
 8018264:	685b      	ldr	r3, [r3, #4]
 8018266:	781b      	ldrb	r3, [r3, #0]
 8018268:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801826c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8018270:	2b00      	cmp	r3, #0
 8018272:	f000 80b7 	beq.w	80183e4 <icmp_input+0x1b4>
 8018276:	2b08      	cmp	r3, #8
 8018278:	f040 80b7 	bne.w	80183ea <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801827c:	4b69      	ldr	r3, [pc, #420]	; (8018424 <icmp_input+0x1f4>)
 801827e:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8018280:	4b67      	ldr	r3, [pc, #412]	; (8018420 <icmp_input+0x1f0>)
 8018282:	695b      	ldr	r3, [r3, #20]
 8018284:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8018288:	2be0      	cmp	r3, #224	; 0xe0
 801828a:	f000 80bb 	beq.w	8018404 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801828e:	4b64      	ldr	r3, [pc, #400]	; (8018420 <icmp_input+0x1f0>)
 8018290:	695a      	ldr	r2, [r3, #20]
 8018292:	4b63      	ldr	r3, [pc, #396]	; (8018420 <icmp_input+0x1f0>)
 8018294:	681b      	ldr	r3, [r3, #0]
 8018296:	4619      	mov	r1, r3
 8018298:	4610      	mov	r0, r2
 801829a:	f000 fbeb 	bl	8018a74 <ip4_addr_isbroadcast_u32>
 801829e:	4603      	mov	r3, r0
 80182a0:	2b00      	cmp	r3, #0
 80182a2:	f040 80b1 	bne.w	8018408 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 80182a6:	687b      	ldr	r3, [r7, #4]
 80182a8:	891b      	ldrh	r3, [r3, #8]
 80182aa:	2b07      	cmp	r3, #7
 80182ac:	f240 80a5 	bls.w	80183fa <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80182b0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80182b2:	330e      	adds	r3, #14
 80182b4:	4619      	mov	r1, r3
 80182b6:	6878      	ldr	r0, [r7, #4]
 80182b8:	f7f7 fe22 	bl	800ff00 <pbuf_add_header>
 80182bc:	4603      	mov	r3, r0
 80182be:	2b00      	cmp	r3, #0
 80182c0:	d04b      	beq.n	801835a <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 80182c2:	687b      	ldr	r3, [r7, #4]
 80182c4:	891a      	ldrh	r2, [r3, #8]
 80182c6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80182c8:	4413      	add	r3, r2
 80182ca:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 80182cc:	687b      	ldr	r3, [r7, #4]
 80182ce:	891b      	ldrh	r3, [r3, #8]
 80182d0:	8b7a      	ldrh	r2, [r7, #26]
 80182d2:	429a      	cmp	r2, r3
 80182d4:	f0c0 809a 	bcc.w	801840c <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 80182d8:	8b7b      	ldrh	r3, [r7, #26]
 80182da:	f44f 7220 	mov.w	r2, #640	; 0x280
 80182de:	4619      	mov	r1, r3
 80182e0:	200e      	movs	r0, #14
 80182e2:	f7f7 fbc3 	bl	800fa6c <pbuf_alloc>
 80182e6:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 80182e8:	697b      	ldr	r3, [r7, #20]
 80182ea:	2b00      	cmp	r3, #0
 80182ec:	f000 8090 	beq.w	8018410 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 80182f0:	697b      	ldr	r3, [r7, #20]
 80182f2:	895b      	ldrh	r3, [r3, #10]
 80182f4:	461a      	mov	r2, r3
 80182f6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80182f8:	3308      	adds	r3, #8
 80182fa:	429a      	cmp	r2, r3
 80182fc:	d203      	bcs.n	8018306 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 80182fe:	6978      	ldr	r0, [r7, #20]
 8018300:	f7f7 fe94 	bl	801002c <pbuf_free>
          goto icmperr;
 8018304:	e085      	b.n	8018412 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 8018306:	697b      	ldr	r3, [r7, #20]
 8018308:	685b      	ldr	r3, [r3, #4]
 801830a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801830c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801830e:	4618      	mov	r0, r3
 8018310:	f001 fe01 	bl	8019f16 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8018314:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018316:	4619      	mov	r1, r3
 8018318:	6978      	ldr	r0, [r7, #20]
 801831a:	f7f7 fe01 	bl	800ff20 <pbuf_remove_header>
 801831e:	4603      	mov	r3, r0
 8018320:	2b00      	cmp	r3, #0
 8018322:	d009      	beq.n	8018338 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8018324:	4b40      	ldr	r3, [pc, #256]	; (8018428 <icmp_input+0x1f8>)
 8018326:	22b6      	movs	r2, #182	; 0xb6
 8018328:	4940      	ldr	r1, [pc, #256]	; (801842c <icmp_input+0x1fc>)
 801832a:	4841      	ldr	r0, [pc, #260]	; (8018430 <icmp_input+0x200>)
 801832c:	f002 fcdc 	bl	801ace8 <iprintf>
          pbuf_free(r);
 8018330:	6978      	ldr	r0, [r7, #20]
 8018332:	f7f7 fe7b 	bl	801002c <pbuf_free>
          goto icmperr;
 8018336:	e06c      	b.n	8018412 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8018338:	6879      	ldr	r1, [r7, #4]
 801833a:	6978      	ldr	r0, [r7, #20]
 801833c:	f7f7 ffaa 	bl	8010294 <pbuf_copy>
 8018340:	4603      	mov	r3, r0
 8018342:	2b00      	cmp	r3, #0
 8018344:	d003      	beq.n	801834e <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8018346:	6978      	ldr	r0, [r7, #20]
 8018348:	f7f7 fe70 	bl	801002c <pbuf_free>
          goto icmperr;
 801834c:	e061      	b.n	8018412 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801834e:	6878      	ldr	r0, [r7, #4]
 8018350:	f7f7 fe6c 	bl	801002c <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8018354:	697b      	ldr	r3, [r7, #20]
 8018356:	607b      	str	r3, [r7, #4]
 8018358:	e00f      	b.n	801837a <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801835a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801835c:	330e      	adds	r3, #14
 801835e:	4619      	mov	r1, r3
 8018360:	6878      	ldr	r0, [r7, #4]
 8018362:	f7f7 fddd 	bl	800ff20 <pbuf_remove_header>
 8018366:	4603      	mov	r3, r0
 8018368:	2b00      	cmp	r3, #0
 801836a:	d006      	beq.n	801837a <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801836c:	4b2e      	ldr	r3, [pc, #184]	; (8018428 <icmp_input+0x1f8>)
 801836e:	22c7      	movs	r2, #199	; 0xc7
 8018370:	4930      	ldr	r1, [pc, #192]	; (8018434 <icmp_input+0x204>)
 8018372:	482f      	ldr	r0, [pc, #188]	; (8018430 <icmp_input+0x200>)
 8018374:	f002 fcb8 	bl	801ace8 <iprintf>
          goto icmperr;
 8018378:	e04b      	b.n	8018412 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801837a:	687b      	ldr	r3, [r7, #4]
 801837c:	685b      	ldr	r3, [r3, #4]
 801837e:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8018380:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018382:	4619      	mov	r1, r3
 8018384:	6878      	ldr	r0, [r7, #4]
 8018386:	f7f7 fdbb 	bl	800ff00 <pbuf_add_header>
 801838a:	4603      	mov	r3, r0
 801838c:	2b00      	cmp	r3, #0
 801838e:	d12b      	bne.n	80183e8 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8018390:	687b      	ldr	r3, [r7, #4]
 8018392:	685b      	ldr	r3, [r3, #4]
 8018394:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8018396:	69fb      	ldr	r3, [r7, #28]
 8018398:	681a      	ldr	r2, [r3, #0]
 801839a:	68fb      	ldr	r3, [r7, #12]
 801839c:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801839e:	4b20      	ldr	r3, [pc, #128]	; (8018420 <icmp_input+0x1f0>)
 80183a0:	691a      	ldr	r2, [r3, #16]
 80183a2:	68fb      	ldr	r3, [r7, #12]
 80183a4:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 80183a6:	693b      	ldr	r3, [r7, #16]
 80183a8:	2200      	movs	r2, #0
 80183aa:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 80183ac:	693b      	ldr	r3, [r7, #16]
 80183ae:	2200      	movs	r2, #0
 80183b0:	709a      	strb	r2, [r3, #2]
 80183b2:	2200      	movs	r2, #0
 80183b4:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 80183b6:	68fb      	ldr	r3, [r7, #12]
 80183b8:	22ff      	movs	r2, #255	; 0xff
 80183ba:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 80183bc:	68fb      	ldr	r3, [r7, #12]
 80183be:	2200      	movs	r2, #0
 80183c0:	729a      	strb	r2, [r3, #10]
 80183c2:	2200      	movs	r2, #0
 80183c4:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 80183c6:	683b      	ldr	r3, [r7, #0]
 80183c8:	9302      	str	r3, [sp, #8]
 80183ca:	2301      	movs	r3, #1
 80183cc:	9301      	str	r3, [sp, #4]
 80183ce:	2300      	movs	r3, #0
 80183d0:	9300      	str	r3, [sp, #0]
 80183d2:	23ff      	movs	r3, #255	; 0xff
 80183d4:	2200      	movs	r2, #0
 80183d6:	69f9      	ldr	r1, [r7, #28]
 80183d8:	6878      	ldr	r0, [r7, #4]
 80183da:	f000 fa73 	bl	80188c4 <ip4_output_if>
 80183de:	4603      	mov	r3, r0
 80183e0:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 80183e2:	e001      	b.n	80183e8 <icmp_input+0x1b8>
      break;
 80183e4:	bf00      	nop
 80183e6:	e000      	b.n	80183ea <icmp_input+0x1ba>
      break;
 80183e8:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 80183ea:	6878      	ldr	r0, [r7, #4]
 80183ec:	f7f7 fe1e 	bl	801002c <pbuf_free>
  return;
 80183f0:	e013      	b.n	801841a <icmp_input+0x1ea>
    goto lenerr;
 80183f2:	bf00      	nop
 80183f4:	e002      	b.n	80183fc <icmp_input+0x1cc>
    goto lenerr;
 80183f6:	bf00      	nop
 80183f8:	e000      	b.n	80183fc <icmp_input+0x1cc>
        goto lenerr;
 80183fa:	bf00      	nop
lenerr:
  pbuf_free(p);
 80183fc:	6878      	ldr	r0, [r7, #4]
 80183fe:	f7f7 fe15 	bl	801002c <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8018402:	e00a      	b.n	801841a <icmp_input+0x1ea>
        goto icmperr;
 8018404:	bf00      	nop
 8018406:	e004      	b.n	8018412 <icmp_input+0x1e2>
        goto icmperr;
 8018408:	bf00      	nop
 801840a:	e002      	b.n	8018412 <icmp_input+0x1e2>
          goto icmperr;
 801840c:	bf00      	nop
 801840e:	e000      	b.n	8018412 <icmp_input+0x1e2>
          goto icmperr;
 8018410:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8018412:	6878      	ldr	r0, [r7, #4]
 8018414:	f7f7 fe0a 	bl	801002c <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8018418:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801841a:	3728      	adds	r7, #40	; 0x28
 801841c:	46bd      	mov	sp, r7
 801841e:	bd80      	pop	{r7, pc}
 8018420:	2000458c 	.word	0x2000458c
 8018424:	200045a0 	.word	0x200045a0
 8018428:	08022764 	.word	0x08022764
 801842c:	0802279c 	.word	0x0802279c
 8018430:	080227d4 	.word	0x080227d4
 8018434:	080227fc 	.word	0x080227fc

08018438 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8018438:	b580      	push	{r7, lr}
 801843a:	b082      	sub	sp, #8
 801843c:	af00      	add	r7, sp, #0
 801843e:	6078      	str	r0, [r7, #4]
 8018440:	460b      	mov	r3, r1
 8018442:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8018444:	78fb      	ldrb	r3, [r7, #3]
 8018446:	461a      	mov	r2, r3
 8018448:	2103      	movs	r1, #3
 801844a:	6878      	ldr	r0, [r7, #4]
 801844c:	f000 f814 	bl	8018478 <icmp_send_response>
}
 8018450:	bf00      	nop
 8018452:	3708      	adds	r7, #8
 8018454:	46bd      	mov	sp, r7
 8018456:	bd80      	pop	{r7, pc}

08018458 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8018458:	b580      	push	{r7, lr}
 801845a:	b082      	sub	sp, #8
 801845c:	af00      	add	r7, sp, #0
 801845e:	6078      	str	r0, [r7, #4]
 8018460:	460b      	mov	r3, r1
 8018462:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8018464:	78fb      	ldrb	r3, [r7, #3]
 8018466:	461a      	mov	r2, r3
 8018468:	210b      	movs	r1, #11
 801846a:	6878      	ldr	r0, [r7, #4]
 801846c:	f000 f804 	bl	8018478 <icmp_send_response>
}
 8018470:	bf00      	nop
 8018472:	3708      	adds	r7, #8
 8018474:	46bd      	mov	sp, r7
 8018476:	bd80      	pop	{r7, pc}

08018478 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8018478:	b580      	push	{r7, lr}
 801847a:	b08c      	sub	sp, #48	; 0x30
 801847c:	af04      	add	r7, sp, #16
 801847e:	6078      	str	r0, [r7, #4]
 8018480:	460b      	mov	r3, r1
 8018482:	70fb      	strb	r3, [r7, #3]
 8018484:	4613      	mov	r3, r2
 8018486:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8018488:	f44f 7220 	mov.w	r2, #640	; 0x280
 801848c:	2124      	movs	r1, #36	; 0x24
 801848e:	2022      	movs	r0, #34	; 0x22
 8018490:	f7f7 faec 	bl	800fa6c <pbuf_alloc>
 8018494:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8018496:	69fb      	ldr	r3, [r7, #28]
 8018498:	2b00      	cmp	r3, #0
 801849a:	d04c      	beq.n	8018536 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801849c:	69fb      	ldr	r3, [r7, #28]
 801849e:	895b      	ldrh	r3, [r3, #10]
 80184a0:	2b23      	cmp	r3, #35	; 0x23
 80184a2:	d806      	bhi.n	80184b2 <icmp_send_response+0x3a>
 80184a4:	4b26      	ldr	r3, [pc, #152]	; (8018540 <icmp_send_response+0xc8>)
 80184a6:	f240 1269 	movw	r2, #361	; 0x169
 80184aa:	4926      	ldr	r1, [pc, #152]	; (8018544 <icmp_send_response+0xcc>)
 80184ac:	4826      	ldr	r0, [pc, #152]	; (8018548 <icmp_send_response+0xd0>)
 80184ae:	f002 fc1b 	bl	801ace8 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 80184b2:	687b      	ldr	r3, [r7, #4]
 80184b4:	685b      	ldr	r3, [r3, #4]
 80184b6:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 80184b8:	69fb      	ldr	r3, [r7, #28]
 80184ba:	685b      	ldr	r3, [r3, #4]
 80184bc:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 80184be:	697b      	ldr	r3, [r7, #20]
 80184c0:	78fa      	ldrb	r2, [r7, #3]
 80184c2:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 80184c4:	697b      	ldr	r3, [r7, #20]
 80184c6:	78ba      	ldrb	r2, [r7, #2]
 80184c8:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 80184ca:	697b      	ldr	r3, [r7, #20]
 80184cc:	2200      	movs	r2, #0
 80184ce:	711a      	strb	r2, [r3, #4]
 80184d0:	2200      	movs	r2, #0
 80184d2:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 80184d4:	697b      	ldr	r3, [r7, #20]
 80184d6:	2200      	movs	r2, #0
 80184d8:	719a      	strb	r2, [r3, #6]
 80184da:	2200      	movs	r2, #0
 80184dc:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 80184de:	69fb      	ldr	r3, [r7, #28]
 80184e0:	685b      	ldr	r3, [r3, #4]
 80184e2:	f103 0008 	add.w	r0, r3, #8
 80184e6:	687b      	ldr	r3, [r7, #4]
 80184e8:	685b      	ldr	r3, [r3, #4]
 80184ea:	221c      	movs	r2, #28
 80184ec:	4619      	mov	r1, r3
 80184ee:	f001 fd12 	bl	8019f16 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 80184f2:	69bb      	ldr	r3, [r7, #24]
 80184f4:	68db      	ldr	r3, [r3, #12]
 80184f6:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 80184f8:	f107 030c 	add.w	r3, r7, #12
 80184fc:	4618      	mov	r0, r3
 80184fe:	f000 f825 	bl	801854c <ip4_route>
 8018502:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8018504:	693b      	ldr	r3, [r7, #16]
 8018506:	2b00      	cmp	r3, #0
 8018508:	d011      	beq.n	801852e <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801850a:	697b      	ldr	r3, [r7, #20]
 801850c:	2200      	movs	r2, #0
 801850e:	709a      	strb	r2, [r3, #2]
 8018510:	2200      	movs	r2, #0
 8018512:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8018514:	f107 020c 	add.w	r2, r7, #12
 8018518:	693b      	ldr	r3, [r7, #16]
 801851a:	9302      	str	r3, [sp, #8]
 801851c:	2301      	movs	r3, #1
 801851e:	9301      	str	r3, [sp, #4]
 8018520:	2300      	movs	r3, #0
 8018522:	9300      	str	r3, [sp, #0]
 8018524:	23ff      	movs	r3, #255	; 0xff
 8018526:	2100      	movs	r1, #0
 8018528:	69f8      	ldr	r0, [r7, #28]
 801852a:	f000 f9cb 	bl	80188c4 <ip4_output_if>
  }
  pbuf_free(q);
 801852e:	69f8      	ldr	r0, [r7, #28]
 8018530:	f7f7 fd7c 	bl	801002c <pbuf_free>
 8018534:	e000      	b.n	8018538 <icmp_send_response+0xc0>
    return;
 8018536:	bf00      	nop
}
 8018538:	3720      	adds	r7, #32
 801853a:	46bd      	mov	sp, r7
 801853c:	bd80      	pop	{r7, pc}
 801853e:	bf00      	nop
 8018540:	08022764 	.word	0x08022764
 8018544:	08022830 	.word	0x08022830
 8018548:	080227d4 	.word	0x080227d4

0801854c <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801854c:	b480      	push	{r7}
 801854e:	b085      	sub	sp, #20
 8018550:	af00      	add	r7, sp, #0
 8018552:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8018554:	4b33      	ldr	r3, [pc, #204]	; (8018624 <ip4_route+0xd8>)
 8018556:	681b      	ldr	r3, [r3, #0]
 8018558:	60fb      	str	r3, [r7, #12]
 801855a:	e036      	b.n	80185ca <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801855c:	68fb      	ldr	r3, [r7, #12]
 801855e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8018562:	f003 0301 	and.w	r3, r3, #1
 8018566:	b2db      	uxtb	r3, r3
 8018568:	2b00      	cmp	r3, #0
 801856a:	d02b      	beq.n	80185c4 <ip4_route+0x78>
 801856c:	68fb      	ldr	r3, [r7, #12]
 801856e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8018572:	089b      	lsrs	r3, r3, #2
 8018574:	f003 0301 	and.w	r3, r3, #1
 8018578:	b2db      	uxtb	r3, r3
 801857a:	2b00      	cmp	r3, #0
 801857c:	d022      	beq.n	80185c4 <ip4_route+0x78>
 801857e:	68fb      	ldr	r3, [r7, #12]
 8018580:	3304      	adds	r3, #4
 8018582:	681b      	ldr	r3, [r3, #0]
 8018584:	2b00      	cmp	r3, #0
 8018586:	d01d      	beq.n	80185c4 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8018588:	687b      	ldr	r3, [r7, #4]
 801858a:	681a      	ldr	r2, [r3, #0]
 801858c:	68fb      	ldr	r3, [r7, #12]
 801858e:	3304      	adds	r3, #4
 8018590:	681b      	ldr	r3, [r3, #0]
 8018592:	405a      	eors	r2, r3
 8018594:	68fb      	ldr	r3, [r7, #12]
 8018596:	3308      	adds	r3, #8
 8018598:	681b      	ldr	r3, [r3, #0]
 801859a:	4013      	ands	r3, r2
 801859c:	2b00      	cmp	r3, #0
 801859e:	d101      	bne.n	80185a4 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 80185a0:	68fb      	ldr	r3, [r7, #12]
 80185a2:	e038      	b.n	8018616 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 80185a4:	68fb      	ldr	r3, [r7, #12]
 80185a6:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80185aa:	f003 0302 	and.w	r3, r3, #2
 80185ae:	2b00      	cmp	r3, #0
 80185b0:	d108      	bne.n	80185c4 <ip4_route+0x78>
 80185b2:	687b      	ldr	r3, [r7, #4]
 80185b4:	681a      	ldr	r2, [r3, #0]
 80185b6:	68fb      	ldr	r3, [r7, #12]
 80185b8:	330c      	adds	r3, #12
 80185ba:	681b      	ldr	r3, [r3, #0]
 80185bc:	429a      	cmp	r2, r3
 80185be:	d101      	bne.n	80185c4 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 80185c0:	68fb      	ldr	r3, [r7, #12]
 80185c2:	e028      	b.n	8018616 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 80185c4:	68fb      	ldr	r3, [r7, #12]
 80185c6:	681b      	ldr	r3, [r3, #0]
 80185c8:	60fb      	str	r3, [r7, #12]
 80185ca:	68fb      	ldr	r3, [r7, #12]
 80185cc:	2b00      	cmp	r3, #0
 80185ce:	d1c5      	bne.n	801855c <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80185d0:	4b15      	ldr	r3, [pc, #84]	; (8018628 <ip4_route+0xdc>)
 80185d2:	681b      	ldr	r3, [r3, #0]
 80185d4:	2b00      	cmp	r3, #0
 80185d6:	d01a      	beq.n	801860e <ip4_route+0xc2>
 80185d8:	4b13      	ldr	r3, [pc, #76]	; (8018628 <ip4_route+0xdc>)
 80185da:	681b      	ldr	r3, [r3, #0]
 80185dc:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80185e0:	f003 0301 	and.w	r3, r3, #1
 80185e4:	2b00      	cmp	r3, #0
 80185e6:	d012      	beq.n	801860e <ip4_route+0xc2>
 80185e8:	4b0f      	ldr	r3, [pc, #60]	; (8018628 <ip4_route+0xdc>)
 80185ea:	681b      	ldr	r3, [r3, #0]
 80185ec:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80185f0:	f003 0304 	and.w	r3, r3, #4
 80185f4:	2b00      	cmp	r3, #0
 80185f6:	d00a      	beq.n	801860e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80185f8:	4b0b      	ldr	r3, [pc, #44]	; (8018628 <ip4_route+0xdc>)
 80185fa:	681b      	ldr	r3, [r3, #0]
 80185fc:	3304      	adds	r3, #4
 80185fe:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8018600:	2b00      	cmp	r3, #0
 8018602:	d004      	beq.n	801860e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8018604:	687b      	ldr	r3, [r7, #4]
 8018606:	681b      	ldr	r3, [r3, #0]
 8018608:	b2db      	uxtb	r3, r3
 801860a:	2b7f      	cmp	r3, #127	; 0x7f
 801860c:	d101      	bne.n	8018612 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801860e:	2300      	movs	r3, #0
 8018610:	e001      	b.n	8018616 <ip4_route+0xca>
  }

  return netif_default;
 8018612:	4b05      	ldr	r3, [pc, #20]	; (8018628 <ip4_route+0xdc>)
 8018614:	681b      	ldr	r3, [r3, #0]
}
 8018616:	4618      	mov	r0, r3
 8018618:	3714      	adds	r7, #20
 801861a:	46bd      	mov	sp, r7
 801861c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018620:	4770      	bx	lr
 8018622:	bf00      	nop
 8018624:	20007c90 	.word	0x20007c90
 8018628:	20007c94 	.word	0x20007c94

0801862c <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801862c:	b580      	push	{r7, lr}
 801862e:	b082      	sub	sp, #8
 8018630:	af00      	add	r7, sp, #0
 8018632:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8018634:	687b      	ldr	r3, [r7, #4]
 8018636:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 801863a:	f003 0301 	and.w	r3, r3, #1
 801863e:	b2db      	uxtb	r3, r3
 8018640:	2b00      	cmp	r3, #0
 8018642:	d016      	beq.n	8018672 <ip4_input_accept+0x46>
 8018644:	687b      	ldr	r3, [r7, #4]
 8018646:	3304      	adds	r3, #4
 8018648:	681b      	ldr	r3, [r3, #0]
 801864a:	2b00      	cmp	r3, #0
 801864c:	d011      	beq.n	8018672 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801864e:	4b0b      	ldr	r3, [pc, #44]	; (801867c <ip4_input_accept+0x50>)
 8018650:	695a      	ldr	r2, [r3, #20]
 8018652:	687b      	ldr	r3, [r7, #4]
 8018654:	3304      	adds	r3, #4
 8018656:	681b      	ldr	r3, [r3, #0]
 8018658:	429a      	cmp	r2, r3
 801865a:	d008      	beq.n	801866e <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801865c:	4b07      	ldr	r3, [pc, #28]	; (801867c <ip4_input_accept+0x50>)
 801865e:	695b      	ldr	r3, [r3, #20]
 8018660:	6879      	ldr	r1, [r7, #4]
 8018662:	4618      	mov	r0, r3
 8018664:	f000 fa06 	bl	8018a74 <ip4_addr_isbroadcast_u32>
 8018668:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801866a:	2b00      	cmp	r3, #0
 801866c:	d001      	beq.n	8018672 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801866e:	2301      	movs	r3, #1
 8018670:	e000      	b.n	8018674 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8018672:	2300      	movs	r3, #0
}
 8018674:	4618      	mov	r0, r3
 8018676:	3708      	adds	r7, #8
 8018678:	46bd      	mov	sp, r7
 801867a:	bd80      	pop	{r7, pc}
 801867c:	2000458c 	.word	0x2000458c

08018680 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8018680:	b580      	push	{r7, lr}
 8018682:	b086      	sub	sp, #24
 8018684:	af00      	add	r7, sp, #0
 8018686:	6078      	str	r0, [r7, #4]
 8018688:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801868a:	687b      	ldr	r3, [r7, #4]
 801868c:	685b      	ldr	r3, [r3, #4]
 801868e:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8018690:	697b      	ldr	r3, [r7, #20]
 8018692:	781b      	ldrb	r3, [r3, #0]
 8018694:	091b      	lsrs	r3, r3, #4
 8018696:	b2db      	uxtb	r3, r3
 8018698:	2b04      	cmp	r3, #4
 801869a:	d004      	beq.n	80186a6 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801869c:	6878      	ldr	r0, [r7, #4]
 801869e:	f7f7 fcc5 	bl	801002c <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 80186a2:	2300      	movs	r3, #0
 80186a4:	e105      	b.n	80188b2 <ip4_input+0x232>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 80186a6:	697b      	ldr	r3, [r7, #20]
 80186a8:	781b      	ldrb	r3, [r3, #0]
 80186aa:	f003 030f 	and.w	r3, r3, #15
 80186ae:	b2db      	uxtb	r3, r3
 80186b0:	009b      	lsls	r3, r3, #2
 80186b2:	b2db      	uxtb	r3, r3
 80186b4:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 80186b6:	697b      	ldr	r3, [r7, #20]
 80186b8:	885b      	ldrh	r3, [r3, #2]
 80186ba:	b29b      	uxth	r3, r3
 80186bc:	4618      	mov	r0, r3
 80186be:	f7f6 f985 	bl	800e9cc <lwip_htons>
 80186c2:	4603      	mov	r3, r0
 80186c4:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 80186c6:	687b      	ldr	r3, [r7, #4]
 80186c8:	891b      	ldrh	r3, [r3, #8]
 80186ca:	89ba      	ldrh	r2, [r7, #12]
 80186cc:	429a      	cmp	r2, r3
 80186ce:	d204      	bcs.n	80186da <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 80186d0:	89bb      	ldrh	r3, [r7, #12]
 80186d2:	4619      	mov	r1, r3
 80186d4:	6878      	ldr	r0, [r7, #4]
 80186d6:	f7f7 fb23 	bl	800fd20 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 80186da:	687b      	ldr	r3, [r7, #4]
 80186dc:	895b      	ldrh	r3, [r3, #10]
 80186de:	89fa      	ldrh	r2, [r7, #14]
 80186e0:	429a      	cmp	r2, r3
 80186e2:	d807      	bhi.n	80186f4 <ip4_input+0x74>
 80186e4:	687b      	ldr	r3, [r7, #4]
 80186e6:	891b      	ldrh	r3, [r3, #8]
 80186e8:	89ba      	ldrh	r2, [r7, #12]
 80186ea:	429a      	cmp	r2, r3
 80186ec:	d802      	bhi.n	80186f4 <ip4_input+0x74>
 80186ee:	89fb      	ldrh	r3, [r7, #14]
 80186f0:	2b13      	cmp	r3, #19
 80186f2:	d804      	bhi.n	80186fe <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 80186f4:	6878      	ldr	r0, [r7, #4]
 80186f6:	f7f7 fc99 	bl	801002c <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 80186fa:	2300      	movs	r3, #0
 80186fc:	e0d9      	b.n	80188b2 <ip4_input+0x232>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 80186fe:	697b      	ldr	r3, [r7, #20]
 8018700:	691b      	ldr	r3, [r3, #16]
 8018702:	4a6e      	ldr	r2, [pc, #440]	; (80188bc <ip4_input+0x23c>)
 8018704:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8018706:	697b      	ldr	r3, [r7, #20]
 8018708:	68db      	ldr	r3, [r3, #12]
 801870a:	4a6c      	ldr	r2, [pc, #432]	; (80188bc <ip4_input+0x23c>)
 801870c:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801870e:	4b6b      	ldr	r3, [pc, #428]	; (80188bc <ip4_input+0x23c>)
 8018710:	695b      	ldr	r3, [r3, #20]
 8018712:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8018716:	2be0      	cmp	r3, #224	; 0xe0
 8018718:	d112      	bne.n	8018740 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801871a:	683b      	ldr	r3, [r7, #0]
 801871c:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8018720:	f003 0301 	and.w	r3, r3, #1
 8018724:	b2db      	uxtb	r3, r3
 8018726:	2b00      	cmp	r3, #0
 8018728:	d007      	beq.n	801873a <ip4_input+0xba>
 801872a:	683b      	ldr	r3, [r7, #0]
 801872c:	3304      	adds	r3, #4
 801872e:	681b      	ldr	r3, [r3, #0]
 8018730:	2b00      	cmp	r3, #0
 8018732:	d002      	beq.n	801873a <ip4_input+0xba>
      netif = inp;
 8018734:	683b      	ldr	r3, [r7, #0]
 8018736:	613b      	str	r3, [r7, #16]
 8018738:	e02a      	b.n	8018790 <ip4_input+0x110>
    } else {
      netif = NULL;
 801873a:	2300      	movs	r3, #0
 801873c:	613b      	str	r3, [r7, #16]
 801873e:	e027      	b.n	8018790 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8018740:	6838      	ldr	r0, [r7, #0]
 8018742:	f7ff ff73 	bl	801862c <ip4_input_accept>
 8018746:	4603      	mov	r3, r0
 8018748:	2b00      	cmp	r3, #0
 801874a:	d002      	beq.n	8018752 <ip4_input+0xd2>
      netif = inp;
 801874c:	683b      	ldr	r3, [r7, #0]
 801874e:	613b      	str	r3, [r7, #16]
 8018750:	e01e      	b.n	8018790 <ip4_input+0x110>
    } else {
      netif = NULL;
 8018752:	2300      	movs	r3, #0
 8018754:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8018756:	4b59      	ldr	r3, [pc, #356]	; (80188bc <ip4_input+0x23c>)
 8018758:	695b      	ldr	r3, [r3, #20]
 801875a:	b2db      	uxtb	r3, r3
 801875c:	2b7f      	cmp	r3, #127	; 0x7f
 801875e:	d017      	beq.n	8018790 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8018760:	4b57      	ldr	r3, [pc, #348]	; (80188c0 <ip4_input+0x240>)
 8018762:	681b      	ldr	r3, [r3, #0]
 8018764:	613b      	str	r3, [r7, #16]
 8018766:	e00e      	b.n	8018786 <ip4_input+0x106>
          if (netif == inp) {
 8018768:	693a      	ldr	r2, [r7, #16]
 801876a:	683b      	ldr	r3, [r7, #0]
 801876c:	429a      	cmp	r2, r3
 801876e:	d006      	beq.n	801877e <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8018770:	6938      	ldr	r0, [r7, #16]
 8018772:	f7ff ff5b 	bl	801862c <ip4_input_accept>
 8018776:	4603      	mov	r3, r0
 8018778:	2b00      	cmp	r3, #0
 801877a:	d108      	bne.n	801878e <ip4_input+0x10e>
 801877c:	e000      	b.n	8018780 <ip4_input+0x100>
            continue;
 801877e:	bf00      	nop
        NETIF_FOREACH(netif) {
 8018780:	693b      	ldr	r3, [r7, #16]
 8018782:	681b      	ldr	r3, [r3, #0]
 8018784:	613b      	str	r3, [r7, #16]
 8018786:	693b      	ldr	r3, [r7, #16]
 8018788:	2b00      	cmp	r3, #0
 801878a:	d1ed      	bne.n	8018768 <ip4_input+0xe8>
 801878c:	e000      	b.n	8018790 <ip4_input+0x110>
            break;
 801878e:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8018790:	4b4a      	ldr	r3, [pc, #296]	; (80188bc <ip4_input+0x23c>)
 8018792:	691b      	ldr	r3, [r3, #16]
 8018794:	6839      	ldr	r1, [r7, #0]
 8018796:	4618      	mov	r0, r3
 8018798:	f000 f96c 	bl	8018a74 <ip4_addr_isbroadcast_u32>
 801879c:	4603      	mov	r3, r0
 801879e:	2b00      	cmp	r3, #0
 80187a0:	d105      	bne.n	80187ae <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 80187a2:	4b46      	ldr	r3, [pc, #280]	; (80188bc <ip4_input+0x23c>)
 80187a4:	691b      	ldr	r3, [r3, #16]
 80187a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 80187aa:	2be0      	cmp	r3, #224	; 0xe0
 80187ac:	d104      	bne.n	80187b8 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 80187ae:	6878      	ldr	r0, [r7, #4]
 80187b0:	f7f7 fc3c 	bl	801002c <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 80187b4:	2300      	movs	r3, #0
 80187b6:	e07c      	b.n	80188b2 <ip4_input+0x232>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 80187b8:	693b      	ldr	r3, [r7, #16]
 80187ba:	2b00      	cmp	r3, #0
 80187bc:	d104      	bne.n	80187c8 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 80187be:	6878      	ldr	r0, [r7, #4]
 80187c0:	f7f7 fc34 	bl	801002c <pbuf_free>
    return ERR_OK;
 80187c4:	2300      	movs	r3, #0
 80187c6:	e074      	b.n	80188b2 <ip4_input+0x232>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 80187c8:	697b      	ldr	r3, [r7, #20]
 80187ca:	88db      	ldrh	r3, [r3, #6]
 80187cc:	b29b      	uxth	r3, r3
 80187ce:	461a      	mov	r2, r3
 80187d0:	f64f 733f 	movw	r3, #65343	; 0xff3f
 80187d4:	4013      	ands	r3, r2
 80187d6:	2b00      	cmp	r3, #0
 80187d8:	d00b      	beq.n	80187f2 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 80187da:	6878      	ldr	r0, [r7, #4]
 80187dc:	f000 fc90 	bl	8019100 <ip4_reass>
 80187e0:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 80187e2:	687b      	ldr	r3, [r7, #4]
 80187e4:	2b00      	cmp	r3, #0
 80187e6:	d101      	bne.n	80187ec <ip4_input+0x16c>
      return ERR_OK;
 80187e8:	2300      	movs	r3, #0
 80187ea:	e062      	b.n	80188b2 <ip4_input+0x232>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 80187ec:	687b      	ldr	r3, [r7, #4]
 80187ee:	685b      	ldr	r3, [r3, #4]
 80187f0:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 80187f2:	4a32      	ldr	r2, [pc, #200]	; (80188bc <ip4_input+0x23c>)
 80187f4:	693b      	ldr	r3, [r7, #16]
 80187f6:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 80187f8:	4a30      	ldr	r2, [pc, #192]	; (80188bc <ip4_input+0x23c>)
 80187fa:	683b      	ldr	r3, [r7, #0]
 80187fc:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 80187fe:	4a2f      	ldr	r2, [pc, #188]	; (80188bc <ip4_input+0x23c>)
 8018800:	697b      	ldr	r3, [r7, #20]
 8018802:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8018804:	697b      	ldr	r3, [r7, #20]
 8018806:	781b      	ldrb	r3, [r3, #0]
 8018808:	f003 030f 	and.w	r3, r3, #15
 801880c:	b2db      	uxtb	r3, r3
 801880e:	009b      	lsls	r3, r3, #2
 8018810:	b2db      	uxtb	r3, r3
 8018812:	b29a      	uxth	r2, r3
 8018814:	4b29      	ldr	r3, [pc, #164]	; (80188bc <ip4_input+0x23c>)
 8018816:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8018818:	89fb      	ldrh	r3, [r7, #14]
 801881a:	4619      	mov	r1, r3
 801881c:	6878      	ldr	r0, [r7, #4]
 801881e:	f7f7 fb7f 	bl	800ff20 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8018822:	697b      	ldr	r3, [r7, #20]
 8018824:	7a5b      	ldrb	r3, [r3, #9]
 8018826:	2b06      	cmp	r3, #6
 8018828:	d009      	beq.n	801883e <ip4_input+0x1be>
 801882a:	2b11      	cmp	r3, #17
 801882c:	d002      	beq.n	8018834 <ip4_input+0x1b4>
 801882e:	2b01      	cmp	r3, #1
 8018830:	d00a      	beq.n	8018848 <ip4_input+0x1c8>
 8018832:	e00e      	b.n	8018852 <ip4_input+0x1d2>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8018834:	6839      	ldr	r1, [r7, #0]
 8018836:	6878      	ldr	r0, [r7, #4]
 8018838:	f7fe f904 	bl	8016a44 <udp_input>
        break;
 801883c:	e026      	b.n	801888c <ip4_input+0x20c>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801883e:	6839      	ldr	r1, [r7, #0]
 8018840:	6878      	ldr	r0, [r7, #4]
 8018842:	f7f9 fcb1 	bl	80121a8 <tcp_input>
        break;
 8018846:	e021      	b.n	801888c <ip4_input+0x20c>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8018848:	6839      	ldr	r1, [r7, #0]
 801884a:	6878      	ldr	r0, [r7, #4]
 801884c:	f7ff fcf0 	bl	8018230 <icmp_input>
        break;
 8018850:	e01c      	b.n	801888c <ip4_input+0x20c>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8018852:	4b1a      	ldr	r3, [pc, #104]	; (80188bc <ip4_input+0x23c>)
 8018854:	695b      	ldr	r3, [r3, #20]
 8018856:	6939      	ldr	r1, [r7, #16]
 8018858:	4618      	mov	r0, r3
 801885a:	f000 f90b 	bl	8018a74 <ip4_addr_isbroadcast_u32>
 801885e:	4603      	mov	r3, r0
 8018860:	2b00      	cmp	r3, #0
 8018862:	d10f      	bne.n	8018884 <ip4_input+0x204>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8018864:	4b15      	ldr	r3, [pc, #84]	; (80188bc <ip4_input+0x23c>)
 8018866:	695b      	ldr	r3, [r3, #20]
 8018868:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801886c:	2be0      	cmp	r3, #224	; 0xe0
 801886e:	d009      	beq.n	8018884 <ip4_input+0x204>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8018870:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8018874:	4619      	mov	r1, r3
 8018876:	6878      	ldr	r0, [r7, #4]
 8018878:	f7f7 fbc5 	bl	8010006 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801887c:	2102      	movs	r1, #2
 801887e:	6878      	ldr	r0, [r7, #4]
 8018880:	f7ff fdda 	bl	8018438 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8018884:	6878      	ldr	r0, [r7, #4]
 8018886:	f7f7 fbd1 	bl	801002c <pbuf_free>
        break;
 801888a:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801888c:	4b0b      	ldr	r3, [pc, #44]	; (80188bc <ip4_input+0x23c>)
 801888e:	2200      	movs	r2, #0
 8018890:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8018892:	4b0a      	ldr	r3, [pc, #40]	; (80188bc <ip4_input+0x23c>)
 8018894:	2200      	movs	r2, #0
 8018896:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8018898:	4b08      	ldr	r3, [pc, #32]	; (80188bc <ip4_input+0x23c>)
 801889a:	2200      	movs	r2, #0
 801889c:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801889e:	4b07      	ldr	r3, [pc, #28]	; (80188bc <ip4_input+0x23c>)
 80188a0:	2200      	movs	r2, #0
 80188a2:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 80188a4:	4b05      	ldr	r3, [pc, #20]	; (80188bc <ip4_input+0x23c>)
 80188a6:	2200      	movs	r2, #0
 80188a8:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 80188aa:	4b04      	ldr	r3, [pc, #16]	; (80188bc <ip4_input+0x23c>)
 80188ac:	2200      	movs	r2, #0
 80188ae:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 80188b0:	2300      	movs	r3, #0
}
 80188b2:	4618      	mov	r0, r3
 80188b4:	3718      	adds	r7, #24
 80188b6:	46bd      	mov	sp, r7
 80188b8:	bd80      	pop	{r7, pc}
 80188ba:	bf00      	nop
 80188bc:	2000458c 	.word	0x2000458c
 80188c0:	20007c90 	.word	0x20007c90

080188c4 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 80188c4:	b580      	push	{r7, lr}
 80188c6:	b08a      	sub	sp, #40	; 0x28
 80188c8:	af04      	add	r7, sp, #16
 80188ca:	60f8      	str	r0, [r7, #12]
 80188cc:	60b9      	str	r1, [r7, #8]
 80188ce:	607a      	str	r2, [r7, #4]
 80188d0:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 80188d2:	68bb      	ldr	r3, [r7, #8]
 80188d4:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 80188d6:	687b      	ldr	r3, [r7, #4]
 80188d8:	2b00      	cmp	r3, #0
 80188da:	d009      	beq.n	80188f0 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 80188dc:	68bb      	ldr	r3, [r7, #8]
 80188de:	2b00      	cmp	r3, #0
 80188e0:	d003      	beq.n	80188ea <ip4_output_if+0x26>
 80188e2:	68bb      	ldr	r3, [r7, #8]
 80188e4:	681b      	ldr	r3, [r3, #0]
 80188e6:	2b00      	cmp	r3, #0
 80188e8:	d102      	bne.n	80188f0 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 80188ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80188ec:	3304      	adds	r3, #4
 80188ee:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 80188f0:	78fa      	ldrb	r2, [r7, #3]
 80188f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80188f4:	9302      	str	r3, [sp, #8]
 80188f6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80188fa:	9301      	str	r3, [sp, #4]
 80188fc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8018900:	9300      	str	r3, [sp, #0]
 8018902:	4613      	mov	r3, r2
 8018904:	687a      	ldr	r2, [r7, #4]
 8018906:	6979      	ldr	r1, [r7, #20]
 8018908:	68f8      	ldr	r0, [r7, #12]
 801890a:	f000 f805 	bl	8018918 <ip4_output_if_src>
 801890e:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8018910:	4618      	mov	r0, r3
 8018912:	3718      	adds	r7, #24
 8018914:	46bd      	mov	sp, r7
 8018916:	bd80      	pop	{r7, pc}

08018918 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8018918:	b580      	push	{r7, lr}
 801891a:	b088      	sub	sp, #32
 801891c:	af00      	add	r7, sp, #0
 801891e:	60f8      	str	r0, [r7, #12]
 8018920:	60b9      	str	r1, [r7, #8]
 8018922:	607a      	str	r2, [r7, #4]
 8018924:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8018926:	68fb      	ldr	r3, [r7, #12]
 8018928:	7b9b      	ldrb	r3, [r3, #14]
 801892a:	2b01      	cmp	r3, #1
 801892c:	d006      	beq.n	801893c <ip4_output_if_src+0x24>
 801892e:	4b4b      	ldr	r3, [pc, #300]	; (8018a5c <ip4_output_if_src+0x144>)
 8018930:	f44f 7255 	mov.w	r2, #852	; 0x354
 8018934:	494a      	ldr	r1, [pc, #296]	; (8018a60 <ip4_output_if_src+0x148>)
 8018936:	484b      	ldr	r0, [pc, #300]	; (8018a64 <ip4_output_if_src+0x14c>)
 8018938:	f002 f9d6 	bl	801ace8 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801893c:	687b      	ldr	r3, [r7, #4]
 801893e:	2b00      	cmp	r3, #0
 8018940:	d060      	beq.n	8018a04 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8018942:	2314      	movs	r3, #20
 8018944:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8018946:	2114      	movs	r1, #20
 8018948:	68f8      	ldr	r0, [r7, #12]
 801894a:	f7f7 fad9 	bl	800ff00 <pbuf_add_header>
 801894e:	4603      	mov	r3, r0
 8018950:	2b00      	cmp	r3, #0
 8018952:	d002      	beq.n	801895a <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8018954:	f06f 0301 	mvn.w	r3, #1
 8018958:	e07c      	b.n	8018a54 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801895a:	68fb      	ldr	r3, [r7, #12]
 801895c:	685b      	ldr	r3, [r3, #4]
 801895e:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8018960:	68fb      	ldr	r3, [r7, #12]
 8018962:	895b      	ldrh	r3, [r3, #10]
 8018964:	2b13      	cmp	r3, #19
 8018966:	d806      	bhi.n	8018976 <ip4_output_if_src+0x5e>
 8018968:	4b3c      	ldr	r3, [pc, #240]	; (8018a5c <ip4_output_if_src+0x144>)
 801896a:	f240 3289 	movw	r2, #905	; 0x389
 801896e:	493e      	ldr	r1, [pc, #248]	; (8018a68 <ip4_output_if_src+0x150>)
 8018970:	483c      	ldr	r0, [pc, #240]	; (8018a64 <ip4_output_if_src+0x14c>)
 8018972:	f002 f9b9 	bl	801ace8 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8018976:	69fb      	ldr	r3, [r7, #28]
 8018978:	78fa      	ldrb	r2, [r7, #3]
 801897a:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801897c:	69fb      	ldr	r3, [r7, #28]
 801897e:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8018982:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8018984:	687b      	ldr	r3, [r7, #4]
 8018986:	681a      	ldr	r2, [r3, #0]
 8018988:	69fb      	ldr	r3, [r7, #28]
 801898a:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801898c:	8b7b      	ldrh	r3, [r7, #26]
 801898e:	089b      	lsrs	r3, r3, #2
 8018990:	b29b      	uxth	r3, r3
 8018992:	b2db      	uxtb	r3, r3
 8018994:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018998:	b2da      	uxtb	r2, r3
 801899a:	69fb      	ldr	r3, [r7, #28]
 801899c:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801899e:	69fb      	ldr	r3, [r7, #28]
 80189a0:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80189a4:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 80189a6:	68fb      	ldr	r3, [r7, #12]
 80189a8:	891b      	ldrh	r3, [r3, #8]
 80189aa:	4618      	mov	r0, r3
 80189ac:	f7f6 f80e 	bl	800e9cc <lwip_htons>
 80189b0:	4603      	mov	r3, r0
 80189b2:	461a      	mov	r2, r3
 80189b4:	69fb      	ldr	r3, [r7, #28]
 80189b6:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 80189b8:	69fb      	ldr	r3, [r7, #28]
 80189ba:	2200      	movs	r2, #0
 80189bc:	719a      	strb	r2, [r3, #6]
 80189be:	2200      	movs	r2, #0
 80189c0:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 80189c2:	4b2a      	ldr	r3, [pc, #168]	; (8018a6c <ip4_output_if_src+0x154>)
 80189c4:	881b      	ldrh	r3, [r3, #0]
 80189c6:	4618      	mov	r0, r3
 80189c8:	f7f6 f800 	bl	800e9cc <lwip_htons>
 80189cc:	4603      	mov	r3, r0
 80189ce:	461a      	mov	r2, r3
 80189d0:	69fb      	ldr	r3, [r7, #28]
 80189d2:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 80189d4:	4b25      	ldr	r3, [pc, #148]	; (8018a6c <ip4_output_if_src+0x154>)
 80189d6:	881b      	ldrh	r3, [r3, #0]
 80189d8:	3301      	adds	r3, #1
 80189da:	b29a      	uxth	r2, r3
 80189dc:	4b23      	ldr	r3, [pc, #140]	; (8018a6c <ip4_output_if_src+0x154>)
 80189de:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 80189e0:	68bb      	ldr	r3, [r7, #8]
 80189e2:	2b00      	cmp	r3, #0
 80189e4:	d104      	bne.n	80189f0 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 80189e6:	4b22      	ldr	r3, [pc, #136]	; (8018a70 <ip4_output_if_src+0x158>)
 80189e8:	681a      	ldr	r2, [r3, #0]
 80189ea:	69fb      	ldr	r3, [r7, #28]
 80189ec:	60da      	str	r2, [r3, #12]
 80189ee:	e003      	b.n	80189f8 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 80189f0:	68bb      	ldr	r3, [r7, #8]
 80189f2:	681a      	ldr	r2, [r3, #0]
 80189f4:	69fb      	ldr	r3, [r7, #28]
 80189f6:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 80189f8:	69fb      	ldr	r3, [r7, #28]
 80189fa:	2200      	movs	r2, #0
 80189fc:	729a      	strb	r2, [r3, #10]
 80189fe:	2200      	movs	r2, #0
 8018a00:	72da      	strb	r2, [r3, #11]
 8018a02:	e00f      	b.n	8018a24 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8018a04:	68fb      	ldr	r3, [r7, #12]
 8018a06:	895b      	ldrh	r3, [r3, #10]
 8018a08:	2b13      	cmp	r3, #19
 8018a0a:	d802      	bhi.n	8018a12 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8018a0c:	f06f 0301 	mvn.w	r3, #1
 8018a10:	e020      	b.n	8018a54 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8018a12:	68fb      	ldr	r3, [r7, #12]
 8018a14:	685b      	ldr	r3, [r3, #4]
 8018a16:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8018a18:	69fb      	ldr	r3, [r7, #28]
 8018a1a:	691b      	ldr	r3, [r3, #16]
 8018a1c:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8018a1e:	f107 0314 	add.w	r3, r7, #20
 8018a22:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8018a24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018a26:	8c1b      	ldrh	r3, [r3, #32]
 8018a28:	2b00      	cmp	r3, #0
 8018a2a:	d00c      	beq.n	8018a46 <ip4_output_if_src+0x12e>
 8018a2c:	68fb      	ldr	r3, [r7, #12]
 8018a2e:	891a      	ldrh	r2, [r3, #8]
 8018a30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018a32:	8c1b      	ldrh	r3, [r3, #32]
 8018a34:	429a      	cmp	r2, r3
 8018a36:	d906      	bls.n	8018a46 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8018a38:	687a      	ldr	r2, [r7, #4]
 8018a3a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8018a3c:	68f8      	ldr	r0, [r7, #12]
 8018a3e:	f000 fd4b 	bl	80194d8 <ip4_frag>
 8018a42:	4603      	mov	r3, r0
 8018a44:	e006      	b.n	8018a54 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8018a46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018a48:	695b      	ldr	r3, [r3, #20]
 8018a4a:	687a      	ldr	r2, [r7, #4]
 8018a4c:	68f9      	ldr	r1, [r7, #12]
 8018a4e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8018a50:	4798      	blx	r3
 8018a52:	4603      	mov	r3, r0
}
 8018a54:	4618      	mov	r0, r3
 8018a56:	3720      	adds	r7, #32
 8018a58:	46bd      	mov	sp, r7
 8018a5a:	bd80      	pop	{r7, pc}
 8018a5c:	0802285c 	.word	0x0802285c
 8018a60:	08022890 	.word	0x08022890
 8018a64:	0802289c 	.word	0x0802289c
 8018a68:	080228c4 	.word	0x080228c4
 8018a6c:	200009c6 	.word	0x200009c6
 8018a70:	080244dc 	.word	0x080244dc

08018a74 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8018a74:	b480      	push	{r7}
 8018a76:	b085      	sub	sp, #20
 8018a78:	af00      	add	r7, sp, #0
 8018a7a:	6078      	str	r0, [r7, #4]
 8018a7c:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8018a7e:	687b      	ldr	r3, [r7, #4]
 8018a80:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8018a82:	687b      	ldr	r3, [r7, #4]
 8018a84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018a88:	d002      	beq.n	8018a90 <ip4_addr_isbroadcast_u32+0x1c>
 8018a8a:	687b      	ldr	r3, [r7, #4]
 8018a8c:	2b00      	cmp	r3, #0
 8018a8e:	d101      	bne.n	8018a94 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8018a90:	2301      	movs	r3, #1
 8018a92:	e02a      	b.n	8018aea <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8018a94:	683b      	ldr	r3, [r7, #0]
 8018a96:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8018a9a:	f003 0302 	and.w	r3, r3, #2
 8018a9e:	2b00      	cmp	r3, #0
 8018aa0:	d101      	bne.n	8018aa6 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8018aa2:	2300      	movs	r3, #0
 8018aa4:	e021      	b.n	8018aea <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8018aa6:	683b      	ldr	r3, [r7, #0]
 8018aa8:	3304      	adds	r3, #4
 8018aaa:	681b      	ldr	r3, [r3, #0]
 8018aac:	687a      	ldr	r2, [r7, #4]
 8018aae:	429a      	cmp	r2, r3
 8018ab0:	d101      	bne.n	8018ab6 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8018ab2:	2300      	movs	r3, #0
 8018ab4:	e019      	b.n	8018aea <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8018ab6:	68fa      	ldr	r2, [r7, #12]
 8018ab8:	683b      	ldr	r3, [r7, #0]
 8018aba:	3304      	adds	r3, #4
 8018abc:	681b      	ldr	r3, [r3, #0]
 8018abe:	405a      	eors	r2, r3
 8018ac0:	683b      	ldr	r3, [r7, #0]
 8018ac2:	3308      	adds	r3, #8
 8018ac4:	681b      	ldr	r3, [r3, #0]
 8018ac6:	4013      	ands	r3, r2
 8018ac8:	2b00      	cmp	r3, #0
 8018aca:	d10d      	bne.n	8018ae8 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8018acc:	683b      	ldr	r3, [r7, #0]
 8018ace:	3308      	adds	r3, #8
 8018ad0:	681b      	ldr	r3, [r3, #0]
 8018ad2:	43da      	mvns	r2, r3
 8018ad4:	687b      	ldr	r3, [r7, #4]
 8018ad6:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8018ad8:	683b      	ldr	r3, [r7, #0]
 8018ada:	3308      	adds	r3, #8
 8018adc:	681b      	ldr	r3, [r3, #0]
 8018ade:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8018ae0:	429a      	cmp	r2, r3
 8018ae2:	d101      	bne.n	8018ae8 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8018ae4:	2301      	movs	r3, #1
 8018ae6:	e000      	b.n	8018aea <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8018ae8:	2300      	movs	r3, #0
  }
}
 8018aea:	4618      	mov	r0, r3
 8018aec:	3714      	adds	r7, #20
 8018aee:	46bd      	mov	sp, r7
 8018af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018af4:	4770      	bx	lr
	...

08018af8 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8018af8:	b580      	push	{r7, lr}
 8018afa:	b084      	sub	sp, #16
 8018afc:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8018afe:	2300      	movs	r3, #0
 8018b00:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8018b02:	4b12      	ldr	r3, [pc, #72]	; (8018b4c <ip_reass_tmr+0x54>)
 8018b04:	681b      	ldr	r3, [r3, #0]
 8018b06:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8018b08:	e018      	b.n	8018b3c <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8018b0a:	68fb      	ldr	r3, [r7, #12]
 8018b0c:	7fdb      	ldrb	r3, [r3, #31]
 8018b0e:	2b00      	cmp	r3, #0
 8018b10:	d00b      	beq.n	8018b2a <ip_reass_tmr+0x32>
      r->timer--;
 8018b12:	68fb      	ldr	r3, [r7, #12]
 8018b14:	7fdb      	ldrb	r3, [r3, #31]
 8018b16:	3b01      	subs	r3, #1
 8018b18:	b2da      	uxtb	r2, r3
 8018b1a:	68fb      	ldr	r3, [r7, #12]
 8018b1c:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8018b1e:	68fb      	ldr	r3, [r7, #12]
 8018b20:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8018b22:	68fb      	ldr	r3, [r7, #12]
 8018b24:	681b      	ldr	r3, [r3, #0]
 8018b26:	60fb      	str	r3, [r7, #12]
 8018b28:	e008      	b.n	8018b3c <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8018b2a:	68fb      	ldr	r3, [r7, #12]
 8018b2c:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8018b2e:	68fb      	ldr	r3, [r7, #12]
 8018b30:	681b      	ldr	r3, [r3, #0]
 8018b32:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8018b34:	68b9      	ldr	r1, [r7, #8]
 8018b36:	6878      	ldr	r0, [r7, #4]
 8018b38:	f000 f80a 	bl	8018b50 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8018b3c:	68fb      	ldr	r3, [r7, #12]
 8018b3e:	2b00      	cmp	r3, #0
 8018b40:	d1e3      	bne.n	8018b0a <ip_reass_tmr+0x12>
    }
  }
}
 8018b42:	bf00      	nop
 8018b44:	3710      	adds	r7, #16
 8018b46:	46bd      	mov	sp, r7
 8018b48:	bd80      	pop	{r7, pc}
 8018b4a:	bf00      	nop
 8018b4c:	200009c8 	.word	0x200009c8

08018b50 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8018b50:	b580      	push	{r7, lr}
 8018b52:	b088      	sub	sp, #32
 8018b54:	af00      	add	r7, sp, #0
 8018b56:	6078      	str	r0, [r7, #4]
 8018b58:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8018b5a:	2300      	movs	r3, #0
 8018b5c:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8018b5e:	683a      	ldr	r2, [r7, #0]
 8018b60:	687b      	ldr	r3, [r7, #4]
 8018b62:	429a      	cmp	r2, r3
 8018b64:	d105      	bne.n	8018b72 <ip_reass_free_complete_datagram+0x22>
 8018b66:	4b45      	ldr	r3, [pc, #276]	; (8018c7c <ip_reass_free_complete_datagram+0x12c>)
 8018b68:	22ab      	movs	r2, #171	; 0xab
 8018b6a:	4945      	ldr	r1, [pc, #276]	; (8018c80 <ip_reass_free_complete_datagram+0x130>)
 8018b6c:	4845      	ldr	r0, [pc, #276]	; (8018c84 <ip_reass_free_complete_datagram+0x134>)
 8018b6e:	f002 f8bb 	bl	801ace8 <iprintf>
  if (prev != NULL) {
 8018b72:	683b      	ldr	r3, [r7, #0]
 8018b74:	2b00      	cmp	r3, #0
 8018b76:	d00a      	beq.n	8018b8e <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8018b78:	683b      	ldr	r3, [r7, #0]
 8018b7a:	681b      	ldr	r3, [r3, #0]
 8018b7c:	687a      	ldr	r2, [r7, #4]
 8018b7e:	429a      	cmp	r2, r3
 8018b80:	d005      	beq.n	8018b8e <ip_reass_free_complete_datagram+0x3e>
 8018b82:	4b3e      	ldr	r3, [pc, #248]	; (8018c7c <ip_reass_free_complete_datagram+0x12c>)
 8018b84:	22ad      	movs	r2, #173	; 0xad
 8018b86:	4940      	ldr	r1, [pc, #256]	; (8018c88 <ip_reass_free_complete_datagram+0x138>)
 8018b88:	483e      	ldr	r0, [pc, #248]	; (8018c84 <ip_reass_free_complete_datagram+0x134>)
 8018b8a:	f002 f8ad 	bl	801ace8 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8018b8e:	687b      	ldr	r3, [r7, #4]
 8018b90:	685b      	ldr	r3, [r3, #4]
 8018b92:	685b      	ldr	r3, [r3, #4]
 8018b94:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8018b96:	697b      	ldr	r3, [r7, #20]
 8018b98:	889b      	ldrh	r3, [r3, #4]
 8018b9a:	b29b      	uxth	r3, r3
 8018b9c:	2b00      	cmp	r3, #0
 8018b9e:	d12a      	bne.n	8018bf6 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8018ba0:	687b      	ldr	r3, [r7, #4]
 8018ba2:	685b      	ldr	r3, [r3, #4]
 8018ba4:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8018ba6:	697b      	ldr	r3, [r7, #20]
 8018ba8:	681a      	ldr	r2, [r3, #0]
 8018baa:	687b      	ldr	r3, [r7, #4]
 8018bac:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8018bae:	69bb      	ldr	r3, [r7, #24]
 8018bb0:	6858      	ldr	r0, [r3, #4]
 8018bb2:	687b      	ldr	r3, [r7, #4]
 8018bb4:	3308      	adds	r3, #8
 8018bb6:	2214      	movs	r2, #20
 8018bb8:	4619      	mov	r1, r3
 8018bba:	f001 f9ac 	bl	8019f16 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8018bbe:	2101      	movs	r1, #1
 8018bc0:	69b8      	ldr	r0, [r7, #24]
 8018bc2:	f7ff fc49 	bl	8018458 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8018bc6:	69b8      	ldr	r0, [r7, #24]
 8018bc8:	f7f7 fabe 	bl	8010148 <pbuf_clen>
 8018bcc:	4603      	mov	r3, r0
 8018bce:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8018bd0:	8bfa      	ldrh	r2, [r7, #30]
 8018bd2:	8a7b      	ldrh	r3, [r7, #18]
 8018bd4:	4413      	add	r3, r2
 8018bd6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8018bda:	db05      	blt.n	8018be8 <ip_reass_free_complete_datagram+0x98>
 8018bdc:	4b27      	ldr	r3, [pc, #156]	; (8018c7c <ip_reass_free_complete_datagram+0x12c>)
 8018bde:	22bc      	movs	r2, #188	; 0xbc
 8018be0:	492a      	ldr	r1, [pc, #168]	; (8018c8c <ip_reass_free_complete_datagram+0x13c>)
 8018be2:	4828      	ldr	r0, [pc, #160]	; (8018c84 <ip_reass_free_complete_datagram+0x134>)
 8018be4:	f002 f880 	bl	801ace8 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8018be8:	8bfa      	ldrh	r2, [r7, #30]
 8018bea:	8a7b      	ldrh	r3, [r7, #18]
 8018bec:	4413      	add	r3, r2
 8018bee:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8018bf0:	69b8      	ldr	r0, [r7, #24]
 8018bf2:	f7f7 fa1b 	bl	801002c <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8018bf6:	687b      	ldr	r3, [r7, #4]
 8018bf8:	685b      	ldr	r3, [r3, #4]
 8018bfa:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8018bfc:	e01f      	b.n	8018c3e <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8018bfe:	69bb      	ldr	r3, [r7, #24]
 8018c00:	685b      	ldr	r3, [r3, #4]
 8018c02:	617b      	str	r3, [r7, #20]
    pcur = p;
 8018c04:	69bb      	ldr	r3, [r7, #24]
 8018c06:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8018c08:	697b      	ldr	r3, [r7, #20]
 8018c0a:	681b      	ldr	r3, [r3, #0]
 8018c0c:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8018c0e:	68f8      	ldr	r0, [r7, #12]
 8018c10:	f7f7 fa9a 	bl	8010148 <pbuf_clen>
 8018c14:	4603      	mov	r3, r0
 8018c16:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8018c18:	8bfa      	ldrh	r2, [r7, #30]
 8018c1a:	8a7b      	ldrh	r3, [r7, #18]
 8018c1c:	4413      	add	r3, r2
 8018c1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8018c22:	db05      	blt.n	8018c30 <ip_reass_free_complete_datagram+0xe0>
 8018c24:	4b15      	ldr	r3, [pc, #84]	; (8018c7c <ip_reass_free_complete_datagram+0x12c>)
 8018c26:	22cc      	movs	r2, #204	; 0xcc
 8018c28:	4918      	ldr	r1, [pc, #96]	; (8018c8c <ip_reass_free_complete_datagram+0x13c>)
 8018c2a:	4816      	ldr	r0, [pc, #88]	; (8018c84 <ip_reass_free_complete_datagram+0x134>)
 8018c2c:	f002 f85c 	bl	801ace8 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8018c30:	8bfa      	ldrh	r2, [r7, #30]
 8018c32:	8a7b      	ldrh	r3, [r7, #18]
 8018c34:	4413      	add	r3, r2
 8018c36:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8018c38:	68f8      	ldr	r0, [r7, #12]
 8018c3a:	f7f7 f9f7 	bl	801002c <pbuf_free>
  while (p != NULL) {
 8018c3e:	69bb      	ldr	r3, [r7, #24]
 8018c40:	2b00      	cmp	r3, #0
 8018c42:	d1dc      	bne.n	8018bfe <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8018c44:	6839      	ldr	r1, [r7, #0]
 8018c46:	6878      	ldr	r0, [r7, #4]
 8018c48:	f000 f8c2 	bl	8018dd0 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8018c4c:	4b10      	ldr	r3, [pc, #64]	; (8018c90 <ip_reass_free_complete_datagram+0x140>)
 8018c4e:	881b      	ldrh	r3, [r3, #0]
 8018c50:	8bfa      	ldrh	r2, [r7, #30]
 8018c52:	429a      	cmp	r2, r3
 8018c54:	d905      	bls.n	8018c62 <ip_reass_free_complete_datagram+0x112>
 8018c56:	4b09      	ldr	r3, [pc, #36]	; (8018c7c <ip_reass_free_complete_datagram+0x12c>)
 8018c58:	22d2      	movs	r2, #210	; 0xd2
 8018c5a:	490e      	ldr	r1, [pc, #56]	; (8018c94 <ip_reass_free_complete_datagram+0x144>)
 8018c5c:	4809      	ldr	r0, [pc, #36]	; (8018c84 <ip_reass_free_complete_datagram+0x134>)
 8018c5e:	f002 f843 	bl	801ace8 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8018c62:	4b0b      	ldr	r3, [pc, #44]	; (8018c90 <ip_reass_free_complete_datagram+0x140>)
 8018c64:	881a      	ldrh	r2, [r3, #0]
 8018c66:	8bfb      	ldrh	r3, [r7, #30]
 8018c68:	1ad3      	subs	r3, r2, r3
 8018c6a:	b29a      	uxth	r2, r3
 8018c6c:	4b08      	ldr	r3, [pc, #32]	; (8018c90 <ip_reass_free_complete_datagram+0x140>)
 8018c6e:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8018c70:	8bfb      	ldrh	r3, [r7, #30]
}
 8018c72:	4618      	mov	r0, r3
 8018c74:	3720      	adds	r7, #32
 8018c76:	46bd      	mov	sp, r7
 8018c78:	bd80      	pop	{r7, pc}
 8018c7a:	bf00      	nop
 8018c7c:	080228f4 	.word	0x080228f4
 8018c80:	08022930 	.word	0x08022930
 8018c84:	0802293c 	.word	0x0802293c
 8018c88:	08022964 	.word	0x08022964
 8018c8c:	08022978 	.word	0x08022978
 8018c90:	200009cc 	.word	0x200009cc
 8018c94:	08022998 	.word	0x08022998

08018c98 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8018c98:	b580      	push	{r7, lr}
 8018c9a:	b08a      	sub	sp, #40	; 0x28
 8018c9c:	af00      	add	r7, sp, #0
 8018c9e:	6078      	str	r0, [r7, #4]
 8018ca0:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8018ca2:	2300      	movs	r3, #0
 8018ca4:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8018ca6:	2300      	movs	r3, #0
 8018ca8:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8018caa:	2300      	movs	r3, #0
 8018cac:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8018cae:	2300      	movs	r3, #0
 8018cb0:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8018cb2:	2300      	movs	r3, #0
 8018cb4:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8018cb6:	4b28      	ldr	r3, [pc, #160]	; (8018d58 <ip_reass_remove_oldest_datagram+0xc0>)
 8018cb8:	681b      	ldr	r3, [r3, #0]
 8018cba:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8018cbc:	e030      	b.n	8018d20 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8018cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018cc0:	695a      	ldr	r2, [r3, #20]
 8018cc2:	687b      	ldr	r3, [r7, #4]
 8018cc4:	68db      	ldr	r3, [r3, #12]
 8018cc6:	429a      	cmp	r2, r3
 8018cc8:	d10c      	bne.n	8018ce4 <ip_reass_remove_oldest_datagram+0x4c>
 8018cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018ccc:	699a      	ldr	r2, [r3, #24]
 8018cce:	687b      	ldr	r3, [r7, #4]
 8018cd0:	691b      	ldr	r3, [r3, #16]
 8018cd2:	429a      	cmp	r2, r3
 8018cd4:	d106      	bne.n	8018ce4 <ip_reass_remove_oldest_datagram+0x4c>
 8018cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018cd8:	899a      	ldrh	r2, [r3, #12]
 8018cda:	687b      	ldr	r3, [r7, #4]
 8018cdc:	889b      	ldrh	r3, [r3, #4]
 8018cde:	b29b      	uxth	r3, r3
 8018ce0:	429a      	cmp	r2, r3
 8018ce2:	d014      	beq.n	8018d0e <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8018ce4:	693b      	ldr	r3, [r7, #16]
 8018ce6:	3301      	adds	r3, #1
 8018ce8:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8018cea:	6a3b      	ldr	r3, [r7, #32]
 8018cec:	2b00      	cmp	r3, #0
 8018cee:	d104      	bne.n	8018cfa <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8018cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018cf2:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8018cf4:	69fb      	ldr	r3, [r7, #28]
 8018cf6:	61bb      	str	r3, [r7, #24]
 8018cf8:	e009      	b.n	8018d0e <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8018cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018cfc:	7fda      	ldrb	r2, [r3, #31]
 8018cfe:	6a3b      	ldr	r3, [r7, #32]
 8018d00:	7fdb      	ldrb	r3, [r3, #31]
 8018d02:	429a      	cmp	r2, r3
 8018d04:	d803      	bhi.n	8018d0e <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8018d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018d08:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8018d0a:	69fb      	ldr	r3, [r7, #28]
 8018d0c:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8018d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018d10:	681b      	ldr	r3, [r3, #0]
 8018d12:	2b00      	cmp	r3, #0
 8018d14:	d001      	beq.n	8018d1a <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8018d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018d18:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8018d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018d1c:	681b      	ldr	r3, [r3, #0]
 8018d1e:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8018d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018d22:	2b00      	cmp	r3, #0
 8018d24:	d1cb      	bne.n	8018cbe <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8018d26:	6a3b      	ldr	r3, [r7, #32]
 8018d28:	2b00      	cmp	r3, #0
 8018d2a:	d008      	beq.n	8018d3e <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8018d2c:	69b9      	ldr	r1, [r7, #24]
 8018d2e:	6a38      	ldr	r0, [r7, #32]
 8018d30:	f7ff ff0e 	bl	8018b50 <ip_reass_free_complete_datagram>
 8018d34:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8018d36:	697a      	ldr	r2, [r7, #20]
 8018d38:	68fb      	ldr	r3, [r7, #12]
 8018d3a:	4413      	add	r3, r2
 8018d3c:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8018d3e:	697a      	ldr	r2, [r7, #20]
 8018d40:	683b      	ldr	r3, [r7, #0]
 8018d42:	429a      	cmp	r2, r3
 8018d44:	da02      	bge.n	8018d4c <ip_reass_remove_oldest_datagram+0xb4>
 8018d46:	693b      	ldr	r3, [r7, #16]
 8018d48:	2b01      	cmp	r3, #1
 8018d4a:	dcac      	bgt.n	8018ca6 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8018d4c:	697b      	ldr	r3, [r7, #20]
}
 8018d4e:	4618      	mov	r0, r3
 8018d50:	3728      	adds	r7, #40	; 0x28
 8018d52:	46bd      	mov	sp, r7
 8018d54:	bd80      	pop	{r7, pc}
 8018d56:	bf00      	nop
 8018d58:	200009c8 	.word	0x200009c8

08018d5c <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8018d5c:	b580      	push	{r7, lr}
 8018d5e:	b084      	sub	sp, #16
 8018d60:	af00      	add	r7, sp, #0
 8018d62:	6078      	str	r0, [r7, #4]
 8018d64:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8018d66:	2004      	movs	r0, #4
 8018d68:	f7f6 fae6 	bl	800f338 <memp_malloc>
 8018d6c:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8018d6e:	68fb      	ldr	r3, [r7, #12]
 8018d70:	2b00      	cmp	r3, #0
 8018d72:	d110      	bne.n	8018d96 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8018d74:	6839      	ldr	r1, [r7, #0]
 8018d76:	6878      	ldr	r0, [r7, #4]
 8018d78:	f7ff ff8e 	bl	8018c98 <ip_reass_remove_oldest_datagram>
 8018d7c:	4602      	mov	r2, r0
 8018d7e:	683b      	ldr	r3, [r7, #0]
 8018d80:	4293      	cmp	r3, r2
 8018d82:	dc03      	bgt.n	8018d8c <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8018d84:	2004      	movs	r0, #4
 8018d86:	f7f6 fad7 	bl	800f338 <memp_malloc>
 8018d8a:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8018d8c:	68fb      	ldr	r3, [r7, #12]
 8018d8e:	2b00      	cmp	r3, #0
 8018d90:	d101      	bne.n	8018d96 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 8018d92:	2300      	movs	r3, #0
 8018d94:	e016      	b.n	8018dc4 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8018d96:	2220      	movs	r2, #32
 8018d98:	2100      	movs	r1, #0
 8018d9a:	68f8      	ldr	r0, [r7, #12]
 8018d9c:	f001 f8df 	bl	8019f5e <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8018da0:	68fb      	ldr	r3, [r7, #12]
 8018da2:	220f      	movs	r2, #15
 8018da4:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8018da6:	4b09      	ldr	r3, [pc, #36]	; (8018dcc <ip_reass_enqueue_new_datagram+0x70>)
 8018da8:	681a      	ldr	r2, [r3, #0]
 8018daa:	68fb      	ldr	r3, [r7, #12]
 8018dac:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8018dae:	4a07      	ldr	r2, [pc, #28]	; (8018dcc <ip_reass_enqueue_new_datagram+0x70>)
 8018db0:	68fb      	ldr	r3, [r7, #12]
 8018db2:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8018db4:	68fb      	ldr	r3, [r7, #12]
 8018db6:	3308      	adds	r3, #8
 8018db8:	2214      	movs	r2, #20
 8018dba:	6879      	ldr	r1, [r7, #4]
 8018dbc:	4618      	mov	r0, r3
 8018dbe:	f001 f8aa 	bl	8019f16 <memcpy>
  return ipr;
 8018dc2:	68fb      	ldr	r3, [r7, #12]
}
 8018dc4:	4618      	mov	r0, r3
 8018dc6:	3710      	adds	r7, #16
 8018dc8:	46bd      	mov	sp, r7
 8018dca:	bd80      	pop	{r7, pc}
 8018dcc:	200009c8 	.word	0x200009c8

08018dd0 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8018dd0:	b580      	push	{r7, lr}
 8018dd2:	b082      	sub	sp, #8
 8018dd4:	af00      	add	r7, sp, #0
 8018dd6:	6078      	str	r0, [r7, #4]
 8018dd8:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8018dda:	4b10      	ldr	r3, [pc, #64]	; (8018e1c <ip_reass_dequeue_datagram+0x4c>)
 8018ddc:	681b      	ldr	r3, [r3, #0]
 8018dde:	687a      	ldr	r2, [r7, #4]
 8018de0:	429a      	cmp	r2, r3
 8018de2:	d104      	bne.n	8018dee <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8018de4:	687b      	ldr	r3, [r7, #4]
 8018de6:	681b      	ldr	r3, [r3, #0]
 8018de8:	4a0c      	ldr	r2, [pc, #48]	; (8018e1c <ip_reass_dequeue_datagram+0x4c>)
 8018dea:	6013      	str	r3, [r2, #0]
 8018dec:	e00d      	b.n	8018e0a <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8018dee:	683b      	ldr	r3, [r7, #0]
 8018df0:	2b00      	cmp	r3, #0
 8018df2:	d106      	bne.n	8018e02 <ip_reass_dequeue_datagram+0x32>
 8018df4:	4b0a      	ldr	r3, [pc, #40]	; (8018e20 <ip_reass_dequeue_datagram+0x50>)
 8018df6:	f240 1245 	movw	r2, #325	; 0x145
 8018dfa:	490a      	ldr	r1, [pc, #40]	; (8018e24 <ip_reass_dequeue_datagram+0x54>)
 8018dfc:	480a      	ldr	r0, [pc, #40]	; (8018e28 <ip_reass_dequeue_datagram+0x58>)
 8018dfe:	f001 ff73 	bl	801ace8 <iprintf>
    prev->next = ipr->next;
 8018e02:	687b      	ldr	r3, [r7, #4]
 8018e04:	681a      	ldr	r2, [r3, #0]
 8018e06:	683b      	ldr	r3, [r7, #0]
 8018e08:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8018e0a:	6879      	ldr	r1, [r7, #4]
 8018e0c:	2004      	movs	r0, #4
 8018e0e:	f7f6 fae5 	bl	800f3dc <memp_free>
}
 8018e12:	bf00      	nop
 8018e14:	3708      	adds	r7, #8
 8018e16:	46bd      	mov	sp, r7
 8018e18:	bd80      	pop	{r7, pc}
 8018e1a:	bf00      	nop
 8018e1c:	200009c8 	.word	0x200009c8
 8018e20:	080228f4 	.word	0x080228f4
 8018e24:	080229bc 	.word	0x080229bc
 8018e28:	0802293c 	.word	0x0802293c

08018e2c <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8018e2c:	b580      	push	{r7, lr}
 8018e2e:	b08c      	sub	sp, #48	; 0x30
 8018e30:	af00      	add	r7, sp, #0
 8018e32:	60f8      	str	r0, [r7, #12]
 8018e34:	60b9      	str	r1, [r7, #8]
 8018e36:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8018e38:	2300      	movs	r3, #0
 8018e3a:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8018e3c:	2301      	movs	r3, #1
 8018e3e:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8018e40:	68bb      	ldr	r3, [r7, #8]
 8018e42:	685b      	ldr	r3, [r3, #4]
 8018e44:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8018e46:	69fb      	ldr	r3, [r7, #28]
 8018e48:	885b      	ldrh	r3, [r3, #2]
 8018e4a:	b29b      	uxth	r3, r3
 8018e4c:	4618      	mov	r0, r3
 8018e4e:	f7f5 fdbd 	bl	800e9cc <lwip_htons>
 8018e52:	4603      	mov	r3, r0
 8018e54:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 8018e56:	69fb      	ldr	r3, [r7, #28]
 8018e58:	781b      	ldrb	r3, [r3, #0]
 8018e5a:	f003 030f 	and.w	r3, r3, #15
 8018e5e:	b2db      	uxtb	r3, r3
 8018e60:	009b      	lsls	r3, r3, #2
 8018e62:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8018e64:	7e7b      	ldrb	r3, [r7, #25]
 8018e66:	b29b      	uxth	r3, r3
 8018e68:	8b7a      	ldrh	r2, [r7, #26]
 8018e6a:	429a      	cmp	r2, r3
 8018e6c:	d202      	bcs.n	8018e74 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018e6e:	f04f 33ff 	mov.w	r3, #4294967295
 8018e72:	e135      	b.n	80190e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8018e74:	7e7b      	ldrb	r3, [r7, #25]
 8018e76:	b29b      	uxth	r3, r3
 8018e78:	8b7a      	ldrh	r2, [r7, #26]
 8018e7a:	1ad3      	subs	r3, r2, r3
 8018e7c:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8018e7e:	69fb      	ldr	r3, [r7, #28]
 8018e80:	88db      	ldrh	r3, [r3, #6]
 8018e82:	b29b      	uxth	r3, r3
 8018e84:	4618      	mov	r0, r3
 8018e86:	f7f5 fda1 	bl	800e9cc <lwip_htons>
 8018e8a:	4603      	mov	r3, r0
 8018e8c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8018e90:	b29b      	uxth	r3, r3
 8018e92:	00db      	lsls	r3, r3, #3
 8018e94:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 8018e96:	68bb      	ldr	r3, [r7, #8]
 8018e98:	685b      	ldr	r3, [r3, #4]
 8018e9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8018e9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018e9e:	2200      	movs	r2, #0
 8018ea0:	701a      	strb	r2, [r3, #0]
 8018ea2:	2200      	movs	r2, #0
 8018ea4:	705a      	strb	r2, [r3, #1]
 8018ea6:	2200      	movs	r2, #0
 8018ea8:	709a      	strb	r2, [r3, #2]
 8018eaa:	2200      	movs	r2, #0
 8018eac:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8018eae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018eb0:	8afa      	ldrh	r2, [r7, #22]
 8018eb2:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8018eb4:	8afa      	ldrh	r2, [r7, #22]
 8018eb6:	8b7b      	ldrh	r3, [r7, #26]
 8018eb8:	4413      	add	r3, r2
 8018eba:	b29a      	uxth	r2, r3
 8018ebc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018ebe:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8018ec0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018ec2:	88db      	ldrh	r3, [r3, #6]
 8018ec4:	b29b      	uxth	r3, r3
 8018ec6:	8afa      	ldrh	r2, [r7, #22]
 8018ec8:	429a      	cmp	r2, r3
 8018eca:	d902      	bls.n	8018ed2 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018ecc:	f04f 33ff 	mov.w	r3, #4294967295
 8018ed0:	e106      	b.n	80190e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8018ed2:	68fb      	ldr	r3, [r7, #12]
 8018ed4:	685b      	ldr	r3, [r3, #4]
 8018ed6:	627b      	str	r3, [r7, #36]	; 0x24
 8018ed8:	e068      	b.n	8018fac <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8018eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018edc:	685b      	ldr	r3, [r3, #4]
 8018ede:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8018ee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018ee2:	889b      	ldrh	r3, [r3, #4]
 8018ee4:	b29a      	uxth	r2, r3
 8018ee6:	693b      	ldr	r3, [r7, #16]
 8018ee8:	889b      	ldrh	r3, [r3, #4]
 8018eea:	b29b      	uxth	r3, r3
 8018eec:	429a      	cmp	r2, r3
 8018eee:	d235      	bcs.n	8018f5c <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8018ef0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018ef2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018ef4:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8018ef6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018ef8:	2b00      	cmp	r3, #0
 8018efa:	d020      	beq.n	8018f3e <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8018efc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018efe:	889b      	ldrh	r3, [r3, #4]
 8018f00:	b29a      	uxth	r2, r3
 8018f02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018f04:	88db      	ldrh	r3, [r3, #6]
 8018f06:	b29b      	uxth	r3, r3
 8018f08:	429a      	cmp	r2, r3
 8018f0a:	d307      	bcc.n	8018f1c <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8018f0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f0e:	88db      	ldrh	r3, [r3, #6]
 8018f10:	b29a      	uxth	r2, r3
 8018f12:	693b      	ldr	r3, [r7, #16]
 8018f14:	889b      	ldrh	r3, [r3, #4]
 8018f16:	b29b      	uxth	r3, r3
 8018f18:	429a      	cmp	r2, r3
 8018f1a:	d902      	bls.n	8018f22 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018f1c:	f04f 33ff 	mov.w	r3, #4294967295
 8018f20:	e0de      	b.n	80190e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8018f22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018f24:	68ba      	ldr	r2, [r7, #8]
 8018f26:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8018f28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018f2a:	88db      	ldrh	r3, [r3, #6]
 8018f2c:	b29a      	uxth	r2, r3
 8018f2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f30:	889b      	ldrh	r3, [r3, #4]
 8018f32:	b29b      	uxth	r3, r3
 8018f34:	429a      	cmp	r2, r3
 8018f36:	d03d      	beq.n	8018fb4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8018f38:	2300      	movs	r3, #0
 8018f3a:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8018f3c:	e03a      	b.n	8018fb4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 8018f3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f40:	88db      	ldrh	r3, [r3, #6]
 8018f42:	b29a      	uxth	r2, r3
 8018f44:	693b      	ldr	r3, [r7, #16]
 8018f46:	889b      	ldrh	r3, [r3, #4]
 8018f48:	b29b      	uxth	r3, r3
 8018f4a:	429a      	cmp	r2, r3
 8018f4c:	d902      	bls.n	8018f54 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018f4e:	f04f 33ff 	mov.w	r3, #4294967295
 8018f52:	e0c5      	b.n	80190e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8018f54:	68fb      	ldr	r3, [r7, #12]
 8018f56:	68ba      	ldr	r2, [r7, #8]
 8018f58:	605a      	str	r2, [r3, #4]
      break;
 8018f5a:	e02b      	b.n	8018fb4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8018f5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f5e:	889b      	ldrh	r3, [r3, #4]
 8018f60:	b29a      	uxth	r2, r3
 8018f62:	693b      	ldr	r3, [r7, #16]
 8018f64:	889b      	ldrh	r3, [r3, #4]
 8018f66:	b29b      	uxth	r3, r3
 8018f68:	429a      	cmp	r2, r3
 8018f6a:	d102      	bne.n	8018f72 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018f6c:	f04f 33ff 	mov.w	r3, #4294967295
 8018f70:	e0b6      	b.n	80190e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8018f72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f74:	889b      	ldrh	r3, [r3, #4]
 8018f76:	b29a      	uxth	r2, r3
 8018f78:	693b      	ldr	r3, [r7, #16]
 8018f7a:	88db      	ldrh	r3, [r3, #6]
 8018f7c:	b29b      	uxth	r3, r3
 8018f7e:	429a      	cmp	r2, r3
 8018f80:	d202      	bcs.n	8018f88 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018f82:	f04f 33ff 	mov.w	r3, #4294967295
 8018f86:	e0ab      	b.n	80190e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8018f88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018f8a:	2b00      	cmp	r3, #0
 8018f8c:	d009      	beq.n	8018fa2 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 8018f8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018f90:	88db      	ldrh	r3, [r3, #6]
 8018f92:	b29a      	uxth	r2, r3
 8018f94:	693b      	ldr	r3, [r7, #16]
 8018f96:	889b      	ldrh	r3, [r3, #4]
 8018f98:	b29b      	uxth	r3, r3
 8018f9a:	429a      	cmp	r2, r3
 8018f9c:	d001      	beq.n	8018fa2 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8018f9e:	2300      	movs	r3, #0
 8018fa0:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8018fa2:	693b      	ldr	r3, [r7, #16]
 8018fa4:	681b      	ldr	r3, [r3, #0]
 8018fa6:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8018fa8:	693b      	ldr	r3, [r7, #16]
 8018faa:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8018fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018fae:	2b00      	cmp	r3, #0
 8018fb0:	d193      	bne.n	8018eda <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 8018fb2:	e000      	b.n	8018fb6 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8018fb4:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8018fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018fb8:	2b00      	cmp	r3, #0
 8018fba:	d12d      	bne.n	8019018 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8018fbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018fbe:	2b00      	cmp	r3, #0
 8018fc0:	d01c      	beq.n	8018ffc <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8018fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018fc4:	88db      	ldrh	r3, [r3, #6]
 8018fc6:	b29a      	uxth	r2, r3
 8018fc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018fca:	889b      	ldrh	r3, [r3, #4]
 8018fcc:	b29b      	uxth	r3, r3
 8018fce:	429a      	cmp	r2, r3
 8018fd0:	d906      	bls.n	8018fe0 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 8018fd2:	4b45      	ldr	r3, [pc, #276]	; (80190e8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8018fd4:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 8018fd8:	4944      	ldr	r1, [pc, #272]	; (80190ec <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8018fda:	4845      	ldr	r0, [pc, #276]	; (80190f0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8018fdc:	f001 fe84 	bl	801ace8 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8018fe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018fe2:	68ba      	ldr	r2, [r7, #8]
 8018fe4:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8018fe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018fe8:	88db      	ldrh	r3, [r3, #6]
 8018fea:	b29a      	uxth	r2, r3
 8018fec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018fee:	889b      	ldrh	r3, [r3, #4]
 8018ff0:	b29b      	uxth	r3, r3
 8018ff2:	429a      	cmp	r2, r3
 8018ff4:	d010      	beq.n	8019018 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8018ff6:	2300      	movs	r3, #0
 8018ff8:	623b      	str	r3, [r7, #32]
 8018ffa:	e00d      	b.n	8019018 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8018ffc:	68fb      	ldr	r3, [r7, #12]
 8018ffe:	685b      	ldr	r3, [r3, #4]
 8019000:	2b00      	cmp	r3, #0
 8019002:	d006      	beq.n	8019012 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8019004:	4b38      	ldr	r3, [pc, #224]	; (80190e8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8019006:	f240 12bf 	movw	r2, #447	; 0x1bf
 801900a:	493a      	ldr	r1, [pc, #232]	; (80190f4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801900c:	4838      	ldr	r0, [pc, #224]	; (80190f0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801900e:	f001 fe6b 	bl	801ace8 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8019012:	68fb      	ldr	r3, [r7, #12]
 8019014:	68ba      	ldr	r2, [r7, #8]
 8019016:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8019018:	687b      	ldr	r3, [r7, #4]
 801901a:	2b00      	cmp	r3, #0
 801901c:	d105      	bne.n	801902a <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801901e:	68fb      	ldr	r3, [r7, #12]
 8019020:	7f9b      	ldrb	r3, [r3, #30]
 8019022:	f003 0301 	and.w	r3, r3, #1
 8019026:	2b00      	cmp	r3, #0
 8019028:	d059      	beq.n	80190de <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801902a:	6a3b      	ldr	r3, [r7, #32]
 801902c:	2b00      	cmp	r3, #0
 801902e:	d04f      	beq.n	80190d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8019030:	68fb      	ldr	r3, [r7, #12]
 8019032:	685b      	ldr	r3, [r3, #4]
 8019034:	2b00      	cmp	r3, #0
 8019036:	d006      	beq.n	8019046 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8019038:	68fb      	ldr	r3, [r7, #12]
 801903a:	685b      	ldr	r3, [r3, #4]
 801903c:	685b      	ldr	r3, [r3, #4]
 801903e:	889b      	ldrh	r3, [r3, #4]
 8019040:	b29b      	uxth	r3, r3
 8019042:	2b00      	cmp	r3, #0
 8019044:	d002      	beq.n	801904c <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 8019046:	2300      	movs	r3, #0
 8019048:	623b      	str	r3, [r7, #32]
 801904a:	e041      	b.n	80190d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801904c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801904e:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8019050:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019052:	681b      	ldr	r3, [r3, #0]
 8019054:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8019056:	e012      	b.n	801907e <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8019058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801905a:	685b      	ldr	r3, [r3, #4]
 801905c:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 801905e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019060:	88db      	ldrh	r3, [r3, #6]
 8019062:	b29a      	uxth	r2, r3
 8019064:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019066:	889b      	ldrh	r3, [r3, #4]
 8019068:	b29b      	uxth	r3, r3
 801906a:	429a      	cmp	r2, r3
 801906c:	d002      	beq.n	8019074 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801906e:	2300      	movs	r3, #0
 8019070:	623b      	str	r3, [r7, #32]
            break;
 8019072:	e007      	b.n	8019084 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8019074:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019076:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8019078:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801907a:	681b      	ldr	r3, [r3, #0]
 801907c:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801907e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019080:	2b00      	cmp	r3, #0
 8019082:	d1e9      	bne.n	8019058 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8019084:	6a3b      	ldr	r3, [r7, #32]
 8019086:	2b00      	cmp	r3, #0
 8019088:	d022      	beq.n	80190d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801908a:	68fb      	ldr	r3, [r7, #12]
 801908c:	685b      	ldr	r3, [r3, #4]
 801908e:	2b00      	cmp	r3, #0
 8019090:	d106      	bne.n	80190a0 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 8019092:	4b15      	ldr	r3, [pc, #84]	; (80190e8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8019094:	f240 12df 	movw	r2, #479	; 0x1df
 8019098:	4917      	ldr	r1, [pc, #92]	; (80190f8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801909a:	4815      	ldr	r0, [pc, #84]	; (80190f0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801909c:	f001 fe24 	bl	801ace8 <iprintf>
          LWIP_ASSERT("sanity check",
 80190a0:	68fb      	ldr	r3, [r7, #12]
 80190a2:	685b      	ldr	r3, [r3, #4]
 80190a4:	685b      	ldr	r3, [r3, #4]
 80190a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80190a8:	429a      	cmp	r2, r3
 80190aa:	d106      	bne.n	80190ba <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 80190ac:	4b0e      	ldr	r3, [pc, #56]	; (80190e8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80190ae:	f240 12e1 	movw	r2, #481	; 0x1e1
 80190b2:	4911      	ldr	r1, [pc, #68]	; (80190f8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 80190b4:	480e      	ldr	r0, [pc, #56]	; (80190f0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80190b6:	f001 fe17 	bl	801ace8 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 80190ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80190bc:	681b      	ldr	r3, [r3, #0]
 80190be:	2b00      	cmp	r3, #0
 80190c0:	d006      	beq.n	80190d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 80190c2:	4b09      	ldr	r3, [pc, #36]	; (80190e8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80190c4:	f240 12e3 	movw	r2, #483	; 0x1e3
 80190c8:	490c      	ldr	r1, [pc, #48]	; (80190fc <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 80190ca:	4809      	ldr	r0, [pc, #36]	; (80190f0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80190cc:	f001 fe0c 	bl	801ace8 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 80190d0:	6a3b      	ldr	r3, [r7, #32]
 80190d2:	2b00      	cmp	r3, #0
 80190d4:	bf14      	ite	ne
 80190d6:	2301      	movne	r3, #1
 80190d8:	2300      	moveq	r3, #0
 80190da:	b2db      	uxtb	r3, r3
 80190dc:	e000      	b.n	80190e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 80190de:	2300      	movs	r3, #0
}
 80190e0:	4618      	mov	r0, r3
 80190e2:	3730      	adds	r7, #48	; 0x30
 80190e4:	46bd      	mov	sp, r7
 80190e6:	bd80      	pop	{r7, pc}
 80190e8:	080228f4 	.word	0x080228f4
 80190ec:	080229d8 	.word	0x080229d8
 80190f0:	0802293c 	.word	0x0802293c
 80190f4:	080229f8 	.word	0x080229f8
 80190f8:	08022a30 	.word	0x08022a30
 80190fc:	08022a40 	.word	0x08022a40

08019100 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8019100:	b580      	push	{r7, lr}
 8019102:	b08e      	sub	sp, #56	; 0x38
 8019104:	af00      	add	r7, sp, #0
 8019106:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 8019108:	687b      	ldr	r3, [r7, #4]
 801910a:	685b      	ldr	r3, [r3, #4]
 801910c:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801910e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019110:	781b      	ldrb	r3, [r3, #0]
 8019112:	f003 030f 	and.w	r3, r3, #15
 8019116:	b2db      	uxtb	r3, r3
 8019118:	009b      	lsls	r3, r3, #2
 801911a:	b2db      	uxtb	r3, r3
 801911c:	2b14      	cmp	r3, #20
 801911e:	f040 8167 	bne.w	80193f0 <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 8019122:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019124:	88db      	ldrh	r3, [r3, #6]
 8019126:	b29b      	uxth	r3, r3
 8019128:	4618      	mov	r0, r3
 801912a:	f7f5 fc4f 	bl	800e9cc <lwip_htons>
 801912e:	4603      	mov	r3, r0
 8019130:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8019134:	b29b      	uxth	r3, r3
 8019136:	00db      	lsls	r3, r3, #3
 8019138:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801913a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801913c:	885b      	ldrh	r3, [r3, #2]
 801913e:	b29b      	uxth	r3, r3
 8019140:	4618      	mov	r0, r3
 8019142:	f7f5 fc43 	bl	800e9cc <lwip_htons>
 8019146:	4603      	mov	r3, r0
 8019148:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801914a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801914c:	781b      	ldrb	r3, [r3, #0]
 801914e:	f003 030f 	and.w	r3, r3, #15
 8019152:	b2db      	uxtb	r3, r3
 8019154:	009b      	lsls	r3, r3, #2
 8019156:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 801915a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801915e:	b29b      	uxth	r3, r3
 8019160:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8019162:	429a      	cmp	r2, r3
 8019164:	f0c0 8146 	bcc.w	80193f4 <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8019168:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801916c:	b29b      	uxth	r3, r3
 801916e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8019170:	1ad3      	subs	r3, r2, r3
 8019172:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8019174:	6878      	ldr	r0, [r7, #4]
 8019176:	f7f6 ffe7 	bl	8010148 <pbuf_clen>
 801917a:	4603      	mov	r3, r0
 801917c:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801917e:	4ba3      	ldr	r3, [pc, #652]	; (801940c <ip4_reass+0x30c>)
 8019180:	881b      	ldrh	r3, [r3, #0]
 8019182:	461a      	mov	r2, r3
 8019184:	8c3b      	ldrh	r3, [r7, #32]
 8019186:	4413      	add	r3, r2
 8019188:	2b0a      	cmp	r3, #10
 801918a:	dd10      	ble.n	80191ae <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801918c:	8c3b      	ldrh	r3, [r7, #32]
 801918e:	4619      	mov	r1, r3
 8019190:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8019192:	f7ff fd81 	bl	8018c98 <ip_reass_remove_oldest_datagram>
 8019196:	4603      	mov	r3, r0
 8019198:	2b00      	cmp	r3, #0
 801919a:	f000 812d 	beq.w	80193f8 <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801919e:	4b9b      	ldr	r3, [pc, #620]	; (801940c <ip4_reass+0x30c>)
 80191a0:	881b      	ldrh	r3, [r3, #0]
 80191a2:	461a      	mov	r2, r3
 80191a4:	8c3b      	ldrh	r3, [r7, #32]
 80191a6:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80191a8:	2b0a      	cmp	r3, #10
 80191aa:	f300 8125 	bgt.w	80193f8 <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80191ae:	4b98      	ldr	r3, [pc, #608]	; (8019410 <ip4_reass+0x310>)
 80191b0:	681b      	ldr	r3, [r3, #0]
 80191b2:	633b      	str	r3, [r7, #48]	; 0x30
 80191b4:	e015      	b.n	80191e2 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 80191b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80191b8:	695a      	ldr	r2, [r3, #20]
 80191ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80191bc:	68db      	ldr	r3, [r3, #12]
 80191be:	429a      	cmp	r2, r3
 80191c0:	d10c      	bne.n	80191dc <ip4_reass+0xdc>
 80191c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80191c4:	699a      	ldr	r2, [r3, #24]
 80191c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80191c8:	691b      	ldr	r3, [r3, #16]
 80191ca:	429a      	cmp	r2, r3
 80191cc:	d106      	bne.n	80191dc <ip4_reass+0xdc>
 80191ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80191d0:	899a      	ldrh	r2, [r3, #12]
 80191d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80191d4:	889b      	ldrh	r3, [r3, #4]
 80191d6:	b29b      	uxth	r3, r3
 80191d8:	429a      	cmp	r2, r3
 80191da:	d006      	beq.n	80191ea <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80191dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80191de:	681b      	ldr	r3, [r3, #0]
 80191e0:	633b      	str	r3, [r7, #48]	; 0x30
 80191e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80191e4:	2b00      	cmp	r3, #0
 80191e6:	d1e6      	bne.n	80191b6 <ip4_reass+0xb6>
 80191e8:	e000      	b.n	80191ec <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 80191ea:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 80191ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80191ee:	2b00      	cmp	r3, #0
 80191f0:	d109      	bne.n	8019206 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 80191f2:	8c3b      	ldrh	r3, [r7, #32]
 80191f4:	4619      	mov	r1, r3
 80191f6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80191f8:	f7ff fdb0 	bl	8018d5c <ip_reass_enqueue_new_datagram>
 80191fc:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 80191fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019200:	2b00      	cmp	r3, #0
 8019202:	d11c      	bne.n	801923e <ip4_reass+0x13e>
      goto nullreturn;
 8019204:	e0f9      	b.n	80193fa <ip4_reass+0x2fa>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8019206:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019208:	88db      	ldrh	r3, [r3, #6]
 801920a:	b29b      	uxth	r3, r3
 801920c:	4618      	mov	r0, r3
 801920e:	f7f5 fbdd 	bl	800e9cc <lwip_htons>
 8019212:	4603      	mov	r3, r0
 8019214:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8019218:	2b00      	cmp	r3, #0
 801921a:	d110      	bne.n	801923e <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801921c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801921e:	89db      	ldrh	r3, [r3, #14]
 8019220:	4618      	mov	r0, r3
 8019222:	f7f5 fbd3 	bl	800e9cc <lwip_htons>
 8019226:	4603      	mov	r3, r0
 8019228:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801922c:	2b00      	cmp	r3, #0
 801922e:	d006      	beq.n	801923e <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8019230:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019232:	3308      	adds	r3, #8
 8019234:	2214      	movs	r2, #20
 8019236:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8019238:	4618      	mov	r0, r3
 801923a:	f000 fe6c 	bl	8019f16 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801923e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019240:	88db      	ldrh	r3, [r3, #6]
 8019242:	b29b      	uxth	r3, r3
 8019244:	f003 0320 	and.w	r3, r3, #32
 8019248:	2b00      	cmp	r3, #0
 801924a:	bf0c      	ite	eq
 801924c:	2301      	moveq	r3, #1
 801924e:	2300      	movne	r3, #0
 8019250:	b2db      	uxtb	r3, r3
 8019252:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8019254:	69fb      	ldr	r3, [r7, #28]
 8019256:	2b00      	cmp	r3, #0
 8019258:	d00e      	beq.n	8019278 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801925a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801925c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801925e:	4413      	add	r3, r2
 8019260:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8019262:	8b7a      	ldrh	r2, [r7, #26]
 8019264:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8019266:	429a      	cmp	r2, r3
 8019268:	f0c0 80a0 	bcc.w	80193ac <ip4_reass+0x2ac>
 801926c:	8b7b      	ldrh	r3, [r7, #26]
 801926e:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 8019272:	4293      	cmp	r3, r2
 8019274:	f200 809a 	bhi.w	80193ac <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8019278:	69fa      	ldr	r2, [r7, #28]
 801927a:	6879      	ldr	r1, [r7, #4]
 801927c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801927e:	f7ff fdd5 	bl	8018e2c <ip_reass_chain_frag_into_datagram_and_validate>
 8019282:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8019284:	697b      	ldr	r3, [r7, #20]
 8019286:	f1b3 3fff 	cmp.w	r3, #4294967295
 801928a:	f000 8091 	beq.w	80193b0 <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801928e:	4b5f      	ldr	r3, [pc, #380]	; (801940c <ip4_reass+0x30c>)
 8019290:	881a      	ldrh	r2, [r3, #0]
 8019292:	8c3b      	ldrh	r3, [r7, #32]
 8019294:	4413      	add	r3, r2
 8019296:	b29a      	uxth	r2, r3
 8019298:	4b5c      	ldr	r3, [pc, #368]	; (801940c <ip4_reass+0x30c>)
 801929a:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801929c:	69fb      	ldr	r3, [r7, #28]
 801929e:	2b00      	cmp	r3, #0
 80192a0:	d00d      	beq.n	80192be <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 80192a2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80192a4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80192a6:	4413      	add	r3, r2
 80192a8:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 80192aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80192ac:	8a7a      	ldrh	r2, [r7, #18]
 80192ae:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80192b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80192b2:	7f9b      	ldrb	r3, [r3, #30]
 80192b4:	f043 0301 	orr.w	r3, r3, #1
 80192b8:	b2da      	uxtb	r2, r3
 80192ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80192bc:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 80192be:	697b      	ldr	r3, [r7, #20]
 80192c0:	2b01      	cmp	r3, #1
 80192c2:	d171      	bne.n	80193a8 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 80192c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80192c6:	8b9b      	ldrh	r3, [r3, #28]
 80192c8:	3314      	adds	r3, #20
 80192ca:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 80192cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80192ce:	685b      	ldr	r3, [r3, #4]
 80192d0:	685b      	ldr	r3, [r3, #4]
 80192d2:	681b      	ldr	r3, [r3, #0]
 80192d4:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 80192d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80192d8:	685b      	ldr	r3, [r3, #4]
 80192da:	685b      	ldr	r3, [r3, #4]
 80192dc:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 80192de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80192e0:	3308      	adds	r3, #8
 80192e2:	2214      	movs	r2, #20
 80192e4:	4619      	mov	r1, r3
 80192e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80192e8:	f000 fe15 	bl	8019f16 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 80192ec:	8a3b      	ldrh	r3, [r7, #16]
 80192ee:	4618      	mov	r0, r3
 80192f0:	f7f5 fb6c 	bl	800e9cc <lwip_htons>
 80192f4:	4603      	mov	r3, r0
 80192f6:	461a      	mov	r2, r3
 80192f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80192fa:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 80192fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80192fe:	2200      	movs	r2, #0
 8019300:	719a      	strb	r2, [r3, #6]
 8019302:	2200      	movs	r2, #0
 8019304:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8019306:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019308:	2200      	movs	r2, #0
 801930a:	729a      	strb	r2, [r3, #10]
 801930c:	2200      	movs	r2, #0
 801930e:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8019310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019312:	685b      	ldr	r3, [r3, #4]
 8019314:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8019316:	e00d      	b.n	8019334 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 8019318:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801931a:	685b      	ldr	r3, [r3, #4]
 801931c:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801931e:	2114      	movs	r1, #20
 8019320:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8019322:	f7f6 fdfd 	bl	800ff20 <pbuf_remove_header>
      pbuf_cat(p, r);
 8019326:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8019328:	6878      	ldr	r0, [r7, #4]
 801932a:	f7f6 ff4d 	bl	80101c8 <pbuf_cat>
      r = iprh->next_pbuf;
 801932e:	68fb      	ldr	r3, [r7, #12]
 8019330:	681b      	ldr	r3, [r3, #0]
 8019332:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 8019334:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019336:	2b00      	cmp	r3, #0
 8019338:	d1ee      	bne.n	8019318 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801933a:	4b35      	ldr	r3, [pc, #212]	; (8019410 <ip4_reass+0x310>)
 801933c:	681b      	ldr	r3, [r3, #0]
 801933e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8019340:	429a      	cmp	r2, r3
 8019342:	d102      	bne.n	801934a <ip4_reass+0x24a>
      ipr_prev = NULL;
 8019344:	2300      	movs	r3, #0
 8019346:	62fb      	str	r3, [r7, #44]	; 0x2c
 8019348:	e010      	b.n	801936c <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801934a:	4b31      	ldr	r3, [pc, #196]	; (8019410 <ip4_reass+0x310>)
 801934c:	681b      	ldr	r3, [r3, #0]
 801934e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8019350:	e007      	b.n	8019362 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 8019352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019354:	681b      	ldr	r3, [r3, #0]
 8019356:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8019358:	429a      	cmp	r2, r3
 801935a:	d006      	beq.n	801936a <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801935c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801935e:	681b      	ldr	r3, [r3, #0]
 8019360:	62fb      	str	r3, [r7, #44]	; 0x2c
 8019362:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019364:	2b00      	cmp	r3, #0
 8019366:	d1f4      	bne.n	8019352 <ip4_reass+0x252>
 8019368:	e000      	b.n	801936c <ip4_reass+0x26c>
          break;
 801936a:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801936c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801936e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8019370:	f7ff fd2e 	bl	8018dd0 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 8019374:	6878      	ldr	r0, [r7, #4]
 8019376:	f7f6 fee7 	bl	8010148 <pbuf_clen>
 801937a:	4603      	mov	r3, r0
 801937c:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801937e:	4b23      	ldr	r3, [pc, #140]	; (801940c <ip4_reass+0x30c>)
 8019380:	881b      	ldrh	r3, [r3, #0]
 8019382:	8c3a      	ldrh	r2, [r7, #32]
 8019384:	429a      	cmp	r2, r3
 8019386:	d906      	bls.n	8019396 <ip4_reass+0x296>
 8019388:	4b22      	ldr	r3, [pc, #136]	; (8019414 <ip4_reass+0x314>)
 801938a:	f240 229b 	movw	r2, #667	; 0x29b
 801938e:	4922      	ldr	r1, [pc, #136]	; (8019418 <ip4_reass+0x318>)
 8019390:	4822      	ldr	r0, [pc, #136]	; (801941c <ip4_reass+0x31c>)
 8019392:	f001 fca9 	bl	801ace8 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8019396:	4b1d      	ldr	r3, [pc, #116]	; (801940c <ip4_reass+0x30c>)
 8019398:	881a      	ldrh	r2, [r3, #0]
 801939a:	8c3b      	ldrh	r3, [r7, #32]
 801939c:	1ad3      	subs	r3, r2, r3
 801939e:	b29a      	uxth	r2, r3
 80193a0:	4b1a      	ldr	r3, [pc, #104]	; (801940c <ip4_reass+0x30c>)
 80193a2:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 80193a4:	687b      	ldr	r3, [r7, #4]
 80193a6:	e02c      	b.n	8019402 <ip4_reass+0x302>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 80193a8:	2300      	movs	r3, #0
 80193aa:	e02a      	b.n	8019402 <ip4_reass+0x302>

nullreturn_ipr:
 80193ac:	bf00      	nop
 80193ae:	e000      	b.n	80193b2 <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 80193b0:	bf00      	nop
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 80193b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80193b4:	2b00      	cmp	r3, #0
 80193b6:	d106      	bne.n	80193c6 <ip4_reass+0x2c6>
 80193b8:	4b16      	ldr	r3, [pc, #88]	; (8019414 <ip4_reass+0x314>)
 80193ba:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 80193be:	4918      	ldr	r1, [pc, #96]	; (8019420 <ip4_reass+0x320>)
 80193c0:	4816      	ldr	r0, [pc, #88]	; (801941c <ip4_reass+0x31c>)
 80193c2:	f001 fc91 	bl	801ace8 <iprintf>
  if (ipr->p == NULL) {
 80193c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80193c8:	685b      	ldr	r3, [r3, #4]
 80193ca:	2b00      	cmp	r3, #0
 80193cc:	d114      	bne.n	80193f8 <ip4_reass+0x2f8>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 80193ce:	4b10      	ldr	r3, [pc, #64]	; (8019410 <ip4_reass+0x310>)
 80193d0:	681b      	ldr	r3, [r3, #0]
 80193d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80193d4:	429a      	cmp	r2, r3
 80193d6:	d006      	beq.n	80193e6 <ip4_reass+0x2e6>
 80193d8:	4b0e      	ldr	r3, [pc, #56]	; (8019414 <ip4_reass+0x314>)
 80193da:	f240 22ab 	movw	r2, #683	; 0x2ab
 80193de:	4911      	ldr	r1, [pc, #68]	; (8019424 <ip4_reass+0x324>)
 80193e0:	480e      	ldr	r0, [pc, #56]	; (801941c <ip4_reass+0x31c>)
 80193e2:	f001 fc81 	bl	801ace8 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 80193e6:	2100      	movs	r1, #0
 80193e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80193ea:	f7ff fcf1 	bl	8018dd0 <ip_reass_dequeue_datagram>
 80193ee:	e004      	b.n	80193fa <ip4_reass+0x2fa>
    goto nullreturn;
 80193f0:	bf00      	nop
 80193f2:	e002      	b.n	80193fa <ip4_reass+0x2fa>
    goto nullreturn;
 80193f4:	bf00      	nop
 80193f6:	e000      	b.n	80193fa <ip4_reass+0x2fa>
  }

nullreturn:
 80193f8:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 80193fa:	6878      	ldr	r0, [r7, #4]
 80193fc:	f7f6 fe16 	bl	801002c <pbuf_free>
  return NULL;
 8019400:	2300      	movs	r3, #0
}
 8019402:	4618      	mov	r0, r3
 8019404:	3738      	adds	r7, #56	; 0x38
 8019406:	46bd      	mov	sp, r7
 8019408:	bd80      	pop	{r7, pc}
 801940a:	bf00      	nop
 801940c:	200009cc 	.word	0x200009cc
 8019410:	200009c8 	.word	0x200009c8
 8019414:	080228f4 	.word	0x080228f4
 8019418:	08022a64 	.word	0x08022a64
 801941c:	0802293c 	.word	0x0802293c
 8019420:	08022a80 	.word	0x08022a80
 8019424:	08022a8c 	.word	0x08022a8c

08019428 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8019428:	b580      	push	{r7, lr}
 801942a:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801942c:	2005      	movs	r0, #5
 801942e:	f7f5 ff83 	bl	800f338 <memp_malloc>
 8019432:	4603      	mov	r3, r0
}
 8019434:	4618      	mov	r0, r3
 8019436:	bd80      	pop	{r7, pc}

08019438 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8019438:	b580      	push	{r7, lr}
 801943a:	b082      	sub	sp, #8
 801943c:	af00      	add	r7, sp, #0
 801943e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8019440:	687b      	ldr	r3, [r7, #4]
 8019442:	2b00      	cmp	r3, #0
 8019444:	d106      	bne.n	8019454 <ip_frag_free_pbuf_custom_ref+0x1c>
 8019446:	4b07      	ldr	r3, [pc, #28]	; (8019464 <ip_frag_free_pbuf_custom_ref+0x2c>)
 8019448:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 801944c:	4906      	ldr	r1, [pc, #24]	; (8019468 <ip_frag_free_pbuf_custom_ref+0x30>)
 801944e:	4807      	ldr	r0, [pc, #28]	; (801946c <ip_frag_free_pbuf_custom_ref+0x34>)
 8019450:	f001 fc4a 	bl	801ace8 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8019454:	6879      	ldr	r1, [r7, #4]
 8019456:	2005      	movs	r0, #5
 8019458:	f7f5 ffc0 	bl	800f3dc <memp_free>
}
 801945c:	bf00      	nop
 801945e:	3708      	adds	r7, #8
 8019460:	46bd      	mov	sp, r7
 8019462:	bd80      	pop	{r7, pc}
 8019464:	080228f4 	.word	0x080228f4
 8019468:	08022aac 	.word	0x08022aac
 801946c:	0802293c 	.word	0x0802293c

08019470 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8019470:	b580      	push	{r7, lr}
 8019472:	b084      	sub	sp, #16
 8019474:	af00      	add	r7, sp, #0
 8019476:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8019478:	687b      	ldr	r3, [r7, #4]
 801947a:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801947c:	68fb      	ldr	r3, [r7, #12]
 801947e:	2b00      	cmp	r3, #0
 8019480:	d106      	bne.n	8019490 <ipfrag_free_pbuf_custom+0x20>
 8019482:	4b11      	ldr	r3, [pc, #68]	; (80194c8 <ipfrag_free_pbuf_custom+0x58>)
 8019484:	f240 22ce 	movw	r2, #718	; 0x2ce
 8019488:	4910      	ldr	r1, [pc, #64]	; (80194cc <ipfrag_free_pbuf_custom+0x5c>)
 801948a:	4811      	ldr	r0, [pc, #68]	; (80194d0 <ipfrag_free_pbuf_custom+0x60>)
 801948c:	f001 fc2c 	bl	801ace8 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8019490:	68fa      	ldr	r2, [r7, #12]
 8019492:	687b      	ldr	r3, [r7, #4]
 8019494:	429a      	cmp	r2, r3
 8019496:	d006      	beq.n	80194a6 <ipfrag_free_pbuf_custom+0x36>
 8019498:	4b0b      	ldr	r3, [pc, #44]	; (80194c8 <ipfrag_free_pbuf_custom+0x58>)
 801949a:	f240 22cf 	movw	r2, #719	; 0x2cf
 801949e:	490d      	ldr	r1, [pc, #52]	; (80194d4 <ipfrag_free_pbuf_custom+0x64>)
 80194a0:	480b      	ldr	r0, [pc, #44]	; (80194d0 <ipfrag_free_pbuf_custom+0x60>)
 80194a2:	f001 fc21 	bl	801ace8 <iprintf>
  if (pcr->original != NULL) {
 80194a6:	68fb      	ldr	r3, [r7, #12]
 80194a8:	695b      	ldr	r3, [r3, #20]
 80194aa:	2b00      	cmp	r3, #0
 80194ac:	d004      	beq.n	80194b8 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 80194ae:	68fb      	ldr	r3, [r7, #12]
 80194b0:	695b      	ldr	r3, [r3, #20]
 80194b2:	4618      	mov	r0, r3
 80194b4:	f7f6 fdba 	bl	801002c <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 80194b8:	68f8      	ldr	r0, [r7, #12]
 80194ba:	f7ff ffbd 	bl	8019438 <ip_frag_free_pbuf_custom_ref>
}
 80194be:	bf00      	nop
 80194c0:	3710      	adds	r7, #16
 80194c2:	46bd      	mov	sp, r7
 80194c4:	bd80      	pop	{r7, pc}
 80194c6:	bf00      	nop
 80194c8:	080228f4 	.word	0x080228f4
 80194cc:	08022ab8 	.word	0x08022ab8
 80194d0:	0802293c 	.word	0x0802293c
 80194d4:	08022ac4 	.word	0x08022ac4

080194d8 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 80194d8:	b580      	push	{r7, lr}
 80194da:	b094      	sub	sp, #80	; 0x50
 80194dc:	af02      	add	r7, sp, #8
 80194de:	60f8      	str	r0, [r7, #12]
 80194e0:	60b9      	str	r1, [r7, #8]
 80194e2:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 80194e4:	2300      	movs	r3, #0
 80194e6:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 80194ea:	68bb      	ldr	r3, [r7, #8]
 80194ec:	8c1b      	ldrh	r3, [r3, #32]
 80194ee:	3b14      	subs	r3, #20
 80194f0:	2b00      	cmp	r3, #0
 80194f2:	da00      	bge.n	80194f6 <ip4_frag+0x1e>
 80194f4:	3307      	adds	r3, #7
 80194f6:	10db      	asrs	r3, r3, #3
 80194f8:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 80194fa:	2314      	movs	r3, #20
 80194fc:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 80194fe:	68fb      	ldr	r3, [r7, #12]
 8019500:	685b      	ldr	r3, [r3, #4]
 8019502:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 8019504:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019506:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8019508:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801950a:	781b      	ldrb	r3, [r3, #0]
 801950c:	f003 030f 	and.w	r3, r3, #15
 8019510:	b2db      	uxtb	r3, r3
 8019512:	009b      	lsls	r3, r3, #2
 8019514:	b2db      	uxtb	r3, r3
 8019516:	2b14      	cmp	r3, #20
 8019518:	d002      	beq.n	8019520 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801951a:	f06f 0305 	mvn.w	r3, #5
 801951e:	e10f      	b.n	8019740 <ip4_frag+0x268>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8019520:	68fb      	ldr	r3, [r7, #12]
 8019522:	895b      	ldrh	r3, [r3, #10]
 8019524:	2b13      	cmp	r3, #19
 8019526:	d809      	bhi.n	801953c <ip4_frag+0x64>
 8019528:	4b87      	ldr	r3, [pc, #540]	; (8019748 <ip4_frag+0x270>)
 801952a:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 801952e:	4987      	ldr	r1, [pc, #540]	; (801974c <ip4_frag+0x274>)
 8019530:	4887      	ldr	r0, [pc, #540]	; (8019750 <ip4_frag+0x278>)
 8019532:	f001 fbd9 	bl	801ace8 <iprintf>
 8019536:	f06f 0305 	mvn.w	r3, #5
 801953a:	e101      	b.n	8019740 <ip4_frag+0x268>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801953c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801953e:	88db      	ldrh	r3, [r3, #6]
 8019540:	b29b      	uxth	r3, r3
 8019542:	4618      	mov	r0, r3
 8019544:	f7f5 fa42 	bl	800e9cc <lwip_htons>
 8019548:	4603      	mov	r3, r0
 801954a:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 801954c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801954e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8019552:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 8019556:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8019558:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801955c:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801955e:	68fb      	ldr	r3, [r7, #12]
 8019560:	891b      	ldrh	r3, [r3, #8]
 8019562:	3b14      	subs	r3, #20
 8019564:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 8019568:	e0e0      	b.n	801972c <ip4_frag+0x254>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801956a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801956c:	00db      	lsls	r3, r3, #3
 801956e:	b29b      	uxth	r3, r3
 8019570:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8019574:	4293      	cmp	r3, r2
 8019576:	bf28      	it	cs
 8019578:	4613      	movcs	r3, r2
 801957a:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801957c:	f44f 7220 	mov.w	r2, #640	; 0x280
 8019580:	2114      	movs	r1, #20
 8019582:	200e      	movs	r0, #14
 8019584:	f7f6 fa72 	bl	800fa6c <pbuf_alloc>
 8019588:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 801958a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801958c:	2b00      	cmp	r3, #0
 801958e:	f000 80d4 	beq.w	801973a <ip4_frag+0x262>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8019592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019594:	895b      	ldrh	r3, [r3, #10]
 8019596:	2b13      	cmp	r3, #19
 8019598:	d806      	bhi.n	80195a8 <ip4_frag+0xd0>
 801959a:	4b6b      	ldr	r3, [pc, #428]	; (8019748 <ip4_frag+0x270>)
 801959c:	f240 3225 	movw	r2, #805	; 0x325
 80195a0:	496c      	ldr	r1, [pc, #432]	; (8019754 <ip4_frag+0x27c>)
 80195a2:	486b      	ldr	r0, [pc, #428]	; (8019750 <ip4_frag+0x278>)
 80195a4:	f001 fba0 	bl	801ace8 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 80195a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80195aa:	685b      	ldr	r3, [r3, #4]
 80195ac:	2214      	movs	r2, #20
 80195ae:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80195b0:	4618      	mov	r0, r3
 80195b2:	f000 fcb0 	bl	8019f16 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 80195b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80195b8:	685b      	ldr	r3, [r3, #4]
 80195ba:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 80195bc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80195be:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 80195c2:	e064      	b.n	801968e <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 80195c4:	68fb      	ldr	r3, [r7, #12]
 80195c6:	895a      	ldrh	r2, [r3, #10]
 80195c8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80195ca:	1ad3      	subs	r3, r2, r3
 80195cc:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 80195ce:	68fb      	ldr	r3, [r7, #12]
 80195d0:	895b      	ldrh	r3, [r3, #10]
 80195d2:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80195d4:	429a      	cmp	r2, r3
 80195d6:	d906      	bls.n	80195e6 <ip4_frag+0x10e>
 80195d8:	4b5b      	ldr	r3, [pc, #364]	; (8019748 <ip4_frag+0x270>)
 80195da:	f240 322d 	movw	r2, #813	; 0x32d
 80195de:	495e      	ldr	r1, [pc, #376]	; (8019758 <ip4_frag+0x280>)
 80195e0:	485b      	ldr	r0, [pc, #364]	; (8019750 <ip4_frag+0x278>)
 80195e2:	f001 fb81 	bl	801ace8 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 80195e6:	8bfa      	ldrh	r2, [r7, #30]
 80195e8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80195ec:	4293      	cmp	r3, r2
 80195ee:	bf28      	it	cs
 80195f0:	4613      	movcs	r3, r2
 80195f2:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 80195f6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80195fa:	2b00      	cmp	r3, #0
 80195fc:	d105      	bne.n	801960a <ip4_frag+0x132>
        poff = 0;
 80195fe:	2300      	movs	r3, #0
 8019600:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8019602:	68fb      	ldr	r3, [r7, #12]
 8019604:	681b      	ldr	r3, [r3, #0]
 8019606:	60fb      	str	r3, [r7, #12]
        continue;
 8019608:	e041      	b.n	801968e <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801960a:	f7ff ff0d 	bl	8019428 <ip_frag_alloc_pbuf_custom_ref>
 801960e:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8019610:	69bb      	ldr	r3, [r7, #24]
 8019612:	2b00      	cmp	r3, #0
 8019614:	d103      	bne.n	801961e <ip4_frag+0x146>
        pbuf_free(rambuf);
 8019616:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8019618:	f7f6 fd08 	bl	801002c <pbuf_free>
        goto memerr;
 801961c:	e08e      	b.n	801973c <ip4_frag+0x264>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801961e:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8019620:	68fb      	ldr	r3, [r7, #12]
 8019622:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8019624:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8019626:	4413      	add	r3, r2
 8019628:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 801962c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8019630:	9201      	str	r2, [sp, #4]
 8019632:	9300      	str	r3, [sp, #0]
 8019634:	4603      	mov	r3, r0
 8019636:	2241      	movs	r2, #65	; 0x41
 8019638:	2000      	movs	r0, #0
 801963a:	f7f6 fb3d 	bl	800fcb8 <pbuf_alloced_custom>
 801963e:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8019640:	697b      	ldr	r3, [r7, #20]
 8019642:	2b00      	cmp	r3, #0
 8019644:	d106      	bne.n	8019654 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 8019646:	69b8      	ldr	r0, [r7, #24]
 8019648:	f7ff fef6 	bl	8019438 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801964c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801964e:	f7f6 fced 	bl	801002c <pbuf_free>
        goto memerr;
 8019652:	e073      	b.n	801973c <ip4_frag+0x264>
      }
      pbuf_ref(p);
 8019654:	68f8      	ldr	r0, [r7, #12]
 8019656:	f7f6 fd8f 	bl	8010178 <pbuf_ref>
      pcr->original = p;
 801965a:	69bb      	ldr	r3, [r7, #24]
 801965c:	68fa      	ldr	r2, [r7, #12]
 801965e:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8019660:	69bb      	ldr	r3, [r7, #24]
 8019662:	4a3e      	ldr	r2, [pc, #248]	; (801975c <ip4_frag+0x284>)
 8019664:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8019666:	6979      	ldr	r1, [r7, #20]
 8019668:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801966a:	f7f6 fdad 	bl	80101c8 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801966e:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 8019672:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8019676:	1ad3      	subs	r3, r2, r3
 8019678:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 801967c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8019680:	2b00      	cmp	r3, #0
 8019682:	d004      	beq.n	801968e <ip4_frag+0x1b6>
        poff = 0;
 8019684:	2300      	movs	r3, #0
 8019686:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8019688:	68fb      	ldr	r3, [r7, #12]
 801968a:	681b      	ldr	r3, [r3, #0]
 801968c:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801968e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8019692:	2b00      	cmp	r3, #0
 8019694:	d196      	bne.n	80195c4 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8019696:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8019698:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801969c:	4413      	add	r3, r2
 801969e:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 80196a0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80196a4:	68bb      	ldr	r3, [r7, #8]
 80196a6:	8c1b      	ldrh	r3, [r3, #32]
 80196a8:	3b14      	subs	r3, #20
 80196aa:	429a      	cmp	r2, r3
 80196ac:	bfd4      	ite	le
 80196ae:	2301      	movle	r3, #1
 80196b0:	2300      	movgt	r3, #0
 80196b2:	b2db      	uxtb	r3, r3
 80196b4:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 80196b6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80196ba:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80196be:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 80196c0:	6a3b      	ldr	r3, [r7, #32]
 80196c2:	2b00      	cmp	r3, #0
 80196c4:	d002      	beq.n	80196cc <ip4_frag+0x1f4>
 80196c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80196c8:	2b00      	cmp	r3, #0
 80196ca:	d003      	beq.n	80196d4 <ip4_frag+0x1fc>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 80196cc:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80196ce:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80196d2:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 80196d4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80196d6:	4618      	mov	r0, r3
 80196d8:	f7f5 f978 	bl	800e9cc <lwip_htons>
 80196dc:	4603      	mov	r3, r0
 80196de:	461a      	mov	r2, r3
 80196e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80196e2:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 80196e4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80196e6:	3314      	adds	r3, #20
 80196e8:	b29b      	uxth	r3, r3
 80196ea:	4618      	mov	r0, r3
 80196ec:	f7f5 f96e 	bl	800e9cc <lwip_htons>
 80196f0:	4603      	mov	r3, r0
 80196f2:	461a      	mov	r2, r3
 80196f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80196f6:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 80196f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80196fa:	2200      	movs	r2, #0
 80196fc:	729a      	strb	r2, [r3, #10]
 80196fe:	2200      	movs	r2, #0
 8019700:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8019702:	68bb      	ldr	r3, [r7, #8]
 8019704:	695b      	ldr	r3, [r3, #20]
 8019706:	687a      	ldr	r2, [r7, #4]
 8019708:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801970a:	68b8      	ldr	r0, [r7, #8]
 801970c:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801970e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8019710:	f7f6 fc8c 	bl	801002c <pbuf_free>
    left = (u16_t)(left - fragsize);
 8019714:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8019718:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801971a:	1ad3      	subs	r3, r2, r3
 801971c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 8019720:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8019724:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8019726:	4413      	add	r3, r2
 8019728:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 801972c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8019730:	2b00      	cmp	r3, #0
 8019732:	f47f af1a 	bne.w	801956a <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8019736:	2300      	movs	r3, #0
 8019738:	e002      	b.n	8019740 <ip4_frag+0x268>
      goto memerr;
 801973a:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801973c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8019740:	4618      	mov	r0, r3
 8019742:	3748      	adds	r7, #72	; 0x48
 8019744:	46bd      	mov	sp, r7
 8019746:	bd80      	pop	{r7, pc}
 8019748:	080228f4 	.word	0x080228f4
 801974c:	08022ad0 	.word	0x08022ad0
 8019750:	0802293c 	.word	0x0802293c
 8019754:	08022aec 	.word	0x08022aec
 8019758:	08022b0c 	.word	0x08022b0c
 801975c:	08019471 	.word	0x08019471

08019760 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8019760:	b580      	push	{r7, lr}
 8019762:	b086      	sub	sp, #24
 8019764:	af00      	add	r7, sp, #0
 8019766:	6078      	str	r0, [r7, #4]
 8019768:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801976a:	230e      	movs	r3, #14
 801976c:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801976e:	687b      	ldr	r3, [r7, #4]
 8019770:	895b      	ldrh	r3, [r3, #10]
 8019772:	2b0e      	cmp	r3, #14
 8019774:	d96e      	bls.n	8019854 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8019776:	687b      	ldr	r3, [r7, #4]
 8019778:	7bdb      	ldrb	r3, [r3, #15]
 801977a:	2b00      	cmp	r3, #0
 801977c:	d106      	bne.n	801978c <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801977e:	683b      	ldr	r3, [r7, #0]
 8019780:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8019784:	3301      	adds	r3, #1
 8019786:	b2da      	uxtb	r2, r3
 8019788:	687b      	ldr	r3, [r7, #4]
 801978a:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801978c:	687b      	ldr	r3, [r7, #4]
 801978e:	685b      	ldr	r3, [r3, #4]
 8019790:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8019792:	693b      	ldr	r3, [r7, #16]
 8019794:	7b1a      	ldrb	r2, [r3, #12]
 8019796:	7b5b      	ldrb	r3, [r3, #13]
 8019798:	021b      	lsls	r3, r3, #8
 801979a:	4313      	orrs	r3, r2
 801979c:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801979e:	693b      	ldr	r3, [r7, #16]
 80197a0:	781b      	ldrb	r3, [r3, #0]
 80197a2:	f003 0301 	and.w	r3, r3, #1
 80197a6:	2b00      	cmp	r3, #0
 80197a8:	d023      	beq.n	80197f2 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 80197aa:	693b      	ldr	r3, [r7, #16]
 80197ac:	781b      	ldrb	r3, [r3, #0]
 80197ae:	2b01      	cmp	r3, #1
 80197b0:	d10f      	bne.n	80197d2 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 80197b2:	693b      	ldr	r3, [r7, #16]
 80197b4:	785b      	ldrb	r3, [r3, #1]
 80197b6:	2b00      	cmp	r3, #0
 80197b8:	d11b      	bne.n	80197f2 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 80197ba:	693b      	ldr	r3, [r7, #16]
 80197bc:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 80197be:	2b5e      	cmp	r3, #94	; 0x5e
 80197c0:	d117      	bne.n	80197f2 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 80197c2:	687b      	ldr	r3, [r7, #4]
 80197c4:	7b5b      	ldrb	r3, [r3, #13]
 80197c6:	f043 0310 	orr.w	r3, r3, #16
 80197ca:	b2da      	uxtb	r2, r3
 80197cc:	687b      	ldr	r3, [r7, #4]
 80197ce:	735a      	strb	r2, [r3, #13]
 80197d0:	e00f      	b.n	80197f2 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 80197d2:	693b      	ldr	r3, [r7, #16]
 80197d4:	2206      	movs	r2, #6
 80197d6:	4928      	ldr	r1, [pc, #160]	; (8019878 <ethernet_input+0x118>)
 80197d8:	4618      	mov	r0, r3
 80197da:	f000 fb8d 	bl	8019ef8 <memcmp>
 80197de:	4603      	mov	r3, r0
 80197e0:	2b00      	cmp	r3, #0
 80197e2:	d106      	bne.n	80197f2 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 80197e4:	687b      	ldr	r3, [r7, #4]
 80197e6:	7b5b      	ldrb	r3, [r3, #13]
 80197e8:	f043 0308 	orr.w	r3, r3, #8
 80197ec:	b2da      	uxtb	r2, r3
 80197ee:	687b      	ldr	r3, [r7, #4]
 80197f0:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 80197f2:	89fb      	ldrh	r3, [r7, #14]
 80197f4:	2b08      	cmp	r3, #8
 80197f6:	d003      	beq.n	8019800 <ethernet_input+0xa0>
 80197f8:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 80197fc:	d014      	beq.n	8019828 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 80197fe:	e032      	b.n	8019866 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8019800:	683b      	ldr	r3, [r7, #0]
 8019802:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8019806:	f003 0308 	and.w	r3, r3, #8
 801980a:	2b00      	cmp	r3, #0
 801980c:	d024      	beq.n	8019858 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801980e:	8afb      	ldrh	r3, [r7, #22]
 8019810:	4619      	mov	r1, r3
 8019812:	6878      	ldr	r0, [r7, #4]
 8019814:	f7f6 fb84 	bl	800ff20 <pbuf_remove_header>
 8019818:	4603      	mov	r3, r0
 801981a:	2b00      	cmp	r3, #0
 801981c:	d11e      	bne.n	801985c <ethernet_input+0xfc>
        ip4_input(p, netif);
 801981e:	6839      	ldr	r1, [r7, #0]
 8019820:	6878      	ldr	r0, [r7, #4]
 8019822:	f7fe ff2d 	bl	8018680 <ip4_input>
      break;
 8019826:	e013      	b.n	8019850 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8019828:	683b      	ldr	r3, [r7, #0]
 801982a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 801982e:	f003 0308 	and.w	r3, r3, #8
 8019832:	2b00      	cmp	r3, #0
 8019834:	d014      	beq.n	8019860 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8019836:	8afb      	ldrh	r3, [r7, #22]
 8019838:	4619      	mov	r1, r3
 801983a:	6878      	ldr	r0, [r7, #4]
 801983c:	f7f6 fb70 	bl	800ff20 <pbuf_remove_header>
 8019840:	4603      	mov	r3, r0
 8019842:	2b00      	cmp	r3, #0
 8019844:	d10e      	bne.n	8019864 <ethernet_input+0x104>
        etharp_input(p, netif);
 8019846:	6839      	ldr	r1, [r7, #0]
 8019848:	6878      	ldr	r0, [r7, #4]
 801984a:	f7fe f8cd 	bl	80179e8 <etharp_input>
      break;
 801984e:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8019850:	2300      	movs	r3, #0
 8019852:	e00c      	b.n	801986e <ethernet_input+0x10e>
    goto free_and_return;
 8019854:	bf00      	nop
 8019856:	e006      	b.n	8019866 <ethernet_input+0x106>
        goto free_and_return;
 8019858:	bf00      	nop
 801985a:	e004      	b.n	8019866 <ethernet_input+0x106>
        goto free_and_return;
 801985c:	bf00      	nop
 801985e:	e002      	b.n	8019866 <ethernet_input+0x106>
        goto free_and_return;
 8019860:	bf00      	nop
 8019862:	e000      	b.n	8019866 <ethernet_input+0x106>
        goto free_and_return;
 8019864:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8019866:	6878      	ldr	r0, [r7, #4]
 8019868:	f7f6 fbe0 	bl	801002c <pbuf_free>
  return ERR_OK;
 801986c:	2300      	movs	r3, #0
}
 801986e:	4618      	mov	r0, r3
 8019870:	3718      	adds	r7, #24
 8019872:	46bd      	mov	sp, r7
 8019874:	bd80      	pop	{r7, pc}
 8019876:	bf00      	nop
 8019878:	080244e0 	.word	0x080244e0

0801987c <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801987c:	b580      	push	{r7, lr}
 801987e:	b086      	sub	sp, #24
 8019880:	af00      	add	r7, sp, #0
 8019882:	60f8      	str	r0, [r7, #12]
 8019884:	60b9      	str	r1, [r7, #8]
 8019886:	607a      	str	r2, [r7, #4]
 8019888:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801988a:	8c3b      	ldrh	r3, [r7, #32]
 801988c:	4618      	mov	r0, r3
 801988e:	f7f5 f89d 	bl	800e9cc <lwip_htons>
 8019892:	4603      	mov	r3, r0
 8019894:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8019896:	210e      	movs	r1, #14
 8019898:	68b8      	ldr	r0, [r7, #8]
 801989a:	f7f6 fb31 	bl	800ff00 <pbuf_add_header>
 801989e:	4603      	mov	r3, r0
 80198a0:	2b00      	cmp	r3, #0
 80198a2:	d125      	bne.n	80198f0 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 80198a4:	68bb      	ldr	r3, [r7, #8]
 80198a6:	685b      	ldr	r3, [r3, #4]
 80198a8:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 80198aa:	693b      	ldr	r3, [r7, #16]
 80198ac:	8afa      	ldrh	r2, [r7, #22]
 80198ae:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 80198b0:	693b      	ldr	r3, [r7, #16]
 80198b2:	2206      	movs	r2, #6
 80198b4:	6839      	ldr	r1, [r7, #0]
 80198b6:	4618      	mov	r0, r3
 80198b8:	f000 fb2d 	bl	8019f16 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 80198bc:	693b      	ldr	r3, [r7, #16]
 80198be:	3306      	adds	r3, #6
 80198c0:	2206      	movs	r2, #6
 80198c2:	6879      	ldr	r1, [r7, #4]
 80198c4:	4618      	mov	r0, r3
 80198c6:	f000 fb26 	bl	8019f16 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 80198ca:	68fb      	ldr	r3, [r7, #12]
 80198cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80198d0:	2b06      	cmp	r3, #6
 80198d2:	d006      	beq.n	80198e2 <ethernet_output+0x66>
 80198d4:	4b0a      	ldr	r3, [pc, #40]	; (8019900 <ethernet_output+0x84>)
 80198d6:	f240 1233 	movw	r2, #307	; 0x133
 80198da:	490a      	ldr	r1, [pc, #40]	; (8019904 <ethernet_output+0x88>)
 80198dc:	480a      	ldr	r0, [pc, #40]	; (8019908 <ethernet_output+0x8c>)
 80198de:	f001 fa03 	bl	801ace8 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 80198e2:	68fb      	ldr	r3, [r7, #12]
 80198e4:	699b      	ldr	r3, [r3, #24]
 80198e6:	68b9      	ldr	r1, [r7, #8]
 80198e8:	68f8      	ldr	r0, [r7, #12]
 80198ea:	4798      	blx	r3
 80198ec:	4603      	mov	r3, r0
 80198ee:	e002      	b.n	80198f6 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 80198f0:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 80198f2:	f06f 0301 	mvn.w	r3, #1
}
 80198f6:	4618      	mov	r0, r3
 80198f8:	3718      	adds	r7, #24
 80198fa:	46bd      	mov	sp, r7
 80198fc:	bd80      	pop	{r7, pc}
 80198fe:	bf00      	nop
 8019900:	08022b1c 	.word	0x08022b1c
 8019904:	08022b54 	.word	0x08022b54
 8019908:	08022b88 	.word	0x08022b88

0801990c <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801990c:	b580      	push	{r7, lr}
 801990e:	b086      	sub	sp, #24
 8019910:	af00      	add	r7, sp, #0
 8019912:	6078      	str	r0, [r7, #4]
 8019914:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 8019916:	683b      	ldr	r3, [r7, #0]
 8019918:	60bb      	str	r3, [r7, #8]
 801991a:	2304      	movs	r3, #4
 801991c:	60fb      	str	r3, [r7, #12]
 801991e:	2300      	movs	r3, #0
 8019920:	613b      	str	r3, [r7, #16]
 8019922:	2300      	movs	r3, #0
 8019924:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 8019926:	f107 0308 	add.w	r3, r7, #8
 801992a:	2100      	movs	r1, #0
 801992c:	4618      	mov	r0, r3
 801992e:	f7f0 f926 	bl	8009b7e <osMessageCreate>
 8019932:	4602      	mov	r2, r0
 8019934:	687b      	ldr	r3, [r7, #4]
 8019936:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 8019938:	687b      	ldr	r3, [r7, #4]
 801993a:	681b      	ldr	r3, [r3, #0]
 801993c:	2b00      	cmp	r3, #0
 801993e:	d102      	bne.n	8019946 <sys_mbox_new+0x3a>
    return ERR_MEM;
 8019940:	f04f 33ff 	mov.w	r3, #4294967295
 8019944:	e000      	b.n	8019948 <sys_mbox_new+0x3c>

  return ERR_OK;
 8019946:	2300      	movs	r3, #0
}
 8019948:	4618      	mov	r0, r3
 801994a:	3718      	adds	r7, #24
 801994c:	46bd      	mov	sp, r7
 801994e:	bd80      	pop	{r7, pc}

08019950 <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 8019950:	b580      	push	{r7, lr}
 8019952:	b082      	sub	sp, #8
 8019954:	af00      	add	r7, sp, #0
 8019956:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  if(osMessageWaiting(*mbox))
 8019958:	687b      	ldr	r3, [r7, #4]
 801995a:	681b      	ldr	r3, [r3, #0]
 801995c:	4618      	mov	r0, r3
 801995e:	f7f0 f9eb 	bl	8009d38 <osMessageWaiting>
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */

  }
#if (osCMSIS < 0x20000U)
  osMessageDelete(*mbox);
 8019962:	687b      	ldr	r3, [r7, #4]
 8019964:	681b      	ldr	r3, [r3, #0]
 8019966:	4618      	mov	r0, r3
 8019968:	f7f0 f9fc 	bl	8009d64 <osMessageDelete>
  osMessageQueueDelete(*mbox);
#endif
#if SYS_STATS
  --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 801996c:	bf00      	nop
 801996e:	3708      	adds	r7, #8
 8019970:	46bd      	mov	sp, r7
 8019972:	bd80      	pop	{r7, pc}

08019974 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 8019974:	b580      	push	{r7, lr}
 8019976:	b084      	sub	sp, #16
 8019978:	af00      	add	r7, sp, #0
 801997a:	6078      	str	r0, [r7, #4]
 801997c:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 801997e:	687b      	ldr	r3, [r7, #4]
 8019980:	681b      	ldr	r3, [r3, #0]
 8019982:	6839      	ldr	r1, [r7, #0]
 8019984:	2200      	movs	r2, #0
 8019986:	4618      	mov	r0, r3
 8019988:	f7f0 f922 	bl	8009bd0 <osMessagePut>
 801998c:	4603      	mov	r3, r0
 801998e:	2b00      	cmp	r3, #0
 8019990:	d102      	bne.n	8019998 <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 8019992:	2300      	movs	r3, #0
 8019994:	73fb      	strb	r3, [r7, #15]
 8019996:	e001      	b.n	801999c <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 8019998:	23ff      	movs	r3, #255	; 0xff
 801999a:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801999c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80199a0:	4618      	mov	r0, r3
 80199a2:	3710      	adds	r7, #16
 80199a4:	46bd      	mov	sp, r7
 80199a6:	bd80      	pop	{r7, pc}

080199a8 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 80199a8:	b580      	push	{r7, lr}
 80199aa:	b08c      	sub	sp, #48	; 0x30
 80199ac:	af00      	add	r7, sp, #0
 80199ae:	61f8      	str	r0, [r7, #28]
 80199b0:	61b9      	str	r1, [r7, #24]
 80199b2:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 80199b4:	f7ef ff00 	bl	80097b8 <osKernelSysTick>
 80199b8:	62f8      	str	r0, [r7, #44]	; 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 80199ba:	697b      	ldr	r3, [r7, #20]
 80199bc:	2b00      	cmp	r3, #0
 80199be:	d017      	beq.n	80199f0 <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 80199c0:	69fb      	ldr	r3, [r7, #28]
 80199c2:	6819      	ldr	r1, [r3, #0]
 80199c4:	f107 0320 	add.w	r3, r7, #32
 80199c8:	697a      	ldr	r2, [r7, #20]
 80199ca:	4618      	mov	r0, r3
 80199cc:	f7f0 f940 	bl	8009c50 <osMessageGet>

    if(event.status == osEventMessage)
 80199d0:	6a3b      	ldr	r3, [r7, #32]
 80199d2:	2b10      	cmp	r3, #16
 80199d4:	d109      	bne.n	80199ea <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 80199d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80199d8:	461a      	mov	r2, r3
 80199da:	69bb      	ldr	r3, [r7, #24]
 80199dc:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 80199de:	f7ef feeb 	bl	80097b8 <osKernelSysTick>
 80199e2:	4602      	mov	r2, r0
 80199e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80199e6:	1ad3      	subs	r3, r2, r3
 80199e8:	e019      	b.n	8019a1e <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 80199ea:	f04f 33ff 	mov.w	r3, #4294967295
 80199ee:	e016      	b.n	8019a1e <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 80199f0:	69fb      	ldr	r3, [r7, #28]
 80199f2:	6819      	ldr	r1, [r3, #0]
 80199f4:	463b      	mov	r3, r7
 80199f6:	f04f 32ff 	mov.w	r2, #4294967295
 80199fa:	4618      	mov	r0, r3
 80199fc:	f7f0 f928 	bl	8009c50 <osMessageGet>
 8019a00:	f107 0320 	add.w	r3, r7, #32
 8019a04:	463a      	mov	r2, r7
 8019a06:	ca07      	ldmia	r2, {r0, r1, r2}
 8019a08:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 8019a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019a0e:	461a      	mov	r2, r3
 8019a10:	69bb      	ldr	r3, [r7, #24]
 8019a12:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 8019a14:	f7ef fed0 	bl	80097b8 <osKernelSysTick>
 8019a18:	4602      	mov	r2, r0
 8019a1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019a1c:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 8019a1e:	4618      	mov	r0, r3
 8019a20:	3730      	adds	r7, #48	; 0x30
 8019a22:	46bd      	mov	sp, r7
 8019a24:	bd80      	pop	{r7, pc}

08019a26 <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 8019a26:	b580      	push	{r7, lr}
 8019a28:	b086      	sub	sp, #24
 8019a2a:	af00      	add	r7, sp, #0
 8019a2c:	6078      	str	r0, [r7, #4]
 8019a2e:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osEvent event;

  event = osMessageGet (*mbox, 0);
 8019a30:	687b      	ldr	r3, [r7, #4]
 8019a32:	6819      	ldr	r1, [r3, #0]
 8019a34:	f107 030c 	add.w	r3, r7, #12
 8019a38:	2200      	movs	r2, #0
 8019a3a:	4618      	mov	r0, r3
 8019a3c:	f7f0 f908 	bl	8009c50 <osMessageGet>

  if(event.status == osEventMessage)
 8019a40:	68fb      	ldr	r3, [r7, #12]
 8019a42:	2b10      	cmp	r3, #16
 8019a44:	d105      	bne.n	8019a52 <sys_arch_mbox_tryfetch+0x2c>
  {
    *msg = (void *)event.value.v;
 8019a46:	693b      	ldr	r3, [r7, #16]
 8019a48:	461a      	mov	r2, r3
 8019a4a:	683b      	ldr	r3, [r7, #0]
 8019a4c:	601a      	str	r2, [r3, #0]
#else
  if (osMessageQueueGet(*mbox, msg, 0, 0) == osOK)
  {
#endif
    return ERR_OK;
 8019a4e:	2300      	movs	r3, #0
 8019a50:	e001      	b.n	8019a56 <sys_arch_mbox_tryfetch+0x30>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 8019a52:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 8019a56:	4618      	mov	r0, r3
 8019a58:	3718      	adds	r7, #24
 8019a5a:	46bd      	mov	sp, r7
 8019a5c:	bd80      	pop	{r7, pc}

08019a5e <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 8019a5e:	b480      	push	{r7}
 8019a60:	b083      	sub	sp, #12
 8019a62:	af00      	add	r7, sp, #0
 8019a64:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 8019a66:	687b      	ldr	r3, [r7, #4]
 8019a68:	681b      	ldr	r3, [r3, #0]
 8019a6a:	2b00      	cmp	r3, #0
 8019a6c:	d101      	bne.n	8019a72 <sys_mbox_valid+0x14>
    return 0;
 8019a6e:	2300      	movs	r3, #0
 8019a70:	e000      	b.n	8019a74 <sys_mbox_valid+0x16>
  else
    return 1;
 8019a72:	2301      	movs	r3, #1
}
 8019a74:	4618      	mov	r0, r3
 8019a76:	370c      	adds	r7, #12
 8019a78:	46bd      	mov	sp, r7
 8019a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019a7e:	4770      	bx	lr

08019a80 <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/
void sys_mbox_set_invalid(sys_mbox_t *mbox)
{
 8019a80:	b480      	push	{r7}
 8019a82:	b083      	sub	sp, #12
 8019a84:	af00      	add	r7, sp, #0
 8019a86:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;
 8019a88:	687b      	ldr	r3, [r7, #4]
 8019a8a:	2200      	movs	r2, #0
 8019a8c:	601a      	str	r2, [r3, #0]
}
 8019a8e:	bf00      	nop
 8019a90:	370c      	adds	r7, #12
 8019a92:	46bd      	mov	sp, r7
 8019a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019a98:	4770      	bx	lr

08019a9a <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 8019a9a:	b580      	push	{r7, lr}
 8019a9c:	b084      	sub	sp, #16
 8019a9e:	af00      	add	r7, sp, #0
 8019aa0:	6078      	str	r0, [r7, #4]
 8019aa2:	460b      	mov	r3, r1
 8019aa4:	70fb      	strb	r3, [r7, #3]
#if (osCMSIS < 0x20000U)
  osSemaphoreDef(SEM);
 8019aa6:	2300      	movs	r3, #0
 8019aa8:	60bb      	str	r3, [r7, #8]
 8019aaa:	2300      	movs	r3, #0
 8019aac:	60fb      	str	r3, [r7, #12]
  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
 8019aae:	f107 0308 	add.w	r3, r7, #8
 8019ab2:	2101      	movs	r1, #1
 8019ab4:	4618      	mov	r0, r3
 8019ab6:	f7ef ff97 	bl	80099e8 <osSemaphoreCreate>
 8019aba:	4602      	mov	r2, r0
 8019abc:	687b      	ldr	r3, [r7, #4]
 8019abe:	601a      	str	r2, [r3, #0]
#else
  *sem = osSemaphoreNew(UINT16_MAX, count, NULL);
#endif

  if(*sem == NULL)
 8019ac0:	687b      	ldr	r3, [r7, #4]
 8019ac2:	681b      	ldr	r3, [r3, #0]
 8019ac4:	2b00      	cmp	r3, #0
 8019ac6:	d102      	bne.n	8019ace <sys_sem_new+0x34>
  {
#if SYS_STATS
    ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8019ac8:	f04f 33ff 	mov.w	r3, #4294967295
 8019acc:	e009      	b.n	8019ae2 <sys_sem_new+0x48>
  }

  if(count == 0)	// Means it can't be taken
 8019ace:	78fb      	ldrb	r3, [r7, #3]
 8019ad0:	2b00      	cmp	r3, #0
 8019ad2:	d105      	bne.n	8019ae0 <sys_sem_new+0x46>
  {
#if (osCMSIS < 0x20000U)
    osSemaphoreWait(*sem, 0);
 8019ad4:	687b      	ldr	r3, [r7, #4]
 8019ad6:	681b      	ldr	r3, [r3, #0]
 8019ad8:	2100      	movs	r1, #0
 8019ada:	4618      	mov	r0, r3
 8019adc:	f7ef ffb8 	bl	8009a50 <osSemaphoreWait>
  if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
    lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
  }
#endif /* SYS_STATS */

  return ERR_OK;
 8019ae0:	2300      	movs	r3, #0
}
 8019ae2:	4618      	mov	r0, r3
 8019ae4:	3710      	adds	r7, #16
 8019ae6:	46bd      	mov	sp, r7
 8019ae8:	bd80      	pop	{r7, pc}

08019aea <sys_arch_sem_wait>:

  Notice that lwIP implements a function with a similar name,
  sys_sem_wait(), that uses the sys_arch_sem_wait() function.
*/
u32_t sys_arch_sem_wait(sys_sem_t *sem, u32_t timeout)
{
 8019aea:	b580      	push	{r7, lr}
 8019aec:	b084      	sub	sp, #16
 8019aee:	af00      	add	r7, sp, #0
 8019af0:	6078      	str	r0, [r7, #4]
 8019af2:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  uint32_t starttime = osKernelSysTick();
 8019af4:	f7ef fe60 	bl	80097b8 <osKernelSysTick>
 8019af8:	60f8      	str	r0, [r7, #12]
#else
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 8019afa:	683b      	ldr	r3, [r7, #0]
 8019afc:	2b00      	cmp	r3, #0
 8019afe:	d011      	beq.n	8019b24 <sys_arch_sem_wait+0x3a>
  {
#if (osCMSIS < 0x20000U)
    if(osSemaphoreWait (*sem, timeout) == osOK)
 8019b00:	687b      	ldr	r3, [r7, #4]
 8019b02:	681b      	ldr	r3, [r3, #0]
 8019b04:	6839      	ldr	r1, [r7, #0]
 8019b06:	4618      	mov	r0, r3
 8019b08:	f7ef ffa2 	bl	8009a50 <osSemaphoreWait>
 8019b0c:	4603      	mov	r3, r0
 8019b0e:	2b00      	cmp	r3, #0
 8019b10:	d105      	bne.n	8019b1e <sys_arch_sem_wait+0x34>
    {
      return (osKernelSysTick() - starttime);
 8019b12:	f7ef fe51 	bl	80097b8 <osKernelSysTick>
 8019b16:	4602      	mov	r2, r0
 8019b18:	68fb      	ldr	r3, [r7, #12]
 8019b1a:	1ad3      	subs	r3, r2, r3
 8019b1c:	e012      	b.n	8019b44 <sys_arch_sem_wait+0x5a>
        return (osKernelGetTickCount() - starttime);
#endif
    }
    else
    {
      return SYS_ARCH_TIMEOUT;
 8019b1e:	f04f 33ff 	mov.w	r3, #4294967295
 8019b22:	e00f      	b.n	8019b44 <sys_arch_sem_wait+0x5a>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    while(osSemaphoreWait (*sem, osWaitForever) != osOK);
 8019b24:	bf00      	nop
 8019b26:	687b      	ldr	r3, [r7, #4]
 8019b28:	681b      	ldr	r3, [r3, #0]
 8019b2a:	f04f 31ff 	mov.w	r1, #4294967295
 8019b2e:	4618      	mov	r0, r3
 8019b30:	f7ef ff8e 	bl	8009a50 <osSemaphoreWait>
 8019b34:	4603      	mov	r3, r0
 8019b36:	2b00      	cmp	r3, #0
 8019b38:	d1f5      	bne.n	8019b26 <sys_arch_sem_wait+0x3c>
    return (osKernelSysTick() - starttime);
 8019b3a:	f7ef fe3d 	bl	80097b8 <osKernelSysTick>
 8019b3e:	4602      	mov	r2, r0
 8019b40:	68fb      	ldr	r3, [r7, #12]
 8019b42:	1ad3      	subs	r3, r2, r3
#else
    while(osSemaphoreAcquire(*sem, osWaitForever) != osOK);
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 8019b44:	4618      	mov	r0, r3
 8019b46:	3710      	adds	r7, #16
 8019b48:	46bd      	mov	sp, r7
 8019b4a:	bd80      	pop	{r7, pc}

08019b4c <sys_sem_signal>:

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 8019b4c:	b580      	push	{r7, lr}
 8019b4e:	b082      	sub	sp, #8
 8019b50:	af00      	add	r7, sp, #0
 8019b52:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 8019b54:	687b      	ldr	r3, [r7, #4]
 8019b56:	681b      	ldr	r3, [r3, #0]
 8019b58:	4618      	mov	r0, r3
 8019b5a:	f7ef ffc7 	bl	8009aec <osSemaphoreRelease>
}
 8019b5e:	bf00      	nop
 8019b60:	3708      	adds	r7, #8
 8019b62:	46bd      	mov	sp, r7
 8019b64:	bd80      	pop	{r7, pc}

08019b66 <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 8019b66:	b580      	push	{r7, lr}
 8019b68:	b082      	sub	sp, #8
 8019b6a:	af00      	add	r7, sp, #0
 8019b6c:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */

  osSemaphoreDelete(*sem);
 8019b6e:	687b      	ldr	r3, [r7, #4]
 8019b70:	681b      	ldr	r3, [r3, #0]
 8019b72:	4618      	mov	r0, r3
 8019b74:	f7ef fff0 	bl	8009b58 <osSemaphoreDelete>
}
 8019b78:	bf00      	nop
 8019b7a:	3708      	adds	r7, #8
 8019b7c:	46bd      	mov	sp, r7
 8019b7e:	bd80      	pop	{r7, pc}

08019b80 <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)
{
 8019b80:	b480      	push	{r7}
 8019b82:	b083      	sub	sp, #12
 8019b84:	af00      	add	r7, sp, #0
 8019b86:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 8019b88:	687b      	ldr	r3, [r7, #4]
 8019b8a:	681b      	ldr	r3, [r3, #0]
 8019b8c:	2b00      	cmp	r3, #0
 8019b8e:	d101      	bne.n	8019b94 <sys_sem_valid+0x14>
    return 0;
 8019b90:	2300      	movs	r3, #0
 8019b92:	e000      	b.n	8019b96 <sys_sem_valid+0x16>
  else
    return 1;
 8019b94:	2301      	movs	r3, #1
}
 8019b96:	4618      	mov	r0, r3
 8019b98:	370c      	adds	r7, #12
 8019b9a:	46bd      	mov	sp, r7
 8019b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019ba0:	4770      	bx	lr

08019ba2 <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/
void sys_sem_set_invalid(sys_sem_t *sem)
{
 8019ba2:	b480      	push	{r7}
 8019ba4:	b083      	sub	sp, #12
 8019ba6:	af00      	add	r7, sp, #0
 8019ba8:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;
 8019baa:	687b      	ldr	r3, [r7, #4]
 8019bac:	2200      	movs	r2, #0
 8019bae:	601a      	str	r2, [r3, #0]
}
 8019bb0:	bf00      	nop
 8019bb2:	370c      	adds	r7, #12
 8019bb4:	46bd      	mov	sp, r7
 8019bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019bba:	4770      	bx	lr

08019bbc <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8019bbc:	b580      	push	{r7, lr}
 8019bbe:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 8019bc0:	4803      	ldr	r0, [pc, #12]	; (8019bd0 <sys_init+0x14>)
 8019bc2:	f7ef fe75 	bl	80098b0 <osMutexCreate>
 8019bc6:	4602      	mov	r2, r0
 8019bc8:	4b02      	ldr	r3, [pc, #8]	; (8019bd4 <sys_init+0x18>)
 8019bca:	601a      	str	r2, [r3, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 8019bcc:	bf00      	nop
 8019bce:	bd80      	pop	{r7, pc}
 8019bd0:	080244f0 	.word	0x080244f0
 8019bd4:	20007cc0 	.word	0x20007cc0

08019bd8 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8019bd8:	b580      	push	{r7, lr}
 8019bda:	b084      	sub	sp, #16
 8019bdc:	af00      	add	r7, sp, #0
 8019bde:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 8019be0:	2300      	movs	r3, #0
 8019be2:	60bb      	str	r3, [r7, #8]
 8019be4:	2300      	movs	r3, #0
 8019be6:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 8019be8:	f107 0308 	add.w	r3, r7, #8
 8019bec:	4618      	mov	r0, r3
 8019bee:	f7ef fe5f 	bl	80098b0 <osMutexCreate>
 8019bf2:	4602      	mov	r2, r0
 8019bf4:	687b      	ldr	r3, [r7, #4]
 8019bf6:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 8019bf8:	687b      	ldr	r3, [r7, #4]
 8019bfa:	681b      	ldr	r3, [r3, #0]
 8019bfc:	2b00      	cmp	r3, #0
 8019bfe:	d102      	bne.n	8019c06 <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8019c00:	f04f 33ff 	mov.w	r3, #4294967295
 8019c04:	e000      	b.n	8019c08 <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 8019c06:	2300      	movs	r3, #0
}
 8019c08:	4618      	mov	r0, r3
 8019c0a:	3710      	adds	r7, #16
 8019c0c:	46bd      	mov	sp, r7
 8019c0e:	bd80      	pop	{r7, pc}

08019c10 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 8019c10:	b580      	push	{r7, lr}
 8019c12:	b082      	sub	sp, #8
 8019c14:	af00      	add	r7, sp, #0
 8019c16:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 8019c18:	687b      	ldr	r3, [r7, #4]
 8019c1a:	681b      	ldr	r3, [r3, #0]
 8019c1c:	f04f 31ff 	mov.w	r1, #4294967295
 8019c20:	4618      	mov	r0, r3
 8019c22:	f7ef fe5d 	bl	80098e0 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 8019c26:	bf00      	nop
 8019c28:	3708      	adds	r7, #8
 8019c2a:	46bd      	mov	sp, r7
 8019c2c:	bd80      	pop	{r7, pc}

08019c2e <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 8019c2e:	b580      	push	{r7, lr}
 8019c30:	b082      	sub	sp, #8
 8019c32:	af00      	add	r7, sp, #0
 8019c34:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 8019c36:	687b      	ldr	r3, [r7, #4]
 8019c38:	681b      	ldr	r3, [r3, #0]
 8019c3a:	4618      	mov	r0, r3
 8019c3c:	f7ef fe9e 	bl	800997c <osMutexRelease>
}
 8019c40:	bf00      	nop
 8019c42:	3708      	adds	r7, #8
 8019c44:	46bd      	mov	sp, r7
 8019c46:	bd80      	pop	{r7, pc}

08019c48 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8019c48:	b580      	push	{r7, lr}
 8019c4a:	b08c      	sub	sp, #48	; 0x30
 8019c4c:	af00      	add	r7, sp, #0
 8019c4e:	60f8      	str	r0, [r7, #12]
 8019c50:	60b9      	str	r1, [r7, #8]
 8019c52:	607a      	str	r2, [r7, #4]
 8019c54:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 8019c56:	f107 0314 	add.w	r3, r7, #20
 8019c5a:	2200      	movs	r2, #0
 8019c5c:	601a      	str	r2, [r3, #0]
 8019c5e:	605a      	str	r2, [r3, #4]
 8019c60:	609a      	str	r2, [r3, #8]
 8019c62:	60da      	str	r2, [r3, #12]
 8019c64:	611a      	str	r2, [r3, #16]
 8019c66:	615a      	str	r2, [r3, #20]
 8019c68:	619a      	str	r2, [r3, #24]
 8019c6a:	68fb      	ldr	r3, [r7, #12]
 8019c6c:	617b      	str	r3, [r7, #20]
 8019c6e:	68bb      	ldr	r3, [r7, #8]
 8019c70:	61bb      	str	r3, [r7, #24]
 8019c72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019c74:	b21b      	sxth	r3, r3
 8019c76:	83bb      	strh	r3, [r7, #28]
 8019c78:	683b      	ldr	r3, [r7, #0]
 8019c7a:	627b      	str	r3, [r7, #36]	; 0x24
  return osThreadCreate(&os_thread_def, arg);
 8019c7c:	f107 0314 	add.w	r3, r7, #20
 8019c80:	6879      	ldr	r1, [r7, #4]
 8019c82:	4618      	mov	r0, r3
 8019c84:	f7ef fda8 	bl	80097d8 <osThreadCreate>
 8019c88:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 8019c8a:	4618      	mov	r0, r3
 8019c8c:	3730      	adds	r7, #48	; 0x30
 8019c8e:	46bd      	mov	sp, r7
 8019c90:	bd80      	pop	{r7, pc}
	...

08019c94 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 8019c94:	b580      	push	{r7, lr}
 8019c96:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 8019c98:	4b04      	ldr	r3, [pc, #16]	; (8019cac <sys_arch_protect+0x18>)
 8019c9a:	681b      	ldr	r3, [r3, #0]
 8019c9c:	f04f 31ff 	mov.w	r1, #4294967295
 8019ca0:	4618      	mov	r0, r3
 8019ca2:	f7ef fe1d 	bl	80098e0 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 8019ca6:	2301      	movs	r3, #1
}
 8019ca8:	4618      	mov	r0, r3
 8019caa:	bd80      	pop	{r7, pc}
 8019cac:	20007cc0 	.word	0x20007cc0

08019cb0 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 8019cb0:	b580      	push	{r7, lr}
 8019cb2:	b082      	sub	sp, #8
 8019cb4:	af00      	add	r7, sp, #0
 8019cb6:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 8019cb8:	4b04      	ldr	r3, [pc, #16]	; (8019ccc <sys_arch_unprotect+0x1c>)
 8019cba:	681b      	ldr	r3, [r3, #0]
 8019cbc:	4618      	mov	r0, r3
 8019cbe:	f7ef fe5d 	bl	800997c <osMutexRelease>
}
 8019cc2:	bf00      	nop
 8019cc4:	3708      	adds	r7, #8
 8019cc6:	46bd      	mov	sp, r7
 8019cc8:	bd80      	pop	{r7, pc}
 8019cca:	bf00      	nop
 8019ccc:	20007cc0 	.word	0x20007cc0

08019cd0 <std>:
 8019cd0:	2300      	movs	r3, #0
 8019cd2:	b510      	push	{r4, lr}
 8019cd4:	4604      	mov	r4, r0
 8019cd6:	e9c0 3300 	strd	r3, r3, [r0]
 8019cda:	6083      	str	r3, [r0, #8]
 8019cdc:	8181      	strh	r1, [r0, #12]
 8019cde:	6643      	str	r3, [r0, #100]	; 0x64
 8019ce0:	81c2      	strh	r2, [r0, #14]
 8019ce2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8019ce6:	6183      	str	r3, [r0, #24]
 8019ce8:	4619      	mov	r1, r3
 8019cea:	2208      	movs	r2, #8
 8019cec:	305c      	adds	r0, #92	; 0x5c
 8019cee:	f000 f936 	bl	8019f5e <memset>
 8019cf2:	4b05      	ldr	r3, [pc, #20]	; (8019d08 <std+0x38>)
 8019cf4:	6263      	str	r3, [r4, #36]	; 0x24
 8019cf6:	4b05      	ldr	r3, [pc, #20]	; (8019d0c <std+0x3c>)
 8019cf8:	62a3      	str	r3, [r4, #40]	; 0x28
 8019cfa:	4b05      	ldr	r3, [pc, #20]	; (8019d10 <std+0x40>)
 8019cfc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8019cfe:	4b05      	ldr	r3, [pc, #20]	; (8019d14 <std+0x44>)
 8019d00:	6224      	str	r4, [r4, #32]
 8019d02:	6323      	str	r3, [r4, #48]	; 0x30
 8019d04:	bd10      	pop	{r4, pc}
 8019d06:	bf00      	nop
 8019d08:	0801af69 	.word	0x0801af69
 8019d0c:	0801af8b 	.word	0x0801af8b
 8019d10:	0801afc3 	.word	0x0801afc3
 8019d14:	0801afe7 	.word	0x0801afe7

08019d18 <_cleanup_r>:
 8019d18:	4901      	ldr	r1, [pc, #4]	; (8019d20 <_cleanup_r+0x8>)
 8019d1a:	f000 b885 	b.w	8019e28 <_fwalk_reent>
 8019d1e:	bf00      	nop
 8019d20:	0801cbed 	.word	0x0801cbed

08019d24 <__sfmoreglue>:
 8019d24:	b570      	push	{r4, r5, r6, lr}
 8019d26:	1e4a      	subs	r2, r1, #1
 8019d28:	2568      	movs	r5, #104	; 0x68
 8019d2a:	4355      	muls	r5, r2
 8019d2c:	460e      	mov	r6, r1
 8019d2e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8019d32:	f000 f96b 	bl	801a00c <_malloc_r>
 8019d36:	4604      	mov	r4, r0
 8019d38:	b140      	cbz	r0, 8019d4c <__sfmoreglue+0x28>
 8019d3a:	2100      	movs	r1, #0
 8019d3c:	e9c0 1600 	strd	r1, r6, [r0]
 8019d40:	300c      	adds	r0, #12
 8019d42:	60a0      	str	r0, [r4, #8]
 8019d44:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8019d48:	f000 f909 	bl	8019f5e <memset>
 8019d4c:	4620      	mov	r0, r4
 8019d4e:	bd70      	pop	{r4, r5, r6, pc}

08019d50 <__sinit>:
 8019d50:	6983      	ldr	r3, [r0, #24]
 8019d52:	b510      	push	{r4, lr}
 8019d54:	4604      	mov	r4, r0
 8019d56:	bb33      	cbnz	r3, 8019da6 <__sinit+0x56>
 8019d58:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8019d5c:	6503      	str	r3, [r0, #80]	; 0x50
 8019d5e:	4b12      	ldr	r3, [pc, #72]	; (8019da8 <__sinit+0x58>)
 8019d60:	4a12      	ldr	r2, [pc, #72]	; (8019dac <__sinit+0x5c>)
 8019d62:	681b      	ldr	r3, [r3, #0]
 8019d64:	6282      	str	r2, [r0, #40]	; 0x28
 8019d66:	4298      	cmp	r0, r3
 8019d68:	bf04      	itt	eq
 8019d6a:	2301      	moveq	r3, #1
 8019d6c:	6183      	streq	r3, [r0, #24]
 8019d6e:	f000 f81f 	bl	8019db0 <__sfp>
 8019d72:	6060      	str	r0, [r4, #4]
 8019d74:	4620      	mov	r0, r4
 8019d76:	f000 f81b 	bl	8019db0 <__sfp>
 8019d7a:	60a0      	str	r0, [r4, #8]
 8019d7c:	4620      	mov	r0, r4
 8019d7e:	f000 f817 	bl	8019db0 <__sfp>
 8019d82:	2200      	movs	r2, #0
 8019d84:	60e0      	str	r0, [r4, #12]
 8019d86:	2104      	movs	r1, #4
 8019d88:	6860      	ldr	r0, [r4, #4]
 8019d8a:	f7ff ffa1 	bl	8019cd0 <std>
 8019d8e:	2201      	movs	r2, #1
 8019d90:	2109      	movs	r1, #9
 8019d92:	68a0      	ldr	r0, [r4, #8]
 8019d94:	f7ff ff9c 	bl	8019cd0 <std>
 8019d98:	2202      	movs	r2, #2
 8019d9a:	2112      	movs	r1, #18
 8019d9c:	68e0      	ldr	r0, [r4, #12]
 8019d9e:	f7ff ff97 	bl	8019cd0 <std>
 8019da2:	2301      	movs	r3, #1
 8019da4:	61a3      	str	r3, [r4, #24]
 8019da6:	bd10      	pop	{r4, pc}
 8019da8:	08024558 	.word	0x08024558
 8019dac:	08019d19 	.word	0x08019d19

08019db0 <__sfp>:
 8019db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019db2:	4b1b      	ldr	r3, [pc, #108]	; (8019e20 <__sfp+0x70>)
 8019db4:	681e      	ldr	r6, [r3, #0]
 8019db6:	69b3      	ldr	r3, [r6, #24]
 8019db8:	4607      	mov	r7, r0
 8019dba:	b913      	cbnz	r3, 8019dc2 <__sfp+0x12>
 8019dbc:	4630      	mov	r0, r6
 8019dbe:	f7ff ffc7 	bl	8019d50 <__sinit>
 8019dc2:	3648      	adds	r6, #72	; 0x48
 8019dc4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8019dc8:	3b01      	subs	r3, #1
 8019dca:	d503      	bpl.n	8019dd4 <__sfp+0x24>
 8019dcc:	6833      	ldr	r3, [r6, #0]
 8019dce:	b133      	cbz	r3, 8019dde <__sfp+0x2e>
 8019dd0:	6836      	ldr	r6, [r6, #0]
 8019dd2:	e7f7      	b.n	8019dc4 <__sfp+0x14>
 8019dd4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8019dd8:	b16d      	cbz	r5, 8019df6 <__sfp+0x46>
 8019dda:	3468      	adds	r4, #104	; 0x68
 8019ddc:	e7f4      	b.n	8019dc8 <__sfp+0x18>
 8019dde:	2104      	movs	r1, #4
 8019de0:	4638      	mov	r0, r7
 8019de2:	f7ff ff9f 	bl	8019d24 <__sfmoreglue>
 8019de6:	6030      	str	r0, [r6, #0]
 8019de8:	2800      	cmp	r0, #0
 8019dea:	d1f1      	bne.n	8019dd0 <__sfp+0x20>
 8019dec:	230c      	movs	r3, #12
 8019dee:	603b      	str	r3, [r7, #0]
 8019df0:	4604      	mov	r4, r0
 8019df2:	4620      	mov	r0, r4
 8019df4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019df6:	4b0b      	ldr	r3, [pc, #44]	; (8019e24 <__sfp+0x74>)
 8019df8:	6665      	str	r5, [r4, #100]	; 0x64
 8019dfa:	e9c4 5500 	strd	r5, r5, [r4]
 8019dfe:	60a5      	str	r5, [r4, #8]
 8019e00:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8019e04:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8019e08:	2208      	movs	r2, #8
 8019e0a:	4629      	mov	r1, r5
 8019e0c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8019e10:	f000 f8a5 	bl	8019f5e <memset>
 8019e14:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8019e18:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8019e1c:	e7e9      	b.n	8019df2 <__sfp+0x42>
 8019e1e:	bf00      	nop
 8019e20:	08024558 	.word	0x08024558
 8019e24:	ffff0001 	.word	0xffff0001

08019e28 <_fwalk_reent>:
 8019e28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019e2c:	4680      	mov	r8, r0
 8019e2e:	4689      	mov	r9, r1
 8019e30:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8019e34:	2600      	movs	r6, #0
 8019e36:	b914      	cbnz	r4, 8019e3e <_fwalk_reent+0x16>
 8019e38:	4630      	mov	r0, r6
 8019e3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019e3e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8019e42:	3f01      	subs	r7, #1
 8019e44:	d501      	bpl.n	8019e4a <_fwalk_reent+0x22>
 8019e46:	6824      	ldr	r4, [r4, #0]
 8019e48:	e7f5      	b.n	8019e36 <_fwalk_reent+0xe>
 8019e4a:	89ab      	ldrh	r3, [r5, #12]
 8019e4c:	2b01      	cmp	r3, #1
 8019e4e:	d907      	bls.n	8019e60 <_fwalk_reent+0x38>
 8019e50:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8019e54:	3301      	adds	r3, #1
 8019e56:	d003      	beq.n	8019e60 <_fwalk_reent+0x38>
 8019e58:	4629      	mov	r1, r5
 8019e5a:	4640      	mov	r0, r8
 8019e5c:	47c8      	blx	r9
 8019e5e:	4306      	orrs	r6, r0
 8019e60:	3568      	adds	r5, #104	; 0x68
 8019e62:	e7ee      	b.n	8019e42 <_fwalk_reent+0x1a>

08019e64 <__libc_init_array>:
 8019e64:	b570      	push	{r4, r5, r6, lr}
 8019e66:	4e0d      	ldr	r6, [pc, #52]	; (8019e9c <__libc_init_array+0x38>)
 8019e68:	4c0d      	ldr	r4, [pc, #52]	; (8019ea0 <__libc_init_array+0x3c>)
 8019e6a:	1ba4      	subs	r4, r4, r6
 8019e6c:	10a4      	asrs	r4, r4, #2
 8019e6e:	2500      	movs	r5, #0
 8019e70:	42a5      	cmp	r5, r4
 8019e72:	d109      	bne.n	8019e88 <__libc_init_array+0x24>
 8019e74:	4e0b      	ldr	r6, [pc, #44]	; (8019ea4 <__libc_init_array+0x40>)
 8019e76:	4c0c      	ldr	r4, [pc, #48]	; (8019ea8 <__libc_init_array+0x44>)
 8019e78:	f005 f80a 	bl	801ee90 <_init>
 8019e7c:	1ba4      	subs	r4, r4, r6
 8019e7e:	10a4      	asrs	r4, r4, #2
 8019e80:	2500      	movs	r5, #0
 8019e82:	42a5      	cmp	r5, r4
 8019e84:	d105      	bne.n	8019e92 <__libc_init_array+0x2e>
 8019e86:	bd70      	pop	{r4, r5, r6, pc}
 8019e88:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8019e8c:	4798      	blx	r3
 8019e8e:	3501      	adds	r5, #1
 8019e90:	e7ee      	b.n	8019e70 <__libc_init_array+0xc>
 8019e92:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8019e96:	4798      	blx	r3
 8019e98:	3501      	adds	r5, #1
 8019e9a:	e7f2      	b.n	8019e82 <__libc_init_array+0x1e>
 8019e9c:	08024860 	.word	0x08024860
 8019ea0:	08024860 	.word	0x08024860
 8019ea4:	08024860 	.word	0x08024860
 8019ea8:	08024864 	.word	0x08024864

08019eac <__locale_ctype_ptr_l>:
 8019eac:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8019eb0:	4770      	bx	lr
	...

08019eb4 <malloc>:
 8019eb4:	4b02      	ldr	r3, [pc, #8]	; (8019ec0 <malloc+0xc>)
 8019eb6:	4601      	mov	r1, r0
 8019eb8:	6818      	ldr	r0, [r3, #0]
 8019eba:	f000 b8a7 	b.w	801a00c <_malloc_r>
 8019ebe:	bf00      	nop
 8019ec0:	20000020 	.word	0x20000020

08019ec4 <free>:
 8019ec4:	4b02      	ldr	r3, [pc, #8]	; (8019ed0 <free+0xc>)
 8019ec6:	4601      	mov	r1, r0
 8019ec8:	6818      	ldr	r0, [r3, #0]
 8019eca:	f000 b851 	b.w	8019f70 <_free_r>
 8019ece:	bf00      	nop
 8019ed0:	20000020 	.word	0x20000020

08019ed4 <__ascii_mbtowc>:
 8019ed4:	b082      	sub	sp, #8
 8019ed6:	b901      	cbnz	r1, 8019eda <__ascii_mbtowc+0x6>
 8019ed8:	a901      	add	r1, sp, #4
 8019eda:	b142      	cbz	r2, 8019eee <__ascii_mbtowc+0x1a>
 8019edc:	b14b      	cbz	r3, 8019ef2 <__ascii_mbtowc+0x1e>
 8019ede:	7813      	ldrb	r3, [r2, #0]
 8019ee0:	600b      	str	r3, [r1, #0]
 8019ee2:	7812      	ldrb	r2, [r2, #0]
 8019ee4:	1c10      	adds	r0, r2, #0
 8019ee6:	bf18      	it	ne
 8019ee8:	2001      	movne	r0, #1
 8019eea:	b002      	add	sp, #8
 8019eec:	4770      	bx	lr
 8019eee:	4610      	mov	r0, r2
 8019ef0:	e7fb      	b.n	8019eea <__ascii_mbtowc+0x16>
 8019ef2:	f06f 0001 	mvn.w	r0, #1
 8019ef6:	e7f8      	b.n	8019eea <__ascii_mbtowc+0x16>

08019ef8 <memcmp>:
 8019ef8:	b530      	push	{r4, r5, lr}
 8019efa:	2400      	movs	r4, #0
 8019efc:	42a2      	cmp	r2, r4
 8019efe:	d101      	bne.n	8019f04 <memcmp+0xc>
 8019f00:	2000      	movs	r0, #0
 8019f02:	e007      	b.n	8019f14 <memcmp+0x1c>
 8019f04:	5d03      	ldrb	r3, [r0, r4]
 8019f06:	3401      	adds	r4, #1
 8019f08:	190d      	adds	r5, r1, r4
 8019f0a:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8019f0e:	42ab      	cmp	r3, r5
 8019f10:	d0f4      	beq.n	8019efc <memcmp+0x4>
 8019f12:	1b58      	subs	r0, r3, r5
 8019f14:	bd30      	pop	{r4, r5, pc}

08019f16 <memcpy>:
 8019f16:	b510      	push	{r4, lr}
 8019f18:	1e43      	subs	r3, r0, #1
 8019f1a:	440a      	add	r2, r1
 8019f1c:	4291      	cmp	r1, r2
 8019f1e:	d100      	bne.n	8019f22 <memcpy+0xc>
 8019f20:	bd10      	pop	{r4, pc}
 8019f22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019f26:	f803 4f01 	strb.w	r4, [r3, #1]!
 8019f2a:	e7f7      	b.n	8019f1c <memcpy+0x6>

08019f2c <memmove>:
 8019f2c:	4288      	cmp	r0, r1
 8019f2e:	b510      	push	{r4, lr}
 8019f30:	eb01 0302 	add.w	r3, r1, r2
 8019f34:	d807      	bhi.n	8019f46 <memmove+0x1a>
 8019f36:	1e42      	subs	r2, r0, #1
 8019f38:	4299      	cmp	r1, r3
 8019f3a:	d00a      	beq.n	8019f52 <memmove+0x26>
 8019f3c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019f40:	f802 4f01 	strb.w	r4, [r2, #1]!
 8019f44:	e7f8      	b.n	8019f38 <memmove+0xc>
 8019f46:	4283      	cmp	r3, r0
 8019f48:	d9f5      	bls.n	8019f36 <memmove+0xa>
 8019f4a:	1881      	adds	r1, r0, r2
 8019f4c:	1ad2      	subs	r2, r2, r3
 8019f4e:	42d3      	cmn	r3, r2
 8019f50:	d100      	bne.n	8019f54 <memmove+0x28>
 8019f52:	bd10      	pop	{r4, pc}
 8019f54:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8019f58:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8019f5c:	e7f7      	b.n	8019f4e <memmove+0x22>

08019f5e <memset>:
 8019f5e:	4402      	add	r2, r0
 8019f60:	4603      	mov	r3, r0
 8019f62:	4293      	cmp	r3, r2
 8019f64:	d100      	bne.n	8019f68 <memset+0xa>
 8019f66:	4770      	bx	lr
 8019f68:	f803 1b01 	strb.w	r1, [r3], #1
 8019f6c:	e7f9      	b.n	8019f62 <memset+0x4>
	...

08019f70 <_free_r>:
 8019f70:	b538      	push	{r3, r4, r5, lr}
 8019f72:	4605      	mov	r5, r0
 8019f74:	2900      	cmp	r1, #0
 8019f76:	d045      	beq.n	801a004 <_free_r+0x94>
 8019f78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019f7c:	1f0c      	subs	r4, r1, #4
 8019f7e:	2b00      	cmp	r3, #0
 8019f80:	bfb8      	it	lt
 8019f82:	18e4      	addlt	r4, r4, r3
 8019f84:	f7f2 fb4e 	bl	800c624 <__malloc_lock>
 8019f88:	4a1f      	ldr	r2, [pc, #124]	; (801a008 <_free_r+0x98>)
 8019f8a:	6813      	ldr	r3, [r2, #0]
 8019f8c:	4610      	mov	r0, r2
 8019f8e:	b933      	cbnz	r3, 8019f9e <_free_r+0x2e>
 8019f90:	6063      	str	r3, [r4, #4]
 8019f92:	6014      	str	r4, [r2, #0]
 8019f94:	4628      	mov	r0, r5
 8019f96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019f9a:	f7f2 bb6d 	b.w	800c678 <__malloc_unlock>
 8019f9e:	42a3      	cmp	r3, r4
 8019fa0:	d90c      	bls.n	8019fbc <_free_r+0x4c>
 8019fa2:	6821      	ldr	r1, [r4, #0]
 8019fa4:	1862      	adds	r2, r4, r1
 8019fa6:	4293      	cmp	r3, r2
 8019fa8:	bf04      	itt	eq
 8019faa:	681a      	ldreq	r2, [r3, #0]
 8019fac:	685b      	ldreq	r3, [r3, #4]
 8019fae:	6063      	str	r3, [r4, #4]
 8019fb0:	bf04      	itt	eq
 8019fb2:	1852      	addeq	r2, r2, r1
 8019fb4:	6022      	streq	r2, [r4, #0]
 8019fb6:	6004      	str	r4, [r0, #0]
 8019fb8:	e7ec      	b.n	8019f94 <_free_r+0x24>
 8019fba:	4613      	mov	r3, r2
 8019fbc:	685a      	ldr	r2, [r3, #4]
 8019fbe:	b10a      	cbz	r2, 8019fc4 <_free_r+0x54>
 8019fc0:	42a2      	cmp	r2, r4
 8019fc2:	d9fa      	bls.n	8019fba <_free_r+0x4a>
 8019fc4:	6819      	ldr	r1, [r3, #0]
 8019fc6:	1858      	adds	r0, r3, r1
 8019fc8:	42a0      	cmp	r0, r4
 8019fca:	d10b      	bne.n	8019fe4 <_free_r+0x74>
 8019fcc:	6820      	ldr	r0, [r4, #0]
 8019fce:	4401      	add	r1, r0
 8019fd0:	1858      	adds	r0, r3, r1
 8019fd2:	4282      	cmp	r2, r0
 8019fd4:	6019      	str	r1, [r3, #0]
 8019fd6:	d1dd      	bne.n	8019f94 <_free_r+0x24>
 8019fd8:	6810      	ldr	r0, [r2, #0]
 8019fda:	6852      	ldr	r2, [r2, #4]
 8019fdc:	605a      	str	r2, [r3, #4]
 8019fde:	4401      	add	r1, r0
 8019fe0:	6019      	str	r1, [r3, #0]
 8019fe2:	e7d7      	b.n	8019f94 <_free_r+0x24>
 8019fe4:	d902      	bls.n	8019fec <_free_r+0x7c>
 8019fe6:	230c      	movs	r3, #12
 8019fe8:	602b      	str	r3, [r5, #0]
 8019fea:	e7d3      	b.n	8019f94 <_free_r+0x24>
 8019fec:	6820      	ldr	r0, [r4, #0]
 8019fee:	1821      	adds	r1, r4, r0
 8019ff0:	428a      	cmp	r2, r1
 8019ff2:	bf04      	itt	eq
 8019ff4:	6811      	ldreq	r1, [r2, #0]
 8019ff6:	6852      	ldreq	r2, [r2, #4]
 8019ff8:	6062      	str	r2, [r4, #4]
 8019ffa:	bf04      	itt	eq
 8019ffc:	1809      	addeq	r1, r1, r0
 8019ffe:	6021      	streq	r1, [r4, #0]
 801a000:	605c      	str	r4, [r3, #4]
 801a002:	e7c7      	b.n	8019f94 <_free_r+0x24>
 801a004:	bd38      	pop	{r3, r4, r5, pc}
 801a006:	bf00      	nop
 801a008:	200009d0 	.word	0x200009d0

0801a00c <_malloc_r>:
 801a00c:	b570      	push	{r4, r5, r6, lr}
 801a00e:	1ccd      	adds	r5, r1, #3
 801a010:	f025 0503 	bic.w	r5, r5, #3
 801a014:	3508      	adds	r5, #8
 801a016:	2d0c      	cmp	r5, #12
 801a018:	bf38      	it	cc
 801a01a:	250c      	movcc	r5, #12
 801a01c:	2d00      	cmp	r5, #0
 801a01e:	4606      	mov	r6, r0
 801a020:	db01      	blt.n	801a026 <_malloc_r+0x1a>
 801a022:	42a9      	cmp	r1, r5
 801a024:	d903      	bls.n	801a02e <_malloc_r+0x22>
 801a026:	230c      	movs	r3, #12
 801a028:	6033      	str	r3, [r6, #0]
 801a02a:	2000      	movs	r0, #0
 801a02c:	bd70      	pop	{r4, r5, r6, pc}
 801a02e:	f7f2 faf9 	bl	800c624 <__malloc_lock>
 801a032:	4a21      	ldr	r2, [pc, #132]	; (801a0b8 <_malloc_r+0xac>)
 801a034:	6814      	ldr	r4, [r2, #0]
 801a036:	4621      	mov	r1, r4
 801a038:	b991      	cbnz	r1, 801a060 <_malloc_r+0x54>
 801a03a:	4c20      	ldr	r4, [pc, #128]	; (801a0bc <_malloc_r+0xb0>)
 801a03c:	6823      	ldr	r3, [r4, #0]
 801a03e:	b91b      	cbnz	r3, 801a048 <_malloc_r+0x3c>
 801a040:	4630      	mov	r0, r6
 801a042:	f7f2 fa93 	bl	800c56c <_sbrk_r>
 801a046:	6020      	str	r0, [r4, #0]
 801a048:	4629      	mov	r1, r5
 801a04a:	4630      	mov	r0, r6
 801a04c:	f7f2 fa8e 	bl	800c56c <_sbrk_r>
 801a050:	1c43      	adds	r3, r0, #1
 801a052:	d124      	bne.n	801a09e <_malloc_r+0x92>
 801a054:	230c      	movs	r3, #12
 801a056:	6033      	str	r3, [r6, #0]
 801a058:	4630      	mov	r0, r6
 801a05a:	f7f2 fb0d 	bl	800c678 <__malloc_unlock>
 801a05e:	e7e4      	b.n	801a02a <_malloc_r+0x1e>
 801a060:	680b      	ldr	r3, [r1, #0]
 801a062:	1b5b      	subs	r3, r3, r5
 801a064:	d418      	bmi.n	801a098 <_malloc_r+0x8c>
 801a066:	2b0b      	cmp	r3, #11
 801a068:	d90f      	bls.n	801a08a <_malloc_r+0x7e>
 801a06a:	600b      	str	r3, [r1, #0]
 801a06c:	50cd      	str	r5, [r1, r3]
 801a06e:	18cc      	adds	r4, r1, r3
 801a070:	4630      	mov	r0, r6
 801a072:	f7f2 fb01 	bl	800c678 <__malloc_unlock>
 801a076:	f104 000b 	add.w	r0, r4, #11
 801a07a:	1d23      	adds	r3, r4, #4
 801a07c:	f020 0007 	bic.w	r0, r0, #7
 801a080:	1ac3      	subs	r3, r0, r3
 801a082:	d0d3      	beq.n	801a02c <_malloc_r+0x20>
 801a084:	425a      	negs	r2, r3
 801a086:	50e2      	str	r2, [r4, r3]
 801a088:	e7d0      	b.n	801a02c <_malloc_r+0x20>
 801a08a:	428c      	cmp	r4, r1
 801a08c:	684b      	ldr	r3, [r1, #4]
 801a08e:	bf16      	itet	ne
 801a090:	6063      	strne	r3, [r4, #4]
 801a092:	6013      	streq	r3, [r2, #0]
 801a094:	460c      	movne	r4, r1
 801a096:	e7eb      	b.n	801a070 <_malloc_r+0x64>
 801a098:	460c      	mov	r4, r1
 801a09a:	6849      	ldr	r1, [r1, #4]
 801a09c:	e7cc      	b.n	801a038 <_malloc_r+0x2c>
 801a09e:	1cc4      	adds	r4, r0, #3
 801a0a0:	f024 0403 	bic.w	r4, r4, #3
 801a0a4:	42a0      	cmp	r0, r4
 801a0a6:	d005      	beq.n	801a0b4 <_malloc_r+0xa8>
 801a0a8:	1a21      	subs	r1, r4, r0
 801a0aa:	4630      	mov	r0, r6
 801a0ac:	f7f2 fa5e 	bl	800c56c <_sbrk_r>
 801a0b0:	3001      	adds	r0, #1
 801a0b2:	d0cf      	beq.n	801a054 <_malloc_r+0x48>
 801a0b4:	6025      	str	r5, [r4, #0]
 801a0b6:	e7db      	b.n	801a070 <_malloc_r+0x64>
 801a0b8:	200009d0 	.word	0x200009d0
 801a0bc:	200009d4 	.word	0x200009d4

0801a0c0 <__cvt>:
 801a0c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 801a0c2:	ed2d 8b02 	vpush	{d8}
 801a0c6:	eeb0 8b40 	vmov.f64	d8, d0
 801a0ca:	b085      	sub	sp, #20
 801a0cc:	4617      	mov	r7, r2
 801a0ce:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801a0d0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801a0d2:	ee18 2a90 	vmov	r2, s17
 801a0d6:	f025 0520 	bic.w	r5, r5, #32
 801a0da:	2a00      	cmp	r2, #0
 801a0dc:	bfb6      	itet	lt
 801a0de:	222d      	movlt	r2, #45	; 0x2d
 801a0e0:	2200      	movge	r2, #0
 801a0e2:	eeb1 8b40 	vneglt.f64	d8, d0
 801a0e6:	2d46      	cmp	r5, #70	; 0x46
 801a0e8:	460c      	mov	r4, r1
 801a0ea:	701a      	strb	r2, [r3, #0]
 801a0ec:	d004      	beq.n	801a0f8 <__cvt+0x38>
 801a0ee:	2d45      	cmp	r5, #69	; 0x45
 801a0f0:	d100      	bne.n	801a0f4 <__cvt+0x34>
 801a0f2:	3401      	adds	r4, #1
 801a0f4:	2102      	movs	r1, #2
 801a0f6:	e000      	b.n	801a0fa <__cvt+0x3a>
 801a0f8:	2103      	movs	r1, #3
 801a0fa:	ab03      	add	r3, sp, #12
 801a0fc:	9301      	str	r3, [sp, #4]
 801a0fe:	ab02      	add	r3, sp, #8
 801a100:	9300      	str	r3, [sp, #0]
 801a102:	4622      	mov	r2, r4
 801a104:	4633      	mov	r3, r6
 801a106:	eeb0 0b48 	vmov.f64	d0, d8
 801a10a:	f001 ff9d 	bl	801c048 <_dtoa_r>
 801a10e:	2d47      	cmp	r5, #71	; 0x47
 801a110:	d101      	bne.n	801a116 <__cvt+0x56>
 801a112:	07fb      	lsls	r3, r7, #31
 801a114:	d51e      	bpl.n	801a154 <__cvt+0x94>
 801a116:	2d46      	cmp	r5, #70	; 0x46
 801a118:	eb00 0304 	add.w	r3, r0, r4
 801a11c:	d10c      	bne.n	801a138 <__cvt+0x78>
 801a11e:	7802      	ldrb	r2, [r0, #0]
 801a120:	2a30      	cmp	r2, #48	; 0x30
 801a122:	d107      	bne.n	801a134 <__cvt+0x74>
 801a124:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801a128:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a12c:	bf1c      	itt	ne
 801a12e:	f1c4 0401 	rsbne	r4, r4, #1
 801a132:	6034      	strne	r4, [r6, #0]
 801a134:	6832      	ldr	r2, [r6, #0]
 801a136:	4413      	add	r3, r2
 801a138:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801a13c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a140:	d007      	beq.n	801a152 <__cvt+0x92>
 801a142:	2130      	movs	r1, #48	; 0x30
 801a144:	9a03      	ldr	r2, [sp, #12]
 801a146:	429a      	cmp	r2, r3
 801a148:	d204      	bcs.n	801a154 <__cvt+0x94>
 801a14a:	1c54      	adds	r4, r2, #1
 801a14c:	9403      	str	r4, [sp, #12]
 801a14e:	7011      	strb	r1, [r2, #0]
 801a150:	e7f8      	b.n	801a144 <__cvt+0x84>
 801a152:	9303      	str	r3, [sp, #12]
 801a154:	9b03      	ldr	r3, [sp, #12]
 801a156:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801a158:	1a1b      	subs	r3, r3, r0
 801a15a:	6013      	str	r3, [r2, #0]
 801a15c:	b005      	add	sp, #20
 801a15e:	ecbd 8b02 	vpop	{d8}
 801a162:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801a164 <__exponent>:
 801a164:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a166:	2900      	cmp	r1, #0
 801a168:	4604      	mov	r4, r0
 801a16a:	bfba      	itte	lt
 801a16c:	4249      	neglt	r1, r1
 801a16e:	232d      	movlt	r3, #45	; 0x2d
 801a170:	232b      	movge	r3, #43	; 0x2b
 801a172:	2909      	cmp	r1, #9
 801a174:	f804 2b02 	strb.w	r2, [r4], #2
 801a178:	7043      	strb	r3, [r0, #1]
 801a17a:	dd20      	ble.n	801a1be <__exponent+0x5a>
 801a17c:	f10d 0307 	add.w	r3, sp, #7
 801a180:	461f      	mov	r7, r3
 801a182:	260a      	movs	r6, #10
 801a184:	fb91 f5f6 	sdiv	r5, r1, r6
 801a188:	fb06 1115 	mls	r1, r6, r5, r1
 801a18c:	3130      	adds	r1, #48	; 0x30
 801a18e:	2d09      	cmp	r5, #9
 801a190:	f803 1c01 	strb.w	r1, [r3, #-1]
 801a194:	f103 32ff 	add.w	r2, r3, #4294967295
 801a198:	4629      	mov	r1, r5
 801a19a:	dc09      	bgt.n	801a1b0 <__exponent+0x4c>
 801a19c:	3130      	adds	r1, #48	; 0x30
 801a19e:	3b02      	subs	r3, #2
 801a1a0:	f802 1c01 	strb.w	r1, [r2, #-1]
 801a1a4:	42bb      	cmp	r3, r7
 801a1a6:	4622      	mov	r2, r4
 801a1a8:	d304      	bcc.n	801a1b4 <__exponent+0x50>
 801a1aa:	1a10      	subs	r0, r2, r0
 801a1ac:	b003      	add	sp, #12
 801a1ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a1b0:	4613      	mov	r3, r2
 801a1b2:	e7e7      	b.n	801a184 <__exponent+0x20>
 801a1b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a1b8:	f804 2b01 	strb.w	r2, [r4], #1
 801a1bc:	e7f2      	b.n	801a1a4 <__exponent+0x40>
 801a1be:	2330      	movs	r3, #48	; 0x30
 801a1c0:	4419      	add	r1, r3
 801a1c2:	7083      	strb	r3, [r0, #2]
 801a1c4:	1d02      	adds	r2, r0, #4
 801a1c6:	70c1      	strb	r1, [r0, #3]
 801a1c8:	e7ef      	b.n	801a1aa <__exponent+0x46>
 801a1ca:	0000      	movs	r0, r0
 801a1cc:	0000      	movs	r0, r0
	...

0801a1d0 <_printf_float>:
 801a1d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a1d4:	b08d      	sub	sp, #52	; 0x34
 801a1d6:	460c      	mov	r4, r1
 801a1d8:	4616      	mov	r6, r2
 801a1da:	461f      	mov	r7, r3
 801a1dc:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 801a1e0:	4605      	mov	r5, r0
 801a1e2:	f003 f855 	bl	801d290 <_localeconv_r>
 801a1e6:	f8d0 b000 	ldr.w	fp, [r0]
 801a1ea:	4658      	mov	r0, fp
 801a1ec:	f7e6 f828 	bl	8000240 <strlen>
 801a1f0:	2300      	movs	r3, #0
 801a1f2:	930a      	str	r3, [sp, #40]	; 0x28
 801a1f4:	f8d8 3000 	ldr.w	r3, [r8]
 801a1f8:	9005      	str	r0, [sp, #20]
 801a1fa:	3307      	adds	r3, #7
 801a1fc:	f023 0307 	bic.w	r3, r3, #7
 801a200:	f103 0108 	add.w	r1, r3, #8
 801a204:	f894 9018 	ldrb.w	r9, [r4, #24]
 801a208:	6822      	ldr	r2, [r4, #0]
 801a20a:	f8c8 1000 	str.w	r1, [r8]
 801a20e:	e9d3 0100 	ldrd	r0, r1, [r3]
 801a212:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 801a216:	ed9f 7ba2 	vldr	d7, [pc, #648]	; 801a4a0 <_printf_float+0x2d0>
 801a21a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 801a21e:	eeb0 6bc0 	vabs.f64	d6, d0
 801a222:	eeb4 6b47 	vcmp.f64	d6, d7
 801a226:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a22a:	dd24      	ble.n	801a276 <_printf_float+0xa6>
 801a22c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801a230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a234:	d502      	bpl.n	801a23c <_printf_float+0x6c>
 801a236:	232d      	movs	r3, #45	; 0x2d
 801a238:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801a23c:	499a      	ldr	r1, [pc, #616]	; (801a4a8 <_printf_float+0x2d8>)
 801a23e:	4b9b      	ldr	r3, [pc, #620]	; (801a4ac <_printf_float+0x2dc>)
 801a240:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 801a244:	bf8c      	ite	hi
 801a246:	4688      	movhi	r8, r1
 801a248:	4698      	movls	r8, r3
 801a24a:	f022 0204 	bic.w	r2, r2, #4
 801a24e:	2303      	movs	r3, #3
 801a250:	6123      	str	r3, [r4, #16]
 801a252:	6022      	str	r2, [r4, #0]
 801a254:	f04f 0a00 	mov.w	sl, #0
 801a258:	9700      	str	r7, [sp, #0]
 801a25a:	4633      	mov	r3, r6
 801a25c:	aa0b      	add	r2, sp, #44	; 0x2c
 801a25e:	4621      	mov	r1, r4
 801a260:	4628      	mov	r0, r5
 801a262:	f000 f9e1 	bl	801a628 <_printf_common>
 801a266:	3001      	adds	r0, #1
 801a268:	f040 8089 	bne.w	801a37e <_printf_float+0x1ae>
 801a26c:	f04f 30ff 	mov.w	r0, #4294967295
 801a270:	b00d      	add	sp, #52	; 0x34
 801a272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a276:	eeb4 0b40 	vcmp.f64	d0, d0
 801a27a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a27e:	d702      	bvc.n	801a286 <_printf_float+0xb6>
 801a280:	498b      	ldr	r1, [pc, #556]	; (801a4b0 <_printf_float+0x2e0>)
 801a282:	4b8c      	ldr	r3, [pc, #560]	; (801a4b4 <_printf_float+0x2e4>)
 801a284:	e7dc      	b.n	801a240 <_printf_float+0x70>
 801a286:	6861      	ldr	r1, [r4, #4]
 801a288:	1c4b      	adds	r3, r1, #1
 801a28a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801a28e:	ab0a      	add	r3, sp, #40	; 0x28
 801a290:	a809      	add	r0, sp, #36	; 0x24
 801a292:	d13b      	bne.n	801a30c <_printf_float+0x13c>
 801a294:	2106      	movs	r1, #6
 801a296:	6061      	str	r1, [r4, #4]
 801a298:	f04f 0c00 	mov.w	ip, #0
 801a29c:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 801a2a0:	e9cd 0900 	strd	r0, r9, [sp]
 801a2a4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801a2a8:	6022      	str	r2, [r4, #0]
 801a2aa:	6861      	ldr	r1, [r4, #4]
 801a2ac:	4628      	mov	r0, r5
 801a2ae:	f7ff ff07 	bl	801a0c0 <__cvt>
 801a2b2:	f009 03df 	and.w	r3, r9, #223	; 0xdf
 801a2b6:	2b47      	cmp	r3, #71	; 0x47
 801a2b8:	4680      	mov	r8, r0
 801a2ba:	d109      	bne.n	801a2d0 <_printf_float+0x100>
 801a2bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a2be:	1cd8      	adds	r0, r3, #3
 801a2c0:	db02      	blt.n	801a2c8 <_printf_float+0xf8>
 801a2c2:	6862      	ldr	r2, [r4, #4]
 801a2c4:	4293      	cmp	r3, r2
 801a2c6:	dd47      	ble.n	801a358 <_printf_float+0x188>
 801a2c8:	f1a9 0902 	sub.w	r9, r9, #2
 801a2cc:	fa5f f989 	uxtb.w	r9, r9
 801a2d0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801a2d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 801a2d6:	d824      	bhi.n	801a322 <_printf_float+0x152>
 801a2d8:	3901      	subs	r1, #1
 801a2da:	464a      	mov	r2, r9
 801a2dc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801a2e0:	9109      	str	r1, [sp, #36]	; 0x24
 801a2e2:	f7ff ff3f 	bl	801a164 <__exponent>
 801a2e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a2e8:	1813      	adds	r3, r2, r0
 801a2ea:	2a01      	cmp	r2, #1
 801a2ec:	4682      	mov	sl, r0
 801a2ee:	6123      	str	r3, [r4, #16]
 801a2f0:	dc02      	bgt.n	801a2f8 <_printf_float+0x128>
 801a2f2:	6822      	ldr	r2, [r4, #0]
 801a2f4:	07d1      	lsls	r1, r2, #31
 801a2f6:	d501      	bpl.n	801a2fc <_printf_float+0x12c>
 801a2f8:	3301      	adds	r3, #1
 801a2fa:	6123      	str	r3, [r4, #16]
 801a2fc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801a300:	2b00      	cmp	r3, #0
 801a302:	d0a9      	beq.n	801a258 <_printf_float+0x88>
 801a304:	232d      	movs	r3, #45	; 0x2d
 801a306:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801a30a:	e7a5      	b.n	801a258 <_printf_float+0x88>
 801a30c:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
 801a310:	f000 8178 	beq.w	801a604 <_printf_float+0x434>
 801a314:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 801a318:	d1be      	bne.n	801a298 <_printf_float+0xc8>
 801a31a:	2900      	cmp	r1, #0
 801a31c:	d1bc      	bne.n	801a298 <_printf_float+0xc8>
 801a31e:	2101      	movs	r1, #1
 801a320:	e7b9      	b.n	801a296 <_printf_float+0xc6>
 801a322:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 801a326:	d119      	bne.n	801a35c <_printf_float+0x18c>
 801a328:	2900      	cmp	r1, #0
 801a32a:	6863      	ldr	r3, [r4, #4]
 801a32c:	dd0c      	ble.n	801a348 <_printf_float+0x178>
 801a32e:	6121      	str	r1, [r4, #16]
 801a330:	b913      	cbnz	r3, 801a338 <_printf_float+0x168>
 801a332:	6822      	ldr	r2, [r4, #0]
 801a334:	07d2      	lsls	r2, r2, #31
 801a336:	d502      	bpl.n	801a33e <_printf_float+0x16e>
 801a338:	3301      	adds	r3, #1
 801a33a:	440b      	add	r3, r1
 801a33c:	6123      	str	r3, [r4, #16]
 801a33e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a340:	65a3      	str	r3, [r4, #88]	; 0x58
 801a342:	f04f 0a00 	mov.w	sl, #0
 801a346:	e7d9      	b.n	801a2fc <_printf_float+0x12c>
 801a348:	b913      	cbnz	r3, 801a350 <_printf_float+0x180>
 801a34a:	6822      	ldr	r2, [r4, #0]
 801a34c:	07d0      	lsls	r0, r2, #31
 801a34e:	d501      	bpl.n	801a354 <_printf_float+0x184>
 801a350:	3302      	adds	r3, #2
 801a352:	e7f3      	b.n	801a33c <_printf_float+0x16c>
 801a354:	2301      	movs	r3, #1
 801a356:	e7f1      	b.n	801a33c <_printf_float+0x16c>
 801a358:	f04f 0967 	mov.w	r9, #103	; 0x67
 801a35c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 801a360:	4293      	cmp	r3, r2
 801a362:	db05      	blt.n	801a370 <_printf_float+0x1a0>
 801a364:	6822      	ldr	r2, [r4, #0]
 801a366:	6123      	str	r3, [r4, #16]
 801a368:	07d1      	lsls	r1, r2, #31
 801a36a:	d5e8      	bpl.n	801a33e <_printf_float+0x16e>
 801a36c:	3301      	adds	r3, #1
 801a36e:	e7e5      	b.n	801a33c <_printf_float+0x16c>
 801a370:	2b00      	cmp	r3, #0
 801a372:	bfd4      	ite	le
 801a374:	f1c3 0302 	rsble	r3, r3, #2
 801a378:	2301      	movgt	r3, #1
 801a37a:	4413      	add	r3, r2
 801a37c:	e7de      	b.n	801a33c <_printf_float+0x16c>
 801a37e:	6823      	ldr	r3, [r4, #0]
 801a380:	055a      	lsls	r2, r3, #21
 801a382:	d407      	bmi.n	801a394 <_printf_float+0x1c4>
 801a384:	6923      	ldr	r3, [r4, #16]
 801a386:	4642      	mov	r2, r8
 801a388:	4631      	mov	r1, r6
 801a38a:	4628      	mov	r0, r5
 801a38c:	47b8      	blx	r7
 801a38e:	3001      	adds	r0, #1
 801a390:	d12a      	bne.n	801a3e8 <_printf_float+0x218>
 801a392:	e76b      	b.n	801a26c <_printf_float+0x9c>
 801a394:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801a398:	f240 80de 	bls.w	801a558 <_printf_float+0x388>
 801a39c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801a3a0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801a3a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a3a8:	d133      	bne.n	801a412 <_printf_float+0x242>
 801a3aa:	2301      	movs	r3, #1
 801a3ac:	4a42      	ldr	r2, [pc, #264]	; (801a4b8 <_printf_float+0x2e8>)
 801a3ae:	4631      	mov	r1, r6
 801a3b0:	4628      	mov	r0, r5
 801a3b2:	47b8      	blx	r7
 801a3b4:	3001      	adds	r0, #1
 801a3b6:	f43f af59 	beq.w	801a26c <_printf_float+0x9c>
 801a3ba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a3be:	429a      	cmp	r2, r3
 801a3c0:	db02      	blt.n	801a3c8 <_printf_float+0x1f8>
 801a3c2:	6823      	ldr	r3, [r4, #0]
 801a3c4:	07d8      	lsls	r0, r3, #31
 801a3c6:	d50f      	bpl.n	801a3e8 <_printf_float+0x218>
 801a3c8:	9b05      	ldr	r3, [sp, #20]
 801a3ca:	465a      	mov	r2, fp
 801a3cc:	4631      	mov	r1, r6
 801a3ce:	4628      	mov	r0, r5
 801a3d0:	47b8      	blx	r7
 801a3d2:	3001      	adds	r0, #1
 801a3d4:	f43f af4a 	beq.w	801a26c <_printf_float+0x9c>
 801a3d8:	f04f 0800 	mov.w	r8, #0
 801a3dc:	f104 091a 	add.w	r9, r4, #26
 801a3e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a3e2:	3b01      	subs	r3, #1
 801a3e4:	4543      	cmp	r3, r8
 801a3e6:	dc09      	bgt.n	801a3fc <_printf_float+0x22c>
 801a3e8:	6823      	ldr	r3, [r4, #0]
 801a3ea:	079b      	lsls	r3, r3, #30
 801a3ec:	f100 8105 	bmi.w	801a5fa <_printf_float+0x42a>
 801a3f0:	68e0      	ldr	r0, [r4, #12]
 801a3f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a3f4:	4298      	cmp	r0, r3
 801a3f6:	bfb8      	it	lt
 801a3f8:	4618      	movlt	r0, r3
 801a3fa:	e739      	b.n	801a270 <_printf_float+0xa0>
 801a3fc:	2301      	movs	r3, #1
 801a3fe:	464a      	mov	r2, r9
 801a400:	4631      	mov	r1, r6
 801a402:	4628      	mov	r0, r5
 801a404:	47b8      	blx	r7
 801a406:	3001      	adds	r0, #1
 801a408:	f43f af30 	beq.w	801a26c <_printf_float+0x9c>
 801a40c:	f108 0801 	add.w	r8, r8, #1
 801a410:	e7e6      	b.n	801a3e0 <_printf_float+0x210>
 801a412:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a414:	2b00      	cmp	r3, #0
 801a416:	dc2b      	bgt.n	801a470 <_printf_float+0x2a0>
 801a418:	2301      	movs	r3, #1
 801a41a:	4a27      	ldr	r2, [pc, #156]	; (801a4b8 <_printf_float+0x2e8>)
 801a41c:	4631      	mov	r1, r6
 801a41e:	4628      	mov	r0, r5
 801a420:	47b8      	blx	r7
 801a422:	3001      	adds	r0, #1
 801a424:	f43f af22 	beq.w	801a26c <_printf_float+0x9c>
 801a428:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a42a:	b923      	cbnz	r3, 801a436 <_printf_float+0x266>
 801a42c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a42e:	b913      	cbnz	r3, 801a436 <_printf_float+0x266>
 801a430:	6823      	ldr	r3, [r4, #0]
 801a432:	07d9      	lsls	r1, r3, #31
 801a434:	d5d8      	bpl.n	801a3e8 <_printf_float+0x218>
 801a436:	9b05      	ldr	r3, [sp, #20]
 801a438:	465a      	mov	r2, fp
 801a43a:	4631      	mov	r1, r6
 801a43c:	4628      	mov	r0, r5
 801a43e:	47b8      	blx	r7
 801a440:	3001      	adds	r0, #1
 801a442:	f43f af13 	beq.w	801a26c <_printf_float+0x9c>
 801a446:	f04f 0900 	mov.w	r9, #0
 801a44a:	f104 0a1a 	add.w	sl, r4, #26
 801a44e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a450:	425b      	negs	r3, r3
 801a452:	454b      	cmp	r3, r9
 801a454:	dc01      	bgt.n	801a45a <_printf_float+0x28a>
 801a456:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a458:	e795      	b.n	801a386 <_printf_float+0x1b6>
 801a45a:	2301      	movs	r3, #1
 801a45c:	4652      	mov	r2, sl
 801a45e:	4631      	mov	r1, r6
 801a460:	4628      	mov	r0, r5
 801a462:	47b8      	blx	r7
 801a464:	3001      	adds	r0, #1
 801a466:	f43f af01 	beq.w	801a26c <_printf_float+0x9c>
 801a46a:	f109 0901 	add.w	r9, r9, #1
 801a46e:	e7ee      	b.n	801a44e <_printf_float+0x27e>
 801a470:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a472:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801a474:	429a      	cmp	r2, r3
 801a476:	bfa8      	it	ge
 801a478:	461a      	movge	r2, r3
 801a47a:	2a00      	cmp	r2, #0
 801a47c:	4691      	mov	r9, r2
 801a47e:	dd07      	ble.n	801a490 <_printf_float+0x2c0>
 801a480:	4613      	mov	r3, r2
 801a482:	4631      	mov	r1, r6
 801a484:	4642      	mov	r2, r8
 801a486:	4628      	mov	r0, r5
 801a488:	47b8      	blx	r7
 801a48a:	3001      	adds	r0, #1
 801a48c:	f43f aeee 	beq.w	801a26c <_printf_float+0x9c>
 801a490:	f104 031a 	add.w	r3, r4, #26
 801a494:	f04f 0a00 	mov.w	sl, #0
 801a498:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801a49c:	9307      	str	r3, [sp, #28]
 801a49e:	e017      	b.n	801a4d0 <_printf_float+0x300>
 801a4a0:	ffffffff 	.word	0xffffffff
 801a4a4:	7fefffff 	.word	0x7fefffff
 801a4a8:	0802456a 	.word	0x0802456a
 801a4ac:	08024566 	.word	0x08024566
 801a4b0:	08024572 	.word	0x08024572
 801a4b4:	0802456e 	.word	0x0802456e
 801a4b8:	08024576 	.word	0x08024576
 801a4bc:	2301      	movs	r3, #1
 801a4be:	9a07      	ldr	r2, [sp, #28]
 801a4c0:	4631      	mov	r1, r6
 801a4c2:	4628      	mov	r0, r5
 801a4c4:	47b8      	blx	r7
 801a4c6:	3001      	adds	r0, #1
 801a4c8:	f43f aed0 	beq.w	801a26c <_printf_float+0x9c>
 801a4cc:	f10a 0a01 	add.w	sl, sl, #1
 801a4d0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801a4d2:	9306      	str	r3, [sp, #24]
 801a4d4:	eba3 0309 	sub.w	r3, r3, r9
 801a4d8:	4553      	cmp	r3, sl
 801a4da:	dcef      	bgt.n	801a4bc <_printf_float+0x2ec>
 801a4dc:	9b06      	ldr	r3, [sp, #24]
 801a4de:	4498      	add	r8, r3
 801a4e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a4e4:	429a      	cmp	r2, r3
 801a4e6:	db15      	blt.n	801a514 <_printf_float+0x344>
 801a4e8:	6823      	ldr	r3, [r4, #0]
 801a4ea:	07da      	lsls	r2, r3, #31
 801a4ec:	d412      	bmi.n	801a514 <_printf_float+0x344>
 801a4ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a4f0:	9a06      	ldr	r2, [sp, #24]
 801a4f2:	9909      	ldr	r1, [sp, #36]	; 0x24
 801a4f4:	1a9a      	subs	r2, r3, r2
 801a4f6:	eba3 0a01 	sub.w	sl, r3, r1
 801a4fa:	4592      	cmp	sl, r2
 801a4fc:	bfa8      	it	ge
 801a4fe:	4692      	movge	sl, r2
 801a500:	f1ba 0f00 	cmp.w	sl, #0
 801a504:	dc0e      	bgt.n	801a524 <_printf_float+0x354>
 801a506:	f04f 0800 	mov.w	r8, #0
 801a50a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801a50e:	f104 091a 	add.w	r9, r4, #26
 801a512:	e019      	b.n	801a548 <_printf_float+0x378>
 801a514:	9b05      	ldr	r3, [sp, #20]
 801a516:	465a      	mov	r2, fp
 801a518:	4631      	mov	r1, r6
 801a51a:	4628      	mov	r0, r5
 801a51c:	47b8      	blx	r7
 801a51e:	3001      	adds	r0, #1
 801a520:	d1e5      	bne.n	801a4ee <_printf_float+0x31e>
 801a522:	e6a3      	b.n	801a26c <_printf_float+0x9c>
 801a524:	4653      	mov	r3, sl
 801a526:	4642      	mov	r2, r8
 801a528:	4631      	mov	r1, r6
 801a52a:	4628      	mov	r0, r5
 801a52c:	47b8      	blx	r7
 801a52e:	3001      	adds	r0, #1
 801a530:	d1e9      	bne.n	801a506 <_printf_float+0x336>
 801a532:	e69b      	b.n	801a26c <_printf_float+0x9c>
 801a534:	2301      	movs	r3, #1
 801a536:	464a      	mov	r2, r9
 801a538:	4631      	mov	r1, r6
 801a53a:	4628      	mov	r0, r5
 801a53c:	47b8      	blx	r7
 801a53e:	3001      	adds	r0, #1
 801a540:	f43f ae94 	beq.w	801a26c <_printf_float+0x9c>
 801a544:	f108 0801 	add.w	r8, r8, #1
 801a548:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a54c:	1a9b      	subs	r3, r3, r2
 801a54e:	eba3 030a 	sub.w	r3, r3, sl
 801a552:	4543      	cmp	r3, r8
 801a554:	dcee      	bgt.n	801a534 <_printf_float+0x364>
 801a556:	e747      	b.n	801a3e8 <_printf_float+0x218>
 801a558:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a55a:	2a01      	cmp	r2, #1
 801a55c:	dc01      	bgt.n	801a562 <_printf_float+0x392>
 801a55e:	07db      	lsls	r3, r3, #31
 801a560:	d539      	bpl.n	801a5d6 <_printf_float+0x406>
 801a562:	2301      	movs	r3, #1
 801a564:	4642      	mov	r2, r8
 801a566:	4631      	mov	r1, r6
 801a568:	4628      	mov	r0, r5
 801a56a:	47b8      	blx	r7
 801a56c:	3001      	adds	r0, #1
 801a56e:	f43f ae7d 	beq.w	801a26c <_printf_float+0x9c>
 801a572:	9b05      	ldr	r3, [sp, #20]
 801a574:	465a      	mov	r2, fp
 801a576:	4631      	mov	r1, r6
 801a578:	4628      	mov	r0, r5
 801a57a:	47b8      	blx	r7
 801a57c:	3001      	adds	r0, #1
 801a57e:	f108 0801 	add.w	r8, r8, #1
 801a582:	f43f ae73 	beq.w	801a26c <_printf_float+0x9c>
 801a586:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801a58a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a58c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801a590:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a594:	f103 33ff 	add.w	r3, r3, #4294967295
 801a598:	d018      	beq.n	801a5cc <_printf_float+0x3fc>
 801a59a:	4642      	mov	r2, r8
 801a59c:	4631      	mov	r1, r6
 801a59e:	4628      	mov	r0, r5
 801a5a0:	47b8      	blx	r7
 801a5a2:	3001      	adds	r0, #1
 801a5a4:	d10e      	bne.n	801a5c4 <_printf_float+0x3f4>
 801a5a6:	e661      	b.n	801a26c <_printf_float+0x9c>
 801a5a8:	2301      	movs	r3, #1
 801a5aa:	464a      	mov	r2, r9
 801a5ac:	4631      	mov	r1, r6
 801a5ae:	4628      	mov	r0, r5
 801a5b0:	47b8      	blx	r7
 801a5b2:	3001      	adds	r0, #1
 801a5b4:	f43f ae5a 	beq.w	801a26c <_printf_float+0x9c>
 801a5b8:	f108 0801 	add.w	r8, r8, #1
 801a5bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a5be:	3b01      	subs	r3, #1
 801a5c0:	4543      	cmp	r3, r8
 801a5c2:	dcf1      	bgt.n	801a5a8 <_printf_float+0x3d8>
 801a5c4:	4653      	mov	r3, sl
 801a5c6:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801a5ca:	e6dd      	b.n	801a388 <_printf_float+0x1b8>
 801a5cc:	f04f 0800 	mov.w	r8, #0
 801a5d0:	f104 091a 	add.w	r9, r4, #26
 801a5d4:	e7f2      	b.n	801a5bc <_printf_float+0x3ec>
 801a5d6:	2301      	movs	r3, #1
 801a5d8:	e7df      	b.n	801a59a <_printf_float+0x3ca>
 801a5da:	2301      	movs	r3, #1
 801a5dc:	464a      	mov	r2, r9
 801a5de:	4631      	mov	r1, r6
 801a5e0:	4628      	mov	r0, r5
 801a5e2:	47b8      	blx	r7
 801a5e4:	3001      	adds	r0, #1
 801a5e6:	f43f ae41 	beq.w	801a26c <_printf_float+0x9c>
 801a5ea:	f108 0801 	add.w	r8, r8, #1
 801a5ee:	68e3      	ldr	r3, [r4, #12]
 801a5f0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801a5f2:	1a9b      	subs	r3, r3, r2
 801a5f4:	4543      	cmp	r3, r8
 801a5f6:	dcf0      	bgt.n	801a5da <_printf_float+0x40a>
 801a5f8:	e6fa      	b.n	801a3f0 <_printf_float+0x220>
 801a5fa:	f04f 0800 	mov.w	r8, #0
 801a5fe:	f104 0919 	add.w	r9, r4, #25
 801a602:	e7f4      	b.n	801a5ee <_printf_float+0x41e>
 801a604:	2900      	cmp	r1, #0
 801a606:	f43f ae8a 	beq.w	801a31e <_printf_float+0x14e>
 801a60a:	f04f 0c00 	mov.w	ip, #0
 801a60e:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 801a612:	e9cd 0900 	strd	r0, r9, [sp]
 801a616:	6022      	str	r2, [r4, #0]
 801a618:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801a61c:	4628      	mov	r0, r5
 801a61e:	f7ff fd4f 	bl	801a0c0 <__cvt>
 801a622:	4680      	mov	r8, r0
 801a624:	e64a      	b.n	801a2bc <_printf_float+0xec>
 801a626:	bf00      	nop

0801a628 <_printf_common>:
 801a628:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a62c:	4691      	mov	r9, r2
 801a62e:	461f      	mov	r7, r3
 801a630:	688a      	ldr	r2, [r1, #8]
 801a632:	690b      	ldr	r3, [r1, #16]
 801a634:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801a638:	4293      	cmp	r3, r2
 801a63a:	bfb8      	it	lt
 801a63c:	4613      	movlt	r3, r2
 801a63e:	f8c9 3000 	str.w	r3, [r9]
 801a642:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801a646:	4606      	mov	r6, r0
 801a648:	460c      	mov	r4, r1
 801a64a:	b112      	cbz	r2, 801a652 <_printf_common+0x2a>
 801a64c:	3301      	adds	r3, #1
 801a64e:	f8c9 3000 	str.w	r3, [r9]
 801a652:	6823      	ldr	r3, [r4, #0]
 801a654:	0699      	lsls	r1, r3, #26
 801a656:	bf42      	ittt	mi
 801a658:	f8d9 3000 	ldrmi.w	r3, [r9]
 801a65c:	3302      	addmi	r3, #2
 801a65e:	f8c9 3000 	strmi.w	r3, [r9]
 801a662:	6825      	ldr	r5, [r4, #0]
 801a664:	f015 0506 	ands.w	r5, r5, #6
 801a668:	d107      	bne.n	801a67a <_printf_common+0x52>
 801a66a:	f104 0a19 	add.w	sl, r4, #25
 801a66e:	68e3      	ldr	r3, [r4, #12]
 801a670:	f8d9 2000 	ldr.w	r2, [r9]
 801a674:	1a9b      	subs	r3, r3, r2
 801a676:	42ab      	cmp	r3, r5
 801a678:	dc28      	bgt.n	801a6cc <_printf_common+0xa4>
 801a67a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801a67e:	6822      	ldr	r2, [r4, #0]
 801a680:	3300      	adds	r3, #0
 801a682:	bf18      	it	ne
 801a684:	2301      	movne	r3, #1
 801a686:	0692      	lsls	r2, r2, #26
 801a688:	d42d      	bmi.n	801a6e6 <_printf_common+0xbe>
 801a68a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801a68e:	4639      	mov	r1, r7
 801a690:	4630      	mov	r0, r6
 801a692:	47c0      	blx	r8
 801a694:	3001      	adds	r0, #1
 801a696:	d020      	beq.n	801a6da <_printf_common+0xb2>
 801a698:	6823      	ldr	r3, [r4, #0]
 801a69a:	68e5      	ldr	r5, [r4, #12]
 801a69c:	f8d9 2000 	ldr.w	r2, [r9]
 801a6a0:	f003 0306 	and.w	r3, r3, #6
 801a6a4:	2b04      	cmp	r3, #4
 801a6a6:	bf08      	it	eq
 801a6a8:	1aad      	subeq	r5, r5, r2
 801a6aa:	68a3      	ldr	r3, [r4, #8]
 801a6ac:	6922      	ldr	r2, [r4, #16]
 801a6ae:	bf0c      	ite	eq
 801a6b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801a6b4:	2500      	movne	r5, #0
 801a6b6:	4293      	cmp	r3, r2
 801a6b8:	bfc4      	itt	gt
 801a6ba:	1a9b      	subgt	r3, r3, r2
 801a6bc:	18ed      	addgt	r5, r5, r3
 801a6be:	f04f 0900 	mov.w	r9, #0
 801a6c2:	341a      	adds	r4, #26
 801a6c4:	454d      	cmp	r5, r9
 801a6c6:	d11a      	bne.n	801a6fe <_printf_common+0xd6>
 801a6c8:	2000      	movs	r0, #0
 801a6ca:	e008      	b.n	801a6de <_printf_common+0xb6>
 801a6cc:	2301      	movs	r3, #1
 801a6ce:	4652      	mov	r2, sl
 801a6d0:	4639      	mov	r1, r7
 801a6d2:	4630      	mov	r0, r6
 801a6d4:	47c0      	blx	r8
 801a6d6:	3001      	adds	r0, #1
 801a6d8:	d103      	bne.n	801a6e2 <_printf_common+0xba>
 801a6da:	f04f 30ff 	mov.w	r0, #4294967295
 801a6de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a6e2:	3501      	adds	r5, #1
 801a6e4:	e7c3      	b.n	801a66e <_printf_common+0x46>
 801a6e6:	18e1      	adds	r1, r4, r3
 801a6e8:	1c5a      	adds	r2, r3, #1
 801a6ea:	2030      	movs	r0, #48	; 0x30
 801a6ec:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801a6f0:	4422      	add	r2, r4
 801a6f2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801a6f6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801a6fa:	3302      	adds	r3, #2
 801a6fc:	e7c5      	b.n	801a68a <_printf_common+0x62>
 801a6fe:	2301      	movs	r3, #1
 801a700:	4622      	mov	r2, r4
 801a702:	4639      	mov	r1, r7
 801a704:	4630      	mov	r0, r6
 801a706:	47c0      	blx	r8
 801a708:	3001      	adds	r0, #1
 801a70a:	d0e6      	beq.n	801a6da <_printf_common+0xb2>
 801a70c:	f109 0901 	add.w	r9, r9, #1
 801a710:	e7d8      	b.n	801a6c4 <_printf_common+0x9c>
	...

0801a714 <_printf_i>:
 801a714:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801a718:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 801a71c:	460c      	mov	r4, r1
 801a71e:	7e09      	ldrb	r1, [r1, #24]
 801a720:	b085      	sub	sp, #20
 801a722:	296e      	cmp	r1, #110	; 0x6e
 801a724:	4617      	mov	r7, r2
 801a726:	4606      	mov	r6, r0
 801a728:	4698      	mov	r8, r3
 801a72a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801a72c:	f000 80b3 	beq.w	801a896 <_printf_i+0x182>
 801a730:	d822      	bhi.n	801a778 <_printf_i+0x64>
 801a732:	2963      	cmp	r1, #99	; 0x63
 801a734:	d036      	beq.n	801a7a4 <_printf_i+0x90>
 801a736:	d80a      	bhi.n	801a74e <_printf_i+0x3a>
 801a738:	2900      	cmp	r1, #0
 801a73a:	f000 80b9 	beq.w	801a8b0 <_printf_i+0x19c>
 801a73e:	2958      	cmp	r1, #88	; 0x58
 801a740:	f000 8083 	beq.w	801a84a <_printf_i+0x136>
 801a744:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801a748:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 801a74c:	e032      	b.n	801a7b4 <_printf_i+0xa0>
 801a74e:	2964      	cmp	r1, #100	; 0x64
 801a750:	d001      	beq.n	801a756 <_printf_i+0x42>
 801a752:	2969      	cmp	r1, #105	; 0x69
 801a754:	d1f6      	bne.n	801a744 <_printf_i+0x30>
 801a756:	6820      	ldr	r0, [r4, #0]
 801a758:	6813      	ldr	r3, [r2, #0]
 801a75a:	0605      	lsls	r5, r0, #24
 801a75c:	f103 0104 	add.w	r1, r3, #4
 801a760:	d52a      	bpl.n	801a7b8 <_printf_i+0xa4>
 801a762:	681b      	ldr	r3, [r3, #0]
 801a764:	6011      	str	r1, [r2, #0]
 801a766:	2b00      	cmp	r3, #0
 801a768:	da03      	bge.n	801a772 <_printf_i+0x5e>
 801a76a:	222d      	movs	r2, #45	; 0x2d
 801a76c:	425b      	negs	r3, r3
 801a76e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801a772:	486f      	ldr	r0, [pc, #444]	; (801a930 <_printf_i+0x21c>)
 801a774:	220a      	movs	r2, #10
 801a776:	e039      	b.n	801a7ec <_printf_i+0xd8>
 801a778:	2973      	cmp	r1, #115	; 0x73
 801a77a:	f000 809d 	beq.w	801a8b8 <_printf_i+0x1a4>
 801a77e:	d808      	bhi.n	801a792 <_printf_i+0x7e>
 801a780:	296f      	cmp	r1, #111	; 0x6f
 801a782:	d020      	beq.n	801a7c6 <_printf_i+0xb2>
 801a784:	2970      	cmp	r1, #112	; 0x70
 801a786:	d1dd      	bne.n	801a744 <_printf_i+0x30>
 801a788:	6823      	ldr	r3, [r4, #0]
 801a78a:	f043 0320 	orr.w	r3, r3, #32
 801a78e:	6023      	str	r3, [r4, #0]
 801a790:	e003      	b.n	801a79a <_printf_i+0x86>
 801a792:	2975      	cmp	r1, #117	; 0x75
 801a794:	d017      	beq.n	801a7c6 <_printf_i+0xb2>
 801a796:	2978      	cmp	r1, #120	; 0x78
 801a798:	d1d4      	bne.n	801a744 <_printf_i+0x30>
 801a79a:	2378      	movs	r3, #120	; 0x78
 801a79c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801a7a0:	4864      	ldr	r0, [pc, #400]	; (801a934 <_printf_i+0x220>)
 801a7a2:	e055      	b.n	801a850 <_printf_i+0x13c>
 801a7a4:	6813      	ldr	r3, [r2, #0]
 801a7a6:	1d19      	adds	r1, r3, #4
 801a7a8:	681b      	ldr	r3, [r3, #0]
 801a7aa:	6011      	str	r1, [r2, #0]
 801a7ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801a7b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801a7b4:	2301      	movs	r3, #1
 801a7b6:	e08c      	b.n	801a8d2 <_printf_i+0x1be>
 801a7b8:	681b      	ldr	r3, [r3, #0]
 801a7ba:	6011      	str	r1, [r2, #0]
 801a7bc:	f010 0f40 	tst.w	r0, #64	; 0x40
 801a7c0:	bf18      	it	ne
 801a7c2:	b21b      	sxthne	r3, r3
 801a7c4:	e7cf      	b.n	801a766 <_printf_i+0x52>
 801a7c6:	6813      	ldr	r3, [r2, #0]
 801a7c8:	6825      	ldr	r5, [r4, #0]
 801a7ca:	1d18      	adds	r0, r3, #4
 801a7cc:	6010      	str	r0, [r2, #0]
 801a7ce:	0628      	lsls	r0, r5, #24
 801a7d0:	d501      	bpl.n	801a7d6 <_printf_i+0xc2>
 801a7d2:	681b      	ldr	r3, [r3, #0]
 801a7d4:	e002      	b.n	801a7dc <_printf_i+0xc8>
 801a7d6:	0668      	lsls	r0, r5, #25
 801a7d8:	d5fb      	bpl.n	801a7d2 <_printf_i+0xbe>
 801a7da:	881b      	ldrh	r3, [r3, #0]
 801a7dc:	4854      	ldr	r0, [pc, #336]	; (801a930 <_printf_i+0x21c>)
 801a7de:	296f      	cmp	r1, #111	; 0x6f
 801a7e0:	bf14      	ite	ne
 801a7e2:	220a      	movne	r2, #10
 801a7e4:	2208      	moveq	r2, #8
 801a7e6:	2100      	movs	r1, #0
 801a7e8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801a7ec:	6865      	ldr	r5, [r4, #4]
 801a7ee:	60a5      	str	r5, [r4, #8]
 801a7f0:	2d00      	cmp	r5, #0
 801a7f2:	f2c0 8095 	blt.w	801a920 <_printf_i+0x20c>
 801a7f6:	6821      	ldr	r1, [r4, #0]
 801a7f8:	f021 0104 	bic.w	r1, r1, #4
 801a7fc:	6021      	str	r1, [r4, #0]
 801a7fe:	2b00      	cmp	r3, #0
 801a800:	d13d      	bne.n	801a87e <_printf_i+0x16a>
 801a802:	2d00      	cmp	r5, #0
 801a804:	f040 808e 	bne.w	801a924 <_printf_i+0x210>
 801a808:	4665      	mov	r5, ip
 801a80a:	2a08      	cmp	r2, #8
 801a80c:	d10b      	bne.n	801a826 <_printf_i+0x112>
 801a80e:	6823      	ldr	r3, [r4, #0]
 801a810:	07db      	lsls	r3, r3, #31
 801a812:	d508      	bpl.n	801a826 <_printf_i+0x112>
 801a814:	6923      	ldr	r3, [r4, #16]
 801a816:	6862      	ldr	r2, [r4, #4]
 801a818:	429a      	cmp	r2, r3
 801a81a:	bfde      	ittt	le
 801a81c:	2330      	movle	r3, #48	; 0x30
 801a81e:	f805 3c01 	strble.w	r3, [r5, #-1]
 801a822:	f105 35ff 	addle.w	r5, r5, #4294967295
 801a826:	ebac 0305 	sub.w	r3, ip, r5
 801a82a:	6123      	str	r3, [r4, #16]
 801a82c:	f8cd 8000 	str.w	r8, [sp]
 801a830:	463b      	mov	r3, r7
 801a832:	aa03      	add	r2, sp, #12
 801a834:	4621      	mov	r1, r4
 801a836:	4630      	mov	r0, r6
 801a838:	f7ff fef6 	bl	801a628 <_printf_common>
 801a83c:	3001      	adds	r0, #1
 801a83e:	d14d      	bne.n	801a8dc <_printf_i+0x1c8>
 801a840:	f04f 30ff 	mov.w	r0, #4294967295
 801a844:	b005      	add	sp, #20
 801a846:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a84a:	4839      	ldr	r0, [pc, #228]	; (801a930 <_printf_i+0x21c>)
 801a84c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 801a850:	6813      	ldr	r3, [r2, #0]
 801a852:	6821      	ldr	r1, [r4, #0]
 801a854:	1d1d      	adds	r5, r3, #4
 801a856:	681b      	ldr	r3, [r3, #0]
 801a858:	6015      	str	r5, [r2, #0]
 801a85a:	060a      	lsls	r2, r1, #24
 801a85c:	d50b      	bpl.n	801a876 <_printf_i+0x162>
 801a85e:	07ca      	lsls	r2, r1, #31
 801a860:	bf44      	itt	mi
 801a862:	f041 0120 	orrmi.w	r1, r1, #32
 801a866:	6021      	strmi	r1, [r4, #0]
 801a868:	b91b      	cbnz	r3, 801a872 <_printf_i+0x15e>
 801a86a:	6822      	ldr	r2, [r4, #0]
 801a86c:	f022 0220 	bic.w	r2, r2, #32
 801a870:	6022      	str	r2, [r4, #0]
 801a872:	2210      	movs	r2, #16
 801a874:	e7b7      	b.n	801a7e6 <_printf_i+0xd2>
 801a876:	064d      	lsls	r5, r1, #25
 801a878:	bf48      	it	mi
 801a87a:	b29b      	uxthmi	r3, r3
 801a87c:	e7ef      	b.n	801a85e <_printf_i+0x14a>
 801a87e:	4665      	mov	r5, ip
 801a880:	fbb3 f1f2 	udiv	r1, r3, r2
 801a884:	fb02 3311 	mls	r3, r2, r1, r3
 801a888:	5cc3      	ldrb	r3, [r0, r3]
 801a88a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801a88e:	460b      	mov	r3, r1
 801a890:	2900      	cmp	r1, #0
 801a892:	d1f5      	bne.n	801a880 <_printf_i+0x16c>
 801a894:	e7b9      	b.n	801a80a <_printf_i+0xf6>
 801a896:	6813      	ldr	r3, [r2, #0]
 801a898:	6825      	ldr	r5, [r4, #0]
 801a89a:	6961      	ldr	r1, [r4, #20]
 801a89c:	1d18      	adds	r0, r3, #4
 801a89e:	6010      	str	r0, [r2, #0]
 801a8a0:	0628      	lsls	r0, r5, #24
 801a8a2:	681b      	ldr	r3, [r3, #0]
 801a8a4:	d501      	bpl.n	801a8aa <_printf_i+0x196>
 801a8a6:	6019      	str	r1, [r3, #0]
 801a8a8:	e002      	b.n	801a8b0 <_printf_i+0x19c>
 801a8aa:	066a      	lsls	r2, r5, #25
 801a8ac:	d5fb      	bpl.n	801a8a6 <_printf_i+0x192>
 801a8ae:	8019      	strh	r1, [r3, #0]
 801a8b0:	2300      	movs	r3, #0
 801a8b2:	6123      	str	r3, [r4, #16]
 801a8b4:	4665      	mov	r5, ip
 801a8b6:	e7b9      	b.n	801a82c <_printf_i+0x118>
 801a8b8:	6813      	ldr	r3, [r2, #0]
 801a8ba:	1d19      	adds	r1, r3, #4
 801a8bc:	6011      	str	r1, [r2, #0]
 801a8be:	681d      	ldr	r5, [r3, #0]
 801a8c0:	6862      	ldr	r2, [r4, #4]
 801a8c2:	2100      	movs	r1, #0
 801a8c4:	4628      	mov	r0, r5
 801a8c6:	f7e5 fcc3 	bl	8000250 <memchr>
 801a8ca:	b108      	cbz	r0, 801a8d0 <_printf_i+0x1bc>
 801a8cc:	1b40      	subs	r0, r0, r5
 801a8ce:	6060      	str	r0, [r4, #4]
 801a8d0:	6863      	ldr	r3, [r4, #4]
 801a8d2:	6123      	str	r3, [r4, #16]
 801a8d4:	2300      	movs	r3, #0
 801a8d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801a8da:	e7a7      	b.n	801a82c <_printf_i+0x118>
 801a8dc:	6923      	ldr	r3, [r4, #16]
 801a8de:	462a      	mov	r2, r5
 801a8e0:	4639      	mov	r1, r7
 801a8e2:	4630      	mov	r0, r6
 801a8e4:	47c0      	blx	r8
 801a8e6:	3001      	adds	r0, #1
 801a8e8:	d0aa      	beq.n	801a840 <_printf_i+0x12c>
 801a8ea:	6823      	ldr	r3, [r4, #0]
 801a8ec:	079b      	lsls	r3, r3, #30
 801a8ee:	d413      	bmi.n	801a918 <_printf_i+0x204>
 801a8f0:	68e0      	ldr	r0, [r4, #12]
 801a8f2:	9b03      	ldr	r3, [sp, #12]
 801a8f4:	4298      	cmp	r0, r3
 801a8f6:	bfb8      	it	lt
 801a8f8:	4618      	movlt	r0, r3
 801a8fa:	e7a3      	b.n	801a844 <_printf_i+0x130>
 801a8fc:	2301      	movs	r3, #1
 801a8fe:	464a      	mov	r2, r9
 801a900:	4639      	mov	r1, r7
 801a902:	4630      	mov	r0, r6
 801a904:	47c0      	blx	r8
 801a906:	3001      	adds	r0, #1
 801a908:	d09a      	beq.n	801a840 <_printf_i+0x12c>
 801a90a:	3501      	adds	r5, #1
 801a90c:	68e3      	ldr	r3, [r4, #12]
 801a90e:	9a03      	ldr	r2, [sp, #12]
 801a910:	1a9b      	subs	r3, r3, r2
 801a912:	42ab      	cmp	r3, r5
 801a914:	dcf2      	bgt.n	801a8fc <_printf_i+0x1e8>
 801a916:	e7eb      	b.n	801a8f0 <_printf_i+0x1dc>
 801a918:	2500      	movs	r5, #0
 801a91a:	f104 0919 	add.w	r9, r4, #25
 801a91e:	e7f5      	b.n	801a90c <_printf_i+0x1f8>
 801a920:	2b00      	cmp	r3, #0
 801a922:	d1ac      	bne.n	801a87e <_printf_i+0x16a>
 801a924:	7803      	ldrb	r3, [r0, #0]
 801a926:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801a92a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801a92e:	e76c      	b.n	801a80a <_printf_i+0xf6>
 801a930:	08024578 	.word	0x08024578
 801a934:	08024589 	.word	0x08024589

0801a938 <_scanf_float>:
 801a938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a93c:	469a      	mov	sl, r3
 801a93e:	688b      	ldr	r3, [r1, #8]
 801a940:	4616      	mov	r6, r2
 801a942:	1e5a      	subs	r2, r3, #1
 801a944:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801a948:	b087      	sub	sp, #28
 801a94a:	bf83      	ittte	hi
 801a94c:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 801a950:	189b      	addhi	r3, r3, r2
 801a952:	9301      	strhi	r3, [sp, #4]
 801a954:	2300      	movls	r3, #0
 801a956:	bf86      	itte	hi
 801a958:	f240 135d 	movwhi	r3, #349	; 0x15d
 801a95c:	608b      	strhi	r3, [r1, #8]
 801a95e:	9301      	strls	r3, [sp, #4]
 801a960:	680b      	ldr	r3, [r1, #0]
 801a962:	4688      	mov	r8, r1
 801a964:	f04f 0b00 	mov.w	fp, #0
 801a968:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801a96c:	f848 3b1c 	str.w	r3, [r8], #28
 801a970:	e9cd bb03 	strd	fp, fp, [sp, #12]
 801a974:	4607      	mov	r7, r0
 801a976:	460c      	mov	r4, r1
 801a978:	4645      	mov	r5, r8
 801a97a:	465a      	mov	r2, fp
 801a97c:	46d9      	mov	r9, fp
 801a97e:	f8cd b008 	str.w	fp, [sp, #8]
 801a982:	68a1      	ldr	r1, [r4, #8]
 801a984:	b181      	cbz	r1, 801a9a8 <_scanf_float+0x70>
 801a986:	6833      	ldr	r3, [r6, #0]
 801a988:	781b      	ldrb	r3, [r3, #0]
 801a98a:	2b49      	cmp	r3, #73	; 0x49
 801a98c:	d071      	beq.n	801aa72 <_scanf_float+0x13a>
 801a98e:	d84d      	bhi.n	801aa2c <_scanf_float+0xf4>
 801a990:	2b39      	cmp	r3, #57	; 0x39
 801a992:	d840      	bhi.n	801aa16 <_scanf_float+0xde>
 801a994:	2b31      	cmp	r3, #49	; 0x31
 801a996:	f080 8088 	bcs.w	801aaaa <_scanf_float+0x172>
 801a99a:	2b2d      	cmp	r3, #45	; 0x2d
 801a99c:	f000 8090 	beq.w	801aac0 <_scanf_float+0x188>
 801a9a0:	d815      	bhi.n	801a9ce <_scanf_float+0x96>
 801a9a2:	2b2b      	cmp	r3, #43	; 0x2b
 801a9a4:	f000 808c 	beq.w	801aac0 <_scanf_float+0x188>
 801a9a8:	f1b9 0f00 	cmp.w	r9, #0
 801a9ac:	d003      	beq.n	801a9b6 <_scanf_float+0x7e>
 801a9ae:	6823      	ldr	r3, [r4, #0]
 801a9b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801a9b4:	6023      	str	r3, [r4, #0]
 801a9b6:	3a01      	subs	r2, #1
 801a9b8:	2a01      	cmp	r2, #1
 801a9ba:	f200 80ea 	bhi.w	801ab92 <_scanf_float+0x25a>
 801a9be:	4545      	cmp	r5, r8
 801a9c0:	f200 80dc 	bhi.w	801ab7c <_scanf_float+0x244>
 801a9c4:	2601      	movs	r6, #1
 801a9c6:	4630      	mov	r0, r6
 801a9c8:	b007      	add	sp, #28
 801a9ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a9ce:	2b2e      	cmp	r3, #46	; 0x2e
 801a9d0:	f000 809f 	beq.w	801ab12 <_scanf_float+0x1da>
 801a9d4:	2b30      	cmp	r3, #48	; 0x30
 801a9d6:	d1e7      	bne.n	801a9a8 <_scanf_float+0x70>
 801a9d8:	6820      	ldr	r0, [r4, #0]
 801a9da:	f410 7f80 	tst.w	r0, #256	; 0x100
 801a9de:	d064      	beq.n	801aaaa <_scanf_float+0x172>
 801a9e0:	9b01      	ldr	r3, [sp, #4]
 801a9e2:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 801a9e6:	6020      	str	r0, [r4, #0]
 801a9e8:	f109 0901 	add.w	r9, r9, #1
 801a9ec:	b11b      	cbz	r3, 801a9f6 <_scanf_float+0xbe>
 801a9ee:	3b01      	subs	r3, #1
 801a9f0:	3101      	adds	r1, #1
 801a9f2:	9301      	str	r3, [sp, #4]
 801a9f4:	60a1      	str	r1, [r4, #8]
 801a9f6:	68a3      	ldr	r3, [r4, #8]
 801a9f8:	3b01      	subs	r3, #1
 801a9fa:	60a3      	str	r3, [r4, #8]
 801a9fc:	6923      	ldr	r3, [r4, #16]
 801a9fe:	3301      	adds	r3, #1
 801aa00:	6123      	str	r3, [r4, #16]
 801aa02:	6873      	ldr	r3, [r6, #4]
 801aa04:	3b01      	subs	r3, #1
 801aa06:	2b00      	cmp	r3, #0
 801aa08:	6073      	str	r3, [r6, #4]
 801aa0a:	f340 80ac 	ble.w	801ab66 <_scanf_float+0x22e>
 801aa0e:	6833      	ldr	r3, [r6, #0]
 801aa10:	3301      	adds	r3, #1
 801aa12:	6033      	str	r3, [r6, #0]
 801aa14:	e7b5      	b.n	801a982 <_scanf_float+0x4a>
 801aa16:	2b45      	cmp	r3, #69	; 0x45
 801aa18:	f000 8085 	beq.w	801ab26 <_scanf_float+0x1ee>
 801aa1c:	2b46      	cmp	r3, #70	; 0x46
 801aa1e:	d06a      	beq.n	801aaf6 <_scanf_float+0x1be>
 801aa20:	2b41      	cmp	r3, #65	; 0x41
 801aa22:	d1c1      	bne.n	801a9a8 <_scanf_float+0x70>
 801aa24:	2a01      	cmp	r2, #1
 801aa26:	d1bf      	bne.n	801a9a8 <_scanf_float+0x70>
 801aa28:	2202      	movs	r2, #2
 801aa2a:	e046      	b.n	801aaba <_scanf_float+0x182>
 801aa2c:	2b65      	cmp	r3, #101	; 0x65
 801aa2e:	d07a      	beq.n	801ab26 <_scanf_float+0x1ee>
 801aa30:	d818      	bhi.n	801aa64 <_scanf_float+0x12c>
 801aa32:	2b54      	cmp	r3, #84	; 0x54
 801aa34:	d066      	beq.n	801ab04 <_scanf_float+0x1cc>
 801aa36:	d811      	bhi.n	801aa5c <_scanf_float+0x124>
 801aa38:	2b4e      	cmp	r3, #78	; 0x4e
 801aa3a:	d1b5      	bne.n	801a9a8 <_scanf_float+0x70>
 801aa3c:	2a00      	cmp	r2, #0
 801aa3e:	d146      	bne.n	801aace <_scanf_float+0x196>
 801aa40:	f1b9 0f00 	cmp.w	r9, #0
 801aa44:	d145      	bne.n	801aad2 <_scanf_float+0x19a>
 801aa46:	6821      	ldr	r1, [r4, #0]
 801aa48:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 801aa4c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 801aa50:	d13f      	bne.n	801aad2 <_scanf_float+0x19a>
 801aa52:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801aa56:	6021      	str	r1, [r4, #0]
 801aa58:	2201      	movs	r2, #1
 801aa5a:	e02e      	b.n	801aaba <_scanf_float+0x182>
 801aa5c:	2b59      	cmp	r3, #89	; 0x59
 801aa5e:	d01e      	beq.n	801aa9e <_scanf_float+0x166>
 801aa60:	2b61      	cmp	r3, #97	; 0x61
 801aa62:	e7de      	b.n	801aa22 <_scanf_float+0xea>
 801aa64:	2b6e      	cmp	r3, #110	; 0x6e
 801aa66:	d0e9      	beq.n	801aa3c <_scanf_float+0x104>
 801aa68:	d815      	bhi.n	801aa96 <_scanf_float+0x15e>
 801aa6a:	2b66      	cmp	r3, #102	; 0x66
 801aa6c:	d043      	beq.n	801aaf6 <_scanf_float+0x1be>
 801aa6e:	2b69      	cmp	r3, #105	; 0x69
 801aa70:	d19a      	bne.n	801a9a8 <_scanf_float+0x70>
 801aa72:	f1bb 0f00 	cmp.w	fp, #0
 801aa76:	d138      	bne.n	801aaea <_scanf_float+0x1b2>
 801aa78:	f1b9 0f00 	cmp.w	r9, #0
 801aa7c:	d197      	bne.n	801a9ae <_scanf_float+0x76>
 801aa7e:	6821      	ldr	r1, [r4, #0]
 801aa80:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 801aa84:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 801aa88:	d195      	bne.n	801a9b6 <_scanf_float+0x7e>
 801aa8a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801aa8e:	6021      	str	r1, [r4, #0]
 801aa90:	f04f 0b01 	mov.w	fp, #1
 801aa94:	e011      	b.n	801aaba <_scanf_float+0x182>
 801aa96:	2b74      	cmp	r3, #116	; 0x74
 801aa98:	d034      	beq.n	801ab04 <_scanf_float+0x1cc>
 801aa9a:	2b79      	cmp	r3, #121	; 0x79
 801aa9c:	d184      	bne.n	801a9a8 <_scanf_float+0x70>
 801aa9e:	f1bb 0f07 	cmp.w	fp, #7
 801aaa2:	d181      	bne.n	801a9a8 <_scanf_float+0x70>
 801aaa4:	f04f 0b08 	mov.w	fp, #8
 801aaa8:	e007      	b.n	801aaba <_scanf_float+0x182>
 801aaaa:	eb12 0f0b 	cmn.w	r2, fp
 801aaae:	f47f af7b 	bne.w	801a9a8 <_scanf_float+0x70>
 801aab2:	6821      	ldr	r1, [r4, #0]
 801aab4:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 801aab8:	6021      	str	r1, [r4, #0]
 801aaba:	702b      	strb	r3, [r5, #0]
 801aabc:	3501      	adds	r5, #1
 801aabe:	e79a      	b.n	801a9f6 <_scanf_float+0xbe>
 801aac0:	6821      	ldr	r1, [r4, #0]
 801aac2:	0608      	lsls	r0, r1, #24
 801aac4:	f57f af70 	bpl.w	801a9a8 <_scanf_float+0x70>
 801aac8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 801aacc:	e7f4      	b.n	801aab8 <_scanf_float+0x180>
 801aace:	2a02      	cmp	r2, #2
 801aad0:	d047      	beq.n	801ab62 <_scanf_float+0x22a>
 801aad2:	f1bb 0f01 	cmp.w	fp, #1
 801aad6:	d003      	beq.n	801aae0 <_scanf_float+0x1a8>
 801aad8:	f1bb 0f04 	cmp.w	fp, #4
 801aadc:	f47f af64 	bne.w	801a9a8 <_scanf_float+0x70>
 801aae0:	f10b 0b01 	add.w	fp, fp, #1
 801aae4:	fa5f fb8b 	uxtb.w	fp, fp
 801aae8:	e7e7      	b.n	801aaba <_scanf_float+0x182>
 801aaea:	f1bb 0f03 	cmp.w	fp, #3
 801aaee:	d0f7      	beq.n	801aae0 <_scanf_float+0x1a8>
 801aaf0:	f1bb 0f05 	cmp.w	fp, #5
 801aaf4:	e7f2      	b.n	801aadc <_scanf_float+0x1a4>
 801aaf6:	f1bb 0f02 	cmp.w	fp, #2
 801aafa:	f47f af55 	bne.w	801a9a8 <_scanf_float+0x70>
 801aafe:	f04f 0b03 	mov.w	fp, #3
 801ab02:	e7da      	b.n	801aaba <_scanf_float+0x182>
 801ab04:	f1bb 0f06 	cmp.w	fp, #6
 801ab08:	f47f af4e 	bne.w	801a9a8 <_scanf_float+0x70>
 801ab0c:	f04f 0b07 	mov.w	fp, #7
 801ab10:	e7d3      	b.n	801aaba <_scanf_float+0x182>
 801ab12:	6821      	ldr	r1, [r4, #0]
 801ab14:	0588      	lsls	r0, r1, #22
 801ab16:	f57f af47 	bpl.w	801a9a8 <_scanf_float+0x70>
 801ab1a:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 801ab1e:	6021      	str	r1, [r4, #0]
 801ab20:	f8cd 9008 	str.w	r9, [sp, #8]
 801ab24:	e7c9      	b.n	801aaba <_scanf_float+0x182>
 801ab26:	6821      	ldr	r1, [r4, #0]
 801ab28:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 801ab2c:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 801ab30:	d006      	beq.n	801ab40 <_scanf_float+0x208>
 801ab32:	0548      	lsls	r0, r1, #21
 801ab34:	f57f af38 	bpl.w	801a9a8 <_scanf_float+0x70>
 801ab38:	f1b9 0f00 	cmp.w	r9, #0
 801ab3c:	f43f af3b 	beq.w	801a9b6 <_scanf_float+0x7e>
 801ab40:	0588      	lsls	r0, r1, #22
 801ab42:	bf58      	it	pl
 801ab44:	9802      	ldrpl	r0, [sp, #8]
 801ab46:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801ab4a:	bf58      	it	pl
 801ab4c:	eba9 0000 	subpl.w	r0, r9, r0
 801ab50:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 801ab54:	bf58      	it	pl
 801ab56:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 801ab5a:	6021      	str	r1, [r4, #0]
 801ab5c:	f04f 0900 	mov.w	r9, #0
 801ab60:	e7ab      	b.n	801aaba <_scanf_float+0x182>
 801ab62:	2203      	movs	r2, #3
 801ab64:	e7a9      	b.n	801aaba <_scanf_float+0x182>
 801ab66:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801ab6a:	9205      	str	r2, [sp, #20]
 801ab6c:	4631      	mov	r1, r6
 801ab6e:	4638      	mov	r0, r7
 801ab70:	4798      	blx	r3
 801ab72:	9a05      	ldr	r2, [sp, #20]
 801ab74:	2800      	cmp	r0, #0
 801ab76:	f43f af04 	beq.w	801a982 <_scanf_float+0x4a>
 801ab7a:	e715      	b.n	801a9a8 <_scanf_float+0x70>
 801ab7c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801ab80:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801ab84:	4632      	mov	r2, r6
 801ab86:	4638      	mov	r0, r7
 801ab88:	4798      	blx	r3
 801ab8a:	6923      	ldr	r3, [r4, #16]
 801ab8c:	3b01      	subs	r3, #1
 801ab8e:	6123      	str	r3, [r4, #16]
 801ab90:	e715      	b.n	801a9be <_scanf_float+0x86>
 801ab92:	f10b 33ff 	add.w	r3, fp, #4294967295
 801ab96:	2b06      	cmp	r3, #6
 801ab98:	d80a      	bhi.n	801abb0 <_scanf_float+0x278>
 801ab9a:	f1bb 0f02 	cmp.w	fp, #2
 801ab9e:	d966      	bls.n	801ac6e <_scanf_float+0x336>
 801aba0:	f1ab 0b03 	sub.w	fp, fp, #3
 801aba4:	fa5f fb8b 	uxtb.w	fp, fp
 801aba8:	eba5 0b0b 	sub.w	fp, r5, fp
 801abac:	455d      	cmp	r5, fp
 801abae:	d149      	bne.n	801ac44 <_scanf_float+0x30c>
 801abb0:	6823      	ldr	r3, [r4, #0]
 801abb2:	05da      	lsls	r2, r3, #23
 801abb4:	d51f      	bpl.n	801abf6 <_scanf_float+0x2be>
 801abb6:	055b      	lsls	r3, r3, #21
 801abb8:	d466      	bmi.n	801ac88 <_scanf_float+0x350>
 801abba:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801abbe:	6923      	ldr	r3, [r4, #16]
 801abc0:	2965      	cmp	r1, #101	; 0x65
 801abc2:	f103 33ff 	add.w	r3, r3, #4294967295
 801abc6:	f105 3bff 	add.w	fp, r5, #4294967295
 801abca:	6123      	str	r3, [r4, #16]
 801abcc:	d00d      	beq.n	801abea <_scanf_float+0x2b2>
 801abce:	2945      	cmp	r1, #69	; 0x45
 801abd0:	d00b      	beq.n	801abea <_scanf_float+0x2b2>
 801abd2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801abd6:	4632      	mov	r2, r6
 801abd8:	4638      	mov	r0, r7
 801abda:	4798      	blx	r3
 801abdc:	6923      	ldr	r3, [r4, #16]
 801abde:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 801abe2:	3b01      	subs	r3, #1
 801abe4:	f1a5 0b02 	sub.w	fp, r5, #2
 801abe8:	6123      	str	r3, [r4, #16]
 801abea:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801abee:	4632      	mov	r2, r6
 801abf0:	4638      	mov	r0, r7
 801abf2:	4798      	blx	r3
 801abf4:	465d      	mov	r5, fp
 801abf6:	6826      	ldr	r6, [r4, #0]
 801abf8:	f016 0610 	ands.w	r6, r6, #16
 801abfc:	d170      	bne.n	801ace0 <_scanf_float+0x3a8>
 801abfe:	702e      	strb	r6, [r5, #0]
 801ac00:	6823      	ldr	r3, [r4, #0]
 801ac02:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801ac06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801ac0a:	d140      	bne.n	801ac8e <_scanf_float+0x356>
 801ac0c:	9b02      	ldr	r3, [sp, #8]
 801ac0e:	eba9 0303 	sub.w	r3, r9, r3
 801ac12:	425a      	negs	r2, r3
 801ac14:	2b00      	cmp	r3, #0
 801ac16:	d147      	bne.n	801aca8 <_scanf_float+0x370>
 801ac18:	2200      	movs	r2, #0
 801ac1a:	4638      	mov	r0, r7
 801ac1c:	4641      	mov	r1, r8
 801ac1e:	f000 fff7 	bl	801bc10 <_strtod_r>
 801ac22:	6820      	ldr	r0, [r4, #0]
 801ac24:	f8da 3000 	ldr.w	r3, [sl]
 801ac28:	f010 0f02 	tst.w	r0, #2
 801ac2c:	f103 0204 	add.w	r2, r3, #4
 801ac30:	f8ca 2000 	str.w	r2, [sl]
 801ac34:	d043      	beq.n	801acbe <_scanf_float+0x386>
 801ac36:	681b      	ldr	r3, [r3, #0]
 801ac38:	ed83 0b00 	vstr	d0, [r3]
 801ac3c:	68e3      	ldr	r3, [r4, #12]
 801ac3e:	3301      	adds	r3, #1
 801ac40:	60e3      	str	r3, [r4, #12]
 801ac42:	e6c0      	b.n	801a9c6 <_scanf_float+0x8e>
 801ac44:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801ac48:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801ac4c:	4632      	mov	r2, r6
 801ac4e:	4638      	mov	r0, r7
 801ac50:	4798      	blx	r3
 801ac52:	6923      	ldr	r3, [r4, #16]
 801ac54:	3b01      	subs	r3, #1
 801ac56:	6123      	str	r3, [r4, #16]
 801ac58:	e7a8      	b.n	801abac <_scanf_float+0x274>
 801ac5a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801ac5e:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801ac62:	4632      	mov	r2, r6
 801ac64:	4638      	mov	r0, r7
 801ac66:	4798      	blx	r3
 801ac68:	6923      	ldr	r3, [r4, #16]
 801ac6a:	3b01      	subs	r3, #1
 801ac6c:	6123      	str	r3, [r4, #16]
 801ac6e:	4545      	cmp	r5, r8
 801ac70:	d8f3      	bhi.n	801ac5a <_scanf_float+0x322>
 801ac72:	e6a7      	b.n	801a9c4 <_scanf_float+0x8c>
 801ac74:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801ac78:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801ac7c:	4632      	mov	r2, r6
 801ac7e:	4638      	mov	r0, r7
 801ac80:	4798      	blx	r3
 801ac82:	6923      	ldr	r3, [r4, #16]
 801ac84:	3b01      	subs	r3, #1
 801ac86:	6123      	str	r3, [r4, #16]
 801ac88:	4545      	cmp	r5, r8
 801ac8a:	d8f3      	bhi.n	801ac74 <_scanf_float+0x33c>
 801ac8c:	e69a      	b.n	801a9c4 <_scanf_float+0x8c>
 801ac8e:	9b03      	ldr	r3, [sp, #12]
 801ac90:	2b00      	cmp	r3, #0
 801ac92:	d0c1      	beq.n	801ac18 <_scanf_float+0x2e0>
 801ac94:	9904      	ldr	r1, [sp, #16]
 801ac96:	230a      	movs	r3, #10
 801ac98:	4632      	mov	r2, r6
 801ac9a:	3101      	adds	r1, #1
 801ac9c:	4638      	mov	r0, r7
 801ac9e:	f001 f843 	bl	801bd28 <_strtol_r>
 801aca2:	9b03      	ldr	r3, [sp, #12]
 801aca4:	9d04      	ldr	r5, [sp, #16]
 801aca6:	1ac2      	subs	r2, r0, r3
 801aca8:	f204 136f 	addw	r3, r4, #367	; 0x16f
 801acac:	429d      	cmp	r5, r3
 801acae:	bf28      	it	cs
 801acb0:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 801acb4:	490b      	ldr	r1, [pc, #44]	; (801ace4 <_scanf_float+0x3ac>)
 801acb6:	4628      	mov	r0, r5
 801acb8:	f000 f936 	bl	801af28 <siprintf>
 801acbc:	e7ac      	b.n	801ac18 <_scanf_float+0x2e0>
 801acbe:	f010 0004 	ands.w	r0, r0, #4
 801acc2:	d1b8      	bne.n	801ac36 <_scanf_float+0x2fe>
 801acc4:	eeb4 0b40 	vcmp.f64	d0, d0
 801acc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801accc:	681d      	ldr	r5, [r3, #0]
 801acce:	d704      	bvc.n	801acda <_scanf_float+0x3a2>
 801acd0:	f000 f924 	bl	801af1c <nanf>
 801acd4:	ed85 0a00 	vstr	s0, [r5]
 801acd8:	e7b0      	b.n	801ac3c <_scanf_float+0x304>
 801acda:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801acde:	e7f9      	b.n	801acd4 <_scanf_float+0x39c>
 801ace0:	2600      	movs	r6, #0
 801ace2:	e670      	b.n	801a9c6 <_scanf_float+0x8e>
 801ace4:	0802459a 	.word	0x0802459a

0801ace8 <iprintf>:
 801ace8:	b40f      	push	{r0, r1, r2, r3}
 801acea:	4b0a      	ldr	r3, [pc, #40]	; (801ad14 <iprintf+0x2c>)
 801acec:	b513      	push	{r0, r1, r4, lr}
 801acee:	681c      	ldr	r4, [r3, #0]
 801acf0:	b124      	cbz	r4, 801acfc <iprintf+0x14>
 801acf2:	69a3      	ldr	r3, [r4, #24]
 801acf4:	b913      	cbnz	r3, 801acfc <iprintf+0x14>
 801acf6:	4620      	mov	r0, r4
 801acf8:	f7ff f82a 	bl	8019d50 <__sinit>
 801acfc:	ab05      	add	r3, sp, #20
 801acfe:	9a04      	ldr	r2, [sp, #16]
 801ad00:	68a1      	ldr	r1, [r4, #8]
 801ad02:	9301      	str	r3, [sp, #4]
 801ad04:	4620      	mov	r0, r4
 801ad06:	f003 f8d1 	bl	801deac <_vfiprintf_r>
 801ad0a:	b002      	add	sp, #8
 801ad0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801ad10:	b004      	add	sp, #16
 801ad12:	4770      	bx	lr
 801ad14:	20000020 	.word	0x20000020

0801ad18 <_puts_r>:
 801ad18:	b570      	push	{r4, r5, r6, lr}
 801ad1a:	460e      	mov	r6, r1
 801ad1c:	4605      	mov	r5, r0
 801ad1e:	b118      	cbz	r0, 801ad28 <_puts_r+0x10>
 801ad20:	6983      	ldr	r3, [r0, #24]
 801ad22:	b90b      	cbnz	r3, 801ad28 <_puts_r+0x10>
 801ad24:	f7ff f814 	bl	8019d50 <__sinit>
 801ad28:	69ab      	ldr	r3, [r5, #24]
 801ad2a:	68ac      	ldr	r4, [r5, #8]
 801ad2c:	b913      	cbnz	r3, 801ad34 <_puts_r+0x1c>
 801ad2e:	4628      	mov	r0, r5
 801ad30:	f7ff f80e 	bl	8019d50 <__sinit>
 801ad34:	4b23      	ldr	r3, [pc, #140]	; (801adc4 <_puts_r+0xac>)
 801ad36:	429c      	cmp	r4, r3
 801ad38:	d117      	bne.n	801ad6a <_puts_r+0x52>
 801ad3a:	686c      	ldr	r4, [r5, #4]
 801ad3c:	89a3      	ldrh	r3, [r4, #12]
 801ad3e:	071b      	lsls	r3, r3, #28
 801ad40:	d51d      	bpl.n	801ad7e <_puts_r+0x66>
 801ad42:	6923      	ldr	r3, [r4, #16]
 801ad44:	b1db      	cbz	r3, 801ad7e <_puts_r+0x66>
 801ad46:	3e01      	subs	r6, #1
 801ad48:	68a3      	ldr	r3, [r4, #8]
 801ad4a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801ad4e:	3b01      	subs	r3, #1
 801ad50:	60a3      	str	r3, [r4, #8]
 801ad52:	b9e9      	cbnz	r1, 801ad90 <_puts_r+0x78>
 801ad54:	2b00      	cmp	r3, #0
 801ad56:	da2e      	bge.n	801adb6 <_puts_r+0x9e>
 801ad58:	4622      	mov	r2, r4
 801ad5a:	210a      	movs	r1, #10
 801ad5c:	4628      	mov	r0, r5
 801ad5e:	f000 fff5 	bl	801bd4c <__swbuf_r>
 801ad62:	3001      	adds	r0, #1
 801ad64:	d011      	beq.n	801ad8a <_puts_r+0x72>
 801ad66:	200a      	movs	r0, #10
 801ad68:	e011      	b.n	801ad8e <_puts_r+0x76>
 801ad6a:	4b17      	ldr	r3, [pc, #92]	; (801adc8 <_puts_r+0xb0>)
 801ad6c:	429c      	cmp	r4, r3
 801ad6e:	d101      	bne.n	801ad74 <_puts_r+0x5c>
 801ad70:	68ac      	ldr	r4, [r5, #8]
 801ad72:	e7e3      	b.n	801ad3c <_puts_r+0x24>
 801ad74:	4b15      	ldr	r3, [pc, #84]	; (801adcc <_puts_r+0xb4>)
 801ad76:	429c      	cmp	r4, r3
 801ad78:	bf08      	it	eq
 801ad7a:	68ec      	ldreq	r4, [r5, #12]
 801ad7c:	e7de      	b.n	801ad3c <_puts_r+0x24>
 801ad7e:	4621      	mov	r1, r4
 801ad80:	4628      	mov	r0, r5
 801ad82:	f001 f855 	bl	801be30 <__swsetup_r>
 801ad86:	2800      	cmp	r0, #0
 801ad88:	d0dd      	beq.n	801ad46 <_puts_r+0x2e>
 801ad8a:	f04f 30ff 	mov.w	r0, #4294967295
 801ad8e:	bd70      	pop	{r4, r5, r6, pc}
 801ad90:	2b00      	cmp	r3, #0
 801ad92:	da04      	bge.n	801ad9e <_puts_r+0x86>
 801ad94:	69a2      	ldr	r2, [r4, #24]
 801ad96:	429a      	cmp	r2, r3
 801ad98:	dc06      	bgt.n	801ada8 <_puts_r+0x90>
 801ad9a:	290a      	cmp	r1, #10
 801ad9c:	d004      	beq.n	801ada8 <_puts_r+0x90>
 801ad9e:	6823      	ldr	r3, [r4, #0]
 801ada0:	1c5a      	adds	r2, r3, #1
 801ada2:	6022      	str	r2, [r4, #0]
 801ada4:	7019      	strb	r1, [r3, #0]
 801ada6:	e7cf      	b.n	801ad48 <_puts_r+0x30>
 801ada8:	4622      	mov	r2, r4
 801adaa:	4628      	mov	r0, r5
 801adac:	f000 ffce 	bl	801bd4c <__swbuf_r>
 801adb0:	3001      	adds	r0, #1
 801adb2:	d1c9      	bne.n	801ad48 <_puts_r+0x30>
 801adb4:	e7e9      	b.n	801ad8a <_puts_r+0x72>
 801adb6:	6823      	ldr	r3, [r4, #0]
 801adb8:	200a      	movs	r0, #10
 801adba:	1c5a      	adds	r2, r3, #1
 801adbc:	6022      	str	r2, [r4, #0]
 801adbe:	7018      	strb	r0, [r3, #0]
 801adc0:	e7e5      	b.n	801ad8e <_puts_r+0x76>
 801adc2:	bf00      	nop
 801adc4:	08024518 	.word	0x08024518
 801adc8:	08024538 	.word	0x08024538
 801adcc:	080244f8 	.word	0x080244f8

0801add0 <puts>:
 801add0:	4b02      	ldr	r3, [pc, #8]	; (801addc <puts+0xc>)
 801add2:	4601      	mov	r1, r0
 801add4:	6818      	ldr	r0, [r3, #0]
 801add6:	f7ff bf9f 	b.w	801ad18 <_puts_r>
 801adda:	bf00      	nop
 801addc:	20000020 	.word	0x20000020

0801ade0 <rand>:
 801ade0:	b538      	push	{r3, r4, r5, lr}
 801ade2:	4b13      	ldr	r3, [pc, #76]	; (801ae30 <rand+0x50>)
 801ade4:	681c      	ldr	r4, [r3, #0]
 801ade6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801ade8:	b97b      	cbnz	r3, 801ae0a <rand+0x2a>
 801adea:	2018      	movs	r0, #24
 801adec:	f7ff f862 	bl	8019eb4 <malloc>
 801adf0:	4a10      	ldr	r2, [pc, #64]	; (801ae34 <rand+0x54>)
 801adf2:	4b11      	ldr	r3, [pc, #68]	; (801ae38 <rand+0x58>)
 801adf4:	63a0      	str	r0, [r4, #56]	; 0x38
 801adf6:	e9c0 2300 	strd	r2, r3, [r0]
 801adfa:	4b10      	ldr	r3, [pc, #64]	; (801ae3c <rand+0x5c>)
 801adfc:	6083      	str	r3, [r0, #8]
 801adfe:	230b      	movs	r3, #11
 801ae00:	8183      	strh	r3, [r0, #12]
 801ae02:	2201      	movs	r2, #1
 801ae04:	2300      	movs	r3, #0
 801ae06:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801ae0a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801ae0c:	480c      	ldr	r0, [pc, #48]	; (801ae40 <rand+0x60>)
 801ae0e:	690a      	ldr	r2, [r1, #16]
 801ae10:	694b      	ldr	r3, [r1, #20]
 801ae12:	4c0c      	ldr	r4, [pc, #48]	; (801ae44 <rand+0x64>)
 801ae14:	4350      	muls	r0, r2
 801ae16:	fb04 0003 	mla	r0, r4, r3, r0
 801ae1a:	fba2 2304 	umull	r2, r3, r2, r4
 801ae1e:	4403      	add	r3, r0
 801ae20:	1c54      	adds	r4, r2, #1
 801ae22:	f143 0500 	adc.w	r5, r3, #0
 801ae26:	e9c1 4504 	strd	r4, r5, [r1, #16]
 801ae2a:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 801ae2e:	bd38      	pop	{r3, r4, r5, pc}
 801ae30:	20000020 	.word	0x20000020
 801ae34:	abcd330e 	.word	0xabcd330e
 801ae38:	e66d1234 	.word	0xe66d1234
 801ae3c:	0005deec 	.word	0x0005deec
 801ae40:	5851f42d 	.word	0x5851f42d
 801ae44:	4c957f2d 	.word	0x4c957f2d

0801ae48 <cleanup_glue>:
 801ae48:	b538      	push	{r3, r4, r5, lr}
 801ae4a:	460c      	mov	r4, r1
 801ae4c:	6809      	ldr	r1, [r1, #0]
 801ae4e:	4605      	mov	r5, r0
 801ae50:	b109      	cbz	r1, 801ae56 <cleanup_glue+0xe>
 801ae52:	f7ff fff9 	bl	801ae48 <cleanup_glue>
 801ae56:	4621      	mov	r1, r4
 801ae58:	4628      	mov	r0, r5
 801ae5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ae5e:	f7ff b887 	b.w	8019f70 <_free_r>
	...

0801ae64 <_reclaim_reent>:
 801ae64:	4b2c      	ldr	r3, [pc, #176]	; (801af18 <_reclaim_reent+0xb4>)
 801ae66:	681b      	ldr	r3, [r3, #0]
 801ae68:	4283      	cmp	r3, r0
 801ae6a:	b570      	push	{r4, r5, r6, lr}
 801ae6c:	4604      	mov	r4, r0
 801ae6e:	d051      	beq.n	801af14 <_reclaim_reent+0xb0>
 801ae70:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801ae72:	b143      	cbz	r3, 801ae86 <_reclaim_reent+0x22>
 801ae74:	68db      	ldr	r3, [r3, #12]
 801ae76:	2b00      	cmp	r3, #0
 801ae78:	d14a      	bne.n	801af10 <_reclaim_reent+0xac>
 801ae7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801ae7c:	6819      	ldr	r1, [r3, #0]
 801ae7e:	b111      	cbz	r1, 801ae86 <_reclaim_reent+0x22>
 801ae80:	4620      	mov	r0, r4
 801ae82:	f7ff f875 	bl	8019f70 <_free_r>
 801ae86:	6961      	ldr	r1, [r4, #20]
 801ae88:	b111      	cbz	r1, 801ae90 <_reclaim_reent+0x2c>
 801ae8a:	4620      	mov	r0, r4
 801ae8c:	f7ff f870 	bl	8019f70 <_free_r>
 801ae90:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801ae92:	b111      	cbz	r1, 801ae9a <_reclaim_reent+0x36>
 801ae94:	4620      	mov	r0, r4
 801ae96:	f7ff f86b 	bl	8019f70 <_free_r>
 801ae9a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801ae9c:	b111      	cbz	r1, 801aea4 <_reclaim_reent+0x40>
 801ae9e:	4620      	mov	r0, r4
 801aea0:	f7ff f866 	bl	8019f70 <_free_r>
 801aea4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801aea6:	b111      	cbz	r1, 801aeae <_reclaim_reent+0x4a>
 801aea8:	4620      	mov	r0, r4
 801aeaa:	f7ff f861 	bl	8019f70 <_free_r>
 801aeae:	6c21      	ldr	r1, [r4, #64]	; 0x40
 801aeb0:	b111      	cbz	r1, 801aeb8 <_reclaim_reent+0x54>
 801aeb2:	4620      	mov	r0, r4
 801aeb4:	f7ff f85c 	bl	8019f70 <_free_r>
 801aeb8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 801aeba:	b111      	cbz	r1, 801aec2 <_reclaim_reent+0x5e>
 801aebc:	4620      	mov	r0, r4
 801aebe:	f7ff f857 	bl	8019f70 <_free_r>
 801aec2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 801aec4:	b111      	cbz	r1, 801aecc <_reclaim_reent+0x68>
 801aec6:	4620      	mov	r0, r4
 801aec8:	f7ff f852 	bl	8019f70 <_free_r>
 801aecc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801aece:	b111      	cbz	r1, 801aed6 <_reclaim_reent+0x72>
 801aed0:	4620      	mov	r0, r4
 801aed2:	f7ff f84d 	bl	8019f70 <_free_r>
 801aed6:	69a3      	ldr	r3, [r4, #24]
 801aed8:	b1e3      	cbz	r3, 801af14 <_reclaim_reent+0xb0>
 801aeda:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801aedc:	4620      	mov	r0, r4
 801aede:	4798      	blx	r3
 801aee0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 801aee2:	b1b9      	cbz	r1, 801af14 <_reclaim_reent+0xb0>
 801aee4:	4620      	mov	r0, r4
 801aee6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801aeea:	f7ff bfad 	b.w	801ae48 <cleanup_glue>
 801aeee:	5949      	ldr	r1, [r1, r5]
 801aef0:	b941      	cbnz	r1, 801af04 <_reclaim_reent+0xa0>
 801aef2:	3504      	adds	r5, #4
 801aef4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801aef6:	2d80      	cmp	r5, #128	; 0x80
 801aef8:	68d9      	ldr	r1, [r3, #12]
 801aefa:	d1f8      	bne.n	801aeee <_reclaim_reent+0x8a>
 801aefc:	4620      	mov	r0, r4
 801aefe:	f7ff f837 	bl	8019f70 <_free_r>
 801af02:	e7ba      	b.n	801ae7a <_reclaim_reent+0x16>
 801af04:	680e      	ldr	r6, [r1, #0]
 801af06:	4620      	mov	r0, r4
 801af08:	f7ff f832 	bl	8019f70 <_free_r>
 801af0c:	4631      	mov	r1, r6
 801af0e:	e7ef      	b.n	801aef0 <_reclaim_reent+0x8c>
 801af10:	2500      	movs	r5, #0
 801af12:	e7ef      	b.n	801aef4 <_reclaim_reent+0x90>
 801af14:	bd70      	pop	{r4, r5, r6, pc}
 801af16:	bf00      	nop
 801af18:	20000020 	.word	0x20000020

0801af1c <nanf>:
 801af1c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801af24 <nanf+0x8>
 801af20:	4770      	bx	lr
 801af22:	bf00      	nop
 801af24:	7fc00000 	.word	0x7fc00000

0801af28 <siprintf>:
 801af28:	b40e      	push	{r1, r2, r3}
 801af2a:	b500      	push	{lr}
 801af2c:	b09c      	sub	sp, #112	; 0x70
 801af2e:	ab1d      	add	r3, sp, #116	; 0x74
 801af30:	9002      	str	r0, [sp, #8]
 801af32:	9006      	str	r0, [sp, #24]
 801af34:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801af38:	4809      	ldr	r0, [pc, #36]	; (801af60 <siprintf+0x38>)
 801af3a:	9107      	str	r1, [sp, #28]
 801af3c:	9104      	str	r1, [sp, #16]
 801af3e:	4909      	ldr	r1, [pc, #36]	; (801af64 <siprintf+0x3c>)
 801af40:	f853 2b04 	ldr.w	r2, [r3], #4
 801af44:	9105      	str	r1, [sp, #20]
 801af46:	6800      	ldr	r0, [r0, #0]
 801af48:	9301      	str	r3, [sp, #4]
 801af4a:	a902      	add	r1, sp, #8
 801af4c:	f002 fe8c 	bl	801dc68 <_svfiprintf_r>
 801af50:	9b02      	ldr	r3, [sp, #8]
 801af52:	2200      	movs	r2, #0
 801af54:	701a      	strb	r2, [r3, #0]
 801af56:	b01c      	add	sp, #112	; 0x70
 801af58:	f85d eb04 	ldr.w	lr, [sp], #4
 801af5c:	b003      	add	sp, #12
 801af5e:	4770      	bx	lr
 801af60:	20000020 	.word	0x20000020
 801af64:	ffff0208 	.word	0xffff0208

0801af68 <__sread>:
 801af68:	b510      	push	{r4, lr}
 801af6a:	460c      	mov	r4, r1
 801af6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801af70:	f003 f8b2 	bl	801e0d8 <_read_r>
 801af74:	2800      	cmp	r0, #0
 801af76:	bfab      	itete	ge
 801af78:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801af7a:	89a3      	ldrhlt	r3, [r4, #12]
 801af7c:	181b      	addge	r3, r3, r0
 801af7e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801af82:	bfac      	ite	ge
 801af84:	6563      	strge	r3, [r4, #84]	; 0x54
 801af86:	81a3      	strhlt	r3, [r4, #12]
 801af88:	bd10      	pop	{r4, pc}

0801af8a <__swrite>:
 801af8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801af8e:	461f      	mov	r7, r3
 801af90:	898b      	ldrh	r3, [r1, #12]
 801af92:	05db      	lsls	r3, r3, #23
 801af94:	4605      	mov	r5, r0
 801af96:	460c      	mov	r4, r1
 801af98:	4616      	mov	r6, r2
 801af9a:	d505      	bpl.n	801afa8 <__swrite+0x1e>
 801af9c:	2302      	movs	r3, #2
 801af9e:	2200      	movs	r2, #0
 801afa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801afa4:	f002 f982 	bl	801d2ac <_lseek_r>
 801afa8:	89a3      	ldrh	r3, [r4, #12]
 801afaa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801afae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801afb2:	81a3      	strh	r3, [r4, #12]
 801afb4:	4632      	mov	r2, r6
 801afb6:	463b      	mov	r3, r7
 801afb8:	4628      	mov	r0, r5
 801afba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801afbe:	f000 bf25 	b.w	801be0c <_write_r>

0801afc2 <__sseek>:
 801afc2:	b510      	push	{r4, lr}
 801afc4:	460c      	mov	r4, r1
 801afc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801afca:	f002 f96f 	bl	801d2ac <_lseek_r>
 801afce:	1c43      	adds	r3, r0, #1
 801afd0:	89a3      	ldrh	r3, [r4, #12]
 801afd2:	bf15      	itete	ne
 801afd4:	6560      	strne	r0, [r4, #84]	; 0x54
 801afd6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801afda:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801afde:	81a3      	strheq	r3, [r4, #12]
 801afe0:	bf18      	it	ne
 801afe2:	81a3      	strhne	r3, [r4, #12]
 801afe4:	bd10      	pop	{r4, pc}

0801afe6 <__sclose>:
 801afe6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801afea:	f000 bf8f 	b.w	801bf0c <_close_r>

0801afee <strncmp>:
 801afee:	b510      	push	{r4, lr}
 801aff0:	b16a      	cbz	r2, 801b00e <strncmp+0x20>
 801aff2:	3901      	subs	r1, #1
 801aff4:	1884      	adds	r4, r0, r2
 801aff6:	f810 3b01 	ldrb.w	r3, [r0], #1
 801affa:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801affe:	4293      	cmp	r3, r2
 801b000:	d103      	bne.n	801b00a <strncmp+0x1c>
 801b002:	42a0      	cmp	r0, r4
 801b004:	d001      	beq.n	801b00a <strncmp+0x1c>
 801b006:	2b00      	cmp	r3, #0
 801b008:	d1f5      	bne.n	801aff6 <strncmp+0x8>
 801b00a:	1a98      	subs	r0, r3, r2
 801b00c:	bd10      	pop	{r4, pc}
 801b00e:	4610      	mov	r0, r2
 801b010:	e7fc      	b.n	801b00c <strncmp+0x1e>

0801b012 <strstr>:
 801b012:	b5f0      	push	{r4, r5, r6, r7, lr}
 801b014:	7803      	ldrb	r3, [r0, #0]
 801b016:	b17b      	cbz	r3, 801b038 <strstr+0x26>
 801b018:	4604      	mov	r4, r0
 801b01a:	7823      	ldrb	r3, [r4, #0]
 801b01c:	4620      	mov	r0, r4
 801b01e:	1c66      	adds	r6, r4, #1
 801b020:	b17b      	cbz	r3, 801b042 <strstr+0x30>
 801b022:	1e4a      	subs	r2, r1, #1
 801b024:	1e63      	subs	r3, r4, #1
 801b026:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 801b02a:	b14d      	cbz	r5, 801b040 <strstr+0x2e>
 801b02c:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 801b030:	42af      	cmp	r7, r5
 801b032:	4634      	mov	r4, r6
 801b034:	d0f7      	beq.n	801b026 <strstr+0x14>
 801b036:	e7f0      	b.n	801b01a <strstr+0x8>
 801b038:	780b      	ldrb	r3, [r1, #0]
 801b03a:	2b00      	cmp	r3, #0
 801b03c:	bf18      	it	ne
 801b03e:	2000      	movne	r0, #0
 801b040:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b042:	4618      	mov	r0, r3
 801b044:	e7fc      	b.n	801b040 <strstr+0x2e>

0801b046 <sulp>:
 801b046:	b570      	push	{r4, r5, r6, lr}
 801b048:	4604      	mov	r4, r0
 801b04a:	460d      	mov	r5, r1
 801b04c:	4616      	mov	r6, r2
 801b04e:	ec45 4b10 	vmov	d0, r4, r5
 801b052:	f002 fc6d 	bl	801d930 <__ulp>
 801b056:	b17e      	cbz	r6, 801b078 <sulp+0x32>
 801b058:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801b05c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801b060:	2b00      	cmp	r3, #0
 801b062:	dd09      	ble.n	801b078 <sulp+0x32>
 801b064:	051b      	lsls	r3, r3, #20
 801b066:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 801b06a:	2000      	movs	r0, #0
 801b06c:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 801b070:	ec41 0b17 	vmov	d7, r0, r1
 801b074:	ee20 0b07 	vmul.f64	d0, d0, d7
 801b078:	bd70      	pop	{r4, r5, r6, pc}
 801b07a:	0000      	movs	r0, r0
 801b07c:	0000      	movs	r0, r0
	...

0801b080 <_strtod_l>:
 801b080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b084:	ed2d 8b0c 	vpush	{d8-d13}
 801b088:	4698      	mov	r8, r3
 801b08a:	b09d      	sub	sp, #116	; 0x74
 801b08c:	2300      	movs	r3, #0
 801b08e:	4604      	mov	r4, r0
 801b090:	4640      	mov	r0, r8
 801b092:	460e      	mov	r6, r1
 801b094:	9214      	str	r2, [sp, #80]	; 0x50
 801b096:	9318      	str	r3, [sp, #96]	; 0x60
 801b098:	f002 f8f8 	bl	801d28c <__localeconv_l>
 801b09c:	4681      	mov	r9, r0
 801b09e:	6800      	ldr	r0, [r0, #0]
 801b0a0:	f7e5 f8ce 	bl	8000240 <strlen>
 801b0a4:	f04f 0a00 	mov.w	sl, #0
 801b0a8:	4607      	mov	r7, r0
 801b0aa:	f04f 0b00 	mov.w	fp, #0
 801b0ae:	9617      	str	r6, [sp, #92]	; 0x5c
 801b0b0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b0b2:	781a      	ldrb	r2, [r3, #0]
 801b0b4:	2a0d      	cmp	r2, #13
 801b0b6:	d834      	bhi.n	801b122 <_strtod_l+0xa2>
 801b0b8:	2a09      	cmp	r2, #9
 801b0ba:	d238      	bcs.n	801b12e <_strtod_l+0xae>
 801b0bc:	2a00      	cmp	r2, #0
 801b0be:	d040      	beq.n	801b142 <_strtod_l+0xc2>
 801b0c0:	2300      	movs	r3, #0
 801b0c2:	930d      	str	r3, [sp, #52]	; 0x34
 801b0c4:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 801b0c6:	782b      	ldrb	r3, [r5, #0]
 801b0c8:	2b30      	cmp	r3, #48	; 0x30
 801b0ca:	f040 80b3 	bne.w	801b234 <_strtod_l+0x1b4>
 801b0ce:	786b      	ldrb	r3, [r5, #1]
 801b0d0:	2b58      	cmp	r3, #88	; 0x58
 801b0d2:	d001      	beq.n	801b0d8 <_strtod_l+0x58>
 801b0d4:	2b78      	cmp	r3, #120	; 0x78
 801b0d6:	d169      	bne.n	801b1ac <_strtod_l+0x12c>
 801b0d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801b0da:	9301      	str	r3, [sp, #4]
 801b0dc:	ab18      	add	r3, sp, #96	; 0x60
 801b0de:	9300      	str	r3, [sp, #0]
 801b0e0:	f8cd 8008 	str.w	r8, [sp, #8]
 801b0e4:	ab19      	add	r3, sp, #100	; 0x64
 801b0e6:	4a8f      	ldr	r2, [pc, #572]	; (801b324 <_strtod_l+0x2a4>)
 801b0e8:	a917      	add	r1, sp, #92	; 0x5c
 801b0ea:	4620      	mov	r0, r4
 801b0ec:	f001 fdf7 	bl	801ccde <__gethex>
 801b0f0:	f010 0607 	ands.w	r6, r0, #7
 801b0f4:	4607      	mov	r7, r0
 801b0f6:	d005      	beq.n	801b104 <_strtod_l+0x84>
 801b0f8:	2e06      	cmp	r6, #6
 801b0fa:	d12c      	bne.n	801b156 <_strtod_l+0xd6>
 801b0fc:	3501      	adds	r5, #1
 801b0fe:	2300      	movs	r3, #0
 801b100:	9517      	str	r5, [sp, #92]	; 0x5c
 801b102:	930d      	str	r3, [sp, #52]	; 0x34
 801b104:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801b106:	2b00      	cmp	r3, #0
 801b108:	f040 855e 	bne.w	801bbc8 <_strtod_l+0xb48>
 801b10c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801b10e:	b1eb      	cbz	r3, 801b14c <_strtod_l+0xcc>
 801b110:	ec4b ab17 	vmov	d7, sl, fp
 801b114:	eeb1 0b47 	vneg.f64	d0, d7
 801b118:	b01d      	add	sp, #116	; 0x74
 801b11a:	ecbd 8b0c 	vpop	{d8-d13}
 801b11e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b122:	2a2b      	cmp	r2, #43	; 0x2b
 801b124:	d015      	beq.n	801b152 <_strtod_l+0xd2>
 801b126:	2a2d      	cmp	r2, #45	; 0x2d
 801b128:	d004      	beq.n	801b134 <_strtod_l+0xb4>
 801b12a:	2a20      	cmp	r2, #32
 801b12c:	d1c8      	bne.n	801b0c0 <_strtod_l+0x40>
 801b12e:	3301      	adds	r3, #1
 801b130:	9317      	str	r3, [sp, #92]	; 0x5c
 801b132:	e7bd      	b.n	801b0b0 <_strtod_l+0x30>
 801b134:	2201      	movs	r2, #1
 801b136:	920d      	str	r2, [sp, #52]	; 0x34
 801b138:	1c5a      	adds	r2, r3, #1
 801b13a:	9217      	str	r2, [sp, #92]	; 0x5c
 801b13c:	785b      	ldrb	r3, [r3, #1]
 801b13e:	2b00      	cmp	r3, #0
 801b140:	d1c0      	bne.n	801b0c4 <_strtod_l+0x44>
 801b142:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801b144:	9617      	str	r6, [sp, #92]	; 0x5c
 801b146:	2b00      	cmp	r3, #0
 801b148:	f040 853c 	bne.w	801bbc4 <_strtod_l+0xb44>
 801b14c:	ec4b ab10 	vmov	d0, sl, fp
 801b150:	e7e2      	b.n	801b118 <_strtod_l+0x98>
 801b152:	2200      	movs	r2, #0
 801b154:	e7ef      	b.n	801b136 <_strtod_l+0xb6>
 801b156:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801b158:	b13a      	cbz	r2, 801b16a <_strtod_l+0xea>
 801b15a:	2135      	movs	r1, #53	; 0x35
 801b15c:	a81a      	add	r0, sp, #104	; 0x68
 801b15e:	f002 fce0 	bl	801db22 <__copybits>
 801b162:	9918      	ldr	r1, [sp, #96]	; 0x60
 801b164:	4620      	mov	r0, r4
 801b166:	f002 f94b 	bl	801d400 <_Bfree>
 801b16a:	3e01      	subs	r6, #1
 801b16c:	2e04      	cmp	r6, #4
 801b16e:	d806      	bhi.n	801b17e <_strtod_l+0xfe>
 801b170:	e8df f006 	tbb	[pc, r6]
 801b174:	1714030a 	.word	0x1714030a
 801b178:	0a          	.byte	0x0a
 801b179:	00          	.byte	0x00
 801b17a:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 801b17e:	073b      	lsls	r3, r7, #28
 801b180:	d5c0      	bpl.n	801b104 <_strtod_l+0x84>
 801b182:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 801b186:	e7bd      	b.n	801b104 <_strtod_l+0x84>
 801b188:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 801b18c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801b18e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801b192:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801b196:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801b19a:	e7f0      	b.n	801b17e <_strtod_l+0xfe>
 801b19c:	f8df b188 	ldr.w	fp, [pc, #392]	; 801b328 <_strtod_l+0x2a8>
 801b1a0:	e7ed      	b.n	801b17e <_strtod_l+0xfe>
 801b1a2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 801b1a6:	f04f 3aff 	mov.w	sl, #4294967295
 801b1aa:	e7e8      	b.n	801b17e <_strtod_l+0xfe>
 801b1ac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b1ae:	1c5a      	adds	r2, r3, #1
 801b1b0:	9217      	str	r2, [sp, #92]	; 0x5c
 801b1b2:	785b      	ldrb	r3, [r3, #1]
 801b1b4:	2b30      	cmp	r3, #48	; 0x30
 801b1b6:	d0f9      	beq.n	801b1ac <_strtod_l+0x12c>
 801b1b8:	2b00      	cmp	r3, #0
 801b1ba:	d0a3      	beq.n	801b104 <_strtod_l+0x84>
 801b1bc:	2301      	movs	r3, #1
 801b1be:	930a      	str	r3, [sp, #40]	; 0x28
 801b1c0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b1c2:	930c      	str	r3, [sp, #48]	; 0x30
 801b1c4:	2300      	movs	r3, #0
 801b1c6:	9306      	str	r3, [sp, #24]
 801b1c8:	9308      	str	r3, [sp, #32]
 801b1ca:	461d      	mov	r5, r3
 801b1cc:	220a      	movs	r2, #10
 801b1ce:	9817      	ldr	r0, [sp, #92]	; 0x5c
 801b1d0:	f890 8000 	ldrb.w	r8, [r0]
 801b1d4:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 801b1d8:	b2d9      	uxtb	r1, r3
 801b1da:	2909      	cmp	r1, #9
 801b1dc:	d92c      	bls.n	801b238 <_strtod_l+0x1b8>
 801b1de:	463a      	mov	r2, r7
 801b1e0:	f8d9 1000 	ldr.w	r1, [r9]
 801b1e4:	f7ff ff03 	bl	801afee <strncmp>
 801b1e8:	2800      	cmp	r0, #0
 801b1ea:	d035      	beq.n	801b258 <_strtod_l+0x1d8>
 801b1ec:	2000      	movs	r0, #0
 801b1ee:	4642      	mov	r2, r8
 801b1f0:	462b      	mov	r3, r5
 801b1f2:	4601      	mov	r1, r0
 801b1f4:	9004      	str	r0, [sp, #16]
 801b1f6:	2a65      	cmp	r2, #101	; 0x65
 801b1f8:	d001      	beq.n	801b1fe <_strtod_l+0x17e>
 801b1fa:	2a45      	cmp	r2, #69	; 0x45
 801b1fc:	d117      	bne.n	801b22e <_strtod_l+0x1ae>
 801b1fe:	b923      	cbnz	r3, 801b20a <_strtod_l+0x18a>
 801b200:	b910      	cbnz	r0, 801b208 <_strtod_l+0x188>
 801b202:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801b204:	2b00      	cmp	r3, #0
 801b206:	d09c      	beq.n	801b142 <_strtod_l+0xc2>
 801b208:	2300      	movs	r3, #0
 801b20a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 801b20c:	1c72      	adds	r2, r6, #1
 801b20e:	9217      	str	r2, [sp, #92]	; 0x5c
 801b210:	7872      	ldrb	r2, [r6, #1]
 801b212:	2a2b      	cmp	r2, #43	; 0x2b
 801b214:	f000 8082 	beq.w	801b31c <_strtod_l+0x29c>
 801b218:	2a2d      	cmp	r2, #45	; 0x2d
 801b21a:	d079      	beq.n	801b310 <_strtod_l+0x290>
 801b21c:	f04f 0e00 	mov.w	lr, #0
 801b220:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 801b224:	f1bc 0f09 	cmp.w	ip, #9
 801b228:	f240 8086 	bls.w	801b338 <_strtod_l+0x2b8>
 801b22c:	9617      	str	r6, [sp, #92]	; 0x5c
 801b22e:	f04f 0800 	mov.w	r8, #0
 801b232:	e0a8      	b.n	801b386 <_strtod_l+0x306>
 801b234:	2300      	movs	r3, #0
 801b236:	e7c2      	b.n	801b1be <_strtod_l+0x13e>
 801b238:	2d08      	cmp	r5, #8
 801b23a:	bfd5      	itete	le
 801b23c:	9908      	ldrle	r1, [sp, #32]
 801b23e:	9906      	ldrgt	r1, [sp, #24]
 801b240:	fb02 3301 	mlale	r3, r2, r1, r3
 801b244:	fb02 3301 	mlagt	r3, r2, r1, r3
 801b248:	f100 0001 	add.w	r0, r0, #1
 801b24c:	bfd4      	ite	le
 801b24e:	9308      	strle	r3, [sp, #32]
 801b250:	9306      	strgt	r3, [sp, #24]
 801b252:	3501      	adds	r5, #1
 801b254:	9017      	str	r0, [sp, #92]	; 0x5c
 801b256:	e7ba      	b.n	801b1ce <_strtod_l+0x14e>
 801b258:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b25a:	19da      	adds	r2, r3, r7
 801b25c:	9217      	str	r2, [sp, #92]	; 0x5c
 801b25e:	5dda      	ldrb	r2, [r3, r7]
 801b260:	2d00      	cmp	r5, #0
 801b262:	d038      	beq.n	801b2d6 <_strtod_l+0x256>
 801b264:	4601      	mov	r1, r0
 801b266:	462b      	mov	r3, r5
 801b268:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 801b26c:	2f09      	cmp	r7, #9
 801b26e:	d913      	bls.n	801b298 <_strtod_l+0x218>
 801b270:	2701      	movs	r7, #1
 801b272:	9704      	str	r7, [sp, #16]
 801b274:	e7bf      	b.n	801b1f6 <_strtod_l+0x176>
 801b276:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b278:	1c5a      	adds	r2, r3, #1
 801b27a:	9217      	str	r2, [sp, #92]	; 0x5c
 801b27c:	785a      	ldrb	r2, [r3, #1]
 801b27e:	3001      	adds	r0, #1
 801b280:	2a30      	cmp	r2, #48	; 0x30
 801b282:	d0f8      	beq.n	801b276 <_strtod_l+0x1f6>
 801b284:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 801b288:	2b08      	cmp	r3, #8
 801b28a:	f200 84a2 	bhi.w	801bbd2 <_strtod_l+0xb52>
 801b28e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b290:	930c      	str	r3, [sp, #48]	; 0x30
 801b292:	4601      	mov	r1, r0
 801b294:	2000      	movs	r0, #0
 801b296:	4603      	mov	r3, r0
 801b298:	f1b2 0830 	subs.w	r8, r2, #48	; 0x30
 801b29c:	f100 0701 	add.w	r7, r0, #1
 801b2a0:	d013      	beq.n	801b2ca <_strtod_l+0x24a>
 801b2a2:	4439      	add	r1, r7
 801b2a4:	eb00 0e03 	add.w	lr, r0, r3
 801b2a8:	461f      	mov	r7, r3
 801b2aa:	f04f 0c0a 	mov.w	ip, #10
 801b2ae:	45be      	cmp	lr, r7
 801b2b0:	d113      	bne.n	801b2da <_strtod_l+0x25a>
 801b2b2:	181f      	adds	r7, r3, r0
 801b2b4:	2f08      	cmp	r7, #8
 801b2b6:	f103 0301 	add.w	r3, r3, #1
 801b2ba:	4403      	add	r3, r0
 801b2bc:	dc1d      	bgt.n	801b2fa <_strtod_l+0x27a>
 801b2be:	9a08      	ldr	r2, [sp, #32]
 801b2c0:	200a      	movs	r0, #10
 801b2c2:	fb00 8202 	mla	r2, r0, r2, r8
 801b2c6:	9208      	str	r2, [sp, #32]
 801b2c8:	2700      	movs	r7, #0
 801b2ca:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801b2cc:	1c50      	adds	r0, r2, #1
 801b2ce:	9017      	str	r0, [sp, #92]	; 0x5c
 801b2d0:	7852      	ldrb	r2, [r2, #1]
 801b2d2:	4638      	mov	r0, r7
 801b2d4:	e7c8      	b.n	801b268 <_strtod_l+0x1e8>
 801b2d6:	4628      	mov	r0, r5
 801b2d8:	e7d2      	b.n	801b280 <_strtod_l+0x200>
 801b2da:	2f08      	cmp	r7, #8
 801b2dc:	f107 0701 	add.w	r7, r7, #1
 801b2e0:	dc04      	bgt.n	801b2ec <_strtod_l+0x26c>
 801b2e2:	9a08      	ldr	r2, [sp, #32]
 801b2e4:	fb0c f202 	mul.w	r2, ip, r2
 801b2e8:	9208      	str	r2, [sp, #32]
 801b2ea:	e7e0      	b.n	801b2ae <_strtod_l+0x22e>
 801b2ec:	2f10      	cmp	r7, #16
 801b2ee:	bfde      	ittt	le
 801b2f0:	9a06      	ldrle	r2, [sp, #24]
 801b2f2:	fb0c f202 	mulle.w	r2, ip, r2
 801b2f6:	9206      	strle	r2, [sp, #24]
 801b2f8:	e7d9      	b.n	801b2ae <_strtod_l+0x22e>
 801b2fa:	2b10      	cmp	r3, #16
 801b2fc:	bfdf      	itttt	le
 801b2fe:	9a06      	ldrle	r2, [sp, #24]
 801b300:	200a      	movle	r0, #10
 801b302:	fb00 8202 	mlale	r2, r0, r2, r8
 801b306:	9206      	strle	r2, [sp, #24]
 801b308:	e7de      	b.n	801b2c8 <_strtod_l+0x248>
 801b30a:	2301      	movs	r3, #1
 801b30c:	9304      	str	r3, [sp, #16]
 801b30e:	e777      	b.n	801b200 <_strtod_l+0x180>
 801b310:	f04f 0e01 	mov.w	lr, #1
 801b314:	1cb2      	adds	r2, r6, #2
 801b316:	9217      	str	r2, [sp, #92]	; 0x5c
 801b318:	78b2      	ldrb	r2, [r6, #2]
 801b31a:	e781      	b.n	801b220 <_strtod_l+0x1a0>
 801b31c:	f04f 0e00 	mov.w	lr, #0
 801b320:	e7f8      	b.n	801b314 <_strtod_l+0x294>
 801b322:	bf00      	nop
 801b324:	080245a0 	.word	0x080245a0
 801b328:	7ff00000 	.word	0x7ff00000
 801b32c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801b32e:	f102 0c01 	add.w	ip, r2, #1
 801b332:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
 801b336:	7852      	ldrb	r2, [r2, #1]
 801b338:	2a30      	cmp	r2, #48	; 0x30
 801b33a:	d0f7      	beq.n	801b32c <_strtod_l+0x2ac>
 801b33c:	f1a2 0c31 	sub.w	ip, r2, #49	; 0x31
 801b340:	f1bc 0f08 	cmp.w	ip, #8
 801b344:	f63f af73 	bhi.w	801b22e <_strtod_l+0x1ae>
 801b348:	f1a2 0830 	sub.w	r8, r2, #48	; 0x30
 801b34c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801b34e:	920e      	str	r2, [sp, #56]	; 0x38
 801b350:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801b352:	f102 0c01 	add.w	ip, r2, #1
 801b356:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
 801b35a:	7852      	ldrb	r2, [r2, #1]
 801b35c:	f1a2 0930 	sub.w	r9, r2, #48	; 0x30
 801b360:	f1b9 0f09 	cmp.w	r9, #9
 801b364:	d939      	bls.n	801b3da <_strtod_l+0x35a>
 801b366:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 801b368:	ebac 0c07 	sub.w	ip, ip, r7
 801b36c:	f1bc 0f08 	cmp.w	ip, #8
 801b370:	f644 6c1f 	movw	ip, #19999	; 0x4e1f
 801b374:	dc37      	bgt.n	801b3e6 <_strtod_l+0x366>
 801b376:	45e0      	cmp	r8, ip
 801b378:	bfa8      	it	ge
 801b37a:	46e0      	movge	r8, ip
 801b37c:	f1be 0f00 	cmp.w	lr, #0
 801b380:	d001      	beq.n	801b386 <_strtod_l+0x306>
 801b382:	f1c8 0800 	rsb	r8, r8, #0
 801b386:	2b00      	cmp	r3, #0
 801b388:	d151      	bne.n	801b42e <_strtod_l+0x3ae>
 801b38a:	2800      	cmp	r0, #0
 801b38c:	f47f aeba 	bne.w	801b104 <_strtod_l+0x84>
 801b390:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801b392:	2b00      	cmp	r3, #0
 801b394:	f47f aeb6 	bne.w	801b104 <_strtod_l+0x84>
 801b398:	9b04      	ldr	r3, [sp, #16]
 801b39a:	2b00      	cmp	r3, #0
 801b39c:	f47f aed1 	bne.w	801b142 <_strtod_l+0xc2>
 801b3a0:	2a4e      	cmp	r2, #78	; 0x4e
 801b3a2:	d027      	beq.n	801b3f4 <_strtod_l+0x374>
 801b3a4:	dc21      	bgt.n	801b3ea <_strtod_l+0x36a>
 801b3a6:	2a49      	cmp	r2, #73	; 0x49
 801b3a8:	f47f aecb 	bne.w	801b142 <_strtod_l+0xc2>
 801b3ac:	499a      	ldr	r1, [pc, #616]	; (801b618 <_strtod_l+0x598>)
 801b3ae:	a817      	add	r0, sp, #92	; 0x5c
 801b3b0:	f001 fec8 	bl	801d144 <__match>
 801b3b4:	2800      	cmp	r0, #0
 801b3b6:	f43f aec4 	beq.w	801b142 <_strtod_l+0xc2>
 801b3ba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b3bc:	4997      	ldr	r1, [pc, #604]	; (801b61c <_strtod_l+0x59c>)
 801b3be:	3b01      	subs	r3, #1
 801b3c0:	a817      	add	r0, sp, #92	; 0x5c
 801b3c2:	9317      	str	r3, [sp, #92]	; 0x5c
 801b3c4:	f001 febe 	bl	801d144 <__match>
 801b3c8:	b910      	cbnz	r0, 801b3d0 <_strtod_l+0x350>
 801b3ca:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b3cc:	3301      	adds	r3, #1
 801b3ce:	9317      	str	r3, [sp, #92]	; 0x5c
 801b3d0:	f8df b260 	ldr.w	fp, [pc, #608]	; 801b634 <_strtod_l+0x5b4>
 801b3d4:	f04f 0a00 	mov.w	sl, #0
 801b3d8:	e694      	b.n	801b104 <_strtod_l+0x84>
 801b3da:	270a      	movs	r7, #10
 801b3dc:	fb07 2808 	mla	r8, r7, r8, r2
 801b3e0:	f1a8 0830 	sub.w	r8, r8, #48	; 0x30
 801b3e4:	e7b4      	b.n	801b350 <_strtod_l+0x2d0>
 801b3e6:	46e0      	mov	r8, ip
 801b3e8:	e7c8      	b.n	801b37c <_strtod_l+0x2fc>
 801b3ea:	2a69      	cmp	r2, #105	; 0x69
 801b3ec:	d0de      	beq.n	801b3ac <_strtod_l+0x32c>
 801b3ee:	2a6e      	cmp	r2, #110	; 0x6e
 801b3f0:	f47f aea7 	bne.w	801b142 <_strtod_l+0xc2>
 801b3f4:	498a      	ldr	r1, [pc, #552]	; (801b620 <_strtod_l+0x5a0>)
 801b3f6:	a817      	add	r0, sp, #92	; 0x5c
 801b3f8:	f001 fea4 	bl	801d144 <__match>
 801b3fc:	2800      	cmp	r0, #0
 801b3fe:	f43f aea0 	beq.w	801b142 <_strtod_l+0xc2>
 801b402:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b404:	781b      	ldrb	r3, [r3, #0]
 801b406:	2b28      	cmp	r3, #40	; 0x28
 801b408:	d10e      	bne.n	801b428 <_strtod_l+0x3a8>
 801b40a:	aa1a      	add	r2, sp, #104	; 0x68
 801b40c:	4985      	ldr	r1, [pc, #532]	; (801b624 <_strtod_l+0x5a4>)
 801b40e:	a817      	add	r0, sp, #92	; 0x5c
 801b410:	f001 feac 	bl	801d16c <__hexnan>
 801b414:	2805      	cmp	r0, #5
 801b416:	d107      	bne.n	801b428 <_strtod_l+0x3a8>
 801b418:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801b41a:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 801b41e:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 801b422:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 801b426:	e66d      	b.n	801b104 <_strtod_l+0x84>
 801b428:	f8df b20c 	ldr.w	fp, [pc, #524]	; 801b638 <_strtod_l+0x5b8>
 801b42c:	e7d2      	b.n	801b3d4 <_strtod_l+0x354>
 801b42e:	eddd 7a08 	vldr	s15, [sp, #32]
 801b432:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801b436:	eba8 0201 	sub.w	r2, r8, r1
 801b43a:	2d00      	cmp	r5, #0
 801b43c:	bf08      	it	eq
 801b43e:	461d      	moveq	r5, r3
 801b440:	2b10      	cmp	r3, #16
 801b442:	9204      	str	r2, [sp, #16]
 801b444:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 801b448:	461a      	mov	r2, r3
 801b44a:	bfa8      	it	ge
 801b44c:	2210      	movge	r2, #16
 801b44e:	2b09      	cmp	r3, #9
 801b450:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 801b454:	dc14      	bgt.n	801b480 <_strtod_l+0x400>
 801b456:	9904      	ldr	r1, [sp, #16]
 801b458:	2900      	cmp	r1, #0
 801b45a:	f43f ae53 	beq.w	801b104 <_strtod_l+0x84>
 801b45e:	9904      	ldr	r1, [sp, #16]
 801b460:	dd72      	ble.n	801b548 <_strtod_l+0x4c8>
 801b462:	2916      	cmp	r1, #22
 801b464:	dc5a      	bgt.n	801b51c <_strtod_l+0x49c>
 801b466:	4970      	ldr	r1, [pc, #448]	; (801b628 <_strtod_l+0x5a8>)
 801b468:	9b04      	ldr	r3, [sp, #16]
 801b46a:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801b46e:	ed91 7b00 	vldr	d7, [r1]
 801b472:	ec4b ab16 	vmov	d6, sl, fp
 801b476:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b47a:	ec5b ab17 	vmov	sl, fp, d7
 801b47e:	e641      	b.n	801b104 <_strtod_l+0x84>
 801b480:	4969      	ldr	r1, [pc, #420]	; (801b628 <_strtod_l+0x5a8>)
 801b482:	eddd 7a06 	vldr	s15, [sp, #24]
 801b486:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801b48a:	ed11 6b12 	vldr	d6, [r1, #-72]	; 0xffffffb8
 801b48e:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 801b492:	2b0f      	cmp	r3, #15
 801b494:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801b498:	eea5 7b06 	vfma.f64	d7, d5, d6
 801b49c:	ec5b ab17 	vmov	sl, fp, d7
 801b4a0:	ddd9      	ble.n	801b456 <_strtod_l+0x3d6>
 801b4a2:	9904      	ldr	r1, [sp, #16]
 801b4a4:	1a9a      	subs	r2, r3, r2
 801b4a6:	440a      	add	r2, r1
 801b4a8:	2a00      	cmp	r2, #0
 801b4aa:	f340 8096 	ble.w	801b5da <_strtod_l+0x55a>
 801b4ae:	f012 000f 	ands.w	r0, r2, #15
 801b4b2:	d00a      	beq.n	801b4ca <_strtod_l+0x44a>
 801b4b4:	495c      	ldr	r1, [pc, #368]	; (801b628 <_strtod_l+0x5a8>)
 801b4b6:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801b4ba:	ed91 7b00 	vldr	d7, [r1]
 801b4be:	ec4b ab16 	vmov	d6, sl, fp
 801b4c2:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b4c6:	ec5b ab17 	vmov	sl, fp, d7
 801b4ca:	f032 020f 	bics.w	r2, r2, #15
 801b4ce:	d072      	beq.n	801b5b6 <_strtod_l+0x536>
 801b4d0:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 801b4d4:	dd45      	ble.n	801b562 <_strtod_l+0x4e2>
 801b4d6:	2500      	movs	r5, #0
 801b4d8:	46a8      	mov	r8, r5
 801b4da:	9506      	str	r5, [sp, #24]
 801b4dc:	46a9      	mov	r9, r5
 801b4de:	2322      	movs	r3, #34	; 0x22
 801b4e0:	f8df b150 	ldr.w	fp, [pc, #336]	; 801b634 <_strtod_l+0x5b4>
 801b4e4:	6023      	str	r3, [r4, #0]
 801b4e6:	f04f 0a00 	mov.w	sl, #0
 801b4ea:	9b06      	ldr	r3, [sp, #24]
 801b4ec:	2b00      	cmp	r3, #0
 801b4ee:	f43f ae09 	beq.w	801b104 <_strtod_l+0x84>
 801b4f2:	9918      	ldr	r1, [sp, #96]	; 0x60
 801b4f4:	4620      	mov	r0, r4
 801b4f6:	f001 ff83 	bl	801d400 <_Bfree>
 801b4fa:	4649      	mov	r1, r9
 801b4fc:	4620      	mov	r0, r4
 801b4fe:	f001 ff7f 	bl	801d400 <_Bfree>
 801b502:	4641      	mov	r1, r8
 801b504:	4620      	mov	r0, r4
 801b506:	f001 ff7b 	bl	801d400 <_Bfree>
 801b50a:	9906      	ldr	r1, [sp, #24]
 801b50c:	4620      	mov	r0, r4
 801b50e:	f001 ff77 	bl	801d400 <_Bfree>
 801b512:	4629      	mov	r1, r5
 801b514:	4620      	mov	r0, r4
 801b516:	f001 ff73 	bl	801d400 <_Bfree>
 801b51a:	e5f3      	b.n	801b104 <_strtod_l+0x84>
 801b51c:	9804      	ldr	r0, [sp, #16]
 801b51e:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 801b522:	4281      	cmp	r1, r0
 801b524:	dbbd      	blt.n	801b4a2 <_strtod_l+0x422>
 801b526:	4a40      	ldr	r2, [pc, #256]	; (801b628 <_strtod_l+0x5a8>)
 801b528:	f1c3 030f 	rsb	r3, r3, #15
 801b52c:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 801b530:	ed91 7b00 	vldr	d7, [r1]
 801b534:	ec4b ab16 	vmov	d6, sl, fp
 801b538:	1ac3      	subs	r3, r0, r3
 801b53a:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801b53e:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b542:	ed92 6b00 	vldr	d6, [r2]
 801b546:	e796      	b.n	801b476 <_strtod_l+0x3f6>
 801b548:	3116      	adds	r1, #22
 801b54a:	dbaa      	blt.n	801b4a2 <_strtod_l+0x422>
 801b54c:	4936      	ldr	r1, [pc, #216]	; (801b628 <_strtod_l+0x5a8>)
 801b54e:	9b04      	ldr	r3, [sp, #16]
 801b550:	eba1 01c3 	sub.w	r1, r1, r3, lsl #3
 801b554:	ed91 7b00 	vldr	d7, [r1]
 801b558:	ec4b ab16 	vmov	d6, sl, fp
 801b55c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801b560:	e78b      	b.n	801b47a <_strtod_l+0x3fa>
 801b562:	e9cd ab06 	strd	sl, fp, [sp, #24]
 801b566:	2000      	movs	r0, #0
 801b568:	4e30      	ldr	r6, [pc, #192]	; (801b62c <_strtod_l+0x5ac>)
 801b56a:	1112      	asrs	r2, r2, #4
 801b56c:	4601      	mov	r1, r0
 801b56e:	2a01      	cmp	r2, #1
 801b570:	dc23      	bgt.n	801b5ba <_strtod_l+0x53a>
 801b572:	b108      	cbz	r0, 801b578 <_strtod_l+0x4f8>
 801b574:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 801b578:	4a2c      	ldr	r2, [pc, #176]	; (801b62c <_strtod_l+0x5ac>)
 801b57a:	482d      	ldr	r0, [pc, #180]	; (801b630 <_strtod_l+0x5b0>)
 801b57c:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 801b580:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 801b584:	ed91 7b00 	vldr	d7, [r1]
 801b588:	ec4b ab16 	vmov	d6, sl, fp
 801b58c:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b590:	ed8d 7b06 	vstr	d7, [sp, #24]
 801b594:	9907      	ldr	r1, [sp, #28]
 801b596:	4a27      	ldr	r2, [pc, #156]	; (801b634 <_strtod_l+0x5b4>)
 801b598:	400a      	ands	r2, r1
 801b59a:	4282      	cmp	r2, r0
 801b59c:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 801b5a0:	d899      	bhi.n	801b4d6 <_strtod_l+0x456>
 801b5a2:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 801b5a6:	4282      	cmp	r2, r0
 801b5a8:	bf86      	itte	hi
 801b5aa:	f8df b090 	ldrhi.w	fp, [pc, #144]	; 801b63c <_strtod_l+0x5bc>
 801b5ae:	f04f 3aff 	movhi.w	sl, #4294967295
 801b5b2:	f101 7b54 	addls.w	fp, r1, #55574528	; 0x3500000
 801b5b6:	2700      	movs	r7, #0
 801b5b8:	e070      	b.n	801b69c <_strtod_l+0x61c>
 801b5ba:	07d7      	lsls	r7, r2, #31
 801b5bc:	d50a      	bpl.n	801b5d4 <_strtod_l+0x554>
 801b5be:	eb06 00c1 	add.w	r0, r6, r1, lsl #3
 801b5c2:	ed90 7b00 	vldr	d7, [r0]
 801b5c6:	ed9d 6b06 	vldr	d6, [sp, #24]
 801b5ca:	ee26 7b07 	vmul.f64	d7, d6, d7
 801b5ce:	ed8d 7b06 	vstr	d7, [sp, #24]
 801b5d2:	2001      	movs	r0, #1
 801b5d4:	3101      	adds	r1, #1
 801b5d6:	1052      	asrs	r2, r2, #1
 801b5d8:	e7c9      	b.n	801b56e <_strtod_l+0x4ee>
 801b5da:	d0ec      	beq.n	801b5b6 <_strtod_l+0x536>
 801b5dc:	4252      	negs	r2, r2
 801b5de:	f012 000f 	ands.w	r0, r2, #15
 801b5e2:	d00a      	beq.n	801b5fa <_strtod_l+0x57a>
 801b5e4:	4910      	ldr	r1, [pc, #64]	; (801b628 <_strtod_l+0x5a8>)
 801b5e6:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801b5ea:	ed91 7b00 	vldr	d7, [r1]
 801b5ee:	ec4b ab16 	vmov	d6, sl, fp
 801b5f2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801b5f6:	ec5b ab17 	vmov	sl, fp, d7
 801b5fa:	1112      	asrs	r2, r2, #4
 801b5fc:	d0db      	beq.n	801b5b6 <_strtod_l+0x536>
 801b5fe:	2a1f      	cmp	r2, #31
 801b600:	dd1e      	ble.n	801b640 <_strtod_l+0x5c0>
 801b602:	2500      	movs	r5, #0
 801b604:	46a8      	mov	r8, r5
 801b606:	9506      	str	r5, [sp, #24]
 801b608:	46a9      	mov	r9, r5
 801b60a:	2322      	movs	r3, #34	; 0x22
 801b60c:	f04f 0a00 	mov.w	sl, #0
 801b610:	f04f 0b00 	mov.w	fp, #0
 801b614:	6023      	str	r3, [r4, #0]
 801b616:	e768      	b.n	801b4ea <_strtod_l+0x46a>
 801b618:	0802456b 	.word	0x0802456b
 801b61c:	080246f4 	.word	0x080246f4
 801b620:	08024573 	.word	0x08024573
 801b624:	080245b4 	.word	0x080245b4
 801b628:	08024728 	.word	0x08024728
 801b62c:	08024700 	.word	0x08024700
 801b630:	7ca00000 	.word	0x7ca00000
 801b634:	7ff00000 	.word	0x7ff00000
 801b638:	fff80000 	.word	0xfff80000
 801b63c:	7fefffff 	.word	0x7fefffff
 801b640:	e9cd ab06 	strd	sl, fp, [sp, #24]
 801b644:	f012 0710 	ands.w	r7, r2, #16
 801b648:	49ab      	ldr	r1, [pc, #684]	; (801b8f8 <_strtod_l+0x878>)
 801b64a:	bf18      	it	ne
 801b64c:	276a      	movne	r7, #106	; 0x6a
 801b64e:	2000      	movs	r0, #0
 801b650:	2a00      	cmp	r2, #0
 801b652:	f300 8113 	bgt.w	801b87c <_strtod_l+0x7fc>
 801b656:	b108      	cbz	r0, 801b65c <_strtod_l+0x5dc>
 801b658:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 801b65c:	b1bf      	cbz	r7, 801b68e <_strtod_l+0x60e>
 801b65e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801b662:	f1c2 026b 	rsb	r2, r2, #107	; 0x6b
 801b666:	2a00      	cmp	r2, #0
 801b668:	4659      	mov	r1, fp
 801b66a:	dd10      	ble.n	801b68e <_strtod_l+0x60e>
 801b66c:	2a1f      	cmp	r2, #31
 801b66e:	f340 8113 	ble.w	801b898 <_strtod_l+0x818>
 801b672:	2a34      	cmp	r2, #52	; 0x34
 801b674:	bfde      	ittt	le
 801b676:	3a20      	suble	r2, #32
 801b678:	f04f 30ff 	movle.w	r0, #4294967295
 801b67c:	fa00 f202 	lslle.w	r2, r0, r2
 801b680:	f04f 0a00 	mov.w	sl, #0
 801b684:	bfcc      	ite	gt
 801b686:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 801b68a:	ea02 0b01 	andle.w	fp, r2, r1
 801b68e:	ec4b ab17 	vmov	d7, sl, fp
 801b692:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801b696:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b69a:	d0b2      	beq.n	801b602 <_strtod_l+0x582>
 801b69c:	9a08      	ldr	r2, [sp, #32]
 801b69e:	9200      	str	r2, [sp, #0]
 801b6a0:	990c      	ldr	r1, [sp, #48]	; 0x30
 801b6a2:	462a      	mov	r2, r5
 801b6a4:	4620      	mov	r0, r4
 801b6a6:	f001 fefd 	bl	801d4a4 <__s2b>
 801b6aa:	9006      	str	r0, [sp, #24]
 801b6ac:	2800      	cmp	r0, #0
 801b6ae:	f43f af12 	beq.w	801b4d6 <_strtod_l+0x456>
 801b6b2:	9a04      	ldr	r2, [sp, #16]
 801b6b4:	9b04      	ldr	r3, [sp, #16]
 801b6b6:	2a00      	cmp	r2, #0
 801b6b8:	f1c3 0300 	rsb	r3, r3, #0
 801b6bc:	ed9f 9b88 	vldr	d9, [pc, #544]	; 801b8e0 <_strtod_l+0x860>
 801b6c0:	bfa8      	it	ge
 801b6c2:	2300      	movge	r3, #0
 801b6c4:	ed9f ab88 	vldr	d10, [pc, #544]	; 801b8e8 <_strtod_l+0x868>
 801b6c8:	ed9f bb89 	vldr	d11, [pc, #548]	; 801b8f0 <_strtod_l+0x870>
 801b6cc:	930e      	str	r3, [sp, #56]	; 0x38
 801b6ce:	2500      	movs	r5, #0
 801b6d0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801b6d4:	9310      	str	r3, [sp, #64]	; 0x40
 801b6d6:	46a8      	mov	r8, r5
 801b6d8:	9b06      	ldr	r3, [sp, #24]
 801b6da:	4620      	mov	r0, r4
 801b6dc:	6859      	ldr	r1, [r3, #4]
 801b6de:	f001 fe5b 	bl	801d398 <_Balloc>
 801b6e2:	4681      	mov	r9, r0
 801b6e4:	2800      	cmp	r0, #0
 801b6e6:	f43f aefa 	beq.w	801b4de <_strtod_l+0x45e>
 801b6ea:	9b06      	ldr	r3, [sp, #24]
 801b6ec:	691a      	ldr	r2, [r3, #16]
 801b6ee:	3202      	adds	r2, #2
 801b6f0:	f103 010c 	add.w	r1, r3, #12
 801b6f4:	0092      	lsls	r2, r2, #2
 801b6f6:	300c      	adds	r0, #12
 801b6f8:	f7fe fc0d 	bl	8019f16 <memcpy>
 801b6fc:	aa1a      	add	r2, sp, #104	; 0x68
 801b6fe:	a919      	add	r1, sp, #100	; 0x64
 801b700:	ec4b ab10 	vmov	d0, sl, fp
 801b704:	4620      	mov	r0, r4
 801b706:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 801b70a:	f002 f987 	bl	801da1c <__d2b>
 801b70e:	9018      	str	r0, [sp, #96]	; 0x60
 801b710:	2800      	cmp	r0, #0
 801b712:	f43f aee4 	beq.w	801b4de <_strtod_l+0x45e>
 801b716:	2101      	movs	r1, #1
 801b718:	4620      	mov	r0, r4
 801b71a:	f001 ff4f 	bl	801d5bc <__i2b>
 801b71e:	4680      	mov	r8, r0
 801b720:	2800      	cmp	r0, #0
 801b722:	f43f aedc 	beq.w	801b4de <_strtod_l+0x45e>
 801b726:	9e19      	ldr	r6, [sp, #100]	; 0x64
 801b728:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 801b72a:	2e00      	cmp	r6, #0
 801b72c:	bfb1      	iteee	lt
 801b72e:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
 801b730:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 801b732:	9810      	ldrge	r0, [sp, #64]	; 0x40
 801b734:	18f3      	addge	r3, r6, r3
 801b736:	bfba      	itte	lt
 801b738:	1b98      	sublt	r0, r3, r6
 801b73a:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 801b73c:	9308      	strge	r3, [sp, #32]
 801b73e:	eba6 0607 	sub.w	r6, r6, r7
 801b742:	bfb8      	it	lt
 801b744:	9308      	strlt	r3, [sp, #32]
 801b746:	4416      	add	r6, r2
 801b748:	4b6c      	ldr	r3, [pc, #432]	; (801b8fc <_strtod_l+0x87c>)
 801b74a:	3e01      	subs	r6, #1
 801b74c:	429e      	cmp	r6, r3
 801b74e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801b752:	f280 80b4 	bge.w	801b8be <_strtod_l+0x83e>
 801b756:	1b9b      	subs	r3, r3, r6
 801b758:	2b1f      	cmp	r3, #31
 801b75a:	eba2 0203 	sub.w	r2, r2, r3
 801b75e:	f04f 0101 	mov.w	r1, #1
 801b762:	f300 80a0 	bgt.w	801b8a6 <_strtod_l+0x826>
 801b766:	fa01 f303 	lsl.w	r3, r1, r3
 801b76a:	9311      	str	r3, [sp, #68]	; 0x44
 801b76c:	2300      	movs	r3, #0
 801b76e:	930f      	str	r3, [sp, #60]	; 0x3c
 801b770:	9b08      	ldr	r3, [sp, #32]
 801b772:	4413      	add	r3, r2
 801b774:	4402      	add	r2, r0
 801b776:	18be      	adds	r6, r7, r2
 801b778:	9a08      	ldr	r2, [sp, #32]
 801b77a:	429a      	cmp	r2, r3
 801b77c:	bfa8      	it	ge
 801b77e:	461a      	movge	r2, r3
 801b780:	42b2      	cmp	r2, r6
 801b782:	bfa8      	it	ge
 801b784:	4632      	movge	r2, r6
 801b786:	2a00      	cmp	r2, #0
 801b788:	dd04      	ble.n	801b794 <_strtod_l+0x714>
 801b78a:	9908      	ldr	r1, [sp, #32]
 801b78c:	1a9b      	subs	r3, r3, r2
 801b78e:	1ab6      	subs	r6, r6, r2
 801b790:	1a8a      	subs	r2, r1, r2
 801b792:	9208      	str	r2, [sp, #32]
 801b794:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801b796:	b1c2      	cbz	r2, 801b7ca <_strtod_l+0x74a>
 801b798:	4641      	mov	r1, r8
 801b79a:	4620      	mov	r0, r4
 801b79c:	9315      	str	r3, [sp, #84]	; 0x54
 801b79e:	f001 ffad 	bl	801d6fc <__pow5mult>
 801b7a2:	4680      	mov	r8, r0
 801b7a4:	2800      	cmp	r0, #0
 801b7a6:	f43f ae9a 	beq.w	801b4de <_strtod_l+0x45e>
 801b7aa:	4601      	mov	r1, r0
 801b7ac:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801b7ae:	4620      	mov	r0, r4
 801b7b0:	f001 ff0d 	bl	801d5ce <__multiply>
 801b7b4:	900c      	str	r0, [sp, #48]	; 0x30
 801b7b6:	2800      	cmp	r0, #0
 801b7b8:	f43f ae91 	beq.w	801b4de <_strtod_l+0x45e>
 801b7bc:	9918      	ldr	r1, [sp, #96]	; 0x60
 801b7be:	4620      	mov	r0, r4
 801b7c0:	f001 fe1e 	bl	801d400 <_Bfree>
 801b7c4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801b7c6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801b7c8:	9218      	str	r2, [sp, #96]	; 0x60
 801b7ca:	2b00      	cmp	r3, #0
 801b7cc:	dc7c      	bgt.n	801b8c8 <_strtod_l+0x848>
 801b7ce:	9b04      	ldr	r3, [sp, #16]
 801b7d0:	2b00      	cmp	r3, #0
 801b7d2:	dd08      	ble.n	801b7e6 <_strtod_l+0x766>
 801b7d4:	4649      	mov	r1, r9
 801b7d6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801b7d8:	4620      	mov	r0, r4
 801b7da:	f001 ff8f 	bl	801d6fc <__pow5mult>
 801b7de:	4681      	mov	r9, r0
 801b7e0:	2800      	cmp	r0, #0
 801b7e2:	f43f ae7c 	beq.w	801b4de <_strtod_l+0x45e>
 801b7e6:	2e00      	cmp	r6, #0
 801b7e8:	dd08      	ble.n	801b7fc <_strtod_l+0x77c>
 801b7ea:	4649      	mov	r1, r9
 801b7ec:	4632      	mov	r2, r6
 801b7ee:	4620      	mov	r0, r4
 801b7f0:	f001 ffd2 	bl	801d798 <__lshift>
 801b7f4:	4681      	mov	r9, r0
 801b7f6:	2800      	cmp	r0, #0
 801b7f8:	f43f ae71 	beq.w	801b4de <_strtod_l+0x45e>
 801b7fc:	9b08      	ldr	r3, [sp, #32]
 801b7fe:	2b00      	cmp	r3, #0
 801b800:	dd08      	ble.n	801b814 <_strtod_l+0x794>
 801b802:	4641      	mov	r1, r8
 801b804:	461a      	mov	r2, r3
 801b806:	4620      	mov	r0, r4
 801b808:	f001 ffc6 	bl	801d798 <__lshift>
 801b80c:	4680      	mov	r8, r0
 801b80e:	2800      	cmp	r0, #0
 801b810:	f43f ae65 	beq.w	801b4de <_strtod_l+0x45e>
 801b814:	464a      	mov	r2, r9
 801b816:	9918      	ldr	r1, [sp, #96]	; 0x60
 801b818:	4620      	mov	r0, r4
 801b81a:	f002 f82b 	bl	801d874 <__mdiff>
 801b81e:	4605      	mov	r5, r0
 801b820:	2800      	cmp	r0, #0
 801b822:	f43f ae5c 	beq.w	801b4de <_strtod_l+0x45e>
 801b826:	68c3      	ldr	r3, [r0, #12]
 801b828:	930c      	str	r3, [sp, #48]	; 0x30
 801b82a:	2300      	movs	r3, #0
 801b82c:	60c3      	str	r3, [r0, #12]
 801b82e:	4641      	mov	r1, r8
 801b830:	f002 f806 	bl	801d840 <__mcmp>
 801b834:	2800      	cmp	r0, #0
 801b836:	da63      	bge.n	801b900 <_strtod_l+0x880>
 801b838:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801b83a:	b9e3      	cbnz	r3, 801b876 <_strtod_l+0x7f6>
 801b83c:	f1ba 0f00 	cmp.w	sl, #0
 801b840:	d119      	bne.n	801b876 <_strtod_l+0x7f6>
 801b842:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801b846:	b9b3      	cbnz	r3, 801b876 <_strtod_l+0x7f6>
 801b848:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801b84c:	0d1b      	lsrs	r3, r3, #20
 801b84e:	051b      	lsls	r3, r3, #20
 801b850:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801b854:	d90f      	bls.n	801b876 <_strtod_l+0x7f6>
 801b856:	696b      	ldr	r3, [r5, #20]
 801b858:	b913      	cbnz	r3, 801b860 <_strtod_l+0x7e0>
 801b85a:	692b      	ldr	r3, [r5, #16]
 801b85c:	2b01      	cmp	r3, #1
 801b85e:	dd0a      	ble.n	801b876 <_strtod_l+0x7f6>
 801b860:	4629      	mov	r1, r5
 801b862:	2201      	movs	r2, #1
 801b864:	4620      	mov	r0, r4
 801b866:	f001 ff97 	bl	801d798 <__lshift>
 801b86a:	4641      	mov	r1, r8
 801b86c:	4605      	mov	r5, r0
 801b86e:	f001 ffe7 	bl	801d840 <__mcmp>
 801b872:	2800      	cmp	r0, #0
 801b874:	dc75      	bgt.n	801b962 <_strtod_l+0x8e2>
 801b876:	2f00      	cmp	r7, #0
 801b878:	d17f      	bne.n	801b97a <_strtod_l+0x8fa>
 801b87a:	e63a      	b.n	801b4f2 <_strtod_l+0x472>
 801b87c:	07d6      	lsls	r6, r2, #31
 801b87e:	d508      	bpl.n	801b892 <_strtod_l+0x812>
 801b880:	ed9d 6b06 	vldr	d6, [sp, #24]
 801b884:	ed91 7b00 	vldr	d7, [r1]
 801b888:	ee26 7b07 	vmul.f64	d7, d6, d7
 801b88c:	ed8d 7b06 	vstr	d7, [sp, #24]
 801b890:	2001      	movs	r0, #1
 801b892:	1052      	asrs	r2, r2, #1
 801b894:	3108      	adds	r1, #8
 801b896:	e6db      	b.n	801b650 <_strtod_l+0x5d0>
 801b898:	f04f 31ff 	mov.w	r1, #4294967295
 801b89c:	fa01 f202 	lsl.w	r2, r1, r2
 801b8a0:	ea02 0a0a 	and.w	sl, r2, sl
 801b8a4:	e6f3      	b.n	801b68e <_strtod_l+0x60e>
 801b8a6:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 801b8aa:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 801b8ae:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 801b8b2:	36e2      	adds	r6, #226	; 0xe2
 801b8b4:	fa01 f306 	lsl.w	r3, r1, r6
 801b8b8:	930f      	str	r3, [sp, #60]	; 0x3c
 801b8ba:	9111      	str	r1, [sp, #68]	; 0x44
 801b8bc:	e758      	b.n	801b770 <_strtod_l+0x6f0>
 801b8be:	2300      	movs	r3, #0
 801b8c0:	930f      	str	r3, [sp, #60]	; 0x3c
 801b8c2:	2301      	movs	r3, #1
 801b8c4:	9311      	str	r3, [sp, #68]	; 0x44
 801b8c6:	e753      	b.n	801b770 <_strtod_l+0x6f0>
 801b8c8:	461a      	mov	r2, r3
 801b8ca:	9918      	ldr	r1, [sp, #96]	; 0x60
 801b8cc:	4620      	mov	r0, r4
 801b8ce:	f001 ff63 	bl	801d798 <__lshift>
 801b8d2:	9018      	str	r0, [sp, #96]	; 0x60
 801b8d4:	2800      	cmp	r0, #0
 801b8d6:	f47f af7a 	bne.w	801b7ce <_strtod_l+0x74e>
 801b8da:	e600      	b.n	801b4de <_strtod_l+0x45e>
 801b8dc:	f3af 8000 	nop.w
 801b8e0:	94a03595 	.word	0x94a03595
 801b8e4:	3fdfffff 	.word	0x3fdfffff
 801b8e8:	35afe535 	.word	0x35afe535
 801b8ec:	3fe00000 	.word	0x3fe00000
 801b8f0:	94a03595 	.word	0x94a03595
 801b8f4:	3fcfffff 	.word	0x3fcfffff
 801b8f8:	080245c8 	.word	0x080245c8
 801b8fc:	fffffc02 	.word	0xfffffc02
 801b900:	f8cd b020 	str.w	fp, [sp, #32]
 801b904:	f040 8085 	bne.w	801ba12 <_strtod_l+0x992>
 801b908:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801b90a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801b90e:	b322      	cbz	r2, 801b95a <_strtod_l+0x8da>
 801b910:	4ab7      	ldr	r2, [pc, #732]	; (801bbf0 <_strtod_l+0xb70>)
 801b912:	4293      	cmp	r3, r2
 801b914:	d154      	bne.n	801b9c0 <_strtod_l+0x940>
 801b916:	4651      	mov	r1, sl
 801b918:	b1e7      	cbz	r7, 801b954 <_strtod_l+0x8d4>
 801b91a:	4bb6      	ldr	r3, [pc, #728]	; (801bbf4 <_strtod_l+0xb74>)
 801b91c:	465a      	mov	r2, fp
 801b91e:	4013      	ands	r3, r2
 801b920:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801b924:	f04f 32ff 	mov.w	r2, #4294967295
 801b928:	d803      	bhi.n	801b932 <_strtod_l+0x8b2>
 801b92a:	0d1b      	lsrs	r3, r3, #20
 801b92c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801b930:	409a      	lsls	r2, r3
 801b932:	4291      	cmp	r1, r2
 801b934:	d144      	bne.n	801b9c0 <_strtod_l+0x940>
 801b936:	4bb0      	ldr	r3, [pc, #704]	; (801bbf8 <_strtod_l+0xb78>)
 801b938:	9a08      	ldr	r2, [sp, #32]
 801b93a:	429a      	cmp	r2, r3
 801b93c:	d102      	bne.n	801b944 <_strtod_l+0x8c4>
 801b93e:	3101      	adds	r1, #1
 801b940:	f43f adcd 	beq.w	801b4de <_strtod_l+0x45e>
 801b944:	4bab      	ldr	r3, [pc, #684]	; (801bbf4 <_strtod_l+0xb74>)
 801b946:	9a08      	ldr	r2, [sp, #32]
 801b948:	401a      	ands	r2, r3
 801b94a:	f502 1b80 	add.w	fp, r2, #1048576	; 0x100000
 801b94e:	f04f 0a00 	mov.w	sl, #0
 801b952:	e790      	b.n	801b876 <_strtod_l+0x7f6>
 801b954:	f04f 32ff 	mov.w	r2, #4294967295
 801b958:	e7eb      	b.n	801b932 <_strtod_l+0x8b2>
 801b95a:	bb8b      	cbnz	r3, 801b9c0 <_strtod_l+0x940>
 801b95c:	f1ba 0f00 	cmp.w	sl, #0
 801b960:	d12e      	bne.n	801b9c0 <_strtod_l+0x940>
 801b962:	465b      	mov	r3, fp
 801b964:	4aa3      	ldr	r2, [pc, #652]	; (801bbf4 <_strtod_l+0xb74>)
 801b966:	b30f      	cbz	r7, 801b9ac <_strtod_l+0x92c>
 801b968:	ea02 010b 	and.w	r1, r2, fp
 801b96c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801b970:	dc1c      	bgt.n	801b9ac <_strtod_l+0x92c>
 801b972:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801b976:	f77f ae48 	ble.w	801b60a <_strtod_l+0x58a>
 801b97a:	4aa0      	ldr	r2, [pc, #640]	; (801bbfc <_strtod_l+0xb7c>)
 801b97c:	2300      	movs	r3, #0
 801b97e:	e9cd 3212 	strd	r3, r2, [sp, #72]	; 0x48
 801b982:	ed9d 6b12 	vldr	d6, [sp, #72]	; 0x48
 801b986:	ec4b ab17 	vmov	d7, sl, fp
 801b98a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b98e:	ed8d 7b04 	vstr	d7, [sp, #16]
 801b992:	9b05      	ldr	r3, [sp, #20]
 801b994:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 801b998:	2b00      	cmp	r3, #0
 801b99a:	f47f adaa 	bne.w	801b4f2 <_strtod_l+0x472>
 801b99e:	9b04      	ldr	r3, [sp, #16]
 801b9a0:	2b00      	cmp	r3, #0
 801b9a2:	f47f ada6 	bne.w	801b4f2 <_strtod_l+0x472>
 801b9a6:	2322      	movs	r3, #34	; 0x22
 801b9a8:	6023      	str	r3, [r4, #0]
 801b9aa:	e5a2      	b.n	801b4f2 <_strtod_l+0x472>
 801b9ac:	4013      	ands	r3, r2
 801b9ae:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801b9b2:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801b9b6:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801b9ba:	f04f 3aff 	mov.w	sl, #4294967295
 801b9be:	e75a      	b.n	801b876 <_strtod_l+0x7f6>
 801b9c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801b9c2:	b18b      	cbz	r3, 801b9e8 <_strtod_l+0x968>
 801b9c4:	9a08      	ldr	r2, [sp, #32]
 801b9c6:	4213      	tst	r3, r2
 801b9c8:	f43f af55 	beq.w	801b876 <_strtod_l+0x7f6>
 801b9cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801b9ce:	463a      	mov	r2, r7
 801b9d0:	4650      	mov	r0, sl
 801b9d2:	4659      	mov	r1, fp
 801b9d4:	b163      	cbz	r3, 801b9f0 <_strtod_l+0x970>
 801b9d6:	f7ff fb36 	bl	801b046 <sulp>
 801b9da:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 801b9de:	ee37 7b00 	vadd.f64	d7, d7, d0
 801b9e2:	ec5b ab17 	vmov	sl, fp, d7
 801b9e6:	e746      	b.n	801b876 <_strtod_l+0x7f6>
 801b9e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801b9ea:	ea13 0f0a 	tst.w	r3, sl
 801b9ee:	e7eb      	b.n	801b9c8 <_strtod_l+0x948>
 801b9f0:	f7ff fb29 	bl	801b046 <sulp>
 801b9f4:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 801b9f8:	ee37 7b40 	vsub.f64	d7, d7, d0
 801b9fc:	ed8d 7b04 	vstr	d7, [sp, #16]
 801ba00:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801ba04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ba08:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 801ba0c:	f43f adfd 	beq.w	801b60a <_strtod_l+0x58a>
 801ba10:	e731      	b.n	801b876 <_strtod_l+0x7f6>
 801ba12:	4641      	mov	r1, r8
 801ba14:	4628      	mov	r0, r5
 801ba16:	f002 f850 	bl	801daba <__ratio>
 801ba1a:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 801ba1e:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801ba22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ba26:	d869      	bhi.n	801bafc <_strtod_l+0xa7c>
 801ba28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801ba2a:	2b00      	cmp	r3, #0
 801ba2c:	d045      	beq.n	801baba <_strtod_l+0xa3a>
 801ba2e:	4b74      	ldr	r3, [pc, #464]	; (801bc00 <_strtod_l+0xb80>)
 801ba30:	2200      	movs	r2, #0
 801ba32:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 801ba36:	9808      	ldr	r0, [sp, #32]
 801ba38:	496e      	ldr	r1, [pc, #440]	; (801bbf4 <_strtod_l+0xb74>)
 801ba3a:	ea00 0601 	and.w	r6, r0, r1
 801ba3e:	4871      	ldr	r0, [pc, #452]	; (801bc04 <_strtod_l+0xb84>)
 801ba40:	4286      	cmp	r6, r0
 801ba42:	f040 8089 	bne.w	801bb58 <_strtod_l+0xad8>
 801ba46:	910f      	str	r1, [sp, #60]	; 0x3c
 801ba48:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801ba4c:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 801ba50:	9908      	ldr	r1, [sp, #32]
 801ba52:	f1a1 7b54 	sub.w	fp, r1, #55574528	; 0x3500000
 801ba56:	ec4b ab10 	vmov	d0, sl, fp
 801ba5a:	ec43 2b1c 	vmov	d12, r2, r3
 801ba5e:	f001 ff67 	bl	801d930 <__ulp>
 801ba62:	ec4b ab1d 	vmov	d13, sl, fp
 801ba66:	eeac db00 	vfma.f64	d13, d12, d0
 801ba6a:	ed8d db08 	vstr	d13, [sp, #32]
 801ba6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ba70:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801ba72:	4a65      	ldr	r2, [pc, #404]	; (801bc08 <_strtod_l+0xb88>)
 801ba74:	4019      	ands	r1, r3
 801ba76:	4291      	cmp	r1, r2
 801ba78:	e9dd ab08 	ldrd	sl, fp, [sp, #32]
 801ba7c:	d948      	bls.n	801bb10 <_strtod_l+0xa90>
 801ba7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801ba80:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801ba84:	4293      	cmp	r3, r2
 801ba86:	d103      	bne.n	801ba90 <_strtod_l+0xa10>
 801ba88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801ba8a:	3301      	adds	r3, #1
 801ba8c:	f43f ad27 	beq.w	801b4de <_strtod_l+0x45e>
 801ba90:	f8df b164 	ldr.w	fp, [pc, #356]	; 801bbf8 <_strtod_l+0xb78>
 801ba94:	f04f 3aff 	mov.w	sl, #4294967295
 801ba98:	9918      	ldr	r1, [sp, #96]	; 0x60
 801ba9a:	4620      	mov	r0, r4
 801ba9c:	f001 fcb0 	bl	801d400 <_Bfree>
 801baa0:	4649      	mov	r1, r9
 801baa2:	4620      	mov	r0, r4
 801baa4:	f001 fcac 	bl	801d400 <_Bfree>
 801baa8:	4641      	mov	r1, r8
 801baaa:	4620      	mov	r0, r4
 801baac:	f001 fca8 	bl	801d400 <_Bfree>
 801bab0:	4629      	mov	r1, r5
 801bab2:	4620      	mov	r0, r4
 801bab4:	f001 fca4 	bl	801d400 <_Bfree>
 801bab8:	e60e      	b.n	801b6d8 <_strtod_l+0x658>
 801baba:	f1ba 0f00 	cmp.w	sl, #0
 801babe:	d113      	bne.n	801bae8 <_strtod_l+0xa68>
 801bac0:	9b08      	ldr	r3, [sp, #32]
 801bac2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801bac6:	b9b3      	cbnz	r3, 801baf6 <_strtod_l+0xa76>
 801bac8:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 801bacc:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801bad0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bad4:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 801bad8:	d401      	bmi.n	801bade <_strtod_l+0xa5e>
 801bada:	ee20 8b08 	vmul.f64	d8, d0, d8
 801bade:	eeb1 7b48 	vneg.f64	d7, d8
 801bae2:	ec53 2b17 	vmov	r2, r3, d7
 801bae6:	e7a6      	b.n	801ba36 <_strtod_l+0x9b6>
 801bae8:	f1ba 0f01 	cmp.w	sl, #1
 801baec:	d103      	bne.n	801baf6 <_strtod_l+0xa76>
 801baee:	9b08      	ldr	r3, [sp, #32]
 801baf0:	2b00      	cmp	r3, #0
 801baf2:	f43f ad8a 	beq.w	801b60a <_strtod_l+0x58a>
 801baf6:	2200      	movs	r2, #0
 801baf8:	4b44      	ldr	r3, [pc, #272]	; (801bc0c <_strtod_l+0xb8c>)
 801bafa:	e79a      	b.n	801ba32 <_strtod_l+0x9b2>
 801bafc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801bafe:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 801bb02:	ee20 8b08 	vmul.f64	d8, d0, d8
 801bb06:	2b00      	cmp	r3, #0
 801bb08:	d0e9      	beq.n	801bade <_strtod_l+0xa5e>
 801bb0a:	ec53 2b18 	vmov	r2, r3, d8
 801bb0e:	e792      	b.n	801ba36 <_strtod_l+0x9b6>
 801bb10:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801bb14:	2f00      	cmp	r7, #0
 801bb16:	d1bf      	bne.n	801ba98 <_strtod_l+0xa18>
 801bb18:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801bb1c:	0d1b      	lsrs	r3, r3, #20
 801bb1e:	051b      	lsls	r3, r3, #20
 801bb20:	429e      	cmp	r6, r3
 801bb22:	d1b9      	bne.n	801ba98 <_strtod_l+0xa18>
 801bb24:	eebd 0bc8 	vcvt.s32.f64	s0, d8
 801bb28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801bb2a:	eeb8 0bc0 	vcvt.f64.s32	d0, s0
 801bb2e:	ee38 8b40 	vsub.f64	d8, d8, d0
 801bb32:	b92b      	cbnz	r3, 801bb40 <_strtod_l+0xac0>
 801bb34:	f1ba 0f00 	cmp.w	sl, #0
 801bb38:	d102      	bne.n	801bb40 <_strtod_l+0xac0>
 801bb3a:	f3cb 0213 	ubfx	r2, fp, #0, #20
 801bb3e:	b3d2      	cbz	r2, 801bbb6 <_strtod_l+0xb36>
 801bb40:	eeb4 8bc9 	vcmpe.f64	d8, d9
 801bb44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bb48:	f53f acd3 	bmi.w	801b4f2 <_strtod_l+0x472>
 801bb4c:	eeb4 8bca 	vcmpe.f64	d8, d10
 801bb50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bb54:	dda0      	ble.n	801ba98 <_strtod_l+0xa18>
 801bb56:	e4cc      	b.n	801b4f2 <_strtod_l+0x472>
 801bb58:	b1ef      	cbz	r7, 801bb96 <_strtod_l+0xb16>
 801bb5a:	f1b6 6fd4 	cmp.w	r6, #111149056	; 0x6a00000
 801bb5e:	d81a      	bhi.n	801bb96 <_strtod_l+0xb16>
 801bb60:	ed9f 7b21 	vldr	d7, [pc, #132]	; 801bbe8 <_strtod_l+0xb68>
 801bb64:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801bb68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bb6c:	d810      	bhi.n	801bb90 <_strtod_l+0xb10>
 801bb6e:	eefc 7bc8 	vcvt.u32.f64	s15, d8
 801bb72:	ee17 3a90 	vmov	r3, s15
 801bb76:	2b00      	cmp	r3, #0
 801bb78:	bf08      	it	eq
 801bb7a:	2301      	moveq	r3, #1
 801bb7c:	ee07 3a90 	vmov	s15, r3
 801bb80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801bb82:	eeb8 8b67 	vcvt.f64.u32	d8, s15
 801bb86:	b99b      	cbnz	r3, 801bbb0 <_strtod_l+0xb30>
 801bb88:	eeb1 7b48 	vneg.f64	d7, d8
 801bb8c:	ec53 2b17 	vmov	r2, r3, d7
 801bb90:	f103 61d6 	add.w	r1, r3, #112197632	; 0x6b00000
 801bb94:	1b8b      	subs	r3, r1, r6
 801bb96:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 801bb9a:	ec43 2b1c 	vmov	d12, r2, r3
 801bb9e:	f001 fec7 	bl	801d930 <__ulp>
 801bba2:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 801bba6:	eeac 7b00 	vfma.f64	d7, d12, d0
 801bbaa:	ec5b ab17 	vmov	sl, fp, d7
 801bbae:	e7b1      	b.n	801bb14 <_strtod_l+0xa94>
 801bbb0:	ec53 2b18 	vmov	r2, r3, d8
 801bbb4:	e7ec      	b.n	801bb90 <_strtod_l+0xb10>
 801bbb6:	eeb4 8bcb 	vcmpe.f64	d8, d11
 801bbba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bbbe:	f57f af6b 	bpl.w	801ba98 <_strtod_l+0xa18>
 801bbc2:	e496      	b.n	801b4f2 <_strtod_l+0x472>
 801bbc4:	2300      	movs	r3, #0
 801bbc6:	930d      	str	r3, [sp, #52]	; 0x34
 801bbc8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801bbca:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801bbcc:	6013      	str	r3, [r2, #0]
 801bbce:	f7ff ba9d 	b.w	801b10c <_strtod_l+0x8c>
 801bbd2:	2a65      	cmp	r2, #101	; 0x65
 801bbd4:	f04f 0100 	mov.w	r1, #0
 801bbd8:	f43f ab97 	beq.w	801b30a <_strtod_l+0x28a>
 801bbdc:	2701      	movs	r7, #1
 801bbde:	460b      	mov	r3, r1
 801bbe0:	9704      	str	r7, [sp, #16]
 801bbe2:	f7ff bb0a 	b.w	801b1fa <_strtod_l+0x17a>
 801bbe6:	bf00      	nop
 801bbe8:	ffc00000 	.word	0xffc00000
 801bbec:	41dfffff 	.word	0x41dfffff
 801bbf0:	000fffff 	.word	0x000fffff
 801bbf4:	7ff00000 	.word	0x7ff00000
 801bbf8:	7fefffff 	.word	0x7fefffff
 801bbfc:	39500000 	.word	0x39500000
 801bc00:	3ff00000 	.word	0x3ff00000
 801bc04:	7fe00000 	.word	0x7fe00000
 801bc08:	7c9fffff 	.word	0x7c9fffff
 801bc0c:	bff00000 	.word	0xbff00000

0801bc10 <_strtod_r>:
 801bc10:	4b05      	ldr	r3, [pc, #20]	; (801bc28 <_strtod_r+0x18>)
 801bc12:	681b      	ldr	r3, [r3, #0]
 801bc14:	b410      	push	{r4}
 801bc16:	6a1b      	ldr	r3, [r3, #32]
 801bc18:	4c04      	ldr	r4, [pc, #16]	; (801bc2c <_strtod_r+0x1c>)
 801bc1a:	2b00      	cmp	r3, #0
 801bc1c:	bf08      	it	eq
 801bc1e:	4623      	moveq	r3, r4
 801bc20:	f85d 4b04 	ldr.w	r4, [sp], #4
 801bc24:	f7ff ba2c 	b.w	801b080 <_strtod_l>
 801bc28:	20000020 	.word	0x20000020
 801bc2c:	20000084 	.word	0x20000084

0801bc30 <_strtol_l.isra.0>:
 801bc30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801bc34:	4680      	mov	r8, r0
 801bc36:	4689      	mov	r9, r1
 801bc38:	4692      	mov	sl, r2
 801bc3a:	461e      	mov	r6, r3
 801bc3c:	460f      	mov	r7, r1
 801bc3e:	463d      	mov	r5, r7
 801bc40:	9808      	ldr	r0, [sp, #32]
 801bc42:	f815 4b01 	ldrb.w	r4, [r5], #1
 801bc46:	f7fe f931 	bl	8019eac <__locale_ctype_ptr_l>
 801bc4a:	4420      	add	r0, r4
 801bc4c:	7843      	ldrb	r3, [r0, #1]
 801bc4e:	f013 0308 	ands.w	r3, r3, #8
 801bc52:	d132      	bne.n	801bcba <_strtol_l.isra.0+0x8a>
 801bc54:	2c2d      	cmp	r4, #45	; 0x2d
 801bc56:	d132      	bne.n	801bcbe <_strtol_l.isra.0+0x8e>
 801bc58:	787c      	ldrb	r4, [r7, #1]
 801bc5a:	1cbd      	adds	r5, r7, #2
 801bc5c:	2201      	movs	r2, #1
 801bc5e:	2e00      	cmp	r6, #0
 801bc60:	d05d      	beq.n	801bd1e <_strtol_l.isra.0+0xee>
 801bc62:	2e10      	cmp	r6, #16
 801bc64:	d109      	bne.n	801bc7a <_strtol_l.isra.0+0x4a>
 801bc66:	2c30      	cmp	r4, #48	; 0x30
 801bc68:	d107      	bne.n	801bc7a <_strtol_l.isra.0+0x4a>
 801bc6a:	782b      	ldrb	r3, [r5, #0]
 801bc6c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801bc70:	2b58      	cmp	r3, #88	; 0x58
 801bc72:	d14f      	bne.n	801bd14 <_strtol_l.isra.0+0xe4>
 801bc74:	786c      	ldrb	r4, [r5, #1]
 801bc76:	2610      	movs	r6, #16
 801bc78:	3502      	adds	r5, #2
 801bc7a:	2a00      	cmp	r2, #0
 801bc7c:	bf14      	ite	ne
 801bc7e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 801bc82:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 801bc86:	2700      	movs	r7, #0
 801bc88:	fbb1 fcf6 	udiv	ip, r1, r6
 801bc8c:	4638      	mov	r0, r7
 801bc8e:	fb06 1e1c 	mls	lr, r6, ip, r1
 801bc92:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 801bc96:	2b09      	cmp	r3, #9
 801bc98:	d817      	bhi.n	801bcca <_strtol_l.isra.0+0x9a>
 801bc9a:	461c      	mov	r4, r3
 801bc9c:	42a6      	cmp	r6, r4
 801bc9e:	dd23      	ble.n	801bce8 <_strtol_l.isra.0+0xb8>
 801bca0:	1c7b      	adds	r3, r7, #1
 801bca2:	d007      	beq.n	801bcb4 <_strtol_l.isra.0+0x84>
 801bca4:	4584      	cmp	ip, r0
 801bca6:	d31c      	bcc.n	801bce2 <_strtol_l.isra.0+0xb2>
 801bca8:	d101      	bne.n	801bcae <_strtol_l.isra.0+0x7e>
 801bcaa:	45a6      	cmp	lr, r4
 801bcac:	db19      	blt.n	801bce2 <_strtol_l.isra.0+0xb2>
 801bcae:	fb00 4006 	mla	r0, r0, r6, r4
 801bcb2:	2701      	movs	r7, #1
 801bcb4:	f815 4b01 	ldrb.w	r4, [r5], #1
 801bcb8:	e7eb      	b.n	801bc92 <_strtol_l.isra.0+0x62>
 801bcba:	462f      	mov	r7, r5
 801bcbc:	e7bf      	b.n	801bc3e <_strtol_l.isra.0+0xe>
 801bcbe:	2c2b      	cmp	r4, #43	; 0x2b
 801bcc0:	bf04      	itt	eq
 801bcc2:	1cbd      	addeq	r5, r7, #2
 801bcc4:	787c      	ldrbeq	r4, [r7, #1]
 801bcc6:	461a      	mov	r2, r3
 801bcc8:	e7c9      	b.n	801bc5e <_strtol_l.isra.0+0x2e>
 801bcca:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 801bcce:	2b19      	cmp	r3, #25
 801bcd0:	d801      	bhi.n	801bcd6 <_strtol_l.isra.0+0xa6>
 801bcd2:	3c37      	subs	r4, #55	; 0x37
 801bcd4:	e7e2      	b.n	801bc9c <_strtol_l.isra.0+0x6c>
 801bcd6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 801bcda:	2b19      	cmp	r3, #25
 801bcdc:	d804      	bhi.n	801bce8 <_strtol_l.isra.0+0xb8>
 801bcde:	3c57      	subs	r4, #87	; 0x57
 801bce0:	e7dc      	b.n	801bc9c <_strtol_l.isra.0+0x6c>
 801bce2:	f04f 37ff 	mov.w	r7, #4294967295
 801bce6:	e7e5      	b.n	801bcb4 <_strtol_l.isra.0+0x84>
 801bce8:	1c7b      	adds	r3, r7, #1
 801bcea:	d108      	bne.n	801bcfe <_strtol_l.isra.0+0xce>
 801bcec:	2322      	movs	r3, #34	; 0x22
 801bcee:	f8c8 3000 	str.w	r3, [r8]
 801bcf2:	4608      	mov	r0, r1
 801bcf4:	f1ba 0f00 	cmp.w	sl, #0
 801bcf8:	d107      	bne.n	801bd0a <_strtol_l.isra.0+0xda>
 801bcfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bcfe:	b102      	cbz	r2, 801bd02 <_strtol_l.isra.0+0xd2>
 801bd00:	4240      	negs	r0, r0
 801bd02:	f1ba 0f00 	cmp.w	sl, #0
 801bd06:	d0f8      	beq.n	801bcfa <_strtol_l.isra.0+0xca>
 801bd08:	b10f      	cbz	r7, 801bd0e <_strtol_l.isra.0+0xde>
 801bd0a:	f105 39ff 	add.w	r9, r5, #4294967295
 801bd0e:	f8ca 9000 	str.w	r9, [sl]
 801bd12:	e7f2      	b.n	801bcfa <_strtol_l.isra.0+0xca>
 801bd14:	2430      	movs	r4, #48	; 0x30
 801bd16:	2e00      	cmp	r6, #0
 801bd18:	d1af      	bne.n	801bc7a <_strtol_l.isra.0+0x4a>
 801bd1a:	2608      	movs	r6, #8
 801bd1c:	e7ad      	b.n	801bc7a <_strtol_l.isra.0+0x4a>
 801bd1e:	2c30      	cmp	r4, #48	; 0x30
 801bd20:	d0a3      	beq.n	801bc6a <_strtol_l.isra.0+0x3a>
 801bd22:	260a      	movs	r6, #10
 801bd24:	e7a9      	b.n	801bc7a <_strtol_l.isra.0+0x4a>
	...

0801bd28 <_strtol_r>:
 801bd28:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801bd2a:	4c06      	ldr	r4, [pc, #24]	; (801bd44 <_strtol_r+0x1c>)
 801bd2c:	4d06      	ldr	r5, [pc, #24]	; (801bd48 <_strtol_r+0x20>)
 801bd2e:	6824      	ldr	r4, [r4, #0]
 801bd30:	6a24      	ldr	r4, [r4, #32]
 801bd32:	2c00      	cmp	r4, #0
 801bd34:	bf08      	it	eq
 801bd36:	462c      	moveq	r4, r5
 801bd38:	9400      	str	r4, [sp, #0]
 801bd3a:	f7ff ff79 	bl	801bc30 <_strtol_l.isra.0>
 801bd3e:	b003      	add	sp, #12
 801bd40:	bd30      	pop	{r4, r5, pc}
 801bd42:	bf00      	nop
 801bd44:	20000020 	.word	0x20000020
 801bd48:	20000084 	.word	0x20000084

0801bd4c <__swbuf_r>:
 801bd4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bd4e:	460e      	mov	r6, r1
 801bd50:	4614      	mov	r4, r2
 801bd52:	4605      	mov	r5, r0
 801bd54:	b118      	cbz	r0, 801bd5e <__swbuf_r+0x12>
 801bd56:	6983      	ldr	r3, [r0, #24]
 801bd58:	b90b      	cbnz	r3, 801bd5e <__swbuf_r+0x12>
 801bd5a:	f7fd fff9 	bl	8019d50 <__sinit>
 801bd5e:	4b21      	ldr	r3, [pc, #132]	; (801bde4 <__swbuf_r+0x98>)
 801bd60:	429c      	cmp	r4, r3
 801bd62:	d12a      	bne.n	801bdba <__swbuf_r+0x6e>
 801bd64:	686c      	ldr	r4, [r5, #4]
 801bd66:	69a3      	ldr	r3, [r4, #24]
 801bd68:	60a3      	str	r3, [r4, #8]
 801bd6a:	89a3      	ldrh	r3, [r4, #12]
 801bd6c:	071a      	lsls	r2, r3, #28
 801bd6e:	d52e      	bpl.n	801bdce <__swbuf_r+0x82>
 801bd70:	6923      	ldr	r3, [r4, #16]
 801bd72:	b363      	cbz	r3, 801bdce <__swbuf_r+0x82>
 801bd74:	6923      	ldr	r3, [r4, #16]
 801bd76:	6820      	ldr	r0, [r4, #0]
 801bd78:	1ac0      	subs	r0, r0, r3
 801bd7a:	6963      	ldr	r3, [r4, #20]
 801bd7c:	b2f6      	uxtb	r6, r6
 801bd7e:	4283      	cmp	r3, r0
 801bd80:	4637      	mov	r7, r6
 801bd82:	dc04      	bgt.n	801bd8e <__swbuf_r+0x42>
 801bd84:	4621      	mov	r1, r4
 801bd86:	4628      	mov	r0, r5
 801bd88:	f000 ff30 	bl	801cbec <_fflush_r>
 801bd8c:	bb28      	cbnz	r0, 801bdda <__swbuf_r+0x8e>
 801bd8e:	68a3      	ldr	r3, [r4, #8]
 801bd90:	3b01      	subs	r3, #1
 801bd92:	60a3      	str	r3, [r4, #8]
 801bd94:	6823      	ldr	r3, [r4, #0]
 801bd96:	1c5a      	adds	r2, r3, #1
 801bd98:	6022      	str	r2, [r4, #0]
 801bd9a:	701e      	strb	r6, [r3, #0]
 801bd9c:	6963      	ldr	r3, [r4, #20]
 801bd9e:	3001      	adds	r0, #1
 801bda0:	4283      	cmp	r3, r0
 801bda2:	d004      	beq.n	801bdae <__swbuf_r+0x62>
 801bda4:	89a3      	ldrh	r3, [r4, #12]
 801bda6:	07db      	lsls	r3, r3, #31
 801bda8:	d519      	bpl.n	801bdde <__swbuf_r+0x92>
 801bdaa:	2e0a      	cmp	r6, #10
 801bdac:	d117      	bne.n	801bdde <__swbuf_r+0x92>
 801bdae:	4621      	mov	r1, r4
 801bdb0:	4628      	mov	r0, r5
 801bdb2:	f000 ff1b 	bl	801cbec <_fflush_r>
 801bdb6:	b190      	cbz	r0, 801bdde <__swbuf_r+0x92>
 801bdb8:	e00f      	b.n	801bdda <__swbuf_r+0x8e>
 801bdba:	4b0b      	ldr	r3, [pc, #44]	; (801bde8 <__swbuf_r+0x9c>)
 801bdbc:	429c      	cmp	r4, r3
 801bdbe:	d101      	bne.n	801bdc4 <__swbuf_r+0x78>
 801bdc0:	68ac      	ldr	r4, [r5, #8]
 801bdc2:	e7d0      	b.n	801bd66 <__swbuf_r+0x1a>
 801bdc4:	4b09      	ldr	r3, [pc, #36]	; (801bdec <__swbuf_r+0xa0>)
 801bdc6:	429c      	cmp	r4, r3
 801bdc8:	bf08      	it	eq
 801bdca:	68ec      	ldreq	r4, [r5, #12]
 801bdcc:	e7cb      	b.n	801bd66 <__swbuf_r+0x1a>
 801bdce:	4621      	mov	r1, r4
 801bdd0:	4628      	mov	r0, r5
 801bdd2:	f000 f82d 	bl	801be30 <__swsetup_r>
 801bdd6:	2800      	cmp	r0, #0
 801bdd8:	d0cc      	beq.n	801bd74 <__swbuf_r+0x28>
 801bdda:	f04f 37ff 	mov.w	r7, #4294967295
 801bdde:	4638      	mov	r0, r7
 801bde0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801bde2:	bf00      	nop
 801bde4:	08024518 	.word	0x08024518
 801bde8:	08024538 	.word	0x08024538
 801bdec:	080244f8 	.word	0x080244f8

0801bdf0 <__ascii_wctomb>:
 801bdf0:	b149      	cbz	r1, 801be06 <__ascii_wctomb+0x16>
 801bdf2:	2aff      	cmp	r2, #255	; 0xff
 801bdf4:	bf85      	ittet	hi
 801bdf6:	238a      	movhi	r3, #138	; 0x8a
 801bdf8:	6003      	strhi	r3, [r0, #0]
 801bdfa:	700a      	strbls	r2, [r1, #0]
 801bdfc:	f04f 30ff 	movhi.w	r0, #4294967295
 801be00:	bf98      	it	ls
 801be02:	2001      	movls	r0, #1
 801be04:	4770      	bx	lr
 801be06:	4608      	mov	r0, r1
 801be08:	4770      	bx	lr
	...

0801be0c <_write_r>:
 801be0c:	b538      	push	{r3, r4, r5, lr}
 801be0e:	4c07      	ldr	r4, [pc, #28]	; (801be2c <_write_r+0x20>)
 801be10:	4605      	mov	r5, r0
 801be12:	4608      	mov	r0, r1
 801be14:	4611      	mov	r1, r2
 801be16:	2200      	movs	r2, #0
 801be18:	6022      	str	r2, [r4, #0]
 801be1a:	461a      	mov	r2, r3
 801be1c:	f7e7 fe1d 	bl	8003a5a <_write>
 801be20:	1c43      	adds	r3, r0, #1
 801be22:	d102      	bne.n	801be2a <_write_r+0x1e>
 801be24:	6823      	ldr	r3, [r4, #0]
 801be26:	b103      	cbz	r3, 801be2a <_write_r+0x1e>
 801be28:	602b      	str	r3, [r5, #0]
 801be2a:	bd38      	pop	{r3, r4, r5, pc}
 801be2c:	20007cbc 	.word	0x20007cbc

0801be30 <__swsetup_r>:
 801be30:	4b32      	ldr	r3, [pc, #200]	; (801befc <__swsetup_r+0xcc>)
 801be32:	b570      	push	{r4, r5, r6, lr}
 801be34:	681d      	ldr	r5, [r3, #0]
 801be36:	4606      	mov	r6, r0
 801be38:	460c      	mov	r4, r1
 801be3a:	b125      	cbz	r5, 801be46 <__swsetup_r+0x16>
 801be3c:	69ab      	ldr	r3, [r5, #24]
 801be3e:	b913      	cbnz	r3, 801be46 <__swsetup_r+0x16>
 801be40:	4628      	mov	r0, r5
 801be42:	f7fd ff85 	bl	8019d50 <__sinit>
 801be46:	4b2e      	ldr	r3, [pc, #184]	; (801bf00 <__swsetup_r+0xd0>)
 801be48:	429c      	cmp	r4, r3
 801be4a:	d10f      	bne.n	801be6c <__swsetup_r+0x3c>
 801be4c:	686c      	ldr	r4, [r5, #4]
 801be4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801be52:	b29a      	uxth	r2, r3
 801be54:	0715      	lsls	r5, r2, #28
 801be56:	d42c      	bmi.n	801beb2 <__swsetup_r+0x82>
 801be58:	06d0      	lsls	r0, r2, #27
 801be5a:	d411      	bmi.n	801be80 <__swsetup_r+0x50>
 801be5c:	2209      	movs	r2, #9
 801be5e:	6032      	str	r2, [r6, #0]
 801be60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801be64:	81a3      	strh	r3, [r4, #12]
 801be66:	f04f 30ff 	mov.w	r0, #4294967295
 801be6a:	e03e      	b.n	801beea <__swsetup_r+0xba>
 801be6c:	4b25      	ldr	r3, [pc, #148]	; (801bf04 <__swsetup_r+0xd4>)
 801be6e:	429c      	cmp	r4, r3
 801be70:	d101      	bne.n	801be76 <__swsetup_r+0x46>
 801be72:	68ac      	ldr	r4, [r5, #8]
 801be74:	e7eb      	b.n	801be4e <__swsetup_r+0x1e>
 801be76:	4b24      	ldr	r3, [pc, #144]	; (801bf08 <__swsetup_r+0xd8>)
 801be78:	429c      	cmp	r4, r3
 801be7a:	bf08      	it	eq
 801be7c:	68ec      	ldreq	r4, [r5, #12]
 801be7e:	e7e6      	b.n	801be4e <__swsetup_r+0x1e>
 801be80:	0751      	lsls	r1, r2, #29
 801be82:	d512      	bpl.n	801beaa <__swsetup_r+0x7a>
 801be84:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801be86:	b141      	cbz	r1, 801be9a <__swsetup_r+0x6a>
 801be88:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801be8c:	4299      	cmp	r1, r3
 801be8e:	d002      	beq.n	801be96 <__swsetup_r+0x66>
 801be90:	4630      	mov	r0, r6
 801be92:	f7fe f86d 	bl	8019f70 <_free_r>
 801be96:	2300      	movs	r3, #0
 801be98:	6363      	str	r3, [r4, #52]	; 0x34
 801be9a:	89a3      	ldrh	r3, [r4, #12]
 801be9c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801bea0:	81a3      	strh	r3, [r4, #12]
 801bea2:	2300      	movs	r3, #0
 801bea4:	6063      	str	r3, [r4, #4]
 801bea6:	6923      	ldr	r3, [r4, #16]
 801bea8:	6023      	str	r3, [r4, #0]
 801beaa:	89a3      	ldrh	r3, [r4, #12]
 801beac:	f043 0308 	orr.w	r3, r3, #8
 801beb0:	81a3      	strh	r3, [r4, #12]
 801beb2:	6923      	ldr	r3, [r4, #16]
 801beb4:	b94b      	cbnz	r3, 801beca <__swsetup_r+0x9a>
 801beb6:	89a3      	ldrh	r3, [r4, #12]
 801beb8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801bebc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801bec0:	d003      	beq.n	801beca <__swsetup_r+0x9a>
 801bec2:	4621      	mov	r1, r4
 801bec4:	4630      	mov	r0, r6
 801bec6:	f001 fa27 	bl	801d318 <__smakebuf_r>
 801beca:	89a2      	ldrh	r2, [r4, #12]
 801becc:	f012 0301 	ands.w	r3, r2, #1
 801bed0:	d00c      	beq.n	801beec <__swsetup_r+0xbc>
 801bed2:	2300      	movs	r3, #0
 801bed4:	60a3      	str	r3, [r4, #8]
 801bed6:	6963      	ldr	r3, [r4, #20]
 801bed8:	425b      	negs	r3, r3
 801beda:	61a3      	str	r3, [r4, #24]
 801bedc:	6923      	ldr	r3, [r4, #16]
 801bede:	b953      	cbnz	r3, 801bef6 <__swsetup_r+0xc6>
 801bee0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bee4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 801bee8:	d1ba      	bne.n	801be60 <__swsetup_r+0x30>
 801beea:	bd70      	pop	{r4, r5, r6, pc}
 801beec:	0792      	lsls	r2, r2, #30
 801beee:	bf58      	it	pl
 801bef0:	6963      	ldrpl	r3, [r4, #20]
 801bef2:	60a3      	str	r3, [r4, #8]
 801bef4:	e7f2      	b.n	801bedc <__swsetup_r+0xac>
 801bef6:	2000      	movs	r0, #0
 801bef8:	e7f7      	b.n	801beea <__swsetup_r+0xba>
 801befa:	bf00      	nop
 801befc:	20000020 	.word	0x20000020
 801bf00:	08024518 	.word	0x08024518
 801bf04:	08024538 	.word	0x08024538
 801bf08:	080244f8 	.word	0x080244f8

0801bf0c <_close_r>:
 801bf0c:	b538      	push	{r3, r4, r5, lr}
 801bf0e:	4c06      	ldr	r4, [pc, #24]	; (801bf28 <_close_r+0x1c>)
 801bf10:	2300      	movs	r3, #0
 801bf12:	4605      	mov	r5, r0
 801bf14:	4608      	mov	r0, r1
 801bf16:	6023      	str	r3, [r4, #0]
 801bf18:	f7e7 fdbb 	bl	8003a92 <_close>
 801bf1c:	1c43      	adds	r3, r0, #1
 801bf1e:	d102      	bne.n	801bf26 <_close_r+0x1a>
 801bf20:	6823      	ldr	r3, [r4, #0]
 801bf22:	b103      	cbz	r3, 801bf26 <_close_r+0x1a>
 801bf24:	602b      	str	r3, [r5, #0]
 801bf26:	bd38      	pop	{r3, r4, r5, pc}
 801bf28:	20007cbc 	.word	0x20007cbc

0801bf2c <quorem>:
 801bf2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bf30:	6903      	ldr	r3, [r0, #16]
 801bf32:	690c      	ldr	r4, [r1, #16]
 801bf34:	42a3      	cmp	r3, r4
 801bf36:	4680      	mov	r8, r0
 801bf38:	f2c0 8082 	blt.w	801c040 <quorem+0x114>
 801bf3c:	3c01      	subs	r4, #1
 801bf3e:	f101 0714 	add.w	r7, r1, #20
 801bf42:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 801bf46:	f100 0614 	add.w	r6, r0, #20
 801bf4a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801bf4e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801bf52:	eb06 030c 	add.w	r3, r6, ip
 801bf56:	3501      	adds	r5, #1
 801bf58:	eb07 090c 	add.w	r9, r7, ip
 801bf5c:	9301      	str	r3, [sp, #4]
 801bf5e:	fbb0 f5f5 	udiv	r5, r0, r5
 801bf62:	b395      	cbz	r5, 801bfca <quorem+0x9e>
 801bf64:	f04f 0a00 	mov.w	sl, #0
 801bf68:	4638      	mov	r0, r7
 801bf6a:	46b6      	mov	lr, r6
 801bf6c:	46d3      	mov	fp, sl
 801bf6e:	f850 2b04 	ldr.w	r2, [r0], #4
 801bf72:	b293      	uxth	r3, r2
 801bf74:	fb05 a303 	mla	r3, r5, r3, sl
 801bf78:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801bf7c:	b29b      	uxth	r3, r3
 801bf7e:	ebab 0303 	sub.w	r3, fp, r3
 801bf82:	0c12      	lsrs	r2, r2, #16
 801bf84:	f8de b000 	ldr.w	fp, [lr]
 801bf88:	fb05 a202 	mla	r2, r5, r2, sl
 801bf8c:	fa13 f38b 	uxtah	r3, r3, fp
 801bf90:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 801bf94:	fa1f fb82 	uxth.w	fp, r2
 801bf98:	f8de 2000 	ldr.w	r2, [lr]
 801bf9c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 801bfa0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801bfa4:	b29b      	uxth	r3, r3
 801bfa6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801bfaa:	4581      	cmp	r9, r0
 801bfac:	ea4f 4b22 	mov.w	fp, r2, asr #16
 801bfb0:	f84e 3b04 	str.w	r3, [lr], #4
 801bfb4:	d2db      	bcs.n	801bf6e <quorem+0x42>
 801bfb6:	f856 300c 	ldr.w	r3, [r6, ip]
 801bfba:	b933      	cbnz	r3, 801bfca <quorem+0x9e>
 801bfbc:	9b01      	ldr	r3, [sp, #4]
 801bfbe:	3b04      	subs	r3, #4
 801bfc0:	429e      	cmp	r6, r3
 801bfc2:	461a      	mov	r2, r3
 801bfc4:	d330      	bcc.n	801c028 <quorem+0xfc>
 801bfc6:	f8c8 4010 	str.w	r4, [r8, #16]
 801bfca:	4640      	mov	r0, r8
 801bfcc:	f001 fc38 	bl	801d840 <__mcmp>
 801bfd0:	2800      	cmp	r0, #0
 801bfd2:	db25      	blt.n	801c020 <quorem+0xf4>
 801bfd4:	3501      	adds	r5, #1
 801bfd6:	4630      	mov	r0, r6
 801bfd8:	f04f 0c00 	mov.w	ip, #0
 801bfdc:	f857 2b04 	ldr.w	r2, [r7], #4
 801bfe0:	f8d0 e000 	ldr.w	lr, [r0]
 801bfe4:	b293      	uxth	r3, r2
 801bfe6:	ebac 0303 	sub.w	r3, ip, r3
 801bfea:	0c12      	lsrs	r2, r2, #16
 801bfec:	fa13 f38e 	uxtah	r3, r3, lr
 801bff0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801bff4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801bff8:	b29b      	uxth	r3, r3
 801bffa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801bffe:	45b9      	cmp	r9, r7
 801c000:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801c004:	f840 3b04 	str.w	r3, [r0], #4
 801c008:	d2e8      	bcs.n	801bfdc <quorem+0xb0>
 801c00a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801c00e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 801c012:	b92a      	cbnz	r2, 801c020 <quorem+0xf4>
 801c014:	3b04      	subs	r3, #4
 801c016:	429e      	cmp	r6, r3
 801c018:	461a      	mov	r2, r3
 801c01a:	d30b      	bcc.n	801c034 <quorem+0x108>
 801c01c:	f8c8 4010 	str.w	r4, [r8, #16]
 801c020:	4628      	mov	r0, r5
 801c022:	b003      	add	sp, #12
 801c024:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c028:	6812      	ldr	r2, [r2, #0]
 801c02a:	3b04      	subs	r3, #4
 801c02c:	2a00      	cmp	r2, #0
 801c02e:	d1ca      	bne.n	801bfc6 <quorem+0x9a>
 801c030:	3c01      	subs	r4, #1
 801c032:	e7c5      	b.n	801bfc0 <quorem+0x94>
 801c034:	6812      	ldr	r2, [r2, #0]
 801c036:	3b04      	subs	r3, #4
 801c038:	2a00      	cmp	r2, #0
 801c03a:	d1ef      	bne.n	801c01c <quorem+0xf0>
 801c03c:	3c01      	subs	r4, #1
 801c03e:	e7ea      	b.n	801c016 <quorem+0xea>
 801c040:	2000      	movs	r0, #0
 801c042:	e7ee      	b.n	801c022 <quorem+0xf6>
 801c044:	0000      	movs	r0, r0
	...

0801c048 <_dtoa_r>:
 801c048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c04c:	ec57 6b10 	vmov	r6, r7, d0
 801c050:	b095      	sub	sp, #84	; 0x54
 801c052:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801c054:	9108      	str	r1, [sp, #32]
 801c056:	4604      	mov	r4, r0
 801c058:	920a      	str	r2, [sp, #40]	; 0x28
 801c05a:	9311      	str	r3, [sp, #68]	; 0x44
 801c05c:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 801c060:	e9cd 6702 	strd	r6, r7, [sp, #8]
 801c064:	b93d      	cbnz	r5, 801c076 <_dtoa_r+0x2e>
 801c066:	2010      	movs	r0, #16
 801c068:	f7fd ff24 	bl	8019eb4 <malloc>
 801c06c:	6260      	str	r0, [r4, #36]	; 0x24
 801c06e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801c072:	6005      	str	r5, [r0, #0]
 801c074:	60c5      	str	r5, [r0, #12]
 801c076:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801c078:	6819      	ldr	r1, [r3, #0]
 801c07a:	b151      	cbz	r1, 801c092 <_dtoa_r+0x4a>
 801c07c:	685a      	ldr	r2, [r3, #4]
 801c07e:	604a      	str	r2, [r1, #4]
 801c080:	2301      	movs	r3, #1
 801c082:	4093      	lsls	r3, r2
 801c084:	608b      	str	r3, [r1, #8]
 801c086:	4620      	mov	r0, r4
 801c088:	f001 f9ba 	bl	801d400 <_Bfree>
 801c08c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801c08e:	2200      	movs	r2, #0
 801c090:	601a      	str	r2, [r3, #0]
 801c092:	1e3b      	subs	r3, r7, #0
 801c094:	bfb9      	ittee	lt
 801c096:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801c09a:	9303      	strlt	r3, [sp, #12]
 801c09c:	2300      	movge	r3, #0
 801c09e:	f8c8 3000 	strge.w	r3, [r8]
 801c0a2:	9d03      	ldr	r5, [sp, #12]
 801c0a4:	4bac      	ldr	r3, [pc, #688]	; (801c358 <_dtoa_r+0x310>)
 801c0a6:	bfbc      	itt	lt
 801c0a8:	2201      	movlt	r2, #1
 801c0aa:	f8c8 2000 	strlt.w	r2, [r8]
 801c0ae:	43ab      	bics	r3, r5
 801c0b0:	d11b      	bne.n	801c0ea <_dtoa_r+0xa2>
 801c0b2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801c0b4:	f242 730f 	movw	r3, #9999	; 0x270f
 801c0b8:	6013      	str	r3, [r2, #0]
 801c0ba:	9b02      	ldr	r3, [sp, #8]
 801c0bc:	b923      	cbnz	r3, 801c0c8 <_dtoa_r+0x80>
 801c0be:	f3c5 0513 	ubfx	r5, r5, #0, #20
 801c0c2:	2d00      	cmp	r5, #0
 801c0c4:	f000 84dd 	beq.w	801ca82 <_dtoa_r+0xa3a>
 801c0c8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801c0ca:	b953      	cbnz	r3, 801c0e2 <_dtoa_r+0x9a>
 801c0cc:	4ba3      	ldr	r3, [pc, #652]	; (801c35c <_dtoa_r+0x314>)
 801c0ce:	e020      	b.n	801c112 <_dtoa_r+0xca>
 801c0d0:	4ba3      	ldr	r3, [pc, #652]	; (801c360 <_dtoa_r+0x318>)
 801c0d2:	9304      	str	r3, [sp, #16]
 801c0d4:	3308      	adds	r3, #8
 801c0d6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801c0d8:	6013      	str	r3, [r2, #0]
 801c0da:	9804      	ldr	r0, [sp, #16]
 801c0dc:	b015      	add	sp, #84	; 0x54
 801c0de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c0e2:	4b9e      	ldr	r3, [pc, #632]	; (801c35c <_dtoa_r+0x314>)
 801c0e4:	9304      	str	r3, [sp, #16]
 801c0e6:	3303      	adds	r3, #3
 801c0e8:	e7f5      	b.n	801c0d6 <_dtoa_r+0x8e>
 801c0ea:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c0ee:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801c0f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c0f6:	ed8d 7b04 	vstr	d7, [sp, #16]
 801c0fa:	d10c      	bne.n	801c116 <_dtoa_r+0xce>
 801c0fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801c0fe:	2301      	movs	r3, #1
 801c100:	6013      	str	r3, [r2, #0]
 801c102:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801c104:	2b00      	cmp	r3, #0
 801c106:	f000 84b9 	beq.w	801ca7c <_dtoa_r+0xa34>
 801c10a:	4b96      	ldr	r3, [pc, #600]	; (801c364 <_dtoa_r+0x31c>)
 801c10c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801c10e:	6013      	str	r3, [r2, #0]
 801c110:	3b01      	subs	r3, #1
 801c112:	9304      	str	r3, [sp, #16]
 801c114:	e7e1      	b.n	801c0da <_dtoa_r+0x92>
 801c116:	a913      	add	r1, sp, #76	; 0x4c
 801c118:	aa12      	add	r2, sp, #72	; 0x48
 801c11a:	ed9d 0b04 	vldr	d0, [sp, #16]
 801c11e:	4620      	mov	r0, r4
 801c120:	f001 fc7c 	bl	801da1c <__d2b>
 801c124:	f3c5 560a 	ubfx	r6, r5, #20, #11
 801c128:	9001      	str	r0, [sp, #4]
 801c12a:	9912      	ldr	r1, [sp, #72]	; 0x48
 801c12c:	2e00      	cmp	r6, #0
 801c12e:	d046      	beq.n	801c1be <_dtoa_r+0x176>
 801c130:	9805      	ldr	r0, [sp, #20]
 801c132:	f3c0 0013 	ubfx	r0, r0, #0, #20
 801c136:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801c13a:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 801c13e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801c142:	f2a6 3aff 	subw	sl, r6, #1023	; 0x3ff
 801c146:	2700      	movs	r7, #0
 801c148:	ee07 aa90 	vmov	s15, sl
 801c14c:	ec43 2b16 	vmov	d6, r2, r3
 801c150:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 801c154:	ed9f 4b7a 	vldr	d4, [pc, #488]	; 801c340 <_dtoa_r+0x2f8>
 801c158:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 801c15c:	ee36 7b47 	vsub.f64	d7, d6, d7
 801c160:	ed9f 6b79 	vldr	d6, [pc, #484]	; 801c348 <_dtoa_r+0x300>
 801c164:	eea7 6b04 	vfma.f64	d6, d7, d4
 801c168:	eeb0 7b46 	vmov.f64	d7, d6
 801c16c:	ed9f 6b78 	vldr	d6, [pc, #480]	; 801c350 <_dtoa_r+0x308>
 801c170:	eea5 7b06 	vfma.f64	d7, d5, d6
 801c174:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801c178:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801c17c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c180:	ee16 ba90 	vmov	fp, s13
 801c184:	d508      	bpl.n	801c198 <_dtoa_r+0x150>
 801c186:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801c18a:	eeb4 6b47 	vcmp.f64	d6, d7
 801c18e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c192:	bf18      	it	ne
 801c194:	f10b 3bff 	addne.w	fp, fp, #4294967295
 801c198:	f1bb 0f16 	cmp.w	fp, #22
 801c19c:	d834      	bhi.n	801c208 <_dtoa_r+0x1c0>
 801c19e:	4b72      	ldr	r3, [pc, #456]	; (801c368 <_dtoa_r+0x320>)
 801c1a0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801c1a4:	ed93 7b00 	vldr	d7, [r3]
 801c1a8:	ed9d 6b02 	vldr	d6, [sp, #8]
 801c1ac:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801c1b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c1b4:	dd01      	ble.n	801c1ba <_dtoa_r+0x172>
 801c1b6:	f10b 3bff 	add.w	fp, fp, #4294967295
 801c1ba:	2300      	movs	r3, #0
 801c1bc:	e025      	b.n	801c20a <_dtoa_r+0x1c2>
 801c1be:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801c1c0:	eb01 0a03 	add.w	sl, r1, r3
 801c1c4:	f20a 4332 	addw	r3, sl, #1074	; 0x432
 801c1c8:	2b20      	cmp	r3, #32
 801c1ca:	dd17      	ble.n	801c1fc <_dtoa_r+0x1b4>
 801c1cc:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 801c1d0:	9a02      	ldr	r2, [sp, #8]
 801c1d2:	409d      	lsls	r5, r3
 801c1d4:	f20a 4312 	addw	r3, sl, #1042	; 0x412
 801c1d8:	fa22 f303 	lsr.w	r3, r2, r3
 801c1dc:	432b      	orrs	r3, r5
 801c1de:	ee07 3a90 	vmov	s15, r3
 801c1e2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801c1e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 801c1ea:	ed8d 7b04 	vstr	d7, [sp, #16]
 801c1ee:	9805      	ldr	r0, [sp, #20]
 801c1f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801c1f4:	2701      	movs	r7, #1
 801c1f6:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 801c1fa:	e7a5      	b.n	801c148 <_dtoa_r+0x100>
 801c1fc:	9a02      	ldr	r2, [sp, #8]
 801c1fe:	f1c3 0320 	rsb	r3, r3, #32
 801c202:	fa02 f303 	lsl.w	r3, r2, r3
 801c206:	e7ea      	b.n	801c1de <_dtoa_r+0x196>
 801c208:	2301      	movs	r3, #1
 801c20a:	eba1 0a0a 	sub.w	sl, r1, sl
 801c20e:	9310      	str	r3, [sp, #64]	; 0x40
 801c210:	f1ba 0301 	subs.w	r3, sl, #1
 801c214:	9307      	str	r3, [sp, #28]
 801c216:	bf43      	ittte	mi
 801c218:	2300      	movmi	r3, #0
 801c21a:	f1ca 0a01 	rsbmi	sl, sl, #1
 801c21e:	9307      	strmi	r3, [sp, #28]
 801c220:	f04f 0a00 	movpl.w	sl, #0
 801c224:	f1bb 0f00 	cmp.w	fp, #0
 801c228:	db19      	blt.n	801c25e <_dtoa_r+0x216>
 801c22a:	9b07      	ldr	r3, [sp, #28]
 801c22c:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 801c230:	445b      	add	r3, fp
 801c232:	9307      	str	r3, [sp, #28]
 801c234:	f04f 0800 	mov.w	r8, #0
 801c238:	9b08      	ldr	r3, [sp, #32]
 801c23a:	2b09      	cmp	r3, #9
 801c23c:	d866      	bhi.n	801c30c <_dtoa_r+0x2c4>
 801c23e:	2b05      	cmp	r3, #5
 801c240:	bfc4      	itt	gt
 801c242:	3b04      	subgt	r3, #4
 801c244:	9308      	strgt	r3, [sp, #32]
 801c246:	9b08      	ldr	r3, [sp, #32]
 801c248:	f1a3 0302 	sub.w	r3, r3, #2
 801c24c:	bfcc      	ite	gt
 801c24e:	2500      	movgt	r5, #0
 801c250:	2501      	movle	r5, #1
 801c252:	2b03      	cmp	r3, #3
 801c254:	d866      	bhi.n	801c324 <_dtoa_r+0x2dc>
 801c256:	e8df f003 	tbb	[pc, r3]
 801c25a:	5755      	.short	0x5755
 801c25c:	4909      	.short	0x4909
 801c25e:	2300      	movs	r3, #0
 801c260:	ebaa 0a0b 	sub.w	sl, sl, fp
 801c264:	f1cb 0800 	rsb	r8, fp, #0
 801c268:	930b      	str	r3, [sp, #44]	; 0x2c
 801c26a:	e7e5      	b.n	801c238 <_dtoa_r+0x1f0>
 801c26c:	2301      	movs	r3, #1
 801c26e:	9309      	str	r3, [sp, #36]	; 0x24
 801c270:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801c272:	2b00      	cmp	r3, #0
 801c274:	dd59      	ble.n	801c32a <_dtoa_r+0x2e2>
 801c276:	9306      	str	r3, [sp, #24]
 801c278:	4699      	mov	r9, r3
 801c27a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801c27c:	2200      	movs	r2, #0
 801c27e:	6072      	str	r2, [r6, #4]
 801c280:	2204      	movs	r2, #4
 801c282:	f102 0014 	add.w	r0, r2, #20
 801c286:	4298      	cmp	r0, r3
 801c288:	6871      	ldr	r1, [r6, #4]
 801c28a:	d953      	bls.n	801c334 <_dtoa_r+0x2ec>
 801c28c:	4620      	mov	r0, r4
 801c28e:	f001 f883 	bl	801d398 <_Balloc>
 801c292:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801c294:	6030      	str	r0, [r6, #0]
 801c296:	681b      	ldr	r3, [r3, #0]
 801c298:	9304      	str	r3, [sp, #16]
 801c29a:	f1b9 0f0e 	cmp.w	r9, #14
 801c29e:	f200 80c2 	bhi.w	801c426 <_dtoa_r+0x3de>
 801c2a2:	2d00      	cmp	r5, #0
 801c2a4:	f000 80bf 	beq.w	801c426 <_dtoa_r+0x3de>
 801c2a8:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c2ac:	f1bb 0f00 	cmp.w	fp, #0
 801c2b0:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 801c2b4:	f340 80e6 	ble.w	801c484 <_dtoa_r+0x43c>
 801c2b8:	4a2b      	ldr	r2, [pc, #172]	; (801c368 <_dtoa_r+0x320>)
 801c2ba:	f00b 030f 	and.w	r3, fp, #15
 801c2be:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801c2c2:	ed93 7b00 	vldr	d7, [r3]
 801c2c6:	ea4f 132b 	mov.w	r3, fp, asr #4
 801c2ca:	06da      	lsls	r2, r3, #27
 801c2cc:	f140 80d8 	bpl.w	801c480 <_dtoa_r+0x438>
 801c2d0:	4a26      	ldr	r2, [pc, #152]	; (801c36c <_dtoa_r+0x324>)
 801c2d2:	ed9d 5b0e 	vldr	d5, [sp, #56]	; 0x38
 801c2d6:	ed92 6b08 	vldr	d6, [r2, #32]
 801c2da:	ee85 6b06 	vdiv.f64	d6, d5, d6
 801c2de:	ed8d 6b02 	vstr	d6, [sp, #8]
 801c2e2:	f003 030f 	and.w	r3, r3, #15
 801c2e6:	2203      	movs	r2, #3
 801c2e8:	4920      	ldr	r1, [pc, #128]	; (801c36c <_dtoa_r+0x324>)
 801c2ea:	e04a      	b.n	801c382 <_dtoa_r+0x33a>
 801c2ec:	2301      	movs	r3, #1
 801c2ee:	9309      	str	r3, [sp, #36]	; 0x24
 801c2f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801c2f2:	445b      	add	r3, fp
 801c2f4:	f103 0901 	add.w	r9, r3, #1
 801c2f8:	9306      	str	r3, [sp, #24]
 801c2fa:	464b      	mov	r3, r9
 801c2fc:	2b01      	cmp	r3, #1
 801c2fe:	bfb8      	it	lt
 801c300:	2301      	movlt	r3, #1
 801c302:	e7ba      	b.n	801c27a <_dtoa_r+0x232>
 801c304:	2300      	movs	r3, #0
 801c306:	e7b2      	b.n	801c26e <_dtoa_r+0x226>
 801c308:	2300      	movs	r3, #0
 801c30a:	e7f0      	b.n	801c2ee <_dtoa_r+0x2a6>
 801c30c:	2501      	movs	r5, #1
 801c30e:	2300      	movs	r3, #0
 801c310:	e9cd 3508 	strd	r3, r5, [sp, #32]
 801c314:	f04f 33ff 	mov.w	r3, #4294967295
 801c318:	9306      	str	r3, [sp, #24]
 801c31a:	4699      	mov	r9, r3
 801c31c:	2200      	movs	r2, #0
 801c31e:	2312      	movs	r3, #18
 801c320:	920a      	str	r2, [sp, #40]	; 0x28
 801c322:	e7aa      	b.n	801c27a <_dtoa_r+0x232>
 801c324:	2301      	movs	r3, #1
 801c326:	9309      	str	r3, [sp, #36]	; 0x24
 801c328:	e7f4      	b.n	801c314 <_dtoa_r+0x2cc>
 801c32a:	2301      	movs	r3, #1
 801c32c:	9306      	str	r3, [sp, #24]
 801c32e:	4699      	mov	r9, r3
 801c330:	461a      	mov	r2, r3
 801c332:	e7f5      	b.n	801c320 <_dtoa_r+0x2d8>
 801c334:	3101      	adds	r1, #1
 801c336:	6071      	str	r1, [r6, #4]
 801c338:	0052      	lsls	r2, r2, #1
 801c33a:	e7a2      	b.n	801c282 <_dtoa_r+0x23a>
 801c33c:	f3af 8000 	nop.w
 801c340:	636f4361 	.word	0x636f4361
 801c344:	3fd287a7 	.word	0x3fd287a7
 801c348:	8b60c8b3 	.word	0x8b60c8b3
 801c34c:	3fc68a28 	.word	0x3fc68a28
 801c350:	509f79fb 	.word	0x509f79fb
 801c354:	3fd34413 	.word	0x3fd34413
 801c358:	7ff00000 	.word	0x7ff00000
 801c35c:	080246fa 	.word	0x080246fa
 801c360:	080246f1 	.word	0x080246f1
 801c364:	08024577 	.word	0x08024577
 801c368:	08024728 	.word	0x08024728
 801c36c:	08024700 	.word	0x08024700
 801c370:	07de      	lsls	r6, r3, #31
 801c372:	d504      	bpl.n	801c37e <_dtoa_r+0x336>
 801c374:	ed91 6b00 	vldr	d6, [r1]
 801c378:	3201      	adds	r2, #1
 801c37a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801c37e:	105b      	asrs	r3, r3, #1
 801c380:	3108      	adds	r1, #8
 801c382:	2b00      	cmp	r3, #0
 801c384:	d1f4      	bne.n	801c370 <_dtoa_r+0x328>
 801c386:	ed9d 6b02 	vldr	d6, [sp, #8]
 801c38a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801c38e:	ed8d 7b02 	vstr	d7, [sp, #8]
 801c392:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801c394:	2b00      	cmp	r3, #0
 801c396:	f000 80a7 	beq.w	801c4e8 <_dtoa_r+0x4a0>
 801c39a:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 801c39e:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c3a2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801c3a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c3aa:	f140 809d 	bpl.w	801c4e8 <_dtoa_r+0x4a0>
 801c3ae:	f1b9 0f00 	cmp.w	r9, #0
 801c3b2:	f000 8099 	beq.w	801c4e8 <_dtoa_r+0x4a0>
 801c3b6:	9b06      	ldr	r3, [sp, #24]
 801c3b8:	2b00      	cmp	r3, #0
 801c3ba:	dd30      	ble.n	801c41e <_dtoa_r+0x3d6>
 801c3bc:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 801c3c0:	ee27 7b06 	vmul.f64	d7, d7, d6
 801c3c4:	ed8d 7b02 	vstr	d7, [sp, #8]
 801c3c8:	9d06      	ldr	r5, [sp, #24]
 801c3ca:	f10b 33ff 	add.w	r3, fp, #4294967295
 801c3ce:	3201      	adds	r2, #1
 801c3d0:	ed9d 6b02 	vldr	d6, [sp, #8]
 801c3d4:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 801c3d8:	ee07 2a90 	vmov	s15, r2
 801c3dc:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801c3e0:	eea7 5b06 	vfma.f64	d5, d7, d6
 801c3e4:	ed8d 5b02 	vstr	d5, [sp, #8]
 801c3e8:	9a03      	ldr	r2, [sp, #12]
 801c3ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801c3ee:	f1a2 7150 	sub.w	r1, r2, #54525952	; 0x3400000
 801c3f2:	2d00      	cmp	r5, #0
 801c3f4:	d17b      	bne.n	801c4ee <_dtoa_r+0x4a6>
 801c3f6:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801c3fa:	ee36 6b47 	vsub.f64	d6, d6, d7
 801c3fe:	ec41 0b17 	vmov	d7, r0, r1
 801c402:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c40a:	f300 8253 	bgt.w	801c8b4 <_dtoa_r+0x86c>
 801c40e:	eeb1 7b47 	vneg.f64	d7, d7
 801c412:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c41a:	f100 8249 	bmi.w	801c8b0 <_dtoa_r+0x868>
 801c41e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 801c422:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801c426:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801c428:	2b00      	cmp	r3, #0
 801c42a:	f2c0 8119 	blt.w	801c660 <_dtoa_r+0x618>
 801c42e:	f1bb 0f0e 	cmp.w	fp, #14
 801c432:	f300 8115 	bgt.w	801c660 <_dtoa_r+0x618>
 801c436:	4bc3      	ldr	r3, [pc, #780]	; (801c744 <_dtoa_r+0x6fc>)
 801c438:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801c43c:	ed93 6b00 	vldr	d6, [r3]
 801c440:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801c442:	2b00      	cmp	r3, #0
 801c444:	f280 80ba 	bge.w	801c5bc <_dtoa_r+0x574>
 801c448:	f1b9 0f00 	cmp.w	r9, #0
 801c44c:	f300 80b6 	bgt.w	801c5bc <_dtoa_r+0x574>
 801c450:	f040 822d 	bne.w	801c8ae <_dtoa_r+0x866>
 801c454:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801c458:	ee26 6b07 	vmul.f64	d6, d6, d7
 801c45c:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c460:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c464:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c468:	464d      	mov	r5, r9
 801c46a:	464f      	mov	r7, r9
 801c46c:	f280 8204 	bge.w	801c878 <_dtoa_r+0x830>
 801c470:	9b04      	ldr	r3, [sp, #16]
 801c472:	9a04      	ldr	r2, [sp, #16]
 801c474:	1c5e      	adds	r6, r3, #1
 801c476:	2331      	movs	r3, #49	; 0x31
 801c478:	7013      	strb	r3, [r2, #0]
 801c47a:	f10b 0b01 	add.w	fp, fp, #1
 801c47e:	e1ff      	b.n	801c880 <_dtoa_r+0x838>
 801c480:	2202      	movs	r2, #2
 801c482:	e731      	b.n	801c2e8 <_dtoa_r+0x2a0>
 801c484:	d02e      	beq.n	801c4e4 <_dtoa_r+0x49c>
 801c486:	f1cb 0300 	rsb	r3, fp, #0
 801c48a:	4aae      	ldr	r2, [pc, #696]	; (801c744 <_dtoa_r+0x6fc>)
 801c48c:	f003 010f 	and.w	r1, r3, #15
 801c490:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801c494:	ed92 7b00 	vldr	d7, [r2]
 801c498:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 801c49c:	ee26 7b07 	vmul.f64	d7, d6, d7
 801c4a0:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 801c4a4:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
 801c4a8:	e9cd 1202 	strd	r1, r2, [sp, #8]
 801c4ac:	49a6      	ldr	r1, [pc, #664]	; (801c748 <_dtoa_r+0x700>)
 801c4ae:	111b      	asrs	r3, r3, #4
 801c4b0:	2000      	movs	r0, #0
 801c4b2:	2202      	movs	r2, #2
 801c4b4:	b93b      	cbnz	r3, 801c4c6 <_dtoa_r+0x47e>
 801c4b6:	2800      	cmp	r0, #0
 801c4b8:	f43f af6b 	beq.w	801c392 <_dtoa_r+0x34a>
 801c4bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801c4c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801c4c4:	e765      	b.n	801c392 <_dtoa_r+0x34a>
 801c4c6:	07dd      	lsls	r5, r3, #31
 801c4c8:	d509      	bpl.n	801c4de <_dtoa_r+0x496>
 801c4ca:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 801c4ce:	ed91 7b00 	vldr	d7, [r1]
 801c4d2:	ee26 7b07 	vmul.f64	d7, d6, d7
 801c4d6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 801c4da:	3201      	adds	r2, #1
 801c4dc:	2001      	movs	r0, #1
 801c4de:	105b      	asrs	r3, r3, #1
 801c4e0:	3108      	adds	r1, #8
 801c4e2:	e7e7      	b.n	801c4b4 <_dtoa_r+0x46c>
 801c4e4:	2202      	movs	r2, #2
 801c4e6:	e754      	b.n	801c392 <_dtoa_r+0x34a>
 801c4e8:	465b      	mov	r3, fp
 801c4ea:	464d      	mov	r5, r9
 801c4ec:	e770      	b.n	801c3d0 <_dtoa_r+0x388>
 801c4ee:	4a95      	ldr	r2, [pc, #596]	; (801c744 <_dtoa_r+0x6fc>)
 801c4f0:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 801c4f4:	ed12 4b02 	vldr	d4, [r2, #-8]
 801c4f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801c4fa:	ec41 0b17 	vmov	d7, r0, r1
 801c4fe:	b35a      	cbz	r2, 801c558 <_dtoa_r+0x510>
 801c500:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 801c504:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 801c508:	9e04      	ldr	r6, [sp, #16]
 801c50a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801c50e:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801c512:	ee35 7b47 	vsub.f64	d7, d5, d7
 801c516:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801c51a:	ee14 2a90 	vmov	r2, s9
 801c51e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801c522:	3230      	adds	r2, #48	; 0x30
 801c524:	ee36 6b45 	vsub.f64	d6, d6, d5
 801c528:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c52c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c530:	f806 2b01 	strb.w	r2, [r6], #1
 801c534:	d43b      	bmi.n	801c5ae <_dtoa_r+0x566>
 801c536:	ee32 5b46 	vsub.f64	d5, d2, d6
 801c53a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801c53e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c542:	d472      	bmi.n	801c62a <_dtoa_r+0x5e2>
 801c544:	9a04      	ldr	r2, [sp, #16]
 801c546:	1ab2      	subs	r2, r6, r2
 801c548:	4295      	cmp	r5, r2
 801c54a:	f77f af68 	ble.w	801c41e <_dtoa_r+0x3d6>
 801c54e:	ee27 7b03 	vmul.f64	d7, d7, d3
 801c552:	ee26 6b03 	vmul.f64	d6, d6, d3
 801c556:	e7de      	b.n	801c516 <_dtoa_r+0x4ce>
 801c558:	9a04      	ldr	r2, [sp, #16]
 801c55a:	ee24 7b07 	vmul.f64	d7, d4, d7
 801c55e:	1956      	adds	r6, r2, r5
 801c560:	4611      	mov	r1, r2
 801c562:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801c566:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801c56a:	ee14 2a90 	vmov	r2, s9
 801c56e:	3230      	adds	r2, #48	; 0x30
 801c570:	f801 2b01 	strb.w	r2, [r1], #1
 801c574:	42b1      	cmp	r1, r6
 801c576:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801c57a:	ee36 6b45 	vsub.f64	d6, d6, d5
 801c57e:	d11a      	bne.n	801c5b6 <_dtoa_r+0x56e>
 801c580:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 801c584:	ee37 4b05 	vadd.f64	d4, d7, d5
 801c588:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801c58c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c590:	dc4b      	bgt.n	801c62a <_dtoa_r+0x5e2>
 801c592:	ee35 7b47 	vsub.f64	d7, d5, d7
 801c596:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c59a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c59e:	f57f af3e 	bpl.w	801c41e <_dtoa_r+0x3d6>
 801c5a2:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801c5a6:	2a30      	cmp	r2, #48	; 0x30
 801c5a8:	f106 31ff 	add.w	r1, r6, #4294967295
 801c5ac:	d001      	beq.n	801c5b2 <_dtoa_r+0x56a>
 801c5ae:	469b      	mov	fp, r3
 801c5b0:	e02a      	b.n	801c608 <_dtoa_r+0x5c0>
 801c5b2:	460e      	mov	r6, r1
 801c5b4:	e7f5      	b.n	801c5a2 <_dtoa_r+0x55a>
 801c5b6:	ee26 6b03 	vmul.f64	d6, d6, d3
 801c5ba:	e7d4      	b.n	801c566 <_dtoa_r+0x51e>
 801c5bc:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c5c0:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 801c5c4:	9e04      	ldr	r6, [sp, #16]
 801c5c6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801c5ca:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801c5ce:	ee15 3a10 	vmov	r3, s10
 801c5d2:	3330      	adds	r3, #48	; 0x30
 801c5d4:	f806 3b01 	strb.w	r3, [r6], #1
 801c5d8:	9b04      	ldr	r3, [sp, #16]
 801c5da:	1af3      	subs	r3, r6, r3
 801c5dc:	4599      	cmp	r9, r3
 801c5de:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801c5e2:	eea3 7b46 	vfms.f64	d7, d3, d6
 801c5e6:	d133      	bne.n	801c650 <_dtoa_r+0x608>
 801c5e8:	ee37 7b07 	vadd.f64	d7, d7, d7
 801c5ec:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801c5f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c5f4:	dc18      	bgt.n	801c628 <_dtoa_r+0x5e0>
 801c5f6:	eeb4 7b46 	vcmp.f64	d7, d6
 801c5fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c5fe:	d103      	bne.n	801c608 <_dtoa_r+0x5c0>
 801c600:	ee15 3a10 	vmov	r3, s10
 801c604:	07db      	lsls	r3, r3, #31
 801c606:	d40f      	bmi.n	801c628 <_dtoa_r+0x5e0>
 801c608:	9901      	ldr	r1, [sp, #4]
 801c60a:	4620      	mov	r0, r4
 801c60c:	f000 fef8 	bl	801d400 <_Bfree>
 801c610:	2300      	movs	r3, #0
 801c612:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801c614:	7033      	strb	r3, [r6, #0]
 801c616:	f10b 0301 	add.w	r3, fp, #1
 801c61a:	6013      	str	r3, [r2, #0]
 801c61c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801c61e:	2b00      	cmp	r3, #0
 801c620:	f43f ad5b 	beq.w	801c0da <_dtoa_r+0x92>
 801c624:	601e      	str	r6, [r3, #0]
 801c626:	e558      	b.n	801c0da <_dtoa_r+0x92>
 801c628:	465b      	mov	r3, fp
 801c62a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801c62e:	2939      	cmp	r1, #57	; 0x39
 801c630:	f106 32ff 	add.w	r2, r6, #4294967295
 801c634:	d106      	bne.n	801c644 <_dtoa_r+0x5fc>
 801c636:	9904      	ldr	r1, [sp, #16]
 801c638:	4291      	cmp	r1, r2
 801c63a:	d107      	bne.n	801c64c <_dtoa_r+0x604>
 801c63c:	2230      	movs	r2, #48	; 0x30
 801c63e:	700a      	strb	r2, [r1, #0]
 801c640:	3301      	adds	r3, #1
 801c642:	460a      	mov	r2, r1
 801c644:	7811      	ldrb	r1, [r2, #0]
 801c646:	3101      	adds	r1, #1
 801c648:	7011      	strb	r1, [r2, #0]
 801c64a:	e7b0      	b.n	801c5ae <_dtoa_r+0x566>
 801c64c:	4616      	mov	r6, r2
 801c64e:	e7ec      	b.n	801c62a <_dtoa_r+0x5e2>
 801c650:	ee27 7b04 	vmul.f64	d7, d7, d4
 801c654:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801c658:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c65c:	d1b3      	bne.n	801c5c6 <_dtoa_r+0x57e>
 801c65e:	e7d3      	b.n	801c608 <_dtoa_r+0x5c0>
 801c660:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801c662:	2a00      	cmp	r2, #0
 801c664:	f000 808d 	beq.w	801c782 <_dtoa_r+0x73a>
 801c668:	9a08      	ldr	r2, [sp, #32]
 801c66a:	2a01      	cmp	r2, #1
 801c66c:	dc72      	bgt.n	801c754 <_dtoa_r+0x70c>
 801c66e:	2f00      	cmp	r7, #0
 801c670:	d06c      	beq.n	801c74c <_dtoa_r+0x704>
 801c672:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801c676:	4645      	mov	r5, r8
 801c678:	4656      	mov	r6, sl
 801c67a:	9a07      	ldr	r2, [sp, #28]
 801c67c:	2101      	movs	r1, #1
 801c67e:	441a      	add	r2, r3
 801c680:	4620      	mov	r0, r4
 801c682:	449a      	add	sl, r3
 801c684:	9207      	str	r2, [sp, #28]
 801c686:	f000 ff99 	bl	801d5bc <__i2b>
 801c68a:	4607      	mov	r7, r0
 801c68c:	2e00      	cmp	r6, #0
 801c68e:	dd0b      	ble.n	801c6a8 <_dtoa_r+0x660>
 801c690:	9b07      	ldr	r3, [sp, #28]
 801c692:	2b00      	cmp	r3, #0
 801c694:	dd08      	ble.n	801c6a8 <_dtoa_r+0x660>
 801c696:	42b3      	cmp	r3, r6
 801c698:	9a07      	ldr	r2, [sp, #28]
 801c69a:	bfa8      	it	ge
 801c69c:	4633      	movge	r3, r6
 801c69e:	ebaa 0a03 	sub.w	sl, sl, r3
 801c6a2:	1af6      	subs	r6, r6, r3
 801c6a4:	1ad3      	subs	r3, r2, r3
 801c6a6:	9307      	str	r3, [sp, #28]
 801c6a8:	f1b8 0f00 	cmp.w	r8, #0
 801c6ac:	d01d      	beq.n	801c6ea <_dtoa_r+0x6a2>
 801c6ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c6b0:	2b00      	cmp	r3, #0
 801c6b2:	d06a      	beq.n	801c78a <_dtoa_r+0x742>
 801c6b4:	b18d      	cbz	r5, 801c6da <_dtoa_r+0x692>
 801c6b6:	4639      	mov	r1, r7
 801c6b8:	462a      	mov	r2, r5
 801c6ba:	4620      	mov	r0, r4
 801c6bc:	f001 f81e 	bl	801d6fc <__pow5mult>
 801c6c0:	9a01      	ldr	r2, [sp, #4]
 801c6c2:	4601      	mov	r1, r0
 801c6c4:	4607      	mov	r7, r0
 801c6c6:	4620      	mov	r0, r4
 801c6c8:	f000 ff81 	bl	801d5ce <__multiply>
 801c6cc:	9901      	ldr	r1, [sp, #4]
 801c6ce:	900c      	str	r0, [sp, #48]	; 0x30
 801c6d0:	4620      	mov	r0, r4
 801c6d2:	f000 fe95 	bl	801d400 <_Bfree>
 801c6d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801c6d8:	9301      	str	r3, [sp, #4]
 801c6da:	ebb8 0205 	subs.w	r2, r8, r5
 801c6de:	d004      	beq.n	801c6ea <_dtoa_r+0x6a2>
 801c6e0:	9901      	ldr	r1, [sp, #4]
 801c6e2:	4620      	mov	r0, r4
 801c6e4:	f001 f80a 	bl	801d6fc <__pow5mult>
 801c6e8:	9001      	str	r0, [sp, #4]
 801c6ea:	2101      	movs	r1, #1
 801c6ec:	4620      	mov	r0, r4
 801c6ee:	f000 ff65 	bl	801d5bc <__i2b>
 801c6f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801c6f4:	4605      	mov	r5, r0
 801c6f6:	2b00      	cmp	r3, #0
 801c6f8:	f000 81ca 	beq.w	801ca90 <_dtoa_r+0xa48>
 801c6fc:	461a      	mov	r2, r3
 801c6fe:	4601      	mov	r1, r0
 801c700:	4620      	mov	r0, r4
 801c702:	f000 fffb 	bl	801d6fc <__pow5mult>
 801c706:	9b08      	ldr	r3, [sp, #32]
 801c708:	2b01      	cmp	r3, #1
 801c70a:	4605      	mov	r5, r0
 801c70c:	dc44      	bgt.n	801c798 <_dtoa_r+0x750>
 801c70e:	9b02      	ldr	r3, [sp, #8]
 801c710:	2b00      	cmp	r3, #0
 801c712:	d13c      	bne.n	801c78e <_dtoa_r+0x746>
 801c714:	9b03      	ldr	r3, [sp, #12]
 801c716:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801c71a:	2b00      	cmp	r3, #0
 801c71c:	d137      	bne.n	801c78e <_dtoa_r+0x746>
 801c71e:	9b03      	ldr	r3, [sp, #12]
 801c720:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801c724:	0d1b      	lsrs	r3, r3, #20
 801c726:	051b      	lsls	r3, r3, #20
 801c728:	2b00      	cmp	r3, #0
 801c72a:	d033      	beq.n	801c794 <_dtoa_r+0x74c>
 801c72c:	9b07      	ldr	r3, [sp, #28]
 801c72e:	3301      	adds	r3, #1
 801c730:	f10a 0a01 	add.w	sl, sl, #1
 801c734:	9307      	str	r3, [sp, #28]
 801c736:	f04f 0801 	mov.w	r8, #1
 801c73a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801c73c:	bb73      	cbnz	r3, 801c79c <_dtoa_r+0x754>
 801c73e:	2001      	movs	r0, #1
 801c740:	e034      	b.n	801c7ac <_dtoa_r+0x764>
 801c742:	bf00      	nop
 801c744:	08024728 	.word	0x08024728
 801c748:	08024700 	.word	0x08024700
 801c74c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801c74e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801c752:	e790      	b.n	801c676 <_dtoa_r+0x62e>
 801c754:	f109 35ff 	add.w	r5, r9, #4294967295
 801c758:	45a8      	cmp	r8, r5
 801c75a:	bfbf      	itttt	lt
 801c75c:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 801c75e:	eba5 0808 	sublt.w	r8, r5, r8
 801c762:	4443      	addlt	r3, r8
 801c764:	930b      	strlt	r3, [sp, #44]	; 0x2c
 801c766:	bfb6      	itet	lt
 801c768:	46a8      	movlt	r8, r5
 801c76a:	eba8 0505 	subge.w	r5, r8, r5
 801c76e:	2500      	movlt	r5, #0
 801c770:	f1b9 0f00 	cmp.w	r9, #0
 801c774:	bfb9      	ittee	lt
 801c776:	ebaa 0609 	sublt.w	r6, sl, r9
 801c77a:	2300      	movlt	r3, #0
 801c77c:	4656      	movge	r6, sl
 801c77e:	464b      	movge	r3, r9
 801c780:	e77b      	b.n	801c67a <_dtoa_r+0x632>
 801c782:	4645      	mov	r5, r8
 801c784:	4656      	mov	r6, sl
 801c786:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801c788:	e780      	b.n	801c68c <_dtoa_r+0x644>
 801c78a:	4642      	mov	r2, r8
 801c78c:	e7a8      	b.n	801c6e0 <_dtoa_r+0x698>
 801c78e:	f04f 0800 	mov.w	r8, #0
 801c792:	e7d2      	b.n	801c73a <_dtoa_r+0x6f2>
 801c794:	4698      	mov	r8, r3
 801c796:	e7d0      	b.n	801c73a <_dtoa_r+0x6f2>
 801c798:	f04f 0800 	mov.w	r8, #0
 801c79c:	692b      	ldr	r3, [r5, #16]
 801c79e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 801c7a2:	6918      	ldr	r0, [r3, #16]
 801c7a4:	f000 febc 	bl	801d520 <__hi0bits>
 801c7a8:	f1c0 0020 	rsb	r0, r0, #32
 801c7ac:	9b07      	ldr	r3, [sp, #28]
 801c7ae:	4418      	add	r0, r3
 801c7b0:	f010 001f 	ands.w	r0, r0, #31
 801c7b4:	d047      	beq.n	801c846 <_dtoa_r+0x7fe>
 801c7b6:	f1c0 0320 	rsb	r3, r0, #32
 801c7ba:	2b04      	cmp	r3, #4
 801c7bc:	dd3b      	ble.n	801c836 <_dtoa_r+0x7ee>
 801c7be:	9b07      	ldr	r3, [sp, #28]
 801c7c0:	f1c0 001c 	rsb	r0, r0, #28
 801c7c4:	4482      	add	sl, r0
 801c7c6:	4406      	add	r6, r0
 801c7c8:	4403      	add	r3, r0
 801c7ca:	9307      	str	r3, [sp, #28]
 801c7cc:	f1ba 0f00 	cmp.w	sl, #0
 801c7d0:	dd05      	ble.n	801c7de <_dtoa_r+0x796>
 801c7d2:	4652      	mov	r2, sl
 801c7d4:	9901      	ldr	r1, [sp, #4]
 801c7d6:	4620      	mov	r0, r4
 801c7d8:	f000 ffde 	bl	801d798 <__lshift>
 801c7dc:	9001      	str	r0, [sp, #4]
 801c7de:	9b07      	ldr	r3, [sp, #28]
 801c7e0:	2b00      	cmp	r3, #0
 801c7e2:	dd05      	ble.n	801c7f0 <_dtoa_r+0x7a8>
 801c7e4:	4629      	mov	r1, r5
 801c7e6:	461a      	mov	r2, r3
 801c7e8:	4620      	mov	r0, r4
 801c7ea:	f000 ffd5 	bl	801d798 <__lshift>
 801c7ee:	4605      	mov	r5, r0
 801c7f0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801c7f2:	b353      	cbz	r3, 801c84a <_dtoa_r+0x802>
 801c7f4:	4629      	mov	r1, r5
 801c7f6:	9801      	ldr	r0, [sp, #4]
 801c7f8:	f001 f822 	bl	801d840 <__mcmp>
 801c7fc:	2800      	cmp	r0, #0
 801c7fe:	da24      	bge.n	801c84a <_dtoa_r+0x802>
 801c800:	2300      	movs	r3, #0
 801c802:	220a      	movs	r2, #10
 801c804:	9901      	ldr	r1, [sp, #4]
 801c806:	4620      	mov	r0, r4
 801c808:	f000 fe11 	bl	801d42e <__multadd>
 801c80c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c80e:	9001      	str	r0, [sp, #4]
 801c810:	f10b 3bff 	add.w	fp, fp, #4294967295
 801c814:	2b00      	cmp	r3, #0
 801c816:	f000 8142 	beq.w	801ca9e <_dtoa_r+0xa56>
 801c81a:	2300      	movs	r3, #0
 801c81c:	4639      	mov	r1, r7
 801c81e:	220a      	movs	r2, #10
 801c820:	4620      	mov	r0, r4
 801c822:	f000 fe04 	bl	801d42e <__multadd>
 801c826:	9b06      	ldr	r3, [sp, #24]
 801c828:	2b00      	cmp	r3, #0
 801c82a:	4607      	mov	r7, r0
 801c82c:	dc4b      	bgt.n	801c8c6 <_dtoa_r+0x87e>
 801c82e:	9b08      	ldr	r3, [sp, #32]
 801c830:	2b02      	cmp	r3, #2
 801c832:	dd48      	ble.n	801c8c6 <_dtoa_r+0x87e>
 801c834:	e011      	b.n	801c85a <_dtoa_r+0x812>
 801c836:	d0c9      	beq.n	801c7cc <_dtoa_r+0x784>
 801c838:	9a07      	ldr	r2, [sp, #28]
 801c83a:	331c      	adds	r3, #28
 801c83c:	441a      	add	r2, r3
 801c83e:	449a      	add	sl, r3
 801c840:	441e      	add	r6, r3
 801c842:	4613      	mov	r3, r2
 801c844:	e7c1      	b.n	801c7ca <_dtoa_r+0x782>
 801c846:	4603      	mov	r3, r0
 801c848:	e7f6      	b.n	801c838 <_dtoa_r+0x7f0>
 801c84a:	f1b9 0f00 	cmp.w	r9, #0
 801c84e:	dc34      	bgt.n	801c8ba <_dtoa_r+0x872>
 801c850:	9b08      	ldr	r3, [sp, #32]
 801c852:	2b02      	cmp	r3, #2
 801c854:	dd31      	ble.n	801c8ba <_dtoa_r+0x872>
 801c856:	f8cd 9018 	str.w	r9, [sp, #24]
 801c85a:	9b06      	ldr	r3, [sp, #24]
 801c85c:	b963      	cbnz	r3, 801c878 <_dtoa_r+0x830>
 801c85e:	4629      	mov	r1, r5
 801c860:	2205      	movs	r2, #5
 801c862:	4620      	mov	r0, r4
 801c864:	f000 fde3 	bl	801d42e <__multadd>
 801c868:	4601      	mov	r1, r0
 801c86a:	4605      	mov	r5, r0
 801c86c:	9801      	ldr	r0, [sp, #4]
 801c86e:	f000 ffe7 	bl	801d840 <__mcmp>
 801c872:	2800      	cmp	r0, #0
 801c874:	f73f adfc 	bgt.w	801c470 <_dtoa_r+0x428>
 801c878:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801c87a:	9e04      	ldr	r6, [sp, #16]
 801c87c:	ea6f 0b03 	mvn.w	fp, r3
 801c880:	f04f 0900 	mov.w	r9, #0
 801c884:	4629      	mov	r1, r5
 801c886:	4620      	mov	r0, r4
 801c888:	f000 fdba 	bl	801d400 <_Bfree>
 801c88c:	2f00      	cmp	r7, #0
 801c88e:	f43f aebb 	beq.w	801c608 <_dtoa_r+0x5c0>
 801c892:	f1b9 0f00 	cmp.w	r9, #0
 801c896:	d005      	beq.n	801c8a4 <_dtoa_r+0x85c>
 801c898:	45b9      	cmp	r9, r7
 801c89a:	d003      	beq.n	801c8a4 <_dtoa_r+0x85c>
 801c89c:	4649      	mov	r1, r9
 801c89e:	4620      	mov	r0, r4
 801c8a0:	f000 fdae 	bl	801d400 <_Bfree>
 801c8a4:	4639      	mov	r1, r7
 801c8a6:	4620      	mov	r0, r4
 801c8a8:	f000 fdaa 	bl	801d400 <_Bfree>
 801c8ac:	e6ac      	b.n	801c608 <_dtoa_r+0x5c0>
 801c8ae:	2500      	movs	r5, #0
 801c8b0:	462f      	mov	r7, r5
 801c8b2:	e7e1      	b.n	801c878 <_dtoa_r+0x830>
 801c8b4:	469b      	mov	fp, r3
 801c8b6:	462f      	mov	r7, r5
 801c8b8:	e5da      	b.n	801c470 <_dtoa_r+0x428>
 801c8ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c8bc:	f8cd 9018 	str.w	r9, [sp, #24]
 801c8c0:	2b00      	cmp	r3, #0
 801c8c2:	f000 80f3 	beq.w	801caac <_dtoa_r+0xa64>
 801c8c6:	2e00      	cmp	r6, #0
 801c8c8:	dd05      	ble.n	801c8d6 <_dtoa_r+0x88e>
 801c8ca:	4639      	mov	r1, r7
 801c8cc:	4632      	mov	r2, r6
 801c8ce:	4620      	mov	r0, r4
 801c8d0:	f000 ff62 	bl	801d798 <__lshift>
 801c8d4:	4607      	mov	r7, r0
 801c8d6:	f1b8 0f00 	cmp.w	r8, #0
 801c8da:	d04c      	beq.n	801c976 <_dtoa_r+0x92e>
 801c8dc:	6879      	ldr	r1, [r7, #4]
 801c8de:	4620      	mov	r0, r4
 801c8e0:	f000 fd5a 	bl	801d398 <_Balloc>
 801c8e4:	693a      	ldr	r2, [r7, #16]
 801c8e6:	3202      	adds	r2, #2
 801c8e8:	4606      	mov	r6, r0
 801c8ea:	0092      	lsls	r2, r2, #2
 801c8ec:	f107 010c 	add.w	r1, r7, #12
 801c8f0:	300c      	adds	r0, #12
 801c8f2:	f7fd fb10 	bl	8019f16 <memcpy>
 801c8f6:	2201      	movs	r2, #1
 801c8f8:	4631      	mov	r1, r6
 801c8fa:	4620      	mov	r0, r4
 801c8fc:	f000 ff4c 	bl	801d798 <__lshift>
 801c900:	9b02      	ldr	r3, [sp, #8]
 801c902:	f8dd a010 	ldr.w	sl, [sp, #16]
 801c906:	f003 0301 	and.w	r3, r3, #1
 801c90a:	46b9      	mov	r9, r7
 801c90c:	9307      	str	r3, [sp, #28]
 801c90e:	4607      	mov	r7, r0
 801c910:	4629      	mov	r1, r5
 801c912:	9801      	ldr	r0, [sp, #4]
 801c914:	f7ff fb0a 	bl	801bf2c <quorem>
 801c918:	4649      	mov	r1, r9
 801c91a:	4606      	mov	r6, r0
 801c91c:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801c920:	9801      	ldr	r0, [sp, #4]
 801c922:	f000 ff8d 	bl	801d840 <__mcmp>
 801c926:	463a      	mov	r2, r7
 801c928:	9002      	str	r0, [sp, #8]
 801c92a:	4629      	mov	r1, r5
 801c92c:	4620      	mov	r0, r4
 801c92e:	f000 ffa1 	bl	801d874 <__mdiff>
 801c932:	68c3      	ldr	r3, [r0, #12]
 801c934:	4602      	mov	r2, r0
 801c936:	bb03      	cbnz	r3, 801c97a <_dtoa_r+0x932>
 801c938:	4601      	mov	r1, r0
 801c93a:	9009      	str	r0, [sp, #36]	; 0x24
 801c93c:	9801      	ldr	r0, [sp, #4]
 801c93e:	f000 ff7f 	bl	801d840 <__mcmp>
 801c942:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801c944:	4603      	mov	r3, r0
 801c946:	4611      	mov	r1, r2
 801c948:	4620      	mov	r0, r4
 801c94a:	9309      	str	r3, [sp, #36]	; 0x24
 801c94c:	f000 fd58 	bl	801d400 <_Bfree>
 801c950:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c952:	b9a3      	cbnz	r3, 801c97e <_dtoa_r+0x936>
 801c954:	9a08      	ldr	r2, [sp, #32]
 801c956:	b992      	cbnz	r2, 801c97e <_dtoa_r+0x936>
 801c958:	9a07      	ldr	r2, [sp, #28]
 801c95a:	b982      	cbnz	r2, 801c97e <_dtoa_r+0x936>
 801c95c:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801c960:	d029      	beq.n	801c9b6 <_dtoa_r+0x96e>
 801c962:	9b02      	ldr	r3, [sp, #8]
 801c964:	2b00      	cmp	r3, #0
 801c966:	dd01      	ble.n	801c96c <_dtoa_r+0x924>
 801c968:	f106 0831 	add.w	r8, r6, #49	; 0x31
 801c96c:	f10a 0601 	add.w	r6, sl, #1
 801c970:	f88a 8000 	strb.w	r8, [sl]
 801c974:	e786      	b.n	801c884 <_dtoa_r+0x83c>
 801c976:	4638      	mov	r0, r7
 801c978:	e7c2      	b.n	801c900 <_dtoa_r+0x8b8>
 801c97a:	2301      	movs	r3, #1
 801c97c:	e7e3      	b.n	801c946 <_dtoa_r+0x8fe>
 801c97e:	9a02      	ldr	r2, [sp, #8]
 801c980:	2a00      	cmp	r2, #0
 801c982:	db04      	blt.n	801c98e <_dtoa_r+0x946>
 801c984:	d124      	bne.n	801c9d0 <_dtoa_r+0x988>
 801c986:	9a08      	ldr	r2, [sp, #32]
 801c988:	bb12      	cbnz	r2, 801c9d0 <_dtoa_r+0x988>
 801c98a:	9a07      	ldr	r2, [sp, #28]
 801c98c:	bb02      	cbnz	r2, 801c9d0 <_dtoa_r+0x988>
 801c98e:	2b00      	cmp	r3, #0
 801c990:	ddec      	ble.n	801c96c <_dtoa_r+0x924>
 801c992:	2201      	movs	r2, #1
 801c994:	9901      	ldr	r1, [sp, #4]
 801c996:	4620      	mov	r0, r4
 801c998:	f000 fefe 	bl	801d798 <__lshift>
 801c99c:	4629      	mov	r1, r5
 801c99e:	9001      	str	r0, [sp, #4]
 801c9a0:	f000 ff4e 	bl	801d840 <__mcmp>
 801c9a4:	2800      	cmp	r0, #0
 801c9a6:	dc03      	bgt.n	801c9b0 <_dtoa_r+0x968>
 801c9a8:	d1e0      	bne.n	801c96c <_dtoa_r+0x924>
 801c9aa:	f018 0f01 	tst.w	r8, #1
 801c9ae:	d0dd      	beq.n	801c96c <_dtoa_r+0x924>
 801c9b0:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801c9b4:	d1d8      	bne.n	801c968 <_dtoa_r+0x920>
 801c9b6:	2339      	movs	r3, #57	; 0x39
 801c9b8:	f10a 0601 	add.w	r6, sl, #1
 801c9bc:	f88a 3000 	strb.w	r3, [sl]
 801c9c0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801c9c4:	2b39      	cmp	r3, #57	; 0x39
 801c9c6:	f106 32ff 	add.w	r2, r6, #4294967295
 801c9ca:	d04c      	beq.n	801ca66 <_dtoa_r+0xa1e>
 801c9cc:	3301      	adds	r3, #1
 801c9ce:	e051      	b.n	801ca74 <_dtoa_r+0xa2c>
 801c9d0:	2b00      	cmp	r3, #0
 801c9d2:	f10a 0601 	add.w	r6, sl, #1
 801c9d6:	dd05      	ble.n	801c9e4 <_dtoa_r+0x99c>
 801c9d8:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801c9dc:	d0eb      	beq.n	801c9b6 <_dtoa_r+0x96e>
 801c9de:	f108 0801 	add.w	r8, r8, #1
 801c9e2:	e7c5      	b.n	801c970 <_dtoa_r+0x928>
 801c9e4:	9b04      	ldr	r3, [sp, #16]
 801c9e6:	9a06      	ldr	r2, [sp, #24]
 801c9e8:	f806 8c01 	strb.w	r8, [r6, #-1]
 801c9ec:	1af3      	subs	r3, r6, r3
 801c9ee:	4293      	cmp	r3, r2
 801c9f0:	d021      	beq.n	801ca36 <_dtoa_r+0x9ee>
 801c9f2:	2300      	movs	r3, #0
 801c9f4:	220a      	movs	r2, #10
 801c9f6:	9901      	ldr	r1, [sp, #4]
 801c9f8:	4620      	mov	r0, r4
 801c9fa:	f000 fd18 	bl	801d42e <__multadd>
 801c9fe:	45b9      	cmp	r9, r7
 801ca00:	9001      	str	r0, [sp, #4]
 801ca02:	f04f 0300 	mov.w	r3, #0
 801ca06:	f04f 020a 	mov.w	r2, #10
 801ca0a:	4649      	mov	r1, r9
 801ca0c:	4620      	mov	r0, r4
 801ca0e:	d105      	bne.n	801ca1c <_dtoa_r+0x9d4>
 801ca10:	f000 fd0d 	bl	801d42e <__multadd>
 801ca14:	4681      	mov	r9, r0
 801ca16:	4607      	mov	r7, r0
 801ca18:	46b2      	mov	sl, r6
 801ca1a:	e779      	b.n	801c910 <_dtoa_r+0x8c8>
 801ca1c:	f000 fd07 	bl	801d42e <__multadd>
 801ca20:	4639      	mov	r1, r7
 801ca22:	4681      	mov	r9, r0
 801ca24:	2300      	movs	r3, #0
 801ca26:	220a      	movs	r2, #10
 801ca28:	4620      	mov	r0, r4
 801ca2a:	f000 fd00 	bl	801d42e <__multadd>
 801ca2e:	4607      	mov	r7, r0
 801ca30:	e7f2      	b.n	801ca18 <_dtoa_r+0x9d0>
 801ca32:	f04f 0900 	mov.w	r9, #0
 801ca36:	2201      	movs	r2, #1
 801ca38:	9901      	ldr	r1, [sp, #4]
 801ca3a:	4620      	mov	r0, r4
 801ca3c:	f000 feac 	bl	801d798 <__lshift>
 801ca40:	4629      	mov	r1, r5
 801ca42:	9001      	str	r0, [sp, #4]
 801ca44:	f000 fefc 	bl	801d840 <__mcmp>
 801ca48:	2800      	cmp	r0, #0
 801ca4a:	dcb9      	bgt.n	801c9c0 <_dtoa_r+0x978>
 801ca4c:	d102      	bne.n	801ca54 <_dtoa_r+0xa0c>
 801ca4e:	f018 0f01 	tst.w	r8, #1
 801ca52:	d1b5      	bne.n	801c9c0 <_dtoa_r+0x978>
 801ca54:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801ca58:	2b30      	cmp	r3, #48	; 0x30
 801ca5a:	f106 32ff 	add.w	r2, r6, #4294967295
 801ca5e:	f47f af11 	bne.w	801c884 <_dtoa_r+0x83c>
 801ca62:	4616      	mov	r6, r2
 801ca64:	e7f6      	b.n	801ca54 <_dtoa_r+0xa0c>
 801ca66:	9b04      	ldr	r3, [sp, #16]
 801ca68:	4293      	cmp	r3, r2
 801ca6a:	d105      	bne.n	801ca78 <_dtoa_r+0xa30>
 801ca6c:	9a04      	ldr	r2, [sp, #16]
 801ca6e:	f10b 0b01 	add.w	fp, fp, #1
 801ca72:	2331      	movs	r3, #49	; 0x31
 801ca74:	7013      	strb	r3, [r2, #0]
 801ca76:	e705      	b.n	801c884 <_dtoa_r+0x83c>
 801ca78:	4616      	mov	r6, r2
 801ca7a:	e7a1      	b.n	801c9c0 <_dtoa_r+0x978>
 801ca7c:	4b16      	ldr	r3, [pc, #88]	; (801cad8 <_dtoa_r+0xa90>)
 801ca7e:	f7ff bb48 	b.w	801c112 <_dtoa_r+0xca>
 801ca82:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801ca84:	2b00      	cmp	r3, #0
 801ca86:	f47f ab23 	bne.w	801c0d0 <_dtoa_r+0x88>
 801ca8a:	4b14      	ldr	r3, [pc, #80]	; (801cadc <_dtoa_r+0xa94>)
 801ca8c:	f7ff bb41 	b.w	801c112 <_dtoa_r+0xca>
 801ca90:	9b08      	ldr	r3, [sp, #32]
 801ca92:	2b01      	cmp	r3, #1
 801ca94:	f77f ae3b 	ble.w	801c70e <_dtoa_r+0x6c6>
 801ca98:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 801ca9c:	e64f      	b.n	801c73e <_dtoa_r+0x6f6>
 801ca9e:	9b06      	ldr	r3, [sp, #24]
 801caa0:	2b00      	cmp	r3, #0
 801caa2:	dc03      	bgt.n	801caac <_dtoa_r+0xa64>
 801caa4:	9b08      	ldr	r3, [sp, #32]
 801caa6:	2b02      	cmp	r3, #2
 801caa8:	f73f aed7 	bgt.w	801c85a <_dtoa_r+0x812>
 801caac:	9e04      	ldr	r6, [sp, #16]
 801caae:	9801      	ldr	r0, [sp, #4]
 801cab0:	4629      	mov	r1, r5
 801cab2:	f7ff fa3b 	bl	801bf2c <quorem>
 801cab6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801caba:	f806 8b01 	strb.w	r8, [r6], #1
 801cabe:	9b04      	ldr	r3, [sp, #16]
 801cac0:	9a06      	ldr	r2, [sp, #24]
 801cac2:	1af3      	subs	r3, r6, r3
 801cac4:	429a      	cmp	r2, r3
 801cac6:	ddb4      	ble.n	801ca32 <_dtoa_r+0x9ea>
 801cac8:	2300      	movs	r3, #0
 801caca:	220a      	movs	r2, #10
 801cacc:	9901      	ldr	r1, [sp, #4]
 801cace:	4620      	mov	r0, r4
 801cad0:	f000 fcad 	bl	801d42e <__multadd>
 801cad4:	9001      	str	r0, [sp, #4]
 801cad6:	e7ea      	b.n	801caae <_dtoa_r+0xa66>
 801cad8:	08024576 	.word	0x08024576
 801cadc:	080246f1 	.word	0x080246f1

0801cae0 <__sflush_r>:
 801cae0:	898a      	ldrh	r2, [r1, #12]
 801cae2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801cae6:	4605      	mov	r5, r0
 801cae8:	0710      	lsls	r0, r2, #28
 801caea:	460c      	mov	r4, r1
 801caec:	d458      	bmi.n	801cba0 <__sflush_r+0xc0>
 801caee:	684b      	ldr	r3, [r1, #4]
 801caf0:	2b00      	cmp	r3, #0
 801caf2:	dc05      	bgt.n	801cb00 <__sflush_r+0x20>
 801caf4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801caf6:	2b00      	cmp	r3, #0
 801caf8:	dc02      	bgt.n	801cb00 <__sflush_r+0x20>
 801cafa:	2000      	movs	r0, #0
 801cafc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801cb00:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801cb02:	2e00      	cmp	r6, #0
 801cb04:	d0f9      	beq.n	801cafa <__sflush_r+0x1a>
 801cb06:	2300      	movs	r3, #0
 801cb08:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801cb0c:	682f      	ldr	r7, [r5, #0]
 801cb0e:	6a21      	ldr	r1, [r4, #32]
 801cb10:	602b      	str	r3, [r5, #0]
 801cb12:	d032      	beq.n	801cb7a <__sflush_r+0x9a>
 801cb14:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801cb16:	89a3      	ldrh	r3, [r4, #12]
 801cb18:	075a      	lsls	r2, r3, #29
 801cb1a:	d505      	bpl.n	801cb28 <__sflush_r+0x48>
 801cb1c:	6863      	ldr	r3, [r4, #4]
 801cb1e:	1ac0      	subs	r0, r0, r3
 801cb20:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801cb22:	b10b      	cbz	r3, 801cb28 <__sflush_r+0x48>
 801cb24:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801cb26:	1ac0      	subs	r0, r0, r3
 801cb28:	2300      	movs	r3, #0
 801cb2a:	4602      	mov	r2, r0
 801cb2c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801cb2e:	6a21      	ldr	r1, [r4, #32]
 801cb30:	4628      	mov	r0, r5
 801cb32:	47b0      	blx	r6
 801cb34:	1c43      	adds	r3, r0, #1
 801cb36:	89a3      	ldrh	r3, [r4, #12]
 801cb38:	d106      	bne.n	801cb48 <__sflush_r+0x68>
 801cb3a:	6829      	ldr	r1, [r5, #0]
 801cb3c:	291d      	cmp	r1, #29
 801cb3e:	d848      	bhi.n	801cbd2 <__sflush_r+0xf2>
 801cb40:	4a29      	ldr	r2, [pc, #164]	; (801cbe8 <__sflush_r+0x108>)
 801cb42:	40ca      	lsrs	r2, r1
 801cb44:	07d6      	lsls	r6, r2, #31
 801cb46:	d544      	bpl.n	801cbd2 <__sflush_r+0xf2>
 801cb48:	2200      	movs	r2, #0
 801cb4a:	6062      	str	r2, [r4, #4]
 801cb4c:	04d9      	lsls	r1, r3, #19
 801cb4e:	6922      	ldr	r2, [r4, #16]
 801cb50:	6022      	str	r2, [r4, #0]
 801cb52:	d504      	bpl.n	801cb5e <__sflush_r+0x7e>
 801cb54:	1c42      	adds	r2, r0, #1
 801cb56:	d101      	bne.n	801cb5c <__sflush_r+0x7c>
 801cb58:	682b      	ldr	r3, [r5, #0]
 801cb5a:	b903      	cbnz	r3, 801cb5e <__sflush_r+0x7e>
 801cb5c:	6560      	str	r0, [r4, #84]	; 0x54
 801cb5e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801cb60:	602f      	str	r7, [r5, #0]
 801cb62:	2900      	cmp	r1, #0
 801cb64:	d0c9      	beq.n	801cafa <__sflush_r+0x1a>
 801cb66:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801cb6a:	4299      	cmp	r1, r3
 801cb6c:	d002      	beq.n	801cb74 <__sflush_r+0x94>
 801cb6e:	4628      	mov	r0, r5
 801cb70:	f7fd f9fe 	bl	8019f70 <_free_r>
 801cb74:	2000      	movs	r0, #0
 801cb76:	6360      	str	r0, [r4, #52]	; 0x34
 801cb78:	e7c0      	b.n	801cafc <__sflush_r+0x1c>
 801cb7a:	2301      	movs	r3, #1
 801cb7c:	4628      	mov	r0, r5
 801cb7e:	47b0      	blx	r6
 801cb80:	1c41      	adds	r1, r0, #1
 801cb82:	d1c8      	bne.n	801cb16 <__sflush_r+0x36>
 801cb84:	682b      	ldr	r3, [r5, #0]
 801cb86:	2b00      	cmp	r3, #0
 801cb88:	d0c5      	beq.n	801cb16 <__sflush_r+0x36>
 801cb8a:	2b1d      	cmp	r3, #29
 801cb8c:	d001      	beq.n	801cb92 <__sflush_r+0xb2>
 801cb8e:	2b16      	cmp	r3, #22
 801cb90:	d101      	bne.n	801cb96 <__sflush_r+0xb6>
 801cb92:	602f      	str	r7, [r5, #0]
 801cb94:	e7b1      	b.n	801cafa <__sflush_r+0x1a>
 801cb96:	89a3      	ldrh	r3, [r4, #12]
 801cb98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801cb9c:	81a3      	strh	r3, [r4, #12]
 801cb9e:	e7ad      	b.n	801cafc <__sflush_r+0x1c>
 801cba0:	690f      	ldr	r7, [r1, #16]
 801cba2:	2f00      	cmp	r7, #0
 801cba4:	d0a9      	beq.n	801cafa <__sflush_r+0x1a>
 801cba6:	0793      	lsls	r3, r2, #30
 801cba8:	680e      	ldr	r6, [r1, #0]
 801cbaa:	bf08      	it	eq
 801cbac:	694b      	ldreq	r3, [r1, #20]
 801cbae:	600f      	str	r7, [r1, #0]
 801cbb0:	bf18      	it	ne
 801cbb2:	2300      	movne	r3, #0
 801cbb4:	eba6 0807 	sub.w	r8, r6, r7
 801cbb8:	608b      	str	r3, [r1, #8]
 801cbba:	f1b8 0f00 	cmp.w	r8, #0
 801cbbe:	dd9c      	ble.n	801cafa <__sflush_r+0x1a>
 801cbc0:	4643      	mov	r3, r8
 801cbc2:	463a      	mov	r2, r7
 801cbc4:	6a21      	ldr	r1, [r4, #32]
 801cbc6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801cbc8:	4628      	mov	r0, r5
 801cbca:	47b0      	blx	r6
 801cbcc:	2800      	cmp	r0, #0
 801cbce:	dc06      	bgt.n	801cbde <__sflush_r+0xfe>
 801cbd0:	89a3      	ldrh	r3, [r4, #12]
 801cbd2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801cbd6:	81a3      	strh	r3, [r4, #12]
 801cbd8:	f04f 30ff 	mov.w	r0, #4294967295
 801cbdc:	e78e      	b.n	801cafc <__sflush_r+0x1c>
 801cbde:	4407      	add	r7, r0
 801cbe0:	eba8 0800 	sub.w	r8, r8, r0
 801cbe4:	e7e9      	b.n	801cbba <__sflush_r+0xda>
 801cbe6:	bf00      	nop
 801cbe8:	20400001 	.word	0x20400001

0801cbec <_fflush_r>:
 801cbec:	b538      	push	{r3, r4, r5, lr}
 801cbee:	690b      	ldr	r3, [r1, #16]
 801cbf0:	4605      	mov	r5, r0
 801cbf2:	460c      	mov	r4, r1
 801cbf4:	b1db      	cbz	r3, 801cc2e <_fflush_r+0x42>
 801cbf6:	b118      	cbz	r0, 801cc00 <_fflush_r+0x14>
 801cbf8:	6983      	ldr	r3, [r0, #24]
 801cbfa:	b90b      	cbnz	r3, 801cc00 <_fflush_r+0x14>
 801cbfc:	f7fd f8a8 	bl	8019d50 <__sinit>
 801cc00:	4b0c      	ldr	r3, [pc, #48]	; (801cc34 <_fflush_r+0x48>)
 801cc02:	429c      	cmp	r4, r3
 801cc04:	d109      	bne.n	801cc1a <_fflush_r+0x2e>
 801cc06:	686c      	ldr	r4, [r5, #4]
 801cc08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801cc0c:	b17b      	cbz	r3, 801cc2e <_fflush_r+0x42>
 801cc0e:	4621      	mov	r1, r4
 801cc10:	4628      	mov	r0, r5
 801cc12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801cc16:	f7ff bf63 	b.w	801cae0 <__sflush_r>
 801cc1a:	4b07      	ldr	r3, [pc, #28]	; (801cc38 <_fflush_r+0x4c>)
 801cc1c:	429c      	cmp	r4, r3
 801cc1e:	d101      	bne.n	801cc24 <_fflush_r+0x38>
 801cc20:	68ac      	ldr	r4, [r5, #8]
 801cc22:	e7f1      	b.n	801cc08 <_fflush_r+0x1c>
 801cc24:	4b05      	ldr	r3, [pc, #20]	; (801cc3c <_fflush_r+0x50>)
 801cc26:	429c      	cmp	r4, r3
 801cc28:	bf08      	it	eq
 801cc2a:	68ec      	ldreq	r4, [r5, #12]
 801cc2c:	e7ec      	b.n	801cc08 <_fflush_r+0x1c>
 801cc2e:	2000      	movs	r0, #0
 801cc30:	bd38      	pop	{r3, r4, r5, pc}
 801cc32:	bf00      	nop
 801cc34:	08024518 	.word	0x08024518
 801cc38:	08024538 	.word	0x08024538
 801cc3c:	080244f8 	.word	0x080244f8

0801cc40 <rshift>:
 801cc40:	b5f0      	push	{r4, r5, r6, r7, lr}
 801cc42:	6906      	ldr	r6, [r0, #16]
 801cc44:	114b      	asrs	r3, r1, #5
 801cc46:	429e      	cmp	r6, r3
 801cc48:	f100 0414 	add.w	r4, r0, #20
 801cc4c:	dd30      	ble.n	801ccb0 <rshift+0x70>
 801cc4e:	f011 011f 	ands.w	r1, r1, #31
 801cc52:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 801cc56:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 801cc5a:	d108      	bne.n	801cc6e <rshift+0x2e>
 801cc5c:	4621      	mov	r1, r4
 801cc5e:	42b2      	cmp	r2, r6
 801cc60:	460b      	mov	r3, r1
 801cc62:	d211      	bcs.n	801cc88 <rshift+0x48>
 801cc64:	f852 3b04 	ldr.w	r3, [r2], #4
 801cc68:	f841 3b04 	str.w	r3, [r1], #4
 801cc6c:	e7f7      	b.n	801cc5e <rshift+0x1e>
 801cc6e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 801cc72:	f1c1 0c20 	rsb	ip, r1, #32
 801cc76:	40cd      	lsrs	r5, r1
 801cc78:	3204      	adds	r2, #4
 801cc7a:	4623      	mov	r3, r4
 801cc7c:	42b2      	cmp	r2, r6
 801cc7e:	4617      	mov	r7, r2
 801cc80:	d30c      	bcc.n	801cc9c <rshift+0x5c>
 801cc82:	601d      	str	r5, [r3, #0]
 801cc84:	b105      	cbz	r5, 801cc88 <rshift+0x48>
 801cc86:	3304      	adds	r3, #4
 801cc88:	1b1a      	subs	r2, r3, r4
 801cc8a:	42a3      	cmp	r3, r4
 801cc8c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801cc90:	bf08      	it	eq
 801cc92:	2300      	moveq	r3, #0
 801cc94:	6102      	str	r2, [r0, #16]
 801cc96:	bf08      	it	eq
 801cc98:	6143      	streq	r3, [r0, #20]
 801cc9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801cc9c:	683f      	ldr	r7, [r7, #0]
 801cc9e:	fa07 f70c 	lsl.w	r7, r7, ip
 801cca2:	433d      	orrs	r5, r7
 801cca4:	f843 5b04 	str.w	r5, [r3], #4
 801cca8:	f852 5b04 	ldr.w	r5, [r2], #4
 801ccac:	40cd      	lsrs	r5, r1
 801ccae:	e7e5      	b.n	801cc7c <rshift+0x3c>
 801ccb0:	4623      	mov	r3, r4
 801ccb2:	e7e9      	b.n	801cc88 <rshift+0x48>

0801ccb4 <__hexdig_fun>:
 801ccb4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801ccb8:	2b09      	cmp	r3, #9
 801ccba:	d802      	bhi.n	801ccc2 <__hexdig_fun+0xe>
 801ccbc:	3820      	subs	r0, #32
 801ccbe:	b2c0      	uxtb	r0, r0
 801ccc0:	4770      	bx	lr
 801ccc2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801ccc6:	2b05      	cmp	r3, #5
 801ccc8:	d801      	bhi.n	801ccce <__hexdig_fun+0x1a>
 801ccca:	3847      	subs	r0, #71	; 0x47
 801cccc:	e7f7      	b.n	801ccbe <__hexdig_fun+0xa>
 801ccce:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801ccd2:	2b05      	cmp	r3, #5
 801ccd4:	d801      	bhi.n	801ccda <__hexdig_fun+0x26>
 801ccd6:	3827      	subs	r0, #39	; 0x27
 801ccd8:	e7f1      	b.n	801ccbe <__hexdig_fun+0xa>
 801ccda:	2000      	movs	r0, #0
 801ccdc:	4770      	bx	lr

0801ccde <__gethex>:
 801ccde:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cce2:	b08b      	sub	sp, #44	; 0x2c
 801cce4:	468a      	mov	sl, r1
 801cce6:	9002      	str	r0, [sp, #8]
 801cce8:	9816      	ldr	r0, [sp, #88]	; 0x58
 801ccea:	9306      	str	r3, [sp, #24]
 801ccec:	4690      	mov	r8, r2
 801ccee:	f000 facd 	bl	801d28c <__localeconv_l>
 801ccf2:	6803      	ldr	r3, [r0, #0]
 801ccf4:	9303      	str	r3, [sp, #12]
 801ccf6:	4618      	mov	r0, r3
 801ccf8:	f7e3 faa2 	bl	8000240 <strlen>
 801ccfc:	9b03      	ldr	r3, [sp, #12]
 801ccfe:	9001      	str	r0, [sp, #4]
 801cd00:	4403      	add	r3, r0
 801cd02:	f04f 0b00 	mov.w	fp, #0
 801cd06:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801cd0a:	9307      	str	r3, [sp, #28]
 801cd0c:	f8da 3000 	ldr.w	r3, [sl]
 801cd10:	3302      	adds	r3, #2
 801cd12:	461f      	mov	r7, r3
 801cd14:	f813 0b01 	ldrb.w	r0, [r3], #1
 801cd18:	2830      	cmp	r0, #48	; 0x30
 801cd1a:	d06c      	beq.n	801cdf6 <__gethex+0x118>
 801cd1c:	f7ff ffca 	bl	801ccb4 <__hexdig_fun>
 801cd20:	4604      	mov	r4, r0
 801cd22:	2800      	cmp	r0, #0
 801cd24:	d16a      	bne.n	801cdfc <__gethex+0x11e>
 801cd26:	9a01      	ldr	r2, [sp, #4]
 801cd28:	9903      	ldr	r1, [sp, #12]
 801cd2a:	4638      	mov	r0, r7
 801cd2c:	f7fe f95f 	bl	801afee <strncmp>
 801cd30:	2800      	cmp	r0, #0
 801cd32:	d166      	bne.n	801ce02 <__gethex+0x124>
 801cd34:	9b01      	ldr	r3, [sp, #4]
 801cd36:	5cf8      	ldrb	r0, [r7, r3]
 801cd38:	18fe      	adds	r6, r7, r3
 801cd3a:	f7ff ffbb 	bl	801ccb4 <__hexdig_fun>
 801cd3e:	2800      	cmp	r0, #0
 801cd40:	d062      	beq.n	801ce08 <__gethex+0x12a>
 801cd42:	4633      	mov	r3, r6
 801cd44:	7818      	ldrb	r0, [r3, #0]
 801cd46:	2830      	cmp	r0, #48	; 0x30
 801cd48:	461f      	mov	r7, r3
 801cd4a:	f103 0301 	add.w	r3, r3, #1
 801cd4e:	d0f9      	beq.n	801cd44 <__gethex+0x66>
 801cd50:	f7ff ffb0 	bl	801ccb4 <__hexdig_fun>
 801cd54:	fab0 f580 	clz	r5, r0
 801cd58:	096d      	lsrs	r5, r5, #5
 801cd5a:	4634      	mov	r4, r6
 801cd5c:	f04f 0b01 	mov.w	fp, #1
 801cd60:	463a      	mov	r2, r7
 801cd62:	4616      	mov	r6, r2
 801cd64:	3201      	adds	r2, #1
 801cd66:	7830      	ldrb	r0, [r6, #0]
 801cd68:	f7ff ffa4 	bl	801ccb4 <__hexdig_fun>
 801cd6c:	2800      	cmp	r0, #0
 801cd6e:	d1f8      	bne.n	801cd62 <__gethex+0x84>
 801cd70:	9a01      	ldr	r2, [sp, #4]
 801cd72:	9903      	ldr	r1, [sp, #12]
 801cd74:	4630      	mov	r0, r6
 801cd76:	f7fe f93a 	bl	801afee <strncmp>
 801cd7a:	b950      	cbnz	r0, 801cd92 <__gethex+0xb4>
 801cd7c:	b954      	cbnz	r4, 801cd94 <__gethex+0xb6>
 801cd7e:	9b01      	ldr	r3, [sp, #4]
 801cd80:	18f4      	adds	r4, r6, r3
 801cd82:	4622      	mov	r2, r4
 801cd84:	4616      	mov	r6, r2
 801cd86:	3201      	adds	r2, #1
 801cd88:	7830      	ldrb	r0, [r6, #0]
 801cd8a:	f7ff ff93 	bl	801ccb4 <__hexdig_fun>
 801cd8e:	2800      	cmp	r0, #0
 801cd90:	d1f8      	bne.n	801cd84 <__gethex+0xa6>
 801cd92:	b10c      	cbz	r4, 801cd98 <__gethex+0xba>
 801cd94:	1ba4      	subs	r4, r4, r6
 801cd96:	00a4      	lsls	r4, r4, #2
 801cd98:	7833      	ldrb	r3, [r6, #0]
 801cd9a:	2b50      	cmp	r3, #80	; 0x50
 801cd9c:	d001      	beq.n	801cda2 <__gethex+0xc4>
 801cd9e:	2b70      	cmp	r3, #112	; 0x70
 801cda0:	d140      	bne.n	801ce24 <__gethex+0x146>
 801cda2:	7873      	ldrb	r3, [r6, #1]
 801cda4:	2b2b      	cmp	r3, #43	; 0x2b
 801cda6:	d031      	beq.n	801ce0c <__gethex+0x12e>
 801cda8:	2b2d      	cmp	r3, #45	; 0x2d
 801cdaa:	d033      	beq.n	801ce14 <__gethex+0x136>
 801cdac:	1c71      	adds	r1, r6, #1
 801cdae:	f04f 0900 	mov.w	r9, #0
 801cdb2:	7808      	ldrb	r0, [r1, #0]
 801cdb4:	f7ff ff7e 	bl	801ccb4 <__hexdig_fun>
 801cdb8:	1e43      	subs	r3, r0, #1
 801cdba:	b2db      	uxtb	r3, r3
 801cdbc:	2b18      	cmp	r3, #24
 801cdbe:	d831      	bhi.n	801ce24 <__gethex+0x146>
 801cdc0:	f1a0 0210 	sub.w	r2, r0, #16
 801cdc4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801cdc8:	f7ff ff74 	bl	801ccb4 <__hexdig_fun>
 801cdcc:	1e43      	subs	r3, r0, #1
 801cdce:	b2db      	uxtb	r3, r3
 801cdd0:	2b18      	cmp	r3, #24
 801cdd2:	d922      	bls.n	801ce1a <__gethex+0x13c>
 801cdd4:	f1b9 0f00 	cmp.w	r9, #0
 801cdd8:	d000      	beq.n	801cddc <__gethex+0xfe>
 801cdda:	4252      	negs	r2, r2
 801cddc:	4414      	add	r4, r2
 801cdde:	f8ca 1000 	str.w	r1, [sl]
 801cde2:	b30d      	cbz	r5, 801ce28 <__gethex+0x14a>
 801cde4:	f1bb 0f00 	cmp.w	fp, #0
 801cde8:	bf0c      	ite	eq
 801cdea:	2706      	moveq	r7, #6
 801cdec:	2700      	movne	r7, #0
 801cdee:	4638      	mov	r0, r7
 801cdf0:	b00b      	add	sp, #44	; 0x2c
 801cdf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cdf6:	f10b 0b01 	add.w	fp, fp, #1
 801cdfa:	e78a      	b.n	801cd12 <__gethex+0x34>
 801cdfc:	2500      	movs	r5, #0
 801cdfe:	462c      	mov	r4, r5
 801ce00:	e7ae      	b.n	801cd60 <__gethex+0x82>
 801ce02:	463e      	mov	r6, r7
 801ce04:	2501      	movs	r5, #1
 801ce06:	e7c7      	b.n	801cd98 <__gethex+0xba>
 801ce08:	4604      	mov	r4, r0
 801ce0a:	e7fb      	b.n	801ce04 <__gethex+0x126>
 801ce0c:	f04f 0900 	mov.w	r9, #0
 801ce10:	1cb1      	adds	r1, r6, #2
 801ce12:	e7ce      	b.n	801cdb2 <__gethex+0xd4>
 801ce14:	f04f 0901 	mov.w	r9, #1
 801ce18:	e7fa      	b.n	801ce10 <__gethex+0x132>
 801ce1a:	230a      	movs	r3, #10
 801ce1c:	fb03 0202 	mla	r2, r3, r2, r0
 801ce20:	3a10      	subs	r2, #16
 801ce22:	e7cf      	b.n	801cdc4 <__gethex+0xe6>
 801ce24:	4631      	mov	r1, r6
 801ce26:	e7da      	b.n	801cdde <__gethex+0x100>
 801ce28:	1bf3      	subs	r3, r6, r7
 801ce2a:	3b01      	subs	r3, #1
 801ce2c:	4629      	mov	r1, r5
 801ce2e:	2b07      	cmp	r3, #7
 801ce30:	dc49      	bgt.n	801cec6 <__gethex+0x1e8>
 801ce32:	9802      	ldr	r0, [sp, #8]
 801ce34:	f000 fab0 	bl	801d398 <_Balloc>
 801ce38:	9b01      	ldr	r3, [sp, #4]
 801ce3a:	f100 0914 	add.w	r9, r0, #20
 801ce3e:	f04f 0b00 	mov.w	fp, #0
 801ce42:	f1c3 0301 	rsb	r3, r3, #1
 801ce46:	4605      	mov	r5, r0
 801ce48:	f8cd 9010 	str.w	r9, [sp, #16]
 801ce4c:	46da      	mov	sl, fp
 801ce4e:	9308      	str	r3, [sp, #32]
 801ce50:	42b7      	cmp	r7, r6
 801ce52:	d33b      	bcc.n	801cecc <__gethex+0x1ee>
 801ce54:	9804      	ldr	r0, [sp, #16]
 801ce56:	f840 ab04 	str.w	sl, [r0], #4
 801ce5a:	eba0 0009 	sub.w	r0, r0, r9
 801ce5e:	1080      	asrs	r0, r0, #2
 801ce60:	6128      	str	r0, [r5, #16]
 801ce62:	0147      	lsls	r7, r0, #5
 801ce64:	4650      	mov	r0, sl
 801ce66:	f000 fb5b 	bl	801d520 <__hi0bits>
 801ce6a:	f8d8 6000 	ldr.w	r6, [r8]
 801ce6e:	1a3f      	subs	r7, r7, r0
 801ce70:	42b7      	cmp	r7, r6
 801ce72:	dd64      	ble.n	801cf3e <__gethex+0x260>
 801ce74:	1bbf      	subs	r7, r7, r6
 801ce76:	4639      	mov	r1, r7
 801ce78:	4628      	mov	r0, r5
 801ce7a:	f000 fe6c 	bl	801db56 <__any_on>
 801ce7e:	4682      	mov	sl, r0
 801ce80:	b178      	cbz	r0, 801cea2 <__gethex+0x1c4>
 801ce82:	1e7b      	subs	r3, r7, #1
 801ce84:	1159      	asrs	r1, r3, #5
 801ce86:	f003 021f 	and.w	r2, r3, #31
 801ce8a:	f04f 0a01 	mov.w	sl, #1
 801ce8e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801ce92:	fa0a f202 	lsl.w	r2, sl, r2
 801ce96:	420a      	tst	r2, r1
 801ce98:	d003      	beq.n	801cea2 <__gethex+0x1c4>
 801ce9a:	4553      	cmp	r3, sl
 801ce9c:	dc46      	bgt.n	801cf2c <__gethex+0x24e>
 801ce9e:	f04f 0a02 	mov.w	sl, #2
 801cea2:	4639      	mov	r1, r7
 801cea4:	4628      	mov	r0, r5
 801cea6:	f7ff fecb 	bl	801cc40 <rshift>
 801ceaa:	443c      	add	r4, r7
 801ceac:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801ceb0:	42a3      	cmp	r3, r4
 801ceb2:	da52      	bge.n	801cf5a <__gethex+0x27c>
 801ceb4:	4629      	mov	r1, r5
 801ceb6:	9802      	ldr	r0, [sp, #8]
 801ceb8:	f000 faa2 	bl	801d400 <_Bfree>
 801cebc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801cebe:	2300      	movs	r3, #0
 801cec0:	6013      	str	r3, [r2, #0]
 801cec2:	27a3      	movs	r7, #163	; 0xa3
 801cec4:	e793      	b.n	801cdee <__gethex+0x110>
 801cec6:	3101      	adds	r1, #1
 801cec8:	105b      	asrs	r3, r3, #1
 801ceca:	e7b0      	b.n	801ce2e <__gethex+0x150>
 801cecc:	1e73      	subs	r3, r6, #1
 801cece:	9305      	str	r3, [sp, #20]
 801ced0:	9a07      	ldr	r2, [sp, #28]
 801ced2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801ced6:	4293      	cmp	r3, r2
 801ced8:	d018      	beq.n	801cf0c <__gethex+0x22e>
 801ceda:	f1bb 0f20 	cmp.w	fp, #32
 801cede:	d107      	bne.n	801cef0 <__gethex+0x212>
 801cee0:	9b04      	ldr	r3, [sp, #16]
 801cee2:	f8c3 a000 	str.w	sl, [r3]
 801cee6:	3304      	adds	r3, #4
 801cee8:	f04f 0a00 	mov.w	sl, #0
 801ceec:	9304      	str	r3, [sp, #16]
 801ceee:	46d3      	mov	fp, sl
 801cef0:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801cef4:	f7ff fede 	bl	801ccb4 <__hexdig_fun>
 801cef8:	f000 000f 	and.w	r0, r0, #15
 801cefc:	fa00 f00b 	lsl.w	r0, r0, fp
 801cf00:	ea4a 0a00 	orr.w	sl, sl, r0
 801cf04:	f10b 0b04 	add.w	fp, fp, #4
 801cf08:	9b05      	ldr	r3, [sp, #20]
 801cf0a:	e00d      	b.n	801cf28 <__gethex+0x24a>
 801cf0c:	9b05      	ldr	r3, [sp, #20]
 801cf0e:	9a08      	ldr	r2, [sp, #32]
 801cf10:	4413      	add	r3, r2
 801cf12:	42bb      	cmp	r3, r7
 801cf14:	d3e1      	bcc.n	801ceda <__gethex+0x1fc>
 801cf16:	4618      	mov	r0, r3
 801cf18:	9a01      	ldr	r2, [sp, #4]
 801cf1a:	9903      	ldr	r1, [sp, #12]
 801cf1c:	9309      	str	r3, [sp, #36]	; 0x24
 801cf1e:	f7fe f866 	bl	801afee <strncmp>
 801cf22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801cf24:	2800      	cmp	r0, #0
 801cf26:	d1d8      	bne.n	801ceda <__gethex+0x1fc>
 801cf28:	461e      	mov	r6, r3
 801cf2a:	e791      	b.n	801ce50 <__gethex+0x172>
 801cf2c:	1eb9      	subs	r1, r7, #2
 801cf2e:	4628      	mov	r0, r5
 801cf30:	f000 fe11 	bl	801db56 <__any_on>
 801cf34:	2800      	cmp	r0, #0
 801cf36:	d0b2      	beq.n	801ce9e <__gethex+0x1c0>
 801cf38:	f04f 0a03 	mov.w	sl, #3
 801cf3c:	e7b1      	b.n	801cea2 <__gethex+0x1c4>
 801cf3e:	da09      	bge.n	801cf54 <__gethex+0x276>
 801cf40:	1bf7      	subs	r7, r6, r7
 801cf42:	4629      	mov	r1, r5
 801cf44:	463a      	mov	r2, r7
 801cf46:	9802      	ldr	r0, [sp, #8]
 801cf48:	f000 fc26 	bl	801d798 <__lshift>
 801cf4c:	1be4      	subs	r4, r4, r7
 801cf4e:	4605      	mov	r5, r0
 801cf50:	f100 0914 	add.w	r9, r0, #20
 801cf54:	f04f 0a00 	mov.w	sl, #0
 801cf58:	e7a8      	b.n	801ceac <__gethex+0x1ce>
 801cf5a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801cf5e:	42a0      	cmp	r0, r4
 801cf60:	dd6a      	ble.n	801d038 <__gethex+0x35a>
 801cf62:	1b04      	subs	r4, r0, r4
 801cf64:	42a6      	cmp	r6, r4
 801cf66:	dc2e      	bgt.n	801cfc6 <__gethex+0x2e8>
 801cf68:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801cf6c:	2b02      	cmp	r3, #2
 801cf6e:	d022      	beq.n	801cfb6 <__gethex+0x2d8>
 801cf70:	2b03      	cmp	r3, #3
 801cf72:	d024      	beq.n	801cfbe <__gethex+0x2e0>
 801cf74:	2b01      	cmp	r3, #1
 801cf76:	d115      	bne.n	801cfa4 <__gethex+0x2c6>
 801cf78:	42a6      	cmp	r6, r4
 801cf7a:	d113      	bne.n	801cfa4 <__gethex+0x2c6>
 801cf7c:	2e01      	cmp	r6, #1
 801cf7e:	dc0b      	bgt.n	801cf98 <__gethex+0x2ba>
 801cf80:	9a06      	ldr	r2, [sp, #24]
 801cf82:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801cf86:	6013      	str	r3, [r2, #0]
 801cf88:	2301      	movs	r3, #1
 801cf8a:	612b      	str	r3, [r5, #16]
 801cf8c:	f8c9 3000 	str.w	r3, [r9]
 801cf90:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801cf92:	2762      	movs	r7, #98	; 0x62
 801cf94:	601d      	str	r5, [r3, #0]
 801cf96:	e72a      	b.n	801cdee <__gethex+0x110>
 801cf98:	1e71      	subs	r1, r6, #1
 801cf9a:	4628      	mov	r0, r5
 801cf9c:	f000 fddb 	bl	801db56 <__any_on>
 801cfa0:	2800      	cmp	r0, #0
 801cfa2:	d1ed      	bne.n	801cf80 <__gethex+0x2a2>
 801cfa4:	4629      	mov	r1, r5
 801cfa6:	9802      	ldr	r0, [sp, #8]
 801cfa8:	f000 fa2a 	bl	801d400 <_Bfree>
 801cfac:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801cfae:	2300      	movs	r3, #0
 801cfb0:	6013      	str	r3, [r2, #0]
 801cfb2:	2750      	movs	r7, #80	; 0x50
 801cfb4:	e71b      	b.n	801cdee <__gethex+0x110>
 801cfb6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801cfb8:	2b00      	cmp	r3, #0
 801cfba:	d0e1      	beq.n	801cf80 <__gethex+0x2a2>
 801cfbc:	e7f2      	b.n	801cfa4 <__gethex+0x2c6>
 801cfbe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801cfc0:	2b00      	cmp	r3, #0
 801cfc2:	d1dd      	bne.n	801cf80 <__gethex+0x2a2>
 801cfc4:	e7ee      	b.n	801cfa4 <__gethex+0x2c6>
 801cfc6:	1e67      	subs	r7, r4, #1
 801cfc8:	f1ba 0f00 	cmp.w	sl, #0
 801cfcc:	d131      	bne.n	801d032 <__gethex+0x354>
 801cfce:	b127      	cbz	r7, 801cfda <__gethex+0x2fc>
 801cfd0:	4639      	mov	r1, r7
 801cfd2:	4628      	mov	r0, r5
 801cfd4:	f000 fdbf 	bl	801db56 <__any_on>
 801cfd8:	4682      	mov	sl, r0
 801cfda:	117a      	asrs	r2, r7, #5
 801cfdc:	2301      	movs	r3, #1
 801cfde:	f007 071f 	and.w	r7, r7, #31
 801cfe2:	fa03 f707 	lsl.w	r7, r3, r7
 801cfe6:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 801cfea:	4621      	mov	r1, r4
 801cfec:	421f      	tst	r7, r3
 801cfee:	4628      	mov	r0, r5
 801cff0:	bf18      	it	ne
 801cff2:	f04a 0a02 	orrne.w	sl, sl, #2
 801cff6:	1b36      	subs	r6, r6, r4
 801cff8:	f7ff fe22 	bl	801cc40 <rshift>
 801cffc:	f8d8 4004 	ldr.w	r4, [r8, #4]
 801d000:	2702      	movs	r7, #2
 801d002:	f1ba 0f00 	cmp.w	sl, #0
 801d006:	d048      	beq.n	801d09a <__gethex+0x3bc>
 801d008:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801d00c:	2b02      	cmp	r3, #2
 801d00e:	d015      	beq.n	801d03c <__gethex+0x35e>
 801d010:	2b03      	cmp	r3, #3
 801d012:	d017      	beq.n	801d044 <__gethex+0x366>
 801d014:	2b01      	cmp	r3, #1
 801d016:	d109      	bne.n	801d02c <__gethex+0x34e>
 801d018:	f01a 0f02 	tst.w	sl, #2
 801d01c:	d006      	beq.n	801d02c <__gethex+0x34e>
 801d01e:	f8d9 3000 	ldr.w	r3, [r9]
 801d022:	ea4a 0a03 	orr.w	sl, sl, r3
 801d026:	f01a 0f01 	tst.w	sl, #1
 801d02a:	d10e      	bne.n	801d04a <__gethex+0x36c>
 801d02c:	f047 0710 	orr.w	r7, r7, #16
 801d030:	e033      	b.n	801d09a <__gethex+0x3bc>
 801d032:	f04f 0a01 	mov.w	sl, #1
 801d036:	e7d0      	b.n	801cfda <__gethex+0x2fc>
 801d038:	2701      	movs	r7, #1
 801d03a:	e7e2      	b.n	801d002 <__gethex+0x324>
 801d03c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801d03e:	f1c3 0301 	rsb	r3, r3, #1
 801d042:	9315      	str	r3, [sp, #84]	; 0x54
 801d044:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801d046:	2b00      	cmp	r3, #0
 801d048:	d0f0      	beq.n	801d02c <__gethex+0x34e>
 801d04a:	f8d5 9010 	ldr.w	r9, [r5, #16]
 801d04e:	f105 0314 	add.w	r3, r5, #20
 801d052:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 801d056:	eb03 010a 	add.w	r1, r3, sl
 801d05a:	f04f 0c00 	mov.w	ip, #0
 801d05e:	4618      	mov	r0, r3
 801d060:	f853 2b04 	ldr.w	r2, [r3], #4
 801d064:	f1b2 3fff 	cmp.w	r2, #4294967295
 801d068:	d01c      	beq.n	801d0a4 <__gethex+0x3c6>
 801d06a:	3201      	adds	r2, #1
 801d06c:	6002      	str	r2, [r0, #0]
 801d06e:	2f02      	cmp	r7, #2
 801d070:	f105 0314 	add.w	r3, r5, #20
 801d074:	d138      	bne.n	801d0e8 <__gethex+0x40a>
 801d076:	f8d8 2000 	ldr.w	r2, [r8]
 801d07a:	3a01      	subs	r2, #1
 801d07c:	42b2      	cmp	r2, r6
 801d07e:	d10a      	bne.n	801d096 <__gethex+0x3b8>
 801d080:	1171      	asrs	r1, r6, #5
 801d082:	2201      	movs	r2, #1
 801d084:	f006 061f 	and.w	r6, r6, #31
 801d088:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801d08c:	fa02 f606 	lsl.w	r6, r2, r6
 801d090:	421e      	tst	r6, r3
 801d092:	bf18      	it	ne
 801d094:	4617      	movne	r7, r2
 801d096:	f047 0720 	orr.w	r7, r7, #32
 801d09a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801d09c:	601d      	str	r5, [r3, #0]
 801d09e:	9b06      	ldr	r3, [sp, #24]
 801d0a0:	601c      	str	r4, [r3, #0]
 801d0a2:	e6a4      	b.n	801cdee <__gethex+0x110>
 801d0a4:	4299      	cmp	r1, r3
 801d0a6:	f843 cc04 	str.w	ip, [r3, #-4]
 801d0aa:	d8d8      	bhi.n	801d05e <__gethex+0x380>
 801d0ac:	68ab      	ldr	r3, [r5, #8]
 801d0ae:	4599      	cmp	r9, r3
 801d0b0:	db12      	blt.n	801d0d8 <__gethex+0x3fa>
 801d0b2:	6869      	ldr	r1, [r5, #4]
 801d0b4:	9802      	ldr	r0, [sp, #8]
 801d0b6:	3101      	adds	r1, #1
 801d0b8:	f000 f96e 	bl	801d398 <_Balloc>
 801d0bc:	692a      	ldr	r2, [r5, #16]
 801d0be:	3202      	adds	r2, #2
 801d0c0:	f105 010c 	add.w	r1, r5, #12
 801d0c4:	4683      	mov	fp, r0
 801d0c6:	0092      	lsls	r2, r2, #2
 801d0c8:	300c      	adds	r0, #12
 801d0ca:	f7fc ff24 	bl	8019f16 <memcpy>
 801d0ce:	4629      	mov	r1, r5
 801d0d0:	9802      	ldr	r0, [sp, #8]
 801d0d2:	f000 f995 	bl	801d400 <_Bfree>
 801d0d6:	465d      	mov	r5, fp
 801d0d8:	692b      	ldr	r3, [r5, #16]
 801d0da:	1c5a      	adds	r2, r3, #1
 801d0dc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 801d0e0:	612a      	str	r2, [r5, #16]
 801d0e2:	2201      	movs	r2, #1
 801d0e4:	615a      	str	r2, [r3, #20]
 801d0e6:	e7c2      	b.n	801d06e <__gethex+0x390>
 801d0e8:	692a      	ldr	r2, [r5, #16]
 801d0ea:	454a      	cmp	r2, r9
 801d0ec:	dd0b      	ble.n	801d106 <__gethex+0x428>
 801d0ee:	2101      	movs	r1, #1
 801d0f0:	4628      	mov	r0, r5
 801d0f2:	f7ff fda5 	bl	801cc40 <rshift>
 801d0f6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801d0fa:	3401      	adds	r4, #1
 801d0fc:	42a3      	cmp	r3, r4
 801d0fe:	f6ff aed9 	blt.w	801ceb4 <__gethex+0x1d6>
 801d102:	2701      	movs	r7, #1
 801d104:	e7c7      	b.n	801d096 <__gethex+0x3b8>
 801d106:	f016 061f 	ands.w	r6, r6, #31
 801d10a:	d0fa      	beq.n	801d102 <__gethex+0x424>
 801d10c:	449a      	add	sl, r3
 801d10e:	f1c6 0620 	rsb	r6, r6, #32
 801d112:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 801d116:	f000 fa03 	bl	801d520 <__hi0bits>
 801d11a:	42b0      	cmp	r0, r6
 801d11c:	dbe7      	blt.n	801d0ee <__gethex+0x410>
 801d11e:	e7f0      	b.n	801d102 <__gethex+0x424>

0801d120 <L_shift>:
 801d120:	f1c2 0208 	rsb	r2, r2, #8
 801d124:	0092      	lsls	r2, r2, #2
 801d126:	b570      	push	{r4, r5, r6, lr}
 801d128:	f1c2 0620 	rsb	r6, r2, #32
 801d12c:	6843      	ldr	r3, [r0, #4]
 801d12e:	6804      	ldr	r4, [r0, #0]
 801d130:	fa03 f506 	lsl.w	r5, r3, r6
 801d134:	432c      	orrs	r4, r5
 801d136:	40d3      	lsrs	r3, r2
 801d138:	6004      	str	r4, [r0, #0]
 801d13a:	f840 3f04 	str.w	r3, [r0, #4]!
 801d13e:	4288      	cmp	r0, r1
 801d140:	d3f4      	bcc.n	801d12c <L_shift+0xc>
 801d142:	bd70      	pop	{r4, r5, r6, pc}

0801d144 <__match>:
 801d144:	b530      	push	{r4, r5, lr}
 801d146:	6803      	ldr	r3, [r0, #0]
 801d148:	3301      	adds	r3, #1
 801d14a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801d14e:	b914      	cbnz	r4, 801d156 <__match+0x12>
 801d150:	6003      	str	r3, [r0, #0]
 801d152:	2001      	movs	r0, #1
 801d154:	bd30      	pop	{r4, r5, pc}
 801d156:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d15a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801d15e:	2d19      	cmp	r5, #25
 801d160:	bf98      	it	ls
 801d162:	3220      	addls	r2, #32
 801d164:	42a2      	cmp	r2, r4
 801d166:	d0f0      	beq.n	801d14a <__match+0x6>
 801d168:	2000      	movs	r0, #0
 801d16a:	e7f3      	b.n	801d154 <__match+0x10>

0801d16c <__hexnan>:
 801d16c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d170:	680b      	ldr	r3, [r1, #0]
 801d172:	6801      	ldr	r1, [r0, #0]
 801d174:	115f      	asrs	r7, r3, #5
 801d176:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 801d17a:	f013 031f 	ands.w	r3, r3, #31
 801d17e:	b087      	sub	sp, #28
 801d180:	bf18      	it	ne
 801d182:	3704      	addne	r7, #4
 801d184:	2500      	movs	r5, #0
 801d186:	1f3e      	subs	r6, r7, #4
 801d188:	4682      	mov	sl, r0
 801d18a:	4690      	mov	r8, r2
 801d18c:	9301      	str	r3, [sp, #4]
 801d18e:	f847 5c04 	str.w	r5, [r7, #-4]
 801d192:	46b1      	mov	r9, r6
 801d194:	4634      	mov	r4, r6
 801d196:	9502      	str	r5, [sp, #8]
 801d198:	46ab      	mov	fp, r5
 801d19a:	784a      	ldrb	r2, [r1, #1]
 801d19c:	1c4b      	adds	r3, r1, #1
 801d19e:	9303      	str	r3, [sp, #12]
 801d1a0:	b342      	cbz	r2, 801d1f4 <__hexnan+0x88>
 801d1a2:	4610      	mov	r0, r2
 801d1a4:	9105      	str	r1, [sp, #20]
 801d1a6:	9204      	str	r2, [sp, #16]
 801d1a8:	f7ff fd84 	bl	801ccb4 <__hexdig_fun>
 801d1ac:	2800      	cmp	r0, #0
 801d1ae:	d143      	bne.n	801d238 <__hexnan+0xcc>
 801d1b0:	9a04      	ldr	r2, [sp, #16]
 801d1b2:	9905      	ldr	r1, [sp, #20]
 801d1b4:	2a20      	cmp	r2, #32
 801d1b6:	d818      	bhi.n	801d1ea <__hexnan+0x7e>
 801d1b8:	9b02      	ldr	r3, [sp, #8]
 801d1ba:	459b      	cmp	fp, r3
 801d1bc:	dd13      	ble.n	801d1e6 <__hexnan+0x7a>
 801d1be:	454c      	cmp	r4, r9
 801d1c0:	d206      	bcs.n	801d1d0 <__hexnan+0x64>
 801d1c2:	2d07      	cmp	r5, #7
 801d1c4:	dc04      	bgt.n	801d1d0 <__hexnan+0x64>
 801d1c6:	462a      	mov	r2, r5
 801d1c8:	4649      	mov	r1, r9
 801d1ca:	4620      	mov	r0, r4
 801d1cc:	f7ff ffa8 	bl	801d120 <L_shift>
 801d1d0:	4544      	cmp	r4, r8
 801d1d2:	d944      	bls.n	801d25e <__hexnan+0xf2>
 801d1d4:	2300      	movs	r3, #0
 801d1d6:	f1a4 0904 	sub.w	r9, r4, #4
 801d1da:	f844 3c04 	str.w	r3, [r4, #-4]
 801d1de:	f8cd b008 	str.w	fp, [sp, #8]
 801d1e2:	464c      	mov	r4, r9
 801d1e4:	461d      	mov	r5, r3
 801d1e6:	9903      	ldr	r1, [sp, #12]
 801d1e8:	e7d7      	b.n	801d19a <__hexnan+0x2e>
 801d1ea:	2a29      	cmp	r2, #41	; 0x29
 801d1ec:	d14a      	bne.n	801d284 <__hexnan+0x118>
 801d1ee:	3102      	adds	r1, #2
 801d1f0:	f8ca 1000 	str.w	r1, [sl]
 801d1f4:	f1bb 0f00 	cmp.w	fp, #0
 801d1f8:	d044      	beq.n	801d284 <__hexnan+0x118>
 801d1fa:	454c      	cmp	r4, r9
 801d1fc:	d206      	bcs.n	801d20c <__hexnan+0xa0>
 801d1fe:	2d07      	cmp	r5, #7
 801d200:	dc04      	bgt.n	801d20c <__hexnan+0xa0>
 801d202:	462a      	mov	r2, r5
 801d204:	4649      	mov	r1, r9
 801d206:	4620      	mov	r0, r4
 801d208:	f7ff ff8a 	bl	801d120 <L_shift>
 801d20c:	4544      	cmp	r4, r8
 801d20e:	d928      	bls.n	801d262 <__hexnan+0xf6>
 801d210:	4643      	mov	r3, r8
 801d212:	f854 2b04 	ldr.w	r2, [r4], #4
 801d216:	f843 2b04 	str.w	r2, [r3], #4
 801d21a:	42a6      	cmp	r6, r4
 801d21c:	d2f9      	bcs.n	801d212 <__hexnan+0xa6>
 801d21e:	2200      	movs	r2, #0
 801d220:	f843 2b04 	str.w	r2, [r3], #4
 801d224:	429e      	cmp	r6, r3
 801d226:	d2fb      	bcs.n	801d220 <__hexnan+0xb4>
 801d228:	6833      	ldr	r3, [r6, #0]
 801d22a:	b91b      	cbnz	r3, 801d234 <__hexnan+0xc8>
 801d22c:	4546      	cmp	r6, r8
 801d22e:	d127      	bne.n	801d280 <__hexnan+0x114>
 801d230:	2301      	movs	r3, #1
 801d232:	6033      	str	r3, [r6, #0]
 801d234:	2005      	movs	r0, #5
 801d236:	e026      	b.n	801d286 <__hexnan+0x11a>
 801d238:	3501      	adds	r5, #1
 801d23a:	2d08      	cmp	r5, #8
 801d23c:	f10b 0b01 	add.w	fp, fp, #1
 801d240:	dd06      	ble.n	801d250 <__hexnan+0xe4>
 801d242:	4544      	cmp	r4, r8
 801d244:	d9cf      	bls.n	801d1e6 <__hexnan+0x7a>
 801d246:	2300      	movs	r3, #0
 801d248:	f844 3c04 	str.w	r3, [r4, #-4]
 801d24c:	2501      	movs	r5, #1
 801d24e:	3c04      	subs	r4, #4
 801d250:	6822      	ldr	r2, [r4, #0]
 801d252:	f000 000f 	and.w	r0, r0, #15
 801d256:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801d25a:	6020      	str	r0, [r4, #0]
 801d25c:	e7c3      	b.n	801d1e6 <__hexnan+0x7a>
 801d25e:	2508      	movs	r5, #8
 801d260:	e7c1      	b.n	801d1e6 <__hexnan+0x7a>
 801d262:	9b01      	ldr	r3, [sp, #4]
 801d264:	2b00      	cmp	r3, #0
 801d266:	d0df      	beq.n	801d228 <__hexnan+0xbc>
 801d268:	f04f 32ff 	mov.w	r2, #4294967295
 801d26c:	f1c3 0320 	rsb	r3, r3, #32
 801d270:	fa22 f303 	lsr.w	r3, r2, r3
 801d274:	f857 2c04 	ldr.w	r2, [r7, #-4]
 801d278:	401a      	ands	r2, r3
 801d27a:	f847 2c04 	str.w	r2, [r7, #-4]
 801d27e:	e7d3      	b.n	801d228 <__hexnan+0xbc>
 801d280:	3e04      	subs	r6, #4
 801d282:	e7d1      	b.n	801d228 <__hexnan+0xbc>
 801d284:	2004      	movs	r0, #4
 801d286:	b007      	add	sp, #28
 801d288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801d28c <__localeconv_l>:
 801d28c:	30f0      	adds	r0, #240	; 0xf0
 801d28e:	4770      	bx	lr

0801d290 <_localeconv_r>:
 801d290:	4b04      	ldr	r3, [pc, #16]	; (801d2a4 <_localeconv_r+0x14>)
 801d292:	681b      	ldr	r3, [r3, #0]
 801d294:	6a18      	ldr	r0, [r3, #32]
 801d296:	4b04      	ldr	r3, [pc, #16]	; (801d2a8 <_localeconv_r+0x18>)
 801d298:	2800      	cmp	r0, #0
 801d29a:	bf08      	it	eq
 801d29c:	4618      	moveq	r0, r3
 801d29e:	30f0      	adds	r0, #240	; 0xf0
 801d2a0:	4770      	bx	lr
 801d2a2:	bf00      	nop
 801d2a4:	20000020 	.word	0x20000020
 801d2a8:	20000084 	.word	0x20000084

0801d2ac <_lseek_r>:
 801d2ac:	b538      	push	{r3, r4, r5, lr}
 801d2ae:	4c07      	ldr	r4, [pc, #28]	; (801d2cc <_lseek_r+0x20>)
 801d2b0:	4605      	mov	r5, r0
 801d2b2:	4608      	mov	r0, r1
 801d2b4:	4611      	mov	r1, r2
 801d2b6:	2200      	movs	r2, #0
 801d2b8:	6022      	str	r2, [r4, #0]
 801d2ba:	461a      	mov	r2, r3
 801d2bc:	f7e6 fc10 	bl	8003ae0 <_lseek>
 801d2c0:	1c43      	adds	r3, r0, #1
 801d2c2:	d102      	bne.n	801d2ca <_lseek_r+0x1e>
 801d2c4:	6823      	ldr	r3, [r4, #0]
 801d2c6:	b103      	cbz	r3, 801d2ca <_lseek_r+0x1e>
 801d2c8:	602b      	str	r3, [r5, #0]
 801d2ca:	bd38      	pop	{r3, r4, r5, pc}
 801d2cc:	20007cbc 	.word	0x20007cbc

0801d2d0 <__swhatbuf_r>:
 801d2d0:	b570      	push	{r4, r5, r6, lr}
 801d2d2:	460e      	mov	r6, r1
 801d2d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d2d8:	2900      	cmp	r1, #0
 801d2da:	b096      	sub	sp, #88	; 0x58
 801d2dc:	4614      	mov	r4, r2
 801d2de:	461d      	mov	r5, r3
 801d2e0:	da07      	bge.n	801d2f2 <__swhatbuf_r+0x22>
 801d2e2:	2300      	movs	r3, #0
 801d2e4:	602b      	str	r3, [r5, #0]
 801d2e6:	89b3      	ldrh	r3, [r6, #12]
 801d2e8:	061a      	lsls	r2, r3, #24
 801d2ea:	d410      	bmi.n	801d30e <__swhatbuf_r+0x3e>
 801d2ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801d2f0:	e00e      	b.n	801d310 <__swhatbuf_r+0x40>
 801d2f2:	466a      	mov	r2, sp
 801d2f4:	f000 ff02 	bl	801e0fc <_fstat_r>
 801d2f8:	2800      	cmp	r0, #0
 801d2fa:	dbf2      	blt.n	801d2e2 <__swhatbuf_r+0x12>
 801d2fc:	9a01      	ldr	r2, [sp, #4]
 801d2fe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801d302:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801d306:	425a      	negs	r2, r3
 801d308:	415a      	adcs	r2, r3
 801d30a:	602a      	str	r2, [r5, #0]
 801d30c:	e7ee      	b.n	801d2ec <__swhatbuf_r+0x1c>
 801d30e:	2340      	movs	r3, #64	; 0x40
 801d310:	2000      	movs	r0, #0
 801d312:	6023      	str	r3, [r4, #0]
 801d314:	b016      	add	sp, #88	; 0x58
 801d316:	bd70      	pop	{r4, r5, r6, pc}

0801d318 <__smakebuf_r>:
 801d318:	898b      	ldrh	r3, [r1, #12]
 801d31a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801d31c:	079d      	lsls	r5, r3, #30
 801d31e:	4606      	mov	r6, r0
 801d320:	460c      	mov	r4, r1
 801d322:	d507      	bpl.n	801d334 <__smakebuf_r+0x1c>
 801d324:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801d328:	6023      	str	r3, [r4, #0]
 801d32a:	6123      	str	r3, [r4, #16]
 801d32c:	2301      	movs	r3, #1
 801d32e:	6163      	str	r3, [r4, #20]
 801d330:	b002      	add	sp, #8
 801d332:	bd70      	pop	{r4, r5, r6, pc}
 801d334:	ab01      	add	r3, sp, #4
 801d336:	466a      	mov	r2, sp
 801d338:	f7ff ffca 	bl	801d2d0 <__swhatbuf_r>
 801d33c:	9900      	ldr	r1, [sp, #0]
 801d33e:	4605      	mov	r5, r0
 801d340:	4630      	mov	r0, r6
 801d342:	f7fc fe63 	bl	801a00c <_malloc_r>
 801d346:	b948      	cbnz	r0, 801d35c <__smakebuf_r+0x44>
 801d348:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d34c:	059a      	lsls	r2, r3, #22
 801d34e:	d4ef      	bmi.n	801d330 <__smakebuf_r+0x18>
 801d350:	f023 0303 	bic.w	r3, r3, #3
 801d354:	f043 0302 	orr.w	r3, r3, #2
 801d358:	81a3      	strh	r3, [r4, #12]
 801d35a:	e7e3      	b.n	801d324 <__smakebuf_r+0xc>
 801d35c:	4b0d      	ldr	r3, [pc, #52]	; (801d394 <__smakebuf_r+0x7c>)
 801d35e:	62b3      	str	r3, [r6, #40]	; 0x28
 801d360:	89a3      	ldrh	r3, [r4, #12]
 801d362:	6020      	str	r0, [r4, #0]
 801d364:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801d368:	81a3      	strh	r3, [r4, #12]
 801d36a:	9b00      	ldr	r3, [sp, #0]
 801d36c:	6163      	str	r3, [r4, #20]
 801d36e:	9b01      	ldr	r3, [sp, #4]
 801d370:	6120      	str	r0, [r4, #16]
 801d372:	b15b      	cbz	r3, 801d38c <__smakebuf_r+0x74>
 801d374:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801d378:	4630      	mov	r0, r6
 801d37a:	f000 fed1 	bl	801e120 <_isatty_r>
 801d37e:	b128      	cbz	r0, 801d38c <__smakebuf_r+0x74>
 801d380:	89a3      	ldrh	r3, [r4, #12]
 801d382:	f023 0303 	bic.w	r3, r3, #3
 801d386:	f043 0301 	orr.w	r3, r3, #1
 801d38a:	81a3      	strh	r3, [r4, #12]
 801d38c:	89a3      	ldrh	r3, [r4, #12]
 801d38e:	431d      	orrs	r5, r3
 801d390:	81a5      	strh	r5, [r4, #12]
 801d392:	e7cd      	b.n	801d330 <__smakebuf_r+0x18>
 801d394:	08019d19 	.word	0x08019d19

0801d398 <_Balloc>:
 801d398:	b570      	push	{r4, r5, r6, lr}
 801d39a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801d39c:	4604      	mov	r4, r0
 801d39e:	460e      	mov	r6, r1
 801d3a0:	b93d      	cbnz	r5, 801d3b2 <_Balloc+0x1a>
 801d3a2:	2010      	movs	r0, #16
 801d3a4:	f7fc fd86 	bl	8019eb4 <malloc>
 801d3a8:	6260      	str	r0, [r4, #36]	; 0x24
 801d3aa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801d3ae:	6005      	str	r5, [r0, #0]
 801d3b0:	60c5      	str	r5, [r0, #12]
 801d3b2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801d3b4:	68eb      	ldr	r3, [r5, #12]
 801d3b6:	b183      	cbz	r3, 801d3da <_Balloc+0x42>
 801d3b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801d3ba:	68db      	ldr	r3, [r3, #12]
 801d3bc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801d3c0:	b9b8      	cbnz	r0, 801d3f2 <_Balloc+0x5a>
 801d3c2:	2101      	movs	r1, #1
 801d3c4:	fa01 f506 	lsl.w	r5, r1, r6
 801d3c8:	1d6a      	adds	r2, r5, #5
 801d3ca:	0092      	lsls	r2, r2, #2
 801d3cc:	4620      	mov	r0, r4
 801d3ce:	f000 fbe3 	bl	801db98 <_calloc_r>
 801d3d2:	b160      	cbz	r0, 801d3ee <_Balloc+0x56>
 801d3d4:	e9c0 6501 	strd	r6, r5, [r0, #4]
 801d3d8:	e00e      	b.n	801d3f8 <_Balloc+0x60>
 801d3da:	2221      	movs	r2, #33	; 0x21
 801d3dc:	2104      	movs	r1, #4
 801d3de:	4620      	mov	r0, r4
 801d3e0:	f000 fbda 	bl	801db98 <_calloc_r>
 801d3e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801d3e6:	60e8      	str	r0, [r5, #12]
 801d3e8:	68db      	ldr	r3, [r3, #12]
 801d3ea:	2b00      	cmp	r3, #0
 801d3ec:	d1e4      	bne.n	801d3b8 <_Balloc+0x20>
 801d3ee:	2000      	movs	r0, #0
 801d3f0:	bd70      	pop	{r4, r5, r6, pc}
 801d3f2:	6802      	ldr	r2, [r0, #0]
 801d3f4:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 801d3f8:	2300      	movs	r3, #0
 801d3fa:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801d3fe:	e7f7      	b.n	801d3f0 <_Balloc+0x58>

0801d400 <_Bfree>:
 801d400:	b570      	push	{r4, r5, r6, lr}
 801d402:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801d404:	4606      	mov	r6, r0
 801d406:	460d      	mov	r5, r1
 801d408:	b93c      	cbnz	r4, 801d41a <_Bfree+0x1a>
 801d40a:	2010      	movs	r0, #16
 801d40c:	f7fc fd52 	bl	8019eb4 <malloc>
 801d410:	6270      	str	r0, [r6, #36]	; 0x24
 801d412:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801d416:	6004      	str	r4, [r0, #0]
 801d418:	60c4      	str	r4, [r0, #12]
 801d41a:	b13d      	cbz	r5, 801d42c <_Bfree+0x2c>
 801d41c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801d41e:	686a      	ldr	r2, [r5, #4]
 801d420:	68db      	ldr	r3, [r3, #12]
 801d422:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801d426:	6029      	str	r1, [r5, #0]
 801d428:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 801d42c:	bd70      	pop	{r4, r5, r6, pc}

0801d42e <__multadd>:
 801d42e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d432:	690d      	ldr	r5, [r1, #16]
 801d434:	461f      	mov	r7, r3
 801d436:	4606      	mov	r6, r0
 801d438:	460c      	mov	r4, r1
 801d43a:	f101 0c14 	add.w	ip, r1, #20
 801d43e:	2300      	movs	r3, #0
 801d440:	f8dc 0000 	ldr.w	r0, [ip]
 801d444:	b281      	uxth	r1, r0
 801d446:	fb02 7101 	mla	r1, r2, r1, r7
 801d44a:	0c0f      	lsrs	r7, r1, #16
 801d44c:	0c00      	lsrs	r0, r0, #16
 801d44e:	fb02 7000 	mla	r0, r2, r0, r7
 801d452:	b289      	uxth	r1, r1
 801d454:	3301      	adds	r3, #1
 801d456:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 801d45a:	429d      	cmp	r5, r3
 801d45c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801d460:	f84c 1b04 	str.w	r1, [ip], #4
 801d464:	dcec      	bgt.n	801d440 <__multadd+0x12>
 801d466:	b1d7      	cbz	r7, 801d49e <__multadd+0x70>
 801d468:	68a3      	ldr	r3, [r4, #8]
 801d46a:	42ab      	cmp	r3, r5
 801d46c:	dc12      	bgt.n	801d494 <__multadd+0x66>
 801d46e:	6861      	ldr	r1, [r4, #4]
 801d470:	4630      	mov	r0, r6
 801d472:	3101      	adds	r1, #1
 801d474:	f7ff ff90 	bl	801d398 <_Balloc>
 801d478:	6922      	ldr	r2, [r4, #16]
 801d47a:	3202      	adds	r2, #2
 801d47c:	f104 010c 	add.w	r1, r4, #12
 801d480:	4680      	mov	r8, r0
 801d482:	0092      	lsls	r2, r2, #2
 801d484:	300c      	adds	r0, #12
 801d486:	f7fc fd46 	bl	8019f16 <memcpy>
 801d48a:	4621      	mov	r1, r4
 801d48c:	4630      	mov	r0, r6
 801d48e:	f7ff ffb7 	bl	801d400 <_Bfree>
 801d492:	4644      	mov	r4, r8
 801d494:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801d498:	3501      	adds	r5, #1
 801d49a:	615f      	str	r7, [r3, #20]
 801d49c:	6125      	str	r5, [r4, #16]
 801d49e:	4620      	mov	r0, r4
 801d4a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801d4a4 <__s2b>:
 801d4a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d4a8:	460c      	mov	r4, r1
 801d4aa:	4615      	mov	r5, r2
 801d4ac:	461f      	mov	r7, r3
 801d4ae:	2209      	movs	r2, #9
 801d4b0:	3308      	adds	r3, #8
 801d4b2:	4606      	mov	r6, r0
 801d4b4:	fb93 f3f2 	sdiv	r3, r3, r2
 801d4b8:	2100      	movs	r1, #0
 801d4ba:	2201      	movs	r2, #1
 801d4bc:	429a      	cmp	r2, r3
 801d4be:	db20      	blt.n	801d502 <__s2b+0x5e>
 801d4c0:	4630      	mov	r0, r6
 801d4c2:	f7ff ff69 	bl	801d398 <_Balloc>
 801d4c6:	9b08      	ldr	r3, [sp, #32]
 801d4c8:	6143      	str	r3, [r0, #20]
 801d4ca:	2d09      	cmp	r5, #9
 801d4cc:	f04f 0301 	mov.w	r3, #1
 801d4d0:	6103      	str	r3, [r0, #16]
 801d4d2:	dd19      	ble.n	801d508 <__s2b+0x64>
 801d4d4:	f104 0809 	add.w	r8, r4, #9
 801d4d8:	46c1      	mov	r9, r8
 801d4da:	442c      	add	r4, r5
 801d4dc:	f819 3b01 	ldrb.w	r3, [r9], #1
 801d4e0:	4601      	mov	r1, r0
 801d4e2:	3b30      	subs	r3, #48	; 0x30
 801d4e4:	220a      	movs	r2, #10
 801d4e6:	4630      	mov	r0, r6
 801d4e8:	f7ff ffa1 	bl	801d42e <__multadd>
 801d4ec:	45a1      	cmp	r9, r4
 801d4ee:	d1f5      	bne.n	801d4dc <__s2b+0x38>
 801d4f0:	eb08 0405 	add.w	r4, r8, r5
 801d4f4:	3c08      	subs	r4, #8
 801d4f6:	1b2d      	subs	r5, r5, r4
 801d4f8:	1963      	adds	r3, r4, r5
 801d4fa:	42bb      	cmp	r3, r7
 801d4fc:	db07      	blt.n	801d50e <__s2b+0x6a>
 801d4fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d502:	0052      	lsls	r2, r2, #1
 801d504:	3101      	adds	r1, #1
 801d506:	e7d9      	b.n	801d4bc <__s2b+0x18>
 801d508:	340a      	adds	r4, #10
 801d50a:	2509      	movs	r5, #9
 801d50c:	e7f3      	b.n	801d4f6 <__s2b+0x52>
 801d50e:	f814 3b01 	ldrb.w	r3, [r4], #1
 801d512:	4601      	mov	r1, r0
 801d514:	3b30      	subs	r3, #48	; 0x30
 801d516:	220a      	movs	r2, #10
 801d518:	4630      	mov	r0, r6
 801d51a:	f7ff ff88 	bl	801d42e <__multadd>
 801d51e:	e7eb      	b.n	801d4f8 <__s2b+0x54>

0801d520 <__hi0bits>:
 801d520:	0c02      	lsrs	r2, r0, #16
 801d522:	0412      	lsls	r2, r2, #16
 801d524:	4603      	mov	r3, r0
 801d526:	b9b2      	cbnz	r2, 801d556 <__hi0bits+0x36>
 801d528:	0403      	lsls	r3, r0, #16
 801d52a:	2010      	movs	r0, #16
 801d52c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801d530:	bf04      	itt	eq
 801d532:	021b      	lsleq	r3, r3, #8
 801d534:	3008      	addeq	r0, #8
 801d536:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801d53a:	bf04      	itt	eq
 801d53c:	011b      	lsleq	r3, r3, #4
 801d53e:	3004      	addeq	r0, #4
 801d540:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 801d544:	bf04      	itt	eq
 801d546:	009b      	lsleq	r3, r3, #2
 801d548:	3002      	addeq	r0, #2
 801d54a:	2b00      	cmp	r3, #0
 801d54c:	db06      	blt.n	801d55c <__hi0bits+0x3c>
 801d54e:	005b      	lsls	r3, r3, #1
 801d550:	d503      	bpl.n	801d55a <__hi0bits+0x3a>
 801d552:	3001      	adds	r0, #1
 801d554:	4770      	bx	lr
 801d556:	2000      	movs	r0, #0
 801d558:	e7e8      	b.n	801d52c <__hi0bits+0xc>
 801d55a:	2020      	movs	r0, #32
 801d55c:	4770      	bx	lr

0801d55e <__lo0bits>:
 801d55e:	6803      	ldr	r3, [r0, #0]
 801d560:	f013 0207 	ands.w	r2, r3, #7
 801d564:	4601      	mov	r1, r0
 801d566:	d00b      	beq.n	801d580 <__lo0bits+0x22>
 801d568:	07da      	lsls	r2, r3, #31
 801d56a:	d423      	bmi.n	801d5b4 <__lo0bits+0x56>
 801d56c:	0798      	lsls	r0, r3, #30
 801d56e:	bf49      	itett	mi
 801d570:	085b      	lsrmi	r3, r3, #1
 801d572:	089b      	lsrpl	r3, r3, #2
 801d574:	2001      	movmi	r0, #1
 801d576:	600b      	strmi	r3, [r1, #0]
 801d578:	bf5c      	itt	pl
 801d57a:	600b      	strpl	r3, [r1, #0]
 801d57c:	2002      	movpl	r0, #2
 801d57e:	4770      	bx	lr
 801d580:	b298      	uxth	r0, r3
 801d582:	b9a8      	cbnz	r0, 801d5b0 <__lo0bits+0x52>
 801d584:	0c1b      	lsrs	r3, r3, #16
 801d586:	2010      	movs	r0, #16
 801d588:	f013 0fff 	tst.w	r3, #255	; 0xff
 801d58c:	bf04      	itt	eq
 801d58e:	0a1b      	lsreq	r3, r3, #8
 801d590:	3008      	addeq	r0, #8
 801d592:	071a      	lsls	r2, r3, #28
 801d594:	bf04      	itt	eq
 801d596:	091b      	lsreq	r3, r3, #4
 801d598:	3004      	addeq	r0, #4
 801d59a:	079a      	lsls	r2, r3, #30
 801d59c:	bf04      	itt	eq
 801d59e:	089b      	lsreq	r3, r3, #2
 801d5a0:	3002      	addeq	r0, #2
 801d5a2:	07da      	lsls	r2, r3, #31
 801d5a4:	d402      	bmi.n	801d5ac <__lo0bits+0x4e>
 801d5a6:	085b      	lsrs	r3, r3, #1
 801d5a8:	d006      	beq.n	801d5b8 <__lo0bits+0x5a>
 801d5aa:	3001      	adds	r0, #1
 801d5ac:	600b      	str	r3, [r1, #0]
 801d5ae:	4770      	bx	lr
 801d5b0:	4610      	mov	r0, r2
 801d5b2:	e7e9      	b.n	801d588 <__lo0bits+0x2a>
 801d5b4:	2000      	movs	r0, #0
 801d5b6:	4770      	bx	lr
 801d5b8:	2020      	movs	r0, #32
 801d5ba:	4770      	bx	lr

0801d5bc <__i2b>:
 801d5bc:	b510      	push	{r4, lr}
 801d5be:	460c      	mov	r4, r1
 801d5c0:	2101      	movs	r1, #1
 801d5c2:	f7ff fee9 	bl	801d398 <_Balloc>
 801d5c6:	2201      	movs	r2, #1
 801d5c8:	6144      	str	r4, [r0, #20]
 801d5ca:	6102      	str	r2, [r0, #16]
 801d5cc:	bd10      	pop	{r4, pc}

0801d5ce <__multiply>:
 801d5ce:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d5d2:	4614      	mov	r4, r2
 801d5d4:	690a      	ldr	r2, [r1, #16]
 801d5d6:	6923      	ldr	r3, [r4, #16]
 801d5d8:	429a      	cmp	r2, r3
 801d5da:	bfb8      	it	lt
 801d5dc:	460b      	movlt	r3, r1
 801d5de:	4688      	mov	r8, r1
 801d5e0:	bfbc      	itt	lt
 801d5e2:	46a0      	movlt	r8, r4
 801d5e4:	461c      	movlt	r4, r3
 801d5e6:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801d5ea:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801d5ee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801d5f2:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801d5f6:	eb07 0609 	add.w	r6, r7, r9
 801d5fa:	42b3      	cmp	r3, r6
 801d5fc:	bfb8      	it	lt
 801d5fe:	3101      	addlt	r1, #1
 801d600:	f7ff feca 	bl	801d398 <_Balloc>
 801d604:	f100 0514 	add.w	r5, r0, #20
 801d608:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 801d60c:	462b      	mov	r3, r5
 801d60e:	2200      	movs	r2, #0
 801d610:	4573      	cmp	r3, lr
 801d612:	d316      	bcc.n	801d642 <__multiply+0x74>
 801d614:	f104 0214 	add.w	r2, r4, #20
 801d618:	f108 0114 	add.w	r1, r8, #20
 801d61c:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 801d620:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 801d624:	9300      	str	r3, [sp, #0]
 801d626:	9b00      	ldr	r3, [sp, #0]
 801d628:	9201      	str	r2, [sp, #4]
 801d62a:	4293      	cmp	r3, r2
 801d62c:	d80c      	bhi.n	801d648 <__multiply+0x7a>
 801d62e:	2e00      	cmp	r6, #0
 801d630:	dd03      	ble.n	801d63a <__multiply+0x6c>
 801d632:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801d636:	2b00      	cmp	r3, #0
 801d638:	d05d      	beq.n	801d6f6 <__multiply+0x128>
 801d63a:	6106      	str	r6, [r0, #16]
 801d63c:	b003      	add	sp, #12
 801d63e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d642:	f843 2b04 	str.w	r2, [r3], #4
 801d646:	e7e3      	b.n	801d610 <__multiply+0x42>
 801d648:	f8b2 b000 	ldrh.w	fp, [r2]
 801d64c:	f1bb 0f00 	cmp.w	fp, #0
 801d650:	d023      	beq.n	801d69a <__multiply+0xcc>
 801d652:	4689      	mov	r9, r1
 801d654:	46ac      	mov	ip, r5
 801d656:	f04f 0800 	mov.w	r8, #0
 801d65a:	f859 4b04 	ldr.w	r4, [r9], #4
 801d65e:	f8dc a000 	ldr.w	sl, [ip]
 801d662:	b2a3      	uxth	r3, r4
 801d664:	fa1f fa8a 	uxth.w	sl, sl
 801d668:	fb0b a303 	mla	r3, fp, r3, sl
 801d66c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801d670:	f8dc 4000 	ldr.w	r4, [ip]
 801d674:	4443      	add	r3, r8
 801d676:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801d67a:	fb0b 840a 	mla	r4, fp, sl, r8
 801d67e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801d682:	46e2      	mov	sl, ip
 801d684:	b29b      	uxth	r3, r3
 801d686:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801d68a:	454f      	cmp	r7, r9
 801d68c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801d690:	f84a 3b04 	str.w	r3, [sl], #4
 801d694:	d82b      	bhi.n	801d6ee <__multiply+0x120>
 801d696:	f8cc 8004 	str.w	r8, [ip, #4]
 801d69a:	9b01      	ldr	r3, [sp, #4]
 801d69c:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 801d6a0:	3204      	adds	r2, #4
 801d6a2:	f1ba 0f00 	cmp.w	sl, #0
 801d6a6:	d020      	beq.n	801d6ea <__multiply+0x11c>
 801d6a8:	682b      	ldr	r3, [r5, #0]
 801d6aa:	4689      	mov	r9, r1
 801d6ac:	46a8      	mov	r8, r5
 801d6ae:	f04f 0b00 	mov.w	fp, #0
 801d6b2:	f8b9 c000 	ldrh.w	ip, [r9]
 801d6b6:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 801d6ba:	fb0a 440c 	mla	r4, sl, ip, r4
 801d6be:	445c      	add	r4, fp
 801d6c0:	46c4      	mov	ip, r8
 801d6c2:	b29b      	uxth	r3, r3
 801d6c4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801d6c8:	f84c 3b04 	str.w	r3, [ip], #4
 801d6cc:	f859 3b04 	ldr.w	r3, [r9], #4
 801d6d0:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 801d6d4:	0c1b      	lsrs	r3, r3, #16
 801d6d6:	fb0a b303 	mla	r3, sl, r3, fp
 801d6da:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 801d6de:	454f      	cmp	r7, r9
 801d6e0:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 801d6e4:	d805      	bhi.n	801d6f2 <__multiply+0x124>
 801d6e6:	f8c8 3004 	str.w	r3, [r8, #4]
 801d6ea:	3504      	adds	r5, #4
 801d6ec:	e79b      	b.n	801d626 <__multiply+0x58>
 801d6ee:	46d4      	mov	ip, sl
 801d6f0:	e7b3      	b.n	801d65a <__multiply+0x8c>
 801d6f2:	46e0      	mov	r8, ip
 801d6f4:	e7dd      	b.n	801d6b2 <__multiply+0xe4>
 801d6f6:	3e01      	subs	r6, #1
 801d6f8:	e799      	b.n	801d62e <__multiply+0x60>
	...

0801d6fc <__pow5mult>:
 801d6fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d700:	4615      	mov	r5, r2
 801d702:	f012 0203 	ands.w	r2, r2, #3
 801d706:	4606      	mov	r6, r0
 801d708:	460f      	mov	r7, r1
 801d70a:	d007      	beq.n	801d71c <__pow5mult+0x20>
 801d70c:	3a01      	subs	r2, #1
 801d70e:	4c21      	ldr	r4, [pc, #132]	; (801d794 <__pow5mult+0x98>)
 801d710:	2300      	movs	r3, #0
 801d712:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801d716:	f7ff fe8a 	bl	801d42e <__multadd>
 801d71a:	4607      	mov	r7, r0
 801d71c:	10ad      	asrs	r5, r5, #2
 801d71e:	d035      	beq.n	801d78c <__pow5mult+0x90>
 801d720:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801d722:	b93c      	cbnz	r4, 801d734 <__pow5mult+0x38>
 801d724:	2010      	movs	r0, #16
 801d726:	f7fc fbc5 	bl	8019eb4 <malloc>
 801d72a:	6270      	str	r0, [r6, #36]	; 0x24
 801d72c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801d730:	6004      	str	r4, [r0, #0]
 801d732:	60c4      	str	r4, [r0, #12]
 801d734:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801d738:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801d73c:	b94c      	cbnz	r4, 801d752 <__pow5mult+0x56>
 801d73e:	f240 2171 	movw	r1, #625	; 0x271
 801d742:	4630      	mov	r0, r6
 801d744:	f7ff ff3a 	bl	801d5bc <__i2b>
 801d748:	2300      	movs	r3, #0
 801d74a:	f8c8 0008 	str.w	r0, [r8, #8]
 801d74e:	4604      	mov	r4, r0
 801d750:	6003      	str	r3, [r0, #0]
 801d752:	f04f 0800 	mov.w	r8, #0
 801d756:	07eb      	lsls	r3, r5, #31
 801d758:	d50a      	bpl.n	801d770 <__pow5mult+0x74>
 801d75a:	4639      	mov	r1, r7
 801d75c:	4622      	mov	r2, r4
 801d75e:	4630      	mov	r0, r6
 801d760:	f7ff ff35 	bl	801d5ce <__multiply>
 801d764:	4639      	mov	r1, r7
 801d766:	4681      	mov	r9, r0
 801d768:	4630      	mov	r0, r6
 801d76a:	f7ff fe49 	bl	801d400 <_Bfree>
 801d76e:	464f      	mov	r7, r9
 801d770:	106d      	asrs	r5, r5, #1
 801d772:	d00b      	beq.n	801d78c <__pow5mult+0x90>
 801d774:	6820      	ldr	r0, [r4, #0]
 801d776:	b938      	cbnz	r0, 801d788 <__pow5mult+0x8c>
 801d778:	4622      	mov	r2, r4
 801d77a:	4621      	mov	r1, r4
 801d77c:	4630      	mov	r0, r6
 801d77e:	f7ff ff26 	bl	801d5ce <__multiply>
 801d782:	6020      	str	r0, [r4, #0]
 801d784:	f8c0 8000 	str.w	r8, [r0]
 801d788:	4604      	mov	r4, r0
 801d78a:	e7e4      	b.n	801d756 <__pow5mult+0x5a>
 801d78c:	4638      	mov	r0, r7
 801d78e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d792:	bf00      	nop
 801d794:	080247f0 	.word	0x080247f0

0801d798 <__lshift>:
 801d798:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d79c:	460c      	mov	r4, r1
 801d79e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801d7a2:	6923      	ldr	r3, [r4, #16]
 801d7a4:	6849      	ldr	r1, [r1, #4]
 801d7a6:	eb0a 0903 	add.w	r9, sl, r3
 801d7aa:	68a3      	ldr	r3, [r4, #8]
 801d7ac:	4607      	mov	r7, r0
 801d7ae:	4616      	mov	r6, r2
 801d7b0:	f109 0501 	add.w	r5, r9, #1
 801d7b4:	42ab      	cmp	r3, r5
 801d7b6:	db32      	blt.n	801d81e <__lshift+0x86>
 801d7b8:	4638      	mov	r0, r7
 801d7ba:	f7ff fded 	bl	801d398 <_Balloc>
 801d7be:	2300      	movs	r3, #0
 801d7c0:	4680      	mov	r8, r0
 801d7c2:	f100 0114 	add.w	r1, r0, #20
 801d7c6:	461a      	mov	r2, r3
 801d7c8:	4553      	cmp	r3, sl
 801d7ca:	db2b      	blt.n	801d824 <__lshift+0x8c>
 801d7cc:	6920      	ldr	r0, [r4, #16]
 801d7ce:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801d7d2:	f104 0314 	add.w	r3, r4, #20
 801d7d6:	f016 021f 	ands.w	r2, r6, #31
 801d7da:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801d7de:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801d7e2:	d025      	beq.n	801d830 <__lshift+0x98>
 801d7e4:	f1c2 0e20 	rsb	lr, r2, #32
 801d7e8:	2000      	movs	r0, #0
 801d7ea:	681e      	ldr	r6, [r3, #0]
 801d7ec:	468a      	mov	sl, r1
 801d7ee:	4096      	lsls	r6, r2
 801d7f0:	4330      	orrs	r0, r6
 801d7f2:	f84a 0b04 	str.w	r0, [sl], #4
 801d7f6:	f853 0b04 	ldr.w	r0, [r3], #4
 801d7fa:	459c      	cmp	ip, r3
 801d7fc:	fa20 f00e 	lsr.w	r0, r0, lr
 801d800:	d814      	bhi.n	801d82c <__lshift+0x94>
 801d802:	6048      	str	r0, [r1, #4]
 801d804:	b108      	cbz	r0, 801d80a <__lshift+0x72>
 801d806:	f109 0502 	add.w	r5, r9, #2
 801d80a:	3d01      	subs	r5, #1
 801d80c:	4638      	mov	r0, r7
 801d80e:	f8c8 5010 	str.w	r5, [r8, #16]
 801d812:	4621      	mov	r1, r4
 801d814:	f7ff fdf4 	bl	801d400 <_Bfree>
 801d818:	4640      	mov	r0, r8
 801d81a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d81e:	3101      	adds	r1, #1
 801d820:	005b      	lsls	r3, r3, #1
 801d822:	e7c7      	b.n	801d7b4 <__lshift+0x1c>
 801d824:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 801d828:	3301      	adds	r3, #1
 801d82a:	e7cd      	b.n	801d7c8 <__lshift+0x30>
 801d82c:	4651      	mov	r1, sl
 801d82e:	e7dc      	b.n	801d7ea <__lshift+0x52>
 801d830:	3904      	subs	r1, #4
 801d832:	f853 2b04 	ldr.w	r2, [r3], #4
 801d836:	f841 2f04 	str.w	r2, [r1, #4]!
 801d83a:	459c      	cmp	ip, r3
 801d83c:	d8f9      	bhi.n	801d832 <__lshift+0x9a>
 801d83e:	e7e4      	b.n	801d80a <__lshift+0x72>

0801d840 <__mcmp>:
 801d840:	6903      	ldr	r3, [r0, #16]
 801d842:	690a      	ldr	r2, [r1, #16]
 801d844:	1a9b      	subs	r3, r3, r2
 801d846:	b530      	push	{r4, r5, lr}
 801d848:	d10c      	bne.n	801d864 <__mcmp+0x24>
 801d84a:	0092      	lsls	r2, r2, #2
 801d84c:	3014      	adds	r0, #20
 801d84e:	3114      	adds	r1, #20
 801d850:	1884      	adds	r4, r0, r2
 801d852:	4411      	add	r1, r2
 801d854:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801d858:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801d85c:	4295      	cmp	r5, r2
 801d85e:	d003      	beq.n	801d868 <__mcmp+0x28>
 801d860:	d305      	bcc.n	801d86e <__mcmp+0x2e>
 801d862:	2301      	movs	r3, #1
 801d864:	4618      	mov	r0, r3
 801d866:	bd30      	pop	{r4, r5, pc}
 801d868:	42a0      	cmp	r0, r4
 801d86a:	d3f3      	bcc.n	801d854 <__mcmp+0x14>
 801d86c:	e7fa      	b.n	801d864 <__mcmp+0x24>
 801d86e:	f04f 33ff 	mov.w	r3, #4294967295
 801d872:	e7f7      	b.n	801d864 <__mcmp+0x24>

0801d874 <__mdiff>:
 801d874:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d878:	460d      	mov	r5, r1
 801d87a:	4607      	mov	r7, r0
 801d87c:	4611      	mov	r1, r2
 801d87e:	4628      	mov	r0, r5
 801d880:	4614      	mov	r4, r2
 801d882:	f7ff ffdd 	bl	801d840 <__mcmp>
 801d886:	1e06      	subs	r6, r0, #0
 801d888:	d108      	bne.n	801d89c <__mdiff+0x28>
 801d88a:	4631      	mov	r1, r6
 801d88c:	4638      	mov	r0, r7
 801d88e:	f7ff fd83 	bl	801d398 <_Balloc>
 801d892:	2301      	movs	r3, #1
 801d894:	e9c0 3604 	strd	r3, r6, [r0, #16]
 801d898:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d89c:	bfa4      	itt	ge
 801d89e:	4623      	movge	r3, r4
 801d8a0:	462c      	movge	r4, r5
 801d8a2:	4638      	mov	r0, r7
 801d8a4:	6861      	ldr	r1, [r4, #4]
 801d8a6:	bfa6      	itte	ge
 801d8a8:	461d      	movge	r5, r3
 801d8aa:	2600      	movge	r6, #0
 801d8ac:	2601      	movlt	r6, #1
 801d8ae:	f7ff fd73 	bl	801d398 <_Balloc>
 801d8b2:	692b      	ldr	r3, [r5, #16]
 801d8b4:	60c6      	str	r6, [r0, #12]
 801d8b6:	6926      	ldr	r6, [r4, #16]
 801d8b8:	f105 0914 	add.w	r9, r5, #20
 801d8bc:	f104 0214 	add.w	r2, r4, #20
 801d8c0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 801d8c4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 801d8c8:	f100 0514 	add.w	r5, r0, #20
 801d8cc:	f04f 0e00 	mov.w	lr, #0
 801d8d0:	f852 ab04 	ldr.w	sl, [r2], #4
 801d8d4:	f859 4b04 	ldr.w	r4, [r9], #4
 801d8d8:	fa1e f18a 	uxtah	r1, lr, sl
 801d8dc:	b2a3      	uxth	r3, r4
 801d8de:	1ac9      	subs	r1, r1, r3
 801d8e0:	0c23      	lsrs	r3, r4, #16
 801d8e2:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 801d8e6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 801d8ea:	b289      	uxth	r1, r1
 801d8ec:	ea4f 4e23 	mov.w	lr, r3, asr #16
 801d8f0:	45c8      	cmp	r8, r9
 801d8f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801d8f6:	4694      	mov	ip, r2
 801d8f8:	f845 3b04 	str.w	r3, [r5], #4
 801d8fc:	d8e8      	bhi.n	801d8d0 <__mdiff+0x5c>
 801d8fe:	45bc      	cmp	ip, r7
 801d900:	d304      	bcc.n	801d90c <__mdiff+0x98>
 801d902:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 801d906:	b183      	cbz	r3, 801d92a <__mdiff+0xb6>
 801d908:	6106      	str	r6, [r0, #16]
 801d90a:	e7c5      	b.n	801d898 <__mdiff+0x24>
 801d90c:	f85c 1b04 	ldr.w	r1, [ip], #4
 801d910:	fa1e f381 	uxtah	r3, lr, r1
 801d914:	141a      	asrs	r2, r3, #16
 801d916:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801d91a:	b29b      	uxth	r3, r3
 801d91c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801d920:	ea4f 4e22 	mov.w	lr, r2, asr #16
 801d924:	f845 3b04 	str.w	r3, [r5], #4
 801d928:	e7e9      	b.n	801d8fe <__mdiff+0x8a>
 801d92a:	3e01      	subs	r6, #1
 801d92c:	e7e9      	b.n	801d902 <__mdiff+0x8e>
	...

0801d930 <__ulp>:
 801d930:	4b12      	ldr	r3, [pc, #72]	; (801d97c <__ulp+0x4c>)
 801d932:	ee10 2a90 	vmov	r2, s1
 801d936:	401a      	ands	r2, r3
 801d938:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 801d93c:	2b00      	cmp	r3, #0
 801d93e:	dd04      	ble.n	801d94a <__ulp+0x1a>
 801d940:	2000      	movs	r0, #0
 801d942:	4619      	mov	r1, r3
 801d944:	ec41 0b10 	vmov	d0, r0, r1
 801d948:	4770      	bx	lr
 801d94a:	425b      	negs	r3, r3
 801d94c:	151b      	asrs	r3, r3, #20
 801d94e:	2b13      	cmp	r3, #19
 801d950:	f04f 0000 	mov.w	r0, #0
 801d954:	f04f 0100 	mov.w	r1, #0
 801d958:	dc04      	bgt.n	801d964 <__ulp+0x34>
 801d95a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 801d95e:	fa42 f103 	asr.w	r1, r2, r3
 801d962:	e7ef      	b.n	801d944 <__ulp+0x14>
 801d964:	3b14      	subs	r3, #20
 801d966:	2b1e      	cmp	r3, #30
 801d968:	f04f 0201 	mov.w	r2, #1
 801d96c:	bfda      	itte	le
 801d96e:	f1c3 031f 	rsble	r3, r3, #31
 801d972:	fa02 f303 	lslle.w	r3, r2, r3
 801d976:	4613      	movgt	r3, r2
 801d978:	4618      	mov	r0, r3
 801d97a:	e7e3      	b.n	801d944 <__ulp+0x14>
 801d97c:	7ff00000 	.word	0x7ff00000

0801d980 <__b2d>:
 801d980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d982:	6905      	ldr	r5, [r0, #16]
 801d984:	f100 0714 	add.w	r7, r0, #20
 801d988:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 801d98c:	1f2e      	subs	r6, r5, #4
 801d98e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801d992:	4620      	mov	r0, r4
 801d994:	f7ff fdc4 	bl	801d520 <__hi0bits>
 801d998:	f1c0 0320 	rsb	r3, r0, #32
 801d99c:	280a      	cmp	r0, #10
 801d99e:	600b      	str	r3, [r1, #0]
 801d9a0:	f8df c074 	ldr.w	ip, [pc, #116]	; 801da18 <__b2d+0x98>
 801d9a4:	dc14      	bgt.n	801d9d0 <__b2d+0x50>
 801d9a6:	f1c0 0e0b 	rsb	lr, r0, #11
 801d9aa:	fa24 f10e 	lsr.w	r1, r4, lr
 801d9ae:	42b7      	cmp	r7, r6
 801d9b0:	ea41 030c 	orr.w	r3, r1, ip
 801d9b4:	bf34      	ite	cc
 801d9b6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801d9ba:	2100      	movcs	r1, #0
 801d9bc:	3015      	adds	r0, #21
 801d9be:	fa04 f000 	lsl.w	r0, r4, r0
 801d9c2:	fa21 f10e 	lsr.w	r1, r1, lr
 801d9c6:	ea40 0201 	orr.w	r2, r0, r1
 801d9ca:	ec43 2b10 	vmov	d0, r2, r3
 801d9ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801d9d0:	42b7      	cmp	r7, r6
 801d9d2:	bf3a      	itte	cc
 801d9d4:	f1a5 0608 	subcc.w	r6, r5, #8
 801d9d8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801d9dc:	2100      	movcs	r1, #0
 801d9de:	380b      	subs	r0, #11
 801d9e0:	d015      	beq.n	801da0e <__b2d+0x8e>
 801d9e2:	4084      	lsls	r4, r0
 801d9e4:	f1c0 0520 	rsb	r5, r0, #32
 801d9e8:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 801d9ec:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 801d9f0:	42be      	cmp	r6, r7
 801d9f2:	fa21 fc05 	lsr.w	ip, r1, r5
 801d9f6:	ea44 030c 	orr.w	r3, r4, ip
 801d9fa:	bf8c      	ite	hi
 801d9fc:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801da00:	2400      	movls	r4, #0
 801da02:	fa01 f000 	lsl.w	r0, r1, r0
 801da06:	40ec      	lsrs	r4, r5
 801da08:	ea40 0204 	orr.w	r2, r0, r4
 801da0c:	e7dd      	b.n	801d9ca <__b2d+0x4a>
 801da0e:	ea44 030c 	orr.w	r3, r4, ip
 801da12:	460a      	mov	r2, r1
 801da14:	e7d9      	b.n	801d9ca <__b2d+0x4a>
 801da16:	bf00      	nop
 801da18:	3ff00000 	.word	0x3ff00000

0801da1c <__d2b>:
 801da1c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801da20:	460e      	mov	r6, r1
 801da22:	2101      	movs	r1, #1
 801da24:	ec59 8b10 	vmov	r8, r9, d0
 801da28:	4615      	mov	r5, r2
 801da2a:	f7ff fcb5 	bl	801d398 <_Balloc>
 801da2e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 801da32:	4607      	mov	r7, r0
 801da34:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801da38:	bb34      	cbnz	r4, 801da88 <__d2b+0x6c>
 801da3a:	9301      	str	r3, [sp, #4]
 801da3c:	f1b8 0300 	subs.w	r3, r8, #0
 801da40:	d027      	beq.n	801da92 <__d2b+0x76>
 801da42:	a802      	add	r0, sp, #8
 801da44:	f840 3d08 	str.w	r3, [r0, #-8]!
 801da48:	f7ff fd89 	bl	801d55e <__lo0bits>
 801da4c:	9900      	ldr	r1, [sp, #0]
 801da4e:	b1f0      	cbz	r0, 801da8e <__d2b+0x72>
 801da50:	9a01      	ldr	r2, [sp, #4]
 801da52:	f1c0 0320 	rsb	r3, r0, #32
 801da56:	fa02 f303 	lsl.w	r3, r2, r3
 801da5a:	430b      	orrs	r3, r1
 801da5c:	40c2      	lsrs	r2, r0
 801da5e:	617b      	str	r3, [r7, #20]
 801da60:	9201      	str	r2, [sp, #4]
 801da62:	9b01      	ldr	r3, [sp, #4]
 801da64:	61bb      	str	r3, [r7, #24]
 801da66:	2b00      	cmp	r3, #0
 801da68:	bf14      	ite	ne
 801da6a:	2102      	movne	r1, #2
 801da6c:	2101      	moveq	r1, #1
 801da6e:	6139      	str	r1, [r7, #16]
 801da70:	b1c4      	cbz	r4, 801daa4 <__d2b+0x88>
 801da72:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801da76:	4404      	add	r4, r0
 801da78:	6034      	str	r4, [r6, #0]
 801da7a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801da7e:	6028      	str	r0, [r5, #0]
 801da80:	4638      	mov	r0, r7
 801da82:	b003      	add	sp, #12
 801da84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801da88:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801da8c:	e7d5      	b.n	801da3a <__d2b+0x1e>
 801da8e:	6179      	str	r1, [r7, #20]
 801da90:	e7e7      	b.n	801da62 <__d2b+0x46>
 801da92:	a801      	add	r0, sp, #4
 801da94:	f7ff fd63 	bl	801d55e <__lo0bits>
 801da98:	9b01      	ldr	r3, [sp, #4]
 801da9a:	617b      	str	r3, [r7, #20]
 801da9c:	2101      	movs	r1, #1
 801da9e:	6139      	str	r1, [r7, #16]
 801daa0:	3020      	adds	r0, #32
 801daa2:	e7e5      	b.n	801da70 <__d2b+0x54>
 801daa4:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 801daa8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801daac:	6030      	str	r0, [r6, #0]
 801daae:	6918      	ldr	r0, [r3, #16]
 801dab0:	f7ff fd36 	bl	801d520 <__hi0bits>
 801dab4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 801dab8:	e7e1      	b.n	801da7e <__d2b+0x62>

0801daba <__ratio>:
 801daba:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dabe:	4688      	mov	r8, r1
 801dac0:	4669      	mov	r1, sp
 801dac2:	4681      	mov	r9, r0
 801dac4:	f7ff ff5c 	bl	801d980 <__b2d>
 801dac8:	a901      	add	r1, sp, #4
 801daca:	4640      	mov	r0, r8
 801dacc:	ec57 6b10 	vmov	r6, r7, d0
 801dad0:	ee10 4a10 	vmov	r4, s0
 801dad4:	f7ff ff54 	bl	801d980 <__b2d>
 801dad8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801dadc:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801dae0:	eba3 0c02 	sub.w	ip, r3, r2
 801dae4:	e9dd 3200 	ldrd	r3, r2, [sp]
 801dae8:	1a9b      	subs	r3, r3, r2
 801daea:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801daee:	ec51 0b10 	vmov	r0, r1, d0
 801daf2:	2b00      	cmp	r3, #0
 801daf4:	ee10 aa10 	vmov	sl, s0
 801daf8:	bfce      	itee	gt
 801dafa:	463a      	movgt	r2, r7
 801dafc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801db00:	460a      	movle	r2, r1
 801db02:	463d      	mov	r5, r7
 801db04:	468b      	mov	fp, r1
 801db06:	bfcc      	ite	gt
 801db08:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 801db0c:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801db10:	ec45 4b17 	vmov	d7, r4, r5
 801db14:	ec4b ab16 	vmov	d6, sl, fp
 801db18:	ee87 0b06 	vdiv.f64	d0, d7, d6
 801db1c:	b003      	add	sp, #12
 801db1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801db22 <__copybits>:
 801db22:	3901      	subs	r1, #1
 801db24:	b510      	push	{r4, lr}
 801db26:	1149      	asrs	r1, r1, #5
 801db28:	6914      	ldr	r4, [r2, #16]
 801db2a:	3101      	adds	r1, #1
 801db2c:	f102 0314 	add.w	r3, r2, #20
 801db30:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801db34:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801db38:	42a3      	cmp	r3, r4
 801db3a:	4602      	mov	r2, r0
 801db3c:	d303      	bcc.n	801db46 <__copybits+0x24>
 801db3e:	2300      	movs	r3, #0
 801db40:	428a      	cmp	r2, r1
 801db42:	d305      	bcc.n	801db50 <__copybits+0x2e>
 801db44:	bd10      	pop	{r4, pc}
 801db46:	f853 2b04 	ldr.w	r2, [r3], #4
 801db4a:	f840 2b04 	str.w	r2, [r0], #4
 801db4e:	e7f3      	b.n	801db38 <__copybits+0x16>
 801db50:	f842 3b04 	str.w	r3, [r2], #4
 801db54:	e7f4      	b.n	801db40 <__copybits+0x1e>

0801db56 <__any_on>:
 801db56:	f100 0214 	add.w	r2, r0, #20
 801db5a:	6900      	ldr	r0, [r0, #16]
 801db5c:	114b      	asrs	r3, r1, #5
 801db5e:	4298      	cmp	r0, r3
 801db60:	b510      	push	{r4, lr}
 801db62:	db11      	blt.n	801db88 <__any_on+0x32>
 801db64:	dd0a      	ble.n	801db7c <__any_on+0x26>
 801db66:	f011 011f 	ands.w	r1, r1, #31
 801db6a:	d007      	beq.n	801db7c <__any_on+0x26>
 801db6c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801db70:	fa24 f001 	lsr.w	r0, r4, r1
 801db74:	fa00 f101 	lsl.w	r1, r0, r1
 801db78:	428c      	cmp	r4, r1
 801db7a:	d10b      	bne.n	801db94 <__any_on+0x3e>
 801db7c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801db80:	4293      	cmp	r3, r2
 801db82:	d803      	bhi.n	801db8c <__any_on+0x36>
 801db84:	2000      	movs	r0, #0
 801db86:	bd10      	pop	{r4, pc}
 801db88:	4603      	mov	r3, r0
 801db8a:	e7f7      	b.n	801db7c <__any_on+0x26>
 801db8c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801db90:	2900      	cmp	r1, #0
 801db92:	d0f5      	beq.n	801db80 <__any_on+0x2a>
 801db94:	2001      	movs	r0, #1
 801db96:	e7f6      	b.n	801db86 <__any_on+0x30>

0801db98 <_calloc_r>:
 801db98:	b538      	push	{r3, r4, r5, lr}
 801db9a:	fb02 f401 	mul.w	r4, r2, r1
 801db9e:	4621      	mov	r1, r4
 801dba0:	f7fc fa34 	bl	801a00c <_malloc_r>
 801dba4:	4605      	mov	r5, r0
 801dba6:	b118      	cbz	r0, 801dbb0 <_calloc_r+0x18>
 801dba8:	4622      	mov	r2, r4
 801dbaa:	2100      	movs	r1, #0
 801dbac:	f7fc f9d7 	bl	8019f5e <memset>
 801dbb0:	4628      	mov	r0, r5
 801dbb2:	bd38      	pop	{r3, r4, r5, pc}

0801dbb4 <__ssputs_r>:
 801dbb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801dbb8:	688e      	ldr	r6, [r1, #8]
 801dbba:	429e      	cmp	r6, r3
 801dbbc:	4682      	mov	sl, r0
 801dbbe:	460c      	mov	r4, r1
 801dbc0:	4690      	mov	r8, r2
 801dbc2:	4699      	mov	r9, r3
 801dbc4:	d837      	bhi.n	801dc36 <__ssputs_r+0x82>
 801dbc6:	898a      	ldrh	r2, [r1, #12]
 801dbc8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801dbcc:	d031      	beq.n	801dc32 <__ssputs_r+0x7e>
 801dbce:	6825      	ldr	r5, [r4, #0]
 801dbd0:	6909      	ldr	r1, [r1, #16]
 801dbd2:	1a6f      	subs	r7, r5, r1
 801dbd4:	6965      	ldr	r5, [r4, #20]
 801dbd6:	2302      	movs	r3, #2
 801dbd8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801dbdc:	fb95 f5f3 	sdiv	r5, r5, r3
 801dbe0:	f109 0301 	add.w	r3, r9, #1
 801dbe4:	443b      	add	r3, r7
 801dbe6:	429d      	cmp	r5, r3
 801dbe8:	bf38      	it	cc
 801dbea:	461d      	movcc	r5, r3
 801dbec:	0553      	lsls	r3, r2, #21
 801dbee:	d530      	bpl.n	801dc52 <__ssputs_r+0x9e>
 801dbf0:	4629      	mov	r1, r5
 801dbf2:	f7fc fa0b 	bl	801a00c <_malloc_r>
 801dbf6:	4606      	mov	r6, r0
 801dbf8:	b950      	cbnz	r0, 801dc10 <__ssputs_r+0x5c>
 801dbfa:	230c      	movs	r3, #12
 801dbfc:	f8ca 3000 	str.w	r3, [sl]
 801dc00:	89a3      	ldrh	r3, [r4, #12]
 801dc02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801dc06:	81a3      	strh	r3, [r4, #12]
 801dc08:	f04f 30ff 	mov.w	r0, #4294967295
 801dc0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801dc10:	463a      	mov	r2, r7
 801dc12:	6921      	ldr	r1, [r4, #16]
 801dc14:	f7fc f97f 	bl	8019f16 <memcpy>
 801dc18:	89a3      	ldrh	r3, [r4, #12]
 801dc1a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801dc1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801dc22:	81a3      	strh	r3, [r4, #12]
 801dc24:	6126      	str	r6, [r4, #16]
 801dc26:	6165      	str	r5, [r4, #20]
 801dc28:	443e      	add	r6, r7
 801dc2a:	1bed      	subs	r5, r5, r7
 801dc2c:	6026      	str	r6, [r4, #0]
 801dc2e:	60a5      	str	r5, [r4, #8]
 801dc30:	464e      	mov	r6, r9
 801dc32:	454e      	cmp	r6, r9
 801dc34:	d900      	bls.n	801dc38 <__ssputs_r+0x84>
 801dc36:	464e      	mov	r6, r9
 801dc38:	4632      	mov	r2, r6
 801dc3a:	4641      	mov	r1, r8
 801dc3c:	6820      	ldr	r0, [r4, #0]
 801dc3e:	f7fc f975 	bl	8019f2c <memmove>
 801dc42:	68a3      	ldr	r3, [r4, #8]
 801dc44:	1b9b      	subs	r3, r3, r6
 801dc46:	60a3      	str	r3, [r4, #8]
 801dc48:	6823      	ldr	r3, [r4, #0]
 801dc4a:	441e      	add	r6, r3
 801dc4c:	6026      	str	r6, [r4, #0]
 801dc4e:	2000      	movs	r0, #0
 801dc50:	e7dc      	b.n	801dc0c <__ssputs_r+0x58>
 801dc52:	462a      	mov	r2, r5
 801dc54:	f000 fa74 	bl	801e140 <_realloc_r>
 801dc58:	4606      	mov	r6, r0
 801dc5a:	2800      	cmp	r0, #0
 801dc5c:	d1e2      	bne.n	801dc24 <__ssputs_r+0x70>
 801dc5e:	6921      	ldr	r1, [r4, #16]
 801dc60:	4650      	mov	r0, sl
 801dc62:	f7fc f985 	bl	8019f70 <_free_r>
 801dc66:	e7c8      	b.n	801dbfa <__ssputs_r+0x46>

0801dc68 <_svfiprintf_r>:
 801dc68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dc6c:	461d      	mov	r5, r3
 801dc6e:	898b      	ldrh	r3, [r1, #12]
 801dc70:	061f      	lsls	r7, r3, #24
 801dc72:	b09d      	sub	sp, #116	; 0x74
 801dc74:	4680      	mov	r8, r0
 801dc76:	460c      	mov	r4, r1
 801dc78:	4616      	mov	r6, r2
 801dc7a:	d50f      	bpl.n	801dc9c <_svfiprintf_r+0x34>
 801dc7c:	690b      	ldr	r3, [r1, #16]
 801dc7e:	b96b      	cbnz	r3, 801dc9c <_svfiprintf_r+0x34>
 801dc80:	2140      	movs	r1, #64	; 0x40
 801dc82:	f7fc f9c3 	bl	801a00c <_malloc_r>
 801dc86:	6020      	str	r0, [r4, #0]
 801dc88:	6120      	str	r0, [r4, #16]
 801dc8a:	b928      	cbnz	r0, 801dc98 <_svfiprintf_r+0x30>
 801dc8c:	230c      	movs	r3, #12
 801dc8e:	f8c8 3000 	str.w	r3, [r8]
 801dc92:	f04f 30ff 	mov.w	r0, #4294967295
 801dc96:	e0c8      	b.n	801de2a <_svfiprintf_r+0x1c2>
 801dc98:	2340      	movs	r3, #64	; 0x40
 801dc9a:	6163      	str	r3, [r4, #20]
 801dc9c:	2300      	movs	r3, #0
 801dc9e:	9309      	str	r3, [sp, #36]	; 0x24
 801dca0:	2320      	movs	r3, #32
 801dca2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801dca6:	2330      	movs	r3, #48	; 0x30
 801dca8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801dcac:	9503      	str	r5, [sp, #12]
 801dcae:	f04f 0b01 	mov.w	fp, #1
 801dcb2:	4637      	mov	r7, r6
 801dcb4:	463d      	mov	r5, r7
 801dcb6:	f815 3b01 	ldrb.w	r3, [r5], #1
 801dcba:	b10b      	cbz	r3, 801dcc0 <_svfiprintf_r+0x58>
 801dcbc:	2b25      	cmp	r3, #37	; 0x25
 801dcbe:	d13e      	bne.n	801dd3e <_svfiprintf_r+0xd6>
 801dcc0:	ebb7 0a06 	subs.w	sl, r7, r6
 801dcc4:	d00b      	beq.n	801dcde <_svfiprintf_r+0x76>
 801dcc6:	4653      	mov	r3, sl
 801dcc8:	4632      	mov	r2, r6
 801dcca:	4621      	mov	r1, r4
 801dccc:	4640      	mov	r0, r8
 801dcce:	f7ff ff71 	bl	801dbb4 <__ssputs_r>
 801dcd2:	3001      	adds	r0, #1
 801dcd4:	f000 80a4 	beq.w	801de20 <_svfiprintf_r+0x1b8>
 801dcd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801dcda:	4453      	add	r3, sl
 801dcdc:	9309      	str	r3, [sp, #36]	; 0x24
 801dcde:	783b      	ldrb	r3, [r7, #0]
 801dce0:	2b00      	cmp	r3, #0
 801dce2:	f000 809d 	beq.w	801de20 <_svfiprintf_r+0x1b8>
 801dce6:	2300      	movs	r3, #0
 801dce8:	f04f 32ff 	mov.w	r2, #4294967295
 801dcec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801dcf0:	9304      	str	r3, [sp, #16]
 801dcf2:	9307      	str	r3, [sp, #28]
 801dcf4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801dcf8:	931a      	str	r3, [sp, #104]	; 0x68
 801dcfa:	462f      	mov	r7, r5
 801dcfc:	2205      	movs	r2, #5
 801dcfe:	f817 1b01 	ldrb.w	r1, [r7], #1
 801dd02:	4850      	ldr	r0, [pc, #320]	; (801de44 <_svfiprintf_r+0x1dc>)
 801dd04:	f7e2 faa4 	bl	8000250 <memchr>
 801dd08:	9b04      	ldr	r3, [sp, #16]
 801dd0a:	b9d0      	cbnz	r0, 801dd42 <_svfiprintf_r+0xda>
 801dd0c:	06d9      	lsls	r1, r3, #27
 801dd0e:	bf44      	itt	mi
 801dd10:	2220      	movmi	r2, #32
 801dd12:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801dd16:	071a      	lsls	r2, r3, #28
 801dd18:	bf44      	itt	mi
 801dd1a:	222b      	movmi	r2, #43	; 0x2b
 801dd1c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801dd20:	782a      	ldrb	r2, [r5, #0]
 801dd22:	2a2a      	cmp	r2, #42	; 0x2a
 801dd24:	d015      	beq.n	801dd52 <_svfiprintf_r+0xea>
 801dd26:	9a07      	ldr	r2, [sp, #28]
 801dd28:	462f      	mov	r7, r5
 801dd2a:	2000      	movs	r0, #0
 801dd2c:	250a      	movs	r5, #10
 801dd2e:	4639      	mov	r1, r7
 801dd30:	f811 3b01 	ldrb.w	r3, [r1], #1
 801dd34:	3b30      	subs	r3, #48	; 0x30
 801dd36:	2b09      	cmp	r3, #9
 801dd38:	d94d      	bls.n	801ddd6 <_svfiprintf_r+0x16e>
 801dd3a:	b1b8      	cbz	r0, 801dd6c <_svfiprintf_r+0x104>
 801dd3c:	e00f      	b.n	801dd5e <_svfiprintf_r+0xf6>
 801dd3e:	462f      	mov	r7, r5
 801dd40:	e7b8      	b.n	801dcb4 <_svfiprintf_r+0x4c>
 801dd42:	4a40      	ldr	r2, [pc, #256]	; (801de44 <_svfiprintf_r+0x1dc>)
 801dd44:	1a80      	subs	r0, r0, r2
 801dd46:	fa0b f000 	lsl.w	r0, fp, r0
 801dd4a:	4318      	orrs	r0, r3
 801dd4c:	9004      	str	r0, [sp, #16]
 801dd4e:	463d      	mov	r5, r7
 801dd50:	e7d3      	b.n	801dcfa <_svfiprintf_r+0x92>
 801dd52:	9a03      	ldr	r2, [sp, #12]
 801dd54:	1d11      	adds	r1, r2, #4
 801dd56:	6812      	ldr	r2, [r2, #0]
 801dd58:	9103      	str	r1, [sp, #12]
 801dd5a:	2a00      	cmp	r2, #0
 801dd5c:	db01      	blt.n	801dd62 <_svfiprintf_r+0xfa>
 801dd5e:	9207      	str	r2, [sp, #28]
 801dd60:	e004      	b.n	801dd6c <_svfiprintf_r+0x104>
 801dd62:	4252      	negs	r2, r2
 801dd64:	f043 0302 	orr.w	r3, r3, #2
 801dd68:	9207      	str	r2, [sp, #28]
 801dd6a:	9304      	str	r3, [sp, #16]
 801dd6c:	783b      	ldrb	r3, [r7, #0]
 801dd6e:	2b2e      	cmp	r3, #46	; 0x2e
 801dd70:	d10c      	bne.n	801dd8c <_svfiprintf_r+0x124>
 801dd72:	787b      	ldrb	r3, [r7, #1]
 801dd74:	2b2a      	cmp	r3, #42	; 0x2a
 801dd76:	d133      	bne.n	801dde0 <_svfiprintf_r+0x178>
 801dd78:	9b03      	ldr	r3, [sp, #12]
 801dd7a:	1d1a      	adds	r2, r3, #4
 801dd7c:	681b      	ldr	r3, [r3, #0]
 801dd7e:	9203      	str	r2, [sp, #12]
 801dd80:	2b00      	cmp	r3, #0
 801dd82:	bfb8      	it	lt
 801dd84:	f04f 33ff 	movlt.w	r3, #4294967295
 801dd88:	3702      	adds	r7, #2
 801dd8a:	9305      	str	r3, [sp, #20]
 801dd8c:	4d2e      	ldr	r5, [pc, #184]	; (801de48 <_svfiprintf_r+0x1e0>)
 801dd8e:	7839      	ldrb	r1, [r7, #0]
 801dd90:	2203      	movs	r2, #3
 801dd92:	4628      	mov	r0, r5
 801dd94:	f7e2 fa5c 	bl	8000250 <memchr>
 801dd98:	b138      	cbz	r0, 801ddaa <_svfiprintf_r+0x142>
 801dd9a:	2340      	movs	r3, #64	; 0x40
 801dd9c:	1b40      	subs	r0, r0, r5
 801dd9e:	fa03 f000 	lsl.w	r0, r3, r0
 801dda2:	9b04      	ldr	r3, [sp, #16]
 801dda4:	4303      	orrs	r3, r0
 801dda6:	3701      	adds	r7, #1
 801dda8:	9304      	str	r3, [sp, #16]
 801ddaa:	7839      	ldrb	r1, [r7, #0]
 801ddac:	4827      	ldr	r0, [pc, #156]	; (801de4c <_svfiprintf_r+0x1e4>)
 801ddae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801ddb2:	2206      	movs	r2, #6
 801ddb4:	1c7e      	adds	r6, r7, #1
 801ddb6:	f7e2 fa4b 	bl	8000250 <memchr>
 801ddba:	2800      	cmp	r0, #0
 801ddbc:	d038      	beq.n	801de30 <_svfiprintf_r+0x1c8>
 801ddbe:	4b24      	ldr	r3, [pc, #144]	; (801de50 <_svfiprintf_r+0x1e8>)
 801ddc0:	bb13      	cbnz	r3, 801de08 <_svfiprintf_r+0x1a0>
 801ddc2:	9b03      	ldr	r3, [sp, #12]
 801ddc4:	3307      	adds	r3, #7
 801ddc6:	f023 0307 	bic.w	r3, r3, #7
 801ddca:	3308      	adds	r3, #8
 801ddcc:	9303      	str	r3, [sp, #12]
 801ddce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ddd0:	444b      	add	r3, r9
 801ddd2:	9309      	str	r3, [sp, #36]	; 0x24
 801ddd4:	e76d      	b.n	801dcb2 <_svfiprintf_r+0x4a>
 801ddd6:	fb05 3202 	mla	r2, r5, r2, r3
 801ddda:	2001      	movs	r0, #1
 801dddc:	460f      	mov	r7, r1
 801ddde:	e7a6      	b.n	801dd2e <_svfiprintf_r+0xc6>
 801dde0:	2300      	movs	r3, #0
 801dde2:	3701      	adds	r7, #1
 801dde4:	9305      	str	r3, [sp, #20]
 801dde6:	4619      	mov	r1, r3
 801dde8:	250a      	movs	r5, #10
 801ddea:	4638      	mov	r0, r7
 801ddec:	f810 2b01 	ldrb.w	r2, [r0], #1
 801ddf0:	3a30      	subs	r2, #48	; 0x30
 801ddf2:	2a09      	cmp	r2, #9
 801ddf4:	d903      	bls.n	801ddfe <_svfiprintf_r+0x196>
 801ddf6:	2b00      	cmp	r3, #0
 801ddf8:	d0c8      	beq.n	801dd8c <_svfiprintf_r+0x124>
 801ddfa:	9105      	str	r1, [sp, #20]
 801ddfc:	e7c6      	b.n	801dd8c <_svfiprintf_r+0x124>
 801ddfe:	fb05 2101 	mla	r1, r5, r1, r2
 801de02:	2301      	movs	r3, #1
 801de04:	4607      	mov	r7, r0
 801de06:	e7f0      	b.n	801ddea <_svfiprintf_r+0x182>
 801de08:	ab03      	add	r3, sp, #12
 801de0a:	9300      	str	r3, [sp, #0]
 801de0c:	4622      	mov	r2, r4
 801de0e:	4b11      	ldr	r3, [pc, #68]	; (801de54 <_svfiprintf_r+0x1ec>)
 801de10:	a904      	add	r1, sp, #16
 801de12:	4640      	mov	r0, r8
 801de14:	f7fc f9dc 	bl	801a1d0 <_printf_float>
 801de18:	f1b0 3fff 	cmp.w	r0, #4294967295
 801de1c:	4681      	mov	r9, r0
 801de1e:	d1d6      	bne.n	801ddce <_svfiprintf_r+0x166>
 801de20:	89a3      	ldrh	r3, [r4, #12]
 801de22:	065b      	lsls	r3, r3, #25
 801de24:	f53f af35 	bmi.w	801dc92 <_svfiprintf_r+0x2a>
 801de28:	9809      	ldr	r0, [sp, #36]	; 0x24
 801de2a:	b01d      	add	sp, #116	; 0x74
 801de2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801de30:	ab03      	add	r3, sp, #12
 801de32:	9300      	str	r3, [sp, #0]
 801de34:	4622      	mov	r2, r4
 801de36:	4b07      	ldr	r3, [pc, #28]	; (801de54 <_svfiprintf_r+0x1ec>)
 801de38:	a904      	add	r1, sp, #16
 801de3a:	4640      	mov	r0, r8
 801de3c:	f7fc fc6a 	bl	801a714 <_printf_i>
 801de40:	e7ea      	b.n	801de18 <_svfiprintf_r+0x1b0>
 801de42:	bf00      	nop
 801de44:	080247fc 	.word	0x080247fc
 801de48:	08024802 	.word	0x08024802
 801de4c:	08024806 	.word	0x08024806
 801de50:	0801a1d1 	.word	0x0801a1d1
 801de54:	0801dbb5 	.word	0x0801dbb5

0801de58 <__sfputc_r>:
 801de58:	6893      	ldr	r3, [r2, #8]
 801de5a:	3b01      	subs	r3, #1
 801de5c:	2b00      	cmp	r3, #0
 801de5e:	b410      	push	{r4}
 801de60:	6093      	str	r3, [r2, #8]
 801de62:	da08      	bge.n	801de76 <__sfputc_r+0x1e>
 801de64:	6994      	ldr	r4, [r2, #24]
 801de66:	42a3      	cmp	r3, r4
 801de68:	db01      	blt.n	801de6e <__sfputc_r+0x16>
 801de6a:	290a      	cmp	r1, #10
 801de6c:	d103      	bne.n	801de76 <__sfputc_r+0x1e>
 801de6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 801de72:	f7fd bf6b 	b.w	801bd4c <__swbuf_r>
 801de76:	6813      	ldr	r3, [r2, #0]
 801de78:	1c58      	adds	r0, r3, #1
 801de7a:	6010      	str	r0, [r2, #0]
 801de7c:	7019      	strb	r1, [r3, #0]
 801de7e:	4608      	mov	r0, r1
 801de80:	f85d 4b04 	ldr.w	r4, [sp], #4
 801de84:	4770      	bx	lr

0801de86 <__sfputs_r>:
 801de86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801de88:	4606      	mov	r6, r0
 801de8a:	460f      	mov	r7, r1
 801de8c:	4614      	mov	r4, r2
 801de8e:	18d5      	adds	r5, r2, r3
 801de90:	42ac      	cmp	r4, r5
 801de92:	d101      	bne.n	801de98 <__sfputs_r+0x12>
 801de94:	2000      	movs	r0, #0
 801de96:	e007      	b.n	801dea8 <__sfputs_r+0x22>
 801de98:	463a      	mov	r2, r7
 801de9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801de9e:	4630      	mov	r0, r6
 801dea0:	f7ff ffda 	bl	801de58 <__sfputc_r>
 801dea4:	1c43      	adds	r3, r0, #1
 801dea6:	d1f3      	bne.n	801de90 <__sfputs_r+0xa>
 801dea8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801deac <_vfiprintf_r>:
 801deac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801deb0:	460c      	mov	r4, r1
 801deb2:	b09d      	sub	sp, #116	; 0x74
 801deb4:	4617      	mov	r7, r2
 801deb6:	461d      	mov	r5, r3
 801deb8:	4606      	mov	r6, r0
 801deba:	b118      	cbz	r0, 801dec4 <_vfiprintf_r+0x18>
 801debc:	6983      	ldr	r3, [r0, #24]
 801debe:	b90b      	cbnz	r3, 801dec4 <_vfiprintf_r+0x18>
 801dec0:	f7fb ff46 	bl	8019d50 <__sinit>
 801dec4:	4b7c      	ldr	r3, [pc, #496]	; (801e0b8 <_vfiprintf_r+0x20c>)
 801dec6:	429c      	cmp	r4, r3
 801dec8:	d158      	bne.n	801df7c <_vfiprintf_r+0xd0>
 801deca:	6874      	ldr	r4, [r6, #4]
 801decc:	89a3      	ldrh	r3, [r4, #12]
 801dece:	0718      	lsls	r0, r3, #28
 801ded0:	d55e      	bpl.n	801df90 <_vfiprintf_r+0xe4>
 801ded2:	6923      	ldr	r3, [r4, #16]
 801ded4:	2b00      	cmp	r3, #0
 801ded6:	d05b      	beq.n	801df90 <_vfiprintf_r+0xe4>
 801ded8:	2300      	movs	r3, #0
 801deda:	9309      	str	r3, [sp, #36]	; 0x24
 801dedc:	2320      	movs	r3, #32
 801dede:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801dee2:	2330      	movs	r3, #48	; 0x30
 801dee4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801dee8:	9503      	str	r5, [sp, #12]
 801deea:	f04f 0b01 	mov.w	fp, #1
 801deee:	46b8      	mov	r8, r7
 801def0:	4645      	mov	r5, r8
 801def2:	f815 3b01 	ldrb.w	r3, [r5], #1
 801def6:	b10b      	cbz	r3, 801defc <_vfiprintf_r+0x50>
 801def8:	2b25      	cmp	r3, #37	; 0x25
 801defa:	d154      	bne.n	801dfa6 <_vfiprintf_r+0xfa>
 801defc:	ebb8 0a07 	subs.w	sl, r8, r7
 801df00:	d00b      	beq.n	801df1a <_vfiprintf_r+0x6e>
 801df02:	4653      	mov	r3, sl
 801df04:	463a      	mov	r2, r7
 801df06:	4621      	mov	r1, r4
 801df08:	4630      	mov	r0, r6
 801df0a:	f7ff ffbc 	bl	801de86 <__sfputs_r>
 801df0e:	3001      	adds	r0, #1
 801df10:	f000 80c2 	beq.w	801e098 <_vfiprintf_r+0x1ec>
 801df14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801df16:	4453      	add	r3, sl
 801df18:	9309      	str	r3, [sp, #36]	; 0x24
 801df1a:	f898 3000 	ldrb.w	r3, [r8]
 801df1e:	2b00      	cmp	r3, #0
 801df20:	f000 80ba 	beq.w	801e098 <_vfiprintf_r+0x1ec>
 801df24:	2300      	movs	r3, #0
 801df26:	f04f 32ff 	mov.w	r2, #4294967295
 801df2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801df2e:	9304      	str	r3, [sp, #16]
 801df30:	9307      	str	r3, [sp, #28]
 801df32:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801df36:	931a      	str	r3, [sp, #104]	; 0x68
 801df38:	46a8      	mov	r8, r5
 801df3a:	2205      	movs	r2, #5
 801df3c:	f818 1b01 	ldrb.w	r1, [r8], #1
 801df40:	485e      	ldr	r0, [pc, #376]	; (801e0bc <_vfiprintf_r+0x210>)
 801df42:	f7e2 f985 	bl	8000250 <memchr>
 801df46:	9b04      	ldr	r3, [sp, #16]
 801df48:	bb78      	cbnz	r0, 801dfaa <_vfiprintf_r+0xfe>
 801df4a:	06d9      	lsls	r1, r3, #27
 801df4c:	bf44      	itt	mi
 801df4e:	2220      	movmi	r2, #32
 801df50:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801df54:	071a      	lsls	r2, r3, #28
 801df56:	bf44      	itt	mi
 801df58:	222b      	movmi	r2, #43	; 0x2b
 801df5a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801df5e:	782a      	ldrb	r2, [r5, #0]
 801df60:	2a2a      	cmp	r2, #42	; 0x2a
 801df62:	d02a      	beq.n	801dfba <_vfiprintf_r+0x10e>
 801df64:	9a07      	ldr	r2, [sp, #28]
 801df66:	46a8      	mov	r8, r5
 801df68:	2000      	movs	r0, #0
 801df6a:	250a      	movs	r5, #10
 801df6c:	4641      	mov	r1, r8
 801df6e:	f811 3b01 	ldrb.w	r3, [r1], #1
 801df72:	3b30      	subs	r3, #48	; 0x30
 801df74:	2b09      	cmp	r3, #9
 801df76:	d969      	bls.n	801e04c <_vfiprintf_r+0x1a0>
 801df78:	b360      	cbz	r0, 801dfd4 <_vfiprintf_r+0x128>
 801df7a:	e024      	b.n	801dfc6 <_vfiprintf_r+0x11a>
 801df7c:	4b50      	ldr	r3, [pc, #320]	; (801e0c0 <_vfiprintf_r+0x214>)
 801df7e:	429c      	cmp	r4, r3
 801df80:	d101      	bne.n	801df86 <_vfiprintf_r+0xda>
 801df82:	68b4      	ldr	r4, [r6, #8]
 801df84:	e7a2      	b.n	801decc <_vfiprintf_r+0x20>
 801df86:	4b4f      	ldr	r3, [pc, #316]	; (801e0c4 <_vfiprintf_r+0x218>)
 801df88:	429c      	cmp	r4, r3
 801df8a:	bf08      	it	eq
 801df8c:	68f4      	ldreq	r4, [r6, #12]
 801df8e:	e79d      	b.n	801decc <_vfiprintf_r+0x20>
 801df90:	4621      	mov	r1, r4
 801df92:	4630      	mov	r0, r6
 801df94:	f7fd ff4c 	bl	801be30 <__swsetup_r>
 801df98:	2800      	cmp	r0, #0
 801df9a:	d09d      	beq.n	801ded8 <_vfiprintf_r+0x2c>
 801df9c:	f04f 30ff 	mov.w	r0, #4294967295
 801dfa0:	b01d      	add	sp, #116	; 0x74
 801dfa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dfa6:	46a8      	mov	r8, r5
 801dfa8:	e7a2      	b.n	801def0 <_vfiprintf_r+0x44>
 801dfaa:	4a44      	ldr	r2, [pc, #272]	; (801e0bc <_vfiprintf_r+0x210>)
 801dfac:	1a80      	subs	r0, r0, r2
 801dfae:	fa0b f000 	lsl.w	r0, fp, r0
 801dfb2:	4318      	orrs	r0, r3
 801dfb4:	9004      	str	r0, [sp, #16]
 801dfb6:	4645      	mov	r5, r8
 801dfb8:	e7be      	b.n	801df38 <_vfiprintf_r+0x8c>
 801dfba:	9a03      	ldr	r2, [sp, #12]
 801dfbc:	1d11      	adds	r1, r2, #4
 801dfbe:	6812      	ldr	r2, [r2, #0]
 801dfc0:	9103      	str	r1, [sp, #12]
 801dfc2:	2a00      	cmp	r2, #0
 801dfc4:	db01      	blt.n	801dfca <_vfiprintf_r+0x11e>
 801dfc6:	9207      	str	r2, [sp, #28]
 801dfc8:	e004      	b.n	801dfd4 <_vfiprintf_r+0x128>
 801dfca:	4252      	negs	r2, r2
 801dfcc:	f043 0302 	orr.w	r3, r3, #2
 801dfd0:	9207      	str	r2, [sp, #28]
 801dfd2:	9304      	str	r3, [sp, #16]
 801dfd4:	f898 3000 	ldrb.w	r3, [r8]
 801dfd8:	2b2e      	cmp	r3, #46	; 0x2e
 801dfda:	d10e      	bne.n	801dffa <_vfiprintf_r+0x14e>
 801dfdc:	f898 3001 	ldrb.w	r3, [r8, #1]
 801dfe0:	2b2a      	cmp	r3, #42	; 0x2a
 801dfe2:	d138      	bne.n	801e056 <_vfiprintf_r+0x1aa>
 801dfe4:	9b03      	ldr	r3, [sp, #12]
 801dfe6:	1d1a      	adds	r2, r3, #4
 801dfe8:	681b      	ldr	r3, [r3, #0]
 801dfea:	9203      	str	r2, [sp, #12]
 801dfec:	2b00      	cmp	r3, #0
 801dfee:	bfb8      	it	lt
 801dff0:	f04f 33ff 	movlt.w	r3, #4294967295
 801dff4:	f108 0802 	add.w	r8, r8, #2
 801dff8:	9305      	str	r3, [sp, #20]
 801dffa:	4d33      	ldr	r5, [pc, #204]	; (801e0c8 <_vfiprintf_r+0x21c>)
 801dffc:	f898 1000 	ldrb.w	r1, [r8]
 801e000:	2203      	movs	r2, #3
 801e002:	4628      	mov	r0, r5
 801e004:	f7e2 f924 	bl	8000250 <memchr>
 801e008:	b140      	cbz	r0, 801e01c <_vfiprintf_r+0x170>
 801e00a:	2340      	movs	r3, #64	; 0x40
 801e00c:	1b40      	subs	r0, r0, r5
 801e00e:	fa03 f000 	lsl.w	r0, r3, r0
 801e012:	9b04      	ldr	r3, [sp, #16]
 801e014:	4303      	orrs	r3, r0
 801e016:	f108 0801 	add.w	r8, r8, #1
 801e01a:	9304      	str	r3, [sp, #16]
 801e01c:	f898 1000 	ldrb.w	r1, [r8]
 801e020:	482a      	ldr	r0, [pc, #168]	; (801e0cc <_vfiprintf_r+0x220>)
 801e022:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801e026:	2206      	movs	r2, #6
 801e028:	f108 0701 	add.w	r7, r8, #1
 801e02c:	f7e2 f910 	bl	8000250 <memchr>
 801e030:	2800      	cmp	r0, #0
 801e032:	d037      	beq.n	801e0a4 <_vfiprintf_r+0x1f8>
 801e034:	4b26      	ldr	r3, [pc, #152]	; (801e0d0 <_vfiprintf_r+0x224>)
 801e036:	bb1b      	cbnz	r3, 801e080 <_vfiprintf_r+0x1d4>
 801e038:	9b03      	ldr	r3, [sp, #12]
 801e03a:	3307      	adds	r3, #7
 801e03c:	f023 0307 	bic.w	r3, r3, #7
 801e040:	3308      	adds	r3, #8
 801e042:	9303      	str	r3, [sp, #12]
 801e044:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e046:	444b      	add	r3, r9
 801e048:	9309      	str	r3, [sp, #36]	; 0x24
 801e04a:	e750      	b.n	801deee <_vfiprintf_r+0x42>
 801e04c:	fb05 3202 	mla	r2, r5, r2, r3
 801e050:	2001      	movs	r0, #1
 801e052:	4688      	mov	r8, r1
 801e054:	e78a      	b.n	801df6c <_vfiprintf_r+0xc0>
 801e056:	2300      	movs	r3, #0
 801e058:	f108 0801 	add.w	r8, r8, #1
 801e05c:	9305      	str	r3, [sp, #20]
 801e05e:	4619      	mov	r1, r3
 801e060:	250a      	movs	r5, #10
 801e062:	4640      	mov	r0, r8
 801e064:	f810 2b01 	ldrb.w	r2, [r0], #1
 801e068:	3a30      	subs	r2, #48	; 0x30
 801e06a:	2a09      	cmp	r2, #9
 801e06c:	d903      	bls.n	801e076 <_vfiprintf_r+0x1ca>
 801e06e:	2b00      	cmp	r3, #0
 801e070:	d0c3      	beq.n	801dffa <_vfiprintf_r+0x14e>
 801e072:	9105      	str	r1, [sp, #20]
 801e074:	e7c1      	b.n	801dffa <_vfiprintf_r+0x14e>
 801e076:	fb05 2101 	mla	r1, r5, r1, r2
 801e07a:	2301      	movs	r3, #1
 801e07c:	4680      	mov	r8, r0
 801e07e:	e7f0      	b.n	801e062 <_vfiprintf_r+0x1b6>
 801e080:	ab03      	add	r3, sp, #12
 801e082:	9300      	str	r3, [sp, #0]
 801e084:	4622      	mov	r2, r4
 801e086:	4b13      	ldr	r3, [pc, #76]	; (801e0d4 <_vfiprintf_r+0x228>)
 801e088:	a904      	add	r1, sp, #16
 801e08a:	4630      	mov	r0, r6
 801e08c:	f7fc f8a0 	bl	801a1d0 <_printf_float>
 801e090:	f1b0 3fff 	cmp.w	r0, #4294967295
 801e094:	4681      	mov	r9, r0
 801e096:	d1d5      	bne.n	801e044 <_vfiprintf_r+0x198>
 801e098:	89a3      	ldrh	r3, [r4, #12]
 801e09a:	065b      	lsls	r3, r3, #25
 801e09c:	f53f af7e 	bmi.w	801df9c <_vfiprintf_r+0xf0>
 801e0a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 801e0a2:	e77d      	b.n	801dfa0 <_vfiprintf_r+0xf4>
 801e0a4:	ab03      	add	r3, sp, #12
 801e0a6:	9300      	str	r3, [sp, #0]
 801e0a8:	4622      	mov	r2, r4
 801e0aa:	4b0a      	ldr	r3, [pc, #40]	; (801e0d4 <_vfiprintf_r+0x228>)
 801e0ac:	a904      	add	r1, sp, #16
 801e0ae:	4630      	mov	r0, r6
 801e0b0:	f7fc fb30 	bl	801a714 <_printf_i>
 801e0b4:	e7ec      	b.n	801e090 <_vfiprintf_r+0x1e4>
 801e0b6:	bf00      	nop
 801e0b8:	08024518 	.word	0x08024518
 801e0bc:	080247fc 	.word	0x080247fc
 801e0c0:	08024538 	.word	0x08024538
 801e0c4:	080244f8 	.word	0x080244f8
 801e0c8:	08024802 	.word	0x08024802
 801e0cc:	08024806 	.word	0x08024806
 801e0d0:	0801a1d1 	.word	0x0801a1d1
 801e0d4:	0801de87 	.word	0x0801de87

0801e0d8 <_read_r>:
 801e0d8:	b538      	push	{r3, r4, r5, lr}
 801e0da:	4c07      	ldr	r4, [pc, #28]	; (801e0f8 <_read_r+0x20>)
 801e0dc:	4605      	mov	r5, r0
 801e0de:	4608      	mov	r0, r1
 801e0e0:	4611      	mov	r1, r2
 801e0e2:	2200      	movs	r2, #0
 801e0e4:	6022      	str	r2, [r4, #0]
 801e0e6:	461a      	mov	r2, r3
 801e0e8:	f7e5 fc9a 	bl	8003a20 <_read>
 801e0ec:	1c43      	adds	r3, r0, #1
 801e0ee:	d102      	bne.n	801e0f6 <_read_r+0x1e>
 801e0f0:	6823      	ldr	r3, [r4, #0]
 801e0f2:	b103      	cbz	r3, 801e0f6 <_read_r+0x1e>
 801e0f4:	602b      	str	r3, [r5, #0]
 801e0f6:	bd38      	pop	{r3, r4, r5, pc}
 801e0f8:	20007cbc 	.word	0x20007cbc

0801e0fc <_fstat_r>:
 801e0fc:	b538      	push	{r3, r4, r5, lr}
 801e0fe:	4c07      	ldr	r4, [pc, #28]	; (801e11c <_fstat_r+0x20>)
 801e100:	2300      	movs	r3, #0
 801e102:	4605      	mov	r5, r0
 801e104:	4608      	mov	r0, r1
 801e106:	4611      	mov	r1, r2
 801e108:	6023      	str	r3, [r4, #0]
 801e10a:	f7e5 fcce 	bl	8003aaa <_fstat>
 801e10e:	1c43      	adds	r3, r0, #1
 801e110:	d102      	bne.n	801e118 <_fstat_r+0x1c>
 801e112:	6823      	ldr	r3, [r4, #0]
 801e114:	b103      	cbz	r3, 801e118 <_fstat_r+0x1c>
 801e116:	602b      	str	r3, [r5, #0]
 801e118:	bd38      	pop	{r3, r4, r5, pc}
 801e11a:	bf00      	nop
 801e11c:	20007cbc 	.word	0x20007cbc

0801e120 <_isatty_r>:
 801e120:	b538      	push	{r3, r4, r5, lr}
 801e122:	4c06      	ldr	r4, [pc, #24]	; (801e13c <_isatty_r+0x1c>)
 801e124:	2300      	movs	r3, #0
 801e126:	4605      	mov	r5, r0
 801e128:	4608      	mov	r0, r1
 801e12a:	6023      	str	r3, [r4, #0]
 801e12c:	f7e5 fccd 	bl	8003aca <_isatty>
 801e130:	1c43      	adds	r3, r0, #1
 801e132:	d102      	bne.n	801e13a <_isatty_r+0x1a>
 801e134:	6823      	ldr	r3, [r4, #0]
 801e136:	b103      	cbz	r3, 801e13a <_isatty_r+0x1a>
 801e138:	602b      	str	r3, [r5, #0]
 801e13a:	bd38      	pop	{r3, r4, r5, pc}
 801e13c:	20007cbc 	.word	0x20007cbc

0801e140 <_realloc_r>:
 801e140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e142:	4607      	mov	r7, r0
 801e144:	4614      	mov	r4, r2
 801e146:	460e      	mov	r6, r1
 801e148:	b921      	cbnz	r1, 801e154 <_realloc_r+0x14>
 801e14a:	4611      	mov	r1, r2
 801e14c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801e150:	f7fb bf5c 	b.w	801a00c <_malloc_r>
 801e154:	b922      	cbnz	r2, 801e160 <_realloc_r+0x20>
 801e156:	f7fb ff0b 	bl	8019f70 <_free_r>
 801e15a:	4625      	mov	r5, r4
 801e15c:	4628      	mov	r0, r5
 801e15e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e160:	f000 f814 	bl	801e18c <_malloc_usable_size_r>
 801e164:	42a0      	cmp	r0, r4
 801e166:	d20f      	bcs.n	801e188 <_realloc_r+0x48>
 801e168:	4621      	mov	r1, r4
 801e16a:	4638      	mov	r0, r7
 801e16c:	f7fb ff4e 	bl	801a00c <_malloc_r>
 801e170:	4605      	mov	r5, r0
 801e172:	2800      	cmp	r0, #0
 801e174:	d0f2      	beq.n	801e15c <_realloc_r+0x1c>
 801e176:	4631      	mov	r1, r6
 801e178:	4622      	mov	r2, r4
 801e17a:	f7fb fecc 	bl	8019f16 <memcpy>
 801e17e:	4631      	mov	r1, r6
 801e180:	4638      	mov	r0, r7
 801e182:	f7fb fef5 	bl	8019f70 <_free_r>
 801e186:	e7e9      	b.n	801e15c <_realloc_r+0x1c>
 801e188:	4635      	mov	r5, r6
 801e18a:	e7e7      	b.n	801e15c <_realloc_r+0x1c>

0801e18c <_malloc_usable_size_r>:
 801e18c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801e190:	1f18      	subs	r0, r3, #4
 801e192:	2b00      	cmp	r3, #0
 801e194:	bfbc      	itt	lt
 801e196:	580b      	ldrlt	r3, [r1, r0]
 801e198:	18c0      	addlt	r0, r0, r3
 801e19a:	4770      	bx	lr

0801e19c <fmaxf>:
 801e19c:	b508      	push	{r3, lr}
 801e19e:	ed2d 8b02 	vpush	{d8}
 801e1a2:	eeb0 8a40 	vmov.f32	s16, s0
 801e1a6:	eef0 8a60 	vmov.f32	s17, s1
 801e1aa:	f000 f813 	bl	801e1d4 <__fpclassifyf>
 801e1ae:	b148      	cbz	r0, 801e1c4 <fmaxf+0x28>
 801e1b0:	eeb0 0a68 	vmov.f32	s0, s17
 801e1b4:	f000 f80e 	bl	801e1d4 <__fpclassifyf>
 801e1b8:	b130      	cbz	r0, 801e1c8 <fmaxf+0x2c>
 801e1ba:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801e1be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e1c2:	dc01      	bgt.n	801e1c8 <fmaxf+0x2c>
 801e1c4:	eeb0 8a68 	vmov.f32	s16, s17
 801e1c8:	eeb0 0a48 	vmov.f32	s0, s16
 801e1cc:	ecbd 8b02 	vpop	{d8}
 801e1d0:	bd08      	pop	{r3, pc}
	...

0801e1d4 <__fpclassifyf>:
 801e1d4:	ee10 3a10 	vmov	r3, s0
 801e1d8:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 801e1dc:	d00d      	beq.n	801e1fa <__fpclassifyf+0x26>
 801e1de:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 801e1e2:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 801e1e6:	d30a      	bcc.n	801e1fe <__fpclassifyf+0x2a>
 801e1e8:	4b07      	ldr	r3, [pc, #28]	; (801e208 <__fpclassifyf+0x34>)
 801e1ea:	1e42      	subs	r2, r0, #1
 801e1ec:	429a      	cmp	r2, r3
 801e1ee:	d908      	bls.n	801e202 <__fpclassifyf+0x2e>
 801e1f0:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 801e1f4:	4258      	negs	r0, r3
 801e1f6:	4158      	adcs	r0, r3
 801e1f8:	4770      	bx	lr
 801e1fa:	2002      	movs	r0, #2
 801e1fc:	4770      	bx	lr
 801e1fe:	2004      	movs	r0, #4
 801e200:	4770      	bx	lr
 801e202:	2003      	movs	r0, #3
 801e204:	4770      	bx	lr
 801e206:	bf00      	nop
 801e208:	007ffffe 	.word	0x007ffffe
 801e20c:	00000000 	.word	0x00000000

0801e210 <pow>:
 801e210:	b570      	push	{r4, r5, r6, lr}
 801e212:	ed2d 8b0a 	vpush	{d8-d12}
 801e216:	eeb0 9b40 	vmov.f64	d9, d0
 801e21a:	eeb0 8b41 	vmov.f64	d8, d1
 801e21e:	4c8c      	ldr	r4, [pc, #560]	; (801e450 <pow+0x240>)
 801e220:	b08a      	sub	sp, #40	; 0x28
 801e222:	f000 f971 	bl	801e508 <__ieee754_pow>
 801e226:	f994 3000 	ldrsb.w	r3, [r4]
 801e22a:	eeb0 ab40 	vmov.f64	d10, d0
 801e22e:	1c5a      	adds	r2, r3, #1
 801e230:	4626      	mov	r6, r4
 801e232:	d04b      	beq.n	801e2cc <pow+0xbc>
 801e234:	eeb4 8b48 	vcmp.f64	d8, d8
 801e238:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e23c:	d646      	bvs.n	801e2cc <pow+0xbc>
 801e23e:	eeb4 9b49 	vcmp.f64	d9, d9
 801e242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e246:	d719      	bvc.n	801e27c <pow+0x6c>
 801e248:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801e24c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e250:	d13c      	bne.n	801e2cc <pow+0xbc>
 801e252:	2201      	movs	r2, #1
 801e254:	9200      	str	r2, [sp, #0]
 801e256:	497f      	ldr	r1, [pc, #508]	; (801e454 <pow+0x244>)
 801e258:	4a7f      	ldr	r2, [pc, #508]	; (801e458 <pow+0x248>)
 801e25a:	9201      	str	r2, [sp, #4]
 801e25c:	2000      	movs	r0, #0
 801e25e:	2200      	movs	r2, #0
 801e260:	2b02      	cmp	r3, #2
 801e262:	9208      	str	r2, [sp, #32]
 801e264:	ed8d 9b02 	vstr	d9, [sp, #8]
 801e268:	ed8d 8b04 	vstr	d8, [sp, #16]
 801e26c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801e270:	d02a      	beq.n	801e2c8 <pow+0xb8>
 801e272:	4668      	mov	r0, sp
 801e274:	f000 fce2 	bl	801ec3c <matherr>
 801e278:	bb00      	cbnz	r0, 801e2bc <pow+0xac>
 801e27a:	e04e      	b.n	801e31a <pow+0x10a>
 801e27c:	ed9f bb72 	vldr	d11, [pc, #456]	; 801e448 <pow+0x238>
 801e280:	eeb4 9b4b 	vcmp.f64	d9, d11
 801e284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e288:	eeb0 cb4b 	vmov.f64	d12, d11
 801e28c:	d14a      	bne.n	801e324 <pow+0x114>
 801e28e:	eeb4 8b4b 	vcmp.f64	d8, d11
 801e292:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e296:	d11f      	bne.n	801e2d8 <pow+0xc8>
 801e298:	2201      	movs	r2, #1
 801e29a:	9200      	str	r2, [sp, #0]
 801e29c:	4a6e      	ldr	r2, [pc, #440]	; (801e458 <pow+0x248>)
 801e29e:	9201      	str	r2, [sp, #4]
 801e2a0:	2200      	movs	r2, #0
 801e2a2:	9208      	str	r2, [sp, #32]
 801e2a4:	ed8d 9b02 	vstr	d9, [sp, #8]
 801e2a8:	ed8d 8b04 	vstr	d8, [sp, #16]
 801e2ac:	ed8d bb06 	vstr	d11, [sp, #24]
 801e2b0:	2b00      	cmp	r3, #0
 801e2b2:	d0de      	beq.n	801e272 <pow+0x62>
 801e2b4:	4b67      	ldr	r3, [pc, #412]	; (801e454 <pow+0x244>)
 801e2b6:	2200      	movs	r2, #0
 801e2b8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801e2bc:	9b08      	ldr	r3, [sp, #32]
 801e2be:	b11b      	cbz	r3, 801e2c8 <pow+0xb8>
 801e2c0:	f000 fde0 	bl	801ee84 <__errno>
 801e2c4:	9b08      	ldr	r3, [sp, #32]
 801e2c6:	6003      	str	r3, [r0, #0]
 801e2c8:	ed9d ab06 	vldr	d10, [sp, #24]
 801e2cc:	eeb0 0b4a 	vmov.f64	d0, d10
 801e2d0:	b00a      	add	sp, #40	; 0x28
 801e2d2:	ecbd 8b0a 	vpop	{d8-d12}
 801e2d6:	bd70      	pop	{r4, r5, r6, pc}
 801e2d8:	eeb0 0b48 	vmov.f64	d0, d8
 801e2dc:	f000 fca6 	bl	801ec2c <finite>
 801e2e0:	2800      	cmp	r0, #0
 801e2e2:	d0f3      	beq.n	801e2cc <pow+0xbc>
 801e2e4:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 801e2e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e2ec:	d5ee      	bpl.n	801e2cc <pow+0xbc>
 801e2ee:	2301      	movs	r3, #1
 801e2f0:	9300      	str	r3, [sp, #0]
 801e2f2:	4b59      	ldr	r3, [pc, #356]	; (801e458 <pow+0x248>)
 801e2f4:	9301      	str	r3, [sp, #4]
 801e2f6:	2300      	movs	r3, #0
 801e2f8:	9308      	str	r3, [sp, #32]
 801e2fa:	f994 3000 	ldrsb.w	r3, [r4]
 801e2fe:	ed8d 9b02 	vstr	d9, [sp, #8]
 801e302:	ed8d 8b04 	vstr	d8, [sp, #16]
 801e306:	b913      	cbnz	r3, 801e30e <pow+0xfe>
 801e308:	ed8d bb06 	vstr	d11, [sp, #24]
 801e30c:	e7b1      	b.n	801e272 <pow+0x62>
 801e30e:	4953      	ldr	r1, [pc, #332]	; (801e45c <pow+0x24c>)
 801e310:	2000      	movs	r0, #0
 801e312:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801e316:	2b02      	cmp	r3, #2
 801e318:	d1ab      	bne.n	801e272 <pow+0x62>
 801e31a:	f000 fdb3 	bl	801ee84 <__errno>
 801e31e:	2321      	movs	r3, #33	; 0x21
 801e320:	6003      	str	r3, [r0, #0]
 801e322:	e7cb      	b.n	801e2bc <pow+0xac>
 801e324:	f000 fc82 	bl	801ec2c <finite>
 801e328:	4605      	mov	r5, r0
 801e32a:	2800      	cmp	r0, #0
 801e32c:	d164      	bne.n	801e3f8 <pow+0x1e8>
 801e32e:	eeb0 0b49 	vmov.f64	d0, d9
 801e332:	f000 fc7b 	bl	801ec2c <finite>
 801e336:	2800      	cmp	r0, #0
 801e338:	d05e      	beq.n	801e3f8 <pow+0x1e8>
 801e33a:	eeb0 0b48 	vmov.f64	d0, d8
 801e33e:	f000 fc75 	bl	801ec2c <finite>
 801e342:	2800      	cmp	r0, #0
 801e344:	d058      	beq.n	801e3f8 <pow+0x1e8>
 801e346:	eeb4 ab4a 	vcmp.f64	d10, d10
 801e34a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e34e:	f994 3000 	ldrsb.w	r3, [r4]
 801e352:	4a41      	ldr	r2, [pc, #260]	; (801e458 <pow+0x248>)
 801e354:	d70e      	bvc.n	801e374 <pow+0x164>
 801e356:	2101      	movs	r1, #1
 801e358:	e9cd 1200 	strd	r1, r2, [sp]
 801e35c:	9508      	str	r5, [sp, #32]
 801e35e:	ed8d 9b02 	vstr	d9, [sp, #8]
 801e362:	ed8d 8b04 	vstr	d8, [sp, #16]
 801e366:	2b00      	cmp	r3, #0
 801e368:	d0ce      	beq.n	801e308 <pow+0xf8>
 801e36a:	ee8b 7b0b 	vdiv.f64	d7, d11, d11
 801e36e:	ed8d 7b06 	vstr	d7, [sp, #24]
 801e372:	e7d0      	b.n	801e316 <pow+0x106>
 801e374:	2103      	movs	r1, #3
 801e376:	ed8d 8b04 	vstr	d8, [sp, #16]
 801e37a:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 801e37e:	ee28 8b07 	vmul.f64	d8, d8, d7
 801e382:	e9cd 1200 	strd	r1, r2, [sp]
 801e386:	9508      	str	r5, [sp, #32]
 801e388:	ed8d 9b02 	vstr	d9, [sp, #8]
 801e38c:	b9fb      	cbnz	r3, 801e3ce <pow+0x1be>
 801e38e:	eeb5 9bc0 	vcmpe.f64	d9, #0.0
 801e392:	4b33      	ldr	r3, [pc, #204]	; (801e460 <pow+0x250>)
 801e394:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801e398:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e39c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801e3a0:	d54b      	bpl.n	801e43a <pow+0x22a>
 801e3a2:	eeb0 0b48 	vmov.f64	d0, d8
 801e3a6:	f000 fc53 	bl	801ec50 <rint>
 801e3aa:	eeb4 0b48 	vcmp.f64	d0, d8
 801e3ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e3b2:	d004      	beq.n	801e3be <pow+0x1ae>
 801e3b4:	4b2b      	ldr	r3, [pc, #172]	; (801e464 <pow+0x254>)
 801e3b6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801e3ba:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801e3be:	f996 3000 	ldrsb.w	r3, [r6]
 801e3c2:	2b02      	cmp	r3, #2
 801e3c4:	d139      	bne.n	801e43a <pow+0x22a>
 801e3c6:	f000 fd5d 	bl	801ee84 <__errno>
 801e3ca:	2322      	movs	r3, #34	; 0x22
 801e3cc:	e7a8      	b.n	801e320 <pow+0x110>
 801e3ce:	4b26      	ldr	r3, [pc, #152]	; (801e468 <pow+0x258>)
 801e3d0:	eeb5 9bc0 	vcmpe.f64	d9, #0.0
 801e3d4:	2200      	movs	r2, #0
 801e3d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e3da:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801e3de:	d5ee      	bpl.n	801e3be <pow+0x1ae>
 801e3e0:	eeb0 0b48 	vmov.f64	d0, d8
 801e3e4:	f000 fc34 	bl	801ec50 <rint>
 801e3e8:	eeb4 0b48 	vcmp.f64	d0, d8
 801e3ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e3f0:	d0e5      	beq.n	801e3be <pow+0x1ae>
 801e3f2:	2200      	movs	r2, #0
 801e3f4:	4b19      	ldr	r3, [pc, #100]	; (801e45c <pow+0x24c>)
 801e3f6:	e7e0      	b.n	801e3ba <pow+0x1aa>
 801e3f8:	eeb5 ab40 	vcmp.f64	d10, #0.0
 801e3fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e400:	f47f af64 	bne.w	801e2cc <pow+0xbc>
 801e404:	eeb0 0b49 	vmov.f64	d0, d9
 801e408:	f000 fc10 	bl	801ec2c <finite>
 801e40c:	2800      	cmp	r0, #0
 801e40e:	f43f af5d 	beq.w	801e2cc <pow+0xbc>
 801e412:	eeb0 0b48 	vmov.f64	d0, d8
 801e416:	f000 fc09 	bl	801ec2c <finite>
 801e41a:	2800      	cmp	r0, #0
 801e41c:	f43f af56 	beq.w	801e2cc <pow+0xbc>
 801e420:	2304      	movs	r3, #4
 801e422:	9300      	str	r3, [sp, #0]
 801e424:	4b0c      	ldr	r3, [pc, #48]	; (801e458 <pow+0x248>)
 801e426:	9301      	str	r3, [sp, #4]
 801e428:	2300      	movs	r3, #0
 801e42a:	9308      	str	r3, [sp, #32]
 801e42c:	ed8d 9b02 	vstr	d9, [sp, #8]
 801e430:	ed8d 8b04 	vstr	d8, [sp, #16]
 801e434:	ed8d cb06 	vstr	d12, [sp, #24]
 801e438:	e7c1      	b.n	801e3be <pow+0x1ae>
 801e43a:	4668      	mov	r0, sp
 801e43c:	f000 fbfe 	bl	801ec3c <matherr>
 801e440:	2800      	cmp	r0, #0
 801e442:	f47f af3b 	bne.w	801e2bc <pow+0xac>
 801e446:	e7be      	b.n	801e3c6 <pow+0x1b6>
	...
 801e450:	200001f0 	.word	0x200001f0
 801e454:	3ff00000 	.word	0x3ff00000
 801e458:	0802480d 	.word	0x0802480d
 801e45c:	fff00000 	.word	0xfff00000
 801e460:	47efffff 	.word	0x47efffff
 801e464:	c7efffff 	.word	0xc7efffff
 801e468:	7ff00000 	.word	0x7ff00000
 801e46c:	00000000 	.word	0x00000000

0801e470 <sqrt>:
 801e470:	b500      	push	{lr}
 801e472:	ed2d 8b02 	vpush	{d8}
 801e476:	eeb0 8b40 	vmov.f64	d8, d0
 801e47a:	b08b      	sub	sp, #44	; 0x2c
 801e47c:	f000 fbca 	bl	801ec14 <__ieee754_sqrt>
 801e480:	4b1f      	ldr	r3, [pc, #124]	; (801e500 <sqrt+0x90>)
 801e482:	f993 3000 	ldrsb.w	r3, [r3]
 801e486:	1c5a      	adds	r2, r3, #1
 801e488:	d024      	beq.n	801e4d4 <sqrt+0x64>
 801e48a:	eeb4 8b48 	vcmp.f64	d8, d8
 801e48e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e492:	d61f      	bvs.n	801e4d4 <sqrt+0x64>
 801e494:	ed9f 7b18 	vldr	d7, [pc, #96]	; 801e4f8 <sqrt+0x88>
 801e498:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801e49c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e4a0:	d518      	bpl.n	801e4d4 <sqrt+0x64>
 801e4a2:	2201      	movs	r2, #1
 801e4a4:	9200      	str	r2, [sp, #0]
 801e4a6:	4a17      	ldr	r2, [pc, #92]	; (801e504 <sqrt+0x94>)
 801e4a8:	9201      	str	r2, [sp, #4]
 801e4aa:	2200      	movs	r2, #0
 801e4ac:	9208      	str	r2, [sp, #32]
 801e4ae:	ed8d 8b04 	vstr	d8, [sp, #16]
 801e4b2:	ed8d 8b02 	vstr	d8, [sp, #8]
 801e4b6:	b993      	cbnz	r3, 801e4de <sqrt+0x6e>
 801e4b8:	ed8d 7b06 	vstr	d7, [sp, #24]
 801e4bc:	4668      	mov	r0, sp
 801e4be:	f000 fbbd 	bl	801ec3c <matherr>
 801e4c2:	b190      	cbz	r0, 801e4ea <sqrt+0x7a>
 801e4c4:	9b08      	ldr	r3, [sp, #32]
 801e4c6:	b11b      	cbz	r3, 801e4d0 <sqrt+0x60>
 801e4c8:	f000 fcdc 	bl	801ee84 <__errno>
 801e4cc:	9b08      	ldr	r3, [sp, #32]
 801e4ce:	6003      	str	r3, [r0, #0]
 801e4d0:	ed9d 0b06 	vldr	d0, [sp, #24]
 801e4d4:	b00b      	add	sp, #44	; 0x2c
 801e4d6:	ecbd 8b02 	vpop	{d8}
 801e4da:	f85d fb04 	ldr.w	pc, [sp], #4
 801e4de:	2b02      	cmp	r3, #2
 801e4e0:	ee87 6b07 	vdiv.f64	d6, d7, d7
 801e4e4:	ed8d 6b06 	vstr	d6, [sp, #24]
 801e4e8:	d1e8      	bne.n	801e4bc <sqrt+0x4c>
 801e4ea:	f000 fccb 	bl	801ee84 <__errno>
 801e4ee:	2321      	movs	r3, #33	; 0x21
 801e4f0:	6003      	str	r3, [r0, #0]
 801e4f2:	e7e7      	b.n	801e4c4 <sqrt+0x54>
 801e4f4:	f3af 8000 	nop.w
	...
 801e500:	200001f0 	.word	0x200001f0
 801e504:	08024811 	.word	0x08024811

0801e508 <__ieee754_pow>:
 801e508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e50c:	ec57 6b11 	vmov	r6, r7, d1
 801e510:	ed2d 8b02 	vpush	{d8}
 801e514:	eeb0 8b40 	vmov.f64	d8, d0
 801e518:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 801e51c:	ea58 0306 	orrs.w	r3, r8, r6
 801e520:	b085      	sub	sp, #20
 801e522:	46b9      	mov	r9, r7
 801e524:	ee11 2a10 	vmov	r2, s2
 801e528:	f000 8306 	beq.w	801eb38 <__ieee754_pow+0x630>
 801e52c:	ee18 aa90 	vmov	sl, s17
 801e530:	4bb9      	ldr	r3, [pc, #740]	; (801e818 <__ieee754_pow+0x310>)
 801e532:	f02a 4400 	bic.w	r4, sl, #2147483648	; 0x80000000
 801e536:	429c      	cmp	r4, r3
 801e538:	ee10 ba10 	vmov	fp, s0
 801e53c:	dc0b      	bgt.n	801e556 <__ieee754_pow+0x4e>
 801e53e:	d105      	bne.n	801e54c <__ieee754_pow+0x44>
 801e540:	f1bb 0f00 	cmp.w	fp, #0
 801e544:	d107      	bne.n	801e556 <__ieee754_pow+0x4e>
 801e546:	45a0      	cmp	r8, r4
 801e548:	dc0d      	bgt.n	801e566 <__ieee754_pow+0x5e>
 801e54a:	e001      	b.n	801e550 <__ieee754_pow+0x48>
 801e54c:	4598      	cmp	r8, r3
 801e54e:	dc02      	bgt.n	801e556 <__ieee754_pow+0x4e>
 801e550:	4598      	cmp	r8, r3
 801e552:	d110      	bne.n	801e576 <__ieee754_pow+0x6e>
 801e554:	b17a      	cbz	r2, 801e576 <__ieee754_pow+0x6e>
 801e556:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801e55a:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801e55e:	ea54 030b 	orrs.w	r3, r4, fp
 801e562:	f000 82e9 	beq.w	801eb38 <__ieee754_pow+0x630>
 801e566:	48ad      	ldr	r0, [pc, #692]	; (801e81c <__ieee754_pow+0x314>)
 801e568:	b005      	add	sp, #20
 801e56a:	ecbd 8b02 	vpop	{d8}
 801e56e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e572:	f000 bb65 	b.w	801ec40 <nan>
 801e576:	f1ba 0f00 	cmp.w	sl, #0
 801e57a:	da4e      	bge.n	801e61a <__ieee754_pow+0x112>
 801e57c:	4ba8      	ldr	r3, [pc, #672]	; (801e820 <__ieee754_pow+0x318>)
 801e57e:	4598      	cmp	r8, r3
 801e580:	dc49      	bgt.n	801e616 <__ieee754_pow+0x10e>
 801e582:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 801e586:	4598      	cmp	r8, r3
 801e588:	dd47      	ble.n	801e61a <__ieee754_pow+0x112>
 801e58a:	ea4f 5328 	mov.w	r3, r8, asr #20
 801e58e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801e592:	2b14      	cmp	r3, #20
 801e594:	dd24      	ble.n	801e5e0 <__ieee754_pow+0xd8>
 801e596:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 801e59a:	fa22 f503 	lsr.w	r5, r2, r3
 801e59e:	fa05 f303 	lsl.w	r3, r5, r3
 801e5a2:	4293      	cmp	r3, r2
 801e5a4:	d139      	bne.n	801e61a <__ieee754_pow+0x112>
 801e5a6:	f005 0501 	and.w	r5, r5, #1
 801e5aa:	f1c5 0502 	rsb	r5, r5, #2
 801e5ae:	2a00      	cmp	r2, #0
 801e5b0:	d15a      	bne.n	801e668 <__ieee754_pow+0x160>
 801e5b2:	4b99      	ldr	r3, [pc, #612]	; (801e818 <__ieee754_pow+0x310>)
 801e5b4:	4598      	cmp	r8, r3
 801e5b6:	d122      	bne.n	801e5fe <__ieee754_pow+0xf6>
 801e5b8:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 801e5bc:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 801e5c0:	ea53 030b 	orrs.w	r3, r3, fp
 801e5c4:	f000 82b8 	beq.w	801eb38 <__ieee754_pow+0x630>
 801e5c8:	4b96      	ldr	r3, [pc, #600]	; (801e824 <__ieee754_pow+0x31c>)
 801e5ca:	429c      	cmp	r4, r3
 801e5cc:	dd27      	ble.n	801e61e <__ieee754_pow+0x116>
 801e5ce:	f1b9 0f00 	cmp.w	r9, #0
 801e5d2:	f280 82b4 	bge.w	801eb3e <__ieee754_pow+0x636>
 801e5d6:	ed9f 7b84 	vldr	d7, [pc, #528]	; 801e7e8 <__ieee754_pow+0x2e0>
 801e5da:	ed8d 7b00 	vstr	d7, [sp]
 801e5de:	e026      	b.n	801e62e <__ieee754_pow+0x126>
 801e5e0:	2a00      	cmp	r2, #0
 801e5e2:	d140      	bne.n	801e666 <__ieee754_pow+0x15e>
 801e5e4:	f1c3 0314 	rsb	r3, r3, #20
 801e5e8:	fa48 f503 	asr.w	r5, r8, r3
 801e5ec:	fa05 f303 	lsl.w	r3, r5, r3
 801e5f0:	4543      	cmp	r3, r8
 801e5f2:	f040 82aa 	bne.w	801eb4a <__ieee754_pow+0x642>
 801e5f6:	f005 0501 	and.w	r5, r5, #1
 801e5fa:	f1c5 0502 	rsb	r5, r5, #2
 801e5fe:	4b8a      	ldr	r3, [pc, #552]	; (801e828 <__ieee754_pow+0x320>)
 801e600:	4598      	cmp	r8, r3
 801e602:	d11b      	bne.n	801e63c <__ieee754_pow+0x134>
 801e604:	f1b9 0f00 	cmp.w	r9, #0
 801e608:	f280 829c 	bge.w	801eb44 <__ieee754_pow+0x63c>
 801e60c:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 801e610:	ee87 7b08 	vdiv.f64	d7, d7, d8
 801e614:	e7e1      	b.n	801e5da <__ieee754_pow+0xd2>
 801e616:	2502      	movs	r5, #2
 801e618:	e7c9      	b.n	801e5ae <__ieee754_pow+0xa6>
 801e61a:	2500      	movs	r5, #0
 801e61c:	e7c7      	b.n	801e5ae <__ieee754_pow+0xa6>
 801e61e:	f1b9 0f00 	cmp.w	r9, #0
 801e622:	dad8      	bge.n	801e5d6 <__ieee754_pow+0xce>
 801e624:	f087 4400 	eor.w	r4, r7, #2147483648	; 0x80000000
 801e628:	4633      	mov	r3, r6
 801e62a:	e9cd 3400 	strd	r3, r4, [sp]
 801e62e:	ed9d 0b00 	vldr	d0, [sp]
 801e632:	b005      	add	sp, #20
 801e634:	ecbd 8b02 	vpop	{d8}
 801e638:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e63c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 801e640:	d102      	bne.n	801e648 <__ieee754_pow+0x140>
 801e642:	ee28 7b08 	vmul.f64	d7, d8, d8
 801e646:	e7c8      	b.n	801e5da <__ieee754_pow+0xd2>
 801e648:	4b78      	ldr	r3, [pc, #480]	; (801e82c <__ieee754_pow+0x324>)
 801e64a:	4599      	cmp	r9, r3
 801e64c:	d10c      	bne.n	801e668 <__ieee754_pow+0x160>
 801e64e:	f1ba 0f00 	cmp.w	sl, #0
 801e652:	db09      	blt.n	801e668 <__ieee754_pow+0x160>
 801e654:	eeb0 0b48 	vmov.f64	d0, d8
 801e658:	b005      	add	sp, #20
 801e65a:	ecbd 8b02 	vpop	{d8}
 801e65e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e662:	f000 bad7 	b.w	801ec14 <__ieee754_sqrt>
 801e666:	2500      	movs	r5, #0
 801e668:	eeb0 0b48 	vmov.f64	d0, d8
 801e66c:	f000 fad5 	bl	801ec1a <fabs>
 801e670:	ed8d 0b00 	vstr	d0, [sp]
 801e674:	f1bb 0f00 	cmp.w	fp, #0
 801e678:	d128      	bne.n	801e6cc <__ieee754_pow+0x1c4>
 801e67a:	b124      	cbz	r4, 801e686 <__ieee754_pow+0x17e>
 801e67c:	4b6a      	ldr	r3, [pc, #424]	; (801e828 <__ieee754_pow+0x320>)
 801e67e:	f02a 4240 	bic.w	r2, sl, #3221225472	; 0xc0000000
 801e682:	429a      	cmp	r2, r3
 801e684:	d122      	bne.n	801e6cc <__ieee754_pow+0x1c4>
 801e686:	f1b9 0f00 	cmp.w	r9, #0
 801e68a:	da07      	bge.n	801e69c <__ieee754_pow+0x194>
 801e68c:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 801e690:	ed9d 6b00 	vldr	d6, [sp]
 801e694:	ee87 7b06 	vdiv.f64	d7, d7, d6
 801e698:	ed8d 7b00 	vstr	d7, [sp]
 801e69c:	f1ba 0f00 	cmp.w	sl, #0
 801e6a0:	dac5      	bge.n	801e62e <__ieee754_pow+0x126>
 801e6a2:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801e6a6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801e6aa:	ea54 0305 	orrs.w	r3, r4, r5
 801e6ae:	d106      	bne.n	801e6be <__ieee754_pow+0x1b6>
 801e6b0:	ed9d 7b00 	vldr	d7, [sp]
 801e6b4:	ee37 7b47 	vsub.f64	d7, d7, d7
 801e6b8:	ee87 7b07 	vdiv.f64	d7, d7, d7
 801e6bc:	e78d      	b.n	801e5da <__ieee754_pow+0xd2>
 801e6be:	2d01      	cmp	r5, #1
 801e6c0:	d1b5      	bne.n	801e62e <__ieee754_pow+0x126>
 801e6c2:	ed9d 7b00 	vldr	d7, [sp]
 801e6c6:	eeb1 7b47 	vneg.f64	d7, d7
 801e6ca:	e786      	b.n	801e5da <__ieee754_pow+0xd2>
 801e6cc:	ea4f 7ada 	mov.w	sl, sl, lsr #31
 801e6d0:	f10a 3aff 	add.w	sl, sl, #4294967295
 801e6d4:	ea55 030a 	orrs.w	r3, r5, sl
 801e6d8:	d104      	bne.n	801e6e4 <__ieee754_pow+0x1dc>
 801e6da:	ee38 8b48 	vsub.f64	d8, d8, d8
 801e6de:	ee88 7b08 	vdiv.f64	d7, d8, d8
 801e6e2:	e77a      	b.n	801e5da <__ieee754_pow+0xd2>
 801e6e4:	4b52      	ldr	r3, [pc, #328]	; (801e830 <__ieee754_pow+0x328>)
 801e6e6:	4598      	cmp	r8, r3
 801e6e8:	f340 80a8 	ble.w	801e83c <__ieee754_pow+0x334>
 801e6ec:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 801e6f0:	4598      	cmp	r8, r3
 801e6f2:	dd0b      	ble.n	801e70c <__ieee754_pow+0x204>
 801e6f4:	4b4b      	ldr	r3, [pc, #300]	; (801e824 <__ieee754_pow+0x31c>)
 801e6f6:	429c      	cmp	r4, r3
 801e6f8:	dc0e      	bgt.n	801e718 <__ieee754_pow+0x210>
 801e6fa:	f1b9 0f00 	cmp.w	r9, #0
 801e6fe:	f6bf af6a 	bge.w	801e5d6 <__ieee754_pow+0xce>
 801e702:	ed9f 7b3b 	vldr	d7, [pc, #236]	; 801e7f0 <__ieee754_pow+0x2e8>
 801e706:	ee27 7b07 	vmul.f64	d7, d7, d7
 801e70a:	e766      	b.n	801e5da <__ieee754_pow+0xd2>
 801e70c:	4b49      	ldr	r3, [pc, #292]	; (801e834 <__ieee754_pow+0x32c>)
 801e70e:	429c      	cmp	r4, r3
 801e710:	ddf3      	ble.n	801e6fa <__ieee754_pow+0x1f2>
 801e712:	4b45      	ldr	r3, [pc, #276]	; (801e828 <__ieee754_pow+0x320>)
 801e714:	429c      	cmp	r4, r3
 801e716:	dd03      	ble.n	801e720 <__ieee754_pow+0x218>
 801e718:	f1b9 0f00 	cmp.w	r9, #0
 801e71c:	dcf1      	bgt.n	801e702 <__ieee754_pow+0x1fa>
 801e71e:	e75a      	b.n	801e5d6 <__ieee754_pow+0xce>
 801e720:	ed9d 7b00 	vldr	d7, [sp]
 801e724:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 801e728:	ed9f 5b33 	vldr	d5, [pc, #204]	; 801e7f8 <__ieee754_pow+0x2f0>
 801e72c:	ee37 6b46 	vsub.f64	d6, d7, d6
 801e730:	eeb5 7b00 	vmov.f64	d7, #80	; 0x3e800000  0.250
 801e734:	eeb1 3b46 	vneg.f64	d3, d6
 801e738:	eea3 5b07 	vfma.f64	d5, d3, d7
 801e73c:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 801e740:	eea5 7b46 	vfms.f64	d7, d5, d6
 801e744:	ee26 5b06 	vmul.f64	d5, d6, d6
 801e748:	ee27 5b05 	vmul.f64	d5, d7, d5
 801e74c:	ed9f 7b2c 	vldr	d7, [pc, #176]	; 801e800 <__ieee754_pow+0x2f8>
 801e750:	ee27 7b45 	vnmul.f64	d7, d7, d5
 801e754:	ed9f 5b2c 	vldr	d5, [pc, #176]	; 801e808 <__ieee754_pow+0x300>
 801e758:	eea6 7b05 	vfma.f64	d7, d6, d5
 801e75c:	ed9f 5b2c 	vldr	d5, [pc, #176]	; 801e810 <__ieee754_pow+0x308>
 801e760:	eeb0 4b47 	vmov.f64	d4, d7
 801e764:	eea6 4b05 	vfma.f64	d4, d6, d5
 801e768:	ec53 2b14 	vmov	r2, r3, d4
 801e76c:	2200      	movs	r2, #0
 801e76e:	ec43 2b14 	vmov	d4, r2, r3
 801e772:	eeb0 6b44 	vmov.f64	d6, d4
 801e776:	eea3 6b05 	vfma.f64	d6, d3, d5
 801e77a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801e77e:	3d01      	subs	r5, #1
 801e780:	ea55 030a 	orrs.w	r3, r5, sl
 801e784:	f04f 0200 	mov.w	r2, #0
 801e788:	463b      	mov	r3, r7
 801e78a:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 801e78e:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 801e792:	ec47 6b15 	vmov	d5, r6, r7
 801e796:	fe06 8b08 	vseleq.f64	d8, d6, d8
 801e79a:	ec47 6b13 	vmov	d3, r6, r7
 801e79e:	ec43 2b16 	vmov	d6, r2, r3
 801e7a2:	ee27 7b03 	vmul.f64	d7, d7, d3
 801e7a6:	ee35 5b46 	vsub.f64	d5, d5, d6
 801e7aa:	4b23      	ldr	r3, [pc, #140]	; (801e838 <__ieee754_pow+0x330>)
 801e7ac:	eea5 7b04 	vfma.f64	d7, d5, d4
 801e7b0:	ee24 6b06 	vmul.f64	d6, d4, d6
 801e7b4:	ee37 5b06 	vadd.f64	d5, d7, d6
 801e7b8:	ee15 1a90 	vmov	r1, s11
 801e7bc:	4299      	cmp	r1, r3
 801e7be:	ee15 2a10 	vmov	r2, s10
 801e7c2:	f340 819b 	ble.w	801eafc <__ieee754_pow+0x5f4>
 801e7c6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801e7ca:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801e7ce:	4313      	orrs	r3, r2
 801e7d0:	f000 810a 	beq.w	801e9e8 <__ieee754_pow+0x4e0>
 801e7d4:	ed9f 7b06 	vldr	d7, [pc, #24]	; 801e7f0 <__ieee754_pow+0x2e8>
 801e7d8:	ee28 8b07 	vmul.f64	d8, d8, d7
 801e7dc:	ee28 7b07 	vmul.f64	d7, d8, d7
 801e7e0:	e6fb      	b.n	801e5da <__ieee754_pow+0xd2>
 801e7e2:	bf00      	nop
 801e7e4:	f3af 8000 	nop.w
	...
 801e7f0:	8800759c 	.word	0x8800759c
 801e7f4:	7e37e43c 	.word	0x7e37e43c
 801e7f8:	55555555 	.word	0x55555555
 801e7fc:	3fd55555 	.word	0x3fd55555
 801e800:	652b82fe 	.word	0x652b82fe
 801e804:	3ff71547 	.word	0x3ff71547
 801e808:	f85ddf44 	.word	0xf85ddf44
 801e80c:	3e54ae0b 	.word	0x3e54ae0b
 801e810:	60000000 	.word	0x60000000
 801e814:	3ff71547 	.word	0x3ff71547
 801e818:	7ff00000 	.word	0x7ff00000
 801e81c:	08024801 	.word	0x08024801
 801e820:	433fffff 	.word	0x433fffff
 801e824:	3fefffff 	.word	0x3fefffff
 801e828:	3ff00000 	.word	0x3ff00000
 801e82c:	3fe00000 	.word	0x3fe00000
 801e830:	41e00000 	.word	0x41e00000
 801e834:	3feffffe 	.word	0x3feffffe
 801e838:	408fffff 	.word	0x408fffff
 801e83c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 801e840:	f280 80ce 	bge.w	801e9e0 <__ieee754_pow+0x4d8>
 801e844:	ed9d 6b00 	vldr	d6, [sp]
 801e848:	ed9f 7bc1 	vldr	d7, [pc, #772]	; 801eb50 <__ieee754_pow+0x648>
 801e84c:	ee26 7b07 	vmul.f64	d7, d6, d7
 801e850:	ed8d 7b00 	vstr	d7, [sp]
 801e854:	9c01      	ldr	r4, [sp, #4]
 801e856:	f06f 0334 	mvn.w	r3, #52	; 0x34
 801e85a:	1521      	asrs	r1, r4, #20
 801e85c:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 801e860:	4419      	add	r1, r3
 801e862:	4be3      	ldr	r3, [pc, #908]	; (801ebf0 <__ieee754_pow+0x6e8>)
 801e864:	f3c4 0413 	ubfx	r4, r4, #0, #20
 801e868:	f044 507f 	orr.w	r0, r4, #1069547520	; 0x3fc00000
 801e86c:	429c      	cmp	r4, r3
 801e86e:	f440 1040 	orr.w	r0, r0, #3145728	; 0x300000
 801e872:	dd06      	ble.n	801e882 <__ieee754_pow+0x37a>
 801e874:	4bdf      	ldr	r3, [pc, #892]	; (801ebf4 <__ieee754_pow+0x6ec>)
 801e876:	429c      	cmp	r4, r3
 801e878:	f340 80b4 	ble.w	801e9e4 <__ieee754_pow+0x4dc>
 801e87c:	3101      	adds	r1, #1
 801e87e:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 801e882:	2400      	movs	r4, #0
 801e884:	e9dd 2300 	ldrd	r2, r3, [sp]
 801e888:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 801e88c:	4603      	mov	r3, r0
 801e88e:	ec43 2b17 	vmov	d7, r2, r3
 801e892:	4bd9      	ldr	r3, [pc, #868]	; (801ebf8 <__ieee754_pow+0x6f0>)
 801e894:	ea4f 0cc4 	mov.w	ip, r4, lsl #3
 801e898:	4463      	add	r3, ip
 801e89a:	ed93 5b00 	vldr	d5, [r3]
 801e89e:	1040      	asrs	r0, r0, #1
 801e8a0:	ee37 2b45 	vsub.f64	d2, d7, d5
 801e8a4:	ee35 6b07 	vadd.f64	d6, d5, d7
 801e8a8:	ee84 1b06 	vdiv.f64	d1, d4, d6
 801e8ac:	ee22 6b01 	vmul.f64	d6, d2, d1
 801e8b0:	ed8d 6b00 	vstr	d6, [sp]
 801e8b4:	e9dd 8900 	ldrd	r8, r9, [sp]
 801e8b8:	f040 5000 	orr.w	r0, r0, #536870912	; 0x20000000
 801e8bc:	f500 2000 	add.w	r0, r0, #524288	; 0x80000
 801e8c0:	f04f 0800 	mov.w	r8, #0
 801e8c4:	eb00 4384 	add.w	r3, r0, r4, lsl #18
 801e8c8:	2200      	movs	r2, #0
 801e8ca:	ec49 8b14 	vmov	d4, r8, r9
 801e8ce:	ec43 2b16 	vmov	d6, r2, r3
 801e8d2:	eeb1 3b44 	vneg.f64	d3, d4
 801e8d6:	eea3 2b06 	vfma.f64	d2, d3, d6
 801e8da:	ee36 6b45 	vsub.f64	d6, d6, d5
 801e8de:	ee37 7b46 	vsub.f64	d7, d7, d6
 801e8e2:	eea3 2b07 	vfma.f64	d2, d3, d7
 801e8e6:	ed9d 7b00 	vldr	d7, [sp]
 801e8ea:	ee22 2b01 	vmul.f64	d2, d2, d1
 801e8ee:	ee27 5b07 	vmul.f64	d5, d7, d7
 801e8f2:	ee37 6b04 	vadd.f64	d6, d7, d4
 801e8f6:	ed9f 1b98 	vldr	d1, [pc, #608]	; 801eb58 <__ieee754_pow+0x650>
 801e8fa:	ee25 0b05 	vmul.f64	d0, d5, d5
 801e8fe:	ee26 6b02 	vmul.f64	d6, d6, d2
 801e902:	ed9f 7b97 	vldr	d7, [pc, #604]	; 801eb60 <__ieee754_pow+0x658>
 801e906:	eea5 7b01 	vfma.f64	d7, d5, d1
 801e90a:	ed9f 1b97 	vldr	d1, [pc, #604]	; 801eb68 <__ieee754_pow+0x660>
 801e90e:	eea7 1b05 	vfma.f64	d1, d7, d5
 801e912:	ed9f 7b97 	vldr	d7, [pc, #604]	; 801eb70 <__ieee754_pow+0x668>
 801e916:	eea1 7b05 	vfma.f64	d7, d1, d5
 801e91a:	ed9f 1b97 	vldr	d1, [pc, #604]	; 801eb78 <__ieee754_pow+0x670>
 801e91e:	eea7 1b05 	vfma.f64	d1, d7, d5
 801e922:	ed9f 7b97 	vldr	d7, [pc, #604]	; 801eb80 <__ieee754_pow+0x678>
 801e926:	eea1 7b05 	vfma.f64	d7, d1, d5
 801e92a:	eea0 6b07 	vfma.f64	d6, d0, d7
 801e92e:	eeb0 7b08 	vmov.f64	d7, #8	; 0x40400000  3.0
 801e932:	eeb0 5b47 	vmov.f64	d5, d7
 801e936:	eea4 5b04 	vfma.f64	d5, d4, d4
 801e93a:	ee35 5b06 	vadd.f64	d5, d5, d6
 801e93e:	ed8d 5b02 	vstr	d5, [sp, #8]
 801e942:	f8cd 8008 	str.w	r8, [sp, #8]
 801e946:	ed9d 5b02 	vldr	d5, [sp, #8]
 801e94a:	ee35 7b47 	vsub.f64	d7, d5, d7
 801e94e:	eea3 7b04 	vfma.f64	d7, d3, d4
 801e952:	ee36 7b47 	vsub.f64	d7, d6, d7
 801e956:	ed9d 6b00 	vldr	d6, [sp]
 801e95a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801e95e:	eea2 7b05 	vfma.f64	d7, d2, d5
 801e962:	eeb0 6b47 	vmov.f64	d6, d7
 801e966:	eea4 6b05 	vfma.f64	d6, d4, d5
 801e96a:	ed8d 6b00 	vstr	d6, [sp]
 801e96e:	f8cd 8000 	str.w	r8, [sp]
 801e972:	ed9d 2b00 	vldr	d2, [sp]
 801e976:	eeb0 6b42 	vmov.f64	d6, d2
 801e97a:	eea3 6b05 	vfma.f64	d6, d3, d5
 801e97e:	ee37 7b46 	vsub.f64	d7, d7, d6
 801e982:	ed9f 6b81 	vldr	d6, [pc, #516]	; 801eb88 <__ieee754_pow+0x680>
 801e986:	4b9d      	ldr	r3, [pc, #628]	; (801ebfc <__ieee754_pow+0x6f4>)
 801e988:	ee27 7b06 	vmul.f64	d7, d7, d6
 801e98c:	ed9f 6b80 	vldr	d6, [pc, #512]	; 801eb90 <__ieee754_pow+0x688>
 801e990:	4463      	add	r3, ip
 801e992:	eea2 7b06 	vfma.f64	d7, d2, d6
 801e996:	ed93 6b00 	vldr	d6, [r3]
 801e99a:	4b99      	ldr	r3, [pc, #612]	; (801ec00 <__ieee754_pow+0x6f8>)
 801e99c:	ee37 6b06 	vadd.f64	d6, d7, d6
 801e9a0:	449c      	add	ip, r3
 801e9a2:	ed9c 1b00 	vldr	d1, [ip]
 801e9a6:	eeb0 4b46 	vmov.f64	d4, d6
 801e9aa:	ed9f 3b7b 	vldr	d3, [pc, #492]	; 801eb98 <__ieee754_pow+0x690>
 801e9ae:	ee07 1a90 	vmov	s15, r1
 801e9b2:	eea2 4b03 	vfma.f64	d4, d2, d3
 801e9b6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801e9ba:	ee34 4b01 	vadd.f64	d4, d4, d1
 801e9be:	ee34 5b07 	vadd.f64	d5, d4, d7
 801e9c2:	ed8d 5b00 	vstr	d5, [sp]
 801e9c6:	f8cd 8000 	str.w	r8, [sp]
 801e9ca:	ed9d 4b00 	vldr	d4, [sp]
 801e9ce:	ee34 7b47 	vsub.f64	d7, d4, d7
 801e9d2:	ee37 7b41 	vsub.f64	d7, d7, d1
 801e9d6:	eea2 7b43 	vfms.f64	d7, d2, d3
 801e9da:	ee36 7b47 	vsub.f64	d7, d6, d7
 801e9de:	e6ce      	b.n	801e77e <__ieee754_pow+0x276>
 801e9e0:	2300      	movs	r3, #0
 801e9e2:	e73a      	b.n	801e85a <__ieee754_pow+0x352>
 801e9e4:	2401      	movs	r4, #1
 801e9e6:	e74d      	b.n	801e884 <__ieee754_pow+0x37c>
 801e9e8:	ed9f 4b6d 	vldr	d4, [pc, #436]	; 801eba0 <__ieee754_pow+0x698>
 801e9ec:	ee35 5b46 	vsub.f64	d5, d5, d6
 801e9f0:	ee37 4b04 	vadd.f64	d4, d7, d4
 801e9f4:	eeb4 4bc5 	vcmpe.f64	d4, d5
 801e9f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e9fc:	f73f aeea 	bgt.w	801e7d4 <__ieee754_pow+0x2cc>
 801ea00:	4a80      	ldr	r2, [pc, #512]	; (801ec04 <__ieee754_pow+0x6fc>)
 801ea02:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801ea06:	4293      	cmp	r3, r2
 801ea08:	f340 808e 	ble.w	801eb28 <__ieee754_pow+0x620>
 801ea0c:	151b      	asrs	r3, r3, #20
 801ea0e:	f2a3 30fe 	subw	r0, r3, #1022	; 0x3fe
 801ea12:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801ea16:	4103      	asrs	r3, r0
 801ea18:	440b      	add	r3, r1
 801ea1a:	f3c3 520a 	ubfx	r2, r3, #20, #11
 801ea1e:	487a      	ldr	r0, [pc, #488]	; (801ec08 <__ieee754_pow+0x700>)
 801ea20:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801ea24:	4110      	asrs	r0, r2
 801ea26:	ea23 0500 	bic.w	r5, r3, r0
 801ea2a:	f3c3 0013 	ubfx	r0, r3, #0, #20
 801ea2e:	2400      	movs	r4, #0
 801ea30:	f440 1080 	orr.w	r0, r0, #1048576	; 0x100000
 801ea34:	f1c2 0214 	rsb	r2, r2, #20
 801ea38:	ec45 4b15 	vmov	d5, r4, r5
 801ea3c:	4110      	asrs	r0, r2
 801ea3e:	2900      	cmp	r1, #0
 801ea40:	bfb8      	it	lt
 801ea42:	4240      	neglt	r0, r0
 801ea44:	ee36 6b45 	vsub.f64	d6, d6, d5
 801ea48:	ee36 5b07 	vadd.f64	d5, d6, d7
 801ea4c:	ec53 2b15 	vmov	r2, r3, d5
 801ea50:	2200      	movs	r2, #0
 801ea52:	ec43 2b15 	vmov	d5, r2, r3
 801ea56:	ed9f 4b54 	vldr	d4, [pc, #336]	; 801eba8 <__ieee754_pow+0x6a0>
 801ea5a:	ee35 6b46 	vsub.f64	d6, d5, d6
 801ea5e:	ee37 6b46 	vsub.f64	d6, d7, d6
 801ea62:	ed9f 7b53 	vldr	d7, [pc, #332]	; 801ebb0 <__ieee754_pow+0x6a8>
 801ea66:	ee25 7b07 	vmul.f64	d7, d5, d7
 801ea6a:	eea6 7b04 	vfma.f64	d7, d6, d4
 801ea6e:	ed9f 6b52 	vldr	d6, [pc, #328]	; 801ebb8 <__ieee754_pow+0x6b0>
 801ea72:	eeb0 4b47 	vmov.f64	d4, d7
 801ea76:	eea5 4b06 	vfma.f64	d4, d5, d6
 801ea7a:	eeb0 3b44 	vmov.f64	d3, d4
 801ea7e:	eea5 3b46 	vfms.f64	d3, d5, d6
 801ea82:	ed9f 5b4f 	vldr	d5, [pc, #316]	; 801ebc0 <__ieee754_pow+0x6b8>
 801ea86:	ee37 7b43 	vsub.f64	d7, d7, d3
 801ea8a:	ee24 6b04 	vmul.f64	d6, d4, d4
 801ea8e:	ed9f 3b4e 	vldr	d3, [pc, #312]	; 801ebc8 <__ieee754_pow+0x6c0>
 801ea92:	eea4 7b07 	vfma.f64	d7, d4, d7
 801ea96:	eea6 3b05 	vfma.f64	d3, d6, d5
 801ea9a:	ed9f 5b4d 	vldr	d5, [pc, #308]	; 801ebd0 <__ieee754_pow+0x6c8>
 801ea9e:	eea3 5b06 	vfma.f64	d5, d3, d6
 801eaa2:	ed9f 3b4d 	vldr	d3, [pc, #308]	; 801ebd8 <__ieee754_pow+0x6d0>
 801eaa6:	eea5 3b06 	vfma.f64	d3, d5, d6
 801eaaa:	ed9f 5b4d 	vldr	d5, [pc, #308]	; 801ebe0 <__ieee754_pow+0x6d8>
 801eaae:	eea3 5b06 	vfma.f64	d5, d3, d6
 801eab2:	eeb0 3b44 	vmov.f64	d3, d4
 801eab6:	eea5 3b46 	vfms.f64	d3, d5, d6
 801eaba:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 801eabe:	eeb0 6b43 	vmov.f64	d6, d3
 801eac2:	ee24 3b03 	vmul.f64	d3, d4, d3
 801eac6:	ee36 5b45 	vsub.f64	d5, d6, d5
 801eaca:	ee83 6b05 	vdiv.f64	d6, d3, d5
 801eace:	ee36 7b47 	vsub.f64	d7, d6, d7
 801ead2:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 801ead6:	ee37 7b44 	vsub.f64	d7, d7, d4
 801eada:	ee36 7b47 	vsub.f64	d7, d6, d7
 801eade:	ed8d 7b00 	vstr	d7, [sp]
 801eae2:	9901      	ldr	r1, [sp, #4]
 801eae4:	eb01 5100 	add.w	r1, r1, r0, lsl #20
 801eae8:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 801eaec:	da1e      	bge.n	801eb2c <__ieee754_pow+0x624>
 801eaee:	eeb0 0b47 	vmov.f64	d0, d7
 801eaf2:	f000 f939 	bl	801ed68 <scalbn>
 801eaf6:	ee20 7b08 	vmul.f64	d7, d0, d8
 801eafa:	e56e      	b.n	801e5da <__ieee754_pow+0xd2>
 801eafc:	4b43      	ldr	r3, [pc, #268]	; (801ec0c <__ieee754_pow+0x704>)
 801eafe:	f021 4000 	bic.w	r0, r1, #2147483648	; 0x80000000
 801eb02:	4298      	cmp	r0, r3
 801eb04:	f77f af7c 	ble.w	801ea00 <__ieee754_pow+0x4f8>
 801eb08:	4b41      	ldr	r3, [pc, #260]	; (801ec10 <__ieee754_pow+0x708>)
 801eb0a:	440b      	add	r3, r1
 801eb0c:	4313      	orrs	r3, r2
 801eb0e:	d002      	beq.n	801eb16 <__ieee754_pow+0x60e>
 801eb10:	ed9f 7b35 	vldr	d7, [pc, #212]	; 801ebe8 <__ieee754_pow+0x6e0>
 801eb14:	e660      	b.n	801e7d8 <__ieee754_pow+0x2d0>
 801eb16:	ee35 5b46 	vsub.f64	d5, d5, d6
 801eb1a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801eb1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801eb22:	f6ff af6d 	blt.w	801ea00 <__ieee754_pow+0x4f8>
 801eb26:	e7f3      	b.n	801eb10 <__ieee754_pow+0x608>
 801eb28:	2000      	movs	r0, #0
 801eb2a:	e78d      	b.n	801ea48 <__ieee754_pow+0x540>
 801eb2c:	e9dd 2300 	ldrd	r2, r3, [sp]
 801eb30:	460b      	mov	r3, r1
 801eb32:	ec43 2b10 	vmov	d0, r2, r3
 801eb36:	e7de      	b.n	801eaf6 <__ieee754_pow+0x5ee>
 801eb38:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 801eb3c:	e54d      	b.n	801e5da <__ieee754_pow+0xd2>
 801eb3e:	e9cd 6700 	strd	r6, r7, [sp]
 801eb42:	e574      	b.n	801e62e <__ieee754_pow+0x126>
 801eb44:	ed8d 8b00 	vstr	d8, [sp]
 801eb48:	e571      	b.n	801e62e <__ieee754_pow+0x126>
 801eb4a:	4615      	mov	r5, r2
 801eb4c:	e557      	b.n	801e5fe <__ieee754_pow+0xf6>
 801eb4e:	bf00      	nop
 801eb50:	00000000 	.word	0x00000000
 801eb54:	43400000 	.word	0x43400000
 801eb58:	4a454eef 	.word	0x4a454eef
 801eb5c:	3fca7e28 	.word	0x3fca7e28
 801eb60:	93c9db65 	.word	0x93c9db65
 801eb64:	3fcd864a 	.word	0x3fcd864a
 801eb68:	a91d4101 	.word	0xa91d4101
 801eb6c:	3fd17460 	.word	0x3fd17460
 801eb70:	518f264d 	.word	0x518f264d
 801eb74:	3fd55555 	.word	0x3fd55555
 801eb78:	db6fabff 	.word	0xdb6fabff
 801eb7c:	3fdb6db6 	.word	0x3fdb6db6
 801eb80:	33333303 	.word	0x33333303
 801eb84:	3fe33333 	.word	0x3fe33333
 801eb88:	dc3a03fd 	.word	0xdc3a03fd
 801eb8c:	3feec709 	.word	0x3feec709
 801eb90:	145b01f5 	.word	0x145b01f5
 801eb94:	be3e2fe0 	.word	0xbe3e2fe0
 801eb98:	e0000000 	.word	0xe0000000
 801eb9c:	3feec709 	.word	0x3feec709
 801eba0:	652b82fe 	.word	0x652b82fe
 801eba4:	3c971547 	.word	0x3c971547
 801eba8:	fefa39ef 	.word	0xfefa39ef
 801ebac:	3fe62e42 	.word	0x3fe62e42
 801ebb0:	0ca86c39 	.word	0x0ca86c39
 801ebb4:	be205c61 	.word	0xbe205c61
 801ebb8:	00000000 	.word	0x00000000
 801ebbc:	3fe62e43 	.word	0x3fe62e43
 801ebc0:	72bea4d0 	.word	0x72bea4d0
 801ebc4:	3e663769 	.word	0x3e663769
 801ebc8:	c5d26bf1 	.word	0xc5d26bf1
 801ebcc:	bebbbd41 	.word	0xbebbbd41
 801ebd0:	af25de2c 	.word	0xaf25de2c
 801ebd4:	3f11566a 	.word	0x3f11566a
 801ebd8:	16bebd93 	.word	0x16bebd93
 801ebdc:	bf66c16c 	.word	0xbf66c16c
 801ebe0:	5555553e 	.word	0x5555553e
 801ebe4:	3fc55555 	.word	0x3fc55555
 801ebe8:	c2f8f359 	.word	0xc2f8f359
 801ebec:	01a56e1f 	.word	0x01a56e1f
 801ebf0:	0003988e 	.word	0x0003988e
 801ebf4:	000bb679 	.word	0x000bb679
 801ebf8:	08024818 	.word	0x08024818
 801ebfc:	08024838 	.word	0x08024838
 801ec00:	08024828 	.word	0x08024828
 801ec04:	3fe00000 	.word	0x3fe00000
 801ec08:	000fffff 	.word	0x000fffff
 801ec0c:	4090cbff 	.word	0x4090cbff
 801ec10:	3f6f3400 	.word	0x3f6f3400

0801ec14 <__ieee754_sqrt>:
 801ec14:	eeb1 0bc0 	vsqrt.f64	d0, d0
 801ec18:	4770      	bx	lr

0801ec1a <fabs>:
 801ec1a:	ec51 0b10 	vmov	r0, r1, d0
 801ec1e:	ee10 2a10 	vmov	r2, s0
 801ec22:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801ec26:	ec43 2b10 	vmov	d0, r2, r3
 801ec2a:	4770      	bx	lr

0801ec2c <finite>:
 801ec2c:	ee10 3a90 	vmov	r3, s1
 801ec30:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 801ec34:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801ec38:	0fc0      	lsrs	r0, r0, #31
 801ec3a:	4770      	bx	lr

0801ec3c <matherr>:
 801ec3c:	2000      	movs	r0, #0
 801ec3e:	4770      	bx	lr

0801ec40 <nan>:
 801ec40:	ed9f 0b01 	vldr	d0, [pc, #4]	; 801ec48 <nan+0x8>
 801ec44:	4770      	bx	lr
 801ec46:	bf00      	nop
 801ec48:	00000000 	.word	0x00000000
 801ec4c:	7ff80000 	.word	0x7ff80000

0801ec50 <rint>:
 801ec50:	b530      	push	{r4, r5, lr}
 801ec52:	b085      	sub	sp, #20
 801ec54:	ed8d 0b00 	vstr	d0, [sp]
 801ec58:	e9dd 2300 	ldrd	r2, r3, [sp]
 801ec5c:	f3c3 510a 	ubfx	r1, r3, #20, #11
 801ec60:	f2a1 30ff 	subw	r0, r1, #1023	; 0x3ff
 801ec64:	2813      	cmp	r0, #19
 801ec66:	ea4f 74d3 	mov.w	r4, r3, lsr #31
 801ec6a:	dc5a      	bgt.n	801ed22 <rint+0xd2>
 801ec6c:	2800      	cmp	r0, #0
 801ec6e:	da2f      	bge.n	801ecd0 <rint+0x80>
 801ec70:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 801ec74:	4311      	orrs	r1, r2
 801ec76:	d027      	beq.n	801ecc8 <rint+0x78>
 801ec78:	f3c3 0513 	ubfx	r5, r3, #0, #20
 801ec7c:	4315      	orrs	r5, r2
 801ec7e:	426a      	negs	r2, r5
 801ec80:	432a      	orrs	r2, r5
 801ec82:	0b12      	lsrs	r2, r2, #12
 801ec84:	0c5b      	lsrs	r3, r3, #17
 801ec86:	045b      	lsls	r3, r3, #17
 801ec88:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 801ec8c:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ec90:	ea42 0103 	orr.w	r1, r2, r3
 801ec94:	4b31      	ldr	r3, [pc, #196]	; (801ed5c <rint+0x10c>)
 801ec96:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801ec9a:	ed93 6b00 	vldr	d6, [r3]
 801ec9e:	ec41 0b17 	vmov	d7, r0, r1
 801eca2:	ee36 7b07 	vadd.f64	d7, d6, d7
 801eca6:	ed8d 7b02 	vstr	d7, [sp, #8]
 801ecaa:	ed9d 7b02 	vldr	d7, [sp, #8]
 801ecae:	ee37 7b46 	vsub.f64	d7, d7, d6
 801ecb2:	ed8d 7b00 	vstr	d7, [sp]
 801ecb6:	9b01      	ldr	r3, [sp, #4]
 801ecb8:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ecbc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801ecc0:	ea43 71c4 	orr.w	r1, r3, r4, lsl #31
 801ecc4:	e9cd 0100 	strd	r0, r1, [sp]
 801ecc8:	ed9d 0b00 	vldr	d0, [sp]
 801eccc:	b005      	add	sp, #20
 801ecce:	bd30      	pop	{r4, r5, pc}
 801ecd0:	4923      	ldr	r1, [pc, #140]	; (801ed60 <rint+0x110>)
 801ecd2:	4101      	asrs	r1, r0
 801ecd4:	ea03 0501 	and.w	r5, r3, r1
 801ecd8:	4315      	orrs	r5, r2
 801ecda:	d0f5      	beq.n	801ecc8 <rint+0x78>
 801ecdc:	0849      	lsrs	r1, r1, #1
 801ecde:	ea03 0501 	and.w	r5, r3, r1
 801ece2:	432a      	orrs	r2, r5
 801ece4:	d00b      	beq.n	801ecfe <rint+0xae>
 801ece6:	ea23 0101 	bic.w	r1, r3, r1
 801ecea:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 801ecee:	2813      	cmp	r0, #19
 801ecf0:	fa43 f300 	asr.w	r3, r3, r0
 801ecf4:	bf0c      	ite	eq
 801ecf6:	f04f 4200 	moveq.w	r2, #2147483648	; 0x80000000
 801ecfa:	2200      	movne	r2, #0
 801ecfc:	430b      	orrs	r3, r1
 801ecfe:	4619      	mov	r1, r3
 801ed00:	4b16      	ldr	r3, [pc, #88]	; (801ed5c <rint+0x10c>)
 801ed02:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 801ed06:	ed94 6b00 	vldr	d6, [r4]
 801ed0a:	4610      	mov	r0, r2
 801ed0c:	ec41 0b17 	vmov	d7, r0, r1
 801ed10:	ee36 7b07 	vadd.f64	d7, d6, d7
 801ed14:	ed8d 7b02 	vstr	d7, [sp, #8]
 801ed18:	ed9d 7b02 	vldr	d7, [sp, #8]
 801ed1c:	ee37 7b46 	vsub.f64	d7, d7, d6
 801ed20:	e008      	b.n	801ed34 <rint+0xe4>
 801ed22:	2833      	cmp	r0, #51	; 0x33
 801ed24:	dd09      	ble.n	801ed3a <rint+0xea>
 801ed26:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 801ed2a:	d1cd      	bne.n	801ecc8 <rint+0x78>
 801ed2c:	ed9d 7b00 	vldr	d7, [sp]
 801ed30:	ee37 7b07 	vadd.f64	d7, d7, d7
 801ed34:	ed8d 7b00 	vstr	d7, [sp]
 801ed38:	e7c6      	b.n	801ecc8 <rint+0x78>
 801ed3a:	f2a1 4013 	subw	r0, r1, #1043	; 0x413
 801ed3e:	f04f 31ff 	mov.w	r1, #4294967295
 801ed42:	40c1      	lsrs	r1, r0
 801ed44:	420a      	tst	r2, r1
 801ed46:	d0bf      	beq.n	801ecc8 <rint+0x78>
 801ed48:	0849      	lsrs	r1, r1, #1
 801ed4a:	420a      	tst	r2, r1
 801ed4c:	bf1f      	itttt	ne
 801ed4e:	ea22 0101 	bicne.w	r1, r2, r1
 801ed52:	f04f 4280 	movne.w	r2, #1073741824	; 0x40000000
 801ed56:	4102      	asrne	r2, r0
 801ed58:	430a      	orrne	r2, r1
 801ed5a:	e7d0      	b.n	801ecfe <rint+0xae>
 801ed5c:	08024848 	.word	0x08024848
 801ed60:	000fffff 	.word	0x000fffff
 801ed64:	00000000 	.word	0x00000000

0801ed68 <scalbn>:
 801ed68:	b500      	push	{lr}
 801ed6a:	ed2d 8b02 	vpush	{d8}
 801ed6e:	b083      	sub	sp, #12
 801ed70:	ed8d 0b00 	vstr	d0, [sp]
 801ed74:	9b01      	ldr	r3, [sp, #4]
 801ed76:	f3c3 520a 	ubfx	r2, r3, #20, #11
 801ed7a:	b9a2      	cbnz	r2, 801eda6 <scalbn+0x3e>
 801ed7c:	9a00      	ldr	r2, [sp, #0]
 801ed7e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801ed82:	4313      	orrs	r3, r2
 801ed84:	d03a      	beq.n	801edfc <scalbn+0x94>
 801ed86:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 801ee40 <scalbn+0xd8>
 801ed8a:	4b35      	ldr	r3, [pc, #212]	; (801ee60 <scalbn+0xf8>)
 801ed8c:	ee20 7b07 	vmul.f64	d7, d0, d7
 801ed90:	4298      	cmp	r0, r3
 801ed92:	ed8d 7b00 	vstr	d7, [sp]
 801ed96:	da11      	bge.n	801edbc <scalbn+0x54>
 801ed98:	ed9f 7b2b 	vldr	d7, [pc, #172]	; 801ee48 <scalbn+0xe0>
 801ed9c:	ed9d 6b00 	vldr	d6, [sp]
 801eda0:	ee27 7b06 	vmul.f64	d7, d7, d6
 801eda4:	e007      	b.n	801edb6 <scalbn+0x4e>
 801eda6:	f240 71ff 	movw	r1, #2047	; 0x7ff
 801edaa:	428a      	cmp	r2, r1
 801edac:	d10a      	bne.n	801edc4 <scalbn+0x5c>
 801edae:	ed9d 7b00 	vldr	d7, [sp]
 801edb2:	ee37 7b07 	vadd.f64	d7, d7, d7
 801edb6:	ed8d 7b00 	vstr	d7, [sp]
 801edba:	e01f      	b.n	801edfc <scalbn+0x94>
 801edbc:	9b01      	ldr	r3, [sp, #4]
 801edbe:	f3c3 520a 	ubfx	r2, r3, #20, #11
 801edc2:	3a36      	subs	r2, #54	; 0x36
 801edc4:	4402      	add	r2, r0
 801edc6:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801edca:	428a      	cmp	r2, r1
 801edcc:	dd0a      	ble.n	801ede4 <scalbn+0x7c>
 801edce:	ed9f 8b20 	vldr	d8, [pc, #128]	; 801ee50 <scalbn+0xe8>
 801edd2:	eeb0 0b48 	vmov.f64	d0, d8
 801edd6:	ed9d 1b00 	vldr	d1, [sp]
 801edda:	f000 f843 	bl	801ee64 <copysign>
 801edde:	ee20 7b08 	vmul.f64	d7, d0, d8
 801ede2:	e7e8      	b.n	801edb6 <scalbn+0x4e>
 801ede4:	2a00      	cmp	r2, #0
 801ede6:	dd10      	ble.n	801ee0a <scalbn+0xa2>
 801ede8:	e9dd 0100 	ldrd	r0, r1, [sp]
 801edec:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801edf0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801edf4:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801edf8:	e9cd 0100 	strd	r0, r1, [sp]
 801edfc:	ed9d 0b00 	vldr	d0, [sp]
 801ee00:	b003      	add	sp, #12
 801ee02:	ecbd 8b02 	vpop	{d8}
 801ee06:	f85d fb04 	ldr.w	pc, [sp], #4
 801ee0a:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801ee0e:	da06      	bge.n	801ee1e <scalbn+0xb6>
 801ee10:	f24c 3350 	movw	r3, #50000	; 0xc350
 801ee14:	4298      	cmp	r0, r3
 801ee16:	dcda      	bgt.n	801edce <scalbn+0x66>
 801ee18:	ed9f 8b0b 	vldr	d8, [pc, #44]	; 801ee48 <scalbn+0xe0>
 801ee1c:	e7d9      	b.n	801edd2 <scalbn+0x6a>
 801ee1e:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ee22:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801ee26:	3236      	adds	r2, #54	; 0x36
 801ee28:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801ee2c:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801ee30:	ec41 0b17 	vmov	d7, r0, r1
 801ee34:	ed9f 6b08 	vldr	d6, [pc, #32]	; 801ee58 <scalbn+0xf0>
 801ee38:	e7b2      	b.n	801eda0 <scalbn+0x38>
 801ee3a:	bf00      	nop
 801ee3c:	f3af 8000 	nop.w
 801ee40:	00000000 	.word	0x00000000
 801ee44:	43500000 	.word	0x43500000
 801ee48:	c2f8f359 	.word	0xc2f8f359
 801ee4c:	01a56e1f 	.word	0x01a56e1f
 801ee50:	8800759c 	.word	0x8800759c
 801ee54:	7e37e43c 	.word	0x7e37e43c
 801ee58:	00000000 	.word	0x00000000
 801ee5c:	3c900000 	.word	0x3c900000
 801ee60:	ffff3cb0 	.word	0xffff3cb0

0801ee64 <copysign>:
 801ee64:	ec51 0b10 	vmov	r0, r1, d0
 801ee68:	ee11 0a90 	vmov	r0, s3
 801ee6c:	ee10 2a10 	vmov	r2, s0
 801ee70:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801ee74:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 801ee78:	ea41 0300 	orr.w	r3, r1, r0
 801ee7c:	ec43 2b10 	vmov	d0, r2, r3
 801ee80:	4770      	bx	lr
	...

0801ee84 <__errno>:
 801ee84:	4b01      	ldr	r3, [pc, #4]	; (801ee8c <__errno+0x8>)
 801ee86:	6818      	ldr	r0, [r3, #0]
 801ee88:	4770      	bx	lr
 801ee8a:	bf00      	nop
 801ee8c:	20000020 	.word	0x20000020

0801ee90 <_init>:
 801ee90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ee92:	bf00      	nop
 801ee94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ee96:	bc08      	pop	{r3}
 801ee98:	469e      	mov	lr, r3
 801ee9a:	4770      	bx	lr

0801ee9c <_fini>:
 801ee9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ee9e:	bf00      	nop
 801eea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801eea2:	bc08      	pop	{r3}
 801eea4:	469e      	mov	lr, r3
 801eea6:	4770      	bx	lr
