# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim 0do 
# Start time: 15:00:14 on Sep 18,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit 0do.
#         Searched libraries:
#             work
# Optimization failed
# Error loading design
# End time: 15:00:15 on Sep 18,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:00:20 on Sep 18,2025
# vlog -reportprogress 300 rca.v "+acc" 
# -- Compiling module fa
# -- Compiling module rca
# -- Compiling module tb
# ** Error: (vlog-13069) rca.v(60): near "$fdisplay": syntax error, unexpected SYSTEM_IDENTIFIER, expecting ';'.
# End time: 15:00:20 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: E:/questasim-64 10.7c/win64/vlog failed.
# Error in macro ./run.do line 2
# E:/questasim-64 10.7c/win64/vlog failed.
#     while executing
# "vlog rca.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:00:41 on Sep 18,2025
# vlog -reportprogress 300 rca.v "+acc" 
# -- Compiling module fa
# -- Compiling module rca
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:00:41 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 15:00:41 on Sep 18,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.rca(fast)
# Loading work.fa(fast)
# End time: 15:00:45 on Sep 18,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# vsim -debugdb tb 
# Start time: 15:00:46 on Sep 18,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading work.tb(fast)
# Loading work.rca(fast)
# Loading work.fa(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:05:54 on Sep 18,2025
# vlog -reportprogress 300 rca.v "+acc" 
# -- Compiling module fa
# -- Compiling module rca
# -- Compiling module tb
# ** Error: (vlog-13069) rca.v(60): near ";": syntax error, unexpected ';', expecting ',' or '}'.
# End time: 15:05:54 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: E:/questasim-64 10.7c/win64/vlog failed.
# Error in macro ./run.do line 2
# E:/questasim-64 10.7c/win64/vlog failed.
#     while executing
# "vlog rca.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:08:01 on Sep 18,2025
# vlog -reportprogress 300 rca.v "+acc" 
# -- Compiling module fa
# -- Compiling module rca
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:08:01 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:08:02 on Sep 18,2025, Elapsed time: 0:07:16
# Errors: 4, Warnings: 2
# vsim tb 
# Start time: 15:08:02 on Sep 18,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.rca(fast)
# Loading work.fa(fast)
# End time: 15:08:04 on Sep 18,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vsim -debugdb tb 
# Start time: 15:08:04 on Sep 18,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading work.tb(fast)
# Loading work.rca(fast)
# Loading work.fa(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:09:07 on Sep 18,2025
# vlog -reportprogress 300 rca.v "+acc" 
# -- Compiling module fa
# -- Compiling module rca
# -- Compiling module tb
# ** Error: rca.v(56): (vlog-2730) Undefined variable: 'x'.
# End time: 15:09:07 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: E:/questasim-64 10.7c/win64/vlog failed.
# Error in macro ./run.do line 2
# E:/questasim-64 10.7c/win64/vlog failed.
#     while executing
# "vlog rca.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:09:25 on Sep 18,2025
# vlog -reportprogress 300 rca.v "+acc" 
# -- Compiling module fa
# -- Compiling module rca
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:09:25 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:09:26 on Sep 18,2025, Elapsed time: 0:01:22
# Errors: 4, Warnings: 2
# vsim tb 
# Start time: 15:09:26 on Sep 18,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.rca(fast)
# Loading work.fa(fast)
# End time: 15:09:29 on Sep 18,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vsim -debugdb tb 
# Start time: 15:09:29 on Sep 18,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading work.tb(fast)
# Loading work.rca(fast)
# Loading work.fa(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# End time: 15:17:26 on Sep 18,2025, Elapsed time: 0:07:57
# Errors: 0, Warnings: 2
