Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 416e0df0c2d24058bd0422923d048f1e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [D:/vivadolearning/project10/project10.srcs/sources_1/new/top.v:86]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_5b_2_1
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.slt_2
Compiling module xil_defaultlib.mux_32b_2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
