<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_9AF93110-E65D-458F-ABFB-1FAF42B00425"><title>CLK PCIe Gen5 Device Down Clock Topology</title><body><section id="SECTION_2B55B657-0F3A-4D5C-B92B-C5673956F18C"><fig id="FIG_clk_pcie_gen5_device_down_clock_topology_diagram_1"><title>CLK PCIe Gen5 Device Down Clock Topology Diagram</title><image href="FIG_clk pcie gen5 device down clock topology diagram_1.png" scalefit="yes" id="IMG_clk_pcie_gen5_device_down_clock_topology_diagram_1_png" /></fig><fig id="FIG_differential_clock_shielding_4"><title>Differential Clock Shielding</title><image href="FIG_differential clock shielding_4.png" scalefit="yes" id="IMG_differential_clock_shielding_4_png" /></fig><table id="TABLE_2B55B657-0F3A-4D5C-B92B-C5673956F18C_1"><title>CLK PCIe Gen5 Device Down Clock Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Signal isolation</p></entry><entry><p>Differential SRC Clocks supporting PCIe Gen5 devices require 0.76 mm isolation to adjacent high speed IOs. Isolation to USB2 and low-speed IOs can be maintained at 0.5 mm.</p></entry></row><row><entry><p>Reference plane</p></entry><entry><p>Continuous ground only</p></entry></row><row><entry><p>EMC/ RF noise protection</p></entry><entry><p>[1] For signal sections routed as microstrip on surface layer, a GND ring/ shield is advised to be added (follow standard GND ring/ shield guidelines for XTAL) with sufficient GND stitching vias for the length of the microstrip trace. </p><p>[2] GND ring/ shield stitching vias should be placed at regular intervals of 4 - 12 mm. </p><p>[3] It is advised to route in inner layer as stripline/ dual stripline routing. Limit microstrip routing and follow above shielding guidelines.</p><p>[4] GND ring/ shield spacing to signal should be 4x the dielectric height of the stackup or approximately 300 um (whichever is larger). Clock signal spacing to other signals should follow the signal isolation guidelines .</p><p>[5] GND ring/ shield width should be 2x the dielectric height of the stackup or approximately 140 um (whichever is larger).</p></entry></row></tbody></tgroup></table><table id="TABLE_2B55B657-0F3A-4D5C-B92B-C5673956F18C_2"><title>Max Number of vias</title><tgroup cols="2"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry></row></thead><tbody><row><entry><p>Tx</p></entry><entry><p>4</p></entry></row></tbody></tgroup></table></section><section id="SECTION_99CC075B-F578-4DE2-A938-95A8F28D7088"><title>Mainstream, Premium Mid Loss (PML), Tx</title><table id="TABLE_99CC075B-F578-4DE2-A938-95A8F28D7088_1"><title>CLK PCIe Gen5 Device Down Clock Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M1 + M2</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p /></entry></row><row><entry><p>M3</p></entry><entry><p>MS</p></entry><entry><p>25.4</p></entry></row></tbody></tgroup></table><p>Min Length Total (mm): 76.2</p><p>Max Length Total (mm): 254</p></section></body></topic>