

================================================================
== Vivado HLS Report for 'yuv2rgb'
================================================================
* Date:           Thu May 13 18:31:53 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        yuv_filter.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      9.40|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  40010|  2457610|  40010|  2457610|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |     Latency     | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |  min  |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y  |  40007|  2457607|         9|          1|          1| 40000 ~ 2457600 |    yes   |
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      4|      -|      -|
|Expression       |        -|      -|      0|    355|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      0|     76|    101|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    144|
|Register         |        -|      -|    706|    160|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      4|    782|    760|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      5|      2|      4|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------+----------------------+---------+-------+----+-----+
    |yuv_filter_mul_9shbi_U40  |yuv_filter_mul_9shbi  |        0|      0|  76|  101|
    +--------------------------+----------------------+---------+-------+----+-----+
    |Total                     |                      |        0|      0|  76|  101|
    +--------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    +----------------------------+----------------------+---------------------+
    |          Instance          |        Module        |      Expression     |
    +----------------------------+----------------------+---------------------+
    |yuv_filter_ama_adibs_U42    |yuv_filter_ama_adibs  | i0 + i1 * (i2 + i3) |
    |yuv_filter_mac_mujbC_U43    |yuv_filter_mac_mujbC  |     i0 * i1 + i2    |
    |yuv_filter_mac_mukbM_U44    |yuv_filter_mac_mukbM  |     i0 + i1 * i2    |
    |yuv_filter_mul_mubkb_x_U41  |yuv_filter_mul_mubkb  |       i0 * i1       |
    +----------------------------+----------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_246_p2     |     +    |      0|  0|  39|          32|           1|
    |tmp_13_fu_353_p2                  |     +    |      0|  0|  25|          18|          18|
    |tmp_17_fu_390_p2                  |     +    |      0|  0|  25|          18|          18|
    |tmp_18_fu_477_p2                  |     +    |      0|  0|  25|          18|          18|
    |tmp_19_fu_400_p2                  |     +    |      0|  0|  26|          19|          19|
    |tmp_7_fu_301_p2                   |     +    |      0|  0|  23|          23|          23|
    |tmp_s_fu_310_p2                   |     +    |      0|  0|  23|          23|          23|
    |x_1_fu_252_p2                     |     +    |      0|  0|  23|           1|          16|
    |y_1_fu_322_p2                     |     +    |      0|  0|  23|           1|          16|
    |ap_block_pp0_stage0_flag00011001  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_241_p2        |   icmp   |      0|  0|  16|          32|          32|
    |exitcond_fu_258_p2                |   icmp   |      0|  0|   8|          16|          16|
    |icmp1_fu_434_p2                   |   icmp   |      0|  0|   1|           2|           1|
    |icmp2_fu_481_p2                   |   icmp   |      0|  0|   1|           3|           1|
    |icmp_fu_428_p2                    |   icmp   |      0|  0|   1|           2|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |tmp_10_fu_554_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_16_fu_463_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_22_fu_511_p2                  |    or    |      0|  0|   2|           1|           1|
    |B_fu_517_p3                       |  select  |      0|  0|   8|           1|           8|
    |G_fu_469_p3                       |  select  |      0|  0|   8|           1|           8|
    |out_channels_ch1_d0               |  select  |      0|  0|   8|           1|           8|
    |p_phitmp2_fu_455_p3               |  select  |      0|  0|   2|           1|           2|
    |p_phitmp3_fu_503_p3               |  select  |      0|  0|   2|           1|           2|
    |p_phitmp_fu_547_p3                |  select  |      0|  0|   2|           1|           2|
    |tmp_mid2_v_fu_271_p3              |  select  |      0|  0|  16|           1|          16|
    |y_mid2_fu_263_p3                  |  select  |      0|  0|  16|           1|           1|
    |D_fu_336_p2                       |    xor   |      0|  0|   9|           8|           9|
    |E_fu_316_p2                       |    xor   |      0|  0|   9|           8|           9|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 355|         240|         278|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8  |   9|          2|    1|          2|
    |in_channels_ch1_blk_n    |   9|          2|    1|          2|
    |in_channels_ch2_blk_n    |   9|          2|    1|          2|
    |in_channels_ch3_blk_n    |   9|          2|    1|          2|
    |in_height_blk_n          |   9|          2|    1|          2|
    |in_width_blk_n           |   9|          2|    1|          2|
    |indvar_flatten_reg_202   |   9|          2|   32|         64|
    |x_phi_fu_217_p4          |   9|          2|   16|         32|
    |x_reg_213                |   9|          2|   16|         32|
    |y_phi_fu_228_p4          |   9|          2|   16|         32|
    |y_reg_224                |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 144|         31|  105|        213|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |B_reg_742                 |   8|   0|    8|          0|
    |D_reg_681                 |   8|   0|    8|          0|
    |E_reg_665                 |   8|   0|    8|          0|
    |G_reg_737                 |   8|   0|    8|          0|
    |U_reg_660                 |   8|   0|    8|          0|
    |Y_reg_655                 |   8|   0|    8|          0|
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |bound_reg_615             |  32|   0|   32|          0|
    |exitcond_flatten_reg_620  |   1|   0|    1|          0|
    |height_reg_608            |  16|   0|   16|          0|
    |icmp_reg_731              |   1|   0|    1|          0|
    |indvar_flatten_reg_202    |  32|   0|   32|          0|
    |tmp_12_reg_688            |  17|   0|   17|          0|
    |tmp_13_reg_699            |  18|   0|   18|          0|
    |tmp_14_reg_705            |   2|   0|    2|          0|
    |tmp_17_reg_710            |  16|   0|   18|          2|
    |tmp_19_reg_715            |  19|   0|   19|          0|
    |tmp_1_reg_645             |  15|   0|   15|          0|
    |tmp_20_reg_720            |   3|   0|    3|          0|
    |tmp_5_reg_693             |  18|   0|   18|          0|
    |tmp_6_reg_725             |  18|   0|   18|          0|
    |tmp_mid2_v_reg_635        |  16|   0|   16|          0|
    |tmp_reg_640               |  13|   0|   13|          0|
    |tmp_s_reg_650             |  23|   0|   23|          0|
    |width_reg_602             |  16|   0|   16|          0|
    |x_reg_213                 |  16|   0|   16|          0|
    |y_mid2_reg_629            |  16|   0|   16|          0|
    |y_reg_224                 |  16|   0|   16|          0|
    |E_reg_665                 |  64|  32|    8|          0|
    |U_reg_660                 |  64|  32|    8|          0|
    |Y_reg_655                 |  64|  32|    8|          0|
    |exitcond_flatten_reg_620  |  64|  32|    1|          0|
    |tmp_s_reg_650             |  64|  32|   23|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 706| 160|  436|          2|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|in_channels_ch1_dout       |  in |    8|   ap_fifo  |  in_channels_ch1 |    pointer   |
|in_channels_ch1_empty_n    |  in |    1|   ap_fifo  |  in_channels_ch1 |    pointer   |
|in_channels_ch1_read       | out |    1|   ap_fifo  |  in_channels_ch1 |    pointer   |
|in_channels_ch2_dout       |  in |    8|   ap_fifo  |  in_channels_ch2 |    pointer   |
|in_channels_ch2_empty_n    |  in |    1|   ap_fifo  |  in_channels_ch2 |    pointer   |
|in_channels_ch2_read       | out |    1|   ap_fifo  |  in_channels_ch2 |    pointer   |
|in_channels_ch3_dout       |  in |    8|   ap_fifo  |  in_channels_ch3 |    pointer   |
|in_channels_ch3_empty_n    |  in |    1|   ap_fifo  |  in_channels_ch3 |    pointer   |
|in_channels_ch3_read       | out |    1|   ap_fifo  |  in_channels_ch3 |    pointer   |
|in_width_dout              |  in |   16|   ap_fifo  |     in_width     |    pointer   |
|in_width_empty_n           |  in |    1|   ap_fifo  |     in_width     |    pointer   |
|in_width_read              | out |    1|   ap_fifo  |     in_width     |    pointer   |
|in_height_dout             |  in |   16|   ap_fifo  |     in_height    |    pointer   |
|in_height_empty_n          |  in |    1|   ap_fifo  |     in_height    |    pointer   |
|in_height_read             | out |    1|   ap_fifo  |     in_height    |    pointer   |
|out_channels_ch1_address0  | out |   22|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_ce0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_we0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_d0        | out |    8|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch2_address0  | out |   22|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_ce0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_we0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_d0        | out |    8|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch3_address0  | out |   22|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_ce0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_we0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_d0        | out |    8|  ap_memory | out_channels_ch3 |     array    |
|out_width                  | out |   16|   ap_vld   |     out_width    |    pointer   |
|out_width_ap_vld           | out |    1|   ap_vld   |     out_width    |    pointer   |
|out_height                 | out |   16|   ap_vld   |    out_height    |    pointer   |
|out_height_ap_vld          | out |    1|   ap_vld   |    out_height    |    pointer   |
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 1
  Pipeline-0: II = 1, D = 9, States = { 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	12  / (exitcond_flatten)
	4  / (!exitcond_flatten)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	3  / true
12 --> 
* FSM state operations: 

 <State 1>: 2.32ns
ST_1: width (16)  [1/1] 2.32ns  loc: yuv_filter.c:83
:5  %width = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %in_width)

ST_1: height (17)  [1/1] 2.32ns  loc: yuv_filter.c:84
:6  %height = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %in_height)


 <State 2>: 6.38ns
ST_2: empty (11)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: empty_67 (12)  [1/1] 0.00ns
:1  %empty_67 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_width, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: empty_68 (13)  [1/1] 0.00ns
:2  %empty_68 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %in_channels_ch3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: empty_69 (14)  [1/1] 0.00ns
:3  %empty_69 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %in_channels_ch2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: empty_70 (15)  [1/1] 0.00ns
:4  %empty_70 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %in_channels_ch1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: StgValue_20 (18)  [1/1] 0.00ns  loc: yuv_filter.c:85
:7  call void @_ssdm_op_Write.ap_auto.i16P(i16* %out_width, i16 %width)

ST_2: StgValue_21 (19)  [1/1] 0.00ns  loc: yuv_filter.c:86
:8  call void @_ssdm_op_Write.ap_auto.i16P(i16* %out_height, i16 %height)

ST_2: cast (20)  [1/1] 0.00ns  loc: yuv_filter.c:83
:9  %cast = zext i16 %width to i32

ST_2: cast1 (21)  [1/1] 0.00ns  loc: yuv_filter.c:84
:10  %cast1 = zext i16 %height to i32

ST_2: bound (22)  [1/1] 6.38ns  loc: yuv_filter.c:84
:11  %bound = mul i32 %cast1, %cast

ST_2: StgValue_25 (23)  [1/1] 1.77ns  loc: yuv_filter.c:89
:12  br label %1


 <State 3>: 5.33ns
ST_3: indvar_flatten (25)  [1/1] 0.00ns
:0  %indvar_flatten = phi i32 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_3: x (26)  [1/1] 0.00ns  loc: yuv_filter.c:94
:1  %x = phi i16 [ 0, %0 ], [ %tmp_mid2_v, %.reset ]

ST_3: y (27)  [1/1] 0.00ns
:2  %y = phi i16 [ 0, %0 ], [ %y_1, %.reset ]

ST_3: exitcond_flatten (28)  [1/1] 3.26ns  loc: yuv_filter.c:84
:3  %exitcond_flatten = icmp eq i32 %indvar_flatten, %bound

ST_3: indvar_flatten_next (29)  [1/1] 3.44ns
:4  %indvar_flatten_next = add i32 %indvar_flatten, 1

ST_3: StgValue_31 (30)  [1/1] 0.00ns  loc: yuv_filter.c:84
:5  br i1 %exitcond_flatten, label %2, label %.reset

ST_3: x_1 (32)  [1/1] 2.96ns  loc: yuv_filter.c:89
.reset:0  %x_1 = add i16 1, %x

ST_3: exitcond (35)  [1/1] 3.03ns  loc: yuv_filter.c:92
.reset:3  %exitcond = icmp eq i16 %y, %height

ST_3: y_mid2 (36)  [1/1] 2.07ns  loc: yuv_filter.c:92
.reset:4  %y_mid2 = select i1 %exitcond, i16 0, i16 %y

ST_3: tmp_mid2_v (37)  [1/1] 2.07ns  loc: yuv_filter.c:94
.reset:5  %tmp_mid2_v = select i1 %exitcond, i16 %x_1, i16 %x

ST_3: tmp (38)  [1/1] 0.00ns  loc: yuv_filter.c:94
.reset:6  %tmp = trunc i16 %tmp_mid2_v to i13

ST_3: tmp_1 (40)  [1/1] 0.00ns  loc: yuv_filter.c:94
.reset:8  %tmp_1 = trunc i16 %tmp_mid2_v to i15


 <State 4>: 4.39ns
ST_4: p_shl2_cast (39)  [1/1] 0.00ns  loc: yuv_filter.c:94
.reset:7  %p_shl2_cast = call i23 @_ssdm_op_BitConcatenate.i23.i13.i10(i13 %tmp, i10 0)

ST_4: p_shl3_cast (41)  [1/1] 0.00ns  loc: yuv_filter.c:103
.reset:9  %p_shl3_cast = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %tmp_1, i8 0)

ST_4: tmp_7 (42)  [1/1] 2.05ns  loc: yuv_filter.c:103
.reset:10  %tmp_7 = add i23 %p_shl3_cast, %p_shl2_cast

ST_4: tmp_cast (46)  [1/1] 0.00ns  loc: yuv_filter.c:103
.reset:14  %tmp_cast = zext i16 %y_mid2 to i23

ST_4: tmp_s (47)  [1/1] 2.05ns  loc: yuv_filter.c:103
.reset:15  %tmp_s = add i23 %tmp_7, %tmp_cast

ST_4: Y (52)  [1/1] 2.32ns  loc: yuv_filter.c:94
.reset:20  %Y = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_channels_ch1)

ST_4: U (53)  [1/1] 2.32ns  loc: yuv_filter.c:95
.reset:21  %U = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_channels_ch2)

ST_4: V (54)  [1/1] 2.32ns  loc: yuv_filter.c:96
.reset:22  %V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_channels_ch3)

ST_4: E (58)  [1/1] 2.07ns  loc: yuv_filter.c:99
.reset:26  %E = xor i8 %V, -128

ST_4: y_1 (107)  [1/1] 2.96ns  loc: yuv_filter.c:92
.reset:75  %y_1 = add i16 1, %y_mid2


 <State 5>: 5.75ns
ST_5: tmp_18_cast4_cast (62)  [1/1] 0.00ns  loc: yuv_filter.c:100
.reset:30  %tmp_18_cast4_cast = sext i8 %E to i17

ST_5: tmp_12 (77)  [3/3] 5.75ns  loc: yuv_filter.c:101
.reset:45  %tmp_12 = mul i17 -208, %tmp_18_cast4_cast


 <State 6>: 5.75ns
ST_6: tmp_12 (77)  [2/3] 5.75ns  loc: yuv_filter.c:101
.reset:45  %tmp_12 = mul i17 -208, %tmp_18_cast4_cast


 <State 7>: 5.75ns
ST_7: D (57)  [1/1] 2.07ns  loc: yuv_filter.c:98
.reset:25  %D = xor i8 %U, -128

ST_7: tmp_12 (77)  [1/3] 5.75ns  loc: yuv_filter.c:101
.reset:45  %tmp_12 = mul i17 -208, %tmp_18_cast4_cast


 <State 8>: 9.40ns
ST_8: tmp_13_cast (55)  [1/1] 0.00ns  loc: yuv_filter.c:97
.reset:23  %tmp_13_cast = zext i8 %Y to i9

ST_8: C (56)  [1/1] 0.00ns  loc: yuv_filter.c:97
.reset:24  %C = add i9 -16, %tmp_13_cast

ST_8: tmp_16_cast (59)  [1/1] 0.00ns  loc: yuv_filter.c:100
.reset:27  %tmp_16_cast = sext i9 %C to i18

ST_8: tmp_3 (60)  [1/1] 3.36ns  loc: yuv_filter.c:100
.reset:28  %tmp_3 = mul i18 298, %tmp_16_cast

ST_8: tmp_5 (64)  [1/1] 3.02ns  loc: yuv_filter.c:100
.reset:32  %tmp_5 = add i18 128, %tmp_3

ST_8: tmp_20_cast (65)  [1/1] 0.00ns  loc: yuv_filter.c:100
.reset:33  %tmp_20_cast = sext i18 %tmp_5 to i19

ST_8: tmp_26_cast3_cast (74)  [1/1] 0.00ns  loc: yuv_filter.c:101
.reset:42  %tmp_26_cast3_cast = sext i8 %D to i16

ST_8: tmp_11 (75)  [1/1] 3.36ns  loc: yuv_filter.c:101
.reset:43  %tmp_11 = mul i16 -100, %tmp_26_cast3_cast

ST_8: tmp_11_cast (76)  [1/1] 0.00ns  loc: yuv_filter.c:101
.reset:44  %tmp_11_cast = sext i16 %tmp_11 to i17

ST_8: tmp1 (78)  [1/1] 3.02ns  loc: yuv_filter.c:101
.reset:46  %tmp1 = add i17 %tmp_11_cast, %tmp_12

ST_8: tmp1_cast (79)  [1/1] 0.00ns  loc: yuv_filter.c:101
.reset:47  %tmp1_cast = sext i17 %tmp1 to i18

ST_8: tmp_13 (80)  [1/1] 3.02ns  loc: yuv_filter.c:101
.reset:48  %tmp_13 = add i18 %tmp1_cast, %tmp_5

ST_8: tmp_14 (81)  [1/1] 0.00ns  loc: yuv_filter.c:101
.reset:49  %tmp_14 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %tmp_13, i32 16, i32 17)

ST_8: p_shl (88)  [1/1] 0.00ns  loc: yuv_filter.c:102
.reset:56  %p_shl = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %D, i9 0)

ST_8: p_shl_cast (89)  [1/1] 0.00ns  loc: yuv_filter.c:102
.reset:57  %p_shl_cast = sext i17 %p_shl to i18

ST_8: p_shl1 (90)  [1/1] 0.00ns  loc: yuv_filter.c:102
.reset:58  %p_shl1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %D, i2 0)

ST_8: p_shl1_cast (91)  [1/1] 0.00ns  loc: yuv_filter.c:102
.reset:59  %p_shl1_cast = sext i10 %p_shl1 to i18

ST_8: tmp_17 (92)  [1/1] 2.99ns  loc: yuv_filter.c:102
.reset:60  %tmp_17 = add i18 %p_shl_cast, %p_shl1_cast

ST_8: tmp_35_cast (93)  [1/1] 0.00ns  loc: yuv_filter.c:102
.reset:61  %tmp_35_cast = sext i18 %tmp_17 to i19

ST_8: tmp_19 (95)  [1/1] 3.02ns  loc: yuv_filter.c:102
.reset:63  %tmp_19 = add i19 %tmp_20_cast, %tmp_35_cast

ST_8: tmp_20 (96)  [1/1] 0.00ns  loc: yuv_filter.c:102
.reset:64  %tmp_20 = call i3 @_ssdm_op_PartSelect.i3.i19.i32.i32(i19 %tmp_19, i32 16, i32 18)


 <State 9>: 8.45ns
ST_9: tmp_18_cast4 (61)  [1/1] 0.00ns  loc: yuv_filter.c:101
.reset:29  %tmp_18_cast4 = sext i8 %E to i18

ST_9: tmp_4 (63)  [1/1] 3.36ns  loc: yuv_filter.c:100
.reset:31  %tmp_4 = mul i18 409, %tmp_18_cast4

ST_9: tmp_6 (66)  [1/1] 3.02ns  loc: yuv_filter.c:100
.reset:34  %tmp_6 = add i18 %tmp_5, %tmp_4

ST_9: tmp_8 (67)  [1/1] 0.00ns  loc: yuv_filter.c:100
.reset:35  %tmp_8 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %tmp_6, i32 16, i32 17)

ST_9: icmp (68)  [1/1] 2.07ns  loc: yuv_filter.c:100
.reset:36  %icmp = icmp eq i2 %tmp_8, 1

ST_9: icmp1 (82)  [1/1] 2.07ns  loc: yuv_filter.c:101
.reset:50  %icmp1 = icmp eq i2 %tmp_14, 1

ST_9: tmp_15 (83)  [1/1] 0.00ns  loc: yuv_filter.c:101 (grouped into LUT with out node G)
.reset:51  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %tmp_13, i32 17)

ST_9: phitmp2 (84)  [1/1] 0.00ns  loc: yuv_filter.c:101 (grouped into LUT with out node G)
.reset:52  %phitmp2 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %tmp_13, i32 8, i32 15)

ST_9: p_phitmp2 (85)  [1/1] 0.00ns  loc: yuv_filter.c:101 (grouped into LUT with out node G)
.reset:53  %p_phitmp2 = select i1 %icmp1, i8 -1, i8 0

ST_9: tmp_16 (86)  [1/1] 0.00ns  loc: yuv_filter.c:101 (grouped into LUT with out node G)
.reset:54  %tmp_16 = or i1 %icmp1, %tmp_15

ST_9: G (87)  [1/1] 2.07ns  loc: yuv_filter.c:101 (out node of the LUT)
.reset:55  %G = select i1 %tmp_16, i8 %p_phitmp2, i8 %phitmp2

ST_9: tmp_18 (94)  [1/1] 3.02ns  loc: yuv_filter.c:102
.reset:62  %tmp_18 = add i18 %tmp_17, %tmp_5

ST_9: icmp2 (97)  [1/1] 2.07ns  loc: yuv_filter.c:102
.reset:65  %icmp2 = icmp sgt i3 %tmp_20, 0

ST_9: tmp_21 (98)  [1/1] 0.00ns  loc: yuv_filter.c:102 (grouped into LUT with out node B)
.reset:66  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %tmp_19, i32 18)

ST_9: phitmp3 (99)  [1/1] 0.00ns  loc: yuv_filter.c:102 (grouped into LUT with out node B)
.reset:67  %phitmp3 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %tmp_18, i32 8, i32 15)

ST_9: p_phitmp3 (100)  [1/1] 0.00ns  loc: yuv_filter.c:102 (grouped into LUT with out node B)
.reset:68  %p_phitmp3 = select i1 %icmp2, i8 -1, i8 0

ST_9: tmp_22 (101)  [1/1] 0.00ns  loc: yuv_filter.c:102 (grouped into LUT with out node B)
.reset:69  %tmp_22 = or i1 %icmp2, %tmp_21

ST_9: B (102)  [1/1] 2.07ns  loc: yuv_filter.c:102 (out node of the LUT)
.reset:70  %B = select i1 %tmp_22, i8 %p_phitmp3, i8 %phitmp3


 <State 10>: 5.32ns
ST_10: tmp_15_cast (48)  [1/1] 0.00ns  loc: yuv_filter.c:103
.reset:16  %tmp_15_cast = zext i23 %tmp_s to i64

ST_10: out_channels_ch1_add (49)  [1/1] 0.00ns  loc: yuv_filter.c:103
.reset:17  %out_channels_ch1_add = getelementptr [2457600 x i8]* %out_channels_ch1, i64 0, i64 %tmp_15_cast

ST_10: out_channels_ch2_add (50)  [1/1] 0.00ns  loc: yuv_filter.c:104
.reset:18  %out_channels_ch2_add = getelementptr [2457600 x i8]* %out_channels_ch2, i64 0, i64 %tmp_15_cast

ST_10: out_channels_ch3_add (51)  [1/1] 0.00ns  loc: yuv_filter.c:105
.reset:19  %out_channels_ch3_add = getelementptr [2457600 x i8]* %out_channels_ch3, i64 0, i64 %tmp_15_cast

ST_10: tmp_9 (69)  [1/1] 0.00ns  loc: yuv_filter.c:100 (grouped into LUT with out node R)
.reset:37  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %tmp_6, i32 17)

ST_10: phitmp (70)  [1/1] 0.00ns  loc: yuv_filter.c:100 (grouped into LUT with out node R)
.reset:38  %phitmp = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %tmp_6, i32 8, i32 15)

ST_10: p_phitmp (71)  [1/1] 0.00ns  loc: yuv_filter.c:100 (grouped into LUT with out node R)
.reset:39  %p_phitmp = select i1 %icmp, i8 -1, i8 0

ST_10: tmp_10 (72)  [1/1] 0.00ns  loc: yuv_filter.c:100 (grouped into LUT with out node R)
.reset:40  %tmp_10 = or i1 %icmp, %tmp_9

ST_10: R (73)  [1/1] 2.07ns  loc: yuv_filter.c:100 (out node of the LUT)
.reset:41  %R = select i1 %tmp_10, i8 %p_phitmp, i8 %phitmp

ST_10: StgValue_101 (103)  [2/2] 3.25ns  loc: yuv_filter.c:103
.reset:71  store i8 %R, i8* %out_channels_ch1_add, align 1

ST_10: StgValue_102 (104)  [2/2] 3.25ns  loc: yuv_filter.c:104
.reset:72  store i8 %G, i8* %out_channels_ch2_add, align 1

ST_10: StgValue_103 (105)  [2/2] 3.25ns  loc: yuv_filter.c:105
.reset:73  store i8 %B, i8* %out_channels_ch3_add, align 1


 <State 11>: 3.25ns
ST_11: StgValue_104 (33)  [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @YUV2RGB_LOOP_X_YUV2R)

ST_11: StgValue_105 (34)  [1/1] 0.00ns
.reset:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 40000, i64 2457600, i64 784400)

ST_11: StgValue_106 (43)  [1/1] 0.00ns  loc: yuv_filter.c:92
.reset:11  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str4) nounwind

ST_11: tmp_2 (44)  [1/1] 0.00ns  loc: yuv_filter.c:92
.reset:12  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str4)

ST_11: StgValue_108 (45)  [1/1] 0.00ns  loc: yuv_filter.c:93
.reset:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_11: StgValue_109 (103)  [1/2] 3.25ns  loc: yuv_filter.c:103
.reset:71  store i8 %R, i8* %out_channels_ch1_add, align 1

ST_11: StgValue_110 (104)  [1/2] 3.25ns  loc: yuv_filter.c:104
.reset:72  store i8 %G, i8* %out_channels_ch2_add, align 1

ST_11: StgValue_111 (105)  [1/2] 3.25ns  loc: yuv_filter.c:105
.reset:73  store i8 %B, i8* %out_channels_ch3_add, align 1

ST_11: empty_71 (106)  [1/1] 0.00ns  loc: yuv_filter.c:106
.reset:74  %empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str4, i32 %tmp_2)

ST_11: StgValue_113 (108)  [1/1] 0.00ns  loc: yuv_filter.c:92
.reset:76  br label %1


 <State 12>: 0.00ns
ST_12: StgValue_114 (110)  [1/1] 0.00ns  loc: yuv_filter.c:108
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
width                (read             ) [ 0010000000000]
height               (read             ) [ 0011111111110]
empty                (specinterface    ) [ 0000000000000]
empty_67             (specinterface    ) [ 0000000000000]
empty_68             (specinterface    ) [ 0000000000000]
empty_69             (specinterface    ) [ 0000000000000]
empty_70             (specinterface    ) [ 0000000000000]
StgValue_20          (write            ) [ 0000000000000]
StgValue_21          (write            ) [ 0000000000000]
cast                 (zext             ) [ 0000000000000]
cast1                (zext             ) [ 0000000000000]
bound                (mul              ) [ 0001111111110]
StgValue_25          (br               ) [ 0011111111110]
indvar_flatten       (phi              ) [ 0001000000000]
x                    (phi              ) [ 0001000000000]
y                    (phi              ) [ 0001000000000]
exitcond_flatten     (icmp             ) [ 0001111111110]
indvar_flatten_next  (add              ) [ 0011111111110]
StgValue_31          (br               ) [ 0000000000000]
x_1                  (add              ) [ 0000000000000]
exitcond             (icmp             ) [ 0000000000000]
y_mid2               (select           ) [ 0001100000000]
tmp_mid2_v           (select           ) [ 0011111111110]
tmp                  (trunc            ) [ 0001100000000]
tmp_1                (trunc            ) [ 0001100000000]
p_shl2_cast          (bitconcatenate   ) [ 0000000000000]
p_shl3_cast          (bitconcatenate   ) [ 0000000000000]
tmp_7                (add              ) [ 0000000000000]
tmp_cast             (zext             ) [ 0000000000000]
tmp_s                (add              ) [ 0001011111100]
Y                    (read             ) [ 0001011110000]
U                    (read             ) [ 0001011100000]
V                    (read             ) [ 0000000000000]
E                    (xor              ) [ 0001011111000]
y_1                  (add              ) [ 0011011111110]
tmp_18_cast4_cast    (sext             ) [ 0001001100000]
D                    (xor              ) [ 0001000010000]
tmp_12               (mul              ) [ 0001000010000]
tmp_13_cast          (zext             ) [ 0000000000000]
C                    (add              ) [ 0000000000000]
tmp_16_cast          (sext             ) [ 0000000000000]
tmp_3                (mul              ) [ 0000000000000]
tmp_5                (add              ) [ 0001000001000]
tmp_20_cast          (sext             ) [ 0000000000000]
tmp_26_cast3_cast    (sext             ) [ 0000000000000]
tmp_11               (mul              ) [ 0000000000000]
tmp_11_cast          (sext             ) [ 0000000000000]
tmp1                 (add              ) [ 0000000000000]
tmp1_cast            (sext             ) [ 0000000000000]
tmp_13               (add              ) [ 0001000001000]
tmp_14               (partselect       ) [ 0001000001000]
p_shl                (bitconcatenate   ) [ 0000000000000]
p_shl_cast           (sext             ) [ 0000000000000]
p_shl1               (bitconcatenate   ) [ 0000000000000]
p_shl1_cast          (sext             ) [ 0000000000000]
tmp_17               (add              ) [ 0001000001000]
tmp_35_cast          (sext             ) [ 0000000000000]
tmp_19               (add              ) [ 0001000001000]
tmp_20               (partselect       ) [ 0001000001000]
tmp_18_cast4         (sext             ) [ 0000000000000]
tmp_4                (mul              ) [ 0000000000000]
tmp_6                (add              ) [ 0001000000100]
tmp_8                (partselect       ) [ 0000000000000]
icmp                 (icmp             ) [ 0001000000100]
icmp1                (icmp             ) [ 0000000000000]
tmp_15               (bitselect        ) [ 0000000000000]
phitmp2              (partselect       ) [ 0000000000000]
p_phitmp2            (select           ) [ 0000000000000]
tmp_16               (or               ) [ 0000000000000]
G                    (select           ) [ 0001000000110]
tmp_18               (add              ) [ 0000000000000]
icmp2                (icmp             ) [ 0000000000000]
tmp_21               (bitselect        ) [ 0000000000000]
phitmp3              (partselect       ) [ 0000000000000]
p_phitmp3            (select           ) [ 0000000000000]
tmp_22               (or               ) [ 0000000000000]
B                    (select           ) [ 0001000000110]
tmp_15_cast          (zext             ) [ 0000000000000]
out_channels_ch1_add (getelementptr    ) [ 0001000000010]
out_channels_ch2_add (getelementptr    ) [ 0001000000010]
out_channels_ch3_add (getelementptr    ) [ 0001000000010]
tmp_9                (bitselect        ) [ 0000000000000]
phitmp               (partselect       ) [ 0000000000000]
p_phitmp             (select           ) [ 0000000000000]
tmp_10               (or               ) [ 0000000000000]
R                    (select           ) [ 0001000000010]
StgValue_104         (specloopname     ) [ 0000000000000]
StgValue_105         (speclooptripcount) [ 0000000000000]
StgValue_106         (specloopname     ) [ 0000000000000]
tmp_2                (specregionbegin  ) [ 0000000000000]
StgValue_108         (specpipeline     ) [ 0000000000000]
StgValue_109         (store            ) [ 0000000000000]
StgValue_110         (store            ) [ 0000000000000]
StgValue_111         (store            ) [ 0000000000000]
empty_71             (specregionend    ) [ 0000000000000]
StgValue_113         (br               ) [ 0011111111110]
StgValue_114         (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_width">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_width"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_height">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_height"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i13.i10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i15.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i8.i9"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="YUV2RGB_LOOP_X_YUV2R"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="width_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="height_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="StgValue_20_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="0" index="2" bw="16" slack="1"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_20/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="StgValue_21_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="16" slack="0"/>
<pin id="144" dir="0" index="2" bw="16" slack="1"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_21/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="Y_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Y/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="U_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="V_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="out_channels_ch1_add_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="23" slack="0"/>
<pin id="170" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch1_add/10 "/>
</bind>
</comp>

<comp id="173" class="1004" name="out_channels_ch2_add_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="23" slack="0"/>
<pin id="177" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch2_add/10 "/>
</bind>
</comp>

<comp id="180" class="1004" name="out_channels_ch3_add_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="23" slack="0"/>
<pin id="184" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch3_add/10 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="22" slack="0"/>
<pin id="189" dir="0" index="1" bw="8" slack="0"/>
<pin id="190" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_101/10 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="22" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="1"/>
<pin id="195" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_102/10 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="22" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="1"/>
<pin id="200" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_103/10 "/>
</bind>
</comp>

<comp id="202" class="1005" name="indvar_flatten_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="indvar_flatten_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="32" slack="0"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="213" class="1005" name="x_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="1"/>
<pin id="215" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="x_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="16" slack="0"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="224" class="1005" name="y_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="1"/>
<pin id="226" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="y_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="16" slack="1"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="cast_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="cast1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="exitcond_flatten_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="1"/>
<pin id="244" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="indvar_flatten_next_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="x_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="0"/>
<pin id="255" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="exitcond_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="16" slack="2"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="y_mid2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="16" slack="0"/>
<pin id="266" dir="0" index="2" bw="16" slack="0"/>
<pin id="267" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_mid2/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_mid2_v_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="16" slack="0"/>
<pin id="274" dir="0" index="2" bw="16" slack="0"/>
<pin id="275" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="p_shl2_cast_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="23" slack="0"/>
<pin id="289" dir="0" index="1" bw="13" slack="1"/>
<pin id="290" dir="0" index="2" bw="1" slack="0"/>
<pin id="291" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="p_shl3_cast_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="23" slack="0"/>
<pin id="296" dir="0" index="1" bw="15" slack="1"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_7_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="23" slack="0"/>
<pin id="303" dir="0" index="1" bw="23" slack="0"/>
<pin id="304" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_cast_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="1"/>
<pin id="309" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_s_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="23" slack="0"/>
<pin id="312" dir="0" index="1" bw="16" slack="0"/>
<pin id="313" dir="1" index="2" bw="23" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="E_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="0"/>
<pin id="319" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="E/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="y_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="16" slack="1"/>
<pin id="325" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_18_cast4_cast_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="1"/>
<pin id="329" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18_cast4_cast/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="9" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="D_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="3"/>
<pin id="338" dir="0" index="1" bw="8" slack="0"/>
<pin id="339" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="D/7 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_13_cast_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="4"/>
<pin id="343" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/8 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_20_cast_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="18" slack="0"/>
<pin id="346" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_20_cast/8 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_26_cast3_cast_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="1"/>
<pin id="349" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_26_cast3_cast/8 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp1_cast_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="17" slack="0"/>
<pin id="352" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/8 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_13_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="17" slack="0"/>
<pin id="355" dir="0" index="1" bw="18" slack="0"/>
<pin id="356" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/8 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_14_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="0"/>
<pin id="360" dir="0" index="1" bw="18" slack="0"/>
<pin id="361" dir="0" index="2" bw="6" slack="0"/>
<pin id="362" dir="0" index="3" bw="6" slack="0"/>
<pin id="363" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/8 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_shl_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="17" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="1"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/8 "/>
</bind>
</comp>

<comp id="375" class="1004" name="p_shl_cast_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="17" slack="0"/>
<pin id="377" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl_cast/8 "/>
</bind>
</comp>

<comp id="379" class="1004" name="p_shl1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="10" slack="0"/>
<pin id="381" dir="0" index="1" bw="8" slack="1"/>
<pin id="382" dir="0" index="2" bw="1" slack="0"/>
<pin id="383" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/8 "/>
</bind>
</comp>

<comp id="386" class="1004" name="p_shl1_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="10" slack="0"/>
<pin id="388" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl1_cast/8 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_17_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="17" slack="0"/>
<pin id="392" dir="0" index="1" bw="10" slack="0"/>
<pin id="393" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/8 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_35_cast_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="18" slack="0"/>
<pin id="398" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_35_cast/8 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_19_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="18" slack="0"/>
<pin id="402" dir="0" index="1" bw="18" slack="0"/>
<pin id="403" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/8 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_20_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="3" slack="0"/>
<pin id="408" dir="0" index="1" bw="19" slack="0"/>
<pin id="409" dir="0" index="2" bw="6" slack="0"/>
<pin id="410" dir="0" index="3" bw="6" slack="0"/>
<pin id="411" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/8 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_18_cast4_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="5"/>
<pin id="418" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18_cast4/9 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_8_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="2" slack="0"/>
<pin id="421" dir="0" index="1" bw="18" slack="0"/>
<pin id="422" dir="0" index="2" bw="6" slack="0"/>
<pin id="423" dir="0" index="3" bw="6" slack="0"/>
<pin id="424" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="428" class="1004" name="icmp_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2" slack="0"/>
<pin id="430" dir="0" index="1" bw="2" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/9 "/>
</bind>
</comp>

<comp id="434" class="1004" name="icmp1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="2" slack="1"/>
<pin id="436" dir="0" index="1" bw="2" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/9 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_15_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="18" slack="1"/>
<pin id="442" dir="0" index="2" bw="6" slack="0"/>
<pin id="443" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/9 "/>
</bind>
</comp>

<comp id="446" class="1004" name="phitmp2_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="18" slack="1"/>
<pin id="449" dir="0" index="2" bw="5" slack="0"/>
<pin id="450" dir="0" index="3" bw="5" slack="0"/>
<pin id="451" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp2/9 "/>
</bind>
</comp>

<comp id="455" class="1004" name="p_phitmp2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="8" slack="0"/>
<pin id="458" dir="0" index="2" bw="8" slack="0"/>
<pin id="459" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_phitmp2/9 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_16_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_16/9 "/>
</bind>
</comp>

<comp id="469" class="1004" name="G_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="0"/>
<pin id="472" dir="0" index="2" bw="8" slack="0"/>
<pin id="473" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="G/9 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_18_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="18" slack="1"/>
<pin id="479" dir="0" index="1" bw="18" slack="1"/>
<pin id="480" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/9 "/>
</bind>
</comp>

<comp id="481" class="1004" name="icmp2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="3" slack="1"/>
<pin id="483" dir="0" index="1" bw="3" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp2/9 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_21_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="19" slack="1"/>
<pin id="489" dir="0" index="2" bw="6" slack="0"/>
<pin id="490" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/9 "/>
</bind>
</comp>

<comp id="493" class="1004" name="phitmp3_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="0"/>
<pin id="495" dir="0" index="1" bw="18" slack="0"/>
<pin id="496" dir="0" index="2" bw="5" slack="0"/>
<pin id="497" dir="0" index="3" bw="5" slack="0"/>
<pin id="498" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp3/9 "/>
</bind>
</comp>

<comp id="503" class="1004" name="p_phitmp3_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="8" slack="0"/>
<pin id="506" dir="0" index="2" bw="8" slack="0"/>
<pin id="507" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_phitmp3/9 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_22_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_22/9 "/>
</bind>
</comp>

<comp id="517" class="1004" name="B_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="8" slack="0"/>
<pin id="520" dir="0" index="2" bw="8" slack="0"/>
<pin id="521" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="B/9 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_15_cast_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="23" slack="6"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/10 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_9_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="18" slack="1"/>
<pin id="534" dir="0" index="2" bw="6" slack="0"/>
<pin id="535" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/10 "/>
</bind>
</comp>

<comp id="538" class="1004" name="phitmp_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="0"/>
<pin id="540" dir="0" index="1" bw="18" slack="1"/>
<pin id="541" dir="0" index="2" bw="5" slack="0"/>
<pin id="542" dir="0" index="3" bw="5" slack="0"/>
<pin id="543" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp/10 "/>
</bind>
</comp>

<comp id="547" class="1004" name="p_phitmp_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="0" index="1" bw="8" slack="0"/>
<pin id="550" dir="0" index="2" bw="8" slack="0"/>
<pin id="551" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_phitmp/10 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_10_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="1"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_10/10 "/>
</bind>
</comp>

<comp id="559" class="1004" name="R_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="8" slack="0"/>
<pin id="562" dir="0" index="2" bw="8" slack="0"/>
<pin id="563" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="R/10 "/>
</bind>
</comp>

<comp id="568" class="1007" name="bound_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="16" slack="0"/>
<pin id="570" dir="0" index="1" bw="16" slack="0"/>
<pin id="571" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="574" class="1007" name="grp_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="9" slack="0"/>
<pin id="576" dir="0" index="1" bw="8" slack="0"/>
<pin id="577" dir="0" index="2" bw="18" slack="0"/>
<pin id="578" dir="0" index="3" bw="18" slack="0"/>
<pin id="579" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="C/8 tmp_16_cast/8 tmp_3/8 tmp_5/8 "/>
</bind>
</comp>

<comp id="586" class="1007" name="grp_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="16" slack="0"/>
<pin id="588" dir="0" index="1" bw="8" slack="0"/>
<pin id="589" dir="0" index="2" bw="17" slack="2147483647"/>
<pin id="590" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_11/8 tmp_11_cast/8 tmp1/8 "/>
</bind>
</comp>

<comp id="594" class="1007" name="grp_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="18" slack="0"/>
<pin id="596" dir="0" index="1" bw="8" slack="0"/>
<pin id="597" dir="0" index="2" bw="18" slack="2147483647"/>
<pin id="598" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_4/9 tmp_6/9 "/>
</bind>
</comp>

<comp id="602" class="1005" name="width_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="16" slack="1"/>
<pin id="604" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="width "/>
</bind>
</comp>

<comp id="608" class="1005" name="height_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="16" slack="1"/>
<pin id="610" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height "/>
</bind>
</comp>

<comp id="615" class="1005" name="bound_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="1"/>
<pin id="617" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="620" class="1005" name="exitcond_flatten_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="1"/>
<pin id="622" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="624" class="1005" name="indvar_flatten_next_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="629" class="1005" name="y_mid2_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="16" slack="1"/>
<pin id="631" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_mid2 "/>
</bind>
</comp>

<comp id="635" class="1005" name="tmp_mid2_v_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="16" slack="0"/>
<pin id="637" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v "/>
</bind>
</comp>

<comp id="640" class="1005" name="tmp_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="13" slack="1"/>
<pin id="642" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="645" class="1005" name="tmp_1_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="15" slack="1"/>
<pin id="647" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="650" class="1005" name="tmp_s_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="23" slack="6"/>
<pin id="652" dir="1" index="1" bw="23" slack="6"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="655" class="1005" name="Y_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="4"/>
<pin id="657" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="Y "/>
</bind>
</comp>

<comp id="660" class="1005" name="U_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="3"/>
<pin id="662" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="U "/>
</bind>
</comp>

<comp id="665" class="1005" name="E_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="1"/>
<pin id="667" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="E "/>
</bind>
</comp>

<comp id="671" class="1005" name="y_1_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="16" slack="1"/>
<pin id="673" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="676" class="1005" name="tmp_18_cast4_cast_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="17" slack="1"/>
<pin id="678" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_cast4_cast "/>
</bind>
</comp>

<comp id="681" class="1005" name="D_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="1"/>
<pin id="683" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="D "/>
</bind>
</comp>

<comp id="688" class="1005" name="tmp_12_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="17" slack="1"/>
<pin id="690" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="693" class="1005" name="tmp_5_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="18" slack="1"/>
<pin id="695" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="699" class="1005" name="tmp_13_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="18" slack="1"/>
<pin id="701" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="705" class="1005" name="tmp_14_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="2" slack="1"/>
<pin id="707" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="710" class="1005" name="tmp_17_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="18" slack="1"/>
<pin id="712" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="715" class="1005" name="tmp_19_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="19" slack="1"/>
<pin id="717" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="720" class="1005" name="tmp_20_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="3" slack="1"/>
<pin id="722" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="725" class="1005" name="tmp_6_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="18" slack="1"/>
<pin id="727" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="731" class="1005" name="icmp_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="1"/>
<pin id="733" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="737" class="1005" name="G_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="8" slack="1"/>
<pin id="739" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="G "/>
</bind>
</comp>

<comp id="742" class="1005" name="B_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="1"/>
<pin id="744" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="747" class="1005" name="out_channels_ch1_add_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="22" slack="1"/>
<pin id="749" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch1_add "/>
</bind>
</comp>

<comp id="752" class="1005" name="out_channels_ch2_add_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="22" slack="1"/>
<pin id="754" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch2_add "/>
</bind>
</comp>

<comp id="757" class="1005" name="out_channels_ch3_add_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="22" slack="1"/>
<pin id="759" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch3_add "/>
</bind>
</comp>

<comp id="762" class="1005" name="R_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="8" slack="1"/>
<pin id="764" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="R "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="126"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="50" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="50" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="50" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="98" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="12" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="98" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="98" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="166" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="173" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="180" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="26" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="36" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="245"><net_src comp="206" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="206" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="38" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="40" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="217" pin="4"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="228" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="36" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="228" pin="4"/><net_sink comp="263" pin=2"/></net>

<net id="276"><net_src comp="258" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="252" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="217" pin="4"/><net_sink comp="271" pin=2"/></net>

<net id="282"><net_src comp="271" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="271" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="42" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="44" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="299"><net_src comp="46" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="48" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="305"><net_src comp="294" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="287" pin="3"/><net_sink comp="301" pin=1"/></net>

<net id="314"><net_src comp="301" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="307" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="160" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="52" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="40" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="334"><net_src comp="54" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="327" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="52" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="357"><net_src comp="350" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="364"><net_src comp="64" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="353" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="32" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="66" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="373"><net_src comp="68" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="70" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="378"><net_src comp="368" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="72" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="74" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="389"><net_src comp="379" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="375" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="344" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="396" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="412"><net_src comp="76" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="400" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="32" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="415"><net_src comp="78" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="425"><net_src comp="64" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="32" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="427"><net_src comp="66" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="432"><net_src comp="419" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="82" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="82" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="84" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="66" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="452"><net_src comp="86" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="88" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="454"><net_src comp="90" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="460"><net_src comp="434" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="92" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="48" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="467"><net_src comp="434" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="439" pin="3"/><net_sink comp="463" pin=1"/></net>

<net id="474"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="455" pin="3"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="446" pin="4"/><net_sink comp="469" pin=2"/></net>

<net id="485"><net_src comp="94" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="96" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="78" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="499"><net_src comp="86" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="477" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="501"><net_src comp="88" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="502"><net_src comp="90" pin="0"/><net_sink comp="493" pin=3"/></net>

<net id="508"><net_src comp="481" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="92" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="48" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="515"><net_src comp="481" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="486" pin="3"/><net_sink comp="511" pin=1"/></net>

<net id="522"><net_src comp="511" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="503" pin="3"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="493" pin="4"/><net_sink comp="517" pin=2"/></net>

<net id="528"><net_src comp="525" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="536"><net_src comp="84" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="66" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="544"><net_src comp="86" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="88" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="546"><net_src comp="90" pin="0"/><net_sink comp="538" pin=3"/></net>

<net id="552"><net_src comp="92" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="553"><net_src comp="48" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="558"><net_src comp="531" pin="3"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="554" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="547" pin="3"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="538" pin="4"/><net_sink comp="559" pin=2"/></net>

<net id="567"><net_src comp="559" pin="3"/><net_sink comp="187" pin=1"/></net>

<net id="572"><net_src comp="238" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="235" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="580"><net_src comp="56" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="341" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="582"><net_src comp="58" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="583"><net_src comp="60" pin="0"/><net_sink comp="574" pin=3"/></net>

<net id="584"><net_src comp="574" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="585"><net_src comp="574" pin="4"/><net_sink comp="353" pin=1"/></net>

<net id="591"><net_src comp="62" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="347" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="586" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="599"><net_src comp="80" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="416" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="594" pin="3"/><net_sink comp="419" pin=1"/></net>

<net id="605"><net_src comp="122" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="611"><net_src comp="128" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="614"><net_src comp="608" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="618"><net_src comp="568" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="623"><net_src comp="241" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="246" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="632"><net_src comp="263" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="638"><net_src comp="271" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="643"><net_src comp="279" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="648"><net_src comp="283" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="653"><net_src comp="310" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="658"><net_src comp="148" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="663"><net_src comp="154" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="668"><net_src comp="316" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="674"><net_src comp="322" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="679"><net_src comp="327" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="684"><net_src comp="336" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="687"><net_src comp="681" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="691"><net_src comp="330" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="696"><net_src comp="574" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="702"><net_src comp="353" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="708"><net_src comp="358" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="713"><net_src comp="390" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="718"><net_src comp="400" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="723"><net_src comp="406" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="728"><net_src comp="594" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="734"><net_src comp="428" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="736"><net_src comp="731" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="740"><net_src comp="469" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="745"><net_src comp="517" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="750"><net_src comp="166" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="755"><net_src comp="173" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="760"><net_src comp="180" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="765"><net_src comp="559" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="187" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_channels_ch1 | {10 11 }
	Port: out_channels_ch2 | {10 11 }
	Port: out_channels_ch3 | {10 11 }
	Port: out_width | {2 }
	Port: out_height | {2 }
 - Input state : 
	Port: yuv2rgb : in_channels_ch1 | {4 }
	Port: yuv2rgb : in_channels_ch2 | {4 }
	Port: yuv2rgb : in_channels_ch3 | {4 }
	Port: yuv2rgb : in_width | {1 }
	Port: yuv2rgb : in_height | {1 }
	Port: yuv2rgb : out_channels_ch1 | {}
	Port: yuv2rgb : out_channels_ch2 | {}
	Port: yuv2rgb : out_channels_ch3 | {}
	Port: yuv2rgb : out_width | {}
	Port: yuv2rgb : out_height | {}
  - Chain level:
	State 1
	State 2
		bound : 1
	State 3
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_31 : 2
		x_1 : 1
		exitcond : 1
		y_mid2 : 2
		tmp_mid2_v : 2
		tmp : 3
		tmp_1 : 3
	State 4
		tmp_7 : 1
		tmp_s : 2
	State 5
		tmp_12 : 1
	State 6
	State 7
	State 8
		C : 1
		tmp_16_cast : 2
		tmp_3 : 3
		tmp_5 : 4
		tmp_20_cast : 5
		tmp_11 : 1
		tmp_11_cast : 2
		tmp1 : 3
		tmp1_cast : 4
		tmp_13 : 5
		tmp_14 : 6
		p_shl_cast : 1
		p_shl1_cast : 1
		tmp_17 : 2
		tmp_35_cast : 3
		tmp_19 : 6
		tmp_20 : 7
	State 9
		tmp_4 : 1
		tmp_6 : 2
		tmp_8 : 3
		icmp : 4
		p_phitmp2 : 1
		tmp_16 : 1
		G : 1
		phitmp3 : 1
		p_phitmp3 : 1
		tmp_22 : 1
		B : 1
	State 10
		out_channels_ch1_add : 1
		out_channels_ch2_add : 1
		out_channels_ch3_add : 1
		tmp_10 : 1
		R : 1
		StgValue_101 : 2
		StgValue_102 : 2
		StgValue_103 : 2
	State 11
		empty_71 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_246 |    0    |    0    |    39   |
|          |         x_1_fu_252         |    0    |    0    |    23   |
|          |        tmp_7_fu_301        |    0    |    0    |    23   |
|          |        tmp_s_fu_310        |    0    |    0    |    23   |
|    add   |         y_1_fu_322         |    0    |    0    |    23   |
|          |        tmp_13_fu_353       |    0    |    0    |    25   |
|          |        tmp_17_fu_390       |    0    |    0    |    24   |
|          |        tmp_19_fu_400       |    0    |    0    |    25   |
|          |        tmp_18_fu_477       |    0    |    0    |    25   |
|----------|----------------------------|---------|---------|---------|
|    mul   |         grp_fu_330         |    0    |    76   |   101   |
|          |        bound_fu_568        |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        y_mid2_fu_263       |    0    |    0    |    16   |
|          |      tmp_mid2_v_fu_271     |    0    |    0    |    16   |
|          |      p_phitmp2_fu_455      |    0    |    0    |    8    |
|  select  |          G_fu_469          |    0    |    0    |    8    |
|          |      p_phitmp3_fu_503      |    0    |    0    |    8    |
|          |          B_fu_517          |    0    |    0    |    8    |
|          |       p_phitmp_fu_547      |    0    |    0    |    8    |
|          |          R_fu_559          |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|          |   exitcond_flatten_fu_241  |    0    |    0    |    16   |
|          |       exitcond_fu_258      |    0    |    0    |    8    |
|   icmp   |         icmp_fu_428        |    0    |    0    |    1    |
|          |        icmp1_fu_434        |    0    |    0    |    1    |
|          |        icmp2_fu_481        |    0    |    0    |    1    |
|----------|----------------------------|---------|---------|---------|
|    xor   |          E_fu_316          |    0    |    0    |    8    |
|          |          D_fu_336          |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_16_fu_463       |    0    |    0    |    2    |
|    or    |        tmp_22_fu_511       |    0    |    0    |    2    |
|          |        tmp_10_fu_554       |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_586         |    1    |    0    |    0    |
|          |         grp_fu_594         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| addmuladd|         grp_fu_574         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      width_read_fu_122     |    0    |    0    |    0    |
|          |     height_read_fu_128     |    0    |    0    |    0    |
|   read   |        Y_read_fu_148       |    0    |    0    |    0    |
|          |        U_read_fu_154       |    0    |    0    |    0    |
|          |        V_read_fu_160       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |  StgValue_20_write_fu_134  |    0    |    0    |    0    |
|          |  StgValue_21_write_fu_141  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         cast_fu_235        |    0    |    0    |    0    |
|          |        cast1_fu_238        |    0    |    0    |    0    |
|   zext   |       tmp_cast_fu_307      |    0    |    0    |    0    |
|          |     tmp_13_cast_fu_341     |    0    |    0    |    0    |
|          |     tmp_15_cast_fu_525     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |         tmp_fu_279         |    0    |    0    |    0    |
|          |        tmp_1_fu_283        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     p_shl2_cast_fu_287     |    0    |    0    |    0    |
|bitconcatenate|     p_shl3_cast_fu_294     |    0    |    0    |    0    |
|          |        p_shl_fu_368        |    0    |    0    |    0    |
|          |        p_shl1_fu_379       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |  tmp_18_cast4_cast_fu_327  |    0    |    0    |    0    |
|          |     tmp_20_cast_fu_344     |    0    |    0    |    0    |
|          |  tmp_26_cast3_cast_fu_347  |    0    |    0    |    0    |
|   sext   |      tmp1_cast_fu_350      |    0    |    0    |    0    |
|          |      p_shl_cast_fu_375     |    0    |    0    |    0    |
|          |     p_shl1_cast_fu_386     |    0    |    0    |    0    |
|          |     tmp_35_cast_fu_396     |    0    |    0    |    0    |
|          |     tmp_18_cast4_fu_416    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_14_fu_358       |    0    |    0    |    0    |
|          |        tmp_20_fu_406       |    0    |    0    |    0    |
|partselect|        tmp_8_fu_419        |    0    |    0    |    0    |
|          |       phitmp2_fu_446       |    0    |    0    |    0    |
|          |       phitmp3_fu_493       |    0    |    0    |    0    |
|          |        phitmp_fu_538       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_15_fu_439       |    0    |    0    |    0    |
| bitselect|        tmp_21_fu_486       |    0    |    0    |    0    |
|          |        tmp_9_fu_531        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    4    |    76   |   460   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|          B_reg_742         |    8   |
|          D_reg_681         |    8   |
|          E_reg_665         |    8   |
|          G_reg_737         |    8   |
|          R_reg_762         |    8   |
|          U_reg_660         |    8   |
|          Y_reg_655         |    8   |
|        bound_reg_615       |   32   |
|  exitcond_flatten_reg_620  |    1   |
|       height_reg_608       |   16   |
|        icmp_reg_731        |    1   |
| indvar_flatten_next_reg_624|   32   |
|   indvar_flatten_reg_202   |   32   |
|out_channels_ch1_add_reg_747|   22   |
|out_channels_ch2_add_reg_752|   22   |
|out_channels_ch3_add_reg_757|   22   |
|       tmp_12_reg_688       |   17   |
|       tmp_13_reg_699       |   18   |
|       tmp_14_reg_705       |    2   |
|       tmp_17_reg_710       |   18   |
|  tmp_18_cast4_cast_reg_676 |   17   |
|       tmp_19_reg_715       |   19   |
|        tmp_1_reg_645       |   15   |
|       tmp_20_reg_720       |    3   |
|        tmp_5_reg_693       |   18   |
|        tmp_6_reg_725       |   18   |
|     tmp_mid2_v_reg_635     |   16   |
|         tmp_reg_640        |   13   |
|        tmp_s_reg_650       |   23   |
|        width_reg_602       |   16   |
|          x_reg_213         |   16   |
|         y_1_reg_671        |   16   |
|       y_mid2_reg_629       |   16   |
|          y_reg_224         |   16   |
+----------------------------+--------+
|            Total           |   513  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_187 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_187 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_192 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_197 |  p0  |   2  |  22  |   44   ||    9    |
|     grp_fu_330    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_586    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_594    |  p0  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   216  ||  12.383 ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   76   |   460  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   63   |
|  Register |    -   |    -   |   513  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   12   |   589  |   523  |
+-----------+--------+--------+--------+--------+
