

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Wed Jun 29 02:58:42 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  5.083 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  21.000 ns|  21.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                  |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |             Instance             |        Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_decision_function_7_fu_108    |decision_function_7  |        2|        2|  14.000 ns|  14.000 ns|    1|    1|      yes|
        |grp_decision_function_6_fu_132    |decision_function_6  |        1|        1|   7.000 ns|   7.000 ns|    1|    1|      yes|
        |s_V_2_decision_function_5_fu_154  |decision_function_5  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |s_V_3_decision_function_4_fu_166  |decision_function_4  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |s_V_4_decision_function_3_fu_178  |decision_function_3  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |s_V_5_decision_function_2_fu_192  |decision_function_2  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |s_V_6_decision_function_1_fu_202  |decision_function_1  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |s_V_7_decision_function_fu_214    |decision_function    |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        +----------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    270|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     434|   3123|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|     672|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1106|   3393|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+---------------------+---------+----+-----+------+-----+
    |             Instance             |        Module       | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------+---------------------+---------+----+-----+------+-----+
    |s_V_7_decision_function_fu_214    |decision_function    |        0|   0|    0|    29|    0|
    |s_V_6_decision_function_1_fu_202  |decision_function_1  |        0|   0|    0|   202|    0|
    |s_V_5_decision_function_2_fu_192  |decision_function_2  |        0|   0|    0|   173|    0|
    |s_V_4_decision_function_3_fu_178  |decision_function_3  |        0|   0|    0|   284|    0|
    |s_V_3_decision_function_4_fu_166  |decision_function_4  |        0|   0|    0|   358|    0|
    |s_V_2_decision_function_5_fu_154  |decision_function_5  |        0|   0|    0|   286|    0|
    |grp_decision_function_6_fu_132    |decision_function_6  |        0|   0|   48|   629|    0|
    |grp_decision_function_7_fu_108    |decision_function_7  |        0|   0|  386|  1162|    0|
    +----------------------------------+---------------------+---------+----+-----+------+-----+
    |Total                             |                     |        0|   0|  434|  3123|    0|
    +----------------------------------+---------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln712_1_fu_232_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln712_2_fu_250_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln712_3_fu_236_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln712_4_fu_220_p2  |         +|   0|  0|  32|          32|           8|
    |add_ln712_5_fu_226_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln712_6_fu_240_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln712_fu_245_p2    |         +|   0|  0|  39|          32|          32|
    |ap_return              |         +|   0|  0|  32|          32|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 270|         256|         232|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln712_1_reg_349                |  32|   0|   32|          0|
    |add_ln712_1_reg_349_pp0_iter2_reg  |  32|   0|   32|          0|
    |add_ln712_5_reg_339                |  32|   0|   32|          0|
    |add_ln712_6_reg_354                |  32|   0|   32|          0|
    |add_ln712_6_reg_354_pp0_iter2_reg  |  32|   0|   32|          0|
    |p_read1_int_reg                    |  32|   0|   32|          0|
    |p_read2_int_reg                    |  32|   0|   32|          0|
    |p_read3_int_reg                    |  32|   0|   32|          0|
    |p_read4_int_reg                    |  32|   0|   32|          0|
    |p_read5_int_reg                    |  32|   0|   32|          0|
    |p_read6_int_reg                    |  32|   0|   32|          0|
    |p_read7_int_reg                    |  32|   0|   32|          0|
    |p_read8_int_reg                    |  32|   0|   32|          0|
    |p_read9_int_reg                    |  32|   0|   32|          0|
    |p_read_int_reg                     |  32|   0|   32|          0|
    |s_V_1_reg_344                      |  32|   0|   32|          0|
    |s_V_1_reg_344_pp0_iter2_reg        |  32|   0|   32|          0|
    |s_V_2_reg_319                      |  32|   0|   32|          0|
    |s_V_3_reg_324                      |  32|   0|   32|          0|
    |s_V_4_reg_329                      |  32|   0|   32|          0|
    |s_V_5_reg_334                      |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 672|   0|  672|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|     myproject|  return value|
|p_read     |   in|   32|     ap_none|        p_read|        scalar|
|p_read1    |   in|   32|     ap_none|       p_read1|        scalar|
|p_read2    |   in|   32|     ap_none|       p_read2|        scalar|
|p_read3    |   in|   32|     ap_none|       p_read3|        scalar|
|p_read4    |   in|   32|     ap_none|       p_read4|        scalar|
|p_read5    |   in|   32|     ap_none|       p_read5|        scalar|
|p_read6    |   in|   32|     ap_none|       p_read6|        scalar|
|p_read7    |   in|   32|     ap_none|       p_read7|        scalar|
|p_read8    |   in|   32|     ap_none|       p_read8|        scalar|
|p_read9    |   in|   32|     ap_none|       p_read9|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.08>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read9" [firmware/BDT.h:193->firmware/myproject.cpp:10]   --->   Operation 5 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read8" [firmware/BDT.h:193->firmware/myproject.cpp:10]   --->   Operation 6 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read7" [firmware/BDT.h:193->firmware/myproject.cpp:10]   --->   Operation 7 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read6" [firmware/BDT.h:193->firmware/myproject.cpp:10]   --->   Operation 8 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_5 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read5" [firmware/BDT.h:193->firmware/myproject.cpp:10]   --->   Operation 9 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_6 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4" [firmware/BDT.h:193->firmware/myproject.cpp:10]   --->   Operation 10 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_7 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3" [firmware/BDT.h:193->firmware/myproject.cpp:10]   --->   Operation 11 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_8 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2" [firmware/BDT.h:193->firmware/myproject.cpp:10]   --->   Operation 12 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_9 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1" [firmware/BDT.h:193->firmware/myproject.cpp:10]   --->   Operation 13 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_10 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [firmware/BDT.h:193->firmware/myproject.cpp:10]   --->   Operation 14 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [4/4] (5.08ns)   --->   "%s_V = call i32 @decision_function.7, i32 %p_read_10, i32 %p_read_9, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read_5, i32 %p_read_4, i32 %p_read_3, i32 %p_read_2, i32 %p_read_1" [firmware/BDT.h:193->firmware/myproject.cpp:10]   --->   Operation 15 'call' 's_V' <Predicate = true> <Delay = 5.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 16 [2/2] (3.42ns)   --->   "%s_V_1 = call i32 @decision_function.6, i32 %p_read_10, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read_5, i32 %p_read_4, i32 %p_read_3, i32 %p_read_2, i32 %p_read_1" [firmware/BDT.h:198->firmware/myproject.cpp:10]   --->   Operation 16 'call' 's_V_1' <Predicate = true> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 17 [1/1] (4.32ns)   --->   "%s_V_2 = call i32 @decision_function.5, i32 %p_read_10, i32 %p_read_8, i32 %p_read_5, i32 %p_read_3" [firmware/BDT.h:203->firmware/myproject.cpp:10]   --->   Operation 17 'call' 's_V_2' <Predicate = true> <Delay = 4.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 18 [1/1] (4.77ns)   --->   "%s_V_3 = call i32 @decision_function.4, i32 %p_read_9, i32 %p_read_8, i32 %p_read_6, i32 %p_read_4" [firmware/BDT.h:208->firmware/myproject.cpp:10]   --->   Operation 18 'call' 's_V_3' <Predicate = true> <Delay = 4.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 19 [1/1] (3.99ns)   --->   "%s_V_4 = call i32 @decision_function.3, i32 %p_read_7, i32 %p_read_6, i32 %p_read_5, i32 %p_read_2, i32 %p_read_1" [firmware/BDT.h:213->firmware/myproject.cpp:10]   --->   Operation 19 'call' 's_V_4' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [1/1] (3.48ns)   --->   "%s_V_5 = call i32 @decision_function.2, i32 %p_read_10, i32 %p_read_6, i32 %p_read_3" [firmware/BDT.h:218->firmware/myproject.cpp:10]   --->   Operation 20 'call' 's_V_5' <Predicate = true> <Delay = 3.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 21 [1/1] (3.48ns)   --->   "%s_V_6 = call i32 @decision_function.1, i32 %p_read_9, i32 %p_read_8, i32 %p_read_5, i32 %p_read_1" [firmware/BDT.h:223->firmware/myproject.cpp:10]   --->   Operation 21 'call' 's_V_6' <Predicate = true> <Delay = 3.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 22 [1/1] (1.60ns)   --->   "%s_V_7 = call i32 @decision_function, i32 %p_read_8" [firmware/BDT.h:228->firmware/myproject.cpp:10]   --->   Operation 22 'call' 's_V_7' <Predicate = true> <Delay = 1.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4 = add i32 %s_V_7, i32 156"   --->   Operation 23 'add' 'add_ln712_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln712_5 = add i32 %add_ln712_4, i32 %s_V_6"   --->   Operation 24 'add' 'add_ln712_5' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 25 [3/4] (5.08ns)   --->   "%s_V = call i32 @decision_function.7, i32 %p_read_10, i32 %p_read_9, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read_5, i32 %p_read_4, i32 %p_read_3, i32 %p_read_2, i32 %p_read_1" [firmware/BDT.h:193->firmware/myproject.cpp:10]   --->   Operation 25 'call' 's_V' <Predicate = true> <Delay = 5.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [1/2] (4.34ns)   --->   "%s_V_1 = call i32 @decision_function.6, i32 %p_read_10, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read_5, i32 %p_read_4, i32 %p_read_3, i32 %p_read_2, i32 %p_read_1" [firmware/BDT.h:198->firmware/myproject.cpp:10]   --->   Operation 26 'call' 's_V_1' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 27 [1/1] (1.20ns)   --->   "%add_ln712_1 = add i32 %s_V_2, i32 %s_V_3"   --->   Operation 27 'add' 'add_ln712_1' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3 = add i32 %s_V_4, i32 %s_V_5"   --->   Operation 28 'add' 'add_ln712_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 29 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln712_6 = add i32 %add_ln712_5, i32 %add_ln712_3"   --->   Operation 29 'add' 'add_ln712_6' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 5.08>
ST_3 : Operation 30 [2/4] (5.08ns)   --->   "%s_V = call i32 @decision_function.7, i32 %p_read_10, i32 %p_read_9, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read_5, i32 %p_read_4, i32 %p_read_3, i32 %p_read_2, i32 %p_read_1" [firmware/BDT.h:193->firmware/myproject.cpp:10]   --->   Operation 30 'call' 's_V' <Predicate = true> <Delay = 5.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.55>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [firmware/myproject.cpp:4]   --->   Operation 31 'specpipeline' 'specpipeline_ln4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/4] (1.45ns)   --->   "%s_V = call i32 @decision_function.7, i32 %p_read_10, i32 %p_read_9, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read_5, i32 %p_read_4, i32 %p_read_3, i32 %p_read_2, i32 %p_read_1" [firmware/BDT.h:193->firmware/myproject.cpp:10]   --->   Operation 32 'call' 's_V' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 33 [1/1] (1.20ns)   --->   "%add_ln712 = add i32 %s_V_1, i32 %s_V"   --->   Operation 33 'add' 'add_ln712' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2 = add i32 %add_ln712_1, i32 %add_ln712"   --->   Operation 34 'add' 'add_ln712_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 35 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln712_7 = add i32 %add_ln712_6, i32 %add_ln712_2"   --->   Operation 35 'add' 'add_ln712_7' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln712 = ret i32 %add_ln712_7"   --->   Operation 36 'ret' 'ret_ln712' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1         (read        ) [ 01111]
p_read_2         (read        ) [ 01111]
p_read_3         (read        ) [ 01111]
p_read_4         (read        ) [ 01111]
p_read_5         (read        ) [ 01111]
p_read_6         (read        ) [ 01111]
p_read_7         (read        ) [ 01111]
p_read_8         (read        ) [ 01111]
p_read_9         (read        ) [ 01111]
p_read_10        (read        ) [ 01111]
s_V_2            (call        ) [ 01100]
s_V_3            (call        ) [ 01100]
s_V_4            (call        ) [ 01100]
s_V_5            (call        ) [ 01100]
s_V_6            (call        ) [ 00000]
s_V_7            (call        ) [ 00000]
add_ln712_4      (add         ) [ 00000]
add_ln712_5      (add         ) [ 01100]
s_V_1            (call        ) [ 01011]
add_ln712_1      (add         ) [ 01011]
add_ln712_3      (add         ) [ 00000]
add_ln712_6      (add         ) [ 01011]
specpipeline_ln4 (specpipeline) [ 00000]
s_V              (call        ) [ 00000]
add_ln712        (add         ) [ 00000]
add_ln712_2      (add         ) [ 00000]
add_ln712_7      (add         ) [ 00000]
ret_ln712        (ret         ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="p_read_1_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_read_2_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_read_3_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_read_4_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read_5_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read_6_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_7_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read_8_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read_9_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_read_10_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_decision_function_7_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="0" index="3" bw="32" slack="0"/>
<pin id="113" dir="0" index="4" bw="32" slack="0"/>
<pin id="114" dir="0" index="5" bw="32" slack="0"/>
<pin id="115" dir="0" index="6" bw="32" slack="0"/>
<pin id="116" dir="0" index="7" bw="32" slack="0"/>
<pin id="117" dir="0" index="8" bw="32" slack="0"/>
<pin id="118" dir="0" index="9" bw="32" slack="0"/>
<pin id="119" dir="0" index="10" bw="32" slack="0"/>
<pin id="120" dir="1" index="11" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_decision_function_6_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="0" index="3" bw="32" slack="0"/>
<pin id="137" dir="0" index="4" bw="32" slack="0"/>
<pin id="138" dir="0" index="5" bw="32" slack="0"/>
<pin id="139" dir="0" index="6" bw="32" slack="0"/>
<pin id="140" dir="0" index="7" bw="32" slack="0"/>
<pin id="141" dir="0" index="8" bw="32" slack="0"/>
<pin id="142" dir="0" index="9" bw="32" slack="0"/>
<pin id="143" dir="1" index="10" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="s_V_2_decision_function_5_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="32" slack="0"/>
<pin id="158" dir="0" index="3" bw="32" slack="0"/>
<pin id="159" dir="0" index="4" bw="32" slack="0"/>
<pin id="160" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_2/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="s_V_3_decision_function_4_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="32" slack="0"/>
<pin id="170" dir="0" index="3" bw="32" slack="0"/>
<pin id="171" dir="0" index="4" bw="32" slack="0"/>
<pin id="172" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_3/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="s_V_4_decision_function_3_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="32" slack="0"/>
<pin id="182" dir="0" index="3" bw="32" slack="0"/>
<pin id="183" dir="0" index="4" bw="32" slack="0"/>
<pin id="184" dir="0" index="5" bw="32" slack="0"/>
<pin id="185" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_4/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="s_V_5_decision_function_2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="32" slack="0"/>
<pin id="196" dir="0" index="3" bw="32" slack="0"/>
<pin id="197" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_5/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="s_V_6_decision_function_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="32" slack="0"/>
<pin id="206" dir="0" index="3" bw="32" slack="0"/>
<pin id="207" dir="0" index="4" bw="32" slack="0"/>
<pin id="208" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_6/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="s_V_7_decision_function_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_7/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln712_4_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="9" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_4/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln712_5_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_5/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln712_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="0" index="1" bw="32" slack="1"/>
<pin id="235" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_1/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln712_3_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="0" index="1" bw="32" slack="1"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_3/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln712_6_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_6/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln712_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="2"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln712_2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="2"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_2/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln712_7_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="2"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_7/4 "/>
</bind>
</comp>

<comp id="260" class="1005" name="p_read_1_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="266" class="1005" name="p_read_2_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="272" class="1005" name="p_read_3_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="278" class="1005" name="p_read_4_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="284" class="1005" name="p_read_5_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_5 "/>
</bind>
</comp>

<comp id="290" class="1005" name="p_read_6_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="296" class="1005" name="p_read_7_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_7 "/>
</bind>
</comp>

<comp id="302" class="1005" name="p_read_8_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_8 "/>
</bind>
</comp>

<comp id="308" class="1005" name="p_read_9_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_9 "/>
</bind>
</comp>

<comp id="313" class="1005" name="p_read_10_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_10 "/>
</bind>
</comp>

<comp id="319" class="1005" name="s_V_2_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_V_2 "/>
</bind>
</comp>

<comp id="324" class="1005" name="s_V_3_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_V_3 "/>
</bind>
</comp>

<comp id="329" class="1005" name="s_V_4_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_V_4 "/>
</bind>
</comp>

<comp id="334" class="1005" name="s_V_5_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_V_5 "/>
</bind>
</comp>

<comp id="339" class="1005" name="add_ln712_5_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln712_5 "/>
</bind>
</comp>

<comp id="344" class="1005" name="s_V_1_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="2"/>
<pin id="346" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="s_V_1 "/>
</bind>
</comp>

<comp id="349" class="1005" name="add_ln712_1_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="2"/>
<pin id="351" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln712_1 "/>
</bind>
</comp>

<comp id="354" class="1005" name="add_ln712_6_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="2"/>
<pin id="356" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln712_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="20" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="18" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="20" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="20" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="122"><net_src comp="102" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="123"><net_src comp="96" pin="2"/><net_sink comp="108" pin=2"/></net>

<net id="124"><net_src comp="90" pin="2"/><net_sink comp="108" pin=3"/></net>

<net id="125"><net_src comp="84" pin="2"/><net_sink comp="108" pin=4"/></net>

<net id="126"><net_src comp="78" pin="2"/><net_sink comp="108" pin=5"/></net>

<net id="127"><net_src comp="72" pin="2"/><net_sink comp="108" pin=6"/></net>

<net id="128"><net_src comp="66" pin="2"/><net_sink comp="108" pin=7"/></net>

<net id="129"><net_src comp="60" pin="2"/><net_sink comp="108" pin=8"/></net>

<net id="130"><net_src comp="54" pin="2"/><net_sink comp="108" pin=9"/></net>

<net id="131"><net_src comp="48" pin="2"/><net_sink comp="108" pin=10"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="145"><net_src comp="102" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="146"><net_src comp="90" pin="2"/><net_sink comp="132" pin=2"/></net>

<net id="147"><net_src comp="84" pin="2"/><net_sink comp="132" pin=3"/></net>

<net id="148"><net_src comp="78" pin="2"/><net_sink comp="132" pin=4"/></net>

<net id="149"><net_src comp="72" pin="2"/><net_sink comp="132" pin=5"/></net>

<net id="150"><net_src comp="66" pin="2"/><net_sink comp="132" pin=6"/></net>

<net id="151"><net_src comp="60" pin="2"/><net_sink comp="132" pin=7"/></net>

<net id="152"><net_src comp="54" pin="2"/><net_sink comp="132" pin=8"/></net>

<net id="153"><net_src comp="48" pin="2"/><net_sink comp="132" pin=9"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="102" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="90" pin="2"/><net_sink comp="154" pin=2"/></net>

<net id="164"><net_src comp="72" pin="2"/><net_sink comp="154" pin=3"/></net>

<net id="165"><net_src comp="60" pin="2"/><net_sink comp="154" pin=4"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="96" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="90" pin="2"/><net_sink comp="166" pin=2"/></net>

<net id="176"><net_src comp="78" pin="2"/><net_sink comp="166" pin=3"/></net>

<net id="177"><net_src comp="66" pin="2"/><net_sink comp="166" pin=4"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="84" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="78" pin="2"/><net_sink comp="178" pin=2"/></net>

<net id="189"><net_src comp="72" pin="2"/><net_sink comp="178" pin=3"/></net>

<net id="190"><net_src comp="54" pin="2"/><net_sink comp="178" pin=4"/></net>

<net id="191"><net_src comp="48" pin="2"/><net_sink comp="178" pin=5"/></net>

<net id="198"><net_src comp="32" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="102" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="200"><net_src comp="78" pin="2"/><net_sink comp="192" pin=2"/></net>

<net id="201"><net_src comp="60" pin="2"/><net_sink comp="192" pin=3"/></net>

<net id="209"><net_src comp="34" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="96" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="90" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="212"><net_src comp="72" pin="2"/><net_sink comp="202" pin=3"/></net>

<net id="213"><net_src comp="48" pin="2"/><net_sink comp="202" pin=4"/></net>

<net id="218"><net_src comp="36" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="90" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="202" pin="5"/><net_sink comp="226" pin=1"/></net>

<net id="244"><net_src comp="236" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="108" pin="11"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="245" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="250" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="48" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="108" pin=10"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="132" pin=9"/></net>

<net id="269"><net_src comp="54" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="108" pin=9"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="132" pin=8"/></net>

<net id="275"><net_src comp="60" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="108" pin=8"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="132" pin=7"/></net>

<net id="281"><net_src comp="66" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="108" pin=7"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="132" pin=6"/></net>

<net id="287"><net_src comp="72" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="108" pin=6"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="132" pin=5"/></net>

<net id="293"><net_src comp="78" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="108" pin=5"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="132" pin=4"/></net>

<net id="299"><net_src comp="84" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="108" pin=4"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="132" pin=3"/></net>

<net id="305"><net_src comp="90" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="108" pin=3"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="311"><net_src comp="96" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="316"><net_src comp="102" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="322"><net_src comp="154" pin="5"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="327"><net_src comp="166" pin="5"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="332"><net_src comp="178" pin="6"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="337"><net_src comp="192" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="342"><net_src comp="226" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="347"><net_src comp="132" pin="10"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="352"><net_src comp="232" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="357"><net_src comp="240" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="255" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read | {}
	Port: p_read1 | {}
	Port: p_read2 | {}
	Port: p_read3 | {}
	Port: p_read4 | {}
	Port: p_read5 | {}
	Port: p_read6 | {}
	Port: p_read7 | {}
	Port: p_read8 | {}
	Port: p_read9 | {}
 - Input state : 
	Port: myproject : p_read | {1 }
	Port: myproject : p_read1 | {1 }
	Port: myproject : p_read2 | {1 }
	Port: myproject : p_read3 | {1 }
	Port: myproject : p_read4 | {1 }
	Port: myproject : p_read5 | {1 }
	Port: myproject : p_read6 | {1 }
	Port: myproject : p_read7 | {1 }
	Port: myproject : p_read8 | {1 }
	Port: myproject : p_read9 | {1 }
  - Chain level:
	State 1
		add_ln712_4 : 1
		add_ln712_5 : 2
	State 2
		add_ln712_6 : 1
	State 3
	State 4
		add_ln712 : 1
		add_ln712_2 : 2
		add_ln712_7 : 3
		ret_ln712 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |  grp_decision_function_7_fu_108  |    30   |   1144  |
|          |  grp_decision_function_6_fu_132  |    15   |   611   |
|          | s_V_2_decision_function_5_fu_154 |    0    |   283   |
|   call   | s_V_3_decision_function_4_fu_166 |    0    |   355   |
|          | s_V_4_decision_function_3_fu_178 |    0    |   281   |
|          | s_V_5_decision_function_2_fu_192 |    0    |   171   |
|          | s_V_6_decision_function_1_fu_202 |    0    |   200   |
|          |  s_V_7_decision_function_fu_214  |    0    |    29   |
|----------|----------------------------------|---------|---------|
|          |        add_ln712_4_fu_220        |    0    |    32   |
|          |        add_ln712_5_fu_226        |    0    |    32   |
|          |        add_ln712_1_fu_232        |    0    |    39   |
|    add   |        add_ln712_3_fu_236        |    0    |    32   |
|          |        add_ln712_6_fu_240        |    0    |    32   |
|          |         add_ln712_fu_245         |    0    |    39   |
|          |        add_ln712_2_fu_250        |    0    |    32   |
|          |        add_ln712_7_fu_255        |    0    |    32   |
|----------|----------------------------------|---------|---------|
|          |        p_read_1_read_fu_48       |    0    |    0    |
|          |        p_read_2_read_fu_54       |    0    |    0    |
|          |        p_read_3_read_fu_60       |    0    |    0    |
|          |        p_read_4_read_fu_66       |    0    |    0    |
|   read   |        p_read_5_read_fu_72       |    0    |    0    |
|          |        p_read_6_read_fu_78       |    0    |    0    |
|          |        p_read_7_read_fu_84       |    0    |    0    |
|          |        p_read_8_read_fu_90       |    0    |    0    |
|          |        p_read_9_read_fu_96       |    0    |    0    |
|          |       p_read_10_read_fu_102      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    45   |   3344  |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|add_ln712_1_reg_349|   32   |
|add_ln712_5_reg_339|   32   |
|add_ln712_6_reg_354|   32   |
| p_read_10_reg_313 |   32   |
|  p_read_1_reg_260 |   32   |
|  p_read_2_reg_266 |   32   |
|  p_read_3_reg_272 |   32   |
|  p_read_4_reg_278 |   32   |
|  p_read_5_reg_284 |   32   |
|  p_read_6_reg_290 |   32   |
|  p_read_7_reg_296 |   32   |
|  p_read_8_reg_302 |   32   |
|  p_read_9_reg_308 |   32   |
|   s_V_1_reg_344   |   32   |
|   s_V_2_reg_319   |   32   |
|   s_V_3_reg_324   |   32   |
|   s_V_4_reg_329   |   32   |
|   s_V_5_reg_334   |   32   |
+-------------------+--------+
|       Total       |   576  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
| grp_decision_function_7_fu_108 |  p1  |   2  |  32  |   64   ||    9    |
| grp_decision_function_7_fu_108 |  p2  |   2  |  32  |   64   ||    9    |
| grp_decision_function_7_fu_108 |  p3  |   2  |  32  |   64   ||    9    |
| grp_decision_function_7_fu_108 |  p4  |   2  |  32  |   64   ||    9    |
| grp_decision_function_7_fu_108 |  p5  |   2  |  32  |   64   ||    9    |
| grp_decision_function_7_fu_108 |  p6  |   2  |  32  |   64   ||    9    |
| grp_decision_function_7_fu_108 |  p7  |   2  |  32  |   64   ||    9    |
| grp_decision_function_7_fu_108 |  p8  |   2  |  32  |   64   ||    9    |
| grp_decision_function_7_fu_108 |  p9  |   2  |  32  |   64   ||    9    |
| grp_decision_function_7_fu_108 |  p10 |   2  |  32  |   64   ||    9    |
| grp_decision_function_6_fu_132 |  p1  |   2  |  32  |   64   ||    9    |
| grp_decision_function_6_fu_132 |  p2  |   2  |  32  |   64   ||    9    |
| grp_decision_function_6_fu_132 |  p3  |   2  |  32  |   64   ||    9    |
| grp_decision_function_6_fu_132 |  p4  |   2  |  32  |   64   ||    9    |
| grp_decision_function_6_fu_132 |  p5  |   2  |  32  |   64   ||    9    |
| grp_decision_function_6_fu_132 |  p6  |   2  |  32  |   64   ||    9    |
| grp_decision_function_6_fu_132 |  p7  |   2  |  32  |   64   ||    9    |
| grp_decision_function_6_fu_132 |  p8  |   2  |  32  |   64   ||    9    |
| grp_decision_function_6_fu_132 |  p9  |   2  |  32  |   64   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |  1216  ||  9.291  ||   171   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   45   |  3344  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   171  |
|  Register |    -   |   576  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   621  |  3515  |
+-----------+--------+--------+--------+
