$date
	Thu Apr 20 17:15:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_control_tb $end
$var wire 4 ! control_signal [3:0] $end
$var reg 1 " alu_op1 $end
$var reg 1 # alu_op2 $end
$var reg 3 $ funct3 [2:0] $end
$var reg 1 % funct7 $end
$scope module a_c $end
$var wire 1 & alu_op1 $end
$var wire 1 ' alu_op2 $end
$var wire 3 ( funct3 [2:0] $end
$var wire 1 ) funct7 $end
$var reg 4 * control_signal [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
0)
b111 (
1'
0&
0%
b111 $
1#
0"
b0 !
$end
#1
b1 *
b1 !
b110 $
b110 (
#2
b10 *
b10 !
b0 $
b0 (
#3
b110 *
b110 !
1%
1)
#4
b10 *
b10 !
0#
0'
#5
b110 *
b110 !
1"
1&
#6
