Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 16a0390f44534873af00f4f2fb44563c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_even_parity_procedure_tb_behav xil_defaultlib.calc_even_parity_procedure_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavior of entity xil_defaultlib.calc_even_parity_procedure [calc_even_parity_procedure_defau...]
Compiling architecture behavior of entity xil_defaultlib.calc_even_parity_procedure_tb
Built simulation snapshot calc_even_parity_procedure_tb_behav
