
---------- Begin Simulation Statistics ----------
final_tick                                   61871500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 115068                       # Simulator instruction rate (inst/s)
host_mem_usage                                 868320                       # Number of bytes of host memory used
host_op_rate                                   143154                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.25                       # Real time elapsed on the host
host_tick_rate                              251125106                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       28328                       # Number of instructions simulated
sim_ops                                         35267                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000062                       # Number of seconds simulated
sim_ticks                                    61871500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.841699                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    4587                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 6475                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1412                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              9299                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 61                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             371                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              310                       # Number of indirect misses.
system.cpu.branchPred.lookups                   12909                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1036                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          104                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     12426                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    12165                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               945                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       6653                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1319                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              47                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           15644                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                28408                       # Number of instructions committed
system.cpu.commit.committedOps                  35347                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        47237                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.748291                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.770212                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        36361     76.98%     76.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3432      7.27%     84.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1996      4.23%     88.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1225      2.59%     91.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1760      3.73%     94.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          487      1.03%     95.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          378      0.80%     96.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          279      0.59%     97.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         1319      2.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        47237                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  548                       # Number of function calls committed.
system.cpu.commit.int_insts                     31603                       # Number of committed integer instructions.
system.cpu.commit.loads                          4526                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            7      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            24100     68.18%     68.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              42      0.12%     68.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.01%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.07%     68.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              28      0.08%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              28      0.08%     68.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             32      0.09%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            4526     12.80%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           6558     18.55%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             35347                       # Class of committed instruction
system.cpu.commit.refs                          11084                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       447                       # Number of committed Vector instructions.
system.cpu.committedInsts                       28328                       # Number of Instructions Simulated
system.cpu.committedOps                         35267                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.368258                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.368258                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 18006                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   499                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                 4765                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                  57132                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    20456                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      9569                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    987                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1643                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                   763                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       12909                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      7489                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         23702                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   844                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          54652                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            99                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2940                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.104320                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              24462                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               5684                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.441654                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              49781                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.326651                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.605459                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    37220     74.77%     74.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1102      2.21%     76.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1167      2.34%     79.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1094      2.20%     81.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     2326      4.67%     86.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      964      1.94%     88.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      729      1.46%     89.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      606      1.22%     90.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     4573      9.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                49781                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           73963                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1080                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     8178                       # Number of branches executed
system.cpu.iew.exec_nop                           158                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.368616                       # Inst execution rate
system.cpu.iew.exec_refs                        14334                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       7684                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2100                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  7054                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 68                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               231                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 8843                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               51072                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  6650                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1395                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 45614                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     11                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   756                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    987                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   761                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            95                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              113                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          134                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2528                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2285                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             16                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          943                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            137                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     41169                       # num instructions consuming a value
system.cpu.iew.wb_count                         43914                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.532318                       # average fanout of values written-back
system.cpu.iew.wb_producers                     21915                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.354878                       # insts written-back per cycle
system.cpu.iew.wb_sent                          44670                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    51411                       # number of integer regfile reads
system.cpu.int_regfile_writes                   30431                       # number of integer regfile writes
system.cpu.ipc                               0.228924                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.228924                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                25      0.05%      0.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 31773     67.59%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   45      0.10%     67.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     2      0.00%     67.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   30      0.06%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   32      0.07%     67.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   34      0.07%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  38      0.08%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 6965     14.82%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                8065     17.16%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  47009                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         664                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014125                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     232     34.94%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     34.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.15%     35.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.30%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     35.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    189     28.46%     63.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   240     36.14%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  46859                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             143076                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        43313                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             65077                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      50846                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     47009                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  68                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           15646                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               281                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             21                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        10391                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         49781                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.944316                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.770896                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               34981     70.27%     70.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3388      6.81%     77.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3064      6.15%     83.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2313      4.65%     87.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2766      5.56%     93.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1428      2.87%     96.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 967      1.94%     98.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 444      0.89%     99.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 430      0.86%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           49781                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.379889                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    789                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1668                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          601                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1499                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                19                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               25                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 7054                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                8843                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   35551                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     81                       # number of misc regfile writes
system.cpu.numCycles                           123744                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    3179                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 34401                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     62                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    21410                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    165                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    14                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 80881                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  54289                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               51745                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      9330                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   5262                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    987                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5819                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    17344                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups            61113                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           9056                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                310                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      4012                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             70                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1112                       # Number of vector rename lookups
system.cpu.rob.rob_reads                        96493                       # The number of ROB reads
system.cpu.rob.rob_writes                      104539                       # The number of ROB writes
system.cpu.timesIdled                             645                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      657                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     155                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1340                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          195                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1568                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1033                       # Transaction distribution
system.membus.trans_dist::ReadExReq               244                       # Transaction distribution
system.membus.trans_dist::ReadExResp              244                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1033                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            63                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2617                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2617                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        81728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   81728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1340                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1340    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1340                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1630000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6770250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     61871500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1066                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          167                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              244                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             244                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           882                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          185                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           63                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           63                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1930                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        28608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  95680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1374                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000728                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026978                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1373     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1374                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             969000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            675000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1321500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     61871500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   27                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    6                       # number of demand (read+write) hits
system.l2.demand_hits::total                       33                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  27                       # number of overall hits
system.l2.overall_hits::.cpu.data                   6                       # number of overall hits
system.l2.overall_hits::total                      33                       # number of overall hits
system.l2.demand_misses::.cpu.inst                855                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                423                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1278                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               855                       # number of overall misses
system.l2.overall_misses::.cpu.data               423                       # number of overall misses
system.l2.overall_misses::total                  1278                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     67970500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     34951000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        102921500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     67970500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     34951000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       102921500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              882                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              429                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1311                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             882                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             429                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1311                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.969388                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.986014                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.974828                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.969388                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.986014                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.974828                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79497.660819                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82626.477541                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80533.255086                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79497.660819                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82626.477541                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80533.255086                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           855                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           423                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1278                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          855                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          423                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1278                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     59430500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     30720501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     90151001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     59430500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     30720501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     90151001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.969388                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.986014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.974828                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.969388                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.986014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.974828                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69509.356725                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72625.297872                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70540.689358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69509.356725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72625.297872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70540.689358                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           18                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               18                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           18                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           18                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          167                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              167                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          167                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          167                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             244                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 244                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     19618500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      19618500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80403.688525                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80403.688525                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          244                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            244                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     17178001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     17178001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70401.643443                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70401.643443                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             27                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 27                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          855                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              855                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     67970500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     67970500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          882                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            882                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.969388                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.969388                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79497.660819                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79497.660819                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          855                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          855                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     59430500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59430500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.969388                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.969388                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69509.356725                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69509.356725                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     15332500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     15332500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          185                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           185                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.967568                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.967568                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85656.424581                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85656.424581                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          179                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          179                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     13542500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     13542500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.967568                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.967568                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75656.424581                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75656.424581                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           63                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              63                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           63                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            63                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           63                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           63                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1196500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1196500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18992.063492                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18992.063492                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     61871500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   678.977010                       # Cycle average of tags in use
system.l2.tags.total_refs                        1504                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1279                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.175919                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.751251                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       420.625578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       257.600182                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.012836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.007861                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.020721                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1279                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1114                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.039032                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     13823                       # Number of tag accesses
system.l2.tags.data_accesses                    13823                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     61871500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          54656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          27072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              81728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        54656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54656                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1277                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         883379262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         437552023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1320931285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    883379262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        883379262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        883379262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        437552023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1320931285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       423.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000573250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2502                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1277                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1277                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     13629250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6385000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                37573000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10672.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29422.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      979                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1277                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    277.710247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.883732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.506694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           99     34.98%     34.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           76     26.86%     61.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           34     12.01%     73.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           21      7.42%     81.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      3.53%     84.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      4.24%     89.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      2.83%     91.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      1.77%     93.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18      6.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          283                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  81728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   81728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1320.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1320.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      61760000                       # Total gap between requests
system.mem_ctrls.avgGap                      48363.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        54656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        27072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 883379261.857236385345                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 437552023.144743561745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          854                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          423                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     24294250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     13278750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28447.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31391.84                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    76.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               528360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               254265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2413320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         24798420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          2876160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           35173005                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        568.484763                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      7253250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     52798250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1599360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               819720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             6704460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         28039440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           146880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           41612340                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        672.560711                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       188500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     59863000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     61871500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         6322                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             6322                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         6322                       # number of overall hits
system.cpu.icache.overall_hits::total            6322                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1167                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1167                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1167                       # number of overall misses
system.cpu.icache.overall_misses::total          1167                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     86453999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     86453999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     86453999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     86453999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         7489                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         7489                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         7489                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         7489                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.155829                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.155829                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.155829                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.155829                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74082.261354                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74082.261354                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74082.261354                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74082.261354                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1140                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   103.636364                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          167                       # number of writebacks
system.cpu.icache.writebacks::total               167                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          285                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          285                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          285                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          285                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          882                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          882                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          882                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          882                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     69586500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     69586500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     69586500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     69586500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.117773                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.117773                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.117773                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.117773                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78896.258503                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78896.258503                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78896.258503                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78896.258503                       # average overall mshr miss latency
system.cpu.icache.replacements                    167                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         6322                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            6322                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1167                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1167                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     86453999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     86453999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         7489                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         7489                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.155829                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.155829                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74082.261354                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74082.261354                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          285                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          285                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          882                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          882                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     69586500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     69586500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.117773                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.117773                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78896.258503                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78896.258503                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     61871500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           383.572652                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                7203                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               881                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.175936                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   383.572652                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.374583                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.374583                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          714                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          150                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          564                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.697266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             15859                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            15859                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     61871500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     61871500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     61871500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     61871500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     61871500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10239                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10239                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10254                       # number of overall hits
system.cpu.dcache.overall_hits::total           10254                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2401                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2401                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2405                       # number of overall misses
system.cpu.dcache.overall_misses::total          2405                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    149782424                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    149782424                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    149782424                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    149782424                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        12640                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        12640                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        12659                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        12659                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.189953                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.189953                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.189983                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.189983                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62383.350271                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62383.350271                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62279.594179                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62279.594179                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3980                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               115                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.608696                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           18                       # number of writebacks
system.cpu.dcache.writebacks::total                18                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1914                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1914                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1914                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1914                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          487                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          487                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          491                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          491                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     36939957                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     36939957                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     37298457                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     37298457                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.038528                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038528                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.038787                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.038787                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75852.067762                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75852.067762                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75964.270876                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75964.270876                       # average overall mshr miss latency
system.cpu.dcache.replacements                     27                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         5658                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            5658                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          438                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           438                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     30241000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     30241000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         6096                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         6096                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.071850                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.071850                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69043.378995                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69043.378995                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          258                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          258                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          180                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          180                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15004500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15004500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.029528                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029528                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83358.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83358.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         4581                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           4581                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1903                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1903                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    117630959                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    117630959                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         6484                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         6484                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.293492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.293492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61813.430899                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61813.430899                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1656                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1656                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          247                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          247                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20084992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20084992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.038094                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038094                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81315.757085                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81315.757085                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           15                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            15                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           19                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           19                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.210526                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.210526                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       358500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       358500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.210526                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.210526                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        89625                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        89625                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           60                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           60                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1910465                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1910465                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           60                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           60                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31841.083333                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31841.083333                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           60                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           60                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1850465                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1850465                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30841.083333                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30841.083333                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           28                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           28                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       313500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       313500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.034483                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.034483                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       313500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       313500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       312500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       312500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.034483                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.034483                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       312500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       312500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     61871500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           289.841699                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               10794                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               492                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.939024                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   289.841699                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.283049                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.283049                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          440                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.454102                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             25908                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            25908                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     61871500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     61871500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
