#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001cb126b88e0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 23;
 .timescale 0 0;
v000001cb12733ce0_0 .net "PC", 31 0, v000001cb12728cc0_0;  1 drivers
v000001cb12733920_0 .var "clk", 0 0;
v000001cb12733380_0 .net "clkout", 0 0, L_000001cb126bdb20;  1 drivers
v000001cb127327a0_0 .net "cycles_consumed", 31 0, v000001cb12730fe0_0;  1 drivers
v000001cb12732840_0 .net "regs0", 31 0, L_000001cb12790940;  1 drivers
v000001cb12732b60_0 .net "regs1", 31 0, L_000001cb12790cc0;  1 drivers
v000001cb12732ca0_0 .net "regs2", 31 0, L_000001cb127909b0;  1 drivers
v000001cb12732d40_0 .net "regs3", 31 0, L_000001cb12790b00;  1 drivers
v000001cb12732de0_0 .net "regs4", 31 0, L_000001cb12790fd0;  1 drivers
v000001cb127339c0_0 .net "regs5", 31 0, L_000001cb127910b0;  1 drivers
v000001cb12732e80_0 .var "rst", 0 0;
S_000001cb126c6750 .scope module, "cpu" "processor" 2 36, 3 4 0, S_000001cb126b88e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001cb126c9250 .param/l "RType" 0 4 2, C4<000000>;
P_000001cb126c9288 .param/l "add" 0 4 5, C4<100000>;
P_000001cb126c92c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001cb126c92f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001cb126c9330 .param/l "and_" 0 4 5, C4<100100>;
P_000001cb126c9368 .param/l "andi" 0 4 8, C4<001100>;
P_000001cb126c93a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001cb126c93d8 .param/l "bge" 0 4 10, C4<001010>;
P_000001cb126c9410 .param/l "bgt" 0 4 10, C4<001001>;
P_000001cb126c9448 .param/l "ble" 0 4 10, C4<000111>;
P_000001cb126c9480 .param/l "blt" 0 4 10, C4<000110>;
P_000001cb126c94b8 .param/l "bne" 0 4 10, C4<000101>;
P_000001cb126c94f0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001cb126c9528 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001cb126c9560 .param/l "j" 0 4 12, C4<000010>;
P_000001cb126c9598 .param/l "jal" 0 4 12, C4<000011>;
P_000001cb126c95d0 .param/l "jr" 0 4 6, C4<001000>;
P_000001cb126c9608 .param/l "lw" 0 4 8, C4<100011>;
P_000001cb126c9640 .param/l "nor_" 0 4 5, C4<100111>;
P_000001cb126c9678 .param/l "or_" 0 4 5, C4<100101>;
P_000001cb126c96b0 .param/l "ori" 0 4 8, C4<001101>;
P_000001cb126c96e8 .param/l "sgt" 0 4 6, C4<101011>;
P_000001cb126c9720 .param/l "sll" 0 4 6, C4<000000>;
P_000001cb126c9758 .param/l "slt" 0 4 5, C4<101010>;
P_000001cb126c9790 .param/l "slti" 0 4 8, C4<101010>;
P_000001cb126c97c8 .param/l "srl" 0 4 6, C4<000010>;
P_000001cb126c9800 .param/l "sub" 0 4 5, C4<100010>;
P_000001cb126c9838 .param/l "subu" 0 4 5, C4<100011>;
P_000001cb126c9870 .param/l "sw" 0 4 8, C4<101011>;
P_000001cb126c98a8 .param/l "xor_" 0 4 5, C4<100110>;
P_000001cb126c98e0 .param/l "xori" 0 4 8, C4<001110>;
L_000001cb126bda40 .functor NOT 1, v000001cb12732e80_0, C4<0>, C4<0>, C4<0>;
L_000001cb126bdc00 .functor NOT 1, v000001cb12732e80_0, C4<0>, C4<0>, C4<0>;
L_000001cb126bd730 .functor NOT 1, v000001cb12732e80_0, C4<0>, C4<0>, C4<0>;
L_000001cb126bdea0 .functor NOT 1, v000001cb12732e80_0, C4<0>, C4<0>, C4<0>;
L_000001cb126be1b0 .functor NOT 1, v000001cb12732e80_0, C4<0>, C4<0>, C4<0>;
L_000001cb126be0d0 .functor NOT 1, v000001cb12732e80_0, C4<0>, C4<0>, C4<0>;
L_000001cb126bde30 .functor NOT 1, v000001cb12732e80_0, C4<0>, C4<0>, C4<0>;
L_000001cb126bdc70 .functor NOT 1, v000001cb12732e80_0, C4<0>, C4<0>, C4<0>;
L_000001cb126bdb20 .functor OR 1, v000001cb12733920_0, v000001cb12718130_0, C4<0>, C4<0>;
L_000001cb12790e80 .functor OR 1, L_000001cb1277d770, L_000001cb1277cd70, C4<0>, C4<0>;
L_000001cb12790b70 .functor AND 1, L_000001cb1277e490, L_000001cb1277ce10, C4<1>, C4<1>;
L_000001cb12790ef0 .functor NOT 1, v000001cb12732e80_0, C4<0>, C4<0>, C4<0>;
L_000001cb12791270 .functor OR 1, L_000001cb1277fd90, L_000001cb12780470, C4<0>, C4<0>;
L_000001cb127912e0 .functor OR 1, L_000001cb12791270, L_000001cb1277efd0, C4<0>, C4<0>;
L_000001cb12791200 .functor OR 1, L_000001cb1277f070, L_000001cb1277f1b0, C4<0>, C4<0>;
L_000001cb127914a0 .functor AND 1, L_000001cb1277ef30, L_000001cb12791200, C4<1>, C4<1>;
L_000001cb12790d30 .functor OR 1, L_000001cb12796620, L_000001cb12795cc0, C4<0>, C4<0>;
L_000001cb12791120 .functor AND 1, L_000001cb1277f7f0, L_000001cb12790d30, C4<1>, C4<1>;
v000001cb127284a0_0 .net "ALUOp", 3 0, v000001cb1261b6b0_0;  1 drivers
v000001cb12727b40_0 .net "ALUResult", 31 0, v000001cb12728a40_0;  1 drivers
v000001cb12727d20_0 .net "ALUSrc", 0 0, v000001cb126077a0_0;  1 drivers
v000001cb12727a00_0 .net "ALUin2", 31 0, L_000001cb1277f6b0;  1 drivers
v000001cb12727fa0_0 .net "MemReadEn", 0 0, v000001cb12607840_0;  1 drivers
v000001cb12728040_0 .net "MemWriteEn", 0 0, v000001cb12719670_0;  1 drivers
v000001cb127280e0_0 .net "MemtoReg", 0 0, v000001cb12718810_0;  1 drivers
v000001cb12728220_0 .net "PC", 31 0, v000001cb12728cc0_0;  alias, 1 drivers
v000001cb12729580_0 .net "PCPlus1", 31 0, L_000001cb1277ca50;  1 drivers
v000001cb127285e0_0 .net "PCsrc", 1 0, v000001cb12728e00_0;  1 drivers
v000001cb12728f40_0 .net "RegDst", 0 0, v000001cb12719df0_0;  1 drivers
v000001cb127287c0_0 .net "RegWriteEn", 0 0, v000001cb12719e90_0;  1 drivers
v000001cb127282c0_0 .net "WriteRegister", 4 0, L_000001cb127803d0;  1 drivers
v000001cb12728900_0 .net *"_ivl_0", 0 0, L_000001cb126bda40;  1 drivers
L_000001cb12734670 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cb12728720_0 .net/2u *"_ivl_10", 4 0, L_000001cb12734670;  1 drivers
L_000001cb12735480 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb12729260_0 .net *"_ivl_101", 15 0, L_000001cb12735480;  1 drivers
v000001cb127293a0_0 .net *"_ivl_102", 31 0, L_000001cb1277dc70;  1 drivers
L_000001cb127354c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb12729620_0 .net *"_ivl_105", 25 0, L_000001cb127354c8;  1 drivers
L_000001cb12735510 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb12727780_0 .net/2u *"_ivl_106", 31 0, L_000001cb12735510;  1 drivers
v000001cb12728540_0 .net *"_ivl_108", 0 0, L_000001cb1277e490;  1 drivers
L_000001cb12735558 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001cb127289a0_0 .net/2u *"_ivl_110", 5 0, L_000001cb12735558;  1 drivers
v000001cb1272e160_0 .net *"_ivl_112", 0 0, L_000001cb1277ce10;  1 drivers
v000001cb1272e660_0 .net *"_ivl_115", 0 0, L_000001cb12790b70;  1 drivers
v000001cb1272f7e0_0 .net *"_ivl_116", 47 0, L_000001cb1277dd10;  1 drivers
L_000001cb127355a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb1272f4c0_0 .net *"_ivl_119", 15 0, L_000001cb127355a0;  1 drivers
L_000001cb127346b8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cb1272e8e0_0 .net/2u *"_ivl_12", 5 0, L_000001cb127346b8;  1 drivers
v000001cb1272f560_0 .net *"_ivl_120", 47 0, L_000001cb1277d270;  1 drivers
L_000001cb127355e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb1272dee0_0 .net *"_ivl_123", 15 0, L_000001cb127355e8;  1 drivers
v000001cb1272fa60_0 .net *"_ivl_125", 0 0, L_000001cb1277d310;  1 drivers
v000001cb1272ed40_0 .net *"_ivl_126", 31 0, L_000001cb1277e530;  1 drivers
v000001cb1272f600_0 .net *"_ivl_128", 47 0, L_000001cb1277e5d0;  1 drivers
v000001cb1272f1a0_0 .net *"_ivl_130", 47 0, L_000001cb1277fb10;  1 drivers
v000001cb1272ea20_0 .net *"_ivl_132", 47 0, L_000001cb1277fbb0;  1 drivers
v000001cb1272f100_0 .net *"_ivl_134", 47 0, L_000001cb1277f430;  1 drivers
L_000001cb12735630 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cb1272fc40_0 .net/2u *"_ivl_138", 1 0, L_000001cb12735630;  1 drivers
v000001cb1272e980_0 .net *"_ivl_14", 0 0, L_000001cb12733c40;  1 drivers
v000001cb1272f2e0_0 .net *"_ivl_140", 0 0, L_000001cb1277f390;  1 drivers
L_000001cb12735678 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cb1272eac0_0 .net/2u *"_ivl_142", 1 0, L_000001cb12735678;  1 drivers
v000001cb1272e7a0_0 .net *"_ivl_144", 0 0, L_000001cb127800b0;  1 drivers
L_000001cb127356c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001cb1272f6a0_0 .net/2u *"_ivl_146", 1 0, L_000001cb127356c0;  1 drivers
v000001cb1272ede0_0 .net *"_ivl_148", 0 0, L_000001cb12780330;  1 drivers
L_000001cb12735708 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001cb1272f380_0 .net/2u *"_ivl_150", 31 0, L_000001cb12735708;  1 drivers
L_000001cb12735750 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001cb1272eb60_0 .net/2u *"_ivl_152", 31 0, L_000001cb12735750;  1 drivers
v000001cb1272e200_0 .net *"_ivl_154", 31 0, L_000001cb1277f890;  1 drivers
v000001cb1272f740_0 .net *"_ivl_156", 31 0, L_000001cb12780150;  1 drivers
L_000001cb12734700 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001cb1272f880_0 .net/2u *"_ivl_16", 4 0, L_000001cb12734700;  1 drivers
v000001cb1272e020_0 .net *"_ivl_160", 0 0, L_000001cb12790ef0;  1 drivers
L_000001cb127357e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb1272e520_0 .net/2u *"_ivl_162", 31 0, L_000001cb127357e0;  1 drivers
L_000001cb127358b8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001cb1272e340_0 .net/2u *"_ivl_166", 5 0, L_000001cb127358b8;  1 drivers
v000001cb1272f920_0 .net *"_ivl_168", 0 0, L_000001cb1277fd90;  1 drivers
L_000001cb12735900 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001cb1272e5c0_0 .net/2u *"_ivl_170", 5 0, L_000001cb12735900;  1 drivers
v000001cb1272f420_0 .net *"_ivl_172", 0 0, L_000001cb12780470;  1 drivers
v000001cb1272e700_0 .net *"_ivl_175", 0 0, L_000001cb12791270;  1 drivers
L_000001cb12735948 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001cb1272f9c0_0 .net/2u *"_ivl_176", 5 0, L_000001cb12735948;  1 drivers
v000001cb1272fb00_0 .net *"_ivl_178", 0 0, L_000001cb1277efd0;  1 drivers
v000001cb1272e2a0_0 .net *"_ivl_181", 0 0, L_000001cb127912e0;  1 drivers
L_000001cb12735990 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb1272e0c0_0 .net/2u *"_ivl_182", 15 0, L_000001cb12735990;  1 drivers
v000001cb1272eca0_0 .net *"_ivl_184", 31 0, L_000001cb1277f4d0;  1 drivers
v000001cb1272ef20_0 .net *"_ivl_187", 0 0, L_000001cb12780010;  1 drivers
v000001cb1272ec00_0 .net *"_ivl_188", 15 0, L_000001cb1277f750;  1 drivers
v000001cb1272f240_0 .net *"_ivl_19", 4 0, L_000001cb12732660;  1 drivers
v000001cb1272e840_0 .net *"_ivl_190", 31 0, L_000001cb1277fed0;  1 drivers
v000001cb1272fba0_0 .net *"_ivl_194", 31 0, L_000001cb1277ee90;  1 drivers
L_000001cb127359d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb1272ee80_0 .net *"_ivl_197", 25 0, L_000001cb127359d8;  1 drivers
L_000001cb12735a20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb1272efc0_0 .net/2u *"_ivl_198", 31 0, L_000001cb12735a20;  1 drivers
L_000001cb12734628 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cb1272f060_0 .net/2u *"_ivl_2", 5 0, L_000001cb12734628;  1 drivers
v000001cb1272fce0_0 .net *"_ivl_20", 4 0, L_000001cb12733240;  1 drivers
v000001cb1272de40_0 .net *"_ivl_200", 0 0, L_000001cb1277ef30;  1 drivers
L_000001cb12735a68 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cb1272df80_0 .net/2u *"_ivl_202", 5 0, L_000001cb12735a68;  1 drivers
v000001cb1272e3e0_0 .net *"_ivl_204", 0 0, L_000001cb1277f070;  1 drivers
L_000001cb12735ab0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001cb1272e480_0 .net/2u *"_ivl_206", 5 0, L_000001cb12735ab0;  1 drivers
v000001cb12731580_0 .net *"_ivl_208", 0 0, L_000001cb1277f1b0;  1 drivers
v000001cb12731620_0 .net *"_ivl_211", 0 0, L_000001cb12791200;  1 drivers
v000001cb12730b80_0 .net *"_ivl_213", 0 0, L_000001cb127914a0;  1 drivers
L_000001cb12735af8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cb12732520_0 .net/2u *"_ivl_214", 5 0, L_000001cb12735af8;  1 drivers
v000001cb127300e0_0 .net *"_ivl_216", 0 0, L_000001cb1277f2f0;  1 drivers
L_000001cb12735b40 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cb12731bc0_0 .net/2u *"_ivl_218", 31 0, L_000001cb12735b40;  1 drivers
v000001cb12732480_0 .net *"_ivl_220", 31 0, L_000001cb1277f570;  1 drivers
v000001cb127325c0_0 .net *"_ivl_224", 31 0, L_000001cb1277f9d0;  1 drivers
L_000001cb12735b88 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb12730720_0 .net *"_ivl_227", 25 0, L_000001cb12735b88;  1 drivers
L_000001cb12735bd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb127319e0_0 .net/2u *"_ivl_228", 31 0, L_000001cb12735bd0;  1 drivers
v000001cb12731a80_0 .net *"_ivl_230", 0 0, L_000001cb1277f7f0;  1 drivers
L_000001cb12735c18 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cb127320c0_0 .net/2u *"_ivl_232", 5 0, L_000001cb12735c18;  1 drivers
v000001cb12731080_0 .net *"_ivl_234", 0 0, L_000001cb12796620;  1 drivers
L_000001cb12735c60 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001cb12731440_0 .net/2u *"_ivl_236", 5 0, L_000001cb12735c60;  1 drivers
v000001cb12730ae0_0 .net *"_ivl_238", 0 0, L_000001cb12795cc0;  1 drivers
v000001cb127314e0_0 .net *"_ivl_24", 0 0, L_000001cb126bd730;  1 drivers
v000001cb12731f80_0 .net *"_ivl_241", 0 0, L_000001cb12790d30;  1 drivers
v000001cb12730d60_0 .net *"_ivl_243", 0 0, L_000001cb12791120;  1 drivers
L_000001cb12735ca8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cb12732020_0 .net/2u *"_ivl_244", 5 0, L_000001cb12735ca8;  1 drivers
v000001cb12731b20_0 .net *"_ivl_246", 0 0, L_000001cb127963a0;  1 drivers
v000001cb12732200_0 .net *"_ivl_248", 31 0, L_000001cb12795b80;  1 drivers
L_000001cb12734748 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cb127318a0_0 .net/2u *"_ivl_26", 4 0, L_000001cb12734748;  1 drivers
v000001cb12732160_0 .net *"_ivl_29", 4 0, L_000001cb1277de50;  1 drivers
v000001cb12731760_0 .net *"_ivl_32", 0 0, L_000001cb126bdea0;  1 drivers
L_000001cb12734790 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cb12730e00_0 .net/2u *"_ivl_34", 4 0, L_000001cb12734790;  1 drivers
v000001cb12731120_0 .net *"_ivl_37", 4 0, L_000001cb1277ccd0;  1 drivers
v000001cb127311c0_0 .net *"_ivl_40", 0 0, L_000001cb126be1b0;  1 drivers
L_000001cb127347d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb1272ffa0_0 .net/2u *"_ivl_42", 15 0, L_000001cb127347d8;  1 drivers
v000001cb12730ea0_0 .net *"_ivl_45", 15 0, L_000001cb1277ead0;  1 drivers
v000001cb12730c20_0 .net *"_ivl_48", 0 0, L_000001cb126be0d0;  1 drivers
v000001cb12731940_0 .net *"_ivl_5", 5 0, L_000001cb12733060;  1 drivers
L_000001cb12734820 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb12732340_0 .net/2u *"_ivl_50", 36 0, L_000001cb12734820;  1 drivers
L_000001cb12734868 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb12731260_0 .net/2u *"_ivl_52", 31 0, L_000001cb12734868;  1 drivers
v000001cb127323e0_0 .net *"_ivl_55", 4 0, L_000001cb1277d6d0;  1 drivers
v000001cb12731ee0_0 .net *"_ivl_56", 36 0, L_000001cb1277edf0;  1 drivers
v000001cb127316c0_0 .net *"_ivl_58", 36 0, L_000001cb1277cf50;  1 drivers
v000001cb12731c60_0 .net *"_ivl_62", 0 0, L_000001cb126bde30;  1 drivers
L_000001cb127348b0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cb127322a0_0 .net/2u *"_ivl_64", 5 0, L_000001cb127348b0;  1 drivers
v000001cb12730a40_0 .net *"_ivl_67", 5 0, L_000001cb1277e8f0;  1 drivers
v000001cb127313a0_0 .net *"_ivl_70", 0 0, L_000001cb126bdc70;  1 drivers
L_000001cb127348f8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb12730cc0_0 .net/2u *"_ivl_72", 57 0, L_000001cb127348f8;  1 drivers
L_000001cb12734940 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb1272fe60_0 .net/2u *"_ivl_74", 31 0, L_000001cb12734940;  1 drivers
v000001cb1272ff00_0 .net *"_ivl_77", 25 0, L_000001cb1277e850;  1 drivers
v000001cb127304a0_0 .net *"_ivl_78", 57 0, L_000001cb1277d090;  1 drivers
v000001cb12730900_0 .net *"_ivl_8", 0 0, L_000001cb126bdc00;  1 drivers
v000001cb12731800_0 .net *"_ivl_80", 57 0, L_000001cb1277cff0;  1 drivers
L_000001cb127353a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cb12731d00_0 .net/2u *"_ivl_84", 31 0, L_000001cb127353a8;  1 drivers
L_000001cb127353f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cb12731300_0 .net/2u *"_ivl_88", 5 0, L_000001cb127353f0;  1 drivers
v000001cb12731da0_0 .net *"_ivl_90", 0 0, L_000001cb1277d770;  1 drivers
L_000001cb12735438 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001cb12730f40_0 .net/2u *"_ivl_92", 5 0, L_000001cb12735438;  1 drivers
v000001cb12731e40_0 .net *"_ivl_94", 0 0, L_000001cb1277cd70;  1 drivers
v000001cb12730040_0 .net *"_ivl_97", 0 0, L_000001cb12790e80;  1 drivers
v000001cb12730220_0 .net *"_ivl_98", 47 0, L_000001cb1277dbd0;  1 drivers
v000001cb12730180_0 .net "adderResult", 31 0, L_000001cb1277ff70;  1 drivers
v000001cb127302c0_0 .net "address", 31 0, L_000001cb1277d590;  1 drivers
v000001cb12730360_0 .net "clk", 0 0, L_000001cb126bdb20;  alias, 1 drivers
v000001cb12730fe0_0 .var "cycles_consumed", 31 0;
v000001cb12730400_0 .net "excep_flag", 0 0, L_000001cb1277e3f0;  1 drivers
v000001cb12730540_0 .net "extImm", 31 0, L_000001cb1277f250;  1 drivers
v000001cb127305e0_0 .net "funct", 5 0, L_000001cb1277d8b0;  1 drivers
v000001cb12730680_0 .net "hlt", 0 0, v000001cb12718130_0;  1 drivers
v000001cb127307c0_0 .net "imm", 15 0, L_000001cb1277ed50;  1 drivers
v000001cb12730860_0 .net "immediate", 31 0, L_000001cb1277f610;  1 drivers
v000001cb127309a0_0 .net "input_clk", 0 0, v000001cb12733920_0;  1 drivers
v000001cb127331a0_0 .net "instruction", 31 0, L_000001cb12780510;  1 drivers
v000001cb127336a0_0 .net "memoryReadData", 31 0, v000001cb12728ea0_0;  1 drivers
v000001cb127334c0_0 .net "nextPC", 31 0, L_000001cb1277f930;  1 drivers
v000001cb127332e0_0 .net "opcode", 5 0, L_000001cb12733ba0;  1 drivers
v000001cb12733420_0 .net "rd", 4 0, L_000001cb1277ddb0;  1 drivers
v000001cb12732f20_0 .net "readData1", 31 0, L_000001cb12790710;  1 drivers
v000001cb12733600_0 .net "readData1_w", 31 0, L_000001cb12797020;  1 drivers
v000001cb12733560_0 .net "readData2", 31 0, L_000001cb12791430;  1 drivers
v000001cb127328e0_0 .net "regs0", 31 0, L_000001cb12790940;  alias, 1 drivers
v000001cb12732c00_0 .net "regs1", 31 0, L_000001cb12790cc0;  alias, 1 drivers
v000001cb12732700_0 .net "regs2", 31 0, L_000001cb127909b0;  alias, 1 drivers
v000001cb12733a60_0 .net "regs3", 31 0, L_000001cb12790b00;  alias, 1 drivers
v000001cb12733b00_0 .net "regs4", 31 0, L_000001cb12790fd0;  alias, 1 drivers
v000001cb12732980_0 .net "regs5", 31 0, L_000001cb127910b0;  alias, 1 drivers
v000001cb12732a20_0 .net "rs", 4 0, L_000001cb1277d810;  1 drivers
v000001cb12732ac0_0 .net "rst", 0 0, v000001cb12732e80_0;  1 drivers
v000001cb12733100_0 .net "rt", 4 0, L_000001cb1277d9f0;  1 drivers
v000001cb12733740_0 .net "shamt", 31 0, L_000001cb1277db30;  1 drivers
v000001cb127337e0_0 .net "wire_instruction", 31 0, L_000001cb127908d0;  1 drivers
v000001cb12732fc0_0 .net "writeData", 31 0, L_000001cb12796440;  1 drivers
v000001cb12733880_0 .net "zero", 0 0, L_000001cb12797340;  1 drivers
L_000001cb12733060 .part L_000001cb12780510, 26, 6;
L_000001cb12733ba0 .functor MUXZ 6, L_000001cb12733060, L_000001cb12734628, L_000001cb126bda40, C4<>;
L_000001cb12733c40 .cmp/eq 6, L_000001cb12733ba0, L_000001cb127346b8;
L_000001cb12732660 .part L_000001cb12780510, 11, 5;
L_000001cb12733240 .functor MUXZ 5, L_000001cb12732660, L_000001cb12734700, L_000001cb12733c40, C4<>;
L_000001cb1277ddb0 .functor MUXZ 5, L_000001cb12733240, L_000001cb12734670, L_000001cb126bdc00, C4<>;
L_000001cb1277de50 .part L_000001cb12780510, 21, 5;
L_000001cb1277d810 .functor MUXZ 5, L_000001cb1277de50, L_000001cb12734748, L_000001cb126bd730, C4<>;
L_000001cb1277ccd0 .part L_000001cb12780510, 16, 5;
L_000001cb1277d9f0 .functor MUXZ 5, L_000001cb1277ccd0, L_000001cb12734790, L_000001cb126bdea0, C4<>;
L_000001cb1277ead0 .part L_000001cb12780510, 0, 16;
L_000001cb1277ed50 .functor MUXZ 16, L_000001cb1277ead0, L_000001cb127347d8, L_000001cb126be1b0, C4<>;
L_000001cb1277d6d0 .part L_000001cb12780510, 6, 5;
L_000001cb1277edf0 .concat [ 5 32 0 0], L_000001cb1277d6d0, L_000001cb12734868;
L_000001cb1277cf50 .functor MUXZ 37, L_000001cb1277edf0, L_000001cb12734820, L_000001cb126be0d0, C4<>;
L_000001cb1277db30 .part L_000001cb1277cf50, 0, 32;
L_000001cb1277e8f0 .part L_000001cb12780510, 0, 6;
L_000001cb1277d8b0 .functor MUXZ 6, L_000001cb1277e8f0, L_000001cb127348b0, L_000001cb126bde30, C4<>;
L_000001cb1277e850 .part L_000001cb12780510, 0, 26;
L_000001cb1277d090 .concat [ 26 32 0 0], L_000001cb1277e850, L_000001cb12734940;
L_000001cb1277cff0 .functor MUXZ 58, L_000001cb1277d090, L_000001cb127348f8, L_000001cb126bdc70, C4<>;
L_000001cb1277d590 .part L_000001cb1277cff0, 0, 32;
L_000001cb1277ca50 .arith/sum 32, v000001cb12728cc0_0, L_000001cb127353a8;
L_000001cb1277d770 .cmp/eq 6, L_000001cb12733ba0, L_000001cb127353f0;
L_000001cb1277cd70 .cmp/eq 6, L_000001cb12733ba0, L_000001cb12735438;
L_000001cb1277dbd0 .concat [ 32 16 0 0], L_000001cb1277d590, L_000001cb12735480;
L_000001cb1277dc70 .concat [ 6 26 0 0], L_000001cb12733ba0, L_000001cb127354c8;
L_000001cb1277e490 .cmp/eq 32, L_000001cb1277dc70, L_000001cb12735510;
L_000001cb1277ce10 .cmp/eq 6, L_000001cb1277d8b0, L_000001cb12735558;
L_000001cb1277dd10 .concat [ 32 16 0 0], L_000001cb12790710, L_000001cb127355a0;
L_000001cb1277d270 .concat [ 32 16 0 0], v000001cb12728cc0_0, L_000001cb127355e8;
L_000001cb1277d310 .part L_000001cb1277ed50, 15, 1;
LS_000001cb1277e530_0_0 .concat [ 1 1 1 1], L_000001cb1277d310, L_000001cb1277d310, L_000001cb1277d310, L_000001cb1277d310;
LS_000001cb1277e530_0_4 .concat [ 1 1 1 1], L_000001cb1277d310, L_000001cb1277d310, L_000001cb1277d310, L_000001cb1277d310;
LS_000001cb1277e530_0_8 .concat [ 1 1 1 1], L_000001cb1277d310, L_000001cb1277d310, L_000001cb1277d310, L_000001cb1277d310;
LS_000001cb1277e530_0_12 .concat [ 1 1 1 1], L_000001cb1277d310, L_000001cb1277d310, L_000001cb1277d310, L_000001cb1277d310;
LS_000001cb1277e530_0_16 .concat [ 1 1 1 1], L_000001cb1277d310, L_000001cb1277d310, L_000001cb1277d310, L_000001cb1277d310;
LS_000001cb1277e530_0_20 .concat [ 1 1 1 1], L_000001cb1277d310, L_000001cb1277d310, L_000001cb1277d310, L_000001cb1277d310;
LS_000001cb1277e530_0_24 .concat [ 1 1 1 1], L_000001cb1277d310, L_000001cb1277d310, L_000001cb1277d310, L_000001cb1277d310;
LS_000001cb1277e530_0_28 .concat [ 1 1 1 1], L_000001cb1277d310, L_000001cb1277d310, L_000001cb1277d310, L_000001cb1277d310;
LS_000001cb1277e530_1_0 .concat [ 4 4 4 4], LS_000001cb1277e530_0_0, LS_000001cb1277e530_0_4, LS_000001cb1277e530_0_8, LS_000001cb1277e530_0_12;
LS_000001cb1277e530_1_4 .concat [ 4 4 4 4], LS_000001cb1277e530_0_16, LS_000001cb1277e530_0_20, LS_000001cb1277e530_0_24, LS_000001cb1277e530_0_28;
L_000001cb1277e530 .concat [ 16 16 0 0], LS_000001cb1277e530_1_0, LS_000001cb1277e530_1_4;
L_000001cb1277e5d0 .concat [ 16 32 0 0], L_000001cb1277ed50, L_000001cb1277e530;
L_000001cb1277fb10 .arith/sum 48, L_000001cb1277d270, L_000001cb1277e5d0;
L_000001cb1277fbb0 .functor MUXZ 48, L_000001cb1277fb10, L_000001cb1277dd10, L_000001cb12790b70, C4<>;
L_000001cb1277f430 .functor MUXZ 48, L_000001cb1277fbb0, L_000001cb1277dbd0, L_000001cb12790e80, C4<>;
L_000001cb1277ff70 .part L_000001cb1277f430, 0, 32;
L_000001cb1277f390 .cmp/eq 2, v000001cb12728e00_0, L_000001cb12735630;
L_000001cb127800b0 .cmp/eq 2, v000001cb12728e00_0, L_000001cb12735678;
L_000001cb12780330 .cmp/eq 2, v000001cb12728e00_0, L_000001cb127356c0;
L_000001cb1277f890 .functor MUXZ 32, L_000001cb12735750, L_000001cb12735708, L_000001cb12780330, C4<>;
L_000001cb12780150 .functor MUXZ 32, L_000001cb1277f890, L_000001cb1277ff70, L_000001cb127800b0, C4<>;
L_000001cb1277f930 .functor MUXZ 32, L_000001cb12780150, L_000001cb1277ca50, L_000001cb1277f390, C4<>;
L_000001cb12780510 .functor MUXZ 32, L_000001cb127908d0, L_000001cb127357e0, L_000001cb12790ef0, C4<>;
L_000001cb1277fd90 .cmp/eq 6, L_000001cb12733ba0, L_000001cb127358b8;
L_000001cb12780470 .cmp/eq 6, L_000001cb12733ba0, L_000001cb12735900;
L_000001cb1277efd0 .cmp/eq 6, L_000001cb12733ba0, L_000001cb12735948;
L_000001cb1277f4d0 .concat [ 16 16 0 0], L_000001cb1277ed50, L_000001cb12735990;
L_000001cb12780010 .part L_000001cb1277ed50, 15, 1;
LS_000001cb1277f750_0_0 .concat [ 1 1 1 1], L_000001cb12780010, L_000001cb12780010, L_000001cb12780010, L_000001cb12780010;
LS_000001cb1277f750_0_4 .concat [ 1 1 1 1], L_000001cb12780010, L_000001cb12780010, L_000001cb12780010, L_000001cb12780010;
LS_000001cb1277f750_0_8 .concat [ 1 1 1 1], L_000001cb12780010, L_000001cb12780010, L_000001cb12780010, L_000001cb12780010;
LS_000001cb1277f750_0_12 .concat [ 1 1 1 1], L_000001cb12780010, L_000001cb12780010, L_000001cb12780010, L_000001cb12780010;
L_000001cb1277f750 .concat [ 4 4 4 4], LS_000001cb1277f750_0_0, LS_000001cb1277f750_0_4, LS_000001cb1277f750_0_8, LS_000001cb1277f750_0_12;
L_000001cb1277fed0 .concat [ 16 16 0 0], L_000001cb1277ed50, L_000001cb1277f750;
L_000001cb1277f250 .functor MUXZ 32, L_000001cb1277fed0, L_000001cb1277f4d0, L_000001cb127912e0, C4<>;
L_000001cb1277ee90 .concat [ 6 26 0 0], L_000001cb12733ba0, L_000001cb127359d8;
L_000001cb1277ef30 .cmp/eq 32, L_000001cb1277ee90, L_000001cb12735a20;
L_000001cb1277f070 .cmp/eq 6, L_000001cb1277d8b0, L_000001cb12735a68;
L_000001cb1277f1b0 .cmp/eq 6, L_000001cb1277d8b0, L_000001cb12735ab0;
L_000001cb1277f2f0 .cmp/eq 6, L_000001cb12733ba0, L_000001cb12735af8;
L_000001cb1277f570 .functor MUXZ 32, L_000001cb1277f250, L_000001cb12735b40, L_000001cb1277f2f0, C4<>;
L_000001cb1277f610 .functor MUXZ 32, L_000001cb1277f570, L_000001cb1277db30, L_000001cb127914a0, C4<>;
L_000001cb1277f9d0 .concat [ 6 26 0 0], L_000001cb12733ba0, L_000001cb12735b88;
L_000001cb1277f7f0 .cmp/eq 32, L_000001cb1277f9d0, L_000001cb12735bd0;
L_000001cb12796620 .cmp/eq 6, L_000001cb1277d8b0, L_000001cb12735c18;
L_000001cb12795cc0 .cmp/eq 6, L_000001cb1277d8b0, L_000001cb12735c60;
L_000001cb127963a0 .cmp/eq 6, L_000001cb12733ba0, L_000001cb12735ca8;
L_000001cb12795b80 .functor MUXZ 32, L_000001cb12790710, v000001cb12728cc0_0, L_000001cb127963a0, C4<>;
L_000001cb12797020 .functor MUXZ 32, L_000001cb12795b80, L_000001cb12791430, L_000001cb12791120, C4<>;
S_000001cb126c68e0 .scope module, "ALUMux" "mux2x1" 3 95, 5 1 0, S_000001cb126c6750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001cb126b1f10 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001cb12790be0 .functor NOT 1, v000001cb126077a0_0, C4<0>, C4<0>, C4<0>;
v000001cb1261c290_0 .net *"_ivl_0", 0 0, L_000001cb12790be0;  1 drivers
v000001cb1261b070_0 .net "in1", 31 0, L_000001cb12791430;  alias, 1 drivers
v000001cb1261c330_0 .net "in2", 31 0, L_000001cb1277f610;  alias, 1 drivers
v000001cb1261b570_0 .net "out", 31 0, L_000001cb1277f6b0;  alias, 1 drivers
v000001cb1261c5b0_0 .net "s", 0 0, v000001cb126077a0_0;  alias, 1 drivers
L_000001cb1277f6b0 .functor MUXZ 32, L_000001cb1277f610, L_000001cb12791430, L_000001cb12790be0, C4<>;
S_000001cb125bb6b0 .scope module, "CU" "controlUnit" 3 79, 6 1 0, S_000001cb126c6750;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001cb127179a0 .param/l "RType" 0 4 2, C4<000000>;
P_000001cb127179d8 .param/l "add" 0 4 5, C4<100000>;
P_000001cb12717a10 .param/l "addi" 0 4 8, C4<001000>;
P_000001cb12717a48 .param/l "addu" 0 4 5, C4<100001>;
P_000001cb12717a80 .param/l "and_" 0 4 5, C4<100100>;
P_000001cb12717ab8 .param/l "andi" 0 4 8, C4<001100>;
P_000001cb12717af0 .param/l "beq" 0 4 10, C4<000100>;
P_000001cb12717b28 .param/l "bge" 0 4 10, C4<001010>;
P_000001cb12717b60 .param/l "bgt" 0 4 10, C4<001001>;
P_000001cb12717b98 .param/l "ble" 0 4 10, C4<000111>;
P_000001cb12717bd0 .param/l "blt" 0 4 10, C4<000110>;
P_000001cb12717c08 .param/l "bne" 0 4 10, C4<000101>;
P_000001cb12717c40 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001cb12717c78 .param/l "j" 0 4 12, C4<000010>;
P_000001cb12717cb0 .param/l "jal" 0 4 12, C4<000011>;
P_000001cb12717ce8 .param/l "jr" 0 4 6, C4<001000>;
P_000001cb12717d20 .param/l "lw" 0 4 8, C4<100011>;
P_000001cb12717d58 .param/l "nor_" 0 4 5, C4<100111>;
P_000001cb12717d90 .param/l "or_" 0 4 5, C4<100101>;
P_000001cb12717dc8 .param/l "ori" 0 4 8, C4<001101>;
P_000001cb12717e00 .param/l "sgt" 0 4 6, C4<101011>;
P_000001cb12717e38 .param/l "sll" 0 4 6, C4<000000>;
P_000001cb12717e70 .param/l "slt" 0 4 5, C4<101010>;
P_000001cb12717ea8 .param/l "slti" 0 4 8, C4<101010>;
P_000001cb12717ee0 .param/l "srl" 0 4 6, C4<000010>;
P_000001cb12717f18 .param/l "sub" 0 4 5, C4<100010>;
P_000001cb12717f50 .param/l "subu" 0 4 5, C4<100011>;
P_000001cb12717f88 .param/l "sw" 0 4 8, C4<101011>;
P_000001cb12717fc0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001cb12717ff8 .param/l "xori" 0 4 8, C4<001110>;
v000001cb1261b6b0_0 .var "ALUOp", 3 0;
v000001cb126077a0_0 .var "ALUSrc", 0 0;
v000001cb12607840_0 .var "MemReadEn", 0 0;
v000001cb12719670_0 .var "MemWriteEn", 0 0;
v000001cb12718810_0 .var "MemtoReg", 0 0;
v000001cb12719df0_0 .var "RegDst", 0 0;
v000001cb12719e90_0 .var "RegWriteEn", 0 0;
v000001cb127190d0_0 .net "funct", 5 0, L_000001cb1277d8b0;  alias, 1 drivers
v000001cb12718130_0 .var "hlt", 0 0;
v000001cb12718950_0 .net "opcode", 5 0, L_000001cb12733ba0;  alias, 1 drivers
v000001cb12718a90_0 .net "rst", 0 0, v000001cb12732e80_0;  alias, 1 drivers
E_000001cb126b1390 .event anyedge, v000001cb12718a90_0, v000001cb12718950_0, v000001cb127190d0_0;
S_000001cb125bb840 .scope module, "EDU" "exception_detect_unit" 3 56, 7 3 0, S_000001cb126c6750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 6 "funct";
    .port_info 3 /OUTPUT 1 "excep_flag";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
P_000001cb1271a050 .param/l "RType" 0 4 2, C4<000000>;
P_000001cb1271a088 .param/l "add" 0 4 5, C4<100000>;
P_000001cb1271a0c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001cb1271a0f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001cb1271a130 .param/l "and_" 0 4 5, C4<100100>;
P_000001cb1271a168 .param/l "andi" 0 4 8, C4<001100>;
P_000001cb1271a1a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001cb1271a1d8 .param/l "bge" 0 4 10, C4<001010>;
P_000001cb1271a210 .param/l "bgt" 0 4 10, C4<001001>;
P_000001cb1271a248 .param/l "ble" 0 4 10, C4<000111>;
P_000001cb1271a280 .param/l "blt" 0 4 10, C4<000110>;
P_000001cb1271a2b8 .param/l "bne" 0 4 10, C4<000101>;
P_000001cb1271a2f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001cb1271a328 .param/l "j" 0 4 12, C4<000010>;
P_000001cb1271a360 .param/l "jal" 0 4 12, C4<000011>;
P_000001cb1271a398 .param/l "jr" 0 4 6, C4<001000>;
P_000001cb1271a3d0 .param/l "lw" 0 4 8, C4<100011>;
P_000001cb1271a408 .param/l "nor_" 0 4 5, C4<100111>;
P_000001cb1271a440 .param/l "or_" 0 4 5, C4<100101>;
P_000001cb1271a478 .param/l "ori" 0 4 8, C4<001101>;
P_000001cb1271a4b0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001cb1271a4e8 .param/l "sll" 0 4 6, C4<000000>;
P_000001cb1271a520 .param/l "slt" 0 4 5, C4<101010>;
P_000001cb1271a558 .param/l "slti" 0 4 8, C4<101010>;
P_000001cb1271a590 .param/l "srl" 0 4 6, C4<000010>;
P_000001cb1271a5c8 .param/l "sub" 0 4 5, C4<100010>;
P_000001cb1271a600 .param/l "subu" 0 4 5, C4<100011>;
P_000001cb1271a638 .param/l "sw" 0 4 8, C4<101011>;
P_000001cb1271a670 .param/l "xor_" 0 4 5, C4<100110>;
P_000001cb1271a6a8 .param/l "xori" 0 4 8, C4<001110>;
L_000001cb126bdce0 .functor NOT 1, v000001cb12732e80_0, C4<0>, C4<0>, C4<0>;
L_000001cb126bdf80 .functor OR 1, L_000001cb1277e670, L_000001cb1277cb90, C4<0>, C4<0>;
L_000001cb126bd880 .functor OR 1, L_000001cb126bdf80, L_000001cb1277d630, C4<0>, C4<0>;
L_000001cb126bdd50 .functor OR 1, L_000001cb126bd880, L_000001cb1277e990, C4<0>, C4<0>;
L_000001cb126bd7a0 .functor OR 1, L_000001cb126bdd50, L_000001cb1277def0, C4<0>, C4<0>;
L_000001cb126bd3b0 .functor OR 1, L_000001cb126bd7a0, L_000001cb1277ea30, C4<0>, C4<0>;
L_000001cb126bddc0 .functor OR 1, L_000001cb126bd3b0, L_000001cb1277c690, C4<0>, C4<0>;
L_000001cb126bdff0 .functor OR 1, L_000001cb126bddc0, L_000001cb1277df90, C4<0>, C4<0>;
L_000001cb126be060 .functor OR 1, L_000001cb126bdff0, L_000001cb1277eb70, C4<0>, C4<0>;
L_000001cb126be290 .functor OR 1, L_000001cb126be060, L_000001cb1277e0d0, C4<0>, C4<0>;
L_000001cb126bd490 .functor OR 1, L_000001cb126be290, L_000001cb1277c730, C4<0>, C4<0>;
L_000001cb126bd570 .functor OR 1, L_000001cb126bd490, L_000001cb1277ec10, C4<0>, C4<0>;
L_000001cb126bd500 .functor OR 1, L_000001cb126bd570, L_000001cb1277e210, C4<0>, C4<0>;
L_000001cb126bd420 .functor OR 1, L_000001cb1277d130, L_000001cb1277c910, C4<0>, C4<0>;
L_000001cb126bd5e0 .functor OR 1, L_000001cb126bd420, L_000001cb1277da90, C4<0>, C4<0>;
L_000001cb126bd810 .functor OR 1, L_000001cb126bd5e0, L_000001cb1277d450, C4<0>, C4<0>;
L_000001cb12606090 .functor OR 1, L_000001cb126bd810, L_000001cb1277e710, C4<0>, C4<0>;
L_000001cb12790da0 .functor OR 1, L_000001cb12606090, L_000001cb1277e170, C4<0>, C4<0>;
L_000001cb12791350 .functor OR 1, L_000001cb12790da0, L_000001cb1277d3b0, C4<0>, C4<0>;
L_000001cb12791040 .functor OR 1, L_000001cb12791350, L_000001cb1277ecb0, C4<0>, C4<0>;
L_000001cb12790780 .functor OR 1, L_000001cb12791040, L_000001cb1277c870, C4<0>, C4<0>;
L_000001cb127907f0 .functor OR 1, L_000001cb12790780, L_000001cb1277cc30, C4<0>, C4<0>;
L_000001cb12790860 .functor OR 1, L_000001cb127907f0, L_000001cb1277e030, C4<0>, C4<0>;
L_000001cb12790e10 .functor OR 1, L_000001cb12790860, L_000001cb1277c7d0, C4<0>, C4<0>;
L_000001cb12790a20 .functor OR 1, L_000001cb12790e10, L_000001cb1277c9b0, C4<0>, C4<0>;
L_000001cb12790a90 .functor OR 1, L_000001cb12790a20, L_000001cb1277ceb0, C4<0>, C4<0>;
L_000001cb12790c50 .functor OR 1, L_000001cb12790a90, L_000001cb1277e2b0, C4<0>, C4<0>;
L_000001cb12790f60 .functor OR 1, L_000001cb12790c50, L_000001cb1277d4f0, C4<0>, C4<0>;
v000001cb12719850_0 .net "PC", 31 0, v000001cb12728cc0_0;  alias, 1 drivers
v000001cb127198f0_0 .net *"_ivl_0", 0 0, L_000001cb126bdce0;  1 drivers
v000001cb12718ef0_0 .net *"_ivl_10", 0 0, L_000001cb1277d950;  1 drivers
v000001cb12718770_0 .net *"_ivl_100", 0 0, L_000001cb1277c910;  1 drivers
v000001cb12718590_0 .net *"_ivl_103", 0 0, L_000001cb126bd420;  1 drivers
L_000001cb12734f28 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001cb12719ad0_0 .net/2u *"_ivl_104", 5 0, L_000001cb12734f28;  1 drivers
v000001cb12719210_0 .net *"_ivl_106", 0 0, L_000001cb1277da90;  1 drivers
v000001cb127195d0_0 .net *"_ivl_109", 0 0, L_000001cb126bd5e0;  1 drivers
L_000001cb12734f70 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001cb127188b0_0 .net/2u *"_ivl_110", 5 0, L_000001cb12734f70;  1 drivers
v000001cb12719710_0 .net *"_ivl_112", 0 0, L_000001cb1277d450;  1 drivers
v000001cb12718f90_0 .net *"_ivl_115", 0 0, L_000001cb126bd810;  1 drivers
L_000001cb12734fb8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v000001cb12719170_0 .net/2u *"_ivl_116", 5 0, L_000001cb12734fb8;  1 drivers
v000001cb127189f0_0 .net *"_ivl_118", 0 0, L_000001cb1277e710;  1 drivers
L_000001cb12734a60 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v000001cb127192b0_0 .net/2u *"_ivl_12", 5 0, L_000001cb12734a60;  1 drivers
v000001cb12719a30_0 .net *"_ivl_121", 0 0, L_000001cb12606090;  1 drivers
L_000001cb12735000 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v000001cb12718c70_0 .net/2u *"_ivl_122", 5 0, L_000001cb12735000;  1 drivers
v000001cb12719350_0 .net *"_ivl_124", 0 0, L_000001cb1277e170;  1 drivers
v000001cb12718b30_0 .net *"_ivl_127", 0 0, L_000001cb12790da0;  1 drivers
L_000001cb12735048 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v000001cb127197b0_0 .net/2u *"_ivl_128", 5 0, L_000001cb12735048;  1 drivers
v000001cb12718270_0 .net *"_ivl_130", 0 0, L_000001cb1277d3b0;  1 drivers
v000001cb12719c10_0 .net *"_ivl_133", 0 0, L_000001cb12791350;  1 drivers
L_000001cb12735090 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v000001cb12718d10_0 .net/2u *"_ivl_134", 5 0, L_000001cb12735090;  1 drivers
v000001cb12718db0_0 .net *"_ivl_136", 0 0, L_000001cb1277ecb0;  1 drivers
v000001cb12718310_0 .net *"_ivl_139", 0 0, L_000001cb12791040;  1 drivers
v000001cb12719030_0 .net *"_ivl_14", 0 0, L_000001cb1277e670;  1 drivers
L_000001cb127350d8 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v000001cb12718bd0_0 .net/2u *"_ivl_140", 5 0, L_000001cb127350d8;  1 drivers
v000001cb12718e50_0 .net *"_ivl_142", 0 0, L_000001cb1277c870;  1 drivers
v000001cb12719990_0 .net *"_ivl_145", 0 0, L_000001cb12790780;  1 drivers
L_000001cb12735120 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v000001cb127193f0_0 .net/2u *"_ivl_146", 5 0, L_000001cb12735120;  1 drivers
v000001cb12719490_0 .net *"_ivl_148", 0 0, L_000001cb1277cc30;  1 drivers
v000001cb12719b70_0 .net *"_ivl_151", 0 0, L_000001cb127907f0;  1 drivers
L_000001cb12735168 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v000001cb12719530_0 .net/2u *"_ivl_152", 5 0, L_000001cb12735168;  1 drivers
v000001cb12718630_0 .net *"_ivl_154", 0 0, L_000001cb1277e030;  1 drivers
v000001cb12719cb0_0 .net *"_ivl_157", 0 0, L_000001cb12790860;  1 drivers
L_000001cb127351b0 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v000001cb12719d50_0 .net/2u *"_ivl_158", 5 0, L_000001cb127351b0;  1 drivers
L_000001cb12734aa8 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v000001cb12719f30_0 .net/2u *"_ivl_16", 5 0, L_000001cb12734aa8;  1 drivers
v000001cb127183b0_0 .net *"_ivl_160", 0 0, L_000001cb1277c7d0;  1 drivers
v000001cb12718090_0 .net *"_ivl_163", 0 0, L_000001cb12790e10;  1 drivers
L_000001cb127351f8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001cb127181d0_0 .net/2u *"_ivl_164", 5 0, L_000001cb127351f8;  1 drivers
v000001cb12718450_0 .net *"_ivl_166", 0 0, L_000001cb1277c9b0;  1 drivers
v000001cb127184f0_0 .net *"_ivl_169", 0 0, L_000001cb12790a20;  1 drivers
L_000001cb12735240 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cb127186d0_0 .net/2u *"_ivl_170", 5 0, L_000001cb12735240;  1 drivers
v000001cb1271b1e0_0 .net *"_ivl_172", 0 0, L_000001cb1277ceb0;  1 drivers
v000001cb1271b320_0 .net *"_ivl_175", 0 0, L_000001cb12790a90;  1 drivers
L_000001cb12735288 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v000001cb1271b500_0 .net/2u *"_ivl_176", 5 0, L_000001cb12735288;  1 drivers
v000001cb1271c360_0 .net *"_ivl_178", 0 0, L_000001cb1277e2b0;  1 drivers
v000001cb1271c180_0 .net *"_ivl_18", 0 0, L_000001cb1277cb90;  1 drivers
v000001cb1271c400_0 .net *"_ivl_181", 0 0, L_000001cb12790c50;  1 drivers
L_000001cb127352d0 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v000001cb1271af60_0 .net/2u *"_ivl_182", 5 0, L_000001cb127352d0;  1 drivers
v000001cb1271ba00_0 .net *"_ivl_184", 0 0, L_000001cb1277d4f0;  1 drivers
v000001cb1271a880_0 .net *"_ivl_187", 0 0, L_000001cb12790f60;  1 drivers
L_000001cb12735318 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb1271bbe0_0 .net/2u *"_ivl_188", 0 0, L_000001cb12735318;  1 drivers
L_000001cb12735360 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cb1271b3c0_0 .net/2u *"_ivl_190", 0 0, L_000001cb12735360;  1 drivers
v000001cb1271a920_0 .net *"_ivl_192", 0 0, L_000001cb1277d1d0;  1 drivers
v000001cb1271b460_0 .net *"_ivl_194", 0 0, L_000001cb1277e350;  1 drivers
L_000001cb12734988 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb1271c2c0_0 .net/2u *"_ivl_2", 0 0, L_000001cb12734988;  1 drivers
v000001cb1271b780_0 .net *"_ivl_21", 0 0, L_000001cb126bdf80;  1 drivers
L_000001cb12734af0 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v000001cb1271a9c0_0 .net/2u *"_ivl_22", 5 0, L_000001cb12734af0;  1 drivers
v000001cb1271b8c0_0 .net *"_ivl_24", 0 0, L_000001cb1277d630;  1 drivers
v000001cb1271b000_0 .net *"_ivl_27", 0 0, L_000001cb126bd880;  1 drivers
L_000001cb12734b38 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v000001cb1271ace0_0 .net/2u *"_ivl_28", 5 0, L_000001cb12734b38;  1 drivers
v000001cb1271aba0_0 .net *"_ivl_30", 0 0, L_000001cb1277e990;  1 drivers
v000001cb1271c040_0 .net *"_ivl_33", 0 0, L_000001cb126bdd50;  1 drivers
L_000001cb12734b80 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v000001cb1271b0a0_0 .net/2u *"_ivl_34", 5 0, L_000001cb12734b80;  1 drivers
v000001cb1271ac40_0 .net *"_ivl_36", 0 0, L_000001cb1277def0;  1 drivers
v000001cb1271aec0_0 .net *"_ivl_39", 0 0, L_000001cb126bd7a0;  1 drivers
v000001cb1271aa60_0 .net *"_ivl_4", 31 0, L_000001cb1277caf0;  1 drivers
L_000001cb12734bc8 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v000001cb1271b140_0 .net/2u *"_ivl_40", 5 0, L_000001cb12734bc8;  1 drivers
v000001cb1271b5a0_0 .net *"_ivl_42", 0 0, L_000001cb1277ea30;  1 drivers
v000001cb1271b6e0_0 .net *"_ivl_45", 0 0, L_000001cb126bd3b0;  1 drivers
L_000001cb12734c10 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v000001cb1271ab00_0 .net/2u *"_ivl_46", 5 0, L_000001cb12734c10;  1 drivers
v000001cb1271b640_0 .net *"_ivl_48", 0 0, L_000001cb1277c690;  1 drivers
v000001cb1271b820_0 .net *"_ivl_51", 0 0, L_000001cb126bddc0;  1 drivers
L_000001cb12734c58 .functor BUFT 1, C4<100111>, C4<0>, C4<0>, C4<0>;
v000001cb1271b960_0 .net/2u *"_ivl_52", 5 0, L_000001cb12734c58;  1 drivers
v000001cb1271b280_0 .net *"_ivl_54", 0 0, L_000001cb1277df90;  1 drivers
v000001cb1271ad80_0 .net *"_ivl_57", 0 0, L_000001cb126bdff0;  1 drivers
L_000001cb12734ca0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cb1271baa0_0 .net/2u *"_ivl_58", 5 0, L_000001cb12734ca0;  1 drivers
v000001cb1271bc80_0 .net *"_ivl_60", 0 0, L_000001cb1277eb70;  1 drivers
v000001cb1271bb40_0 .net *"_ivl_63", 0 0, L_000001cb126be060;  1 drivers
L_000001cb12734ce8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001cb1271ae20_0 .net/2u *"_ivl_64", 5 0, L_000001cb12734ce8;  1 drivers
v000001cb1271bd20_0 .net *"_ivl_66", 0 0, L_000001cb1277e0d0;  1 drivers
v000001cb1271c4a0_0 .net *"_ivl_69", 0 0, L_000001cb126be290;  1 drivers
L_000001cb127349d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb1271bdc0_0 .net *"_ivl_7", 25 0, L_000001cb127349d0;  1 drivers
L_000001cb12734d30 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001cb1271be60_0 .net/2u *"_ivl_70", 5 0, L_000001cb12734d30;  1 drivers
v000001cb1271bf00_0 .net *"_ivl_72", 0 0, L_000001cb1277c730;  1 drivers
v000001cb1271bfa0_0 .net *"_ivl_75", 0 0, L_000001cb126bd490;  1 drivers
L_000001cb12734d78 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v000001cb1271c0e0_0 .net/2u *"_ivl_76", 5 0, L_000001cb12734d78;  1 drivers
v000001cb1271c540_0 .net *"_ivl_78", 0 0, L_000001cb1277ec10;  1 drivers
L_000001cb12734a18 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb1271c220_0 .net/2u *"_ivl_8", 31 0, L_000001cb12734a18;  1 drivers
v000001cb1271c5e0_0 .net *"_ivl_81", 0 0, L_000001cb126bd570;  1 drivers
L_000001cb12734dc0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v000001cb1271a740_0 .net/2u *"_ivl_82", 5 0, L_000001cb12734dc0;  1 drivers
v000001cb1271a7e0_0 .net *"_ivl_84", 0 0, L_000001cb1277e210;  1 drivers
v000001cb1271d8a0_0 .net *"_ivl_87", 0 0, L_000001cb126bd500;  1 drivers
L_000001cb12734e08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb1271f420_0 .net/2u *"_ivl_88", 0 0, L_000001cb12734e08;  1 drivers
L_000001cb12734e50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cb1271eb60_0 .net/2u *"_ivl_90", 0 0, L_000001cb12734e50;  1 drivers
v000001cb1271e660_0 .net *"_ivl_92", 0 0, L_000001cb1277e7b0;  1 drivers
L_000001cb12734e98 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001cb1271ec00_0 .net/2u *"_ivl_94", 5 0, L_000001cb12734e98;  1 drivers
v000001cb1271e340_0 .net *"_ivl_96", 0 0, L_000001cb1277d130;  1 drivers
L_000001cb12734ee0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001cb1271e8e0_0 .net/2u *"_ivl_98", 5 0, L_000001cb12734ee0;  1 drivers
v000001cb1271da80_0 .net "clk", 0 0, L_000001cb126bdb20;  alias, 1 drivers
v000001cb1271e700_0 .net "excep_flag", 0 0, L_000001cb1277e3f0;  alias, 1 drivers
v000001cb1271f2e0_0 .net "funct", 5 0, L_000001cb1277d8b0;  alias, 1 drivers
v000001cb1271e7a0_0 .net "opcode", 5 0, L_000001cb12733ba0;  alias, 1 drivers
v000001cb1271efc0_0 .net "rst", 0 0, v000001cb12732e80_0;  alias, 1 drivers
L_000001cb1277caf0 .concat [ 6 26 0 0], L_000001cb12733ba0, L_000001cb127349d0;
L_000001cb1277d950 .cmp/eq 32, L_000001cb1277caf0, L_000001cb12734a18;
L_000001cb1277e670 .cmp/eq 6, L_000001cb1277d8b0, L_000001cb12734a60;
L_000001cb1277cb90 .cmp/eq 6, L_000001cb1277d8b0, L_000001cb12734aa8;
L_000001cb1277d630 .cmp/eq 6, L_000001cb1277d8b0, L_000001cb12734af0;
L_000001cb1277e990 .cmp/eq 6, L_000001cb1277d8b0, L_000001cb12734b38;
L_000001cb1277def0 .cmp/eq 6, L_000001cb1277d8b0, L_000001cb12734b80;
L_000001cb1277ea30 .cmp/eq 6, L_000001cb1277d8b0, L_000001cb12734bc8;
L_000001cb1277c690 .cmp/eq 6, L_000001cb1277d8b0, L_000001cb12734c10;
L_000001cb1277df90 .cmp/eq 6, L_000001cb1277d8b0, L_000001cb12734c58;
L_000001cb1277eb70 .cmp/eq 6, L_000001cb1277d8b0, L_000001cb12734ca0;
L_000001cb1277e0d0 .cmp/eq 6, L_000001cb1277d8b0, L_000001cb12734ce8;
L_000001cb1277c730 .cmp/eq 6, L_000001cb1277d8b0, L_000001cb12734d30;
L_000001cb1277ec10 .cmp/eq 6, L_000001cb1277d8b0, L_000001cb12734d78;
L_000001cb1277e210 .cmp/eq 6, L_000001cb1277d8b0, L_000001cb12734dc0;
L_000001cb1277e7b0 .functor MUXZ 1, L_000001cb12734e50, L_000001cb12734e08, L_000001cb126bd500, C4<>;
L_000001cb1277d130 .cmp/eq 6, L_000001cb12733ba0, L_000001cb12734e98;
L_000001cb1277c910 .cmp/eq 6, L_000001cb12733ba0, L_000001cb12734ee0;
L_000001cb1277da90 .cmp/eq 6, L_000001cb12733ba0, L_000001cb12734f28;
L_000001cb1277d450 .cmp/eq 6, L_000001cb12733ba0, L_000001cb12734f70;
L_000001cb1277e710 .cmp/eq 6, L_000001cb12733ba0, L_000001cb12734fb8;
L_000001cb1277e170 .cmp/eq 6, L_000001cb12733ba0, L_000001cb12735000;
L_000001cb1277d3b0 .cmp/eq 6, L_000001cb12733ba0, L_000001cb12735048;
L_000001cb1277ecb0 .cmp/eq 6, L_000001cb12733ba0, L_000001cb12735090;
L_000001cb1277c870 .cmp/eq 6, L_000001cb12733ba0, L_000001cb127350d8;
L_000001cb1277cc30 .cmp/eq 6, L_000001cb12733ba0, L_000001cb12735120;
L_000001cb1277e030 .cmp/eq 6, L_000001cb12733ba0, L_000001cb12735168;
L_000001cb1277c7d0 .cmp/eq 6, L_000001cb12733ba0, L_000001cb127351b0;
L_000001cb1277c9b0 .cmp/eq 6, L_000001cb12733ba0, L_000001cb127351f8;
L_000001cb1277ceb0 .cmp/eq 6, L_000001cb12733ba0, L_000001cb12735240;
L_000001cb1277e2b0 .cmp/eq 6, L_000001cb12733ba0, L_000001cb12735288;
L_000001cb1277d4f0 .cmp/eq 6, L_000001cb12733ba0, L_000001cb127352d0;
L_000001cb1277d1d0 .functor MUXZ 1, L_000001cb12735360, L_000001cb12735318, L_000001cb12790f60, C4<>;
L_000001cb1277e350 .functor MUXZ 1, L_000001cb1277d1d0, L_000001cb1277e7b0, L_000001cb1277d950, C4<>;
L_000001cb1277e3f0 .functor MUXZ 1, L_000001cb1277e350, L_000001cb12734988, L_000001cb126bdce0, C4<>;
S_000001cb12592aa0 .scope module, "InstMem" "IM" 3 75, 8 2 0, S_000001cb126c6750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000001cb127908d0 .functor BUFZ 32, L_000001cb127801f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cb1271e3e0 .array "InstMem", 0 1023, 31 0;
v000001cb1271d940_0 .net *"_ivl_0", 31 0, L_000001cb127801f0;  1 drivers
v000001cb1271e840_0 .net *"_ivl_3", 9 0, L_000001cb12780290;  1 drivers
v000001cb1271dee0_0 .net *"_ivl_4", 11 0, L_000001cb1277fc50;  1 drivers
L_000001cb12735798 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cb1271e480_0 .net *"_ivl_7", 1 0, L_000001cb12735798;  1 drivers
v000001cb1271ed40_0 .net "address", 31 0, v000001cb12728cc0_0;  alias, 1 drivers
v000001cb1271eca0_0 .var/i "i", 31 0;
v000001cb1271e980_0 .net "q", 31 0, L_000001cb127908d0;  alias, 1 drivers
L_000001cb127801f0 .array/port v000001cb1271e3e0, L_000001cb1277fc50;
L_000001cb12780290 .part v000001cb12728cc0_0, 0, 10;
L_000001cb1277fc50 .concat [ 10 2 0 0], L_000001cb12780290, L_000001cb12735798;
S_000001cb12592c30 .scope module, "RF" "registerFile" 3 85, 9 1 0, S_000001cb126c6750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001cb12790710 .functor BUFZ 32, L_000001cb1277fcf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cb12791430 .functor BUFZ 32, L_000001cb1277f110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cb1271ef20_1 .array/port v000001cb1271ef20, 1;
L_000001cb12790940 .functor BUFZ 32, v000001cb1271ef20_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cb1271ef20_2 .array/port v000001cb1271ef20, 2;
L_000001cb12790cc0 .functor BUFZ 32, v000001cb1271ef20_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cb1271ef20_3 .array/port v000001cb1271ef20, 3;
L_000001cb127909b0 .functor BUFZ 32, v000001cb1271ef20_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cb1271ef20_4 .array/port v000001cb1271ef20, 4;
L_000001cb12790b00 .functor BUFZ 32, v000001cb1271ef20_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cb1271ef20_5 .array/port v000001cb1271ef20, 5;
L_000001cb12790fd0 .functor BUFZ 32, v000001cb1271ef20_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cb1271ef20_6 .array/port v000001cb1271ef20, 6;
L_000001cb127910b0 .functor BUFZ 32, v000001cb1271ef20_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cb1271df80_0 .net *"_ivl_0", 31 0, L_000001cb1277fcf0;  1 drivers
v000001cb1271f380_0 .net *"_ivl_10", 6 0, L_000001cb1277fa70;  1 drivers
L_000001cb12735870 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cb1271ee80_0 .net *"_ivl_13", 1 0, L_000001cb12735870;  1 drivers
v000001cb1271e520_0 .net *"_ivl_2", 6 0, L_000001cb1277fe30;  1 drivers
L_000001cb12735828 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cb1271d9e0_0 .net *"_ivl_5", 1 0, L_000001cb12735828;  1 drivers
v000001cb1271e5c0_0 .net *"_ivl_8", 31 0, L_000001cb1277f110;  1 drivers
v000001cb1271eac0_0 .net "clk", 0 0, L_000001cb126bdb20;  alias, 1 drivers
v000001cb1271ede0_0 .var/i "i", 31 0;
v000001cb1271ea20_0 .net "readData1", 31 0, L_000001cb12790710;  alias, 1 drivers
v000001cb1271f4c0_0 .net "readData2", 31 0, L_000001cb12791430;  alias, 1 drivers
v000001cb1271db20_0 .net "readRegister1", 4 0, L_000001cb1277d810;  alias, 1 drivers
v000001cb1271f560_0 .net "readRegister2", 4 0, L_000001cb1277d9f0;  alias, 1 drivers
v000001cb1271ef20 .array "registers", 31 0, 31 0;
v000001cb1271f060_0 .net "regs0", 31 0, L_000001cb12790940;  alias, 1 drivers
v000001cb1271f100_0 .net "regs1", 31 0, L_000001cb12790cc0;  alias, 1 drivers
v000001cb1271f1a0_0 .net "regs2", 31 0, L_000001cb127909b0;  alias, 1 drivers
v000001cb1271f600_0 .net "regs3", 31 0, L_000001cb12790b00;  alias, 1 drivers
v000001cb1271dbc0_0 .net "regs4", 31 0, L_000001cb12790fd0;  alias, 1 drivers
v000001cb1271d760_0 .net "regs5", 31 0, L_000001cb127910b0;  alias, 1 drivers
v000001cb1271d800_0 .net "rst", 0 0, v000001cb12732e80_0;  alias, 1 drivers
v000001cb1271dc60_0 .net "we", 0 0, v000001cb12719e90_0;  alias, 1 drivers
v000001cb1271dd00_0 .net "writeData", 31 0, L_000001cb12796440;  alias, 1 drivers
v000001cb1271dda0_0 .net "writeRegister", 4 0, L_000001cb127803d0;  alias, 1 drivers
E_000001cb126b1990/0 .event negedge, v000001cb12718a90_0;
E_000001cb126b1990/1 .event posedge, v000001cb1271da80_0;
E_000001cb126b1990 .event/or E_000001cb126b1990/0, E_000001cb126b1990/1;
L_000001cb1277fcf0 .array/port v000001cb1271ef20, L_000001cb1277fe30;
L_000001cb1277fe30 .concat [ 5 2 0 0], L_000001cb1277d810, L_000001cb12735828;
L_000001cb1277f110 .array/port v000001cb1271ef20, L_000001cb1277fa70;
L_000001cb1277fa70 .concat [ 5 2 0 0], L_000001cb1277d9f0, L_000001cb12735870;
S_000001cb1257d7d0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 9 29, 9 29 0, S_000001cb12592c30;
 .timescale 0 0;
v000001cb1271f240_0 .var/i "i", 31 0;
S_000001cb1257d960 .scope module, "RFMux" "mux2x1" 3 83, 5 1 0, S_000001cb126c6750;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001cb126b2090 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001cb127913c0 .functor NOT 1, v000001cb12719df0_0, C4<0>, C4<0>, C4<0>;
v000001cb1271de40_0 .net *"_ivl_0", 0 0, L_000001cb127913c0;  1 drivers
v000001cb1271e0c0_0 .net "in1", 4 0, L_000001cb1277d9f0;  alias, 1 drivers
v000001cb1271e020_0 .net "in2", 4 0, L_000001cb1277ddb0;  alias, 1 drivers
v000001cb1271e160_0 .net "out", 4 0, L_000001cb127803d0;  alias, 1 drivers
v000001cb1271e200_0 .net "s", 0 0, v000001cb12719df0_0;  alias, 1 drivers
L_000001cb127803d0 .functor MUXZ 5, L_000001cb1277ddb0, L_000001cb1277d9f0, L_000001cb127913c0, C4<>;
S_000001cb125d4400 .scope module, "WBMux" "mux2x1" 3 106, 5 1 0, S_000001cb126c6750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001cb126b14d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001cb12791190 .functor NOT 1, v000001cb12718810_0, C4<0>, C4<0>, C4<0>;
v000001cb1271e2a0_0 .net *"_ivl_0", 0 0, L_000001cb12791190;  1 drivers
v000001cb12728180_0 .net "in1", 31 0, v000001cb12728a40_0;  alias, 1 drivers
v000001cb12729120_0 .net "in2", 31 0, v000001cb12728ea0_0;  alias, 1 drivers
v000001cb12727dc0_0 .net "out", 31 0, L_000001cb12796440;  alias, 1 drivers
v000001cb12729440_0 .net "s", 0 0, v000001cb12718810_0;  alias, 1 drivers
L_000001cb12796440 .functor MUXZ 32, v000001cb12728ea0_0, v000001cb12728a40_0, L_000001cb12791190, C4<>;
S_000001cb125d4590 .scope module, "alu" "ALU" 3 100, 10 1 0, S_000001cb126c6750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001cb12576af0 .param/l "ADD" 0 10 12, C4<0000>;
P_000001cb12576b28 .param/l "AND" 0 10 12, C4<0010>;
P_000001cb12576b60 .param/l "NOR" 0 10 12, C4<0101>;
P_000001cb12576b98 .param/l "OR" 0 10 12, C4<0011>;
P_000001cb12576bd0 .param/l "SGT" 0 10 12, C4<0111>;
P_000001cb12576c08 .param/l "SLL" 0 10 12, C4<1000>;
P_000001cb12576c40 .param/l "SLT" 0 10 12, C4<0110>;
P_000001cb12576c78 .param/l "SRL" 0 10 12, C4<1001>;
P_000001cb12576cb0 .param/l "SUB" 0 10 12, C4<0001>;
P_000001cb12576ce8 .param/l "XOR" 0 10 12, C4<0100>;
P_000001cb12576d20 .param/l "data_width" 0 10 3, +C4<00000000000000000000000000100000>;
P_000001cb12576d58 .param/l "sel_width" 0 10 4, +C4<00000000000000000000000000000100>;
L_000001cb12735cf0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb12727f00_0 .net/2u *"_ivl_0", 31 0, L_000001cb12735cf0;  1 drivers
v000001cb12728680_0 .net "opSel", 3 0, v000001cb1261b6b0_0;  alias, 1 drivers
v000001cb12727e60_0 .net "operand1", 31 0, L_000001cb12797020;  alias, 1 drivers
v000001cb127294e0_0 .net "operand2", 31 0, L_000001cb1277f6b0;  alias, 1 drivers
v000001cb12728a40_0 .var "result", 31 0;
v000001cb12727820_0 .net "zero", 0 0, L_000001cb12797340;  alias, 1 drivers
E_000001cb126b2c90 .event anyedge, v000001cb1261b6b0_0, v000001cb12727e60_0, v000001cb1261b570_0;
L_000001cb12797340 .cmp/eq 32, v000001cb12728a40_0, L_000001cb12735cf0;
S_000001cb12576da0 .scope module, "branchcontroller" "BranchController" 3 54, 11 1 0, S_000001cb126c6750;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001cb12729740 .param/l "RType" 0 4 2, C4<000000>;
P_000001cb12729778 .param/l "add" 0 4 5, C4<100000>;
P_000001cb127297b0 .param/l "addi" 0 4 8, C4<001000>;
P_000001cb127297e8 .param/l "addu" 0 4 5, C4<100001>;
P_000001cb12729820 .param/l "and_" 0 4 5, C4<100100>;
P_000001cb12729858 .param/l "andi" 0 4 8, C4<001100>;
P_000001cb12729890 .param/l "beq" 0 4 10, C4<000100>;
P_000001cb127298c8 .param/l "bge" 0 4 10, C4<001010>;
P_000001cb12729900 .param/l "bgt" 0 4 10, C4<001001>;
P_000001cb12729938 .param/l "ble" 0 4 10, C4<000111>;
P_000001cb12729970 .param/l "blt" 0 4 10, C4<000110>;
P_000001cb127299a8 .param/l "bne" 0 4 10, C4<000101>;
P_000001cb127299e0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001cb12729a18 .param/l "j" 0 4 12, C4<000010>;
P_000001cb12729a50 .param/l "jal" 0 4 12, C4<000011>;
P_000001cb12729a88 .param/l "jr" 0 4 6, C4<001000>;
P_000001cb12729ac0 .param/l "lw" 0 4 8, C4<100011>;
P_000001cb12729af8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001cb12729b30 .param/l "or_" 0 4 5, C4<100101>;
P_000001cb12729b68 .param/l "ori" 0 4 8, C4<001101>;
P_000001cb12729ba0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001cb12729bd8 .param/l "sll" 0 4 6, C4<000000>;
P_000001cb12729c10 .param/l "slt" 0 4 5, C4<101010>;
P_000001cb12729c48 .param/l "slti" 0 4 8, C4<101010>;
P_000001cb12729c80 .param/l "srl" 0 4 6, C4<000010>;
P_000001cb12729cb8 .param/l "sub" 0 4 5, C4<100010>;
P_000001cb12729cf0 .param/l "subu" 0 4 5, C4<100011>;
P_000001cb12729d28 .param/l "sw" 0 4 8, C4<101011>;
P_000001cb12729d60 .param/l "xor_" 0 4 5, C4<100110>;
P_000001cb12729d98 .param/l "xori" 0 4 8, C4<001110>;
v000001cb12728e00_0 .var "PCsrc", 1 0;
v000001cb12728360_0 .net "excep_flag", 0 0, L_000001cb1277e3f0;  alias, 1 drivers
v000001cb12728ae0_0 .net "funct", 5 0, L_000001cb1277d8b0;  alias, 1 drivers
v000001cb12729300_0 .net "opcode", 5 0, L_000001cb12733ba0;  alias, 1 drivers
v000001cb12728c20_0 .net "operand1", 31 0, L_000001cb12790710;  alias, 1 drivers
v000001cb12727960_0 .net "operand2", 31 0, L_000001cb1277f6b0;  alias, 1 drivers
v000001cb12728fe0_0 .net "rst", 0 0, v000001cb12732e80_0;  alias, 1 drivers
E_000001cb126b3610/0 .event anyedge, v000001cb12718a90_0, v000001cb1271e700_0, v000001cb12718950_0, v000001cb1271ea20_0;
E_000001cb126b3610/1 .event anyedge, v000001cb1261b570_0, v000001cb127190d0_0;
E_000001cb126b3610 .event/or E_000001cb126b3610/0, E_000001cb126b3610/1;
S_000001cb125ac620 .scope module, "dataMem" "DM" 3 104, 12 2 0, S_000001cb126c6750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001cb12728860 .array "DataMem", 0 1023, 31 0;
v000001cb12727c80_0 .net "address", 31 0, v000001cb12728a40_0;  alias, 1 drivers
v000001cb12729080_0 .net "clock", 0 0, L_000001cb126bdb20;  alias, 1 drivers
v000001cb12728b80_0 .net "data", 31 0, L_000001cb12791430;  alias, 1 drivers
v000001cb12727aa0_0 .var/i "i", 31 0;
v000001cb12728ea0_0 .var "q", 31 0;
v000001cb127291c0_0 .net "rden", 0 0, v000001cb12607840_0;  alias, 1 drivers
v000001cb12728400_0 .net "wren", 0 0, v000001cb12719670_0;  alias, 1 drivers
E_000001cb126b31d0 .event negedge, v000001cb1271da80_0;
S_000001cb125ac7b0 .scope module, "pc" "programCounter" 3 72, 13 1 0, S_000001cb126c6750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001cb126b3e90 .param/l "initialaddr" 0 13 10, +C4<11111111111111111111111111111111>;
v000001cb12727be0_0 .net "PCin", 31 0, L_000001cb1277f930;  alias, 1 drivers
v000001cb12728cc0_0 .var "PCout", 31 0;
v000001cb127278c0_0 .net "clk", 0 0, L_000001cb126bdb20;  alias, 1 drivers
v000001cb12728d60_0 .net "rst", 0 0, v000001cb12732e80_0;  alias, 1 drivers
    .scope S_000001cb12576da0;
T_0 ;
    %wait E_000001cb126b3610;
    %load/vec4 v000001cb12728fe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cb12728e00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001cb12728360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001cb12728e00_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001cb12729300_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.14, 4;
    %load/vec4 v000001cb12728c20_0;
    %load/vec4 v000001cb12727960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/1 T_0.13, 8;
    %load/vec4 v000001cb12729300_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.15, 4;
    %load/vec4 v000001cb12728c20_0;
    %load/vec4 v000001cb12727960_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.15;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.13;
    %jmp/1 T_0.12, 8;
    %load/vec4 v000001cb12729300_0;
    %cmpi/e 6, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.16, 4;
    %load/vec4 v000001cb12728c20_0;
    %load/vec4 v000001cb12727960_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.16;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.12;
    %jmp/1 T_0.11, 8;
    %load/vec4 v000001cb12729300_0;
    %cmpi/e 7, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.17, 4;
    %load/vec4 v000001cb12728c20_0;
    %load/vec4 v000001cb12727960_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.17;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.11;
    %jmp/1 T_0.10, 8;
    %load/vec4 v000001cb12729300_0;
    %cmpi/e 9, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.18, 4;
    %load/vec4 v000001cb12727960_0;
    %load/vec4 v000001cb12728c20_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.18;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.10;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001cb12729300_0;
    %cmpi/e 10, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.19, 4;
    %load/vec4 v000001cb12727960_0;
    %load/vec4 v000001cb12728c20_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.19;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001cb12729300_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001cb12729300_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001cb12729300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.20, 4;
    %load/vec4 v000001cb12728ae0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.20;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001cb12728e00_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cb12728e00_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001cb125ac7b0;
T_1 ;
    %wait E_000001cb126b1990;
    %load/vec4 v000001cb12728d60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001cb12728cc0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001cb12727be0_0;
    %assign/vec4 v000001cb12728cc0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001cb12592aa0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cb1271eca0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001cb1271eca0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cb1271eca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1271e3e0, 0, 4;
    %load/vec4 v000001cb1271eca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cb1271eca0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 538181652, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1271e3e0, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1271e3e0, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1271e3e0, 0, 4;
    %pushi/vec4 674496529, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1271e3e0, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1271e3e0, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1271e3e0, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1271e3e0, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1271e3e0, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1271e3e0, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1271e3e0, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1271e3e0, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1271e3e0, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1271e3e0, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1271e3e0, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1271e3e0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1271e3e0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1271e3e0, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1271e3e0, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1271e3e0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1271e3e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1271e3e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1271e3e0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1271e3e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1271e3e0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001cb125bb6b0;
T_3 ;
    %wait E_000001cb126b1390;
    %load/vec4 v000001cb12718a90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001cb12718130_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001cb1261b6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cb126077a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cb12719e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cb12719670_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cb12718810_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cb12607840_0, 0;
    %assign/vec4 v000001cb12719df0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001cb12718130_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001cb1261b6b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001cb126077a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cb12719e90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cb12719670_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cb12718810_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cb12607840_0, 0, 1;
    %store/vec4 v000001cb12719df0_0, 0, 1;
    %load/vec4 v000001cb12718950_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.20;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb12718130_0, 0;
    %jmp T_3.20;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb12719df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb12719e90_0, 0;
    %load/vec4 v000001cb127190d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %jmp T_3.35;
T_3.21 ;
    %jmp T_3.35;
T_3.22 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cb1261b6b0_0, 0;
    %jmp T_3.35;
T_3.23 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cb1261b6b0_0, 0;
    %jmp T_3.35;
T_3.24 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cb1261b6b0_0, 0;
    %jmp T_3.35;
T_3.25 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cb1261b6b0_0, 0;
    %jmp T_3.35;
T_3.26 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001cb1261b6b0_0, 0;
    %jmp T_3.35;
T_3.27 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001cb1261b6b0_0, 0;
    %jmp T_3.35;
T_3.28 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001cb1261b6b0_0, 0;
    %jmp T_3.35;
T_3.29 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001cb1261b6b0_0, 0;
    %jmp T_3.35;
T_3.30 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001cb1261b6b0_0, 0;
    %jmp T_3.35;
T_3.31 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001cb1261b6b0_0, 0;
    %jmp T_3.35;
T_3.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb126077a0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001cb1261b6b0_0, 0;
    %jmp T_3.35;
T_3.33 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb126077a0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001cb1261b6b0_0, 0;
    %jmp T_3.35;
T_3.34 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cb1261b6b0_0, 0;
    %jmp T_3.35;
T_3.35 ;
    %pop/vec4 1;
    %jmp T_3.20;
T_3.4 ;
    %jmp T_3.20;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb12719e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb12719df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb126077a0_0, 0;
    %jmp T_3.20;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb12719e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cb12719df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb126077a0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001cb1261b6b0_0, 0;
    %jmp T_3.20;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb12719e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb126077a0_0, 0;
    %jmp T_3.20;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001cb1261b6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb12719e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb126077a0_0, 0;
    %jmp T_3.20;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001cb1261b6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb12719e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb126077a0_0, 0;
    %jmp T_3.20;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001cb1261b6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb12719e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb126077a0_0, 0;
    %jmp T_3.20;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb12607840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb12719e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb126077a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb12718810_0, 0;
    %jmp T_3.20;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb12719670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb126077a0_0, 0;
    %jmp T_3.20;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cb1261b6b0_0, 0;
    %jmp T_3.20;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cb1261b6b0_0, 0;
    %jmp T_3.20;
T_3.15 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cb1261b6b0_0, 0;
    %jmp T_3.20;
T_3.16 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cb1261b6b0_0, 0;
    %jmp T_3.20;
T_3.17 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cb1261b6b0_0, 0;
    %jmp T_3.20;
T_3.18 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cb1261b6b0_0, 0;
    %jmp T_3.20;
T_3.20 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001cb12592c30;
T_4 ;
    %wait E_000001cb126b1990;
    %fork t_1, S_000001cb1257d7d0;
    %jmp t_0;
    .scope S_000001cb1257d7d0;
t_1 ;
    %load/vec4 v000001cb1271d800_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cb1271f240_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001cb1271f240_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cb1271f240_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1271ef20, 0, 4;
    %load/vec4 v000001cb1271f240_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cb1271f240_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001cb1271dc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001cb1271dd00_0;
    %load/vec4 v000001cb1271dda0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1271ef20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb1271ef20, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001cb12592c30;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001cb12592c30;
T_5 ;
    %delay 200004, 0;
    %vpi_call 9 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cb1271ede0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001cb1271ede0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001cb1271ede0_0;
    %ix/getv/s 4, v000001cb1271ede0_0;
    %load/vec4a v000001cb1271ef20, 4;
    %ix/getv/s 4, v000001cb1271ede0_0;
    %load/vec4a v000001cb1271ef20, 4;
    %vpi_call 9 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001cb1271ede0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cb1271ede0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001cb125d4590;
T_6 ;
    %wait E_000001cb126b2c90;
    %load/vec4 v000001cb12728680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001cb12728a40_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001cb12727e60_0;
    %load/vec4 v000001cb127294e0_0;
    %add;
    %assign/vec4 v000001cb12728a40_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001cb12727e60_0;
    %load/vec4 v000001cb127294e0_0;
    %sub;
    %assign/vec4 v000001cb12728a40_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001cb12727e60_0;
    %load/vec4 v000001cb127294e0_0;
    %and;
    %assign/vec4 v000001cb12728a40_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001cb12727e60_0;
    %load/vec4 v000001cb127294e0_0;
    %or;
    %assign/vec4 v000001cb12728a40_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001cb12727e60_0;
    %load/vec4 v000001cb127294e0_0;
    %xor;
    %assign/vec4 v000001cb12728a40_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001cb12727e60_0;
    %load/vec4 v000001cb127294e0_0;
    %or;
    %inv;
    %assign/vec4 v000001cb12728a40_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001cb12727e60_0;
    %load/vec4 v000001cb127294e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001cb12728a40_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001cb127294e0_0;
    %load/vec4 v000001cb12727e60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001cb12728a40_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001cb12727e60_0;
    %ix/getv 4, v000001cb127294e0_0;
    %shiftl 4;
    %assign/vec4 v000001cb12728a40_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001cb12727e60_0;
    %ix/getv 4, v000001cb127294e0_0;
    %shiftr 4;
    %assign/vec4 v000001cb12728a40_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001cb125ac620;
T_7 ;
    %wait E_000001cb126b31d0;
    %load/vec4 v000001cb127291c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001cb12727c80_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001cb12728860, 4;
    %assign/vec4 v000001cb12728ea0_0, 0;
T_7.0 ;
    %load/vec4 v000001cb12728400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001cb12728b80_0;
    %ix/getv 3, v000001cb12727c80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb12728860, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001cb125ac620;
T_8 ;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb12728860, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb12728860, 0, 4;
    %pushi/vec4 45, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb12728860, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb12728860, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb12728860, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb12728860, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb12728860, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb12728860, 0, 4;
    %pushi/vec4 43, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb12728860, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb12728860, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb12728860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb12728860, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb12728860, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb12728860, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb12728860, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb12728860, 0, 4;
    %pushi/vec4 44, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb12728860, 0, 4;
    %pushi/vec4 45, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb12728860, 0, 4;
    %pushi/vec4 65, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb12728860, 0, 4;
    %pushi/vec4 23, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb12728860, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001cb125ac620;
T_9 ;
    %delay 200004, 0;
    %vpi_call 12 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cb12727aa0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001cb12727aa0_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001cb12727aa0_0;
    %load/vec4a v000001cb12728860, 4;
    %vpi_call 12 33 "$display", "Mem[%d] = %d", &PV<v000001cb12727aa0_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001cb12727aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cb12727aa0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001cb126c6750;
T_10 ;
    %wait E_000001cb126b1990;
    %load/vec4 v000001cb12732ac0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001cb12730fe0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001cb12730fe0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001cb12730fe0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001cb126b88e0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb12733920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb12732e80_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001cb126b88e0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001cb12733920_0;
    %inv;
    %assign/vec4 v000001cb12733920_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001cb126b88e0;
T_13 ;
    %vpi_call 2 42 "$dumpfile", "./InsertionSort(SiliCore_version)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb12732e80_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb12732e80_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 49 "$display", "Number of cycles consumed: %d", v000001cb127327a0_0 {0 0 0};
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//exception_detection_unit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
