{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 4400.0000"
  ],
  "cts__clock__skew__hold": 114.796,
  "cts__clock__skew__hold__post_repair": 112.922,
  "cts__clock__skew__hold__pre_repair": 112.922,
  "cts__clock__skew__setup": 114.796,
  "cts__clock__skew__setup__post_repair": 112.922,
  "cts__clock__skew__setup__pre_repair": 112.922,
  "cts__design__core__area": 120274,
  "cts__design__core__area__post_repair": 120274,
  "cts__design__core__area__pre_repair": 120274,
  "cts__design__die__area": 123354,
  "cts__design__die__area__post_repair": 123354,
  "cts__design__die__area__pre_repair": 123354,
  "cts__design__instance__area": 58589.2,
  "cts__design__instance__area__macros": 0,
  "cts__design__instance__area__macros__post_repair": 0,
  "cts__design__instance__area__macros__pre_repair": 0,
  "cts__design__instance__area__post_repair": 58569,
  "cts__design__instance__area__pre_repair": 58567.5,
  "cts__design__instance__area__stdcell": 58589.2,
  "cts__design__instance__area__stdcell__post_repair": 58569,
  "cts__design__instance__area__stdcell__pre_repair": 58567.5,
  "cts__design__instance__count": 68349,
  "cts__design__instance__count__hold_buffer": 10.0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 68328,
  "cts__design__instance__count__pre_repair": 68327,
  "cts__design__instance__count__setup_buffer": 11.0,
  "cts__design__instance__count__stdcell": 68349,
  "cts__design__instance__count__stdcell__post_repair": 68328,
  "cts__design__instance__count__stdcell__pre_repair": 68327,
  "cts__design__instance__displacement__max": 2.937,
  "cts__design__instance__displacement__mean": 0.0005,
  "cts__design__instance__displacement__total": 60.0195,
  "cts__design__instance__utilization": 0.48713,
  "cts__design__instance__utilization__post_repair": 0.486962,
  "cts__design__instance__utilization__pre_repair": 0.486949,
  "cts__design__instance__utilization__stdcell": 0.48713,
  "cts__design__instance__utilization__stdcell__post_repair": 0.486962,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.486949,
  "cts__design__io": 47,
  "cts__design__io__post_repair": 47,
  "cts__design__io__pre_repair": 47,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0159879,
  "cts__power__internal__total__post_repair": 0.0159894,
  "cts__power__internal__total__pre_repair": 0.0159873,
  "cts__power__leakage__total": 9.46944e-08,
  "cts__power__leakage__total__post_repair": 9.46441e-08,
  "cts__power__leakage__total__pre_repair": 9.46388e-08,
  "cts__power__switching__total": 0.0121506,
  "cts__power__switching__total__post_repair": 0.0120129,
  "cts__power__switching__total__pre_repair": 0.0120083,
  "cts__power__total": 0.0281386,
  "cts__power__total__post_repair": 0.0280024,
  "cts__power__total__pre_repair": 0.0279958,
  "cts__route__wirelength__estimated": 618534,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 35,
  "cts__timing__drv__hold_violation_count__pre_repair": 39,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.933514,
  "cts__timing__drv__max_cap_limit__post_repair": 0.932021,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.932021,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.42291,
  "cts__timing__drv__max_slew_limit__post_repair": 0.430803,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.430803,
  "cts__timing__drv__setup_violation_count": 2,
  "cts__timing__drv__setup_violation_count__post_repair": 11,
  "cts__timing__drv__setup_violation_count__pre_repair": 11,
  "cts__timing__setup__tns": -7.44649,
  "cts__timing__setup__tns__post_repair": -1575.15,
  "cts__timing__setup__tns__pre_repair": -1575.15,
  "cts__timing__setup__ws": -7.27329,
  "cts__timing__setup__ws__post_repair": -287.565,
  "cts__timing__setup__ws__pre_repair": -287.565,
  "detailedplace__cpu__total": 65.96,
  "detailedplace__design__core__area": 120274,
  "detailedplace__design__die__area": 123354,
  "detailedplace__design__instance__area": 58463.4,
  "detailedplace__design__instance__area__macros": 0,
  "detailedplace__design__instance__area__stdcell": 58463.4,
  "detailedplace__design__instance__count": 68157,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 68157,
  "detailedplace__design__instance__displacement__max": 11.2915,
  "detailedplace__design__instance__displacement__mean": 0.65,
  "detailedplace__design__instance__displacement__total": 46295.8,
  "detailedplace__design__instance__utilization": 0.486084,
  "detailedplace__design__instance__utilization__stdcell": 0.486084,
  "detailedplace__design__io": 47,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 625996.0,
  "detailedplace__power__internal__total": 0.0159368,
  "detailedplace__power__leakage__total": 9.44154e-08,
  "detailedplace__power__switching__total": 0.0114836,
  "detailedplace__power__total": 0.0274205,
  "detailedplace__route__wirelength__estimated": 620055,
  "detailedplace__runtime__total": "1:06.98",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.932021,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.430869,
  "detailedplace__timing__drv__setup_violation_count": 16,
  "detailedplace__timing__setup__tns": -2337.87,
  "detailedplace__timing__setup__ws": -255.87,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 64538,
  "detailedroute__route__drc_errors__iter:10": 8,
  "detailedroute__route__drc_errors__iter:11": 6,
  "detailedroute__route__drc_errors__iter:12": 4,
  "detailedroute__route__drc_errors__iter:13": 2,
  "detailedroute__route__drc_errors__iter:14": 2,
  "detailedroute__route__drc_errors__iter:15": 2,
  "detailedroute__route__drc_errors__iter:16": 1,
  "detailedroute__route__drc_errors__iter:17": 1,
  "detailedroute__route__drc_errors__iter:18": 1,
  "detailedroute__route__drc_errors__iter:19": 1,
  "detailedroute__route__drc_errors__iter:2": 16009,
  "detailedroute__route__drc_errors__iter:20": 1,
  "detailedroute__route__drc_errors__iter:21": 1,
  "detailedroute__route__drc_errors__iter:22": 1,
  "detailedroute__route__drc_errors__iter:23": 1,
  "detailedroute__route__drc_errors__iter:24": 1,
  "detailedroute__route__drc_errors__iter:25": 1,
  "detailedroute__route__drc_errors__iter:26": 9,
  "detailedroute__route__drc_errors__iter:27": 0,
  "detailedroute__route__drc_errors__iter:3": 15476,
  "detailedroute__route__drc_errors__iter:4": 2740,
  "detailedroute__route__drc_errors__iter:5": 618,
  "detailedroute__route__drc_errors__iter:6": 189,
  "detailedroute__route__drc_errors__iter:7": 88,
  "detailedroute__route__drc_errors__iter:8": 30,
  "detailedroute__route__drc_errors__iter:9": 12,
  "detailedroute__route__net": 68369,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 615589,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 615589,
  "detailedroute__route__wirelength": 764537,
  "detailedroute__route__wirelength__iter:1": 769045,
  "detailedroute__route__wirelength__iter:10": 764537,
  "detailedroute__route__wirelength__iter:11": 764529,
  "detailedroute__route__wirelength__iter:12": 764533,
  "detailedroute__route__wirelength__iter:13": 764530,
  "detailedroute__route__wirelength__iter:14": 764531,
  "detailedroute__route__wirelength__iter:15": 764530,
  "detailedroute__route__wirelength__iter:16": 764528,
  "detailedroute__route__wirelength__iter:17": 764528,
  "detailedroute__route__wirelength__iter:18": 764528,
  "detailedroute__route__wirelength__iter:19": 764528,
  "detailedroute__route__wirelength__iter:2": 767046,
  "detailedroute__route__wirelength__iter:20": 764528,
  "detailedroute__route__wirelength__iter:21": 764528,
  "detailedroute__route__wirelength__iter:22": 764528,
  "detailedroute__route__wirelength__iter:23": 764528,
  "detailedroute__route__wirelength__iter:24": 764528,
  "detailedroute__route__wirelength__iter:25": 764528,
  "detailedroute__route__wirelength__iter:26": 764537,
  "detailedroute__route__wirelength__iter:27": 764537,
  "detailedroute__route__wirelength__iter:3": 764883,
  "detailedroute__route__wirelength__iter:4": 764876,
  "detailedroute__route__wirelength__iter:5": 764680,
  "detailedroute__route__wirelength__iter:6": 764591,
  "detailedroute__route__wirelength__iter:7": 764527,
  "detailedroute__route__wirelength__iter:8": 764544,
  "detailedroute__route__wirelength__iter:9": 764529,
  "finish__clock__skew__hold": 29.697,
  "finish__clock__skew__setup": 33.3073,
  "finish__cpu__total": 48.79,
  "finish__design__core__area": 120274,
  "finish__design__die__area": 123354,
  "finish__design__instance__area": 58589.2,
  "finish__design__instance__area__macros": 0,
  "finish__design__instance__area__stdcell": 58589.2,
  "finish__design__instance__count": 68349,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 68349,
  "finish__design__instance__utilization": 0.48713,
  "finish__design__instance__utilization__stdcell": 0.48713,
  "finish__design__io": 47,
  "finish__mem__peak": 2188304.0,
  "finish__power__internal__total": 0.0160576,
  "finish__power__leakage__total": 9.46944e-08,
  "finish__power__switching__total": 0.00784558,
  "finish__power__total": 0.0239032,
  "finish__runtime__total": "0:51.71",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.954466,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.618434,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": 0,
  "finish__timing__setup__ws": 1986.17,
  "finish__timing__wns_percent_delay": 75.816715,
  "floorplan__cpu__total": 3.96,
  "floorplan__design__core__area": 120274,
  "floorplan__design__die__area": 123354,
  "floorplan__design__instance__area": 34580.3,
  "floorplan__design__instance__area__macros": 0,
  "floorplan__design__instance__area__stdcell": 34580.3,
  "floorplan__design__instance__count": 67458,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 67458,
  "floorplan__design__instance__utilization": 0.287512,
  "floorplan__design__instance__utilization__stdcell": 0.287512,
  "floorplan__design__io": 47,
  "floorplan__mem__peak": 347596.0,
  "floorplan__power__internal__total": 0.0081006,
  "floorplan__power__leakage__total": 3.59301e-08,
  "floorplan__power__switching__total": 0.00387768,
  "floorplan__power__total": 0.0119783,
  "floorplan__runtime__total": "0:04.23",
  "floorplan__timing__setup__tns": -82032600.0,
  "floorplan__timing__setup__ws": -36881.6,
  "globalplace__cpu__total": 74.37,
  "globalplace__design__core__area": 120274,
  "globalplace__design__die__area": 123354,
  "globalplace__design__instance__area": 34580.3,
  "globalplace__design__instance__area__macros": 0,
  "globalplace__design__instance__area__stdcell": 34580.3,
  "globalplace__design__instance__count": 67458,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 67458,
  "globalplace__design__instance__utilization": 0.287512,
  "globalplace__design__instance__utilization__stdcell": 0.287512,
  "globalplace__design__io": 47,
  "globalplace__mem__peak": 624600.0,
  "globalplace__power__internal__total": 0.00800818,
  "globalplace__power__leakage__total": 3.59301e-08,
  "globalplace__power__switching__total": 0.00747258,
  "globalplace__power__total": 0.0154808,
  "globalplace__runtime__total": "1:15.99",
  "globalplace__timing__setup__tns": -687622000.0,
  "globalplace__timing__setup__ws": -271861,
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 118.212,
  "globalroute__clock__skew__setup": 118.212,
  "globalroute__design__core__area": 120274,
  "globalroute__design__die__area": 123354,
  "globalroute__design__instance__area": 58589.2,
  "globalroute__design__instance__area__macros": 0,
  "globalroute__design__instance__area__stdcell": 58589.2,
  "globalroute__design__instance__count": 68349,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 68349,
  "globalroute__design__instance__utilization": 0.48713,
  "globalroute__design__instance__utilization__stdcell": 0.48713,
  "globalroute__design__io": 47,
  "globalroute__power__internal__total": 0.0159712,
  "globalroute__power__leakage__total": 9.46944e-08,
  "globalroute__power__switching__total": 0.0135249,
  "globalroute__power__total": 0.0294962,
  "globalroute__timing__clock__slack": -323.167,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.908701,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.382851,
  "globalroute__timing__drv__setup_violation_count": 23,
  "globalroute__timing__setup__tns": -3617.14,
  "globalroute__timing__setup__ws": -323.167,
  "placeopt__cpu__total": 74.37,
  "placeopt__design__core__area": 120274,
  "placeopt__design__core__area__pre_opt": 120274,
  "placeopt__design__die__area": 123354,
  "placeopt__design__die__area__pre_opt": 123354,
  "placeopt__design__instance__area": 58463.4,
  "placeopt__design__instance__area__macros": 0,
  "placeopt__design__instance__area__macros__pre_opt": 0,
  "placeopt__design__instance__area__pre_opt": 34580.3,
  "placeopt__design__instance__area__stdcell": 58463.4,
  "placeopt__design__instance__area__stdcell__pre_opt": 34580.3,
  "placeopt__design__instance__count": 68157,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 67458,
  "placeopt__design__instance__count__stdcell": 68157,
  "placeopt__design__instance__count__stdcell__pre_opt": 67458,
  "placeopt__design__instance__utilization": 0.486084,
  "placeopt__design__instance__utilization__pre_opt": 0.287512,
  "placeopt__design__instance__utilization__stdcell": 0.486084,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.287512,
  "placeopt__design__io": 47,
  "placeopt__design__io__pre_opt": 47,
  "placeopt__mem__peak": 624600.0,
  "placeopt__power__internal__total": 0.01587,
  "placeopt__power__internal__total__pre_opt": 0.00800818,
  "placeopt__power__leakage__total": 9.44154e-08,
  "placeopt__power__leakage__total__pre_opt": 3.59301e-08,
  "placeopt__power__switching__total": 0.0111969,
  "placeopt__power__switching__total__pre_opt": 0.00747258,
  "placeopt__power__total": 0.0270669,
  "placeopt__power__total__pre_opt": 0.0154808,
  "placeopt__runtime__total": "1:15.99",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.952563,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.448702,
  "placeopt__timing__drv__setup_violation_count": 18,
  "placeopt__timing__setup__tns": -2918.84,
  "placeopt__timing__setup__tns__pre_opt": -687622000.0,
  "placeopt__timing__setup__ws": -261.615,
  "placeopt__timing__setup__ws__pre_opt": -271861,
  "run__flow__design": "jpeg",
  "run__flow__generate_date": "2023-03-22 03:35",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-7349-gc2178765e",
  "run__flow__platform": "intel22",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1ohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "a607544f23c3722265255b1a06084a4de3ddd4f9",
  "run__flow__scripts_commit": "757898df221d1e001060985202fc05b49aaa248e",
  "run__flow__uuid": "19055d9a-7c89-40cc-9d1e-3043f9ca1fb3",
  "run__flow__variant": "base",
  "synth__cpu__total": 327.57,
  "synth__design__instance__area__stdcell": 36168.29496,
  "synth__design__instance__count__stdcell": 72257.0,
  "synth__mem__peak": 835780.0,
  "synth__runtime__total": "5:40.82",
  "total_time": "0:10:15.720000"
}