// Seed: 3394872627
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wor  id_11 = 1;
  wire id_12;
  tri id_13, id_14;
  logic [7:0] id_15;
  assign id_14 = -1'b0;
  assign id_3[-1] = id_13;
  tri0 id_16;
  assign id_8 = (-1);
  wire id_17, id_18;
  assign id_15[-1'b0] = id_16;
  wire id_19;
  parameter id_20 = 1 - id_16;
  assign id_5 = id_2 + 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  final id_3[-1] <= 1;
  wire id_7;
  final $display;
  id_8(
      -1, id_2
  );
  module_0 modCall_1 (
      id_2,
      id_6,
      id_3,
      id_1,
      id_7,
      id_5,
      id_6,
      id_7,
      id_4,
      id_4
  );
endmodule
