vendor_name = ModelSim
source_file = 1, C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/example_and2/example_and2.v
source_file = 1, C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/example_and2/example_and2_tb.v
source_file = 1, C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/example_and2/db/example_and2.cbx.xml
design_name = example_and2
instance = comp, \z1~output , z1~output, example_and2, 1
instance = comp, \x2~input , x2~input, example_and2, 1
instance = comp, \x1~input , x1~input, example_and2, 1
instance = comp, \z1~0 , z1~0, example_and2, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
