$date
	Sat May 13 16:32:04 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module instruction_memory_tb $end
$var wire 32 ! instruction [31:0] $end
$var reg 1 " clk $end
$var reg 32 # read_addr [31:0] $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 32 % read_addr [31:0] $end
$var reg 32 & instruction [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100010000000010110011 &
b0 %
1$
b0 #
1"
b100010000000010110011 !
$end
#1000
0"
0$
#2000
1"
1$
#3000
0"
0$
#4000
1"
1$
#5000
0"
0$
