{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1582761824943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1582761824948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 19:03:44 2020 " "Processing started: Wed Feb 26 19:03:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1582761824948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1582761824948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ChipInterface -c ChipInterface " "Command: quartus_map --read_settings_files=on --write_settings_files=off ChipInterface -c ChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1582761824948 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1582761825348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ChipInterface.sv 1 1 " "Found 1 design units, including 1 entities, in source file ChipInterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ChipInterface " "Found entity 1: ChipInterface" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582761825435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1582761825435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "make_change.sv 3 3 " "Found 3 design units, including 3 entities, in source file make_change.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GetRemaining " "Found entity 1: GetRemaining" {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582761825444 ""} { "Info" "ISGN_ENTITY_NAME" "2 CalcCoin " "Found entity 2: CalcCoin" {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582761825444 ""} { "Info" "ISGN_ENTITY_NAME" "3 make_change " "Found entity 3: make_change" {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582761825444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1582761825444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv 4 4 " "Found 4 design units, including 4 entities, in source file /afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSevenSegment " "Found entity 1: BCDtoSevenSegment" {  } { { "../18240-Lab-2/BCDtoSevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582761825453 ""} { "Info" "ISGN_ENTITY_NAME" "2 BCDtester " "Found entity 2: BCDtester" {  } { { "../18240-Lab-2/BCDtoSevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582761825453 ""} { "Info" "ISGN_ENTITY_NAME" "3 SevenSegtester " "Found entity 3: SevenSegtester" {  } { { "../18240-Lab-2/BCDtoSevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582761825453 ""} { "Info" "ISGN_ENTITY_NAME" "4 SevenSegmentDigit " "Found entity 4: SevenSegmentDigit" {  } { { "../18240-Lab-2/BCDtoSevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582761825453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1582761825453 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ChipInterface " "Elaborating entity \"ChipInterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1582761825556 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ChipInterface.sv(33) " "Verilog HDL assignment warning at ChipInterface.sv(33): truncated value with size 32 to match size of target (4)" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1582761825558 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[14..0\] ChipInterface.sv(5) " "Output port \"LEDR\[14..0\]\" at ChipInterface.sv(5) has no driver" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1582761825558 "|ChipInterface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "make_change make_change:asdsad " "Elaborating entity \"make_change\" for hierarchy \"make_change:asdsad\"" {  } { { "ChipInterface.sv" "asdsad" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1582761825592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CalcCoin make_change:asdsad\|CalcCoin:c1 " "Elaborating entity \"CalcCoin\" for hierarchy \"make_change:asdsad\|CalcCoin:c1\"" {  } { { "make_change.sv" "c1" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1582761825621 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 make_change.sv(37) " "Verilog HDL assignment warning at make_change.sv(37): truncated value with size 32 to match size of target (2)" {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1582761825622 "|ChipInterface|make_change:asdsad|CalcCoin:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 make_change.sv(42) " "Verilog HDL assignment warning at make_change.sv(42): truncated value with size 32 to match size of target (2)" {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1582761825622 "|ChipInterface|make_change:asdsad|CalcCoin:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 make_change.sv(47) " "Verilog HDL assignment warning at make_change.sv(47): truncated value with size 32 to match size of target (2)" {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1582761825622 "|ChipInterface|make_change:asdsad|CalcCoin:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 make_change.sv(58) " "Verilog HDL assignment warning at make_change.sv(58): truncated value with size 32 to match size of target (2)" {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1582761825622 "|ChipInterface|make_change:asdsad|CalcCoin:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 make_change.sv(64) " "Verilog HDL assignment warning at make_change.sv(64): truncated value with size 32 to match size of target (2)" {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1582761825623 "|ChipInterface|make_change:asdsad|CalcCoin:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 make_change.sv(75) " "Verilog HDL assignment warning at make_change.sv(75): truncated value with size 32 to match size of target (2)" {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1582761825623 "|ChipInterface|make_change:asdsad|CalcCoin:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GetRemaining make_change:asdsad\|GetRemaining:r1 " "Elaborating entity \"GetRemaining\" for hierarchy \"make_change:asdsad\|GetRemaining:r1\"" {  } { { "make_change.sv" "r1" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1582761825639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDigit SevenSegmentDigit:seg1 " "Elaborating entity \"SevenSegmentDigit\" for hierarchy \"SevenSegmentDigit:seg1\"" {  } { { "ChipInterface.sv" "seg1" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1582761825657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSevenSegment SevenSegmentDigit:seg1\|BCDtoSevenSegment:b2ss " "Elaborating entity \"BCDtoSevenSegment\" for hierarchy \"SevenSegmentDigit:seg1\|BCDtoSevenSegment:b2ss\"" {  } { { "../18240-Lab-2/BCDtoSevenSegment.sv" "b2ss" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1582761825677 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 BCDtoSevenSegment.sv(50) " "Verilog HDL assignment warning at BCDtoSevenSegment.sv(50): truncated value with size 32 to match size of target (7)" {  } { { "../18240-Lab-2/BCDtoSevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1582761825678 "|ChipInterface|SevenSegmentDigit:seg1|BCDtoSevenSegment:b2ss"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1582761826394 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1582761826525 "|ChipInterface|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1582761826525 "|ChipInterface|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1582761826525 "|ChipInterface|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1582761826525 "|ChipInterface|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1582761826525 "|ChipInterface|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1582761826525 "|ChipInterface|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1582761826525 "|ChipInterface|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1582761826525 "|ChipInterface|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1582761826525 "|ChipInterface|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1582761826525 "|ChipInterface|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1582761826525 "|ChipInterface|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1582761826525 "|ChipInterface|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1582761826525 "|ChipInterface|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1582761826525 "|ChipInterface|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1582761826525 "|ChipInterface|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1582761826525 "|ChipInterface|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1582761826525 "|ChipInterface|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1582761826525 "|ChipInterface|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1582761826525 "|ChipInterface|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1582761826525 "|ChipInterface|LEDR[14]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1582761826525 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1582761826584 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1582761827337 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1582761827337 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1582761828419 "|ChipInterface|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1582761828419 "|ChipInterface|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1582761828419 "|ChipInterface|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1582761828419 "|ChipInterface|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1582761828419 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1582761828420 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1582761828420 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1582761828420 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1582761828420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "651 " "Peak virtual memory: 651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1582761828599 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 26 19:03:48 2020 " "Processing ended: Wed Feb 26 19:03:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1582761828599 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1582761828599 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1582761828599 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1582761828599 ""}
