
---------- Begin Simulation Statistics ----------
final_tick                                76335716500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55655                       # Simulator instruction rate (inst/s)
host_mem_usage                                 970852                       # Number of bytes of host memory used
host_op_rate                                   111977                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1796.80                       # Real time elapsed on the host
host_tick_rate                               42484315                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     201200649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.076336                       # Number of seconds simulated
sim_ticks                                 76335716500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  97817859                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 57078848                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     201200649                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.526714                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.526714                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   3222959                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1607508                       # number of floating regfile writes
system.cpu.idleCycles                         9120316                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1351967                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 22650797                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.472616                       # Inst execution rate
system.cpu.iew.exec_refs                     49831572                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   18423746                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5021406                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              32798951                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               3743                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             65761                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             19305764                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           234973902                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              31407826                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1713137                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             224826433                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  41901                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1914181                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1205301                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1968433                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          27303                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1003929                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         348038                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 244235259                       # num instructions consuming a value
system.cpu.iew.wb_count                     223737416                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.636760                       # average fanout of values written-back
system.cpu.iew.wb_producers                 155519164                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.465483                       # insts written-back per cycle
system.cpu.iew.wb_sent                      224182723                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                347954775                       # number of integer regfile reads
system.cpu.int_regfile_writes               179240936                       # number of integer regfile writes
system.cpu.ipc                               0.655001                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.655001                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2999824      1.32%      1.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             171674209     75.78%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               281980      0.12%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                151080      0.07%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              118264      0.05%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  2      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                23182      0.01%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               391551      0.17%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   68      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               121498      0.05%     77.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              368133      0.16%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              11102      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               9      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             115      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             56      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31135780     13.74%     91.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            17339716      7.65%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          636831      0.28%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1286068      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              226539570                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 3195176                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             6253276                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2951798                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            3970425                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2922587                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012901                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2512596     85.97%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      4      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  28120      0.96%     86.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    431      0.01%     86.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   940      0.03%     86.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  336      0.01%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 162345      5.55%     92.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                101057      3.46%     96.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             45876      1.57%     97.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            70882      2.43%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              223267157                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          593441642                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    220785618                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         264803539                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  234953537                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 226539570                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               20365                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        33773219                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            142073                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          12538                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     35074900                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     143551118                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.578111                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.201673                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            80307516     55.94%     55.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10894181      7.59%     63.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11534201      8.03%     71.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10914124      7.60%     79.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9596732      6.69%     85.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             7559912      5.27%     91.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7256472      5.05%     96.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3794545      2.64%     98.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1693435      1.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       143551118                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.483837                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1030723                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1758941                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             32798951                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            19305764                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                97216914                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        152671434                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1522326                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   111                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       183655                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        375494                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        46860                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          108                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4411669                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2670                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8824863                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2778                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                26035826                       # Number of BP lookups
system.cpu.branchPred.condPredicted          18025983                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1582272                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11143155                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9901151                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             88.854108                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2455954                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              38170                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1102163                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             576516                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           525647                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       276592                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        33375448                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            7827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1168990                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    138605489                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.451607                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.426319                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        85324239     61.56%     61.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        12246441      8.84%     70.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8055266      5.81%     76.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        12821177      9.25%     85.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3598937      2.60%     88.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2324493      1.68%     89.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2105928      1.52%     91.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1305700      0.94%     92.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        10823308      7.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    138605489                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              201200649                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    44727849                       # Number of memory references committed
system.cpu.commit.loads                      28062285                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        4584                       # Number of memory barriers committed
system.cpu.commit.branches                   20806579                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2470067                       # Number of committed floating point instructions.
system.cpu.commit.integer                   198196507                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2041639                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      2134652      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    152981825     76.03%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       267686      0.13%     77.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       142996      0.07%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       105110      0.05%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        20062      0.01%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       354750      0.18%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       109018      0.05%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       350255      0.17%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         6127      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     27651913     13.74%     91.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15638360      7.77%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       410372      0.20%     99.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1027204      0.51%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    201200649                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      10823308                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     43621863                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43621863                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43657622                       # number of overall hits
system.cpu.dcache.overall_hits::total        43657622                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1324377                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1324377                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1326976                       # number of overall misses
system.cpu.dcache.overall_misses::total       1326976                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34186887975                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34186887975                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34186887975                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34186887975                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     44946240                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     44946240                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     44984598                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     44984598                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029466                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029466                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029498                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029498                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25813.562131                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25813.562131                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25763.003984                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25763.003984                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       219925                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          320                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8558                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.698177                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           80                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       503342                       # number of writebacks
system.cpu.dcache.writebacks::total            503342                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       460097                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       460097                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       460097                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       460097                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       864280                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       864280                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       865519                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       865519                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20555164980                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20555164980                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20609326480                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20609326480                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019229                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019229                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019240                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019240                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23782.992757                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23782.992757                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23811.524045                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23811.524045                       # average overall mshr miss latency
system.cpu.dcache.replacements                 864604                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     27194872                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27194872                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1081483                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1081483                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  24846839500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24846839500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     28276355                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28276355                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038247                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038247                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22974.785087                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22974.785087                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       457771                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       457771                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       623712                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       623712                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11507671500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11507671500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022058                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022058                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18450.296772                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18450.296772                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16426991                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16426991                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       242894                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       242894                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9340048475                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9340048475                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014571                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014571                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 38453.187296                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38453.187296                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2326                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2326                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       240568                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       240568                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9047493480                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9047493480                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014431                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014431                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 37608.881813                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37608.881813                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        35759                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         35759                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         2599                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2599                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        38358                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        38358                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.067756                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.067756                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1239                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1239                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     54161500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     54161500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.032301                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.032301                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 43713.882163                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 43713.882163                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  76335716500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.788053                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            44523286                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            865116                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.465105                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.788053                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999586                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999586                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          315                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          90834312                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         90834312                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76335716500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 86610010                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              17847181                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  36542847                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1345779                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1205301                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             10038575                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                421197                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              242888118                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2021539                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    31400237                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    18428295                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        287108                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         43820                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  76335716500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  76335716500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76335716500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           89635980                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      124956092                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    26035826                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12933621                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      52260225                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 3243474                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         50                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 4106                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         28123                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           51                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          846                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  19426601                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                968357                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          143551118                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.745323                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.073610                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                103962852     72.42%     72.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2098540      1.46%     73.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2330874      1.62%     75.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1912800      1.33%     76.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2723344      1.90%     78.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2970458      2.07%     80.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2695623      1.88%     82.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2728098      1.90%     84.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 22128529     15.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            143551118                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.170535                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.818464                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     15679004                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15679004                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15679004                       # number of overall hits
system.cpu.icache.overall_hits::total        15679004                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3747588                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3747588                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3747588                       # number of overall misses
system.cpu.icache.overall_misses::total       3747588                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  50874550471                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  50874550471                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  50874550471                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  50874550471                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19426592                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19426592                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19426592                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19426592                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.192910                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.192910                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.192910                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.192910                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13575.278411                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13575.278411                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13575.278411                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13575.278411                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        14424                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               867                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    16.636678                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3546893                       # number of writebacks
system.cpu.icache.writebacks::total           3546893                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       199744                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       199744                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       199744                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       199744                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3547844                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3547844                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3547844                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3547844                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  45621821476                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  45621821476                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  45621821476                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  45621821476                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.182628                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.182628                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.182628                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.182628                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12859.026912                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12859.026912                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12859.026912                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12859.026912                       # average overall mshr miss latency
system.cpu.icache.replacements                3546893                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15679004                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15679004                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3747588                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3747588                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  50874550471                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  50874550471                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19426592                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19426592                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.192910                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.192910                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13575.278411                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13575.278411                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       199744                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       199744                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3547844                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3547844                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  45621821476                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  45621821476                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.182628                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.182628                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12859.026912                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12859.026912                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  76335716500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.573862                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19226848                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3547844                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.419305                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.573862                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999168                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999168                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          285                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          42401028                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         42401028                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76335716500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    19431564                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        367644                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  76335716500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  76335716500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76335716500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     3011055                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 4736665                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                10898                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               27303                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                2640194                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                56543                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   6676                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  76335716500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1205301                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 87652739                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 8939211                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4228                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  36752156                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               8997483                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              240240703                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                137983                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 664326                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 658430                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                7420635                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents               7                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           256004710                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   592605600                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                376313398                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   3572941                       # Number of floating rename lookups
system.cpu.rename.committedMaps             214580209                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 41424462                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     101                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  82                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4916178                       # count of insts added to the skid buffer
system.cpu.rob.reads                        362185443                       # The number of ROB reads
system.cpu.rob.writes                       474128788                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  201200649                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3507695                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               712772                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4220467                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3507695                       # number of overall hits
system.l2.overall_hits::.cpu.data              712772                       # number of overall hits
system.l2.overall_hits::total                 4220467                       # number of overall hits
system.l2.demand_misses::.cpu.inst              39514                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             152344                       # number of demand (read+write) misses
system.l2.demand_misses::total                 191858                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             39514                       # number of overall misses
system.l2.overall_misses::.cpu.data            152344                       # number of overall misses
system.l2.overall_misses::total                191858                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   3081811000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11630887500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14712698500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   3081811000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11630887500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14712698500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3547209                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           865116                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4412325                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3547209                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          865116                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4412325                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.011139                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.176097                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.043482                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.011139                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.176097                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.043482                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77992.888596                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76346.213175                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76685.353230                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77992.888596                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76346.213175                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76685.353230                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              107393                       # number of writebacks
system.l2.writebacks::total                    107393                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  13                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 13                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         39501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        152344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            191845                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        39501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       152344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           191845                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2678488750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10081289250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12759778000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2678488750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10081289250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12759778000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.011136                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.176097                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.043479                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.011136                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.176097                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.043479                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67808.125111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66174.508021                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66510.870755                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67808.125111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66174.508021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66510.870755                       # average overall mshr miss latency
system.l2.replacements                         185629                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       503342                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           503342                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       503342                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       503342                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3544948                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3544948                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3544948                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3544948                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          525                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           525                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              403                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  403                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        22500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        22500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data          406                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              406                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.007389                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.007389                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data         7500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         7500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        39500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        39500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.007389                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.007389                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 13166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 13166.666667                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            144675                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                144675                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           95996                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               95996                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7075592000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7075592000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        240671                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            240671                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.398868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.398868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73707.154465                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73707.154465                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        95996                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          95996                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6097833500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6097833500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.398868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.398868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63521.745698                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63521.745698                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3507695                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3507695                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        39514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            39514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   3081811000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3081811000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3547209                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3547209                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.011139                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011139                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77992.888596                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77992.888596                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        39501                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        39501                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2678488750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2678488750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.011136                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011136                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67808.125111                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67808.125111                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        568097                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            568097                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        56348                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           56348                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4555295500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4555295500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       624445                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        624445                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.090237                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.090237                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80842.186058                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80842.186058                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        56348                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        56348                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3983455750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3983455750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.090237                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.090237                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70693.826755                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70693.826755                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  76335716500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8172.296676                       # Cycle average of tags in use
system.l2.tags.total_refs                     8819648                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    193821                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     45.504089                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     200.808959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3041.594864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4929.892853                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024513                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.371288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.601794                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997595                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3697                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3213                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  70755325                       # Number of tag accesses
system.l2.tags.data_accesses                 70755325                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76335716500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    107392.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     39501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    152037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000560021750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6331                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6331                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              500848                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101136                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      191845                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     107393                       # Number of write requests accepted
system.mem_ctrls.readBursts                    191845                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   107393                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    307                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                191845                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               107393                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  160610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6331                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.252725                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.199868                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     95.921331                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6329     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6331                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.959722                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.927170                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.057339                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3384     53.45%     53.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               72      1.14%     54.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2651     41.87%     96.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              197      3.11%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               24      0.38%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6331                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   19648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12278080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6873152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    160.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     90.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   76334078500                       # Total gap between requests
system.mem_ctrls.avgGap                     255094.87                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2528064                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      9730368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6871808                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 33117708.405867915601                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 127468090.248422577977                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 90020875.090626806021                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        39501                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       152344                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       107393                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1374915500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5056700000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1811565840750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34807.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33192.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16868565.37                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2528064                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      9750016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12278080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2528064                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2528064                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6873152                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6873152                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        39501                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       152344                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         191845                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       107393                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        107393                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     33117708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    127725480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        160843188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     33117708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     33117708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     90038482                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        90038482                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     90038482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     33117708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    127725480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       250881670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               191538                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              107372                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12660                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11485                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11726                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11742                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12219                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14361                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13401                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11417                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11423                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10739                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12751                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12990                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6839                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6828                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6153                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6665                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6117                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6575                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7319                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7499                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7137                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6387                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6147                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6447                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6704                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7621                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2840278000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             957690000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6431615500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14828.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33578.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              109332                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              55748                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            57.08                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.92                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       133829                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   142.944922                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   104.871830                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   162.975630                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        76408     57.09%     57.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        38442     28.72%     85.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10249      7.66%     93.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3404      2.54%     96.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1479      1.11%     97.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          774      0.58%     97.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          493      0.37%     98.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          353      0.26%     98.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2227      1.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       133829                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12258432                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6871808                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              160.585799                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               90.020875                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.96                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               55.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  76335716500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       482471220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       256439535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      694993320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     276388560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6025315920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  25983564000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   7432019520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   41151192075                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   539.081756                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  19071182250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2548780000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  54715754250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       473074980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       251441520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      672588000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     284093280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6025315920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26179059750                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   7267391520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   41152964970                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   539.104981                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  18637670250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2548780000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  55149266250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  76335716500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              95849                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       107393                       # Transaction distribution
system.membus.trans_dist::CleanEvict            76253                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq             95996                       # Transaction distribution
system.membus.trans_dist::ReadExResp            95996                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         95849                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       567339                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       567339                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 567339                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     19151232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     19151232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                19151232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            191848                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  191848    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              191848                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  76335716500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           201266500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          239806250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4172289                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       610735                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3546893                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          439498                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             406                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            406                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           240671                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          240671                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3547844                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       624445                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     10641946                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2595648                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              13237594                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    454022528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     87581312                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              541603840                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          186264                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6913792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4598995                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010831                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.103733                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4549292     98.92%     98.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  49595      1.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    108      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4598995                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  76335716500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8462666500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5323238050                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1298922904                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
