Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: TrojanTopImplement.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TrojanTopImplement.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TrojanTopImplement"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : TrojanTopImplement
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Xor_Permutation.v" in library work
Compiling verilog file "Xor_Operation.v" in library work
Module <Xor_Permutation> compiled
Compiling verilog file "Sbox_Rom8.v" in library work
Module <Xor_Operation> compiled
Compiling verilog file "Sbox_Rom7.v" in library work
Module <Sbox_Rom8> compiled
Compiling verilog file "Sbox_Rom6.v" in library work
Module <Sbox_Rom7> compiled
Compiling verilog file "Sbox_Rom5.v" in library work
Module <Sbox_Rom6> compiled
Compiling verilog file "Sbox_Rom4.v" in library work
Module <Sbox_Rom5> compiled
Compiling verilog file "Sbox_Rom3.v" in library work
Module <Sbox_Rom4> compiled
Compiling verilog file "Sbox_Rom2.v" in library work
Module <Sbox_Rom3> compiled
Compiling verilog file "Sbox_Rom1.v" in library work
Module <Sbox_Rom2> compiled
Compiling verilog file "Sbox_Output.v" in library work
Module <Sbox_Rom1> compiled
Compiling verilog file "Reg32.v" in library work
Module <Sbox_Output> compiled
Compiling verilog file "Permuted_Choice2.v" in library work
Module <Reg32> compiled
Compiling verilog file "Permuatation.v" in library work
Module <Permuted_Choice2> compiled
Compiling verilog file "Key_Generation.v" in library work
Module <Permutation> compiled
Compiling verilog file "Expansion_Permutation.v" in library work
Module <Key_Generation> compiled
Compiling verilog file "Swap.v" in library work
Module <Expansion_Permutation> compiled
Compiling verilog file "Round1.v" in library work
Module <Swap> compiled
Compiling verilog file "Key_Top.v" in library work
Module <Round1> compiled
Compiling verilog file "Inverse_Initial_Permutation.v" in library work
Module <Key_Top> compiled
Compiling verilog file "Initial_Permutation.v" in library work
Module <Inverse_Initial_Permutation> compiled
Compiling verilog file "Trojan_Permutation.v" in library work
Module <Initial_Permutation> compiled
Compiling verilog file "Top.v" in library work
Module <Trojan_Permutation> compiled
Compiling verilog file "TrojanTopImplement _old.v" in library work
Module <Des_Top> compiled
Module <TrojanTopImplement> compiled
No errors in compilation
Analysis of file <"TrojanTopImplement.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <TrojanTopImplement> in library <work> with parameters.
	PLAIN_TEXT = "1111111111111111111111111111111111111111111111111111111111111111"
	TrojanPlaneTxt = "1111111111111111111111111111111111111111111111111111111111111111"
	TrojanSendingFrq = "00000000000000000000000011111010"
	txdivisorR = "00000000000000000001101100100000"

Analyzing hierarchy for module <Des_Top> in library <work>.

Analyzing hierarchy for module <Trojan_Permutation> in library <work>.

Analyzing hierarchy for module <Initial_Permutation> in library <work>.

Analyzing hierarchy for module <Key_Top> in library <work>.

Analyzing hierarchy for module <Round1> in library <work>.

Analyzing hierarchy for module <Swap> in library <work>.

Analyzing hierarchy for module <Inverse_Initial_Permutation> in library <work>.

Analyzing hierarchy for module <Key_Generation> in library <work>.

Analyzing hierarchy for module <Permuted_Choice2> in library <work>.

Analyzing hierarchy for module <Expansion_Permutation> in library <work>.

Analyzing hierarchy for module <Xor_Operation> in library <work>.

Analyzing hierarchy for module <Sbox_Rom1> in library <work>.

Analyzing hierarchy for module <Sbox_Rom2> in library <work>.

Analyzing hierarchy for module <Sbox_Rom3> in library <work>.

Analyzing hierarchy for module <Sbox_Rom4> in library <work>.

Analyzing hierarchy for module <Sbox_Rom5> in library <work>.

Analyzing hierarchy for module <Sbox_Rom6> in library <work>.

Analyzing hierarchy for module <Sbox_Rom7> in library <work>.

Analyzing hierarchy for module <Sbox_Rom8> in library <work>.

Analyzing hierarchy for module <Sbox_Output> in library <work>.

Analyzing hierarchy for module <Permutation> in library <work>.

Analyzing hierarchy for module <Xor_Permutation> in library <work>.

Analyzing hierarchy for module <Reg32> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TrojanTopImplement>.
	PLAIN_TEXT = 64'b1111111111111111111111111111111111111111111111111111111111111111
	TrojanPlaneTxt = 64'b1111111111111111111111111111111111111111111111111111111111111111
	TrojanSendingFrq = 32'sb00000000000000000000000011111010
	txdivisorR = 32'sb00000000000000000001101100100000
Module <TrojanTopImplement> is correct for synthesis.
 
Analyzing module <Des_Top> in library <work>.
Module <Des_Top> is correct for synthesis.
 
Analyzing module <Initial_Permutation> in library <work>.
WARNING:Xst:905 - "Initial_Permutation.v" line 52: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <PLAIN_TEXT>
Module <Initial_Permutation> is correct for synthesis.
 
Analyzing module <Key_Top> in library <work>.
Module <Key_Top> is correct for synthesis.
 
Analyzing module <Key_Generation> in library <work>.
Module <Key_Generation> is correct for synthesis.
 
Analyzing module <Permuted_Choice2> in library <work>.
Module <Permuted_Choice2> is correct for synthesis.
 
Analyzing module <Round1> in library <work>.
Module <Round1> is correct for synthesis.
 
Analyzing module <Expansion_Permutation> in library <work>.
Module <Expansion_Permutation> is correct for synthesis.
 
Analyzing module <Xor_Operation> in library <work>.
Module <Xor_Operation> is correct for synthesis.
 
Analyzing module <Sbox_Rom1> in library <work>.
Module <Sbox_Rom1> is correct for synthesis.
 
Analyzing module <Sbox_Rom2> in library <work>.
Module <Sbox_Rom2> is correct for synthesis.
 
Analyzing module <Sbox_Rom3> in library <work>.
Module <Sbox_Rom3> is correct for synthesis.
 
Analyzing module <Sbox_Rom4> in library <work>.
Module <Sbox_Rom4> is correct for synthesis.
 
Analyzing module <Sbox_Rom5> in library <work>.
Module <Sbox_Rom5> is correct for synthesis.
 
Analyzing module <Sbox_Rom6> in library <work>.
Module <Sbox_Rom6> is correct for synthesis.
 
Analyzing module <Sbox_Rom7> in library <work>.
Module <Sbox_Rom7> is correct for synthesis.
 
Analyzing module <Sbox_Rom8> in library <work>.
Module <Sbox_Rom8> is correct for synthesis.
 
Analyzing module <Sbox_Output> in library <work>.
Module <Sbox_Output> is correct for synthesis.
 
Analyzing module <Permutation> in library <work>.
Module <Permutation> is correct for synthesis.
 
Analyzing module <Xor_Permutation> in library <work>.
Module <Xor_Permutation> is correct for synthesis.
 
Analyzing module <Reg32> in library <work>.
Module <Reg32> is correct for synthesis.
 
Analyzing module <Swap> in library <work>.
Module <Swap> is correct for synthesis.
 
Analyzing module <Inverse_Initial_Permutation> in library <work>.
Module <Inverse_Initial_Permutation> is correct for synthesis.
 
Analyzing module <Trojan_Permutation> in library <work>.
Module <Trojan_Permutation> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Trojan_Permutation>.
    Related source file is "Trojan_Permutation.v".
Unit <Trojan_Permutation> synthesized.


Synthesizing Unit <Initial_Permutation>.
    Related source file is "Initial_Permutation.v".
    Found 64-bit tristate buffer for signal <INITIAL_PERMUTATION_OUTPUT>.
    Summary:
	inferred  64 Tristate(s).
Unit <Initial_Permutation> synthesized.


Synthesizing Unit <Swap>.
    Related source file is "Swap.v".
Unit <Swap> synthesized.


Synthesizing Unit <Inverse_Initial_Permutation>.
    Related source file is "Inverse_Initial_Permutation.v".
Unit <Inverse_Initial_Permutation> synthesized.


Synthesizing Unit <Key_Generation>.
    Related source file is "Key_Generation.v".
    Found 56-bit tristate buffer for signal <OUTPUT_PERMUTATION_CHOICE1>.
    Summary:
	inferred  56 Tristate(s).
Unit <Key_Generation> synthesized.


Synthesizing Unit <Permuted_Choice2>.
    Related source file is "Permuted_Choice2.v".
WARNING:Xst:646 - Signal <PERMUTATION2_INPUT<54>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PERMUTATION2_INPUT<43>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PERMUTATION2_INPUT<38>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PERMUTATION2_INPUT<35>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PERMUTATION2_INPUT<25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PERMUTATION2_INPUT<22>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PERMUTATION2_INPUT<18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PERMUTATION2_INPUT<9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Permuted_Choice2> synthesized.


Synthesizing Unit <Expansion_Permutation>.
    Related source file is "Expansion_Permutation.v".
Unit <Expansion_Permutation> synthesized.


Synthesizing Unit <Xor_Operation>.
    Related source file is "Xor_Operation.v".
    Found 48-bit xor2 for signal <SBOX_INPUT>.
Unit <Xor_Operation> synthesized.


Synthesizing Unit <Sbox_Rom1>.
    Related source file is "Sbox_Rom1.v".
    Found 64x4-bit ROM for signal <S1_OUTPUT>.
    Summary:
	inferred   1 ROM(s).
Unit <Sbox_Rom1> synthesized.


Synthesizing Unit <Sbox_Rom2>.
    Related source file is "Sbox_Rom2.v".
    Found 64x4-bit ROM for signal <S2_OUTPUT>.
    Summary:
	inferred   1 ROM(s).
Unit <Sbox_Rom2> synthesized.


Synthesizing Unit <Sbox_Rom3>.
    Related source file is "Sbox_Rom3.v".
    Found 64x4-bit ROM for signal <S3_OUTPUT>.
    Summary:
	inferred   1 ROM(s).
Unit <Sbox_Rom3> synthesized.


Synthesizing Unit <Sbox_Rom4>.
    Related source file is "Sbox_Rom4.v".
    Found 64x4-bit ROM for signal <S4_OUTPUT>.
    Summary:
	inferred   1 ROM(s).
Unit <Sbox_Rom4> synthesized.


Synthesizing Unit <Sbox_Rom5>.
    Related source file is "Sbox_Rom5.v".
    Found 64x4-bit ROM for signal <S5_OUTPUT>.
    Summary:
	inferred   1 ROM(s).
Unit <Sbox_Rom5> synthesized.


Synthesizing Unit <Sbox_Rom6>.
    Related source file is "Sbox_Rom6.v".
    Found 64x4-bit ROM for signal <S6_OUTPUT>.
    Summary:
	inferred   1 ROM(s).
Unit <Sbox_Rom6> synthesized.


Synthesizing Unit <Sbox_Rom7>.
    Related source file is "Sbox_Rom7.v".
    Found 64x4-bit ROM for signal <S7_OUTPUT>.
    Summary:
	inferred   1 ROM(s).
Unit <Sbox_Rom7> synthesized.


Synthesizing Unit <Sbox_Rom8>.
    Related source file is "Sbox_Rom8.v".
    Found 64x4-bit ROM for signal <S8_OUTPUT>.
    Summary:
	inferred   1 ROM(s).
Unit <Sbox_Rom8> synthesized.


Synthesizing Unit <Sbox_Output>.
    Related source file is "Sbox_Output.v".
Unit <Sbox_Output> synthesized.


Synthesizing Unit <Permutation>.
    Related source file is "Permuatation.v".
Unit <Permutation> synthesized.


Synthesizing Unit <Xor_Permutation>.
    Related source file is "Xor_Permutation.v".
    Found 32-bit xor2 for signal <RIGHT_REG>.
Unit <Xor_Permutation> synthesized.


Synthesizing Unit <Reg32>.
    Related source file is "Reg32.v".
    Found 32-bit register for signal <RIGHT_REG1>.
    Found 32-bit register for signal <LEFT_REG1>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <Reg32> synthesized.


Synthesizing Unit <Key_Top>.
    Related source file is "Key_Top.v".
Unit <Key_Top> synthesized.


Synthesizing Unit <Round1>.
    Related source file is "Round1.v".
Unit <Round1> synthesized.


Synthesizing Unit <Des_Top>.
    Related source file is "Top.v".
Unit <Des_Top> synthesized.


Synthesizing Unit <TrojanTopImplement>.
    Related source file is "TrojanTopImplement _old.v".
    Found 8-bit register for signal <SendData>.
    Found 1-bit register for signal <SendDataReady>.
    Found 1-bit register for signal <SendLED>.
    Found 1-bit register for signal <addrR>.
    Found 1-bit register for signal <busyR>.
    Found 1-bit register for signal <chipSelectR>.
    Found 5-bit up counter for signal <desRdyCnt>.
    Found 1-bit register for signal <desRunR>.
    Found 1-bit register for signal <ledClk>.
    Found 12-bit up counter for signal <ledcounter>.
    Found 3-bit up counter for signal <partNum>.
    Found 64-bit register for signal <plainTxtR>.
    Found 16-bit up counter for signal <rs232Cnt>.
    Found 8-bit 8-to-1 multiplexer for signal <SendData$mux0000> created at line 264.
    Found 64-bit register for signal <sendingDataR>.
    Found 1-bit register for signal <sendingFlagR>.
    Found 1-bit xor2 for signal <SendLED$xor0000> created at line 290.
    Found 1-bit register for signal <trojanEnR>.
    Found 64-bit comparator not equal for signal <trojanEnR$cmp_ne0000> created at line 307.
    Found 64-bit register for signal <trojanKey>.
    Found 80-bit register for signal <trojanKeyR>.
    Found 1-bit register for signal <trojanSendFlagR>.
    Found 1-bit register for signal <trojanSendFlagRR>.
    Summary:
	inferred   4 Counter(s).
	inferred 291 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <TrojanTopImplement> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 128
 64x4-bit ROM                                          : 128
# Counters                                             : 4
 12-bit up counter                                     : 1
 16-bit up counter                                     : 1
 3-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 48
 1-bit register                                        : 11
 32-bit register                                       : 32
 64-bit register                                       : 3
 8-bit register                                        : 1
 80-bit register                                       : 1
# Comparators                                          : 1
 64-bit comparator not equal                           : 1
# Multiplexers                                         : 1
 8-bit 8-to-1 multiplexer                              : 1
# Tristates                                            : 120
 1-bit tristate buffer                                 : 120
# Xors                                                 : 33
 1-bit xor2                                            : 1
 32-bit xor2                                           : 16
 48-bit xor2                                           : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 128
 64x4-bit ROM                                          : 128
# Counters                                             : 4
 12-bit up counter                                     : 1
 16-bit up counter                                     : 1
 3-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 1315
 Flip-Flops                                            : 1315
# Comparators                                          : 1
 64-bit comparator not equal                           : 1
# Multiplexers                                         : 1
 8-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 33
 1-bit xor2                                            : 1
 32-bit xor2                                           : 16
 48-bit xor2                                           : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <plainTxtR_0> in Unit <TrojanTopImplement> is equivalent to the following 63 FFs/Latches, which will be removed : <plainTxtR_1> <plainTxtR_2> <plainTxtR_3> <plainTxtR_4> <plainTxtR_5> <plainTxtR_6> <plainTxtR_7> <plainTxtR_8> <plainTxtR_9> <plainTxtR_10> <plainTxtR_11> <plainTxtR_12> <plainTxtR_13> <plainTxtR_14> <plainTxtR_15> <plainTxtR_16> <plainTxtR_17> <plainTxtR_18> <plainTxtR_19> <plainTxtR_20> <plainTxtR_21> <plainTxtR_22> <plainTxtR_23> <plainTxtR_24> <plainTxtR_25> <plainTxtR_26> <plainTxtR_27> <plainTxtR_28> <plainTxtR_29> <plainTxtR_30> <plainTxtR_31> <plainTxtR_32> <plainTxtR_33> <plainTxtR_34> <plainTxtR_35> <plainTxtR_36> <plainTxtR_37> <plainTxtR_38> <plainTxtR_39> <plainTxtR_40> <plainTxtR_41> <plainTxtR_42> <plainTxtR_43> <plainTxtR_44> <plainTxtR_45> <plainTxtR_46> <plainTxtR_47> <plainTxtR_48> <plainTxtR_49> <plainTxtR_50> <plainTxtR_51> <plainTxtR_52> <plainTxtR_53> <plainTxtR_54> <plainTxtR_55> <plainTxtR_56> <plainTxtR_57> <plainTxtR_58> <plainTxtR_59>
   <plainTxtR_60> <plainTxtR_61> <plainTxtR_62> <plainTxtR_63> 
WARNING:Xst:2042 - Unit Key_Generation: 56 internal tristates are replaced by logic (pull-up yes): OUTPUT_PERMUTATION_CHOICE1<10>, OUTPUT_PERMUTATION_CHOICE1<11>, OUTPUT_PERMUTATION_CHOICE1<12>, OUTPUT_PERMUTATION_CHOICE1<13>, OUTPUT_PERMUTATION_CHOICE1<14>, OUTPUT_PERMUTATION_CHOICE1<15>, OUTPUT_PERMUTATION_CHOICE1<16>, OUTPUT_PERMUTATION_CHOICE1<17>, OUTPUT_PERMUTATION_CHOICE1<18>, OUTPUT_PERMUTATION_CHOICE1<19>, OUTPUT_PERMUTATION_CHOICE1<1>, OUTPUT_PERMUTATION_CHOICE1<20>, OUTPUT_PERMUTATION_CHOICE1<21>, OUTPUT_PERMUTATION_CHOICE1<22>, OUTPUT_PERMUTATION_CHOICE1<23>, OUTPUT_PERMUTATION_CHOICE1<24>, OUTPUT_PERMUTATION_CHOICE1<25>, OUTPUT_PERMUTATION_CHOICE1<26>, OUTPUT_PERMUTATION_CHOICE1<27>, OUTPUT_PERMUTATION_CHOICE1<28>, OUTPUT_PERMUTATION_CHOICE1<29>, OUTPUT_PERMUTATION_CHOICE1<2>, OUTPUT_PERMUTATION_CHOICE1<30>, OUTPUT_PERMUTATION_CHOICE1<31>, OUTPUT_PERMUTATION_CHOICE1<32>, OUTPUT_PERMUTATION_CHOICE1<33>, OUTPUT_PERMUTATION_CHOICE1<34>, OUTPUT_PERMUTATION_CHOICE1<35>, OUTPUT_PERMUTATION_CHOICE1<36>, OUTPUT_PERMUTATION_CHOICE1<37>, OUTPUT_PERMUTATION_CHOICE1<38>, OUTPUT_PERMUTATION_CHOICE1<39>, OUTPUT_PERMUTATION_CHOICE1<3>, OUTPUT_PERMUTATION_CHOICE1<40>, OUTPUT_PERMUTATION_CHOICE1<41>, OUTPUT_PERMUTATION_CHOICE1<42>, OUTPUT_PERMUTATION_CHOICE1<43>, OUTPUT_PERMUTATION_CHOICE1<44>, OUTPUT_PERMUTATION_CHOICE1<45>, OUTPUT_PERMUTATION_CHOICE1<46>, OUTPUT_PERMUTATION_CHOICE1<47>, OUTPUT_PERMUTATION_CHOICE1<48>, OUTPUT_PERMUTATION_CHOICE1<49>, OUTPUT_PERMUTATION_CHOICE1<4>, OUTPUT_PERMUTATION_CHOICE1<50>, OUTPUT_PERMUTATION_CHOICE1<51>, OUTPUT_PERMUTATION_CHOICE1<52>, OUTPUT_PERMUTATION_CHOICE1<53>, OUTPUT_PERMUTATION_CHOICE1<54>, OUTPUT_PERMUTATION_CHOICE1<55>, OUTPUT_PERMUTATION_CHOICE1<56>, OUTPUT_PERMUTATION_CHOICE1<5>, OUTPUT_PERMUTATION_CHOICE1<6>, OUTPUT_PERMUTATION_CHOICE1<7>, OUTPUT_PERMUTATION_CHOICE1<8>, OUTPUT_PERMUTATION_CHOICE1<9>.
WARNING:Xst:2042 - Unit Initial_Permutation: 64 internal tristates are replaced by logic (pull-up yes): INITIAL_PERMUTATION_OUTPUT<10>, INITIAL_PERMUTATION_OUTPUT<11>, INITIAL_PERMUTATION_OUTPUT<12>, INITIAL_PERMUTATION_OUTPUT<13>, INITIAL_PERMUTATION_OUTPUT<14>, INITIAL_PERMUTATION_OUTPUT<15>, INITIAL_PERMUTATION_OUTPUT<16>, INITIAL_PERMUTATION_OUTPUT<17>, INITIAL_PERMUTATION_OUTPUT<18>, INITIAL_PERMUTATION_OUTPUT<19>, INITIAL_PERMUTATION_OUTPUT<1>, INITIAL_PERMUTATION_OUTPUT<20>, INITIAL_PERMUTATION_OUTPUT<21>, INITIAL_PERMUTATION_OUTPUT<22>, INITIAL_PERMUTATION_OUTPUT<23>, INITIAL_PERMUTATION_OUTPUT<24>, INITIAL_PERMUTATION_OUTPUT<25>, INITIAL_PERMUTATION_OUTPUT<26>, INITIAL_PERMUTATION_OUTPUT<27>, INITIAL_PERMUTATION_OUTPUT<28>, INITIAL_PERMUTATION_OUTPUT<29>, INITIAL_PERMUTATION_OUTPUT<2>, INITIAL_PERMUTATION_OUTPUT<30>, INITIAL_PERMUTATION_OUTPUT<31>, INITIAL_PERMUTATION_OUTPUT<32>, INITIAL_PERMUTATION_OUTPUT<33>, INITIAL_PERMUTATION_OUTPUT<34>, INITIAL_PERMUTATION_OUTPUT<35>, INITIAL_PERMUTATION_OUTPUT<36>, INITIAL_PERMUTATION_OUTPUT<37>, INITIAL_PERMUTATION_OUTPUT<38>, INITIAL_PERMUTATION_OUTPUT<39>, INITIAL_PERMUTATION_OUTPUT<3>, INITIAL_PERMUTATION_OUTPUT<40>, INITIAL_PERMUTATION_OUTPUT<41>, INITIAL_PERMUTATION_OUTPUT<42>, INITIAL_PERMUTATION_OUTPUT<43>, INITIAL_PERMUTATION_OUTPUT<44>, INITIAL_PERMUTATION_OUTPUT<45>, INITIAL_PERMUTATION_OUTPUT<46>, INITIAL_PERMUTATION_OUTPUT<47>, INITIAL_PERMUTATION_OUTPUT<48>, INITIAL_PERMUTATION_OUTPUT<49>, INITIAL_PERMUTATION_OUTPUT<4>, INITIAL_PERMUTATION_OUTPUT<50>, INITIAL_PERMUTATION_OUTPUT<51>, INITIAL_PERMUTATION_OUTPUT<52>, INITIAL_PERMUTATION_OUTPUT<53>, INITIAL_PERMUTATION_OUTPUT<54>, INITIAL_PERMUTATION_OUTPUT<55>, INITIAL_PERMUTATION_OUTPUT<56>, INITIAL_PERMUTATION_OUTPUT<57>, INITIAL_PERMUTATION_OUTPUT<58>, INITIAL_PERMUTATION_OUTPUT<59>, INITIAL_PERMUTATION_OUTPUT<5>, INITIAL_PERMUTATION_OUTPUT<60>, INITIAL_PERMUTATION_OUTPUT<61>, INITIAL_PERMUTATION_OUTPUT<62>, INITIAL_PERMUTATION_OUTPUT<63>, INITIAL_PERMUTATION_OUTPUT<64>, INITIAL_PERMUTATION_OUTPUT<6>, INITIAL_PERMUTATION_OUTPUT<7>, INITIAL_PERMUTATION_OUTPUT<8>, INITIAL_PERMUTATION_OUTPUT<9>.

Optimizing unit <TrojanTopImplement> ...

Optimizing unit <Initial_Permutation> ...

Optimizing unit <Key_Generation> ...

Optimizing unit <Reg32> ...

Optimizing unit <Round1> ...

Optimizing unit <Des_Top> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <DES1/round1/input_to_round2/LEFT_REG1_32> in Unit <TrojanTopImplement> is equivalent to the following 31 FFs/Latches, which will be removed : <DES1/round1/input_to_round2/LEFT_REG1_31> <DES1/round1/input_to_round2/LEFT_REG1_30> <DES1/round1/input_to_round2/LEFT_REG1_29> <DES1/round1/input_to_round2/LEFT_REG1_28> <DES1/round1/input_to_round2/LEFT_REG1_27> <DES1/round1/input_to_round2/LEFT_REG1_26> <DES1/round1/input_to_round2/LEFT_REG1_25> <DES1/round1/input_to_round2/LEFT_REG1_24> <DES1/round1/input_to_round2/LEFT_REG1_23> <DES1/round1/input_to_round2/LEFT_REG1_22> <DES1/round1/input_to_round2/LEFT_REG1_21> <DES1/round1/input_to_round2/LEFT_REG1_20> <DES1/round1/input_to_round2/LEFT_REG1_19> <DES1/round1/input_to_round2/LEFT_REG1_18> <DES1/round1/input_to_round2/LEFT_REG1_17> <DES1/round1/input_to_round2/LEFT_REG1_16> <DES1/round1/input_to_round2/LEFT_REG1_15> <DES1/round1/input_to_round2/LEFT_REG1_14> <DES1/round1/input_to_round2/LEFT_REG1_13>
   <DES1/round1/input_to_round2/LEFT_REG1_12> <DES1/round1/input_to_round2/LEFT_REG1_11> <DES1/round1/input_to_round2/LEFT_REG1_10> <DES1/round1/input_to_round2/LEFT_REG1_9> <DES1/round1/input_to_round2/LEFT_REG1_8> <DES1/round1/input_to_round2/LEFT_REG1_7> <DES1/round1/input_to_round2/LEFT_REG1_6> <DES1/round1/input_to_round2/LEFT_REG1_5> <DES1/round1/input_to_round2/LEFT_REG1_4> <DES1/round1/input_to_round2/LEFT_REG1_3> <DES1/round1/input_to_round2/LEFT_REG1_2> <DES1/round1/input_to_round2/LEFT_REG1_1> 
INFO:Xst:2261 - The FF/Latch <trojanKey_1> in Unit <TrojanTopImplement> is equivalent to the following 54 FFs/Latches, which will be removed : <trojanKey_2> <trojanKey_3> <trojanKey_4> <trojanKey_5> <trojanKey_6> <trojanKey_7> <trojanKey_8> <trojanKey_9> <trojanKey_10> <trojanKey_11> <trojanKey_12> <trojanKey_13> <trojanKey_14> <trojanKey_15> <trojanKey_17> <trojanKey_18> <trojanKey_19> <trojanKey_21> <trojanKey_22> <trojanKey_23> <trojanKey_24> <trojanKey_25> <trojanKey_26> <trojanKey_27> <trojanKey_29> <trojanKey_30> <trojanKey_31> <trojanKey_32> <trojanKey_33> <trojanKey_34> <trojanKey_35> <trojanKey_37> <trojanKey_38> <trojanKey_39> <trojanKey_40> <trojanKey_41> <trojanKey_42> <trojanKey_43> <trojanKey_44> <trojanKey_45> <trojanKey_46> <trojanKey_47> <trojanKey_49> <trojanKey_50> <trojanKey_51> <trojanKey_53> <trojanKey_54> <trojanKey_55> <trojanKey_57> <trojanKey_58> <trojanKey_59> <trojanKey_61> <trojanKey_62> <trojanKey_63> 
INFO:Xst:2261 - The FF/Latch <trojanKey_0> in Unit <TrojanTopImplement> is equivalent to the following 8 FFs/Latches, which will be removed : <trojanKey_16> <trojanKey_20> <trojanKey_28> <trojanKey_36> <trojanKey_48> <trojanKey_52> <trojanKey_56> <trojanKey_60> 
Found area constraint ratio of 100 (+ 5) on block TrojanTopImplement, actual ratio is 19.
INFO:Xst:2260 - The FF/Latch <DES1/round1/input_to_round2/RIGHT_REG1_16> in Unit <TrojanTopImplement> is equivalent to the following FF/Latch : <DES1/round1/input_to_round2/LEFT_REG1_32> 
INFO:Xst:2260 - The FF/Latch <DES1/round1/input_to_round2/RIGHT_REG1_22> in Unit <TrojanTopImplement> is equivalent to the following FF/Latch : <DES1/round1/input_to_round2/RIGHT_REG1_12> 
INFO:Xst:2260 - The FF/Latch <DES1/round1/input_to_round2/RIGHT_REG1_25> in Unit <TrojanTopImplement> is equivalent to the following FF/Latch : <DES1/round1/input_to_round2/RIGHT_REG1_14> 
INFO:Xst:2260 - The FF/Latch <DES1/round1/input_to_round2/RIGHT_REG1_32> in Unit <TrojanTopImplement> is equivalent to the following 4 FFs/Latches : <DES1/round1/input_to_round2/RIGHT_REG1_20> <DES1/round1/input_to_round2/RIGHT_REG1_19> <DES1/round1/input_to_round2/RIGHT_REG1_15> <DES1/round1/input_to_round2/RIGHT_REG1_2> 
INFO:Xst:2260 - The FF/Latch <DES1/round1/input_to_round2/RIGHT_REG1_21> in Unit <TrojanTopImplement> is equivalent to the following FF/Latch : <DES1/round1/input_to_round2/RIGHT_REG1_7> 
INFO:Xst:2260 - The FF/Latch <DES1/round1/input_to_round2/RIGHT_REG1_23> in Unit <TrojanTopImplement> is equivalent to the following FF/Latch : <DES1/round1/input_to_round2/RIGHT_REG1_8> 
INFO:Xst:2260 - The FF/Latch <DES1/round1/input_to_round2/RIGHT_REG1_18> in Unit <TrojanTopImplement> is equivalent to the following FF/Latch : <DES1/round1/input_to_round2/RIGHT_REG1_5> 
INFO:Xst:2260 - The FF/Latch <DES1/round1/input_to_round2/RIGHT_REG1_31> in Unit <TrojanTopImplement> is equivalent to the following 3 FFs/Latches : <DES1/round1/input_to_round2/RIGHT_REG1_30> <DES1/round1/input_to_round2/RIGHT_REG1_9> <DES1/round1/input_to_round2/RIGHT_REG1_6> 
INFO:Xst:2260 - The FF/Latch <DES1/round1/input_to_round2/RIGHT_REG1_28> in Unit <TrojanTopImplement> is equivalent to the following FF/Latch : <DES1/round1/input_to_round2/RIGHT_REG1_1> 
INFO:Xst:2260 - The FF/Latch <DES1/round1/input_to_round2/RIGHT_REG1_24> in Unit <TrojanTopImplement> is equivalent to the following 3 FFs/Latches : <DES1/round1/input_to_round2/RIGHT_REG1_17> <DES1/round1/input_to_round2/RIGHT_REG1_11> <DES1/round1/input_to_round2/RIGHT_REG1_3> 
INFO:Xst:2261 - The FF/Latch <DES1/round1/input_to_round2/RIGHT_REG1_16> in Unit <TrojanTopImplement> is equivalent to the following FF/Latch, which will be removed : <DES1/round1/input_to_round2/LEFT_REG1_32> 
INFO:Xst:2261 - The FF/Latch <DES1/round1/input_to_round2/RIGHT_REG1_22> in Unit <TrojanTopImplement> is equivalent to the following FF/Latch, which will be removed : <DES1/round1/input_to_round2/RIGHT_REG1_12> 
INFO:Xst:2261 - The FF/Latch <DES1/round1/input_to_round2/RIGHT_REG1_25> in Unit <TrojanTopImplement> is equivalent to the following FF/Latch, which will be removed : <DES1/round1/input_to_round2/RIGHT_REG1_14> 
INFO:Xst:2261 - The FF/Latch <DES1/round1/input_to_round2/RIGHT_REG1_32> in Unit <TrojanTopImplement> is equivalent to the following 4 FFs/Latches, which will be removed : <DES1/round1/input_to_round2/RIGHT_REG1_20> <DES1/round1/input_to_round2/RIGHT_REG1_19> <DES1/round1/input_to_round2/RIGHT_REG1_15> <DES1/round1/input_to_round2/RIGHT_REG1_2> 
INFO:Xst:2261 - The FF/Latch <DES1/round1/input_to_round2/RIGHT_REG1_21> in Unit <TrojanTopImplement> is equivalent to the following FF/Latch, which will be removed : <DES1/round1/input_to_round2/RIGHT_REG1_7> 
INFO:Xst:2261 - The FF/Latch <DES1/round1/input_to_round2/RIGHT_REG1_23> in Unit <TrojanTopImplement> is equivalent to the following FF/Latch, which will be removed : <DES1/round1/input_to_round2/RIGHT_REG1_8> 
INFO:Xst:2261 - The FF/Latch <DES1/round1/input_to_round2/RIGHT_REG1_18> in Unit <TrojanTopImplement> is equivalent to the following FF/Latch, which will be removed : <DES1/round1/input_to_round2/RIGHT_REG1_5> 
INFO:Xst:2261 - The FF/Latch <DES1/round1/input_to_round2/RIGHT_REG1_31> in Unit <TrojanTopImplement> is equivalent to the following 3 FFs/Latches, which will be removed : <DES1/round1/input_to_round2/RIGHT_REG1_30> <DES1/round1/input_to_round2/RIGHT_REG1_9> <DES1/round1/input_to_round2/RIGHT_REG1_6> 
INFO:Xst:2261 - The FF/Latch <DES1/round1/input_to_round2/RIGHT_REG1_28> in Unit <TrojanTopImplement> is equivalent to the following FF/Latch, which will be removed : <DES1/round1/input_to_round2/RIGHT_REG1_1> 
INFO:Xst:2261 - The FF/Latch <DES1/round1/input_to_round2/RIGHT_REG1_24> in Unit <TrojanTopImplement> is equivalent to the following 3 FFs/Latches, which will be removed : <DES1/round1/input_to_round2/RIGHT_REG1_17> <DES1/round1/input_to_round2/RIGHT_REG1_11> <DES1/round1/input_to_round2/RIGHT_REG1_3> 
INFO:Xst:2261 - The FF/Latch <DES1/round2/input_to_round2/LEFT_REG1_28> in Unit <TrojanTopImplement> is equivalent to the following FF/Latch, which will be removed : <DES1/round2/input_to_round2/LEFT_REG1_1> 
INFO:Xst:2261 - The FF/Latch <DES1/round2/input_to_round2/LEFT_REG1_24> in Unit <TrojanTopImplement> is equivalent to the following 3 FFs/Latches, which will be removed : <DES1/round2/input_to_round2/LEFT_REG1_17> <DES1/round2/input_to_round2/LEFT_REG1_11> <DES1/round2/input_to_round2/LEFT_REG1_3> 
INFO:Xst:2261 - The FF/Latch <DES1/round2/input_to_round2/LEFT_REG1_22> in Unit <TrojanTopImplement> is equivalent to the following FF/Latch, which will be removed : <DES1/round2/input_to_round2/LEFT_REG1_12> 
INFO:Xst:2261 - The FF/Latch <DES1/round2/input_to_round2/LEFT_REG1_25> in Unit <TrojanTopImplement> is equivalent to the following FF/Latch, which will be removed : <DES1/round2/input_to_round2/LEFT_REG1_14> 
INFO:Xst:2261 - The FF/Latch <DES1/round2/input_to_round2/LEFT_REG1_32> in Unit <TrojanTopImplement> is equivalent to the following 4 FFs/Latches, which will be removed : <DES1/round2/input_to_round2/LEFT_REG1_20> <DES1/round2/input_to_round2/LEFT_REG1_19> <DES1/round2/input_to_round2/LEFT_REG1_15> <DES1/round2/input_to_round2/LEFT_REG1_2> 
INFO:Xst:2261 - The FF/Latch <DES1/round2/input_to_round2/LEFT_REG1_21> in Unit <TrojanTopImplement> is equivalent to the following FF/Latch, which will be removed : <DES1/round2/input_to_round2/LEFT_REG1_7> 
INFO:Xst:2261 - The FF/Latch <DES1/round2/input_to_round2/LEFT_REG1_23> in Unit <TrojanTopImplement> is equivalent to the following FF/Latch, which will be removed : <DES1/round2/input_to_round2/LEFT_REG1_8> 
INFO:Xst:2261 - The FF/Latch <DES1/round2/input_to_round2/LEFT_REG1_18> in Unit <TrojanTopImplement> is equivalent to the following FF/Latch, which will be removed : <DES1/round2/input_to_round2/LEFT_REG1_5> 
INFO:Xst:2261 - The FF/Latch <DES1/round2/input_to_round2/LEFT_REG1_31> in Unit <TrojanTopImplement> is equivalent to the following 3 FFs/Latches, which will be removed : <DES1/round2/input_to_round2/LEFT_REG1_30> <DES1/round2/input_to_round2/LEFT_REG1_9> <DES1/round2/input_to_round2/LEFT_REG1_6> 
FlipFlop addrR has been replicated 4 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop addrR connected to a primary input has been replicated

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1166
 Flip-Flops                                            : 1166

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TrojanTopImplement.ngr
Top Level Output File Name         : TrojanTopImplement
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 4168
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 26
#      LUT2                        : 370
#      LUT2_D                      : 84
#      LUT2_L                      : 2
#      LUT3                        : 199
#      LUT3_D                      : 21
#      LUT3_L                      : 3
#      LUT4                        : 2409
#      LUT4_D                      : 3
#      LUT4_L                      : 3
#      MUXCY                       : 26
#      MUXF5                       : 976
#      MUXF6                       : 8
#      VCC                         : 1
#      XORCY                       : 28
# FlipFlops/Latches                : 1166
#      FDC                         : 961
#      FDCE                        : 80
#      FDR                         : 35
#      FDRE                        : 84
#      FDRS                        : 1
#      FDRSE                       : 2
#      FDS                         : 1
#      FDSE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 3
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                     1702  out of   8672    19%  
 Number of Slice Flip Flops:           1166  out of  17344     6%  
 Number of 4 input LUTs:               3128  out of  17344    18%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    250     5%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 1166  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RST                                | IBUF                   | 1041  |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.668ns (Maximum Frequency: 149.971MHz)
   Minimum input arrival time before clock: 5.677ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.668ns (frequency: 149.971MHz)
  Total number of paths / destination ports: 21955 / 1362
-------------------------------------------------------------------------
Delay:               6.668ns (Levels of Logic = 4)
  Source:            chipSelectR (FF)
  Destination:       DES1/round2/input_to_round2/RIGHT_REG1_25 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: chipSelectR to DES1/round2/input_to_round2/RIGHT_REG1_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q            588   0.591   1.445  chipSelectR (chipSelectR)
     LUT3:I2->O           28   0.704   1.436  DES1/round2/expansion_to_xor1/Mxor_SBOX_INPUT_Result<25>1_1 (DES1/round2/expansion_to_xor1/Mxor_SBOX_INPUT_Result<25>1)
     LUT4:I0->O            1   0.704   0.000  DES1/round2/s4/Mrom_S4_OUTPUT23 (DES1/round2/s4/Mrom_S4_OUTPUT23)
     MUXF5:I1->O           1   0.321   0.455  DES1/round2/s4/Mrom_S4_OUTPUT2_f5_0 (DES1/round2/s4/Mrom_S4_OUTPUT2_f51)
     LUT4:I2->O            1   0.704   0.000  DES1/round2/permut_xor/Mxor_RIGHT_REG_Result<24>1 (DES1/round2/RIGHT_REG<25>)
     FDC:D                     0.308          DES1/round2/input_to_round2/RIGHT_REG1_25
    ----------------------------------------
    Total                      6.668ns (3.332ns logic, 3.336ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 133 / 133
-------------------------------------------------------------------------
Offset:              5.677ns (Levels of Logic = 3)
  Source:            RST (PAD)
  Destination:       SendDataReady (FF)
  Destination Clock: CLK rising

  Data Path: RST to SendDataReady
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1136   1.218   1.585  RST_IBUF (RST_IBUF)
     LUT3_L:I0->LO         1   0.704   0.135  SendDataReady_and0000_SW1 (N8)
     LUT4:I2->O            1   0.704   0.420  SendDataReady_or00001 (SendDataReady_or0000)
     FDR:R                     0.911          SendDataReady
    ----------------------------------------
    Total                      5.677ns (3.537ns logic, 2.140ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            SendLED (FF)
  Destination:       SendLED (PAD)
  Source Clock:      CLK rising

  Data Path: SendLED to SendLED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             1   0.591   0.420  SendLED (SendLED_OBUF)
     OBUF:I->O                 3.272          SendLED_OBUF (SendLED)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 73.00 secs
Total CPU time to Xst completion: 72.33 secs
 
--> 

Total memory usage is 338564 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :   34 (   0 filtered)

