<profile>

<section name = "Vitis HLS Report for 'dataflow_in_loop_LOOP_S_entry17'" level="0">
<item name = "Date">Fri Jan 14 19:05:40 2022
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">Systolic_Array_PCNN_based</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 1.458 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">0, 0, 0 ns, 0 ns, 0, 0, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 117, -</column>
<column name="Register">-, -, 2, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="co_2_c2_blk_n">9, 2, 1, 2</column>
<column name="co_2_c_blk_n">9, 2, 1, 2</column>
<column name="ko_1_c_blk_n">9, 2, 1, 2</column>
<column name="p_c1_blk_n">9, 2, 1, 2</column>
<column name="p_c5_blk_n">9, 2, 1, 2</column>
<column name="p_c6_blk_n">9, 2, 1, 2</column>
<column name="p_c7_blk_n">9, 2, 1, 2</column>
<column name="p_c_blk_n">9, 2, 1, 2</column>
<column name="r_c3_blk_n">9, 2, 1, 2</column>
<column name="r_c_blk_n">9, 2, 1, 2</column>
<column name="s_c4_blk_n">9, 2, 1, 2</column>
<column name="s_c_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dataflow_in_loop_LOOP_S.entry17, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dataflow_in_loop_LOOP_S.entry17, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dataflow_in_loop_LOOP_S.entry17, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dataflow_in_loop_LOOP_S.entry17, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dataflow_in_loop_LOOP_S.entry17, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dataflow_in_loop_LOOP_S.entry17, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dataflow_in_loop_LOOP_S.entry17, return value</column>
<column name="p_read">in, 11, ap_none, p_read, scalar</column>
<column name="p_read1">in, 11, ap_none, p_read1, scalar</column>
<column name="ko_1">in, 9, ap_none, ko_1, scalar</column>
<column name="co_2">in, 10, ap_none, co_2, scalar</column>
<column name="r">in, 11, ap_none, r, scalar</column>
<column name="s">in, 32, ap_none, s, scalar</column>
<column name="p_read2">in, 32, ap_none, p_read2, scalar</column>
<column name="p_read3">in, 10, ap_none, p_read3, scalar</column>
<column name="p_c_din">out, 11, ap_fifo, p_c, pointer</column>
<column name="p_c_full_n">in, 1, ap_fifo, p_c, pointer</column>
<column name="p_c_write">out, 1, ap_fifo, p_c, pointer</column>
<column name="p_c1_din">out, 11, ap_fifo, p_c1, pointer</column>
<column name="p_c1_full_n">in, 1, ap_fifo, p_c1, pointer</column>
<column name="p_c1_write">out, 1, ap_fifo, p_c1, pointer</column>
<column name="ko_1_c_din">out, 9, ap_fifo, ko_1_c, pointer</column>
<column name="ko_1_c_full_n">in, 1, ap_fifo, ko_1_c, pointer</column>
<column name="ko_1_c_write">out, 1, ap_fifo, ko_1_c, pointer</column>
<column name="co_2_c_din">out, 9, ap_fifo, co_2_c, pointer</column>
<column name="co_2_c_full_n">in, 1, ap_fifo, co_2_c, pointer</column>
<column name="co_2_c_write">out, 1, ap_fifo, co_2_c, pointer</column>
<column name="co_2_c2_din">out, 10, ap_fifo, co_2_c2, pointer</column>
<column name="co_2_c2_full_n">in, 1, ap_fifo, co_2_c2, pointer</column>
<column name="co_2_c2_write">out, 1, ap_fifo, co_2_c2, pointer</column>
<column name="r_c_din">out, 11, ap_fifo, r_c, pointer</column>
<column name="r_c_full_n">in, 1, ap_fifo, r_c, pointer</column>
<column name="r_c_write">out, 1, ap_fifo, r_c, pointer</column>
<column name="r_c3_din">out, 10, ap_fifo, r_c3, pointer</column>
<column name="r_c3_full_n">in, 1, ap_fifo, r_c3, pointer</column>
<column name="r_c3_write">out, 1, ap_fifo, r_c3, pointer</column>
<column name="s_c_din">out, 11, ap_fifo, s_c, pointer</column>
<column name="s_c_full_n">in, 1, ap_fifo, s_c, pointer</column>
<column name="s_c_write">out, 1, ap_fifo, s_c, pointer</column>
<column name="s_c4_din">out, 10, ap_fifo, s_c4, pointer</column>
<column name="s_c4_full_n">in, 1, ap_fifo, s_c4, pointer</column>
<column name="s_c4_write">out, 1, ap_fifo, s_c4, pointer</column>
<column name="p_c5_din">out, 32, ap_fifo, p_c5, pointer</column>
<column name="p_c5_full_n">in, 1, ap_fifo, p_c5, pointer</column>
<column name="p_c5_write">out, 1, ap_fifo, p_c5, pointer</column>
<column name="p_c6_din">out, 32, ap_fifo, p_c6, pointer</column>
<column name="p_c6_full_n">in, 1, ap_fifo, p_c6, pointer</column>
<column name="p_c6_write">out, 1, ap_fifo, p_c6, pointer</column>
<column name="p_c7_din">out, 10, ap_fifo, p_c7, pointer</column>
<column name="p_c7_full_n">in, 1, ap_fifo, p_c7, pointer</column>
<column name="p_c7_write">out, 1, ap_fifo, p_c7, pointer</column>
</table>
</item>
</section>
</profile>
