<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_multi_rst_ps7_0_100M_0_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_multi_microblaze_0_0_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_microblaze_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_multi_ilmb_v10_0_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_ilmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_multi_dlmb_v10_0_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_dlmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_multi_ilmb_v10_0_synth_1"/>
	</Run>
	<Run Id="design_multi_processing_system7_0_0_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_multi_axi_gpio_0_0_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_multi_auto_pc_0_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_multi_ilmb_bram_if_cntlr_0_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_ilmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_multi_dlmb_bram_if_cntlr_0_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_dlmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_multi_mdm_1_0_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_mdm_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_multi_lmb_bram_0_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_lmb_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_multi_clk_wiz_1_0_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_clk_wiz_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_multi_microblaze_0_axi_intc_0_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_microblaze_0_axi_intc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_multi_rst_clk_wiz_1_100M_0_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_rst_clk_wiz_1_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_multi_rst_ps7_0_100M_0_synth_1"/>
	</Run>
	<Run Id="design_multi_axi_smc_0_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_axi_smc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_multi_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="design_multi_microblaze_0_0_synth_1"/>
		<Parent Id="design_multi_ilmb_v10_0_synth_1"/>
		<Parent Id="design_multi_dlmb_v10_0_synth_1"/>
		<Parent Id="design_multi_processing_system7_0_0_synth_1"/>
		<Parent Id="design_multi_axi_gpio_0_0_synth_1"/>
		<Parent Id="design_multi_auto_pc_0_synth_1"/>
		<Parent Id="design_multi_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="design_multi_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="design_multi_mdm_1_0_synth_1"/>
		<Parent Id="design_multi_lmb_bram_0_synth_1"/>
		<Parent Id="design_multi_clk_wiz_1_0_synth_1"/>
		<Parent Id="design_multi_microblaze_0_axi_intc_0_synth_1"/>
		<Parent Id="design_multi_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="design_multi_axi_smc_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design">
		<Parent Id="synth_1"/>
		<Parent Id="design_multi_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="design_multi_microblaze_0_0_synth_1"/>
		<Parent Id="design_multi_ilmb_v10_0_synth_1"/>
		<Parent Id="design_multi_dlmb_v10_0_synth_1"/>
		<Parent Id="design_multi_processing_system7_0_0_synth_1"/>
		<Parent Id="design_multi_axi_gpio_0_0_synth_1"/>
		<Parent Id="design_multi_auto_pc_0_synth_1"/>
		<Parent Id="design_multi_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="design_multi_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="design_multi_mdm_1_0_synth_1"/>
		<Parent Id="design_multi_lmb_bram_0_synth_1"/>
		<Parent Id="design_multi_clk_wiz_1_0_synth_1"/>
		<Parent Id="design_multi_microblaze_0_axi_intc_0_synth_1"/>
		<Parent Id="design_multi_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="design_multi_axi_smc_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

