<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='spimaster.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: spimaster
    <br/>
    Created: Apr 11, 2008
    <br/>
    Updated: Nov 24, 2014
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Communication controller
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     FPGA proven
    
    <br/>
    WishBone Compliant: Yes
    <br/>
    License: GPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     SD (Secure Digital) and MMC memory card controller with Wishbone slave interface. Handles all aspects of card initialization, 512 byte block read, and block write. Hides the complicated SD/MMC memory interface, and presents the user with a simple Fifo interface. Provides transfer speeds up to 24Mbps.
     <br/>
     If combined with the fpgaConfig project:
     
      http://opencores.org/project,fpgaconfig
     
     <br/>
     then it is possible to configure an FPGA from SD memory. If the FPGA configuration includes this core (spiMaster) and a softcore processor, then the processor can copy a software image from SD memory into RAM, and then execute from RAM. Thus a complete FPGA softcore processor can be implemented with just an FPGA, DRAM, and SD card.
     <br/>
     See fpgaConfig used in a complete project at:
     <br/>
     
      http://opencores.org/project,openriscdevboard
     
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     - Simple interface to SD cards up to 2GB
     <br/>
     - SD Initialization
     <br/>
     - SD 512 byte block write
     <br/>
     - SD 512 byte block read
     <br/>
     - Data access up to 24Mbps
     <br/>
     - 8-bit Wishbone slave interface
     <br/>
     - Separate Wishbone and core logic clocks
     <br/>
     - Simulation files
     <br/>
     - 900 logic cells in Altera Cyclone2
     <br/>
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     Tested in FPGA.
     <br/>
     The following mods and additions could be useful:
     <br/>
     - Interrupt line.
     <br/>
     - Card detect.
     <br/>
     - Master wishbone interface would be nice, so that DMA transfers to memory could be performed.
     <br/>
     - SD/MMC memory card simulation model needs improvement. The model does not parse the commands from the core, and does not provide any storage.
     <br/>
     - Multiple SPI chip select support.
     <br/>
     - Larger Fifos to allow simultaneous processor and core Fifo access.
    </p>
   </div>
   <div id="d_News">
    <h2>
     
     
     News
    </h2>
    <p id="p_News">
     Release 1.2 now available. New version modifies read timing which was marginal for some SD cards.
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
