$date
	Sun Dec 17 16:09:27 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module konwersja_tb $end
$var wire 32 ! s_o_synthesis [31:0] $end
$var wire 32 " s_o_model [31:0] $end
$var wire 1 # s_o_error_synthesis $end
$var wire 1 $ s_o_error_model $end
$var reg 32 % s_i_arg_A [31:0] $end
$var integer 32 & i [31:0] $end
$scope module konwersja $end
$var wire 32 ' i_arg_A [31:0] $end
$var wire 31 ( i_arg_A_REST [30:0] $end
$var wire 1 ) i_arg_A_MSB_2 $end
$var wire 1 * i_arg_A_MSB $end
$var reg 1 $ o_error $end
$var reg 32 + o_result [31:0] $end
$upscope $end
$scope module konwersja_rtl $end
$var wire 1 , _000_ $end
$var wire 1 - _001_ $end
$var wire 1 . _002_ $end
$var wire 1 / _003_ $end
$var wire 1 0 _004_ $end
$var wire 1 1 _005_ $end
$var wire 1 2 _006_ $end
$var wire 1 3 _007_ $end
$var wire 1 4 _008_ $end
$var wire 1 5 _009_ $end
$var wire 1 6 _010_ $end
$var wire 1 7 _011_ $end
$var wire 1 8 _012_ $end
$var wire 1 9 _013_ $end
$var wire 1 : _014_ $end
$var wire 1 ; _015_ $end
$var wire 1 < _016_ $end
$var wire 1 = _017_ $end
$var wire 1 > _018_ $end
$var wire 1 ? _019_ $end
$var wire 1 @ _020_ $end
$var wire 1 A _021_ $end
$var wire 1 B _022_ $end
$var wire 1 C _023_ $end
$var wire 1 D _024_ $end
$var wire 1 E _025_ $end
$var wire 1 F _026_ $end
$var wire 1 G _027_ $end
$var wire 1 H _028_ $end
$var wire 1 I _029_ $end
$var wire 1 J _030_ $end
$var wire 1 K _031_ $end
$var wire 1 L _032_ $end
$var wire 1 M _033_ $end
$var wire 1 N _034_ $end
$var wire 1 O _035_ $end
$var wire 1 P _036_ $end
$var wire 1 Q _037_ $end
$var wire 32 R i_arg_A [31:0] $end
$var wire 1 # o_error $end
$var wire 32 S o_result [31:0] $end
$var wire 31 T i_arg_A_REST [30:0] $end
$var wire 1 U i_arg_A_MSB_2 $end
$var wire 1 V i_arg_A_MSB $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0V
0U
b0 T
b0 S
b0 R
1Q
0P
0O
1N
1M
0L
1K
0J
0I
0H
0G
0F
0E
0D
0C
0B
1A
0@
1?
0>
0=
0<
1;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
b0 +
0*
0)
b0 (
b0 '
b0 &
b0 %
0$
0#
b0 "
b0 !
$end
#1
0;
1:
0K
12
19
0?
1J
0Q
1B
1.
11
15
18
1>
1F
1I
0N
1O
1P
b10 !
b10 S
1,
1-
10
14
17
1<
1=
1D
1E
1H
b10 "
b10 +
1*
b10010000101010011010100100100 (
1V
b10010000101010011010100100100 T
b1 &
b10010010000101010011010100100100 %
b10010010000101010011010100100100 '
b10010010000101010011010100100100 R
#2
1?
0B
05
0>
0A
0M
1N
0P
1Q
b1000000100010010101111010000001 !
b1000000100010010101111010000001 S
0-
1/
04
16
07
0<
0=
1@
1G
b1000000100010010101111010000001 "
b1000000100010010101111010000001 +
0*
1)
b1000000100010010101111010000001 (
0V
1U
b1000000100010010101111010000001 T
b10 &
b1000000100010010101111010000001 %
b1000000100010010101111010000001 '
b1000000100010010101111010000001 R
#3
0?
15
1>
1M
b100100001001101011000001001 !
b100100001001101011000001001 S
00
13
1<
0G
b100100001001101011000001001 "
b100100001001101011000001001 +
0)
b100100001001101011000001001 (
0U
b100100001001101011000001001 T
b11 &
b100100001001101011000001001 %
b100100001001101011000001001 '
b100100001001101011000001001 R
#4
b110001111100000101011001100011 !
b110001111100000101011001100011 S
0,
1-
03
14
17
0<
1=
1G
b110001111100000101011001100011 "
b110001111100000101011001100011 +
b110001111100000101011001100011 (
b110001111100000101011001100011 T
b100 &
b110001111100000101011001100011 %
b110001111100000101011001100011 '
b110001111100000101011001100011 R
#5
0Q
0N
1P
b10 !
b10 S
1,
10
13
04
1<
0=
0G
b10 "
b10 +
1*
b110101110010111101100001101 (
1V
b110101110010111101100001101 T
b101 &
b10000110101110010111101100001101 %
b10000110101110010111101100001101 '
b10000110101110010111101100001101 R
#6
0P
b11 !
b11 S
0M
1Q
1G
b11 "
b11 +
1)
b1000110110111111001100110001101 (
1U
b1000110110111111001100110001101 T
b110 &
b11000110110111111001100110001101 %
b11000110110111111001100110001101 '
b11000110110111111001100110001101 R
#7
1;
0:
1K
02
09
1?
0J
b10 !
b10 S
0.
01
05
08
0>
0F
0I
1M
1N
0O
1Q
0,
0-
0/
00
03
06
07
0<
0D
0E
0G
0H
b10 "
b10 +
0*
0)
b10 (
0V
0U
b10 T
b10 %
b10 '
b10 R
#8
1A
b0 !
b0 S
0@
b0 "
b0 +
b0 (
b0 T
b0 %
b0 '
b0 R
#9
0A
1O
b11 !
b11 S
1@
b11 "
b11 +
b11 (
b11 T
b11 %
b11 '
b11 R
#10
b1 !
b1 S
b1 "
b1 +
b1 (
b1 T
b1 %
b1 '
b1 R
#11
