$date
	Fri Jun  5 08:22:01 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! t_out $end
$var reg 1 " t_a $end
$var reg 1 # t_b $end
$var reg 1 $ t_c $end
$var reg 1 % t_d $end
$var reg 1 & t_s0 $end
$var reg 1 ' t_s1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
1%
1$
0#
1"
0!
$end
#5
1!
0%
0$
1#
0"
#10
1!
0'
1&
1$
0#
#15
1'
1%
0$
#20
1!
0'
0&
0%
1"
