{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699543564501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699543564516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 08:26:04 2023 " "Processing started: Thu Nov 09 08:26:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699543564516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543564516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543564516 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699543565596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mem " "Found entity 1: basic_mem" {  } { { "basic_mem.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/basic_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543582837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543582837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543582843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543582843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543582851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543582851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rf " "Found entity 1: alu_rf" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543582859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543582859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rf_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_rf_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rf_tb " "Found entity 1: alu_rf_tb" {  } { { "alu_rf_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543582867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543582867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543582875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543582875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.v 5 5 " "Found 5 design units, including 5 entities, in source file muxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "muxes.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543582883 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Found entity 2: mux4" {  } { { "muxes.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543582883 ""} { "Info" "ISGN_ENTITY_NAME" "3 flopenr " "Found entity 3: flopenr" {  } { { "muxes.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543582883 ""} { "Info" "ISGN_ENTITY_NAME" "4 flopr " "Found entity 4: flopr" {  } { { "muxes.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543582883 ""} { "Info" "ISGN_ENTITY_NAME" "5 zerodetect " "Found entity 5: zerodetect" {  } { { "muxes.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543582883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543582883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Found entity 1: instruction_reg" {  } { { "instruction_reg.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/instruction_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543582892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543582892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543582899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543582899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_counter " "Found entity 1: pc_counter" {  } { { "pc_counter.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/pc_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543582907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543582907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bananachine.v 1 1 " "Found 1 design units, including 1 entities, in source file bananachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bananachine " "Found entity 1: Bananachine" {  } { { "Bananachine.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Bananachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543582919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543582919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bananachine_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bananachine_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bananachine_tb " "Found entity 1: Bananachine_tb" {  } { { "Bananachine_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Bananachine_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543582923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543582923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite " "Found entity 1: sprite" {  } { { "Sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543582936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543582936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_async " "Found entity 1: rom_async" {  } { { "Sprite_Rom.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543582941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543582941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitgen.v 1 1 " "Found 1 design units, including 1 entities, in source file bitgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 BitGen " "Found entity 1: BitGen" {  } { { "BitGen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543582948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543582948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543582958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543582958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file vgacontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543582964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543582964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_480p.v 1 1 " "Found 1 design units, including 1 entities, in source file display_480p.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_480p " "Found entity 1: display_480p" {  } { { "display_480p.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/display_480p.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543582972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543582972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_480p.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_480p.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_480p " "Found entity 1: clock_480p" {  } { { "clock_480p.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/clock_480p.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699543582986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543582986 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bright BitGen.v(22) " "Verilog HDL Implicit Net warning at BitGen.v(22): created implicit net for \"bright\"" {  } { { "BitGen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699543582986 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_pix BitGen.v(81) " "Verilog HDL Implicit Net warning at BitGen.v(81): created implicit net for \"rst_pix\"" {  } { { "BitGen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699543582986 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699543583109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitGen BitGen:bits " "Elaborating entity \"BitGen\" for hierarchy \"BitGen:bits\"" {  } { { "vga.v" "bits" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699543583120 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 BitGen.v(56) " "Verilog HDL assignment warning at BitGen.v(56): truncated value with size 32 to match size of target (16)" {  } { { "BitGen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543583129 "|vga|BitGen:bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 BitGen.v(59) " "Verilog HDL assignment warning at BitGen.v(59): truncated value with size 32 to match size of target (16)" {  } { { "BitGen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543583129 "|vga|BitGen:bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 BitGen.v(63) " "Verilog HDL assignment warning at BitGen.v(63): truncated value with size 32 to match size of target (16)" {  } { { "BitGen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543583129 "|vga|BitGen:bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 BitGen.v(64) " "Verilog HDL assignment warning at BitGen.v(64): truncated value with size 32 to match size of target (16)" {  } { { "BitGen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543583129 "|vga|BitGen:bits"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk_25MHz BitGen.v(10) " "Output port \"clk_25MHz\" at BitGen.v(10) has no driver" {  } { { "BitGen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699543583138 "|vga|BitGen:bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_control BitGen:bits\|vga_control:control " "Elaborating entity \"vga_control\" for hierarchy \"BitGen:bits\|vga_control:control\"" {  } { { "BitGen.v" "control" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699543583185 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VgaControl.v(70) " "Verilog HDL assignment warning at VgaControl.v(70): truncated value with size 32 to match size of target (10)" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543583193 "|vga|BitGen:bits|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VgaControl.v(72) " "Verilog HDL assignment warning at VgaControl.v(72): truncated value with size 32 to match size of target (10)" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543583193 "|vga|BitGen:bits|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_bright VgaControl.v(79) " "Verilog HDL Always Construct warning at VgaControl.v(79): inferring latch(es) for variable \"h_bright\", which holds its previous value in one or more paths through the always construct" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699543583193 "|vga|BitGen:bits|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_sync VgaControl.v(79) " "Verilog HDL Always Construct warning at VgaControl.v(79): inferring latch(es) for variable \"h_sync\", which holds its previous value in one or more paths through the always construct" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699543583193 "|vga|BitGen:bits|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_bright VgaControl.v(92) " "Verilog HDL Always Construct warning at VgaControl.v(92): inferring latch(es) for variable \"v_bright\", which holds its previous value in one or more paths through the always construct" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699543583193 "|vga|BitGen:bits|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_sync VgaControl.v(92) " "Verilog HDL Always Construct warning at VgaControl.v(92): inferring latch(es) for variable \"v_sync\", which holds its previous value in one or more paths through the always construct" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699543583193 "|vga|BitGen:bits|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_sync VgaControl.v(99) " "Inferred latch for \"v_sync\" at VgaControl.v(99)" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543583193 "|vga|BitGen:bits|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_bright VgaControl.v(99) " "Inferred latch for \"v_bright\" at VgaControl.v(99)" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543583193 "|vga|BitGen:bits|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_sync VgaControl.v(86) " "Inferred latch for \"h_sync\" at VgaControl.v(86)" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543583193 "|vga|BitGen:bits|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_bright VgaControl.v(86) " "Inferred latch for \"h_bright\" at VgaControl.v(86)" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543583193 "|vga|BitGen:bits|vga_control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite BitGen:bits\|sprite:sprite_f " "Elaborating entity \"sprite\" for hierarchy \"BitGen:bits\|sprite:sprite_f\"" {  } { { "BitGen.v" "sprite_f" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699543583225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Sprite.v(82) " "Verilog HDL assignment warning at Sprite.v(82): truncated value with size 32 to match size of target (6)" {  } { { "Sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543583234 "|vga|BitGen:bits|sprite:sprite_f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Sprite.v(93) " "Verilog HDL assignment warning at Sprite.v(93): truncated value with size 32 to match size of target (6)" {  } { { "Sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543583234 "|vga|BitGen:bits|sprite:sprite_f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Sprite.v(94) " "Verilog HDL assignment warning at Sprite.v(94): truncated value with size 32 to match size of target (3)" {  } { { "Sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543583234 "|vga|BitGen:bits|sprite:sprite_f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Sprite.v(96) " "Verilog HDL assignment warning at Sprite.v(96): truncated value with size 32 to match size of target (4)" {  } { { "Sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543583235 "|vga|BitGen:bits|sprite:sprite_f"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Sprite.v(72) " "Verilog HDL Case Statement information at Sprite.v(72): all case item expressions in this case statement are onehot" {  } { { "Sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1699543583235 "|vga|BitGen:bits|sprite:sprite_f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_async BitGen:bits\|sprite:sprite_f\|rom_async:spr_rom " "Elaborating entity \"rom_async\" for hierarchy \"BitGen:bits\|sprite:sprite_f\|rom_async:spr_rom\"" {  } { { "Sprite.v" "spr_rom" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699543583235 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Creating rom_async from init file 'letter_f.mem'. Sprite_Rom.v(16) " "Verilog HDL Display System Task info at Sprite_Rom.v(16): Creating rom_async from init file 'letter_f.mem'." {  } { { "Sprite_Rom.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v" 16 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543583235 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(1) " "Verilog HDL assignment warning at letter_f.mem(1): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543583235 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(2) " "Verilog HDL assignment warning at letter_f.mem(2): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543583242 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(3) " "Verilog HDL assignment warning at letter_f.mem(3): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543583242 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(4) " "Verilog HDL assignment warning at letter_f.mem(4): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543583242 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(5) " "Verilog HDL assignment warning at letter_f.mem(5): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543583242 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(6) " "Verilog HDL assignment warning at letter_f.mem(6): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543583242 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(7) " "Verilog HDL assignment warning at letter_f.mem(7): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543583242 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(8) " "Verilog HDL assignment warning at letter_f.mem(8): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699543583242 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a\[0\] 0 Sprite_Rom.v(12) " "Net \"memory.data_a\[0\]\" at Sprite_Rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "Sprite_Rom.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699543583242 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 Sprite_Rom.v(12) " "Net \"memory.waddr_a\" at Sprite_Rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "Sprite_Rom.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699543583242 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 Sprite_Rom.v(12) " "Net \"memory.we_a\" at Sprite_Rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "Sprite_Rom.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699543583242 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BitGen:bits\|sx\[15\] " "Net \"BitGen:bits\|sx\[15\]\" is missing source, defaulting to GND" {  } { { "BitGen.v" "sx\[15\]" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1699543583307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BitGen:bits\|sx\[14\] " "Net \"BitGen:bits\|sx\[14\]\" is missing source, defaulting to GND" {  } { { "BitGen.v" "sx\[14\]" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1699543583307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BitGen:bits\|sx\[13\] " "Net \"BitGen:bits\|sx\[13\]\" is missing source, defaulting to GND" {  } { { "BitGen.v" "sx\[13\]" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1699543583307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BitGen:bits\|sx\[12\] " "Net \"BitGen:bits\|sx\[12\]\" is missing source, defaulting to GND" {  } { { "BitGen.v" "sx\[12\]" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1699543583307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BitGen:bits\|sx\[11\] " "Net \"BitGen:bits\|sx\[11\]\" is missing source, defaulting to GND" {  } { { "BitGen.v" "sx\[11\]" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1699543583307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BitGen:bits\|sx\[10\] " "Net \"BitGen:bits\|sx\[10\]\" is missing source, defaulting to GND" {  } { { "BitGen.v" "sx\[10\]" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1699543583307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BitGen:bits\|sy\[15\] " "Net \"BitGen:bits\|sy\[15\]\" is missing source, defaulting to GND" {  } { { "BitGen.v" "sy\[15\]" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1699543583307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BitGen:bits\|sy\[14\] " "Net \"BitGen:bits\|sy\[14\]\" is missing source, defaulting to GND" {  } { { "BitGen.v" "sy\[14\]" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1699543583307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BitGen:bits\|sy\[13\] " "Net \"BitGen:bits\|sy\[13\]\" is missing source, defaulting to GND" {  } { { "BitGen.v" "sy\[13\]" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1699543583307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BitGen:bits\|sy\[12\] " "Net \"BitGen:bits\|sy\[12\]\" is missing source, defaulting to GND" {  } { { "BitGen.v" "sy\[12\]" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1699543583307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BitGen:bits\|sy\[11\] " "Net \"BitGen:bits\|sy\[11\]\" is missing source, defaulting to GND" {  } { { "BitGen.v" "sy\[11\]" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1699543583307 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BitGen:bits\|sy\[10\] " "Net \"BitGen:bits\|sy\[10\]\" is missing source, defaulting to GND" {  } { { "BitGen.v" "sy\[10\]" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1699543583307 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1699543583307 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "BitGen:bits\|sprite:sprite_f\|rom_async:spr_rom\|memory " "RAM logic \"BitGen:bits\|sprite:sprite_f\|rom_async:spr_rom\|memory\" is uninferred due to inappropriate RAM size" {  } { { "Sprite_Rom.v" "memory" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1699543583906 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1699543583906 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1699543584199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BitGen:bits\|vga_control:control\|h_sync " "Latch BitGen:bits\|vga_control:control\|h_sync has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BitGen:bits\|vga_control:control\|h_count\[1\] " "Ports D and ENA on the latch are fed by the same signal BitGen:bits\|vga_control:control\|h_count\[1\]" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699543584218 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE BitGen:bits\|vga_control:control\|h_count\[1\] " "Ports ENA and PRE on the latch are fed by the same signal BitGen:bits\|vga_control:control\|h_count\[1\]" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699543584218 ""}  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699543584218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BitGen:bits\|vga_control:control\|v_sync " "Latch BitGen:bits\|vga_control:control\|v_sync has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BitGen:bits\|vga_control:control\|v_count\[3\] " "Ports D and ENA on the latch are fed by the same signal BitGen:bits\|vga_control:control\|v_count\[3\]" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699543584218 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE BitGen:bits\|vga_control:control\|v_count\[3\] " "Ports ENA and PRE on the latch are fed by the same signal BitGen:bits\|vga_control:control\|v_count\[3\]" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699543584218 ""}  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699543584218 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "clk_25MHz GND " "Pin \"clk_25MHz\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543584250 "|vga|clk_25MHz"} { "Warning" "WMLS_MLS_STUCK_PIN" "sync_n GND " "Pin \"sync_n\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543584250 "|vga|sync_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "blank_n VCC " "Pin \"blank_n\" is stuck at VCC" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543584250 "|vga|blank_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_out\[1\] GND " "Pin \"red_out\[1\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543584250 "|vga|red_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_out\[2\] GND " "Pin \"red_out\[2\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543584250 "|vga|red_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_out\[3\] GND " "Pin \"red_out\[3\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543584250 "|vga|red_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_out\[4\] GND " "Pin \"red_out\[4\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543584250 "|vga|red_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_out\[5\] GND " "Pin \"red_out\[5\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543584250 "|vga|red_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_out\[6\] GND " "Pin \"red_out\[6\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543584250 "|vga|red_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_out\[7\] GND " "Pin \"red_out\[7\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543584250 "|vga|red_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[2\] GND " "Pin \"green_out\[2\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543584250 "|vga|green_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[3\] GND " "Pin \"green_out\[3\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543584250 "|vga|green_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[4\] GND " "Pin \"green_out\[4\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543584250 "|vga|green_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[5\] GND " "Pin \"green_out\[5\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543584250 "|vga|green_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[6\] GND " "Pin \"green_out\[6\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543584250 "|vga|green_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[7\] GND " "Pin \"green_out\[7\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543584250 "|vga|green_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[3\] GND " "Pin \"blue_out\[3\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543584250 "|vga|blue_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[4\] GND " "Pin \"blue_out\[4\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543584250 "|vga|blue_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[5\] GND " "Pin \"blue_out\[5\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543584250 "|vga|blue_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[6\] GND " "Pin \"blue_out\[6\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543584250 "|vga|blue_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[7\] GND " "Pin \"blue_out\[7\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699543584250 "|vga|blue_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699543584250 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699543584396 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699543584713 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699543585082 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699543585082 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699543585226 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699543585226 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699543585226 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699543585226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699543585268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 08:26:25 2023 " "Processing ended: Thu Nov 09 08:26:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699543585268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699543585268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699543585268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699543585268 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1699543587297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699543587313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 08:26:26 2023 " "Processing started: Thu Nov 09 08:26:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699543587313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1699543587313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off alu_rf -c alu_rf " "Command: quartus_fit --read_settings_files=off --write_settings_files=off alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1699543587313 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1699543587601 ""}
{ "Info" "0" "" "Project  = alu_rf" {  } {  } 0 0 "Project  = alu_rf" 0 0 "Fitter" 0 0 1699543587601 ""}
{ "Info" "0" "" "Revision = alu_rf" {  } {  } 0 0 "Revision = alu_rf" 0 0 "Fitter" 0 0 1699543587601 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1699543587829 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "alu_rf 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"alu_rf\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1699543587839 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699543587917 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699543587918 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1699543588683 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1699543588829 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1699543589336 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1699543610618 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_50MHz~inputCLKENA0 20 global CLKCTRL_G6 " "clk_50MHz~inputCLKENA0 with 20 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1699543610796 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1699543610796 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699543610798 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1699543610820 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699543610820 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699543610820 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1699543610826 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1699543610827 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1699543610827 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1699543612170 ""}
{ "Info" "ISTA_SDC_FOUND" "alu_rf.sdc " "Reading SDC File: 'alu_rf.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1699543612170 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1699543612175 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1699543612178 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1699543612178 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1699543612178 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1699543612219 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1699543612219 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1699543612219 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reset " "Node \"reset\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699543612558 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1699543612558 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:23 " "Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699543612566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1699543620207 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1699543620762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699543627563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1699543634067 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1699543638797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699543638797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1699543640305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y70 X44_Y81 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y70 to location X44_Y81" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/Bananachine/ALU/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y70 to location X44_Y81"} { { 12 { 0 ""} 33 70 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1699543646295 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1699543646295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1699543650341 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1699543650341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699543650348 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.27 " "Total time spent on timing analysis during the Fitter is 1.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1699543652995 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699543653061 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699543653780 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699543653780 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699543654460 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699543658797 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1699543659219 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Bananachine/ALU/output_files/alu_rf.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Bananachine/ALU/output_files/alu_rf.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1699543659395 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7950 " "Peak virtual memory: 7950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699543660261 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 08:27:40 2023 " "Processing ended: Thu Nov 09 08:27:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699543660261 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699543660261 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:36 " "Total CPU time (on all processors): 00:02:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699543660261 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1699543660261 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1699543661913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699543661926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 08:27:41 2023 " "Processing started: Thu Nov 09 08:27:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699543661926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1699543661926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off alu_rf -c alu_rf " "Command: quartus_asm --read_settings_files=off --write_settings_files=off alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1699543661926 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1699543674263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699543675072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 08:27:55 2023 " "Processing ended: Thu Nov 09 08:27:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699543675072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699543675072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699543675072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1699543675072 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1699543676123 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1699543677369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699543677381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 08:27:56 2023 " "Processing started: Thu Nov 09 08:27:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699543677381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1699543677381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta alu_rf -c alu_rf " "Command: quartus_sta alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1699543677381 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1699543677647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1699543679102 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699543679168 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699543679168 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1699543680101 ""}
{ "Info" "ISTA_SDC_FOUND" "alu_rf.sdc " "Reading SDC File: 'alu_rf.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1699543680149 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1699543680157 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50MHz clk_50MHz " "create_clock -period 1.000 -name clk_50MHz clk_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699543680157 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BitGen:bits\|vga_control:control\|clk_25MHz BitGen:bits\|vga_control:control\|clk_25MHz " "create_clock -period 1.000 -name BitGen:bits\|vga_control:control\|clk_25MHz BitGen:bits\|vga_control:control\|clk_25MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699543680157 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BitGen:bits\|vga_control:control\|v_count\[0\] BitGen:bits\|vga_control:control\|v_count\[0\] " "create_clock -period 1.000 -name BitGen:bits\|vga_control:control\|v_count\[0\] BitGen:bits\|vga_control:control\|v_count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699543680157 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BitGen:bits\|vga_control:control\|h_count\[0\] BitGen:bits\|vga_control:control\|h_count\[0\] " "create_clock -period 1.000 -name BitGen:bits\|vga_control:control\|h_count\[0\] BitGen:bits\|vga_control:control\|h_count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699543680157 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699543680157 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1699543680165 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699543680165 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1699543680170 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1699543680191 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699543680223 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699543680223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.223 " "Worst-case setup slack is -7.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543680226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543680226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.223            -147.866 clk_50MHz  " "   -7.223            -147.866 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543680226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.514              -6.514 BitGen:bits\|vga_control:control\|h_count\[0\]  " "   -6.514              -6.514 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543680226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.790              -4.790 BitGen:bits\|vga_control:control\|v_count\[0\]  " "   -4.790              -4.790 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543680226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.142              -8.422 BitGen:bits\|vga_control:control\|clk_25MHz  " "   -2.142              -8.422 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543680226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699543680226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543680234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543680234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.400               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543680234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.668               0.000 clk_50MHz  " "    0.668               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543680234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.732               0.000 BitGen:bits\|vga_control:control\|clk_25MHz  " "    0.732               0.000 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543680234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.905               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    0.905               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543680234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699543680234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.498 " "Worst-case recovery slack is -6.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543680239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543680239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.498              -6.498 BitGen:bits\|vga_control:control\|h_count\[0\]  " "   -6.498              -6.498 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543680239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.860              -4.860 BitGen:bits\|vga_control:control\|v_count\[0\]  " "   -4.860              -4.860 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543680239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699543680239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.463 " "Worst-case removal slack is 0.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543680247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543680247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.463               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543680247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.882               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    0.882               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543680247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699543680247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.979 " "Worst-case minimum pulse width slack is -0.979" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543680247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543680247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.979             -12.323 clk_50MHz  " "   -0.979             -12.323 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543680247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.127 BitGen:bits\|vga_control:control\|clk_25MHz  " "   -0.394              -5.127 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543680247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    0.349               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543680247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.468               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543680247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699543680247 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699543680287 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1699543680345 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1699543681550 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699543681655 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699543681670 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699543681670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.884 " "Worst-case setup slack is -6.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543681673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543681673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.884            -140.734 clk_50MHz  " "   -6.884            -140.734 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543681673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.555              -6.555 BitGen:bits\|vga_control:control\|h_count\[0\]  " "   -6.555              -6.555 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543681673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.913              -4.913 BitGen:bits\|vga_control:control\|v_count\[0\]  " "   -4.913              -4.913 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543681673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.129              -8.464 BitGen:bits\|vga_control:control\|clk_25MHz  " "   -2.129              -8.464 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543681673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699543681673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.407 " "Worst-case hold slack is 0.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543681679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543681679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.407               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543681679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 clk_50MHz  " "    0.506               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543681679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.747               0.000 BitGen:bits\|vga_control:control\|clk_25MHz  " "    0.747               0.000 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543681679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.913               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    0.913               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543681679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699543681679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.500 " "Worst-case recovery slack is -6.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543681688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543681688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.500              -6.500 BitGen:bits\|vga_control:control\|h_count\[0\]  " "   -6.500              -6.500 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543681688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.956              -4.956 BitGen:bits\|vga_control:control\|v_count\[0\]  " "   -4.956              -4.956 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543681688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699543681688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.474 " "Worst-case removal slack is 0.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543681696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543681696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.474               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543681696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.858               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    0.858               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543681696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699543681696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.984 " "Worst-case minimum pulse width slack is -0.984" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543681696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543681696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.984             -13.322 clk_50MHz  " "   -0.984             -13.322 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543681696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.176 BitGen:bits\|vga_control:control\|clk_25MHz  " "   -0.394              -5.176 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543681696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    0.371               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543681696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.450               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543681696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699543681696 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1699543681717 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1699543681995 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1699543682992 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699543683080 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699543683084 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699543683084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.576 " "Worst-case setup slack is -4.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.576             -93.730 clk_50MHz  " "   -4.576             -93.730 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.266              -3.266 BitGen:bits\|vga_control:control\|h_count\[0\]  " "   -3.266              -3.266 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.193              -2.193 BitGen:bits\|vga_control:control\|v_count\[0\]  " "   -2.193              -2.193 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.013              -2.992 BitGen:bits\|vga_control:control\|clk_25MHz  " "   -1.013              -2.992 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699543683089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.210 " "Worst-case hold slack is 0.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.210               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 clk_50MHz  " "    0.300               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 BitGen:bits\|vga_control:control\|clk_25MHz  " "    0.321               0.000 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.663               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    0.663               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699543683094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.346 " "Worst-case recovery slack is -3.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.346              -3.346 BitGen:bits\|vga_control:control\|h_count\[0\]  " "   -3.346              -3.346 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.240              -2.240 BitGen:bits\|vga_control:control\|v_count\[0\]  " "   -2.240              -2.240 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699543683099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.253 " "Worst-case removal slack is 0.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.253               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.727               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    0.727               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699543683107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.859 " "Worst-case minimum pulse width slack is -0.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.859              -3.039 clk_50MHz  " "   -0.859              -3.039 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.034               0.000 BitGen:bits\|vga_control:control\|clk_25MHz  " "    0.034               0.000 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    0.410               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.481               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.481               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699543683107 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699543683132 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699543683401 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699543683409 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699543683409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.931 " "Worst-case setup slack is -3.931" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.931             -80.366 clk_50MHz  " "   -3.931             -80.366 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.053              -3.053 BitGen:bits\|vga_control:control\|h_count\[0\]  " "   -3.053              -3.053 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.084              -2.084 BitGen:bits\|vga_control:control\|v_count\[0\]  " "   -2.084              -2.084 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.848              -2.409 BitGen:bits\|vga_control:control\|clk_25MHz  " "   -0.848              -2.409 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699543683417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.195 " "Worst-case hold slack is 0.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.195               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 clk_50MHz  " "    0.290               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 BitGen:bits\|vga_control:control\|clk_25MHz  " "    0.300               0.000 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.594               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    0.594               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699543683425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.113 " "Worst-case recovery slack is -3.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.113              -3.113 BitGen:bits\|vga_control:control\|h_count\[0\]  " "   -3.113              -3.113 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.128              -2.128 BitGen:bits\|vga_control:control\|v_count\[0\]  " "   -2.128              -2.128 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699543683425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.228 " "Worst-case removal slack is 0.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.228               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.643               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    0.643               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699543683434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.799 " "Worst-case minimum pulse width slack is -0.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.799              -2.960 clk_50MHz  " "   -0.799              -2.960 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057               0.000 BitGen:bits\|vga_control:control\|clk_25MHz  " "    0.057               0.000 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    0.424               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.481               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.481               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699543683441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699543683441 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699543686454 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699543686454 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5254 " "Peak virtual memory: 5254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699543686567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 08:28:06 2023 " "Processing ended: Thu Nov 09 08:28:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699543686567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699543686567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699543686567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1699543686567 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1699543688204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699543688217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 08:28:07 2023 " "Processing started: Thu Nov 09 08:28:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699543688217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1699543688217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off alu_rf -c alu_rf " "Command: quartus_eda --read_settings_files=off --write_settings_files=off alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1699543688217 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_rf.vo C:/intelFPGA_lite/18.1/Bananachine/ALU/simulation/modelsim/ simulation " "Generated file alu_rf.vo in folder \"C:/intelFPGA_lite/18.1/Bananachine/ALU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1699543690445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699543690518 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 08:28:10 2023 " "Processing ended: Thu Nov 09 08:28:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699543690518 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699543690518 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699543690518 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1699543690518 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 81 s " "Quartus Prime Full Compilation was successful. 0 errors, 81 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1699543691328 ""}
