
==============================================================================
XRT Build Version: 2.6.0 (2020.1)
       Build Date: 2021-03-08 10:50:41
          Hash ID: 80107ebc7376dafc8e1c9f5043c81c6f1dcc9dbb
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2020.1) on Wed May 27 19:54:35 MDT 2020
   Version:                2.6.0
   Kernels:                TcpTop, EthInTop, EthOutTop
   Signature:              
   Content:                HW Emulation Binary
   UUID (xclbin):          ccfb1bce-76a4-48d6-bbd2-496d71adee91
   Sections:               DEBUG_DATA, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, 
                           CONNECTIVITY, BUILD_METADATA, EMBEDDED_METADATA, 
                           SYSTEM_METADATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  aliyun-f3
   Name:                   dynamic
   Version:                5.0
   Generated Version:      Vivado 2020.1 (SW Build: 2902540)
   Created:                Fri Feb 26 07:14:37 2021
   FPGA Device:            xcvu9p
   Board Vendor:           alibaba.com
   Board Name:             alibaba.com:aliyun-f3:1.0
   Board Part:             alibaba.com:aliyun-f3:part0:1.0
   Platform VBNV:          xilinx_aliyun-f3_dynamic_5_0
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Clocks
------
   No clock frequency data available.

Memory Configuration
--------------------
   Name:         DDR[0]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x400000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         DDR[1]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x800000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         DDR[2]
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0xc00000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         DDR[3]
   Index:        3
   Type:         MEM_DDR4
   Base Address: 0x1000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         dc_0
   Index:        4
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_1
   Index:        5
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes
==============================================================================
Kernel: TcpTop

Definition
----------
   Signature: TcpTop (unsigned int mDelayCycle, unsigned int mMyIp, unsigned long long mMyMac, unsigned long long mMyPort, unsigned int mTargetIp, unsigned long long mTargetMac, unsigned long long mTargetPort, unsigned int mCommand, void* mAskPriceInt, void* mAskPriceDec, void* mAskVol, void* mOutputCount, stream<ap_axiu<64, 0, 0, 0>, 0>& ethernet_stream_in, stream<ap_axiu<64, 0, 0, 0>, 0>& ethernet_stream_out)

Ports
-----
   Port:          ETHERNET_STREAM_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    128 bits
   Port Type:     stream

   Port:          ETHERNET_STREAM_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    128 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        TcpTop
   Base Address: 0x1c060000

   Argument:          mDelayCycle
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          mMyIp
   Register Offset:   0x18
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          mMyMac
   Register Offset:   0x20
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          mMyPort
   Register Offset:   0x2C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          mTargetIp
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          mTargetMac
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          mTargetPort
   Register Offset:   0x4C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          mCommand
   Register Offset:   0x58
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          mAskPriceInt
   Register Offset:   0x60
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          mAskPriceDec
   Register Offset:   0x70
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          mAskVol
   Register Offset:   0x80
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          mOutputCount
   Register Offset:   0x90
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          ethernet_stream_in
   Register Offset:   0xA0
   Port:              ETHERNET_STREAM_IN
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)

   Argument:          ethernet_stream_out
   Register Offset:   0xAC
   Port:              ETHERNET_STREAM_OUT
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)
Kernel: EthInTop

Definition
----------
   Signature: EthInTop (void* in, unsigned int buffSize, stream<ap_axiu<64, 0, 0, 0>, 0>& ethernet_stream_out)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    128 bits
   Port Type:     addressable

   Port:          ETHERNET_STREAM_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    128 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        EthInTop
   Base Address: 0x1c040000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            DDR[1] (MEM_DDR4)

   Argument:          buffSize
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          ethernet_stream_out
   Register Offset:   0x24
   Port:              ETHERNET_STREAM_OUT
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)
Kernel: EthOutTop

Definition
----------
   Signature: EthOutTop (void* out, unsigned int buffSize, stream<ap_axiu<64, 0, 0, 0>, 0>& ethernet_stream_in)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    128 bits
   Port Type:     addressable

   Port:          ETHERNET_STREAM_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    128 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        EthOutTop
   Base Address: 0x1c050000

   Argument:          out
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            DDR[1] (MEM_DDR4)

   Argument:          buffSize
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          ethernet_stream_in
   Register Offset:   0x24
   Port:              ETHERNET_STREAM_IN
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2020.1 - Wed May 27 19:54:35 MDT 2020 (SW BUILD: 2902540)
   Command Line:  v++ --platform /opt/xilinx/platforms/xilinx_aliyun-f3_dynamic_5_0/xilinx_aliyun-f3_dynamic_5_0.xpfm --target hw_emu --link -g -s --optimize 0 --config kernel-link.cfg -ox3.xclbin build/EthInTop.xo build/EthOutTop.xo build/TcpTop.xo 
   Options:       --platform /opt/xilinx/platforms/xilinx_aliyun-f3_dynamic_5_0/xilinx_aliyun-f3_dynamic_5_0.xpfm
                  --target hw_emu
                  --link
                  -g
                  -s
                  --optimize 0
                  --config kernel-link.cfg
                  -ox3.xclbin build/EthInTop.xo build/EthOutTop.xo build/TcpTop.xo 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
