{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668589624770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668589624770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 18:07:04 2022 " "Processing started: Wed Nov 16 18:07:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668589624770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668589624770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CH3_VFD -c CH3_VFD --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CH3_VFD -c CH3_VFD --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668589624770 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1668589625143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch3_vfd.v 1 1 " "Found 1 design units, including 1 entities, in source file ch3_vfd.v" { { "Info" "ISGN_ENTITY_NAME" "1 CH3_VFD " "Found entity 1: CH3_VFD" {  } { { "CH3_VFD.v" "" { Text "D:/university/work/miniproject/QUARTUS/CH3_VFD.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668589625181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668589625181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch3_wt_sep.v 1 1 " "Found 1 design units, including 1 entities, in source file ch3_wt_sep.v" { { "Info" "ISGN_ENTITY_NAME" "1 CH3_WT_SEP " "Found entity 1: CH3_WT_SEP" {  } { { "CH3_WT_SEP.V" "" { Text "D:/university/work/miniproject/QUARTUS/CH3_WT_SEP.V" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668589625181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668589625181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch3_wt_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ch3_wt_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CH3_WT_DECODER " "Found entity 1: CH3_WT_DECODER" {  } { { "CH3_WT_DECODER.V" "" { Text "D:/university/work/miniproject/QUARTUS/CH3_WT_DECODER.V" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668589625181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668589625181 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CH3_VFD " "Elaborating entity \"CH3_VFD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1668589625212 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CH3_VFD.v(83) " "Verilog HDL assignment warning at CH3_VFD.v(83): truncated value with size 32 to match size of target (7)" {  } { { "CH3_VFD.v" "" { Text "D:/university/work/miniproject/QUARTUS/CH3_VFD.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668589625212 "|CH3_VFD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CH3_VFD.v(99) " "Verilog HDL assignment warning at CH3_VFD.v(99): truncated value with size 32 to match size of target (7)" {  } { { "CH3_VFD.v" "" { Text "D:/university/work/miniproject/QUARTUS/CH3_VFD.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668589625212 "|CH3_VFD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CH3_VFD.v(115) " "Verilog HDL assignment warning at CH3_VFD.v(115): truncated value with size 32 to match size of target (7)" {  } { { "CH3_VFD.v" "" { Text "D:/university/work/miniproject/QUARTUS/CH3_VFD.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668589625212 "|CH3_VFD"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "CH3_VFD.v(224) " "Verilog HDL Case Statement warning at CH3_VFD.v(224): can't check case statement for completeness because the case expression has too many possible states" {  } { { "CH3_VFD.v" "" { Text "D:/university/work/miniproject/QUARTUS/CH3_VFD.v" 224 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1668589625212 "|CH3_VFD"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "CH3_VFD.v(366) " "Verilog HDL Case Statement warning at CH3_VFD.v(366): can't check case statement for completeness because the case expression has too many possible states" {  } { { "CH3_VFD.v" "" { Text "D:/university/work/miniproject/QUARTUS/CH3_VFD.v" 366 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1668589625212 "|CH3_VFD"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CH3_VFD.v(197) " "Verilog HDL Case Statement information at CH3_VFD.v(197): all case item expressions in this case statement are onehot" {  } { { "CH3_VFD.v" "" { Text "D:/university/work/miniproject/QUARTUS/CH3_VFD.v" 197 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1668589625212 "|CH3_VFD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CH3_WT_SEP CH3_WT_SEP:S_SEP " "Elaborating entity \"CH3_WT_SEP\" for hierarchy \"CH3_WT_SEP:S_SEP\"" {  } { { "CH3_VFD.v" "S_SEP" { Text "D:/university/work/miniproject/QUARTUS/CH3_VFD.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668589625243 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.V(23) " "Verilog HDL assignment warning at CH3_WT_SEP.V(23): truncated value with size 32 to match size of target (4)" {  } { { "CH3_WT_SEP.V" "" { Text "D:/university/work/miniproject/QUARTUS/CH3_WT_SEP.V" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668589625243 "|CH3_VFD|CH3_WT_SEP:S_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.V(28) " "Verilog HDL assignment warning at CH3_WT_SEP.V(28): truncated value with size 32 to match size of target (4)" {  } { { "CH3_WT_SEP.V" "" { Text "D:/university/work/miniproject/QUARTUS/CH3_WT_SEP.V" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668589625243 "|CH3_VFD|CH3_WT_SEP:S_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.V(33) " "Verilog HDL assignment warning at CH3_WT_SEP.V(33): truncated value with size 32 to match size of target (4)" {  } { { "CH3_WT_SEP.V" "" { Text "D:/university/work/miniproject/QUARTUS/CH3_WT_SEP.V" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668589625243 "|CH3_VFD|CH3_WT_SEP:S_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.V(38) " "Verilog HDL assignment warning at CH3_WT_SEP.V(38): truncated value with size 32 to match size of target (4)" {  } { { "CH3_WT_SEP.V" "" { Text "D:/university/work/miniproject/QUARTUS/CH3_WT_SEP.V" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668589625243 "|CH3_VFD|CH3_WT_SEP:S_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.V(43) " "Verilog HDL assignment warning at CH3_WT_SEP.V(43): truncated value with size 32 to match size of target (4)" {  } { { "CH3_WT_SEP.V" "" { Text "D:/university/work/miniproject/QUARTUS/CH3_WT_SEP.V" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668589625243 "|CH3_VFD|CH3_WT_SEP:S_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.V(48) " "Verilog HDL assignment warning at CH3_WT_SEP.V(48): truncated value with size 32 to match size of target (4)" {  } { { "CH3_WT_SEP.V" "" { Text "D:/university/work/miniproject/QUARTUS/CH3_WT_SEP.V" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668589625243 "|CH3_VFD|CH3_WT_SEP:S_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.V(53) " "Verilog HDL assignment warning at CH3_WT_SEP.V(53): truncated value with size 32 to match size of target (4)" {  } { { "CH3_WT_SEP.V" "" { Text "D:/university/work/miniproject/QUARTUS/CH3_WT_SEP.V" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668589625243 "|CH3_VFD|CH3_WT_SEP:S_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.V(58) " "Verilog HDL assignment warning at CH3_WT_SEP.V(58): truncated value with size 32 to match size of target (4)" {  } { { "CH3_WT_SEP.V" "" { Text "D:/university/work/miniproject/QUARTUS/CH3_WT_SEP.V" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668589625243 "|CH3_VFD|CH3_WT_SEP:S_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.V(63) " "Verilog HDL assignment warning at CH3_WT_SEP.V(63): truncated value with size 32 to match size of target (4)" {  } { { "CH3_WT_SEP.V" "" { Text "D:/university/work/miniproject/QUARTUS/CH3_WT_SEP.V" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668589625243 "|CH3_VFD|CH3_WT_SEP:S_SEP"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4581 " "Peak virtual memory: 4581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668589625297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 18:07:05 2022 " "Processing ended: Wed Nov 16 18:07:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668589625297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668589625297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668589625297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668589625297 ""}
