<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: gpu::xetla::kernel::xetla_mha_core_attn_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt; Struct Template Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.2</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt; Struct Template Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="mha__core__attn_8hpp_source.html">mha_core_attn.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html">arguments_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Arguments for xetla_softmax_bwd_t::run.  <a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:ac0d7bc4f10f99153d519179f502cdd20"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac0d7bc4f10f99153d519179f502cdd20">dtype_bin</a> = dtype_bwd_bin_</td></tr>
<tr class="separator:ac0d7bc4f10f99153d519179f502cdd20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9a2fb2245fe950d24eef0f95a227d08"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">dtype_bot</a> = dtype_bwd_bot_</td></tr>
<tr class="separator:ae9a2fb2245fe950d24eef0f95a227d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafe461ce3c66227fd79a46469a72f1c5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a> = dtype_bwd_sfx_</td></tr>
<tr class="separator:aafe461ce3c66227fd79a46469a72f1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63c801edd516e53d4e618626c8b80bc1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a63c801edd516e53d4e618626c8b80bc1">dtype_acc</a> = dtype_bwd_acc_</td></tr>
<tr class="separator:a63c801edd516e53d4e618626c8b80bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3de9910576dae4fa535335bdd2d42b55"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3de9910576dae4fa535335bdd2d42b55">bgm_perf_tuning_knob</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1perf__tuning__knob__t.html">group::perf_tuning_knob_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8220ab650cb14104f09fd36ea71f47d1">k_stride</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab6d6c604f04e11c7f3176abaf8ce074c">prefetch_distance</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a4f6da51adabfd723264a62faa795d66a">periodic_sync_interval</a> &gt;</td></tr>
<tr class="separator:a3de9910576dae4fa535335bdd2d42b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff6f118a8d5e4e9c299f195248934ed1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aff6f118a8d5e4e9c299f195248934ed1">tile_attr_128x128</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt; 128, 128, 32, 16 &gt;</td></tr>
<tr class="separator:aff6f118a8d5e4e9c299f195248934ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8849f9c3872121bd81d0450f0d42fdd3"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8849f9c3872121bd81d0450f0d42fdd3">tile_attr_128x256</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt; 256, 128, 32, 32 &gt;</td></tr>
<tr class="separator:a8849f9c3872121bd81d0450f0d42fdd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d01bf07960728439df749bc436717dd"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8d01bf07960728439df749bc436717dd">tile_attr_256x64</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt; 64, 256, 16, 32 &gt;</td></tr>
<tr class="separator:a8d01bf07960728439df749bc436717dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8ee049c32f5eba1182435832251c3a6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#af8ee049c32f5eba1182435832251c3a6">tile_attr_128x64</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt; 64, 128, 16, 16 &gt;</td></tr>
<tr class="separator:af8ee049c32f5eba1182435832251c3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0963be968dde2758b767df4944817e5d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a0963be968dde2758b767df4944817e5d">mem_desc_a_QKT</a> = <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac0d7bc4f10f99153d519179f502cdd20">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae8b5c0bbd10b4026ccff86e719062536">brgemm_mem_layout_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac426a262fced8328b3804a7e2aab661a">brgemm_mem_space_a</a> &gt;</td></tr>
<tr class="separator:a0963be968dde2758b767df4944817e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9982d7347f465dac286be074ef415896"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a9982d7347f465dac286be074ef415896">mem_desc_b_QKT</a> = <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac0d7bc4f10f99153d519179f502cdd20">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a99c8d86953d01749ea56d5ef7dbc9bcd">brgemm_mem_layout_QKT_b</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aac6b15f3c6c67825bc84b5d23e7b131e">brgemm_mem_space_b</a> &gt;</td></tr>
<tr class="separator:a9982d7347f465dac286be074ef415896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c8ac4438d38abf95006262e0b29321c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a2c8ac4438d38abf95006262e0b29321c">compute_policy_QKT</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">group::compute_policy_default_xmx</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__attr__t.html">group::compute_attr_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac0d7bc4f10f99153d519179f502cdd20">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac0d7bc4f10f99153d519179f502cdd20">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a63c801edd516e53d4e618626c8b80bc1">dtype_acc</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3de9910576dae4fa535335bdd2d42b55">bgm_perf_tuning_knob</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a2c8ac4438d38abf95006262e0b29321c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b43aaede50b5b4c5cd3008ad439db99"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a5b43aaede50b5b4c5cd3008ad439db99">mem_desc_a_out</a> = <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae8b5c0bbd10b4026ccff86e719062536">brgemm_mem_layout_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac426a262fced8328b3804a7e2aab661a">brgemm_mem_space_a</a> &gt;</td></tr>
<tr class="separator:a5b43aaede50b5b4c5cd3008ad439db99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1a7271fc7600490c3612709f1ee1ab1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac1a7271fc7600490c3612709f1ee1ab1">mem_desc_b_out</a> = <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac0d7bc4f10f99153d519179f502cdd20">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a78de676f2c7d46e9dcd658859d450eea">brgemm_mem_layout_out_b</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aac6b15f3c6c67825bc84b5d23e7b131e">brgemm_mem_space_b</a> &gt;</td></tr>
<tr class="separator:ac1a7271fc7600490c3612709f1ee1ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a02e298bfab238edad265ed3aa05896"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a4a02e298bfab238edad265ed3aa05896">compute_policy_out</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">group::compute_policy_default_xmx</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__attr__t.html">group::compute_attr_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac0d7bc4f10f99153d519179f502cdd20">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a63c801edd516e53d4e618626c8b80bc1">dtype_acc</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3de9910576dae4fa535335bdd2d42b55">bgm_perf_tuning_knob</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a4a02e298bfab238edad265ed3aa05896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1125db41dae05858f7b4cf66ce8fda09"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a1125db41dae05858f7b4cf66ce8fda09">mem_desc_a_out_b_trnp_a</a> = <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8eb626b430fa3ed5ab3760d5f9674dc6">brgemm_mem_layout_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3fafc29a298a267e811911ebbd3ffea0">brgemm_mem_space_trnp_a</a> &gt;</td></tr>
<tr class="separator:a1125db41dae05858f7b4cf66ce8fda09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab53788244dff3240ebf4500b8fcd912b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab53788244dff3240ebf4500b8fcd912b">mem_desc_b_out_b_trnp_a</a> = <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac0d7bc4f10f99153d519179f502cdd20">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a78de676f2c7d46e9dcd658859d450eea">brgemm_mem_layout_out_b</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aac6b15f3c6c67825bc84b5d23e7b131e">brgemm_mem_space_b</a> &gt;</td></tr>
<tr class="separator:ab53788244dff3240ebf4500b8fcd912b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab34635cd882bb2da4fa8e383e4fa8050"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab34635cd882bb2da4fa8e383e4fa8050">compute_policy_out_b_trnp_a</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">group::compute_policy_default_xmx</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__attr__t.html">group::compute_attr_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac0d7bc4f10f99153d519179f502cdd20">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a63c801edd516e53d4e618626c8b80bc1">dtype_acc</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3de9910576dae4fa535335bdd2d42b55">bgm_perf_tuning_knob</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:ab34635cd882bb2da4fa8e383e4fa8050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56bb956d6f00e9bb323fb40c921f2b55"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a56bb956d6f00e9bb323fb40c921f2b55">arch_attr</a> = <a class="el" href="structgpu_1_1xetla_1_1arch__attr__t.html">arch_attr_t</a>&lt; <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a56bb956d6f00e9bb323fb40c921f2b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade7b806aed302b48b656681a06bcbb6f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ade7b806aed302b48b656681a06bcbb6f">work_group_t</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ade7b806aed302b48b656681a06bcbb6f">work_group_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a0b7581a762d45dc96c41d31dcf0a035d">ThreadNum</a> &gt;</td></tr>
<tr class="separator:ade7b806aed302b48b656681a06bcbb6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abef824c036ee7cf21ddde5d668a3ef2c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#abef824c036ee7cf21ddde5d668a3ef2c">pre_processing_128x128</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aff6f118a8d5e4e9c299f195248934ed1">tile_attr_128x128</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:abef824c036ee7cf21ddde5d668a3ef2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97e067c64ea5734e8c8702c9b65b22b7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a97e067c64ea5734e8c8702c9b65b22b7">pre_processing_128x256</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8849f9c3872121bd81d0450f0d42fdd3">tile_attr_128x256</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a97e067c64ea5734e8c8702c9b65b22b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6756d37b558004ff3952904e6c7b455"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac6756d37b558004ff3952904e6c7b455">pre_processing_128x64</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#af8ee049c32f5eba1182435832251c3a6">tile_attr_128x64</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:ac6756d37b558004ff3952904e6c7b455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a753274d22be0cdedbcb1b7dd0ac0f5c7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a753274d22be0cdedbcb1b7dd0ac0f5c7">pre_processing_256x64</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8d01bf07960728439df749bc436717dd">tile_attr_256x64</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a753274d22be0cdedbcb1b7dd0ac0f5c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aeb9636e17cbe0fe733b4b098c69232"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a0aeb9636e17cbe0fe733b4b098c69232">pre_processing_128x64_af</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t.html">group::pre_processing_matA_neg_filter_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#af8ee049c32f5eba1182435832251c3a6">tile_attr_128x64</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a0aeb9636e17cbe0fe733b4b098c69232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35d4d3cba0f62d5a5cb70a32decf0906"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a35d4d3cba0f62d5a5cb70a32decf0906">pre_processing_256x64_af</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t.html">group::pre_processing_matA_neg_filter_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8d01bf07960728439df749bc436717dd">tile_attr_256x64</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a35d4d3cba0f62d5a5cb70a32decf0906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23baff3ec99b021371bb6f38ea9a6aab"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a23baff3ec99b021371bb6f38ea9a6aab">brgemm_op_128x128_t</a> = <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a2c8ac4438d38abf95006262e0b29321c">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aff6f118a8d5e4e9c299f195248934ed1">tile_attr_128x128</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a0963be968dde2758b767df4944817e5d">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a9982d7347f465dac286be074ef415896">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#abef824c036ee7cf21ddde5d668a3ef2c">pre_processing_128x128</a> &gt;</td></tr>
<tr class="separator:a23baff3ec99b021371bb6f38ea9a6aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97d29c55ef0622120982554f4dcb68d8"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a97d29c55ef0622120982554f4dcb68d8">brgemm_op_128x256_t</a> = <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a2c8ac4438d38abf95006262e0b29321c">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8849f9c3872121bd81d0450f0d42fdd3">tile_attr_128x256</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a0963be968dde2758b767df4944817e5d">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a9982d7347f465dac286be074ef415896">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a97e067c64ea5734e8c8702c9b65b22b7">pre_processing_128x256</a> &gt;</td></tr>
<tr class="separator:a97d29c55ef0622120982554f4dcb68d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e3497938dbac03a136623ac4032112f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a6e3497938dbac03a136623ac4032112f">brgemm_op_128x64_t</a> = <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a4a02e298bfab238edad265ed3aa05896">compute_policy_out</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#af8ee049c32f5eba1182435832251c3a6">tile_attr_128x64</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a5b43aaede50b5b4c5cd3008ad439db99">mem_desc_a_out</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac1a7271fc7600490c3612709f1ee1ab1">mem_desc_b_out</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac6756d37b558004ff3952904e6c7b455">pre_processing_128x64</a> &gt;</td></tr>
<tr class="separator:a6e3497938dbac03a136623ac4032112f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeabc24b3578c808e386f114b9be4516e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aeabc24b3578c808e386f114b9be4516e">brgemm_op_128x64_trnp_a_t</a> = <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab34635cd882bb2da4fa8e383e4fa8050">compute_policy_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#af8ee049c32f5eba1182435832251c3a6">tile_attr_128x64</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a1125db41dae05858f7b4cf66ce8fda09">mem_desc_a_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab53788244dff3240ebf4500b8fcd912b">mem_desc_b_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac6756d37b558004ff3952904e6c7b455">pre_processing_128x64</a> &gt;</td></tr>
<tr class="separator:aeabc24b3578c808e386f114b9be4516e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dd08a48b346d42b88f498d5f04b7d9b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a0dd08a48b346d42b88f498d5f04b7d9b">brgemm_op_256x64_trnp_a_t</a> = <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab34635cd882bb2da4fa8e383e4fa8050">compute_policy_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8d01bf07960728439df749bc436717dd">tile_attr_256x64</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a1125db41dae05858f7b4cf66ce8fda09">mem_desc_a_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab53788244dff3240ebf4500b8fcd912b">mem_desc_b_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a753274d22be0cdedbcb1b7dd0ac0f5c7">pre_processing_256x64</a> &gt;</td></tr>
<tr class="separator:a0dd08a48b346d42b88f498d5f04b7d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af19ca58914eeb57dc9000a6cd0f553fe"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#af19ca58914eeb57dc9000a6cd0f553fe">brgemm_op_128x64_trnp_af_t</a> = <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab34635cd882bb2da4fa8e383e4fa8050">compute_policy_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#af8ee049c32f5eba1182435832251c3a6">tile_attr_128x64</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a1125db41dae05858f7b4cf66ce8fda09">mem_desc_a_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab53788244dff3240ebf4500b8fcd912b">mem_desc_b_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a0aeb9636e17cbe0fe733b4b098c69232">pre_processing_128x64_af</a> &gt;</td></tr>
<tr class="separator:af19ca58914eeb57dc9000a6cd0f553fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd3be1d14f552f09726f16247c461042"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#afd3be1d14f552f09726f16247c461042">brgemm_op_256x64_trnp_af_t</a> = <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab34635cd882bb2da4fa8e383e4fa8050">compute_policy_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8d01bf07960728439df749bc436717dd">tile_attr_256x64</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a1125db41dae05858f7b4cf66ce8fda09">mem_desc_a_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab53788244dff3240ebf4500b8fcd912b">mem_desc_b_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a35d4d3cba0f62d5a5cb70a32decf0906">pre_processing_256x64_af</a> &gt;</td></tr>
<tr class="separator:afd3be1d14f552f09726f16247c461042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a453567cf5d743041312cbb8bf9ac9eb9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a453567cf5d743041312cbb8bf9ac9eb9">brgemm_arguments_128x128</a> = typename brgemm_op_128x128_t::arguments_t</td></tr>
<tr class="separator:a453567cf5d743041312cbb8bf9ac9eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd0f39a94d69c26cb720947e83087e03"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#acd0f39a94d69c26cb720947e83087e03">brgemm_arguments_128x256</a> = typename brgemm_op_128x256_t::arguments_t</td></tr>
<tr class="separator:acd0f39a94d69c26cb720947e83087e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e55149e2a2658e68133d9c9babc7964"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8e55149e2a2658e68133d9c9babc7964">brgemm_arguments_128x64</a> = typename brgemm_op_128x64_t::arguments_t</td></tr>
<tr class="separator:a8e55149e2a2658e68133d9c9babc7964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a963ca8a02236f93862126761fc4b1abf"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a963ca8a02236f93862126761fc4b1abf">brgemm_arguments_128x64_trnp_a</a> = typename brgemm_op_128x64_trnp_a_t::arguments_t</td></tr>
<tr class="separator:a963ca8a02236f93862126761fc4b1abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a177977005fd2083a01d71fe58e132fac"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a177977005fd2083a01d71fe58e132fac">brgemm_arguments_256x64_trnp_a</a> = typename brgemm_op_256x64_trnp_a_t::arguments_t</td></tr>
<tr class="separator:a177977005fd2083a01d71fe58e132fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a956beff4c4632de14325399fa62d8c1d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a956beff4c4632de14325399fa62d8c1d">brgemm_arguments_128x64_trnp_af</a> = typename brgemm_op_128x64_trnp_af_t::arguments_t</td></tr>
<tr class="separator:a956beff4c4632de14325399fa62d8c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a352b6981f21cfcf01a612c7a962d2e50"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a352b6981f21cfcf01a612c7a962d2e50">brgemm_arguments_256x64_trnp_af</a> = typename brgemm_op_256x64_trnp_af_t::arguments_t</td></tr>
<tr class="separator:a352b6981f21cfcf01a612c7a962d2e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65d9fd9a52ffff8d5ae96c3e590984aa"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a65d9fd9a52ffff8d5ae96c3e590984aa">matAcc_128x128_t</a> = typename brgemm_op_128x128_t::matAcc_t</td></tr>
<tr class="separator:a65d9fd9a52ffff8d5ae96c3e590984aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc148649a18cb76df80300c0697714ad"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#abc148649a18cb76df80300c0697714ad">matAcc_128x256_t</a> = typename brgemm_op_128x256_t::matAcc_t</td></tr>
<tr class="separator:abc148649a18cb76df80300c0697714ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a777a0b07a93d6083857a11c61680abd8"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a777a0b07a93d6083857a11c61680abd8">matAcc_128x64_t</a> = typename brgemm_op_128x64_t::matAcc_t</td></tr>
<tr class="separator:a777a0b07a93d6083857a11c61680abd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacb40fe2e00a4c06558ce7ea5302ed71"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aacb40fe2e00a4c06558ce7ea5302ed71">matAcc_128x64_trnp_a_t</a> = typename brgemm_op_128x64_trnp_a_t::matAcc_t</td></tr>
<tr class="separator:aacb40fe2e00a4c06558ce7ea5302ed71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cf7278ce55c77934960d519355ff420"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a4cf7278ce55c77934960d519355ff420">matAcc_256x64_trnp_a_t</a> = typename brgemm_op_256x64_trnp_a_t::matAcc_t</td></tr>
<tr class="separator:a4cf7278ce55c77934960d519355ff420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe2673f10f2cbd28ea3a1403d48a3ea7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#afe2673f10f2cbd28ea3a1403d48a3ea7">matAcc_128x64_trnp_af_t</a> = typename brgemm_op_128x64_trnp_af_t::matAcc_t</td></tr>
<tr class="separator:afe2673f10f2cbd28ea3a1403d48a3ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97d163055ff18fd22ee708612a2ea88e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a97d163055ff18fd22ee708612a2ea88e">matAcc_256x64_trnp_af_t</a> = typename brgemm_op_256x64_trnp_af_t::matAcc_t</td></tr>
<tr class="separator:a97d163055ff18fd22ee708612a2ea88e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02e66883cb4c5630318aa3509d573c93"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a02e66883cb4c5630318aa3509d573c93">matC_128x128_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_128x128_t::tile_desc::tile_size_x, matAcc_128x128_t::tile_desc::tile_size_y, matAcc_128x128_t::tile_desc::block_size_x, matAcc_128x128_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:a02e66883cb4c5630318aa3509d573c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf67cab88400c0445e5daefd53235448"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf67cab88400c0445e5daefd53235448">matC_128x256_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_128x256_t::tile_desc::tile_size_x, matAcc_128x256_t::tile_desc::tile_size_y, matAcc_128x256_t::tile_desc::block_size_x, matAcc_128x256_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:adf67cab88400c0445e5daefd53235448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeae8bfbc6c43e498c32c7cc2c61b5c1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adeae8bfbc6c43e498c32c7cc2c61b5c1">matC_128x64_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_128x64_t::tile_desc::tile_size_x, matAcc_128x64_t::tile_desc::tile_size_y, matAcc_128x64_t::tile_desc::block_size_x, matAcc_128x64_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:adeae8bfbc6c43e498c32c7cc2c61b5c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0843d9245199e6a3d8b750da3ea3f42"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab0843d9245199e6a3d8b750da3ea3f42">matC_128x64_trnp_a_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_128x64_trnp_a_t::tile_desc::tile_size_x, matAcc_128x64_trnp_a_t::tile_desc::tile_size_y, matAcc_128x64_trnp_a_t::tile_desc::block_size_x, matAcc_128x64_trnp_a_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:ab0843d9245199e6a3d8b750da3ea3f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dc7a347e200704fa01a6f1de76329a3"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3dc7a347e200704fa01a6f1de76329a3">matC_256x64_trnp_a_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_256x64_trnp_a_t::tile_desc::tile_size_x, matAcc_256x64_trnp_a_t::tile_desc::tile_size_y, matAcc_256x64_trnp_a_t::tile_desc::block_size_x, matAcc_256x64_trnp_a_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:a3dc7a347e200704fa01a6f1de76329a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1b33a9d72162fa68662e6dfe9370f0d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#af1b33a9d72162fa68662e6dfe9370f0d">matC_128x64_trnp_af_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_128x64_trnp_af_t::tile_desc::tile_size_x, matAcc_128x64_trnp_af_t::tile_desc::tile_size_y, matAcc_128x64_trnp_af_t::tile_desc::block_size_x, matAcc_128x64_trnp_af_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:af1b33a9d72162fa68662e6dfe9370f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9c43340a6ac4097c4b31974e9be138d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aa9c43340a6ac4097c4b31974e9be138d">matC_256x64_trnp_af_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_256x64_trnp_af_t::tile_desc::tile_size_x, matAcc_256x64_trnp_af_t::tile_desc::tile_size_y, matAcc_256x64_trnp_af_t::tile_desc::block_size_x, matAcc_256x64_trnp_af_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:aa9c43340a6ac4097c4b31974e9be138d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7315ff35bc55f906b5fda77bbb1b2daa"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a7315ff35bc55f906b5fda77bbb1b2daa">matC_128x128_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a02e66883cb4c5630318aa3509d573c93">matC_128x128_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a7315ff35bc55f906b5fda77bbb1b2daa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c0c6e629995a86dbed854e05962f547"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a2c0c6e629995a86dbed854e05962f547">matC_128x256_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf67cab88400c0445e5daefd53235448">matC_128x256_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a2c0c6e629995a86dbed854e05962f547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c5c6faef49fb341d2bdd4d07de68df1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a9c5c6faef49fb341d2bdd4d07de68df1">matC_128x64_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adeae8bfbc6c43e498c32c7cc2c61b5c1">matC_128x64_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a9c5c6faef49fb341d2bdd4d07de68df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eb1f6055a3062343490d847c9a1f03b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a9eb1f6055a3062343490d847c9a1f03b">matC_128x64_trnp_a_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab0843d9245199e6a3d8b750da3ea3f42">matC_128x64_trnp_a_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a9eb1f6055a3062343490d847c9a1f03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeea99b057a9ef666302f8d958e37695e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aeea99b057a9ef666302f8d958e37695e">matC_256x64_trnp_a_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3dc7a347e200704fa01a6f1de76329a3">matC_256x64_trnp_a_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:aeea99b057a9ef666302f8d958e37695e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a3ed786ec2f4903b57e24e66135edb0"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a2a3ed786ec2f4903b57e24e66135edb0">matC_128x64_trnp_af_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#af1b33a9d72162fa68662e6dfe9370f0d">matC_128x64_trnp_af_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a2a3ed786ec2f4903b57e24e66135edb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64fa91eacfa13cb3d4418410946ba72c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a64fa91eacfa13cb3d4418410946ba72c">matC_256x64_trnp_af_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aa9c43340a6ac4097c4b31974e9be138d">matC_256x64_trnp_af_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a64fa91eacfa13cb3d4418410946ba72c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bdcae52992daa1492f19837eaefbdd0"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a2bdcae52992daa1492f19837eaefbdd0">matC_128x128_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a02e66883cb4c5630318aa3509d573c93">matC_128x128_tile_desc_t</a>,(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a33b51838376cabc2e2ce7a7886d3d057">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> :<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a02e66883cb4c5630318aa3509d573c93">matC_128x128_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf4f19e3de3fbc34836af1edff287c80">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a2bdcae52992daa1492f19837eaefbdd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89dd08ff0bc71f9cd918d311df2b821a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a89dd08ff0bc71f9cd918d311df2b821a">matC_128x256_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf67cab88400c0445e5daefd53235448">matC_128x256_tile_desc_t</a>,(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a33b51838376cabc2e2ce7a7886d3d057">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> :<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf67cab88400c0445e5daefd53235448">matC_128x256_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf4f19e3de3fbc34836af1edff287c80">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a89dd08ff0bc71f9cd918d311df2b821a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e561b156e904ca8047f0d79bacb3011"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a5e561b156e904ca8047f0d79bacb3011">matC_128x64_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adeae8bfbc6c43e498c32c7cc2c61b5c1">matC_128x64_tile_desc_t</a>,(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a33b51838376cabc2e2ce7a7886d3d057">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> :<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adeae8bfbc6c43e498c32c7cc2c61b5c1">matC_128x64_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf4f19e3de3fbc34836af1edff287c80">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a5e561b156e904ca8047f0d79bacb3011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91d8d9b58a16dfed5cc36e70c389e11a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a91d8d9b58a16dfed5cc36e70c389e11a">matC_128x64_trnp_a_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab0843d9245199e6a3d8b750da3ea3f42">matC_128x64_trnp_a_tile_desc_t</a>,(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a33b51838376cabc2e2ce7a7886d3d057">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> :<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab0843d9245199e6a3d8b750da3ea3f42">matC_128x64_trnp_a_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf4f19e3de3fbc34836af1edff287c80">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a91d8d9b58a16dfed5cc36e70c389e11a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05e367e0324fd5fc852f55ad5d74c3f9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a05e367e0324fd5fc852f55ad5d74c3f9">matC_256x64_trnp_a_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3dc7a347e200704fa01a6f1de76329a3">matC_256x64_trnp_a_tile_desc_t</a>,(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a33b51838376cabc2e2ce7a7886d3d057">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> :<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3dc7a347e200704fa01a6f1de76329a3">matC_256x64_trnp_a_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf4f19e3de3fbc34836af1edff287c80">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a05e367e0324fd5fc852f55ad5d74c3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0287af93d7bc02903278406105c8f5f9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a0287af93d7bc02903278406105c8f5f9">matC_128x64_trnp_af_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#af1b33a9d72162fa68662e6dfe9370f0d">matC_128x64_trnp_af_tile_desc_t</a>,(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a33b51838376cabc2e2ce7a7886d3d057">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> :<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#af1b33a9d72162fa68662e6dfe9370f0d">matC_128x64_trnp_af_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf4f19e3de3fbc34836af1edff287c80">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a0287af93d7bc02903278406105c8f5f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1ce2787c265a811d5a3ee26b7b8f8a7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ad1ce2787c265a811d5a3ee26b7b8f8a7">matC_256x64_trnp_af_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aa9c43340a6ac4097c4b31974e9be138d">matC_256x64_trnp_af_tile_desc_t</a>,(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a33b51838376cabc2e2ce7a7886d3d057">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> :<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aa9c43340a6ac4097c4b31974e9be138d">matC_256x64_trnp_af_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf4f19e3de3fbc34836af1edff287c80">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:ad1ce2787c265a811d5a3ee26b7b8f8a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53bb51eeb79886a1940643ed97404131"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a53bb51eeb79886a1940643ed97404131">matElem_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">gpu::xetla::subgroup::tile_desc_t</a>&lt; 64/<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a73c9dbb81d6f4c1b2b171a545ee9168a">sfx_type_size</a>, 8 *<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a73c9dbb81d6f4c1b2b171a545ee9168a">sfx_type_size</a>, 64/<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a73c9dbb81d6f4c1b2b171a545ee9168a">sfx_type_size</a>, 8 *<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a73c9dbb81d6f4c1b2b171a545ee9168a">sfx_type_size</a>, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:a53bb51eeb79886a1940643ed97404131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73cf643d1b487159379de9c9bfb0b206"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a73cf643d1b487159379de9c9bfb0b206">matElem_ld_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">gpu::xetla::subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a53bb51eeb79886a1940643ed97404131">matElem_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a73cf643d1b487159379de9c9bfb0b206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3747e8a660c5af9cae0646c8f5964014"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3747e8a660c5af9cae0646c8f5964014">matElem_st_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">gpu::xetla::subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a53bb51eeb79886a1940643ed97404131">matElem_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:a3747e8a660c5af9cae0646c8f5964014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff4ba741115ce8d1bb6fc58c0dbc4d7c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aff4ba741115ce8d1bb6fc58c0dbc4d7c">matElem_ld_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a53bb51eeb79886a1940643ed97404131">matElem_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a53bb51eeb79886a1940643ed97404131">matElem_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a> &gt;, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:aff4ba741115ce8d1bb6fc58c0dbc4d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec3923df3d4c9f1815ab0ad57aa552a5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aec3923df3d4c9f1815ab0ad57aa552a5">matElem_st_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a53bb51eeb79886a1940643ed97404131">matElem_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:aec3923df3d4c9f1815ab0ad57aa552a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03e00f128f2b8fb8a2d75b977c208c49"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a03e00f128f2b8fb8a2d75b977c208c49">matElem_reg_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">gpu::xetla::subgroup::tile_t</a>&lt; float, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">gpu::xetla::subgroup::tile_desc_t</a>&lt; 32, 16, 32, 16, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt; &gt;</td></tr>
<tr class="separator:a03e00f128f2b8fb8a2d75b977c208c49"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-methods" name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:ad589fa989afeebe5af80dd8660fb5dd0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ad589fa989afeebe5af80dd8660fb5dd0">call</a> (<a class="el" href="classgpu_1_1xetla_1_1xetla__exec__item.html">xetla_exec_item</a>&lt; 3 &gt; &amp;ei, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html">arguments_t</a> *args)</td></tr>
<tr class="memdesc:ad589fa989afeebe5af80dd8660fb5dd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main execution function for fused mha softmax.  <a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ad589fa989afeebe5af80dd8660fb5dd0">More...</a><br /></td></tr>
<tr class="separator:ad589fa989afeebe5af80dd8660fb5dd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-attribs" name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:a0b7581a762d45dc96c41d31dcf0a035d"><td class="memItemLeft" align="right" valign="top">static constexpr int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a0b7581a762d45dc96c41d31dcf0a035d">ThreadNum</a> = HWThreadNum</td></tr>
<tr class="separator:a0b7581a762d45dc96c41d31dcf0a035d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4daa9fda48898ba5baad04aaab7b7ab"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab4daa9fda48898ba5baad04aaab7b7ab">mem_space_a</a> = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a></td></tr>
<tr class="separator:ab4daa9fda48898ba5baad04aaab7b7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9dabcbe88803878e2bb733f4fe179be"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac9dabcbe88803878e2bb733f4fe179be">mem_space_b</a> = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a></td></tr>
<tr class="separator:ac9dabcbe88803878e2bb733f4fe179be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90c41ee57ac6517289a86f3c411cfde2"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a> = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a></td></tr>
<tr class="separator:a90c41ee57ac6517289a86f3c411cfde2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b245c2b05d954d2f3b15e4da19c4139"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3b245c2b05d954d2f3b15e4da19c4139">mem_layout_a</a> = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a></td></tr>
<tr class="separator:a3b245c2b05d954d2f3b15e4da19c4139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c01ce68e2e51654053257bfcf4afe03"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3c01ce68e2e51654053257bfcf4afe03">mem_layout_trnp_a</a> = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a></td></tr>
<tr class="separator:a3c01ce68e2e51654053257bfcf4afe03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3586feccd0fe27bec556573ddda3f4c5"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3586feccd0fe27bec556573ddda3f4c5">mem_layout_QKT_b</a> = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a></td></tr>
<tr class="separator:a3586feccd0fe27bec556573ddda3f4c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afef5f928e8cde18855fa492e3869ca2f"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#afef5f928e8cde18855fa492e3869ca2f">mem_layout_out_b</a> = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a></td></tr>
<tr class="separator:afef5f928e8cde18855fa492e3869ca2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf4f19e3de3fbc34836af1edff287c80"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf4f19e3de3fbc34836af1edff287c80">mem_layout_c</a> = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a></td></tr>
<tr class="separator:adf4f19e3de3fbc34836af1edff287c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac426a262fced8328b3804a7e2aab661a"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac426a262fced8328b3804a7e2aab661a">brgemm_mem_space_a</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab4daa9fda48898ba5baad04aaab7b7ab">mem_space_a</a></td></tr>
<tr class="separator:ac426a262fced8328b3804a7e2aab661a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fafc29a298a267e811911ebbd3ffea0"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3fafc29a298a267e811911ebbd3ffea0">brgemm_mem_space_trnp_a</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab4daa9fda48898ba5baad04aaab7b7ab">mem_space_a</a></td></tr>
<tr class="separator:a3fafc29a298a267e811911ebbd3ffea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8b5c0bbd10b4026ccff86e719062536"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae8b5c0bbd10b4026ccff86e719062536">brgemm_mem_layout_a</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3b245c2b05d954d2f3b15e4da19c4139">mem_layout_a</a></td></tr>
<tr class="separator:ae8b5c0bbd10b4026ccff86e719062536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eb626b430fa3ed5ab3760d5f9674dc6"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8eb626b430fa3ed5ab3760d5f9674dc6">brgemm_mem_layout_trnp_a</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3c01ce68e2e51654053257bfcf4afe03">mem_layout_trnp_a</a></td></tr>
<tr class="separator:a8eb626b430fa3ed5ab3760d5f9674dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac6b15f3c6c67825bc84b5d23e7b131e"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aac6b15f3c6c67825bc84b5d23e7b131e">brgemm_mem_space_b</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac9dabcbe88803878e2bb733f4fe179be">mem_space_b</a></td></tr>
<tr class="separator:aac6b15f3c6c67825bc84b5d23e7b131e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99c8d86953d01749ea56d5ef7dbc9bcd"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a99c8d86953d01749ea56d5ef7dbc9bcd">brgemm_mem_layout_QKT_b</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3586feccd0fe27bec556573ddda3f4c5">mem_layout_QKT_b</a></td></tr>
<tr class="separator:a99c8d86953d01749ea56d5ef7dbc9bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78de676f2c7d46e9dcd658859d450eea"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a78de676f2c7d46e9dcd658859d450eea">brgemm_mem_layout_out_b</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#afef5f928e8cde18855fa492e3869ca2f">mem_layout_out_b</a></td></tr>
<tr class="separator:a78de676f2c7d46e9dcd658859d450eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f6da51adabfd723264a62faa795d66a"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a4f6da51adabfd723264a62faa795d66a">periodic_sync_interval</a> = 0</td></tr>
<tr class="separator:a4f6da51adabfd723264a62faa795d66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6d6c604f04e11c7f3176abaf8ce074c"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab6d6c604f04e11c7f3176abaf8ce074c">prefetch_distance</a> = 3</td></tr>
<tr class="separator:ab6d6c604f04e11c7f3176abaf8ce074c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8220ab650cb14104f09fd36ea71f47d1"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8220ab650cb14104f09fd36ea71f47d1">k_stride</a> = 32 / sizeof(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac0d7bc4f10f99153d519179f502cdd20">dtype_bin</a>)</td></tr>
<tr class="separator:a8220ab650cb14104f09fd36ea71f47d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33b51838376cabc2e2ce7a7886d3d057"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a33b51838376cabc2e2ce7a7886d3d057">l3_kslicing</a> = 1</td></tr>
<tr class="separator:a33b51838376cabc2e2ce7a7886d3d057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73c9dbb81d6f4c1b2b171a545ee9168a"><td class="memItemLeft" align="right" valign="top">static constexpr uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a73c9dbb81d6f4c1b2b171a545ee9168a">sfx_type_size</a> = sizeof(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>)</td></tr>
<tr class="separator:a73c9dbb81d6f4c1b2b171a545ee9168a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><div class="compoundTemplParams">template&lt;typename dtype_bwd_bin_, typename dtype_bwd_bot_, typename dtype_bwd_sfx_, typename dtype_bwd_acc_, int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt;<br />
struct gpu::xetla::kernel::xetla_mha_core_attn_bwd_t&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;</div><dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">dtype_bwd_bin_</td><td></td></tr>
    <tr><td class="paramname">dtype_bwd_bot_</td><td></td></tr>
    <tr><td class="paramname">dtype_bwd_sfx_</td><td></td></tr>
    <tr><td class="paramname">dtype_bwd_acc_</td><td></td></tr>
    <tr><td class="paramname">HWThreadNum</td><td></td></tr>
    <tr><td class="paramname">Dopt_RandGenflag</td><td></td></tr>
    <tr><td class="paramname">Mkin_flag</td><td></td></tr>
  </table>
  </dd>
</dl>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a56bb956d6f00e9bb323fb40c921f2b55" name="a56bb956d6f00e9bb323fb40c921f2b55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56bb956d6f00e9bb323fb40c921f2b55">&#9670;&#160;</a></span>arch_attr</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::arch_attr =  <a class="el" href="structgpu_1_1xetla_1_1arch__attr__t.html">arch_attr_t</a>&lt;<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3de9910576dae4fa535335bdd2d42b55" name="a3de9910576dae4fa535335bdd2d42b55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3de9910576dae4fa535335bdd2d42b55">&#9670;&#160;</a></span>bgm_perf_tuning_knob</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::bgm_perf_tuning_knob =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1perf__tuning__knob__t.html">group::perf_tuning_knob_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8220ab650cb14104f09fd36ea71f47d1">k_stride</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab6d6c604f04e11c7f3176abaf8ce074c">prefetch_distance</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a4f6da51adabfd723264a62faa795d66a">periodic_sync_interval</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a453567cf5d743041312cbb8bf9ac9eb9" name="a453567cf5d743041312cbb8bf9ac9eb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a453567cf5d743041312cbb8bf9ac9eb9">&#9670;&#160;</a></span>brgemm_arguments_128x128</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::brgemm_arguments_128x128 =  typename brgemm_op_128x128_t::arguments_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd0f39a94d69c26cb720947e83087e03" name="acd0f39a94d69c26cb720947e83087e03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd0f39a94d69c26cb720947e83087e03">&#9670;&#160;</a></span>brgemm_arguments_128x256</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::brgemm_arguments_128x256 =  typename brgemm_op_128x256_t::arguments_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e55149e2a2658e68133d9c9babc7964" name="a8e55149e2a2658e68133d9c9babc7964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e55149e2a2658e68133d9c9babc7964">&#9670;&#160;</a></span>brgemm_arguments_128x64</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::brgemm_arguments_128x64 =  typename brgemm_op_128x64_t::arguments_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a963ca8a02236f93862126761fc4b1abf" name="a963ca8a02236f93862126761fc4b1abf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a963ca8a02236f93862126761fc4b1abf">&#9670;&#160;</a></span>brgemm_arguments_128x64_trnp_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::brgemm_arguments_128x64_trnp_a =  typename brgemm_op_128x64_trnp_a_t::arguments_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a956beff4c4632de14325399fa62d8c1d" name="a956beff4c4632de14325399fa62d8c1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a956beff4c4632de14325399fa62d8c1d">&#9670;&#160;</a></span>brgemm_arguments_128x64_trnp_af</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::brgemm_arguments_128x64_trnp_af =  typename brgemm_op_128x64_trnp_af_t::arguments_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a177977005fd2083a01d71fe58e132fac" name="a177977005fd2083a01d71fe58e132fac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a177977005fd2083a01d71fe58e132fac">&#9670;&#160;</a></span>brgemm_arguments_256x64_trnp_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::brgemm_arguments_256x64_trnp_a =  typename brgemm_op_256x64_trnp_a_t::arguments_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a352b6981f21cfcf01a612c7a962d2e50" name="a352b6981f21cfcf01a612c7a962d2e50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a352b6981f21cfcf01a612c7a962d2e50">&#9670;&#160;</a></span>brgemm_arguments_256x64_trnp_af</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::brgemm_arguments_256x64_trnp_af =  typename brgemm_op_256x64_trnp_af_t::arguments_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23baff3ec99b021371bb6f38ea9a6aab" name="a23baff3ec99b021371bb6f38ea9a6aab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23baff3ec99b021371bb6f38ea9a6aab">&#9670;&#160;</a></span>brgemm_op_128x128_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::brgemm_op_128x128_t =  <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a2c8ac4438d38abf95006262e0b29321c">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aff6f118a8d5e4e9c299f195248934ed1">tile_attr_128x128</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a0963be968dde2758b767df4944817e5d">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a9982d7347f465dac286be074ef415896">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#abef824c036ee7cf21ddde5d668a3ef2c">pre_processing_128x128</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97d29c55ef0622120982554f4dcb68d8" name="a97d29c55ef0622120982554f4dcb68d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97d29c55ef0622120982554f4dcb68d8">&#9670;&#160;</a></span>brgemm_op_128x256_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::brgemm_op_128x256_t =  <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a2c8ac4438d38abf95006262e0b29321c">compute_policy_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8849f9c3872121bd81d0450f0d42fdd3">tile_attr_128x256</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a0963be968dde2758b767df4944817e5d">mem_desc_a_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a9982d7347f465dac286be074ef415896">mem_desc_b_QKT</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a97e067c64ea5734e8c8702c9b65b22b7">pre_processing_128x256</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e3497938dbac03a136623ac4032112f" name="a6e3497938dbac03a136623ac4032112f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e3497938dbac03a136623ac4032112f">&#9670;&#160;</a></span>brgemm_op_128x64_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::brgemm_op_128x64_t =  <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a4a02e298bfab238edad265ed3aa05896">compute_policy_out</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#af8ee049c32f5eba1182435832251c3a6">tile_attr_128x64</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a5b43aaede50b5b4c5cd3008ad439db99">mem_desc_a_out</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac1a7271fc7600490c3612709f1ee1ab1">mem_desc_b_out</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac6756d37b558004ff3952904e6c7b455">pre_processing_128x64</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeabc24b3578c808e386f114b9be4516e" name="aeabc24b3578c808e386f114b9be4516e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeabc24b3578c808e386f114b9be4516e">&#9670;&#160;</a></span>brgemm_op_128x64_trnp_a_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::brgemm_op_128x64_trnp_a_t =  <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab34635cd882bb2da4fa8e383e4fa8050">compute_policy_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#af8ee049c32f5eba1182435832251c3a6">tile_attr_128x64</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a1125db41dae05858f7b4cf66ce8fda09">mem_desc_a_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab53788244dff3240ebf4500b8fcd912b">mem_desc_b_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac6756d37b558004ff3952904e6c7b455">pre_processing_128x64</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af19ca58914eeb57dc9000a6cd0f553fe" name="af19ca58914eeb57dc9000a6cd0f553fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af19ca58914eeb57dc9000a6cd0f553fe">&#9670;&#160;</a></span>brgemm_op_128x64_trnp_af_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::brgemm_op_128x64_trnp_af_t =  <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab34635cd882bb2da4fa8e383e4fa8050">compute_policy_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#af8ee049c32f5eba1182435832251c3a6">tile_attr_128x64</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a1125db41dae05858f7b4cf66ce8fda09">mem_desc_a_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab53788244dff3240ebf4500b8fcd912b">mem_desc_b_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a0aeb9636e17cbe0fe733b4b098c69232">pre_processing_128x64_af</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0dd08a48b346d42b88f498d5f04b7d9b" name="a0dd08a48b346d42b88f498d5f04b7d9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dd08a48b346d42b88f498d5f04b7d9b">&#9670;&#160;</a></span>brgemm_op_256x64_trnp_a_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::brgemm_op_256x64_trnp_a_t =  <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab34635cd882bb2da4fa8e383e4fa8050">compute_policy_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8d01bf07960728439df749bc436717dd">tile_attr_256x64</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a1125db41dae05858f7b4cf66ce8fda09">mem_desc_a_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab53788244dff3240ebf4500b8fcd912b">mem_desc_b_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a753274d22be0cdedbcb1b7dd0ac0f5c7">pre_processing_256x64</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd3be1d14f552f09726f16247c461042" name="afd3be1d14f552f09726f16247c461042"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd3be1d14f552f09726f16247c461042">&#9670;&#160;</a></span>brgemm_op_256x64_trnp_af_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::brgemm_op_256x64_trnp_af_t =  <a class="el" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab34635cd882bb2da4fa8e383e4fa8050">compute_policy_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8d01bf07960728439df749bc436717dd">tile_attr_256x64</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a1125db41dae05858f7b4cf66ce8fda09">mem_desc_a_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab53788244dff3240ebf4500b8fcd912b">mem_desc_b_out_b_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a35d4d3cba0f62d5a5cb70a32decf0906">pre_processing_256x64_af</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a02e298bfab238edad265ed3aa05896" name="a4a02e298bfab238edad265ed3aa05896"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a02e298bfab238edad265ed3aa05896">&#9670;&#160;</a></span>compute_policy_out</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::compute_policy_out =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">group::compute_policy_default_xmx</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__attr__t.html">group::compute_attr_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac0d7bc4f10f99153d519179f502cdd20">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a63c801edd516e53d4e618626c8b80bc1">dtype_acc</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3de9910576dae4fa535335bdd2d42b55">bgm_perf_tuning_knob</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab34635cd882bb2da4fa8e383e4fa8050" name="ab34635cd882bb2da4fa8e383e4fa8050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab34635cd882bb2da4fa8e383e4fa8050">&#9670;&#160;</a></span>compute_policy_out_b_trnp_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::compute_policy_out_b_trnp_a =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">group::compute_policy_default_xmx</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__attr__t.html">group::compute_attr_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac0d7bc4f10f99153d519179f502cdd20">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a63c801edd516e53d4e618626c8b80bc1">dtype_acc</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3de9910576dae4fa535335bdd2d42b55">bgm_perf_tuning_knob</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c8ac4438d38abf95006262e0b29321c" name="a2c8ac4438d38abf95006262e0b29321c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c8ac4438d38abf95006262e0b29321c">&#9670;&#160;</a></span>compute_policy_QKT</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::compute_policy_QKT =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">group::compute_policy_default_xmx</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__attr__t.html">group::compute_attr_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac0d7bc4f10f99153d519179f502cdd20">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac0d7bc4f10f99153d519179f502cdd20">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a63c801edd516e53d4e618626c8b80bc1">dtype_acc</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3de9910576dae4fa535335bdd2d42b55">bgm_perf_tuning_knob</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63c801edd516e53d4e618626c8b80bc1" name="a63c801edd516e53d4e618626c8b80bc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63c801edd516e53d4e618626c8b80bc1">&#9670;&#160;</a></span>dtype_acc</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::dtype_acc =  dtype_bwd_acc_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0d7bc4f10f99153d519179f502cdd20" name="ac0d7bc4f10f99153d519179f502cdd20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0d7bc4f10f99153d519179f502cdd20">&#9670;&#160;</a></span>dtype_bin</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::dtype_bin =  dtype_bwd_bin_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9a2fb2245fe950d24eef0f95a227d08" name="ae9a2fb2245fe950d24eef0f95a227d08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9a2fb2245fe950d24eef0f95a227d08">&#9670;&#160;</a></span>dtype_bot</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::dtype_bot =  dtype_bwd_bot_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafe461ce3c66227fd79a46469a72f1c5" name="aafe461ce3c66227fd79a46469a72f1c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafe461ce3c66227fd79a46469a72f1c5">&#9670;&#160;</a></span>dtype_sfx</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::dtype_sfx =  dtype_bwd_sfx_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65d9fd9a52ffff8d5ae96c3e590984aa" name="a65d9fd9a52ffff8d5ae96c3e590984aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65d9fd9a52ffff8d5ae96c3e590984aa">&#9670;&#160;</a></span>matAcc_128x128_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matAcc_128x128_t =  typename brgemm_op_128x128_t::matAcc_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc148649a18cb76df80300c0697714ad" name="abc148649a18cb76df80300c0697714ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc148649a18cb76df80300c0697714ad">&#9670;&#160;</a></span>matAcc_128x256_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matAcc_128x256_t =  typename brgemm_op_128x256_t::matAcc_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a777a0b07a93d6083857a11c61680abd8" name="a777a0b07a93d6083857a11c61680abd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a777a0b07a93d6083857a11c61680abd8">&#9670;&#160;</a></span>matAcc_128x64_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matAcc_128x64_t =  typename brgemm_op_128x64_t::matAcc_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacb40fe2e00a4c06558ce7ea5302ed71" name="aacb40fe2e00a4c06558ce7ea5302ed71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacb40fe2e00a4c06558ce7ea5302ed71">&#9670;&#160;</a></span>matAcc_128x64_trnp_a_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matAcc_128x64_trnp_a_t =  typename brgemm_op_128x64_trnp_a_t::matAcc_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe2673f10f2cbd28ea3a1403d48a3ea7" name="afe2673f10f2cbd28ea3a1403d48a3ea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe2673f10f2cbd28ea3a1403d48a3ea7">&#9670;&#160;</a></span>matAcc_128x64_trnp_af_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matAcc_128x64_trnp_af_t =  typename brgemm_op_128x64_trnp_af_t::matAcc_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cf7278ce55c77934960d519355ff420" name="a4cf7278ce55c77934960d519355ff420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cf7278ce55c77934960d519355ff420">&#9670;&#160;</a></span>matAcc_256x64_trnp_a_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matAcc_256x64_trnp_a_t =  typename brgemm_op_256x64_trnp_a_t::matAcc_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97d163055ff18fd22ee708612a2ea88e" name="a97d163055ff18fd22ee708612a2ea88e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97d163055ff18fd22ee708612a2ea88e">&#9670;&#160;</a></span>matAcc_256x64_trnp_af_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matAcc_256x64_trnp_af_t =  typename brgemm_op_256x64_trnp_af_t::matAcc_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bdcae52992daa1492f19837eaefbdd0" name="a2bdcae52992daa1492f19837eaefbdd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bdcae52992daa1492f19837eaefbdd0">&#9670;&#160;</a></span>matC_128x128_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matC_128x128_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a02e66883cb4c5630318aa3509d573c93">matC_128x128_tile_desc_t</a>, (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a33b51838376cabc2e2ce7a7886d3d057">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> : <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a02e66883cb4c5630318aa3509d573c93">matC_128x128_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf4f19e3de3fbc34836af1edff287c80">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7315ff35bc55f906b5fda77bbb1b2daa" name="a7315ff35bc55f906b5fda77bbb1b2daa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7315ff35bc55f906b5fda77bbb1b2daa">&#9670;&#160;</a></span>matC_128x128_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matC_128x128_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a02e66883cb4c5630318aa3509d573c93">matC_128x128_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02e66883cb4c5630318aa3509d573c93" name="a02e66883cb4c5630318aa3509d573c93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02e66883cb4c5630318aa3509d573c93">&#9670;&#160;</a></span>matC_128x128_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matC_128x128_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;matAcc_128x128_t::tile_desc::tile_size_x, matAcc_128x128_t::tile_desc::tile_size_y, matAcc_128x128_t::tile_desc::block_size_x, matAcc_128x128_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89dd08ff0bc71f9cd918d311df2b821a" name="a89dd08ff0bc71f9cd918d311df2b821a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89dd08ff0bc71f9cd918d311df2b821a">&#9670;&#160;</a></span>matC_128x256_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matC_128x256_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf67cab88400c0445e5daefd53235448">matC_128x256_tile_desc_t</a>, (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a33b51838376cabc2e2ce7a7886d3d057">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> : <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf67cab88400c0445e5daefd53235448">matC_128x256_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf4f19e3de3fbc34836af1edff287c80">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c0c6e629995a86dbed854e05962f547" name="a2c0c6e629995a86dbed854e05962f547"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c0c6e629995a86dbed854e05962f547">&#9670;&#160;</a></span>matC_128x256_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matC_128x256_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf67cab88400c0445e5daefd53235448">matC_128x256_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf67cab88400c0445e5daefd53235448" name="adf67cab88400c0445e5daefd53235448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf67cab88400c0445e5daefd53235448">&#9670;&#160;</a></span>matC_128x256_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matC_128x256_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;matAcc_128x256_t::tile_desc::tile_size_x, matAcc_128x256_t::tile_desc::tile_size_y, matAcc_128x256_t::tile_desc::block_size_x, matAcc_128x256_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e561b156e904ca8047f0d79bacb3011" name="a5e561b156e904ca8047f0d79bacb3011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e561b156e904ca8047f0d79bacb3011">&#9670;&#160;</a></span>matC_128x64_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matC_128x64_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adeae8bfbc6c43e498c32c7cc2c61b5c1">matC_128x64_tile_desc_t</a>, (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a33b51838376cabc2e2ce7a7886d3d057">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> : <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adeae8bfbc6c43e498c32c7cc2c61b5c1">matC_128x64_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf4f19e3de3fbc34836af1edff287c80">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c5c6faef49fb341d2bdd4d07de68df1" name="a9c5c6faef49fb341d2bdd4d07de68df1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c5c6faef49fb341d2bdd4d07de68df1">&#9670;&#160;</a></span>matC_128x64_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matC_128x64_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adeae8bfbc6c43e498c32c7cc2c61b5c1">matC_128x64_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adeae8bfbc6c43e498c32c7cc2c61b5c1" name="adeae8bfbc6c43e498c32c7cc2c61b5c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeae8bfbc6c43e498c32c7cc2c61b5c1">&#9670;&#160;</a></span>matC_128x64_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matC_128x64_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;matAcc_128x64_t::tile_desc::tile_size_x, matAcc_128x64_t::tile_desc::tile_size_y, matAcc_128x64_t::tile_desc::block_size_x, matAcc_128x64_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91d8d9b58a16dfed5cc36e70c389e11a" name="a91d8d9b58a16dfed5cc36e70c389e11a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91d8d9b58a16dfed5cc36e70c389e11a">&#9670;&#160;</a></span>matC_128x64_trnp_a_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matC_128x64_trnp_a_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab0843d9245199e6a3d8b750da3ea3f42">matC_128x64_trnp_a_tile_desc_t</a>, (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a33b51838376cabc2e2ce7a7886d3d057">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> : <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab0843d9245199e6a3d8b750da3ea3f42">matC_128x64_trnp_a_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf4f19e3de3fbc34836af1edff287c80">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9eb1f6055a3062343490d847c9a1f03b" name="a9eb1f6055a3062343490d847c9a1f03b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eb1f6055a3062343490d847c9a1f03b">&#9670;&#160;</a></span>matC_128x64_trnp_a_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matC_128x64_trnp_a_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab0843d9245199e6a3d8b750da3ea3f42">matC_128x64_trnp_a_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0843d9245199e6a3d8b750da3ea3f42" name="ab0843d9245199e6a3d8b750da3ea3f42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0843d9245199e6a3d8b750da3ea3f42">&#9670;&#160;</a></span>matC_128x64_trnp_a_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matC_128x64_trnp_a_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_128x64_trnp_a_t::tile_desc::tile_size_x, matAcc_128x64_trnp_a_t::tile_desc::tile_size_y, matAcc_128x64_trnp_a_t::tile_desc::block_size_x, matAcc_128x64_trnp_a_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0287af93d7bc02903278406105c8f5f9" name="a0287af93d7bc02903278406105c8f5f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0287af93d7bc02903278406105c8f5f9">&#9670;&#160;</a></span>matC_128x64_trnp_af_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matC_128x64_trnp_af_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#af1b33a9d72162fa68662e6dfe9370f0d">matC_128x64_trnp_af_tile_desc_t</a>, (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a33b51838376cabc2e2ce7a7886d3d057">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> : <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#af1b33a9d72162fa68662e6dfe9370f0d">matC_128x64_trnp_af_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf4f19e3de3fbc34836af1edff287c80">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a3ed786ec2f4903b57e24e66135edb0" name="a2a3ed786ec2f4903b57e24e66135edb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a3ed786ec2f4903b57e24e66135edb0">&#9670;&#160;</a></span>matC_128x64_trnp_af_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matC_128x64_trnp_af_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#af1b33a9d72162fa68662e6dfe9370f0d">matC_128x64_trnp_af_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1b33a9d72162fa68662e6dfe9370f0d" name="af1b33a9d72162fa68662e6dfe9370f0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1b33a9d72162fa68662e6dfe9370f0d">&#9670;&#160;</a></span>matC_128x64_trnp_af_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matC_128x64_trnp_af_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_128x64_trnp_af_t::tile_desc::tile_size_x, matAcc_128x64_trnp_af_t::tile_desc::tile_size_y, matAcc_128x64_trnp_af_t::tile_desc::block_size_x, matAcc_128x64_trnp_af_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05e367e0324fd5fc852f55ad5d74c3f9" name="a05e367e0324fd5fc852f55ad5d74c3f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05e367e0324fd5fc852f55ad5d74c3f9">&#9670;&#160;</a></span>matC_256x64_trnp_a_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matC_256x64_trnp_a_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3dc7a347e200704fa01a6f1de76329a3">matC_256x64_trnp_a_tile_desc_t</a>, (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a33b51838376cabc2e2ce7a7886d3d057">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> : <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3dc7a347e200704fa01a6f1de76329a3">matC_256x64_trnp_a_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf4f19e3de3fbc34836af1edff287c80">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeea99b057a9ef666302f8d958e37695e" name="aeea99b057a9ef666302f8d958e37695e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeea99b057a9ef666302f8d958e37695e">&#9670;&#160;</a></span>matC_256x64_trnp_a_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matC_256x64_trnp_a_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3dc7a347e200704fa01a6f1de76329a3">matC_256x64_trnp_a_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3dc7a347e200704fa01a6f1de76329a3" name="a3dc7a347e200704fa01a6f1de76329a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dc7a347e200704fa01a6f1de76329a3">&#9670;&#160;</a></span>matC_256x64_trnp_a_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matC_256x64_trnp_a_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_256x64_trnp_a_t::tile_desc::tile_size_x, matAcc_256x64_trnp_a_t::tile_desc::tile_size_y, matAcc_256x64_trnp_a_t::tile_desc::block_size_x, matAcc_256x64_trnp_a_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1ce2787c265a811d5a3ee26b7b8f8a7" name="ad1ce2787c265a811d5a3ee26b7b8f8a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1ce2787c265a811d5a3ee26b7b8f8a7">&#9670;&#160;</a></span>matC_256x64_trnp_af_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matC_256x64_trnp_af_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aa9c43340a6ac4097c4b31974e9be138d">matC_256x64_trnp_af_tile_desc_t</a>, (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a33b51838376cabc2e2ce7a7886d3d057">l3_kslicing</a> &gt; 1) ? <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> : <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aa9c43340a6ac4097c4b31974e9be138d">matC_256x64_trnp_af_tile_desc_t</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf4f19e3de3fbc34836af1edff287c80">mem_layout_c</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64fa91eacfa13cb3d4418410946ba72c" name="a64fa91eacfa13cb3d4418410946ba72c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64fa91eacfa13cb3d4418410946ba72c">&#9670;&#160;</a></span>matC_256x64_trnp_af_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matC_256x64_trnp_af_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">dtype_bot</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aa9c43340a6ac4097c4b31974e9be138d">matC_256x64_trnp_af_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9c43340a6ac4097c4b31974e9be138d" name="aa9c43340a6ac4097c4b31974e9be138d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9c43340a6ac4097c4b31974e9be138d">&#9670;&#160;</a></span>matC_256x64_trnp_af_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matC_256x64_trnp_af_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; matAcc_256x64_trnp_af_t::tile_desc::tile_size_x, matAcc_256x64_trnp_af_t::tile_desc::tile_size_y, matAcc_256x64_trnp_af_t::tile_desc::block_size_x, matAcc_256x64_trnp_af_t::tile_desc::block_size_y, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff4ba741115ce8d1bb6fc58c0dbc4d7c" name="aff4ba741115ce8d1bb6fc58c0dbc4d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff4ba741115ce8d1bb6fc58c0dbc4d7c">&#9670;&#160;</a></span>matElem_ld_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matElem_ld_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a53bb51eeb79886a1940643ed97404131">matElem_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a53bb51eeb79886a1940643ed97404131">matElem_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>&gt;, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73cf643d1b487159379de9c9bfb0b206" name="a73cf643d1b487159379de9c9bfb0b206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73cf643d1b487159379de9c9bfb0b206">&#9670;&#160;</a></span>matElem_ld_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matElem_ld_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">gpu::xetla::subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a53bb51eeb79886a1940643ed97404131">matElem_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03e00f128f2b8fb8a2d75b977c208c49" name="a03e00f128f2b8fb8a2d75b977c208c49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03e00f128f2b8fb8a2d75b977c208c49">&#9670;&#160;</a></span>matElem_reg_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matElem_reg_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">gpu::xetla::subgroup::tile_t</a>&lt;float, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">gpu::xetla::subgroup::tile_desc_t</a>&lt;32, 16, 32, 16, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt; &gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec3923df3d4c9f1815ab0ad57aa552a5" name="aec3923df3d4c9f1815ab0ad57aa552a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec3923df3d4c9f1815ab0ad57aa552a5">&#9670;&#160;</a></span>matElem_st_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matElem_st_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a53bb51eeb79886a1940643ed97404131">matElem_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3747e8a660c5af9cae0646c8f5964014" name="a3747e8a660c5af9cae0646c8f5964014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3747e8a660c5af9cae0646c8f5964014">&#9670;&#160;</a></span>matElem_st_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matElem_st_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">gpu::xetla::subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a53bb51eeb79886a1940643ed97404131">matElem_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53bb51eeb79886a1940643ed97404131" name="a53bb51eeb79886a1940643ed97404131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53bb51eeb79886a1940643ed97404131">&#9670;&#160;</a></span>matElem_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::matElem_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">gpu::xetla::subgroup::tile_desc_t</a>&lt;64 / <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a73c9dbb81d6f4c1b2b171a545ee9168a">sfx_type_size</a>, 8 * <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a73c9dbb81d6f4c1b2b171a545ee9168a">sfx_type_size</a>, 64 / <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a73c9dbb81d6f4c1b2b171a545ee9168a">sfx_type_size</a>, 8 * <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a73c9dbb81d6f4c1b2b171a545ee9168a">sfx_type_size</a>, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b43aaede50b5b4c5cd3008ad439db99" name="a5b43aaede50b5b4c5cd3008ad439db99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b43aaede50b5b4c5cd3008ad439db99">&#9670;&#160;</a></span>mem_desc_a_out</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::mem_desc_a_out =  <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae8b5c0bbd10b4026ccff86e719062536">brgemm_mem_layout_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac426a262fced8328b3804a7e2aab661a">brgemm_mem_space_a</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1125db41dae05858f7b4cf66ce8fda09" name="a1125db41dae05858f7b4cf66ce8fda09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1125db41dae05858f7b4cf66ce8fda09">&#9670;&#160;</a></span>mem_desc_a_out_b_trnp_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::mem_desc_a_out_b_trnp_a =  <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8eb626b430fa3ed5ab3760d5f9674dc6">brgemm_mem_layout_trnp_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3fafc29a298a267e811911ebbd3ffea0">brgemm_mem_space_trnp_a</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0963be968dde2758b767df4944817e5d" name="a0963be968dde2758b767df4944817e5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0963be968dde2758b767df4944817e5d">&#9670;&#160;</a></span>mem_desc_a_QKT</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::mem_desc_a_QKT =  <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac0d7bc4f10f99153d519179f502cdd20">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae8b5c0bbd10b4026ccff86e719062536">brgemm_mem_layout_a</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac426a262fced8328b3804a7e2aab661a">brgemm_mem_space_a</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1a7271fc7600490c3612709f1ee1ab1" name="ac1a7271fc7600490c3612709f1ee1ab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1a7271fc7600490c3612709f1ee1ab1">&#9670;&#160;</a></span>mem_desc_b_out</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::mem_desc_b_out =  <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac0d7bc4f10f99153d519179f502cdd20">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a78de676f2c7d46e9dcd658859d450eea">brgemm_mem_layout_out_b</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aac6b15f3c6c67825bc84b5d23e7b131e">brgemm_mem_space_b</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab53788244dff3240ebf4500b8fcd912b" name="ab53788244dff3240ebf4500b8fcd912b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab53788244dff3240ebf4500b8fcd912b">&#9670;&#160;</a></span>mem_desc_b_out_b_trnp_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::mem_desc_b_out_b_trnp_a =  <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac0d7bc4f10f99153d519179f502cdd20">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a78de676f2c7d46e9dcd658859d450eea">brgemm_mem_layout_out_b</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aac6b15f3c6c67825bc84b5d23e7b131e">brgemm_mem_space_b</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9982d7347f465dac286be074ef415896" name="a9982d7347f465dac286be074ef415896"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9982d7347f465dac286be074ef415896">&#9670;&#160;</a></span>mem_desc_b_QKT</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::mem_desc_b_QKT =  <a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac0d7bc4f10f99153d519179f502cdd20">dtype_bin</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a99c8d86953d01749ea56d5ef7dbc9bcd">brgemm_mem_layout_QKT_b</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aac6b15f3c6c67825bc84b5d23e7b131e">brgemm_mem_space_b</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abef824c036ee7cf21ddde5d668a3ef2c" name="abef824c036ee7cf21ddde5d668a3ef2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abef824c036ee7cf21ddde5d668a3ef2c">&#9670;&#160;</a></span>pre_processing_128x128</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::pre_processing_128x128 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aff6f118a8d5e4e9c299f195248934ed1">tile_attr_128x128</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97e067c64ea5734e8c8702c9b65b22b7" name="a97e067c64ea5734e8c8702c9b65b22b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97e067c64ea5734e8c8702c9b65b22b7">&#9670;&#160;</a></span>pre_processing_128x256</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::pre_processing_128x256 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8849f9c3872121bd81d0450f0d42fdd3">tile_attr_128x256</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6756d37b558004ff3952904e6c7b455" name="ac6756d37b558004ff3952904e6c7b455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6756d37b558004ff3952904e6c7b455">&#9670;&#160;</a></span>pre_processing_128x64</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::pre_processing_128x64 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#af8ee049c32f5eba1182435832251c3a6">tile_attr_128x64</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0aeb9636e17cbe0fe733b4b098c69232" name="a0aeb9636e17cbe0fe733b4b098c69232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aeb9636e17cbe0fe733b4b098c69232">&#9670;&#160;</a></span>pre_processing_128x64_af</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::pre_processing_128x64_af =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t.html">group::pre_processing_matA_neg_filter_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#af8ee049c32f5eba1182435832251c3a6">tile_attr_128x64</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a753274d22be0cdedbcb1b7dd0ac0f5c7" name="a753274d22be0cdedbcb1b7dd0ac0f5c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a753274d22be0cdedbcb1b7dd0ac0f5c7">&#9670;&#160;</a></span>pre_processing_256x64</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::pre_processing_256x64 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8d01bf07960728439df749bc436717dd">tile_attr_256x64</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35d4d3cba0f62d5a5cb70a32decf0906" name="a35d4d3cba0f62d5a5cb70a32decf0906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35d4d3cba0f62d5a5cb70a32decf0906">&#9670;&#160;</a></span>pre_processing_256x64_af</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::pre_processing_256x64_af =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t.html">group::pre_processing_matA_neg_filter_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8d01bf07960728439df749bc436717dd">tile_attr_256x64</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff6f118a8d5e4e9c299f195248934ed1" name="aff6f118a8d5e4e9c299f195248934ed1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff6f118a8d5e4e9c299f195248934ed1">&#9670;&#160;</a></span>tile_attr_128x128</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::tile_attr_128x128 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt;128, 128, 32, 16&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8849f9c3872121bd81d0450f0d42fdd3" name="a8849f9c3872121bd81d0450f0d42fdd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8849f9c3872121bd81d0450f0d42fdd3">&#9670;&#160;</a></span>tile_attr_128x256</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::tile_attr_128x256 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt;256, 128, 32, 32&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8ee049c32f5eba1182435832251c3a6" name="af8ee049c32f5eba1182435832251c3a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8ee049c32f5eba1182435832251c3a6">&#9670;&#160;</a></span>tile_attr_128x64</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::tile_attr_128x64 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt;64, 128, 16, 16&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d01bf07960728439df749bc436717dd" name="a8d01bf07960728439df749bc436717dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d01bf07960728439df749bc436717dd">&#9670;&#160;</a></span>tile_attr_256x64</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::tile_attr_256x64 =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t</a>&lt;64, 256, 16, 32&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade7b806aed302b48b656681a06bcbb6f" name="ade7b806aed302b48b656681a06bcbb6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade7b806aed302b48b656681a06bcbb6f">&#9670;&#160;</a></span>work_group_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::work_group_t =  <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ade7b806aed302b48b656681a06bcbb6f">work_group_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a0b7581a762d45dc96c41d31dcf0a035d">ThreadNum</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="ad589fa989afeebe5af80dd8660fb5dd0" name="ad589fa989afeebe5af80dd8660fb5dd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad589fa989afeebe5af80dd8660fb5dd0">&#9670;&#160;</a></span>call()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::call </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classgpu_1_1xetla_1_1xetla__exec__item.html">xetla_exec_item</a>&lt; 3 &gt; &amp;&#160;</td>
          <td class="paramname"><em>ei</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html">arguments_t</a> *&#160;</td>
          <td class="paramname"><em>args</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Main execution function for fused mha softmax. </p>
<p >The basic process is BRGEMM -&gt; Softmax -&gt; BRGEMM.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ei</td><td></td></tr>
    <tr><td class="paramname">args</td><td>Includes base descriptors and tid info. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ae8b5c0bbd10b4026ccff86e719062536" name="ae8b5c0bbd10b4026ccff86e719062536"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8b5c0bbd10b4026ccff86e719062536">&#9670;&#160;</a></span>brgemm_mem_layout_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::brgemm_mem_layout_a = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3b245c2b05d954d2f3b15e4da19c4139">mem_layout_a</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a78de676f2c7d46e9dcd658859d450eea" name="a78de676f2c7d46e9dcd658859d450eea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78de676f2c7d46e9dcd658859d450eea">&#9670;&#160;</a></span>brgemm_mem_layout_out_b</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::brgemm_mem_layout_out_b = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#afef5f928e8cde18855fa492e3869ca2f">mem_layout_out_b</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a99c8d86953d01749ea56d5ef7dbc9bcd" name="a99c8d86953d01749ea56d5ef7dbc9bcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99c8d86953d01749ea56d5ef7dbc9bcd">&#9670;&#160;</a></span>brgemm_mem_layout_QKT_b</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::brgemm_mem_layout_QKT_b = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3586feccd0fe27bec556573ddda3f4c5">mem_layout_QKT_b</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8eb626b430fa3ed5ab3760d5f9674dc6" name="a8eb626b430fa3ed5ab3760d5f9674dc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eb626b430fa3ed5ab3760d5f9674dc6">&#9670;&#160;</a></span>brgemm_mem_layout_trnp_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::brgemm_mem_layout_trnp_a = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3c01ce68e2e51654053257bfcf4afe03">mem_layout_trnp_a</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac426a262fced8328b3804a7e2aab661a" name="ac426a262fced8328b3804a7e2aab661a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac426a262fced8328b3804a7e2aab661a">&#9670;&#160;</a></span>brgemm_mem_space_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::brgemm_mem_space_a = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab4daa9fda48898ba5baad04aaab7b7ab">mem_space_a</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aac6b15f3c6c67825bc84b5d23e7b131e" name="aac6b15f3c6c67825bc84b5d23e7b131e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac6b15f3c6c67825bc84b5d23e7b131e">&#9670;&#160;</a></span>brgemm_mem_space_b</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::brgemm_mem_space_b = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac9dabcbe88803878e2bb733f4fe179be">mem_space_b</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fafc29a298a267e811911ebbd3ffea0" name="a3fafc29a298a267e811911ebbd3ffea0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fafc29a298a267e811911ebbd3ffea0">&#9670;&#160;</a></span>brgemm_mem_space_trnp_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::brgemm_mem_space_trnp_a = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab4daa9fda48898ba5baad04aaab7b7ab">mem_space_a</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8220ab650cb14104f09fd36ea71f47d1" name="a8220ab650cb14104f09fd36ea71f47d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8220ab650cb14104f09fd36ea71f47d1">&#9670;&#160;</a></span>k_stride</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::k_stride = 32 / sizeof(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac0d7bc4f10f99153d519179f502cdd20">dtype_bin</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a33b51838376cabc2e2ce7a7886d3d057" name="a33b51838376cabc2e2ce7a7886d3d057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33b51838376cabc2e2ce7a7886d3d057">&#9670;&#160;</a></span>l3_kslicing</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::l3_kslicing = 1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b245c2b05d954d2f3b15e4da19c4139" name="a3b245c2b05d954d2f3b15e4da19c4139"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b245c2b05d954d2f3b15e4da19c4139">&#9670;&#160;</a></span>mem_layout_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::mem_layout_a = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="adf4f19e3de3fbc34836af1edff287c80" name="adf4f19e3de3fbc34836af1edff287c80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf4f19e3de3fbc34836af1edff287c80">&#9670;&#160;</a></span>mem_layout_c</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::mem_layout_c = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="afef5f928e8cde18855fa492e3869ca2f" name="afef5f928e8cde18855fa492e3869ca2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afef5f928e8cde18855fa492e3869ca2f">&#9670;&#160;</a></span>mem_layout_out_b</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::mem_layout_out_b = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3586feccd0fe27bec556573ddda3f4c5" name="a3586feccd0fe27bec556573ddda3f4c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3586feccd0fe27bec556573ddda3f4c5">&#9670;&#160;</a></span>mem_layout_QKT_b</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::mem_layout_QKT_b = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c01ce68e2e51654053257bfcf4afe03" name="a3c01ce68e2e51654053257bfcf4afe03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c01ce68e2e51654053257bfcf4afe03">&#9670;&#160;</a></span>mem_layout_trnp_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::mem_layout_trnp_a = <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4daa9fda48898ba5baad04aaab7b7ab" name="ab4daa9fda48898ba5baad04aaab7b7ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4daa9fda48898ba5baad04aaab7b7ab">&#9670;&#160;</a></span>mem_space_a</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::mem_space_a = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9dabcbe88803878e2bb733f4fe179be" name="ac9dabcbe88803878e2bb733f4fe179be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9dabcbe88803878e2bb733f4fe179be">&#9670;&#160;</a></span>mem_space_b</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::mem_space_b = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a90c41ee57ac6517289a86f3c411cfde2" name="a90c41ee57ac6517289a86f3c411cfde2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90c41ee57ac6517289a86f3c411cfde2">&#9670;&#160;</a></span>mem_space_c</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::mem_space_c = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f6da51adabfd723264a62faa795d66a" name="a4f6da51adabfd723264a62faa795d66a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f6da51adabfd723264a62faa795d66a">&#9670;&#160;</a></span>periodic_sync_interval</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::periodic_sync_interval = 0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6d6c604f04e11c7f3176abaf8ce074c" name="ab6d6c604f04e11c7f3176abaf8ce074c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6d6c604f04e11c7f3176abaf8ce074c">&#9670;&#160;</a></span>prefetch_distance</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::prefetch_distance = 3</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a73c9dbb81d6f4c1b2b171a545ee9168a" name="a73c9dbb81d6f4c1b2b171a545ee9168a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73c9dbb81d6f4c1b2b171a545ee9168a">&#9670;&#160;</a></span>sfx_type_size</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint16_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::sfx_type_size = sizeof(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b7581a762d45dc96c41d31dcf0a035d" name="a0b7581a762d45dc96c41d31dcf0a035d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b7581a762d45dc96c41d31dcf0a035d">&#9670;&#160;</a></span>ThreadNum</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_bwd_bin_ , typename dtype_bwd_bot_ , typename dtype_bwd_sfx_ , typename dtype_bwd_acc_ , int HWThreadNum, bool Dopt_RandGenflag = true, bool Mkin_flag = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr int <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a>&lt; dtype_bwd_bin_, dtype_bwd_bot_, dtype_bwd_sfx_, dtype_bwd_acc_, HWThreadNum, Dopt_RandGenflag, Mkin_flag &gt;::ThreadNum = HWThreadNum</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacegpu.html">gpu</a></li><li class="navelem"><a class="el" href="namespacegpu_1_1xetla.html">xetla</a></li><li class="navelem"><a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">kernel</a></li><li class="navelem"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">xetla_mha_core_attn_bwd_t</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5 </li>
  </ul>
</div>
</body>
</html>
