<!DOCTYPE html>
<html lang="zh-CN">
    <head>
        <meta charset="utf-8">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="robots" content="noodp" />
        <title>Computer Organization and Architecture Reduced Instruction Set Computers - Jungle&#39;s Blog</title><meta name="description" content="Welcome to Jungle&#39;s blog."><meta property="og:title" content="Computer Organization and Architecture Reduced Instruction Set Computers" />
<meta property="og:description" content="Computer Organization and Architecture Reduced Instruction Set Computers Outline Register and instruction architecture Reduced Instruction Set Architecture The Use of a Large Register File Compiler-Based Register Optimization RISC Pipelining RISC Versus CISC Controversy Register and instruction architecture Major advanced in computers The family concept IBM System/360 1964ï¼ŒDEC PDP-8 Separates architecture from implementation Microprogrammed control unit Idea by Wilkes 1951,Produced by IBM S/360 1964" />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-reduced-instruction-set-computers/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2023-01-29T16:34:59+08:00" />
<meta property="article:modified_time" content="2023-01-29T16:34:59+08:00" />

<meta name="twitter:card" content="summary"/>
<meta name="twitter:title" content="Computer Organization and Architecture Reduced Instruction Set Computers"/>
<meta name="twitter:description" content="Computer Organization and Architecture Reduced Instruction Set Computers Outline Register and instruction architecture Reduced Instruction Set Architecture The Use of a Large Register File Compiler-Based Register Optimization RISC Pipelining RISC Versus CISC Controversy Register and instruction architecture Major advanced in computers The family concept IBM System/360 1964ï¼ŒDEC PDP-8 Separates architecture from implementation Microprogrammed control unit Idea by Wilkes 1951,Produced by IBM S/360 1964"/>
<meta name="application-name" content="Jungle&#39;s blog">
<meta name="apple-mobile-web-app-title" content="Jungle&#39;s blog"><meta name="theme-color" content="#ffffff"><meta name="msapplication-TileColor" content="#da532c"><link rel="shortcut icon" type="image/x-icon" href="/favicon.ico" />
        <link rel="icon" type="image/png" sizes="32x32" href="/favicon-32x32.png">
        <link rel="icon" type="image/png" sizes="16x16" href="/favicon-16x16.png"><link rel="apple-touch-icon" sizes="180x180" href="/apple-touch-icon.png"><link rel="mask-icon" href="/safari-pinned-tab.svg" color="#5bbad5"><link rel="manifest" href="/site.webmanifest"><link rel="canonical" href="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-reduced-instruction-set-computers/" /><link rel="prev" href="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-processor-structure-and-function/" /><link rel="next" href="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-instruction-level-parallelism-and-superscalar-processors/" /><link rel="stylesheet" href="/css/page.min.css"><link rel="stylesheet" href="/css/home.min.css"><script type="application/ld+json">
    {
        "@context": "http://schema.org",
        "@type": "BlogPosting",
        "headline": "Computer Organization and Architecture Reduced Instruction Set Computers",
        "inLanguage": "zh-CN",
        "mainEntityOfPage": {
            "@type": "WebPage",
            "@id": "https:\/\/Jungle430.github.io\/posts\/computer-organization-and-architecture\/computer-organization-and-architecture-reduced-instruction-set-computers\/"
        },"genre": "posts","keywords": "Computer Organization and Architecture","wordcount":  3924 ,
        "url": "https:\/\/Jungle430.github.io\/posts\/computer-organization-and-architecture\/computer-organization-and-architecture-reduced-instruction-set-computers\/","datePublished": "2023-01-29T16:34:59+08:00","dateModified": "2023-01-29T16:34:59+08:00","publisher": {
            "@type": "Organization",
            "name": "Jungle"},"author": {
                "@type": "Person",
                "name": "Jungle"
            },"description": ""
    }
    </script></head><body data-header-desktop="fixed" data-header-mobile="auto"><script>(window.localStorage && localStorage.getItem('theme') ? localStorage.getItem('theme') === 'dark' : ('' === 'auto' ? window.matchMedia('(prefers-color-scheme: dark)').matches : '' === 'dark')) && document.body.setAttribute('theme', 'dark');</script>

        <div id="mask"></div><div class="wrapper"><header class="desktop" id="header-desktop">
    <div class="header-wrapper">
        <div class="header-title">
            <a href="/" title="Jungle&#39;s Blog">Jungle&#39;s Blog</a>
        </div>
        <div class="menu">
            <div class="menu-inner"><a class="menu-item" href="/posts/">ğŸ“š æ–‡ç«  </a><a class="menu-item" href="/tags/">ğŸ·ï¸ æ ‡ç­¾ </a><a class="menu-item" href="/categories/">ğŸ—ƒï¸ åˆ†ç±» </a><a class="menu-item" href="/about/">ğŸ‘´ å…³äº </a><a class="menu-item" href="https://github.com/Jungle430" title="GitHub" rel="noopener noreffer" target="_blank"><i class='fab fa-github fa-fw'></i>  </a><span class="menu-item delimiter"></span><a href="javascript:void(0);" class="menu-item theme-switch" title="åˆ‡æ¢ä¸»é¢˜">
                    <i class="fas fa-adjust fa-fw"></i>
                </a>
            </div>
        </div>
    </div>
</header><header class="mobile" id="header-mobile">
    <div class="header-container">
        <div class="header-wrapper">
            <div class="header-title">
                <a href="/" title="Jungle&#39;s Blog">Jungle&#39;s Blog</a>
            </div>
            <div class="menu-toggle" id="menu-toggle-mobile">
                <span></span><span></span><span></span>
            </div>
        </div>
        <div class="menu" id="menu-mobile"><a class="menu-item" href="/posts/" title="">ğŸ“šæ–‡ç« </a><a class="menu-item" href="/tags/" title="">ğŸ·ï¸æ ‡ç­¾</a><a class="menu-item" href="/categories/" title="">ğŸ—ƒï¸åˆ†ç±»</a><a class="menu-item" href="/about/" title="">ğŸ‘´å…³äº</a><a class="menu-item" href="https://github.com/Jungle430" title="GitHub" rel="noopener noreffer" target="_blank"><i class='fab fa-github fa-fw'></i></a><div class="menu-item"><a href="javascript:void(0);" class="theme-switch" title="åˆ‡æ¢ä¸»é¢˜">
                    <i class="fas fa-adjust fa-fw"></i>
                </a>
            </div></div>
    </div>
</header><main class="main">
                <div class="container"><div class="toc" id="toc-auto">
            <h2 class="toc-title">ç›®å½•</h2>
            <div class="toc-content" id="toc-content-auto"></div>
        </div><article class="page single" data-toc="enable"><div class="single-card" ><h2 class="single-title animated flipInX">Computer Organization and Architecture Reduced Instruction Set Computers</h2><div class="post-meta">
                <div class="post-meta-line"><span class="post-author"><a href="https://github.com/Jungle430" title="Author" target="_blank" rel="noopener noreffer author" class="author"><i class="fas fa-user-circle fa-fw"></i>Jungle</a></span>&nbsp;<span class="post-category">å‡ºç‰ˆäº  <a href="/categories/computer-organization-and-architecture/"><i class="far fa-folder fa-fw"></i>Computer Organization and Architecture</a></span></div>
                <div class="post-meta-line"><span><i class="far fa-calendar-alt fa-fw"></i>&nbsp;<time datetime="2023-01-29">2023-01-29</time></span>&nbsp;<span><i class="fas fa-pencil-alt fa-fw"></i>&nbsp;çº¦ 3924 å­—</span>&nbsp;
                    <span><i class="far fa-clock fa-fw"></i>&nbsp;é¢„è®¡é˜…è¯» 8 åˆ†é’Ÿ</span>&nbsp;</div>
            </div>
            
            <hr><div class="details toc" id="toc-static"  data-kept="">
                    <div class="details-summary toc-title">
                        <span>ç›®å½•</span>
                        <span><i class="details-icon fas fa-angle-right"></i></span>
                    </div>
                    <div class="details-content toc-content" id="toc-content-static"><nav id="TableOfContents">
  <ul>
    <li><a href="#reduced-instruction-set-computers">Reduced Instruction Set Computers</a>
      <ul>
        <li><a href="#outline">Outline</a></li>
        <li><a href="#register-and-instruction-architecture">Register and instruction architecture</a>
          <ul>
            <li><a href="#register-and-isas">Register and ISAs</a></li>
            <li><a href="#comparison-of-processors">Comparison of processors</a></li>
          </ul>
        </li>
        <li><a href="#reduced-instruction-set-architecture">Reduced Instruction Set Architecture</a>
          <ul>
            <li><a href="#cisc">CISC</a>
              <ul>
                <li><a href="#characteristics-of-cisc">Characteristics of CISC</a></li>
                <li><a href="#ideal-effect-of-cisc">Ideal effect of CISC</a></li>
                <li><a href="#instruction-execution-characteristics">Instruction execution characteristics</a>
                  <ul>
                    <li><a href="#operations">Operations</a></li>
                  </ul>
                </li>
                <li><a href="#procedure-calls">Procedure calls</a></li>
                <li><a href="#summary">Summary</a></li>
                <li><a href="#conclusion">Conclusion</a></li>
              </ul>
            </li>
            <li><a href="#risc">RISC</a>
              <ul>
                <li><a href="#typical-features-of-risc">Typical features of RISC</a></li>
                <li><a href="#influence-of-risc-concept">Influence of RISC concept</a></li>
                <li><a href="#summary-1">Summary</a></li>
              </ul>
            </li>
          </ul>
        </li>
        <li><a href="#the-use-of-a-large-register-file">The Use of a Large Register File</a>
          <ul>
            <li><a href="#how-and-problem">How and problem?</a></li>
            <li><a href="#register-windows">Register windows</a></li>
            <li><a href="#global-variables">Global variables</a></li>
            <li><a href="#registers-v-cache">Registers v cache</a></li>
          </ul>
        </li>
        <li><a href="#compiler-based-register-optimization">Compiler-Based Register Optimization</a>
          <ul>
            <li><a href="#graph-coloring">Graph coloring</a></li>
            <li><a href="#large-register-vs-compiler">Large Register vs Compiler</a></li>
          </ul>
        </li>
        <li><a href="#risc-pipelining">RISC Pipelining</a>
          <ul>
            <li><a href="#optimization-of-pipelining">Optimization of Pipelining</a></li>
            <li><a href="#delayed-branch">delayed branch</a></li>
            <li><a href="#advantage">Advantage</a></li>
            <li><a href="#disadvantage">Disadvantage</a></li>
            <li><a href="#another-method-loop-unrolling">Another method-Loop Unrolling</a></li>
          </ul>
        </li>
        <li><a href="#risc-versus-cisc-controversy">RISC Versus CISC Controversy</a></li>
      </ul>
    </li>
  </ul>
</nav></div>
                </div><div class="content" id="content"><h1 id="computer-organization-and-architecture">Computer Organization and Architecture</h1>
<h2 id="reduced-instruction-set-computers">Reduced Instruction Set Computers</h2>
<h3 id="outline">Outline</h3>
<ul>
<li>
<p>Register and instruction architecture</p>
</li>
<li>
<p>Reduced Instruction Set Architecture</p>
</li>
<li>
<p>The Use of a Large Register File</p>
</li>
<li>
<p>Compiler-Based Register Optimization</p>
</li>
<li>
<p><code>RISC</code> Pipelining</p>
</li>
<li>
<p><code>RISC</code> Versus <code>CISC</code> Controversy</p>
</li>
</ul>
<h3 id="register-and-instruction-architecture">Register and instruction architecture</h3>
<p><strong>Major advanced in computers</strong></p>
<ul>
<li>
<p><strong>The family concept</strong></p>
<ul>
<li>
<p>IBM System/360 1964ï¼ŒDEC PDP-8</p>
</li>
<li>
<p><strong>Separates architecture from implementation</strong></p>
</li>
</ul>
</li>
<li>
<p><strong>Microprogrammed control unit</strong></p>
<ul>
<li>
<p>Idea by Wilkes 1951,Produced by IBM S/360 1964</p>
</li>
<li>
<p><strong>Easier controller design and implementation</strong></p>
</li>
</ul>
</li>
<li>
<p><strong>Cache</strong></p>
<ul>
<li>
<p>IBM S/360 model 85 1969</p>
</li>
<li>
<p><strong>Greatly improves the performance of computer</strong></p>
</li>
</ul>
</li>
<li>
<p><strong>Microprocessors</strong></p>
<ul>
<li>
<p>Intel 4004 1971</p>
</li>
<li>
<p><strong>Reduced the size of the computer</strong></p>
</li>
</ul>
</li>
<li>
<p><strong>Pipelining</strong></p>
<ul>
<li>
<p><strong>Introducing parallelism into instruction execution</strong></p>
</li>
<li>
<p><strong>Greatly improves instruction throughput</strong></p>
</li>
</ul>
</li>
<li>
<p><strong>Multiple processors</strong></p>
<ul>
<li>
<p><strong>Multiple processors combine to form a new architecture</strong></p>
</li>
<li>
<p><strong>Further improve the processing capacity of the computer</strong></p>
</li>
</ul>
</li>
<li>
<p><strong>RISC</strong></p>
<ul>
<li>
<p>Major challenges to traditional CPU</p>
</li>
<li>
<p>It has been widely used</p>
</li>
<li>
<p>Learn from RISC and be widely used in different fields</p>
</li>
</ul>
</li>
<li>
<p>Solid State RAM</p>
<ul>
<li>Access speed is much faster than mechanical hard disk</li>
<li>Greatly improves the computerâ€™s I/O performance</li>
</ul>
</li>
</ul>
<h4 id="register-and-isas">Register and ISAs</h4>
<ul>
<li>
<p>Accumulators</p>
<ul>
<li>
<p>Early stored-program computers had <strong>one</strong> register</p>
</li>
<li>
<p>Very inconvenient to use</p>
</li>
<li>
<p>Requires a memory-based operand-addressing mode in instruction</p>
</li>
</ul>
</li>
</ul>
<p>Example</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-fallback" data-lang="fallback"><span class="line"><span class="cl">ADD 200
</span></span></code></pre></td></tr></table>
</div>
</div><ul>
<li>
<p><strong>Add the accumulator to the word in memory at address 200</strong></p>
</li>
<li>
<p>Place the sum back in the accumulator</p>
</li>
</ul>
<hr>
<ul>
<li>
<p>Next step, more registersâ€¦</p>
<ul>
<li>
<p>Dedicated registers</p>
<ul>
<li>
<p>separate accumulators for multiply or divide instructions</p>
</li>
<li>
<p>op-of-stack pointer</p>
</li>
</ul>
</li>
<li>
<p>Extended Accumulator</p>
<ul>
<li>Increase bits of register</li>
<li>Increase the number of registers</li>
</ul>
</li>
</ul>
</li>
<li>
<p>More flexible</p>
</li>
</ul>
<hr>
<ul>
<li>
<p>Next step, more registersâ€¦</p>
<ul>
<li>General-purpose registers
<ul>
<li>Registers can be used for any purpose E.g. MIPS, ARM, x86</li>
</ul>
</li>
</ul>
</li>
<li>
<p>Instruction architecture</p>
<ul>
<li>
<p><em>Register-memory</em> architectures</p>
<ul>
<li><strong>One operand may be in memory</strong> (i.e. 80386 processors)</li>
</ul>
</li>
<li>
<p><em>Register-register</em> architectures (load-store)</p>
<ul>
<li><strong>All operands must be in registers</strong> E.g. MIPS, ARM</li>
</ul>
</li>
</ul>
</li>
</ul>
<h4 id="comparison-of-processors">Comparison of processors</h4>
<ul>
<li>
<p>æŒ‡ä»¤æ•°é‡ã€é•¿åº¦ã€å¯»å€æ–¹å¼ç­‰æ–¹é¢ï¼ŒCISCæ˜æ˜¾é«˜äºRISC</p>
</li>
<li>
<p>RISCå’Œè¶…æ ‡é‡çš„é€šç”¨å¯„å­˜å™¨æ•°é‡æ¯”CISCè¦å¤š</p>
</li>
<li>
<p>RISCå’Œè¶…æ ‡é‡ä¸€èˆ¬é‡‡ç”¨ç¡¬å¸ƒçº¿æ§åˆ¶ï¼Œæ‰€ä»¥æ²¡æœ‰é…ç½®æ§åˆ¶å­˜å‚¨å™¨</p>
</li>
</ul>
<h3 id="reduced-instruction-set-architecture">Reduced Instruction Set Architecture</h3>
<h4 id="cisc">CISC</h4>
<ul>
<li>
<p><strong>CISC&ndash;Complex Instruction Set Computer</strong></p>
</li>
<li>
<p>With the development of computer technology, an instruction set design concept is proposed</p>
</li>
</ul>
<hr>
<ul>
<li>
<p>The gap between high-level programming languages and instruction sets is growing</p>
<ul>
<li>
<p><strong>Need more complex compilers to translate high-level languages</strong></p>
</li>
<li>
<p><strong>A high-level language statement requires multiple instructions to completeï¼Œlow execution efficiency</strong></p>
</li>
</ul>
</li>
<li>
<p>CISC proposed by instruction set designer</p>
<ul>
<li>
<p><strong>Provides more types of instructions, and even uses a single instruction to implement complex high-level language statements</strong></p>
</li>
<li>
<p><strong>Provide more addressing modes to meet the needs of high-level languages for various addressing</strong></p>
</li>
</ul>
</li>
</ul>
<h5 id="characteristics-of-cisc">Characteristics of CISC</h5>
<ul>
<li>
<p>There are many kinds of instruction opcodes</p>
<ul>
<li>The opcode of X86 is 1-2 bytes</li>
</ul>
</li>
<li>
<p>Variable instruction length</p>
<ul>
<li>The instruction length of X86 is 1-16 bytes</li>
</ul>
</li>
<li>
<p>Various addressing modes</p>
<ul>
<li><strong>X86 has 9 addressing modes</strong>, such as base address proportional index band offset</li>
</ul>
</li>
</ul>
<h5 id="ideal-effect-of-cisc">Ideal effect of CISC</h5>
<ul>
<li>
<p><strong>Compilers are easy to write</strong></p>
<ul>
<li>
<p>The instruction set provides many types of instructions</p>
</li>
<li>
<p>The compiler can use the most appropriate instructions to translate statements in high-level languages. Less instructions after compilation and less space</p>
</li>
<li>
<p>The instruction set provides rich addressing modes</p>
</li>
<li>
<p>Meet the requirements of high-level language for flexible addressing mode</p>
</li>
</ul>
</li>
<li>
<p>Improve the execution efficiency of high-level language statements</p>
<ul>
<li>
<p>It used to require multiple instructions to complete statements in a high-level language, but now it can be completed with one instruction, and some high-level language statements can be implemented at the hardware level</p>
</li>
<li>
<p>Instruction level addressing mode to help implement complex instructions</p>
</li>
</ul>
</li>
</ul>
<h5 id="instruction-execution-characteristics">Instruction execution characteristics</h5>
<ul>
<li>
<p>Operations performed</p>
<ul>
<li>Functions that can be completed by CPU and interaction with memory</li>
</ul>
</li>
<li>
<p>Operands used</p>
<ul>
<li>Type and frequency of operandsï¼Œwhich determine the organization and addressing mode of the storage system</li>
</ul>
</li>
<li>
<p>Execution sequencing</p>
<ul>
<li>Control function and pipeline organization</li>
</ul>
</li>
</ul>
<h6 id="operations">Operations</h6>
<ul>
<li>
<p>It is best to optimize the most used and time-consuming statements</p>
</li>
<li>
<p>Assignments</p>
<ul>
<li>Movement of data</li>
</ul>
</li>
<li>
<p>Condition(Loop and IF)</p>
<ul>
<li>Sequence control</li>
</ul>
</li>
<li>
<p>Procedure call-return</p>
<ul>
<li>Very time consuming</li>
</ul>
</li>
<li>
<p><strong>è¿‡ç¨‹è°ƒç”¨å’Œè¿”å›æ˜¯å…¸å‹çš„é«˜çº§è¯­è¨€ç¨‹åºä¸­æœ€è€—æ—¶çš„æ“ä½œ</strong></p>
</li>
<li>
<p><strong>å¾ªç¯è¯­å¥ã€æ¡ä»¶è¯­å¥å’Œå¹…å€¼è¯­å¥ä¹Ÿå å¾ˆå¤§çš„æ¯”é‡</strong></p>
</li>
</ul>
<hr>
<ul>
<li>Operands
<ul>
<li>
<p>ä¸»è¦æ˜¯å±€éƒ¨æ ‡é‡å˜é‡</p>
</li>
<li>
<p>ä¼˜åŒ–æ–¹å‘åº”é›†ä¸­äºæœ¬åœ°å˜é‡çš„å­˜å‚¨å’Œè®¿é—®</p>
</li>
</ul>
</li>
</ul>
<h5 id="procedure-calls">Procedure calls</h5>
<ul>
<li>
<p><strong>Very time consuming</strong></p>
<ul>
<li>
<p>Depends on number of parameters passed</p>
</li>
<li>
<p>Depends on level of nesting</p>
</li>
</ul>
</li>
<li>
<p>Characteristics</p>
<ul>
<li>
<p>Number of parameter is mostly less than 6</p>
</li>
<li>
<p>Most variables are local</p>
</li>
<li>
<p>Most programs do not do a lot of calls followed by lots of returns</p>
</li>
</ul>
</li>
<li>
<p>It further explains that operand access is highly localized</p>
</li>
</ul>
<h5 id="summary">Summary</h5>
<ul>
<li>
<p>Assignment statement</p>
<ul>
<li>
<p>high proportion, valuable to improve efficiency</p>
</li>
<li>
<p>Need to access cache or storage</p>
</li>
<li>
<p>Use register access to reduce memory access and improve efficiency</p>
</li>
</ul>
</li>
<li>
<p>Condition and procedure calls</p>
<ul>
<li>
<p>time consuming, high proportion, valuable to improve efficiency</p>
</li>
<li>
<p>Influence the execution of the pipeline</p>
</li>
<li>
<p>Design a better pipeline to reduce the impact of transfer statements on the water line</p>
</li>
</ul>
</li>
</ul>
<p><strong>å•çº¯ä¾é æä¾›æ¥è¿‘äºé«˜çº§è¯­è¨€çš„æŒ‡ä»¤å¹¶ä¸ä¸€å®šèƒ½æé«˜å…¸å‹è¯­å¥çš„æ‰§è¡Œæ•ˆç‡</strong></p>
<hr>
<ul>
<li>
<p><strong>Ideal 1 of CISC: Compilers are easy to write</strong></p>
</li>
<li>
<p>Implementation method: complex instruction</p>
</li>
<li>
<p>Compiler simplification?</p>
<ul>
<li>
<p>Because of strict requirements of instruction designï¼Œcompiler needs high-level language strictly meet the instruction</p>
</li>
<li>
<p>The compiler needs to optimize machine instructions to reduce the length of generated machine code and meet the requirements of pipeline operation. This is also difficult to achieve for complex instructions Optimization more difficult</p>
</li>
</ul>
</li>
<li>
<p><strong>Ideal 2 of CISC: smaller programs</strong></p>
</li>
<li>
<p>Implementation method: mores instruction</p>
</li>
<li>
<p>Smaller programs?</p>
<ul>
<li>
<p>Program looks using less memory</p>
</li>
<li>
<p>Memory is now cheap</p>
</li>
<li>
<p>May not occupy less bits, just look shorter in symbolic form</p>
</li>
<li>
<p>More instructions require longer op-codes</p>
</li>
<li>
<p>CISC has no fewer machine instructions than RISC</p>
</li>
</ul>
</li>
<li>
<p><strong>Ideal 3 of CISC: high efficiency</strong></p>
</li>
<li>
<p>Implementation method: more instructions and more addressing mode</p>
</li>
<li>
<p>Faster programs?</p>
<ul>
<li>
<p>Compiler bias towards use of simpler instructions</p>
</li>
<li>
<p>CISC need more complex control unit</p>
</li>
<li>
<p>Microprogram control store larger</p>
</li>
<li>
<p>Simple instructions take longer to execute</p>
</li>
</ul>
</li>
</ul>
<h5 id="conclusion">Conclusion</h5>
<ul>
<li>
<p>The goal CISC hopes to achieve is actually contradictory to the way CISC realizes it</p>
</li>
<li>
<p>Target: improve operational efficiency by optimizing the most frequently used and time-consuming functions</p>
</li>
<li>
<p>Following methods may be better choices</p>
<ul>
<li>
<p>More registers to reduce memory access</p>
</li>
<li>
<p>Careful design of pipeline to improve the efficiency of the pipeline</p>
</li>
<li>
<p>Careful designed simple instruction set to improve the efficiency of instruction execution</p>
</li>
</ul>
</li>
</ul>
<h4 id="risc">RISC</h4>
<ul>
<li>
<p>RISC: Reduced Instruction Set Computer</p>
</li>
<li>
<p>Key features</p>
<ul>
<li>
<p><strong>Large number of general purpose registers</strong></p>
</li>
<li>
<p><strong>Compiler technology to optimize register use</strong></p>
</li>
<li>
<p><strong>Limited and simple instruction set</strong></p>
</li>
<li>
<p><strong>Emphasis on optimising the instruction pipeline</strong></p>
</li>
</ul>
</li>
</ul>
<p><strong>Main contributors of RISC</strong></p>
<ul>
<li>
<p>John Cocke: IBM</p>
<ul>
<li>Influences: Known as â€œthe father of RISC Architectureâ€. Turing Award Recipient and National Medal of Science</li>
</ul>
</li>
<li>
<p>Dave Patterson: UC Berkeley</p>
<ul>
<li>Influences: Sun SPARC from his achievements</li>
</ul>
</li>
<li>
<p>John L. Hennessy: Stanford</p>
<ul>
<li>Influences: In 1984, MIPS (Microprocessor without interlocked pipelined stages) was founded</li>
</ul>
</li>
</ul>
<h5 id="typical-features-of-risc">Typical features of RISC</h5>
<ul>
<li>
<p><strong>Simplified instruction set</strong></p>
<ul>
<li>
<p><strong>Standardized, fixed length</strong> instruction format (ARM instructions are all 32-bit)</p>
</li>
<li>
<p><strong>Limited operation types, only 8-bit operation code</strong></p>
</li>
<li>
<p><strong>Fetching and decoding instruction become easier</strong></p>
</li>
<li>
<p>One instruction per machine cycle</p>
</li>
<li>
<p>Hardwired design (no microcode)</p>
</li>
</ul>
</li>
<li>
<p>Use registers whenever possible</p>
<ul>
<li>
<p>Except for load/save instructions, other instructions are for register operations</p>
</li>
<li>
<p><strong>Data operations can only be performed in registers</strong></p>
</li>
<li>
<p><strong>Memory access has only three addressing modes</strong></p>
</li>
</ul>
</li>
<li>
<p><strong>Better pipeline design</strong></p>
<ul>
<li>
<p>Instruction pipeline is carefully designed to better meet the impact of conditional branches and procedure calls on the flow pipeline</p>
</li>
<li>
<p><strong>Each instruction is conditionally executed, which can reduce branches</strong></p>
</li>
</ul>
</li>
</ul>
<h5 id="influence-of-risc-concept">Influence of RISC concept</h5>
<ul>
<li>
<p><strong>RISC&rsquo;s design concept gave birth to a series of new computer architectures</strong></p>
<ul>
<li>Simplified pipeline design on RISC instruction set is becoming more and more attractive</li>
</ul>
</li>
<li>
<p><strong>RISC and CISC learn from each other</strong></p>
<ul>
<li>
<p>Make up for the disadvantage of CISC pipeline implementation</p>
</li>
<li>
<p>RISC is also learning from CISC, and both sides are learning from each other</p>
</li>
</ul>
</li>
<li>
<p><strong>Current situation</strong></p>
</li>
<li>
<p>With the development of architecture and microelectronics technology, the so-called disadvantage of CISC in structure is gradually reduced</p>
</li>
<li>
<p>RISC&rsquo;s theory of superiority has gradually died down, and RISC camp has been losing ground</p>
</li>
</ul>
<blockquote>
<p>Focus on the design and implementation of micro structures and physics, and explore the possibilities buried in operating systems, compilers and upper applications</p>
</blockquote>
<h5 id="summary-1">Summary</h5>
<ul>
<li>
<p>The number of available registers greatly influenced the <strong>instruction set architecture (ISA)</strong></p>
</li>
<li>
<p>Complex Instruction Set Computers were very complex</p>
</li>
<li>
<p><strong>CISC was necessary</strong></p>
<ul>
<li>
<p>The processor of X86 architecture dominates the server and desktop market</p>
</li>
<li>
<p>X86 draws many advantages from RISC</p>
</li>
</ul>
</li>
<li>
<p><strong>RISC is still widely concerned and applied</strong></p>
<ul>
<li>
<p><strong>ARM occupies a major share of the embedded market</strong></p>
</li>
<li>
<p><strong>Mobile phones, tablets PC and various sensors in daily life mostly adopt ARM architecture</strong></p>
</li>
<li>
<p><strong>ARM borrows a bit from both RISC and CISC</strong></p>
</li>
</ul>
</li>
</ul>
<h3 id="the-use-of-a-large-register-file">The Use of a Large Register File</h3>
<ul>
<li>
<p>Target: Keep frequently accessed operands in registers</p>
</li>
<li>
<p>Software solution</p>
<ul>
<li>
<p>Require compiler to allocate registers</p>
</li>
<li>
<p>Allocate based on most used variables in a given time</p>
</li>
<li>
<p>Requires sophisticated program analysis</p>
</li>
</ul>
</li>
<li>
<p>Hardware solution</p>
<ul>
<li>
<p>Have more registers</p>
</li>
<li>
<p>Thus more variables will be in registers</p>
</li>
</ul>
</li>
</ul>
<h4 id="how-and-problem">How and problem?</h4>
<ul>
<li>
<p>Limited number of registers requires reasonable use, and the locality principle provides the possibility</p>
<ul>
<li>
<p>Store local scalar variables in registers</p>
</li>
<li>
<p>Reduces memory access</p>
</li>
</ul>
</li>
<li>
<p><strong>Every procedure (function) call changes locality</strong></p>
<ul>
<li>
<p>Parameters must be passed</p>
</li>
<li>
<p>Results must be returned</p>
</li>
<li>
<p>Variables from calling programs must be restored</p>
</li>
</ul>
</li>
</ul>
<h4 id="register-windows">Register windows</h4>
<ul>
<li>
<p><strong>Characteristics of procedure call</strong></p>
<ul>
<li>
<p><strong>Only few parameters</strong></p>
</li>
<li>
<p><strong>Limited range of depth of call</strong></p>
</li>
</ul>
</li>
<li>
<p><strong>Divide the available registers into several small registers set</strong></p>
<ul>
<li>
<p><strong>Calls switch to a different set of registers</strong></p>
</li>
<li>
<p><strong>Returns switch back to a previously used set of registers</strong></p>
</li>
</ul>
</li>
<li>
<p><strong>Set of registers called register windows</strong></p>
</li>
</ul>
<hr>
<ul>
<li>
<p><strong>Three areas within a register set</strong></p>
<ul>
<li>
<p><strong>Parameter registers</strong></p>
</li>
<li>
<p><strong>Local registers</strong></p>
</li>
<li>
<p><strong>Temporary registers</strong></p>
</li>
</ul>
</li>
<li>
<p><strong>Temporary registers from one set overlap parameter registers from the next</strong></p>
<ul>
<li><strong>This allows parameter passing without moving data</strong></li>
</ul>
</li>
<li>
<p><strong>At any time, only one register window is visible</strong></p>
</li>
</ul>
<figure><a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter13-1.png" title="/img/Computer Organization and Architecture/chapter13-1.png" data-thumbnail="/img/Computer Organization and Architecture/chapter13-1.png" data-sub-html="<h2>Overlapping register windows</h2>">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter13-1.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter13-1.png, /img/Computer%20Organization%20and%20Architecture/chapter13-1.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter13-1.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter13-1.png" />
    </a><figcaption class="image-caption"><code>Overlapping register windows</code></figcaption>
    </figure>
<ul>
<li>
<p>æœ¬çº§çš„ä¸´æ—¶å˜é‡å¯„å­˜å™¨å’Œä¸‹ä¸€çº§çš„å‚æ•°å¯„å­˜å™¨åœ¨ç‰©ç†ä¸Šæ˜¯åŒä¸€ä¸ªï¼Œåœ¨ä¼ é€’å‚æ•°æ—¶ï¼Œä¸éœ€è¦ç§»åŠ¨æ•°æ®</p>
</li>
<li>
<p>ç¨‹åºä¸­è¿‡ç¨‹çš„è°ƒç”¨å’Œè¿”å›çš„æ•°é‡ä¸ç¡®å®šï¼Œæ‰€ä»¥å¯„å­˜å™¨çª—å£åº”è¯¥è¶³å¤Ÿå¤šï¼Œä»¥ä¿è¯æ‰€æœ‰çš„è¿‡ç¨‹è°ƒç”¨éƒ½èƒ½ç”¨åˆ°</p>
</li>
<li>
<p>ç”±äºå¯„å­˜å™¨çš„æ•°é‡æœ‰é™ï¼Œåªèƒ½ä¿è¯å°‘æ•°æœ€è¿‘çš„è¿‡ç¨‹èƒ½å¤Ÿä½¿ç”¨å¯„å­˜å™¨ã€‚æ›´æ—©çš„è¿‡ç¨‹è°ƒç”¨è¿˜æ˜¯éœ€è¦ä¿å­˜åˆ°å­˜å‚¨å™¨ä¸­ã€‚å½“åµŒå¥—æ·±åº¦å‡å°‘çš„æ—¶å€™ï¼Œå†å°†æ•°æ®ä»å­˜å‚¨å™¨æ¢å¤åˆ°å¯„å­˜å™¨ä¸­</p>
</li>
<li>
<p>è¿™ç§æ–¹å¼ç§°ä¸º<strong>ç¯å½¢ç¼“å†²çª—å£</strong></p>
</li>
</ul>
<figure><a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter13-2.png" title="/img/Computer Organization and Architecture/chapter13-2.png" data-thumbnail="/img/Computer Organization and Architecture/chapter13-2.png" data-sub-html="<h2>Circular buffer diagram</h2>">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter13-2.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter13-2.png, /img/Computer%20Organization%20and%20Architecture/chapter13-2.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter13-2.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter13-2.png" />
    </a><figcaption class="image-caption"><code>Circular buffer diagram</code></figcaption>
    </figure>
<ul>
<li>
<p><strong>å¯„å­˜å™¨çª—å£ä»¥ä¸€ç§éƒ¨åˆ†é‡å çš„å½¢å¼å½¢æˆä¸€ä¸ªç¯å½¢ã€‚å½“ç¯å½¢å¯„å­˜å™¨çª—å£éƒ½å……æ»¡äº†åï¼Œå†æœ‰è¿‡ç¨‹è°ƒç”¨ï¼ŒæŠŠæœ€æ—©çš„å¯„å­˜å™¨çª—å£ä¿å­˜åˆ°å­˜å‚¨å™¨</strong></p>
</li>
<li>
<p>è°ƒç”¨æ—¶ï¼Œç§»åŠ¨å½“å‰çª—å£æŒ‡é’ˆä»¥æ˜¾ç¤ºå½“å‰æ´»åŠ¨çš„å¯„å­˜å™¨çª—å£</p>
</li>
<li>
<p><strong>å¦‚æœæ‰€æœ‰çª—å£éƒ½åœ¨ä½¿ç”¨ä¸­ï¼Œå°†ç”Ÿæˆä¸€ä¸ªä¸­æ–­ï¼Œå¹¶å°†æœ€æ—©çš„çª—å£ï¼ˆè°ƒç”¨åµŒå¥—ä¸­æœ€è¿œçš„çª—å£ï¼‰ä¿å­˜åˆ°å†…å­˜ä¸­</strong></p>
</li>
<li>
<p>ä¿å­˜çš„çª—å£æŒ‡é’ˆæ ‡è¯†æœ€è¿‘ä¿å­˜åœ¨å†…å­˜ä¸­çš„çª—å£</p>
</li>
<li>
<p>å½“è¿‡ç¨‹è¿”å›çš„æ—¶å€™ï¼ŒCWPä¼šå›é€€ä¸€ä¸ªã€‚å½“CWPå›é€€åˆ°å’ŒSWPä¸€æ ·çš„æ—¶å€™ï¼Œå°±ä¼šå¼•èµ·ä¸€ä¸ªä¸­æ–­ï¼Œå¯¼è‡´ä¿å­˜åˆ°å­˜å‚¨å™¨ä¸­çš„å¯„å­˜å™¨çª—å£æ¢å¤</p>
</li>
<li>
<p>åµŒå¥—å±‚æ•°ä¸ä¼šå¤ªæ·±ï¼Œæ‰€ä»¥ä¸€èˆ¬ä¸ä¼šä¿å­˜åˆ°å­˜å‚¨å™¨ä¸­</p>
</li>
</ul>
<h4 id="global-variables">Global variables</h4>
<ul>
<li>
<p>Allocated by the compiler to memory</p>
<ul>
<li>
<p><strong>Inefficient for frequently accessed variables</strong></p>
</li>
<li>
<p><strong>Frequent access to memory, low efficiency</strong></p>
</li>
</ul>
</li>
<li>
<p><strong>A set of registers for global variables</strong></p>
<ul>
<li>
<p><strong>compiler determines which global variables can be placed in global registers</strong></p>
</li>
<li>
<p><strong>Replacement is also determined by the compiler</strong></p>
</li>
</ul>
</li>
</ul>
<h4 id="registers-v-cache">Registers v cache</h4>
<ul>
<li>
<p>Cache</p>
<ul>
<li>Inserting cache between processor and memory can solve the problem of speed difference</li>
</ul>
</li>
<li>
<p>Register</p>
<ul>
<li>organized in the form of windows, which is similar to a small fast buffer. It stores a subset of all variables that may be used many times</li>
</ul>
</li>
</ul>
<hr>
<ul>
<li>
<p>å¯„å­˜å™¨ç»„ä¸­ä¿å­˜çš„æ˜¯æ‰€æœ‰å±€éƒ¨æ ‡é‡å˜é‡ã€‚cacheä¿å­˜çš„æ˜¯æœ€è¿‘ä½¿ç”¨è¿‡çš„æ ‡é‡å˜é‡</p>
</li>
<li>
<p>å¯„å­˜å™¨ç»„ä¸­ä¿å­˜çš„æ˜¯ä¸ªåˆ«çš„å˜é‡ã€‚cacheä¸­ä¿å­˜çš„æ˜¯å†…å­˜ä¸­çš„ä¸€ä¸ªå—</p>
</li>
<li>
<p>å¯„å­˜å™¨ç»„æ–¹æ¡ˆä¸­ï¼Œéœ€è¦ç¼–è¯‘å™¨æ¥å†³å®šå…¨å±€å˜é‡çš„ä¿å­˜ã€‚cacheä¸­åˆ™æ˜¯æ ¹æ®æœ€è¿‘ä½¿ç”¨åŸåˆ™è¿›è¡Œç®¡ç†</p>
</li>
<li>
<p>å¯„å­˜å™¨çš„æ•°æ®ä¿å­˜æˆ–è€…æ¢å¤ï¼Œä¾èµ–çš„æ˜¯è¿‡ç¨‹è°ƒç”¨åµŒå¥—çš„æ·±åº¦ã€‚cacheæ ¹æ®æ›¿æ¢ç®—æ³•è¿›è¡Œæ›¿æ¢</p>
</li>
<li>
<p>å¯„å­˜å™¨ç»„é‡‡ç”¨çš„æ˜¯å¯„å­˜å™¨å¯»å€ã€‚cacheé‡‡ç”¨çš„æ˜¯å†…å­˜å¯»å€</p>
</li>
</ul>
<hr>
<ul>
<li>
<p>The register saves time because all local scalar variables are retained</p>
<ul>
<li>Not efficient use of space, because not all procedures will need the full window space allocated to them</li>
</ul>
</li>
<li>
<p>The cache may make more efficient use of space because it stores necessary data dynamically</p>
</li>
</ul>
<figure><a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter13-3.png" title="/img/Computer Organization and Architecture/chapter13-3.png" data-thumbnail="/img/Computer Organization and Architecture/chapter13-3.png" data-sub-html="<h2>Register access</h2>">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter13-3.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter13-3.png, /img/Computer%20Organization%20and%20Architecture/chapter13-3.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter13-3.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter13-3.png" />
    </a><figcaption class="image-caption"><code>Register access</code></figcaption>
    </figure>
<ul>
<li>
<p>è¦è®¿é—®åŸºäºçª—å£çš„å¯„å­˜å™¨ç»„ä¸­çš„ä¸€ä¸ªæ ‡é‡å˜é‡ï¼Œéœ€è¦ç»™å‡ºçª—å£å·å’Œä¸€ä¸ªå¯„å­˜å™¨å·</p>
</li>
<li>
<p>é€šè¿‡ä¸€ä¸ªç›¸å¯¹ç®€å•çš„è¯‘ç å™¨ï¼Œå°±å¯ä»¥å¾—åˆ°å¯¹åº”çš„å¯„å­˜å™¨ï¼Œè¯»å‡ºè¿™ä¸ªæ•°æ®</p>
</li>
</ul>
<figure><a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter13-4.png" title="/img/Computer Organization and Architecture/chapter13-4.png" data-thumbnail="/img/Computer Organization and Architecture/chapter13-4.png" data-sub-html="<h2>Cache access</h2>">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter13-4.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter13-4.png, /img/Computer%20Organization%20and%20Architecture/chapter13-4.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter13-4.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter13-4.png" />
    </a><figcaption class="image-caption"><code>Cache access</code></figcaption>
    </figure>
<ul>
<li>
<p>å¯¹äºcacheè®¿é—®ï¼Œéœ€è¦ç”Ÿæˆä¸€ä¸ªå®Œæ•´çš„åœ°å€ï¼Œæ“ä½œçš„å¤æ‚åº¦å’Œå¯»å€æ–¹å¼æœ‰å…³</p>
</li>
<li>
<p>è¿›è¡Œå¯¹æ¯”ï¼Œçœ‹æ•°æ®æ˜¯å¦å‘½ä¸­</p>
</li>
<li>
<p>å¦‚æœå‘½ä¸­ï¼Œå°±å¯ä»¥è¯»å–æ•°æ®</p>
</li>
<li>
<p>å¦‚æœæ²¡æœ‰å‘½ä¸­ï¼Œé‚£ä¹ˆå°±éœ€è¦å…ˆæ›¿æ¢cacheè¡Œï¼Œç„¶åæ‰èƒ½å¾—åˆ°æ•°æ®</p>
</li>
</ul>
<h3 id="compiler-based-register-optimization">Compiler-Based Register Optimization</h3>
<ul>
<li>
<p><strong>HLL programs have no explicit references to registers</strong></p>
</li>
<li>
<p><strong>Optimizing use is up to compiler</strong></p>
<ul>
<li>
<p>Assign symbolic or virtual register to each candidate variable</p>
</li>
<li>
<p>Map symbolic registers to real registers</p>
</li>
<li>
<p>Symbolic registers that do not overlap can share real registers</p>
</li>
<li>
<p>If you run out of real registersï¼Œsome variables use memory</p>
</li>
</ul>
</li>
<li>
<p><strong>The essence is to judge which data needs to be put in the register at any time</strong></p>
</li>
</ul>
<h4 id="graph-coloring">Graph coloring</h4>
<ul>
<li>
<p>Symbol registers is more than register</p>
</li>
<li>
<p>determine which symbol registers can use the actual registers</p>
</li>
<li>
<p><strong>Using Graph Coloring of topology</strong></p>
<ul>
<li>
<p>Given a graph of nodes and edges</p>
</li>
<li>
<p>Assign a colour to each node</p>
</li>
<li>
<p>Adjacent nodes have different colours</p>
</li>
<li>
<p>Use minimum number of colours</p>
</li>
</ul>
</li>
<li>
<p>Nodes are symbolic registers</p>
</li>
<li>
<p>Two registers that are live in the same program fragment are joined by an edge</p>
</li>
<li>
<p>Try to colour the graph with <em>n</em> colours, where <em>n</em> is the number of real registers</p>
</li>
<li>
<p>Nodes that can not be coloured are placed in memory</p>
</li>
</ul>
<hr>
<p><strong>Graph colouring approach</strong></p>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter13-5.png" title="/img/Computer Organization and Architecture/chapter13-5.png" data-thumbnail="/img/Computer Organization and Architecture/chapter13-5.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter13-5.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter13-5.png, /img/Computer%20Organization%20and%20Architecture/chapter13-5.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter13-5.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter13-5.png" />
    </a>
<ul>
<li>
<p>æ„é€ æ— å‘å›¾ï¼šAå’ŒBCåœ¨æ—¶é—´ä¸Šæœ‰é‡å ï¼ŒAå’ŒBCæœ‰è¿çº¿ï¼›Bå’Œæ‰€æœ‰çš„èŠ‚ç‚¹éƒ½æœ‰æ—¶é—´é‡å ï¼ŒBå’Œæ‰€æœ‰çš„èŠ‚ç‚¹éƒ½æœ‰è¿çº¿ã€‚Cå’ŒABDæœ‰æ—¶é—´ä¸Šçš„é‡å ï¼ŒCå’ŒABDæœ‰è¿çº¿</p>
</li>
<li>
<p>ä»Aå¼€å§‹ï¼Œç»™Aèµ‹ä¸€ä¸ªç°è‰²ï¼ŒBå’ŒCå¿…é¡»è¦å’ŒAä¸ä¸€æ ·ï¼Œå¹¶ä¸”Bå’ŒCä¹Ÿä¸èƒ½ä¸€æ ·ï¼Œç»™Bé™„ä¸€ä¸ªé¡ºæ–œæ ï¼ŒCèµ‹ä¸€ä¸ªåæ–œæ ã€‚DèŠ‚ç‚¹å’ŒBCç›¸è¿ï¼Œå’ŒAä¸ç›¸è¿ï¼ŒDç‚¹å¯ä»¥ç”¨ç°è‰²ã€‚EèŠ‚ç‚¹å’ŒBDç›¸è¿ï¼ŒEå¯ä»¥ç”¨Cçš„é¢œè‰²ã€‚Få’ŒBEDç›¸è¿ï¼Œè€ŒBDEåˆ†åˆ«æ˜¯æ­£æ–œæ ã€ç°è‰²å’Œåæ–œæ ï¼ŒFå¿…é¡»è¦ç”¨åˆ°ç¬¬å››ä¸ªé¢œè‰²</p>
</li>
<li>
<p>å¦‚æœç‰©ç†å¯„å­˜å™¨åªæœ‰3ä¸ªçš„è¯ï¼Œé‚£ä¹ˆFå°±éœ€è¦ä¿å­˜åˆ°å­˜å‚¨å™¨ä¸­äº†ï¼Œé€šè¿‡åŠ è½½å’Œä¿å­˜æ¥å¤„ç†</p>
</li>
</ul>
<h4 id="large-register-vs-compiler">Large Register vs Compiler</h4>
<ul>
<li>
<p>When the number of registers is small, the effect will be better by optimizing the registers</p>
</li>
<li>
<p>When the number of registers is large, the effect of register optimization will not be very good</p>
</li>
<li>
<p>Optimization of registers is mainly for the case of a small number of registers</p>
</li>
</ul>
<h3 id="risc-pipelining">RISC Pipelining</h3>
<ul>
<li>
<p>Most instructions are register to register</p>
</li>
<li>
<p>Two phases of execution</p>
<ul>
<li>
<p>I: Instruction fetch</p>
</li>
<li>
<p>E: Execute</p>
<ul>
<li>ALU operation with register input and output</li>
</ul>
</li>
</ul>
</li>
<li>
<p>For load and store</p>
<ul>
<li>
<p>I: Instruction fetch</p>
</li>
<li>
<p>E: Execute: Calculate memory address</p>
</li>
<li>
<p>D: Register to memory or memory to register operation</p>
</li>
</ul>
</li>
</ul>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter13-6.png" title="/img/Computer Organization and Architecture/chapter13-6.png" data-thumbnail="/img/Computer Organization and Architecture/chapter13-6.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter13-6.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter13-6.png, /img/Computer%20Organization%20and%20Architecture/chapter13-6.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter13-6.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter13-6.png" />
    </a>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter13-7.png" title="/img/Computer Organization and Architecture/chapter13-7.png" data-thumbnail="/img/Computer Organization and Architecture/chapter13-7.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter13-7.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter13-7.png, /img/Computer%20Organization%20and%20Architecture/chapter13-7.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter13-7.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter13-7.png" />
    </a>
<ul>
<li>
<p>å›¾aæ˜¯æ²¡æœ‰é‡‡ç”¨æµæ°´çº¿æŠ€æœ¯ï¼Œå®Œå…¨æŒ‰ç…§é¡ºåºæ¥æ‰§è¡Œ</p>
</li>
<li>
<p><strong>å›¾bæ˜¯é‡‡ç”¨ä¸¤é˜¶æ®µæµæ°´çº¿çš„æ‰§è¡Œæƒ…å†µã€‚ç”±äºåŒæ—¶åªèƒ½æœ‰1ä¸ªå­˜å‚¨å™¨è®¿é—®ï¼Œå–æŒ‡å’Œå­˜å‚¨ä¼šå†²çªï¼Œå¯¼è‡´å–æŒ‡ä¼šå»¶åä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸ</strong></p>
</li>
<li>
<p>å­˜å‚¨å™¨çš„è®¿é—®é™åˆ¶å¯¼è‡´äº†æ—¶é’Ÿå‘¨æœŸçš„æµªè´¹</p>
</li>
<li>
<p>å¦‚æœå­˜å‚¨æ”¯æŒ2ä¸ªè®¿é—®ï¼Œå¯ä»¥ç”¨ä¸‰é˜¶æ®µæµæ°´çº¿</p>
</li>
<li>
<p>æŒ‡ä»¤ç›¸å…³æ€§ï¼šAdd rC$\leftarrow$rA+rBï¼ŒæŒ‡ä»¤éœ€è¦çš„æ“ä½œæ•°ä¸ºrAå’ŒrBã€‚è€Œç¬¬äºŒæ¡æŒ‡ä»¤è¦åˆ°ç¬¬å››ä¸ªæ—¶é’Ÿå‘¨æœŸæ‰èƒ½å¾—åˆ°rBã€‚æ‰€ä»¥è¦æ’å…¥ä¸€ä¸ªç©ºæŒ‡ä»¤NOOP</p>
</li>
<li>
<p>æŒ‡ä»¤æ‰§è¡Œé˜¶æ®µï¼Œé€šå¸¸æ¶‰åŠåˆ°å¯„å­˜å™¨çš„è¯»å’ŒALUçš„æ“ä½œï¼ŒæŠŠEé˜¶æ®µè¿›ä¸€æ­¥åˆ†ä¸ºE1å’ŒE2ã€‚å…¶ä¸­E1é˜¶æ®µå®Œæˆå¯„å­˜å™¨çš„è¯»ï¼Œè€ŒE2é˜¶æ®µåˆ™å®ŒæˆALUæ“ä½œå’Œå¯„å­˜å™¨çš„å†™æ“ä½œ</p>
</li>
<li>
<p>ä½¿ç”¨å››é˜¶æ®µæµæ°´çº¿æ¥æé«˜æ•ˆç‡ã€‚ä½†åŒæ ·éœ€è¦è€ƒè™‘ç›¸å…³æ€§é—®é¢˜</p>
</li>
</ul>
<h4 id="optimization-of-pipelining">Optimization of Pipelining</h4>
<ul>
<li>
<p>Dependency of data and branch will disrupt the pipeline and affect the efficiency</p>
</li>
<li>
<p>Two methods: Delayed branch, Loop Unrolling</p>
</li>
<li>
<p>Delayed branch</p>
<ul>
<li>
<p>Branch instruction affects only the instructions that follow it</p>
</li>
<li>
<p>This following instruction is the delay slot</p>
</li>
<li>
<p><strong>Arrange a useful instruction to replace the NOOP instruction</strong></p>
</li>
</ul>
</li>
</ul>
<h4 id="delayed-branch">delayed branch</h4>
<ul>
<li>
<p><strong>Calculate result of branch before unusable instructions pre-fetched</strong></p>
<ul>
<li>
<p><strong>Instructions that are not affected by branches are immediately followed by branch</strong></p>
</li>
<li>
<p><strong>Keeps pipeline full while fetching new instruction stream</strong></p>
</li>
</ul>
</li>
<li>
<p><strong>Not as good for superscalar</strong></p>
<ul>
<li>
<p>Multiple instructions need to execute in delay slot</p>
</li>
<li>
<p>Instruction dependence problems</p>
</li>
<li>
<p>Often use branch prediction</p>
</li>
</ul>
</li>
</ul>
<hr>
<ul>
<li>
<p>Problem: How do you find instructions to fill the delay slots?</p>
<ul>
<li>
<p>Branch must be independent of delay slot instructions</p>
</li>
<li>
<p>Unconditional branch: Easier to find instructions to fill the delay slot</p>
</li>
<li>
<p>Conditional branch: Condition computation should not depend on instructions in delay slots â†’ difficult to fill the delay slot</p>
</li>
</ul>
</li>
</ul>
<h4 id="advantage">Advantage</h4>
<ul>
<li>
<p>Keeps the pipeline full with useful instructions in a simple way assuming</p>
<ul>
<li>
<p>Number of delay slots = number of instructions to keep the pipeline full before the branch resolves</p>
</li>
<li>
<p>All delay slots can be filled with useful instructions</p>
</li>
</ul>
</li>
</ul>
<h4 id="disadvantage">Disadvantage</h4>
<ul>
<li>
<p>Not easy to fill the delay slots (even with a 2-stage pipeline)</p>
<ul>
<li>
<p>Number of delay slots increases with pipeline depth, superscalar execution width</p>
</li>
<li>
<p>Number of delay slots should be variable with variable latency operations</p>
</li>
</ul>
</li>
</ul>
<h4 id="another-method-loop-unrolling">Another method-Loop Unrolling</h4>
<ul>
<li>
<p>Replicate body of loop a number of times</p>
<ul>
<li>Iterate loop fewer times</li>
<li>Reduces loop overhead</li>
<li>Increases instruction parallelism</li>
</ul>
</li>
<li>
<p>During the execution of the loop body, because of the locality principle, some data can be used for many times, which can reduce the number of times to access the</p>
</li>
</ul>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-fortran" data-lang="fortran"><span class="line"><span class="cl"><span class="k">do </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">2</span><span class="p">,</span><span class="w"> </span><span class="n">n</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="mi">1</span><span class="w">
</span></span></span><span class="line"><span class="cl"><span class="w">	</span><span class="n">a</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">a</span><span class="p">[</span><span class="n">i</span><span class="o">-</span><span class="mi">1</span><span class="p">]</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">a</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span><span class="w">
</span></span></span><span class="line"><span class="cl"><span class="w"></span><span class="k">end do</span><span class="w">
</span></span></span></code></pre></td></tr></table>
</div>
</div><ul>
<li>
<p>åŸå§‹çš„å¾ªç¯æ˜¯è¦åšä¸€ä¸ªä¸€ç»´æ•°ç»„çš„å˜åŒ–ã€‚å¾ªç¯ä½“ä¸­æœ‰ä¸€ä¸ªè¯­å¥éœ€è¦æ‰§è¡Œ</p>
</li>
<li>
<p>æŠŠè¿™ä¸ªå¾ªç¯ä½“è¿›è¡Œæ‹†è§£ï¼Œå˜æˆäº†2ä¸ªè¯­å¥ï¼Œä¸€ä¸ªå¾ªç¯ä½“æ‰§è¡Œäº†2ä¸ªè¿­ä»£æ“ä½œ</p>
</li>
</ul>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-fortran" data-lang="fortran"><span class="line"><span class="cl"><span class="k">do </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">2</span><span class="p">,</span><span class="w"> </span><span class="n">n</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="mi">2</span><span class="p">,</span><span class="w"> </span><span class="mi">2</span><span class="w">
</span></span></span><span class="line"><span class="cl"><span class="w">	</span><span class="n">a</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">a</span><span class="p">[</span><span class="n">i</span><span class="o">-</span><span class="mi">1</span><span class="p">]</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">a</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span><span class="w">
</span></span></span><span class="line"><span class="cl"><span class="w">	</span><span class="n">a</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">a</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">a</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mi">2</span><span class="p">]</span><span class="w">
</span></span></span><span class="line"><span class="cl"><span class="w"></span><span class="k">end do</span><span class="w">
</span></span></span></code></pre></td></tr></table>
</div>
</div><ul>
<li>2ä¸ªæŒ‡ä»¤å¯ä»¥å¹¶è¡Œè¿›è¡Œã€‚åŸæ¥æ¯æ¬¡å¾ªç¯éœ€è¦è®¿é—®3æ¬¡å­˜å‚¨å™¨ï¼Œç°åœ¨ç›¸å½“äº2æ¬¡å¾ªç¯åªéœ€è¦è®¿é—®4æ¬¡å­˜å‚¨å™¨ï¼Œé™ä½äº†å­˜å‚¨å™¨è®¿é—®çš„æ¬¡æ•°</li>
</ul>
<h3 id="risc-versus-cisc-controversy">RISC Versus CISC Controversy</h3>
<ul>
<li>
<p>Not clear cut</p>
<ul>
<li>
<p>RISC designs may benefit from the inclusion of some CISC features and that</p>
</li>
<li>
<p>CISC designs may benefit from the inclusion of some RISC features</p>
</li>
</ul>
</li>
<li>
<p>Many designs borrow from both philosophies</p>
<ul>
<li>
<p>PowerPC are no longer â€œpureâ€ RISC</p>
</li>
<li>
<p>Pentium II and later Pentium models do incorporate some RISC characteristics</p>
</li>
</ul>
</li>
</ul>
</div><div class="post-footer" id="post-footer">
    <div class="post-info"><div class="post-info-tag"><span><a href="/tags/computer-organization-and-architecture/">Computer Organization and Architecture</a>
                </span></div><div class="post-info-line"><div class="post-info-mod">
                <span>æ›´æ–°äº 2023-01-29</span>
            </div><div class="post-info-mod"></div>
        </div><div class="post-info-share">
            <span><a href="javascript:void(0);" title="åˆ†äº«åˆ° Twitter" data-sharer="twitter" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-reduced-instruction-set-computers/" data-title="Computer Organization and Architecture Reduced Instruction Set Computers" data-hashtags="Computer Organization and Architecture"><i class="fab fa-twitter fa-fw"></i></a><a href="javascript:void(0);" title="åˆ†äº«åˆ° Facebook" data-sharer="facebook" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-reduced-instruction-set-computers/" data-hashtag="Computer Organization and Architecture"><i class="fab fa-facebook-square fa-fw"></i></a><a href="javascript:void(0);" title="åˆ†äº«åˆ° Linkedin" data-sharer="linkedin" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-reduced-instruction-set-computers/"><i class="fab fa-linkedin fa-fw"></i></a><a href="javascript:void(0);" title="åˆ†äº«åˆ° WhatsApp" data-sharer="whatsapp" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-reduced-instruction-set-computers/" data-title="Computer Organization and Architecture Reduced Instruction Set Computers" data-web><i class="fab fa-whatsapp fa-fw"></i></a><a href="javascript:void(0);" title="åˆ†äº«åˆ° Line" data-sharer="line" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-reduced-instruction-set-computers/" data-title="Computer Organization and Architecture Reduced Instruction Set Computers"><i class="fab fa-line fa-fw"></i></a><a href="javascript:void(0);" title="åˆ†äº«åˆ° å¾®åš" data-sharer="weibo" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-reduced-instruction-set-computers/" data-title="Computer Organization and Architecture Reduced Instruction Set Computers"><i class="fab fa-weibo fa-fw"></i></a><a href="javascript:void(0);" title="åˆ†äº«åˆ° Myspace" data-sharer="myspace" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-reduced-instruction-set-computers/" data-title="Computer Organization and Architecture Reduced Instruction Set Computers" data-description=""><i data-svg-src="/lib/simple-icons/icons/myspace.min.svg"></i></a><a href="javascript:void(0);" title="åˆ†äº«åˆ° Blogger" data-sharer="blogger" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-reduced-instruction-set-computers/" data-title="Computer Organization and Architecture Reduced Instruction Set Computers" data-description=""><i class="fab fa-blogger fa-fw"></i></a><a href="javascript:void(0);" title="åˆ†äº«åˆ° ç™¾åº¦" data-sharer="baidu" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-reduced-instruction-set-computers/" data-title="Computer Organization and Architecture Reduced Instruction Set Computers"><i data-svg-src="/lib/simple-icons/icons/baidu.min.svg"></i></a><a href="javascript:void(0);" title="åˆ†äº«åˆ° Evernote" data-sharer="evernote" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-reduced-instruction-set-computers/" data-title="Computer Organization and Architecture Reduced Instruction Set Computers"><i class="fab fa-evernote fa-fw"></i></a></span>
        </div></div><div class="post-nav"><a href="/posts/computer-organization-and-architecture/computer-organization-and-architecture-processor-structure-and-function/" class="prev" rel="prev" title="Computer Organization and Architecture Processor Structure and Function"><i class="fas fa-angle-left fa-fw"></i>Previous Post</a>
            <a href="/posts/computer-organization-and-architecture/computer-organization-and-architecture-instruction-level-parallelism-and-superscalar-processors/" class="next" rel="next" title="Computer Organization and Architecture Instruction Level Parallelism and Superscalar Processors">Next Post<i class="fas fa-angle-right fa-fw"></i></a></div></div>
</div></article></div>
            </main>
            <footer class="footer"><div class="footer-container"><div class="footer-line">ç”± <a href="https://gohugo.io/" target="_blank" rel="noopener noreffer" title="Hugo 0.105.0">Hugo</a> å¼ºåŠ›é©±åŠ¨ | ä¸»é¢˜ - <a href="https://github.com/khusika/FeelIt" target="_blank" rel="noopener noreffer" title="FeelIt 1.0.1"><i class="fas fa-hand-holding-heart fa-fw"></i> FeelIt</a>
        </div><div class="footer-line" itemscope itemtype="http://schema.org/CreativeWork"><i class="far fa-copyright fa-fw"></i><span itemprop="copyrightYear">2022 - 2024</span><span class="author" itemprop="copyrightHolder">&nbsp;<a href="https://github.com/Jungle430">Jungle</a></span>&nbsp;|&nbsp;<span class="license"><a rel="license external nofollow noopener noreffer" href="https://creativecommons.org/licenses/by-nc/4.0/" target="_blank">CC BY-NC 4.0</a></span></div>
</div>
<script>
if ('serviceWorker' in navigator) {
    navigator.serviceWorker
        .register('/sw.min.js?version=0.0.1', { scope: '/' })
        .then(() => {
            console.info('Jungle\u0027s Blog\u00A0Service Worker Registered');
        }, err => console.error('Jungle\u0027s Blog\u00A0Service Worker registration failed: ', err));

    navigator.serviceWorker
        .ready
        .then(() => {
            console.info('Jungle\u0027s Blog\u00A0Service Worker Ready');
        });
}
</script>
</footer>
        </div>

        <div id="fixed-buttons"><a href="#" id="back-to-top" class="fixed-button" title="å›åˆ°é¡¶éƒ¨">
                <i class="fas fa-chevron-up fa-fw"></i>
            </a></div><link rel="stylesheet" href="/lib/fontawesome-free/all.min.css"><link rel="stylesheet" href="/lib/animate/animate.min.css"><link rel="stylesheet" href="/lib/katex/katex.min.css"><link rel="stylesheet" href="/lib/katex/copy-tex.min.css"><script src="https://polyfill.io/v3/polyfill.min.js?features=Array.prototype.fill%2CArray.prototype.find%2CArray.from%2CIntersectionObserver%2CMath.sign%2CObject.assign%2CPromise%2CObject.entries%2Chtml5shiv%2CObject.values%2Cfetch%2CElement.prototype.after"></script><script src="/lib/lazysizes/lazysizes.min.js"></script><script src="/lib/clipboard/clipboard.min.js"></script><script src="/lib/sharer/sharer.min.js"></script><script src="/lib/katex/katex.min.js"></script><script src="/lib/katex/auto-render.min.js"></script><script src="/lib/katex/copy-tex.min.js"></script><script src="/lib/katex/mhchem.min.js"></script><script>window.config={"code":{"copyTitle":"å¤åˆ¶åˆ°å‰ªè´´æ¿","maxShownLines":100},"comment":{},"math":{"delimiters":[{"display":true,"left":"$$","right":"$$"},{"display":true,"left":"\\[","right":"\\]"},{"display":false,"left":"$","right":"$"},{"display":false,"left":"\\(","right":"\\)"}],"strict":false}};</script><script src="/js/theme.min.js"></script></body></html>
