#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x558ad0540720 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x558ad056c370_0 .var "clk", 0 0;
v0x558ad056c520_0 .var "reset", 0 0;
S_0x558ad0538da0 .scope module, "micpu" "cpu" 2 19, 3 1 0, S_0x558ad0540720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0x558ad056b960_0 .net "clk", 0 0, v0x558ad056c370_0;  1 drivers
v0x558ad056ba20_0 .net "op_alu", 2 0, v0x558ad056adc0_0;  1 drivers
v0x558ad056bae0_0 .net "opcode", 5 0, L_0x558ad057e390;  1 drivers
v0x558ad056bbd0_0 .net "pop", 0 0, v0x558ad056afb0_0;  1 drivers
v0x558ad056bc70_0 .net "push", 0 0, v0x558ad056b0a0_0;  1 drivers
v0x558ad056bd60_0 .net "reset", 0 0, v0x558ad056c520_0;  1 drivers
v0x558ad056be00_0 .net "s_inc", 0 0, v0x558ad056b190_0;  1 drivers
v0x558ad056bea0_0 .net "s_inm", 1 0, v0x558ad056b2d0_0;  1 drivers
v0x558ad056bf60_0 .net "s_pila", 0 0, v0x558ad056b3c0_0;  1 drivers
v0x558ad056c090_0 .net "we3", 0 0, v0x558ad056b4b0_0;  1 drivers
v0x558ad056c130_0 .net "we4", 0 0, v0x558ad056b5a0_0;  1 drivers
v0x558ad056c1d0_0 .net "wez", 0 0, v0x558ad056b640_0;  1 drivers
v0x558ad056c270_0 .net "z", 0 0, v0x558ad0565320_0;  1 drivers
S_0x558ad0538a90 .scope module, "cd_1" "cd" 3 9, 4 1 0, S_0x558ad0538da0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "we3"
    .port_info 4 /INPUT 1 "wez"
    .port_info 5 /INPUT 1 "s_pila"
    .port_info 6 /INPUT 1 "push"
    .port_info 7 /INPUT 1 "pop"
    .port_info 8 /INPUT 1 "we4"
    .port_info 9 /INPUT 2 "s_inm"
    .port_info 10 /INPUT 3 "op_alu"
    .port_info 11 /OUTPUT 1 "z"
    .port_info 12 /OUTPUT 6 "opcode"
v0x558ad05695f0_0 .net "alu_to_mux", 7 0, v0x558ad0563200_0;  1 drivers
v0x558ad0569700_0 .net "clk", 0 0, v0x558ad056c370_0;  alias, 1 drivers
v0x558ad05697c0_0 .net "memdat_to_mux", 7 0, L_0x558ad057dc60;  1 drivers
v0x558ad05698b0_0 .net "mux_to_mux", 9 0, L_0x558ad056c5e0;  1 drivers
v0x558ad05699a0_0 .net "mux_to_pc", 9 0, L_0x558ad057dd60;  1 drivers
v0x558ad0569b00_0 .net "op_alu", 2 0, v0x558ad056adc0_0;  alias, 1 drivers
v0x558ad0569bc0_0 .net "opcode", 5 0, L_0x558ad057e390;  alias, 1 drivers
v0x558ad0569c80_0 .net "pc_to_mem", 9 0, v0x558ad0567a00_0;  1 drivers
v0x558ad0569d40_0 .net "pila_to_mux", 9 0, v0x558ad0568130_0;  1 drivers
v0x558ad0569e00_0 .net "pop", 0 0, v0x558ad056afb0_0;  alias, 1 drivers
v0x558ad0569ea0_0 .net "push", 0 0, v0x558ad056b0a0_0;  alias, 1 drivers
v0x558ad0569f40_0 .net "rd1", 7 0, L_0x558ad057ce00;  1 drivers
v0x558ad0569fe0_0 .net "rd2", 7 0, L_0x558ad057d550;  1 drivers
v0x558ad056a080_0 .net "reset", 0 0, v0x558ad056c520_0;  alias, 1 drivers
v0x558ad056a120_0 .net "s_inc", 0 0, v0x558ad056b190_0;  alias, 1 drivers
v0x558ad056a1c0_0 .net "s_inm", 1 0, v0x558ad056b2d0_0;  alias, 1 drivers
v0x558ad056a260_0 .net "s_pila", 0 0, v0x558ad056b3c0_0;  alias, 1 drivers
v0x558ad056a300_0 .net "sal_mem_pro", 15 0, L_0x558ad04fb2e0;  1 drivers
v0x558ad056a3d0_0 .net "sum_to_mux", 9 0, L_0x558ad057dbc0;  1 drivers
v0x558ad056a4c0_0 .net "wd3", 7 0, v0x558ad0566be0_0;  1 drivers
v0x558ad056a5b0_0 .net "we3", 0 0, v0x558ad056b4b0_0;  alias, 1 drivers
v0x558ad056a650_0 .net "we4", 0 0, v0x558ad056b5a0_0;  alias, 1 drivers
v0x558ad056a6f0_0 .net "wez", 0 0, v0x558ad056b640_0;  alias, 1 drivers
v0x558ad056a7c0_0 .net "z", 0 0, v0x558ad0565320_0;  alias, 1 drivers
v0x558ad056a890_0 .net "zalu", 0 0, L_0x558ad057db50;  1 drivers
L_0x558ad056c6a0 .part L_0x558ad04fb2e0, 0, 10;
L_0x558ad057d6a0 .part L_0x558ad04fb2e0, 8, 4;
L_0x558ad057d7d0 .part L_0x558ad04fb2e0, 4, 4;
L_0x558ad057d870 .part L_0x558ad04fb2e0, 0, 4;
L_0x558ad057d910 .part L_0x558ad04fb2e0, 4, 8;
L_0x558ad057e150 .part L_0x558ad04fb2e0, 0, 12;
L_0x558ad057e390 .part L_0x558ad04fb2e0, 10, 6;
S_0x558ad053f7a0 .scope module, "alu1" "alu" 4 19, 5 1 0, S_0x558ad0538a90;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x558ad057db50 .functor NOT 1, L_0x558ad057da20, C4<0>, C4<0>, C4<0>;
v0x558ad0540330_0 .net *"_s3", 0 0, L_0x558ad057da20;  1 drivers
v0x558ad05323e0_0 .net "a", 7 0, L_0x558ad057ce00;  alias, 1 drivers
v0x558ad05324b0_0 .net "b", 7 0, L_0x558ad057d550;  alias, 1 drivers
v0x558ad0563120_0 .net "op_alu", 2 0, v0x558ad056adc0_0;  alias, 1 drivers
v0x558ad0563200_0 .var "s", 7 0;
v0x558ad0563330_0 .net "y", 7 0, v0x558ad0563200_0;  alias, 1 drivers
v0x558ad0563410_0 .net "zero", 0 0, L_0x558ad057db50;  alias, 1 drivers
E_0x558ad0509de0 .event edge, v0x558ad0563120_0, v0x558ad05324b0_0, v0x558ad05323e0_0;
L_0x558ad057da20 .reduce/or v0x558ad0563200_0;
S_0x558ad0563570 .scope module, "banco" "regfile" 4 15, 6 4 0, S_0x558ad0538a90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x558ad05638a0_0 .net *"_s0", 31 0, L_0x558ad056c940;  1 drivers
v0x558ad05639a0_0 .net *"_s10", 5 0, L_0x558ad057cc20;  1 drivers
L_0x7f0ab3b790f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558ad0563a80_0 .net *"_s13", 1 0, L_0x7f0ab3b790f0;  1 drivers
L_0x7f0ab3b79138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x558ad0563b40_0 .net/2u *"_s14", 7 0, L_0x7f0ab3b79138;  1 drivers
v0x558ad0563c20_0 .net *"_s18", 31 0, L_0x558ad057cfd0;  1 drivers
L_0x7f0ab3b79180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558ad0563d50_0 .net *"_s21", 27 0, L_0x7f0ab3b79180;  1 drivers
L_0x7f0ab3b791c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558ad0563e30_0 .net/2u *"_s22", 31 0, L_0x7f0ab3b791c8;  1 drivers
v0x558ad0563f10_0 .net *"_s24", 0 0, L_0x558ad057d100;  1 drivers
v0x558ad0563fd0_0 .net *"_s26", 7 0, L_0x558ad057d240;  1 drivers
v0x558ad05640b0_0 .net *"_s28", 5 0, L_0x558ad057d330;  1 drivers
L_0x7f0ab3b79060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558ad0564190_0 .net *"_s3", 27 0, L_0x7f0ab3b79060;  1 drivers
L_0x7f0ab3b79210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558ad0564270_0 .net *"_s31", 1 0, L_0x7f0ab3b79210;  1 drivers
L_0x7f0ab3b79258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x558ad0564350_0 .net/2u *"_s32", 7 0, L_0x7f0ab3b79258;  1 drivers
L_0x7f0ab3b790a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558ad0564430_0 .net/2u *"_s4", 31 0, L_0x7f0ab3b790a8;  1 drivers
v0x558ad0564510_0 .net *"_s6", 0 0, L_0x558ad057ca40;  1 drivers
v0x558ad05645d0_0 .net *"_s8", 7 0, L_0x558ad057cb80;  1 drivers
v0x558ad05646b0_0 .net "clk", 0 0, v0x558ad056c370_0;  alias, 1 drivers
v0x558ad0564770_0 .net "ra1", 3 0, L_0x558ad057d6a0;  1 drivers
v0x558ad0564850_0 .net "ra2", 3 0, L_0x558ad057d7d0;  1 drivers
v0x558ad0564930_0 .net "rd1", 7 0, L_0x558ad057ce00;  alias, 1 drivers
v0x558ad05649f0_0 .net "rd2", 7 0, L_0x558ad057d550;  alias, 1 drivers
v0x558ad0564a90 .array "regb", 15 0, 7 0;
v0x558ad0564b30_0 .net "wa3", 3 0, L_0x558ad057d870;  1 drivers
v0x558ad0564c10_0 .net "wd3", 7 0, v0x558ad0566be0_0;  alias, 1 drivers
v0x558ad0564cf0_0 .net "we3", 0 0, v0x558ad056b4b0_0;  alias, 1 drivers
E_0x558ad0546c70 .event posedge, v0x558ad05646b0_0;
L_0x558ad056c940 .concat [ 4 28 0 0], L_0x558ad057d6a0, L_0x7f0ab3b79060;
L_0x558ad057ca40 .cmp/ne 32, L_0x558ad056c940, L_0x7f0ab3b790a8;
L_0x558ad057cb80 .array/port v0x558ad0564a90, L_0x558ad057cc20;
L_0x558ad057cc20 .concat [ 4 2 0 0], L_0x558ad057d6a0, L_0x7f0ab3b790f0;
L_0x558ad057ce00 .functor MUXZ 8, L_0x7f0ab3b79138, L_0x558ad057cb80, L_0x558ad057ca40, C4<>;
L_0x558ad057cfd0 .concat [ 4 28 0 0], L_0x558ad057d7d0, L_0x7f0ab3b79180;
L_0x558ad057d100 .cmp/ne 32, L_0x558ad057cfd0, L_0x7f0ab3b791c8;
L_0x558ad057d240 .array/port v0x558ad0564a90, L_0x558ad057d330;
L_0x558ad057d330 .concat [ 4 2 0 0], L_0x558ad057d7d0, L_0x7f0ab3b79210;
L_0x558ad057d550 .functor MUXZ 8, L_0x7f0ab3b79258, L_0x558ad057d240, L_0x558ad057d100, C4<>;
S_0x558ad0564eb0 .scope module, "ffz" "ffd" 4 21, 6 61 0, S_0x558ad0538a90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x558ad0565050_0 .net "carga", 0 0, v0x558ad056b640_0;  alias, 1 drivers
v0x558ad0565130_0 .net "clk", 0 0, v0x558ad056c370_0;  alias, 1 drivers
v0x558ad0565220_0 .net "d", 0 0, L_0x558ad057db50;  alias, 1 drivers
v0x558ad0565320_0 .var "q", 0 0;
v0x558ad05653c0_0 .net "reset", 0 0, v0x558ad056c520_0;  alias, 1 drivers
E_0x558ad0546a80 .event posedge, v0x558ad05653c0_0, v0x558ad05646b0_0;
S_0x558ad0565510 .scope module, "mem_prog" "memprog" 4 13, 7 3 0, S_0x558ad0538a90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x558ad04fb2e0 .functor BUFZ 16, L_0x558ad056c740, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x558ad0565750_0 .net *"_s0", 15 0, L_0x558ad056c740;  1 drivers
v0x558ad0565850_0 .net *"_s2", 11 0, L_0x558ad056c800;  1 drivers
L_0x7f0ab3b79018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558ad0565930_0 .net *"_s5", 1 0, L_0x7f0ab3b79018;  1 drivers
v0x558ad05659f0_0 .net "a", 9 0, v0x558ad0567a00_0;  alias, 1 drivers
v0x558ad0565ad0_0 .net "clk", 0 0, v0x558ad056c370_0;  alias, 1 drivers
v0x558ad0565c10 .array "mem", 1023 0, 15 0;
v0x558ad0565cd0_0 .net "rd", 15 0, L_0x558ad04fb2e0;  alias, 1 drivers
L_0x558ad056c740 .array/port v0x558ad0565c10, L_0x558ad056c800;
L_0x558ad056c800 .concat [ 10 2 0 0], v0x558ad0567a00_0, L_0x7f0ab3b79018;
S_0x558ad0565e30 .scope module, "mux_1" "mux2" 4 9, 6 50 0, S_0x558ad0538a90;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x558ad0566050 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x558ad05660f0_0 .net "d0", 9 0, L_0x558ad056c6a0;  1 drivers
v0x558ad05661d0_0 .net "d1", 9 0, L_0x558ad057dbc0;  alias, 1 drivers
v0x558ad05662b0_0 .net "s", 0 0, v0x558ad056b190_0;  alias, 1 drivers
v0x558ad0566350_0 .net "y", 9 0, L_0x558ad056c5e0;  alias, 1 drivers
L_0x558ad056c5e0 .functor MUXZ 10, L_0x558ad056c6a0, L_0x558ad057dbc0, v0x558ad056b190_0, C4<>;
S_0x558ad05664e0 .scope module, "mux_2" "mux41" 4 17, 6 122 0, S_0x558ad0538a90;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "out"
P_0x558ad05666b0 .param/l "WIDTH" 0 6 122, +C4<00000000000000000000000000001000>;
v0x558ad0566840_0 .net "a", 7 0, v0x558ad0563200_0;  alias, 1 drivers
v0x558ad0566950_0 .net "b", 7 0, L_0x558ad057d910;  1 drivers
v0x558ad0566a10_0 .net "c", 7 0, L_0x558ad057dc60;  alias, 1 drivers
o0x7f0ab3bc2cd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x558ad0566b00_0 .net "d", 7 0, o0x7f0ab3bc2cd8;  0 drivers
v0x558ad0566be0_0 .var "out", 7 0;
v0x558ad0566cf0_0 .net "s", 1 0, v0x558ad056b2d0_0;  alias, 1 drivers
E_0x558ad0546a40/0 .event edge, v0x558ad0566cf0_0, v0x558ad0566b00_0, v0x558ad0566a10_0, v0x558ad0566950_0;
E_0x558ad0546a40/1 .event edge, v0x558ad0563330_0;
E_0x558ad0546a40 .event/or E_0x558ad0546a40/0, E_0x558ad0546a40/1;
S_0x558ad0566eb0 .scope module, "mux_3" "mux2" 4 25, 6 50 0, S_0x558ad0538a90;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x558ad0567080 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x558ad0567180_0 .net "d0", 9 0, L_0x558ad056c5e0;  alias, 1 drivers
v0x558ad0567290_0 .net "d1", 9 0, v0x558ad0568130_0;  alias, 1 drivers
v0x558ad0567350_0 .net "s", 0 0, v0x558ad056b3c0_0;  alias, 1 drivers
v0x558ad0567420_0 .net "y", 9 0, L_0x558ad057dd60;  alias, 1 drivers
L_0x558ad057dd60 .functor MUXZ 10, L_0x558ad056c5e0, v0x558ad0568130_0, v0x558ad056b3c0_0, C4<>;
S_0x558ad05675b0 .scope module, "pc" "registro" 4 11, 6 38 0, S_0x558ad0538a90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x558ad0567780 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x558ad0567850_0 .net "clk", 0 0, v0x558ad056c370_0;  alias, 1 drivers
v0x558ad0567910_0 .net "d", 9 0, L_0x558ad057dd60;  alias, 1 drivers
v0x558ad0567a00_0 .var "q", 9 0;
v0x558ad0567b00_0 .net "reset", 0 0, v0x558ad056c520_0;  alias, 1 drivers
S_0x558ad0567c20 .scope module, "pila1" "pila" 4 27, 6 72 0, S_0x558ad0538a90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "push"
    .port_info 3 /INPUT 1 "pop"
    .port_info 4 /INPUT 10 "inpush"
    .port_info 5 /OUTPUT 10 "outpop"
v0x558ad0567f10_0 .net "clk", 0 0, v0x558ad056c370_0;  alias, 1 drivers
v0x558ad0567fd0_0 .net "inpush", 9 0, v0x558ad0567a00_0;  alias, 1 drivers
v0x558ad0568090 .array "mem", 7 0, 9 0;
v0x558ad0568130_0 .var "outpop", 9 0;
v0x558ad05681f0_0 .net "pop", 0 0, v0x558ad056afb0_0;  alias, 1 drivers
v0x558ad0568290_0 .net "push", 0 0, v0x558ad056b0a0_0;  alias, 1 drivers
v0x558ad0568350_0 .net "reset", 0 0, v0x558ad056c520_0;  alias, 1 drivers
v0x558ad0568440_0 .var "sp", 2 0;
E_0x558ad0567e90/0 .event edge, v0x558ad05681f0_0, v0x558ad0568290_0;
E_0x558ad0567e90/1 .event posedge, v0x558ad05653c0_0;
E_0x558ad0567e90 .event/or E_0x558ad0567e90/0, E_0x558ad0567e90/1;
S_0x558ad0568620 .scope module, "regpro1" "regprog" 4 29, 6 100 0, S_0x558ad0538a90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we4"
    .port_info 2 /INPUT 12 "wra"
    .port_info 3 /INPUT 8 "wd"
    .port_info 4 /OUTPUT 8 "rd"
L_0x558ad057dc60 .functor BUFZ 8, L_0x558ad057df20, C4<00000000>, C4<00000000>, C4<00000000>;
v0x558ad05687f0_0 .net *"_s0", 7 0, L_0x558ad057df20;  1 drivers
v0x558ad05688f0_0 .net *"_s3", 7 0, L_0x558ad057dfc0;  1 drivers
v0x558ad05689d0_0 .net *"_s4", 9 0, L_0x558ad057e060;  1 drivers
L_0x7f0ab3b792e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558ad0568a90_0 .net *"_s7", 1 0, L_0x7f0ab3b792e8;  1 drivers
v0x558ad0568b70_0 .net "clk", 0 0, v0x558ad056c370_0;  alias, 1 drivers
v0x558ad0568c60_0 .net "rd", 7 0, L_0x558ad057dc60;  alias, 1 drivers
v0x558ad0568d20 .array "regb", 255 0, 7 0;
v0x558ad0568dc0_0 .net "wd", 7 0, L_0x558ad057ce00;  alias, 1 drivers
v0x558ad0568ed0_0 .net "we4", 0 0, v0x558ad056b5a0_0;  alias, 1 drivers
v0x558ad0568f90_0 .net "wra", 11 0, L_0x558ad057e150;  1 drivers
L_0x558ad057df20 .array/port v0x558ad0568d20, L_0x558ad057e060;
L_0x558ad057dfc0 .part L_0x558ad057e150, 4, 8;
L_0x558ad057e060 .concat [ 8 2 0 0], L_0x558ad057dfc0, L_0x7f0ab3b792e8;
S_0x558ad0569110 .scope module, "sum1" "sum" 4 23, 6 30 0, S_0x558ad0538a90;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x558ad0569300_0 .net "a", 9 0, v0x558ad0567a00_0;  alias, 1 drivers
L_0x7f0ab3b792a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x558ad05693e0_0 .net "b", 9 0, L_0x7f0ab3b792a0;  1 drivers
v0x558ad05694c0_0 .net "y", 9 0, L_0x558ad057dbc0;  alias, 1 drivers
L_0x558ad057dbc0 .arith/sum 10, v0x558ad0567a00_0, L_0x7f0ab3b792a0;
S_0x558ad056aaa0 .scope module, "uc_1" "uc" 3 10, 8 1 0, S_0x558ad0538da0;
 .timescale -9 -11;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "we3"
    .port_info 4 /OUTPUT 1 "wez"
    .port_info 5 /OUTPUT 1 "s_pila"
    .port_info 6 /OUTPUT 1 "push"
    .port_info 7 /OUTPUT 1 "pop"
    .port_info 8 /OUTPUT 1 "we4"
    .port_info 9 /OUTPUT 2 "s_inm"
    .port_info 10 /OUTPUT 3 "op_alu"
v0x558ad056adc0_0 .var "op_alu", 2 0;
v0x558ad056aef0_0 .net "opcode", 5 0, L_0x558ad057e390;  alias, 1 drivers
v0x558ad056afb0_0 .var "pop", 0 0;
v0x558ad056b0a0_0 .var "push", 0 0;
v0x558ad056b190_0 .var "s_inc", 0 0;
v0x558ad056b2d0_0 .var "s_inm", 1 0;
v0x558ad056b3c0_0 .var "s_pila", 0 0;
v0x558ad056b4b0_0 .var "we3", 0 0;
v0x558ad056b5a0_0 .var "we4", 0 0;
v0x558ad056b640_0 .var "wez", 0 0;
v0x558ad056b730_0 .net "z", 0 0, v0x558ad0565320_0;  alias, 1 drivers
E_0x558ad05467f0 .event edge, v0x558ad0569bc0_0;
    .scope S_0x558ad05675b0;
T_0 ;
    %wait E_0x558ad0546a80;
    %load/vec4 v0x558ad0567b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x558ad0567a00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x558ad0567910_0;
    %assign/vec4 v0x558ad0567a00_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x558ad0565510;
T_1 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x558ad0565c10 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x558ad0563570;
T_2 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x558ad0564a90 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x558ad0563570;
T_3 ;
    %wait E_0x558ad0546c70;
    %load/vec4 v0x558ad0564cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x558ad0564c10_0;
    %load/vec4 v0x558ad0564b30_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558ad0564a90, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x558ad05664e0;
T_4 ;
    %wait E_0x558ad0546a40;
    %load/vec4 v0x558ad0566cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x558ad0566840_0;
    %assign/vec4 v0x558ad0566be0_0, 0;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x558ad0566950_0;
    %assign/vec4 v0x558ad0566be0_0, 0;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x558ad0566a10_0;
    %assign/vec4 v0x558ad0566be0_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x558ad0566b00_0;
    %assign/vec4 v0x558ad0566be0_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x558ad053f7a0;
T_5 ;
    %wait E_0x558ad0509de0;
    %load/vec4 v0x558ad0563120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x558ad0563200_0, 0, 8;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x558ad05323e0_0;
    %store/vec4 v0x558ad0563200_0, 0, 8;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x558ad05323e0_0;
    %inv;
    %store/vec4 v0x558ad0563200_0, 0, 8;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x558ad05323e0_0;
    %load/vec4 v0x558ad05324b0_0;
    %add;
    %store/vec4 v0x558ad0563200_0, 0, 8;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x558ad05323e0_0;
    %load/vec4 v0x558ad05324b0_0;
    %sub;
    %store/vec4 v0x558ad0563200_0, 0, 8;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x558ad05323e0_0;
    %load/vec4 v0x558ad05324b0_0;
    %and;
    %store/vec4 v0x558ad0563200_0, 0, 8;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x558ad05323e0_0;
    %load/vec4 v0x558ad05324b0_0;
    %or;
    %store/vec4 v0x558ad0563200_0, 0, 8;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x558ad05323e0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x558ad0563200_0, 0, 8;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x558ad05324b0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x558ad0563200_0, 0, 8;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x558ad0564eb0;
T_6 ;
    %wait E_0x558ad0546a80;
    %load/vec4 v0x558ad05653c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558ad0565320_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x558ad0565050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x558ad0565220_0;
    %assign/vec4 v0x558ad0565320_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x558ad0567c20;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x558ad0568440_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_0x558ad0567c20;
T_8 ;
    %wait E_0x558ad0567e90;
    %load/vec4 v0x558ad0568350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x558ad0568440_0, 0, 3;
T_8.0 ;
    %load/vec4 v0x558ad0568290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x558ad0567fd0_0;
    %load/vec4 v0x558ad0568440_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x558ad0568090, 4, 0;
    %load/vec4 v0x558ad0568440_0;
    %addi 1, 0, 3;
    %store/vec4 v0x558ad0568440_0, 0, 3;
T_8.2 ;
    %load/vec4 v0x558ad05681f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x558ad0568440_0;
    %subi 1, 0, 3;
    %store/vec4 v0x558ad0568440_0, 0, 3;
    %load/vec4 v0x558ad0568440_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x558ad0568090, 4;
    %store/vec4 v0x558ad0568130_0, 0, 10;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x558ad0568620;
T_9 ;
    %vpi_call 6 110 "$readmemb", "regdata.dat", v0x558ad0568d20 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x558ad0568620;
T_10 ;
    %wait E_0x558ad0546c70;
    %load/vec4 v0x558ad0568ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x558ad0568dc0_0;
    %load/vec4 v0x558ad0568f90_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558ad0568d20, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x558ad056aaa0;
T_11 ;
    %wait E_0x558ad05467f0;
    %load/vec4 v0x558ad056aef0_0;
    %dup/vec4;
    %pushi/vec4 0, 31, 6;
    %cmp/z;
    %jmp/1 T_11.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/z;
    %jmp/1 T_11.1, 4;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/z;
    %jmp/1 T_11.2, 4;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/z;
    %jmp/1 T_11.3, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/z;
    %jmp/1 T_11.4, 4;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/z;
    %jmp/1 T_11.5, 4;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/z;
    %jmp/1 T_11.6, 4;
    %dup/vec4;
    %pushi/vec4 56, 0, 6;
    %cmp/z;
    %jmp/1 T_11.7, 4;
    %dup/vec4;
    %pushi/vec4 60, 0, 6;
    %cmp/z;
    %jmp/1 T_11.8, 4;
    %jmp T_11.10;
T_11.0 ;
    %load/vec4 v0x558ad056aef0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x558ad056adc0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558ad056b640_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558ad056b2d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558ad056b4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558ad056b190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056afb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b5a0_0, 0, 1;
    %jmp T_11.10;
T_11.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558ad056b2d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558ad056b4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558ad056b190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056afb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b5a0_0, 0, 1;
    %jmp T_11.10;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056afb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b5a0_0, 0, 1;
    %jmp T_11.10;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056afb0_0, 0, 1;
    %load/vec4 v0x558ad056b730_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.11, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b190_0, 0, 1;
    %jmp T_11.12;
T_11.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558ad056b190_0, 0, 1;
T_11.12 ;
    %jmp T_11.10;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056afb0_0, 0, 1;
    %load/vec4 v0x558ad056b730_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.13, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b190_0, 0, 1;
    %jmp T_11.14;
T_11.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558ad056b190_0, 0, 1;
T_11.14 ;
    %jmp T_11.10;
T_11.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558ad056b190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558ad056b0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056afb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b5a0_0, 0, 1;
    %jmp T_11.10;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558ad056afb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b0a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558ad056b3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b5a0_0, 0, 1;
    %jmp T_11.10;
T_11.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558ad056b190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558ad056b4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b5a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x558ad056b2d0_0, 0, 2;
    %jmp T_11.10;
T_11.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558ad056b190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056b640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558ad056b5a0_0, 0, 1;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x558ad0540720;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558ad056c370_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056c370_0, 0, 1;
    %delay 3000, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x558ad0540720;
T_13 ;
    %vpi_call 2 23 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558ad056c520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558ad056c520_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x558ad0540720;
T_14 ;
    %delay 54000, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
