Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: cpu_16bit_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu_16bit_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu_16bit_top"
Output Format                      : NGC
Target Device                      : xc3s1200e-5-fg320

---- Source Options
Top Module Name                    : cpu_16bit_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"Y:/Desktop/desptop/CPU_MIPS"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/alu_defination.vhd" in Library work.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/components.vhd" in Library work.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/Muxpc.vhd" in Library work.
Architecture behavioral of Entity muxpc is up to date.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/pc.vhd" in Library work.
Architecture behavioral of Entity pc is up to date.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/IFID_Reg.vhd" in Library work.
Architecture behavioral of Entity ifid_reg is up to date.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/registers.vhd" in Library work.
Architecture behavioral of Entity registers is up to date.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/ctrl_unit.vhd" in Library work.
Entity <ctrl_unit> compiled.
Entity <ctrl_unit> (Architecture <behavioral>) compiled.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/equal_unit.vhd" in Library work.
Architecture behavioral of Entity equal_unit is up to date.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/IDEX_Reg.vhd" in Library work.
Architecture behavioral of Entity idex_reg is up to date.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/Muxa.vhd" in Library work.
Architecture behavioral of Entity muxa is up to date.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/Muxb.vhd" in Library work.
Architecture behavioral of Entity muxb is up to date.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/EXMEM_Reg.vhd" in Library work.
Architecture behavioral of Entity exmem_reg is up to date.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/MEMWB_Reg.vhd" in Library work.
Architecture behavioral of Entity memwb_reg is up to date.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/bypass_unit.vhd" in Library work.
Architecture behavioral of Entity bypass_unit is up to date.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/hazard_unit.vhd" in Library work.
Architecture behavioral of Entity hazard_unit is up to date.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/memory.vhd" in Library work.
Architecture behavioral of Entity mymemory is up to date.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/alu.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/Adder.vhd" in Library work.
Architecture behavioral of Entity adder is up to date.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/cpu_16bit_top.vhd" in Library work.
Architecture behavioral of Entity cpu_16bit_top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <cpu_16bit_top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Muxpc> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IFID_Reg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <registers> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ctrl_unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <equal_unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IDEX_Reg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Muxa> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Muxb> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <EXMEM_Reg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MEMWB_Reg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bypass_unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <hazard_unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mymemory> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Adder> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpu_16bit_top> in library <work> (Architecture <behavioral>).
Entity <cpu_16bit_top> analyzed. Unit <cpu_16bit_top> generated.

Analyzing Entity <Muxpc> in library <work> (Architecture <behavioral>).
Entity <Muxpc> analyzed. Unit <Muxpc> generated.

Analyzing Entity <PC> in library <work> (Architecture <behavioral>).
Entity <PC> analyzed. Unit <PC> generated.

Analyzing Entity <IFID_Reg> in library <work> (Architecture <behavioral>).
Entity <IFID_Reg> analyzed. Unit <IFID_Reg> generated.

Analyzing Entity <registers> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "//mac/home/Desktop/desptop/CPU_MIPS/registers.vhd" line 51: Mux is complete : default of case is discarded
INFO:Xst:1561 - "//mac/home/Desktop/desptop/CPU_MIPS/registers.vhd" line 75: Mux is complete : default of case is discarded
INFO:Xst:1561 - "//mac/home/Desktop/desptop/CPU_MIPS/registers.vhd" line 93: Mux is complete : default of case is discarded
Entity <registers> analyzed. Unit <registers> generated.

Analyzing Entity <ctrl_unit> in library <work> (Architecture <behavioral>).
Entity <ctrl_unit> analyzed. Unit <ctrl_unit> generated.

Analyzing Entity <equal_unit> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//mac/home/Desktop/desptop/CPU_MIPS/equal_unit.vhd" line 45: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rs_alu>, <rs_mem>
Entity <equal_unit> analyzed. Unit <equal_unit> generated.

Analyzing Entity <IDEX_Reg> in library <work> (Architecture <behavioral>).
Entity <IDEX_Reg> analyzed. Unit <IDEX_Reg> generated.

Analyzing Entity <Muxa> in library <work> (Architecture <behavioral>).
Entity <Muxa> analyzed. Unit <Muxa> generated.

Analyzing Entity <Muxb> in library <work> (Architecture <behavioral>).
Entity <Muxb> analyzed. Unit <Muxb> generated.

Analyzing Entity <EXMEM_Reg> in library <work> (Architecture <behavioral>).
Entity <EXMEM_Reg> analyzed. Unit <EXMEM_Reg> generated.

Analyzing Entity <MEMWB_Reg> in library <work> (Architecture <behavioral>).
Entity <MEMWB_Reg> analyzed. Unit <MEMWB_Reg> generated.

Analyzing Entity <bypass_unit> in library <work> (Architecture <behavioral>).
Entity <bypass_unit> analyzed. Unit <bypass_unit> generated.

Analyzing Entity <hazard_unit> in library <work> (Architecture <behavioral>).
Entity <hazard_unit> analyzed. Unit <hazard_unit> generated.

Analyzing Entity <mymemory> in library <work> (Architecture <behavioral>).
Entity <mymemory> analyzed. Unit <mymemory> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <Adder> in library <work> (Architecture <behavioral>).
Entity <Adder> analyzed. Unit <Adder> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Muxpc>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/Muxpc.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <pc_out>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <Muxpc> synthesized.


Synthesizing Unit <PC>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/pc.vhd".
    Found 16-bit register for signal <PC_out>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <PC> synthesized.


Synthesizing Unit <IFID_Reg>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/IFID_Reg.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <PCNext_out>.
    Found 16-bit register for signal <Instruction_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <IFID_Reg> synthesized.


Synthesizing Unit <registers>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/registers.vhd".
WARNING:Xst:646 - Signal <reg_num> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 16-bit latch for signal <IH>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <R0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <R1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <R2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <R3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <R4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <R5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <R6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <R7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <T>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <RA>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <SP>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 16-bit 8-to-1 multiplexer for signal <outB>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <registers> synthesized.


Synthesizing Unit <ctrl_unit>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/ctrl_unit.vhd".
WARNING:Xst:737 - Found 4-bit latch for signal <rega>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 3-bit latch for signal <RegWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 4-bit latch for signal <ALUOp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 16-bit latch for signal <immediate>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 3-bit latch for signal <RegDist>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUsrc>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <ctrl_unit> synthesized.


Synthesizing Unit <equal_unit>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/equal_unit.vhd".
    Found 4x2-bit ROM for signal <pc_src$mux0002> created at line 92.
    Found 3-bit comparator equal for signal <real_object_regData$cmp_eq0001> created at line 35.
    Found 3-bit comparator equal for signal <real_object_regData$cmp_eq0003> created at line 33.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Comparator(s).
Unit <equal_unit> synthesized.


Synthesizing Unit <IDEX_Reg>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/IDEX_Reg.vhd".
    Found 3-bit register for signal <out_RegDist>.
    Found 16-bit register for signal <out_rega>.
    Found 16-bit register for signal <out_regb>.
    Found 1-bit register for signal <out_ALUsrc>.
    Found 3-bit register for signal <out_RegWrite>.
    Found 1-bit register for signal <out_MemWrite>.
    Found 4-bit register for signal <out_ALUOp>.
    Found 1-bit register for signal <out_MemtoReg>.
    Found 16-bit register for signal <out_immediate>.
    Found 4-bit register for signal <out_rs>.
    Found 3-bit register for signal <out_rt>.
    Found 1-bit register for signal <out_MemRead>.
    Summary:
	inferred  69 D-type flip-flop(s).
Unit <IDEX_Reg> synthesized.


Synthesizing Unit <Muxa>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/Muxa.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <src_out>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <Muxa> synthesized.


Synthesizing Unit <Muxb>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/Muxb.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <reg_out>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <Muxb> synthesized.


Synthesizing Unit <EXMEM_Reg>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/EXMEM_Reg.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <out_RegDist>.
    Found 3-bit register for signal <out_RegWrite>.
    Found 1-bit register for signal <out_MemWrite>.
    Found 1-bit register for signal <out_MemtoReg>.
    Found 1-bit register for signal <out_MemRead>.
    Found 16-bit register for signal <out_alu_data>.
    Found 16-bit register for signal <out_regdata>.
    Summary:
	inferred  41 D-type flip-flop(s).
Unit <EXMEM_Reg> synthesized.


Synthesizing Unit <MEMWB_Reg>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/MEMWB_Reg.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <out_RegDist>.
    Found 3-bit register for signal <out_RegWrite>.
    Found 16-bit register for signal <out_memdata>.
    Found 16-bit register for signal <out_data>.
    Summary:
	inferred  38 D-type flip-flop(s).
Unit <MEMWB_Reg> synthesized.


Synthesizing Unit <bypass_unit>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/bypass_unit.vhd".
WARNING:Xst:647 - Input <alusrc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit comparator equal for signal <forwarda$cmp_eq0001> created at line 23.
    Found 3-bit comparator equal for signal <forwarda$cmp_eq0005> created at line 24.
    Found 3-bit comparator equal for signal <forwardb$cmp_eq0000> created at line 33.
    Found 3-bit comparator equal for signal <forwardb$cmp_eq0001> created at line 34.
    Summary:
	inferred   4 Comparator(s).
Unit <bypass_unit> synthesized.


Synthesizing Unit <hazard_unit>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/hazard_unit.vhd".
    Found 3-bit comparator equal for signal <pc_write$cmp_eq0000> created at line 23.
    Found 3-bit comparator equal for signal <pc_write$cmp_eq0001> created at line 26.
    Summary:
	inferred   2 Comparator(s).
Unit <hazard_unit> synthesized.


Synthesizing Unit <mymemory>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/memory.vhd".
    Found 16-bit tristate buffer for signal <data_1>.
    Found 16-bit tristate buffer for signal <data_2>.
    Summary:
	inferred  32 Tristate(s).
Unit <mymemory> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/alu.vhd".
    Found 16-bit addsub for signal <fout$addsub0000>.
    Found 16-bit comparator equal for signal <fout$cmp_eq0012> created at line 32.
    Found 16-bit comparator greatequal for signal <fout$cmp_ge0000> created at line 40.
    Found 16-bit shifter rotate left for signal <fout$shift0007> created at line 30.
    Found 16-bit shifter logical left for signal <fout$shift0008> created at line 27.
    Found 16-bit shifter logical right for signal <fout$shift0009> created at line 28.
    Found 16-bit shifter arithmetic right for signal <fout$shift0010> created at line 29.
    Found 16-bit xor2 for signal <fout$xor0000> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   4 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <Adder>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/Adder.vhd".
    Found 16-bit adder for signal <res>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Adder> synthesized.


Synthesizing Unit <cpu_16bit_top>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/cpu_16bit_top.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk50> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <temp1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk1M> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MeMWB_Memdata> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <MEMWB_MemtoReg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <HD_IFFlush> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <clk10>.
    Found 30-bit up counter for signal <count10>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <cpu_16bit_top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x2-bit ROM                                           : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 2
 16-bit addsub                                         : 1
# Counters                                             : 1
 30-bit up counter                                     : 1
# Registers                                            : 27
 1-bit register                                        : 8
 16-bit register                                       : 10
 3-bit register                                        : 7
 4-bit register                                        : 2
# Latches                                              : 18
 1-bit latch                                           : 2
 16-bit latch                                          : 12
 3-bit latch                                           : 2
 4-bit latch                                           : 2
# Comparators                                          : 10
 16-bit comparator equal                               : 1
 16-bit comparator greatequal                          : 1
 3-bit comparator equal                                : 8
# Multiplexers                                         : 4
 16-bit 4-to-1 multiplexer                             : 3
 16-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 4
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 16-bit shifter rotate left                            : 1
# Tristates                                            : 2
 16-bit tristate buffer                                : 2
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x2-bit ROM                                           : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 2
 16-bit addsub                                         : 1
# Counters                                             : 1
 30-bit up counter                                     : 1
# Registers                                            : 197
 Flip-Flops                                            : 197
# Latches                                              : 18
 1-bit latch                                           : 2
 16-bit latch                                          : 12
 3-bit latch                                           : 2
 4-bit latch                                           : 2
# Comparators                                          : 10
 16-bit comparator equal                               : 1
 16-bit comparator greatequal                          : 1
 3-bit comparator equal                                : 8
# Multiplexers                                         : 4
 16-bit 4-to-1 multiplexer                             : 3
 16-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 4
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 16-bit shifter rotate left                            : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit ALU : the following signal(s) form a combinatorial loop: fout_shift0006<15>.

Optimizing unit <cpu_16bit_top> ...

Optimizing unit <PC> ...

Optimizing unit <IFID_Reg> ...

Optimizing unit <equal_unit> ...

Optimizing unit <IDEX_Reg> ...

Optimizing unit <EXMEM_Reg> ...

Optimizing unit <MEMWB_Reg> ...

Optimizing unit <ALU> ...

Optimizing unit <registers> ...

Optimizing unit <ctrl_unit> ...
WARNING:Xst:2677 - Node <u13/out_memdata_15> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_memdata_14> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_memdata_13> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_memdata_12> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_memdata_11> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_memdata_10> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_memdata_9> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_memdata_8> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_memdata_7> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_memdata_6> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_memdata_5> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_memdata_4> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_memdata_3> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_memdata_2> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_memdata_1> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_memdata_0> of sequential type is unconnected in block <cpu_16bit_top>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <u6/out_MemtoReg> in Unit <cpu_16bit_top> is equivalent to the following FF/Latch, which will be removed : <u6/out_MemRead> 
INFO:Xst:2261 - The FF/Latch <u9/out_MemtoReg> in Unit <cpu_16bit_top> is equivalent to the following FF/Latch, which will be removed : <u9/out_MemRead> 
Found area constraint ratio of 100 (+ 5) on block cpu_16bit_top, actual ratio is 8.
FlipFlop u6/out_rt_0 has been replicated 2 time(s)
FlipFlop u6/out_rt_1 has been replicated 1 time(s)
FlipFlop u9/out_RegWrite_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 213
 Flip-Flops                                            : 213

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cpu_16bit_top.ngr
Top Level Output File Name         : cpu_16bit_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 129

Cell Usage :
# BELS                             : 1738
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 44
#      LUT2                        : 55
#      LUT2_D                      : 5
#      LUT2_L                      : 23
#      LUT3                        : 446
#      LUT3_D                      : 16
#      LUT3_L                      : 29
#      LUT4                        : 684
#      LUT4_D                      : 48
#      LUT4_L                      : 85
#      MUXCY                       : 106
#      MUXF5                       : 97
#      MUXF6                       : 16
#      VCC                         : 1
#      XORCY                       : 78
# FlipFlops/Latches                : 421
#      FD                          : 63
#      FDC                         : 67
#      FDCE                        : 16
#      FDE                         : 17
#      FDP                         : 4
#      FDR                         : 30
#      FDRE                        : 15
#      FDSE                        : 1
#      LD                          : 31
#      LDE                         : 1
#      LDE_1                       : 176
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 110
#      IBUF                        : 4
#      IOBUF                       : 32
#      OBUF                        : 74
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-5 

 Number of Slices:                      769  out of   8672     8%  
 Number of Slice Flip Flops:            421  out of  17344     2%  
 Number of 4 input LUTs:               1439  out of  17344     8%  
 Number of IOs:                         129
 Number of bonded IOBs:                 111  out of    250    44%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------+-------------------------+-------+
Clock Signal                                 | Clock buffer(FF name)   | Load  |
---------------------------------------------+-------------------------+-------+
clk11                                        | BUFGP                   | 31    |
clk101                                       | BUFG                    | 358   |
u4/T_cmp_eq0000(u4/T_cmp_eq00001:O)          | NONE(*)(u4/T)           | 1     |
u5/immediate_not0001(u5/immediate_not00011:O)| NONE(*)(u5/immediate_15)| 17    |
u5/rega_not0001(u5/rega_not0001:O)           | NONE(*)(u5/rega_3)      | 10    |
u5/ALUOp_not0001(u5/ALUOp_not0001_f5:O)      | NONE(*)(u5/ALUOp_3)     | 4     |
---------------------------------------------+-------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
HD_Ctrl_Flush(u10/ctrl_clear1:O)   | NONE(u6/out_ALUOp_0)   | 71    |
u2/rst_inv(u2/rst_inv1_INV_0:O)    | NONE(u2/PC_out_0)      | 16    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 17.675ns (Maximum Frequency: 56.577MHz)
   Minimum input arrival time before clock: 9.430ns
   Maximum output required time after clock: 9.587ns
   Maximum combinational path delay: 5.631ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk11'
  Clock period: 4.527ns (frequency: 220.894MHz)
  Total number of paths / destination ports: 1396 / 62
-------------------------------------------------------------------------
Delay:               4.527ns (Levels of Logic = 9)
  Source:            count10_7 (FF)
  Destination:       count10_0 (FF)
  Source Clock:      clk11 rising
  Destination Clock: clk11 rising

  Data Path: count10_7 to count10_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  count10_7 (count10_7)
     LUT2:I0->O            1   0.612   0.000  count10_cmp_eq0000_wg_lut<0> (count10_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  count10_cmp_eq0000_wg_cy<0> (count10_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  count10_cmp_eq0000_wg_cy<1> (count10_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  count10_cmp_eq0000_wg_cy<2> (count10_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  count10_cmp_eq0000_wg_cy<3> (count10_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  count10_cmp_eq0000_wg_cy<4> (count10_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  count10_cmp_eq0000_wg_cy<5> (count10_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  count10_cmp_eq0000_wg_cy<6> (count10_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          31   0.289   1.073  count10_cmp_eq0000_wg_cy<7> (count10_cmp_eq0000)
     FDR:R                     0.795          count10_0
    ----------------------------------------
    Total                      4.527ns (2.923ns logic, 1.605ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk101'
  Clock period: 17.675ns (frequency: 56.577MHz)
  Total number of paths / destination ports: 4277049 / 551
-------------------------------------------------------------------------
Delay:               17.675ns (Levels of Logic = 21)
  Source:            u6/out_rs_0 (FF)
  Destination:       u2/PC_out_15 (FF)
  Source Clock:      clk101 rising
  Destination Clock: clk101 rising

  Data Path: u6/out_rs_0 to u2/PC_out_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.651  u6/out_rs_0 (u6/out_rs_0)
     LUT4_D:I0->O          2   0.612   0.410  u14/forwarda_or000055_SW0 (N304)
     LUT4:I2->O           16   0.612   0.909  u14/forwarda_or000055_1 (u14/forwarda_or0000551)
     LUT3_D:I2->O         17   0.612   0.896  u14/forwarda_or0000105_1 (u14/forwarda_or0000105)
     LUT4:I3->O           13   0.612   0.866  u7/Mmux_src_out24 (EX_Muxa_oprandA<1>)
     LUT4:I2->O            1   0.612   0.000  u15/Mcompar_fout_cmp_eq0012_lut<0> (u15/Mcompar_fout_cmp_eq0012_lut<0>)
     MUXCY:S->O            1   0.404   0.000  u15/Mcompar_fout_cmp_eq0012_cy<0> (u15/Mcompar_fout_cmp_eq0012_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  u15/Mcompar_fout_cmp_eq0012_cy<1> (u15/Mcompar_fout_cmp_eq0012_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  u15/Mcompar_fout_cmp_eq0012_cy<2> (u15/Mcompar_fout_cmp_eq0012_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  u15/Mcompar_fout_cmp_eq0012_cy<3> (u15/Mcompar_fout_cmp_eq0012_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  u15/Mcompar_fout_cmp_eq0012_cy<4> (u15/Mcompar_fout_cmp_eq0012_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  u15/Mcompar_fout_cmp_eq0012_cy<5> (u15/Mcompar_fout_cmp_eq0012_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  u15/Mcompar_fout_cmp_eq0012_cy<6> (u15/Mcompar_fout_cmp_eq0012_cy<6>)
     MUXCY:CI->O           2   0.399   0.383  u15/Mcompar_fout_cmp_eq0012_cy<7> (u15/Mcompar_fout_cmp_eq0012_cy<7>)
     LUT4:I3->O            1   0.612   0.387  u15/fout<15>4_SW0 (N711)
     LUT4_D:I2->O         14   0.612   1.002  u15/fout<15>4 (u15/N47)
     LUT4:I0->O            3   0.612   0.603  u15/fout<8>157 (EX_ALU_res<8>)
     LUT4:I0->O            1   0.612   0.360  u12/pc_src_cmp_eq0002257_SW0_SW0 (N795)
     LUT4_L:I3->LO         1   0.612   0.103  u12/pc_src_cmp_eq0002257 (u12/pc_src_cmp_eq0002257)
     LUT4:I3->O            1   0.612   0.360  u12/pc_src_cmp_eq0002335 (u12/pc_src_cmp_eq0002)
     LUT4_D:I3->O         15   0.612   0.894  u12/pc_src<0>130 (ED_pcsrc<0>)
     LUT3:I2->O            1   0.612   0.000  u1/Mmux_pc_out679 (IF_Mux_addr<10>)
     FDCE:D                    0.268          u2/PC_out_10
    ----------------------------------------
    Total                     17.675ns (9.850ns logic, 7.824ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk101'
  Total number of paths / destination ports: 336 / 48
-------------------------------------------------------------------------
Offset:              9.430ns (Levels of Logic = 8)
  Source:            data_1<13> (PAD)
  Destination:       u2/PC_out_15 (FF)
  Destination Clock: clk101 rising

  Data Path: data_1<13> to u2/PC_out_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.106   0.387  data_1_13_IOBUF (N242)
     LUT3:I2->O            3   0.612   0.603  u13/out_data_mux0001<13>1 (memdata_to_equal_unit<13>)
     LUT4:I0->O            1   0.612   0.509  u12/pc_src_cmp_eq000240 (u12/pc_src_cmp_eq000240)
     LUT4:I0->O            1   0.612   0.509  u12/pc_src_cmp_eq000242 (u12/pc_src_cmp_eq000242)
     LUT4:I0->O            1   0.612   0.509  u12/pc_src_cmp_eq0002218 (u12/pc_src_cmp_eq0002218)
     LUT4:I0->O            1   0.612   0.360  u12/pc_src_cmp_eq0002335 (u12/pc_src_cmp_eq0002)
     LUT4_D:I3->O         15   0.612   0.894  u12/pc_src<0>130 (ED_pcsrc<0>)
     LUT3:I2->O            1   0.612   0.000  u1/Mmux_pc_out679 (IF_Mux_addr<10>)
     FDCE:D                    0.268          u2/PC_out_10
    ----------------------------------------
    Total                      9.430ns (5.658ns logic, 3.772ns route)
                                       (60.0% logic, 40.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk101'
  Total number of paths / destination ports: 844 / 71
-------------------------------------------------------------------------
Offset:              9.587ns (Levels of Logic = 5)
  Source:            u9/out_alu_data_15 (FF)
  Destination:       data_1<1> (PAD)
  Source Clock:      clk101 rising

  Data Path: u9/out_alu_data_15 to data_1<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              42   0.514   1.106  u9/out_alu_data_15 (u9/out_alu_data_15)
     LUT4:I2->O            1   0.612   0.509  memory0/data_1_cmp_eq000017 (memory0/data_1_cmp_eq000017)
     LUT4:I0->O           19   0.612   0.952  memory0/data_1_cmp_eq0000158 (memory0/en_1_and0000)
     LUT3:I2->O            2   0.612   0.532  memory0/data_1_mux0001<0>11 (N5)
     LUT3:I0->O            1   0.612   0.357  memory0/data_1_mux0001<1>1 (data_1_1_IOBUF)
     IOBUF:I->IO               3.169          data_1_1_IOBUF (data_1<1>)
    ----------------------------------------
    Total                      9.587ns (6.131ns logic, 3.456ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk11'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              5.779ns (Levels of Logic = 3)
  Source:            clk10 (FF)
  Destination:       wrn (PAD)
  Source Clock:      clk11 rising

  Data Path: clk10 to wrn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.514   0.849  clk10 (clk101)
     LUT4:I0->O            1   0.612   0.000  memory0/wrn1 (memory0/wrn)
     MUXF5:I1->O           1   0.278   0.357  memory0/wrn_f5 (wrn_OBUF)
     OBUF:I->O                 3.169          wrn_OBUF (wrn)
    ----------------------------------------
    Total                      5.779ns (4.573ns logic, 1.206ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               5.631ns (Levels of Logic = 3)
  Source:            data_ready (PAD)
  Destination:       data_1<1> (PAD)

  Data Path: data_ready to data_1<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.387  data_ready_IBUF (data_ready_IBUF)
     LUT3:I2->O            1   0.612   0.357  memory0/data_1_mux0001<1>1 (data_1_1_IOBUF)
     IOBUF:I->IO               3.169          data_1_1_IOBUF (data_1<1>)
    ----------------------------------------
    Total                      5.631ns (4.887ns logic, 0.744ns route)
                                       (86.8% logic, 13.2% route)

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 21.89 secs
 
--> 

Total memory usage is 319664 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   50 (   0 filtered)
Number of infos    :   13 (   0 filtered)

