{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576892608083 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576892608085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 09:43:27 2019 " "Processing started: Sat Dec 21 09:43:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576892608085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576892608085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUlap -c CPUlap " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUlap -c CPUlap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576892608085 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1576892609282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lap/downloads/quartus/projects/cpu/zlap/zlap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/zlap/zlap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Zlap-struct " "Found design unit 1: Zlap-struct" {  } { { "../Zlap/Zlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/Zlap/Zlap.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892610116 ""} { "Info" "ISGN_ENTITY_NAME" "1 Zlap " "Found entity 1: Zlap" {  } { { "../Zlap/Zlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/Zlap/Zlap.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892610116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576892610116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lap/downloads/quartus/projects/cpu/smlap/smlap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/smlap/smlap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SMlap-struct " "Found design unit 1: SMlap-struct" {  } { { "../SMlap/SMlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SMlap/SMlap.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892610120 ""} { "Info" "ISGN_ENTITY_NAME" "1 SMlap " "Found entity 1: SMlap" {  } { { "../SMlap/SMlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SMlap/SMlap.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892610120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576892610120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lap/downloads/quartus/projects/cpu/shflap/shflap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/shflap/shflap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHFlap-struct " "Found design unit 1: SHFlap-struct" {  } { { "../SHFlap/SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SHFlap/SHFlap.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892610125 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHFlap " "Found entity 1: SHFlap" {  } { { "../SHFlap/SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SHFlap/SHFlap.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892610125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576892610125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lap/downloads/quartus/projects/cpu/seletlap/selectlap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/seletlap/selectlap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SELECTlap-struct " "Found design unit 1: SELECTlap-struct" {  } { { "../SELETlap/SELECTlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SELETlap/SELECTlap.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892610129 ""} { "Info" "ISGN_ENTITY_NAME" "1 SELECTlap " "Found entity 1: SELECTlap" {  } { { "../SELETlap/SELECTlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SELETlap/SELECTlap.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892610129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576892610129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lap/downloads/quartus/projects/cpu/reglap/reglap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/reglap/reglap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGlap-struct " "Found design unit 1: REGlap-struct" {  } { { "../REGlap/REGlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/REGlap/REGlap.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892610135 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGlap " "Found entity 1: REGlap" {  } { { "../REGlap/REGlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/REGlap/REGlap.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892610135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576892610135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lap/downloads/quartus/projects/cpu/ramlap/ramlap.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/ramlap/ramlap.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAMlap " "Found entity 1: RAMlap" {  } { { "../RAMlap/RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892610139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576892610139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lap/downloads/quartus/projects/cpu/pclap/pclap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/pclap/pclap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PClap-struct " "Found design unit 1: PClap-struct" {  } { { "../PClap/PClap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/PClap/PClap.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892610144 ""} { "Info" "ISGN_ENTITY_NAME" "1 PClap " "Found entity 1: PClap" {  } { { "../PClap/PClap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/PClap/PClap.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892610144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576892610144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lap/downloads/quartus/projects/cpu/order/order.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/order/order.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 order-struct " "Found design unit 1: order-struct" {  } { { "../order/order.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/order/order.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892610150 ""} { "Info" "ISGN_ENTITY_NAME" "1 order " "Found entity 1: order" {  } { { "../order/order.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/order/order.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892610150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576892610150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lap/downloads/quartus/projects/cpu/irlap/irlap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/irlap/irlap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IRlap-struct " "Found design unit 1: IRlap-struct" {  } { { "../IRlap/IRlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/IRlap/IRlap.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892610155 ""} { "Info" "ISGN_ENTITY_NAME" "1 IRlap " "Found entity 1: IRlap" {  } { { "../IRlap/IRlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/IRlap/IRlap.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892610155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576892610155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lap/downloads/quartus/projects/cpu/execute/execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/execute/execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute-struct " "Found design unit 1: execute-struct" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892610160 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892610160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576892610160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lap/downloads/quartus/projects/cpu/clap/clap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/clap/clap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clap-struct " "Found design unit 1: Clap-struct" {  } { { "../Clap/Clap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/Clap/Clap.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892610165 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clap " "Found entity 1: Clap" {  } { { "../Clap/Clap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/Clap/Clap.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892610165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576892610165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lap/downloads/quartus/projects/cpu/alulap/alulap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lap/downloads/quartus/projects/cpu/alulap/alulap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUlap-struct " "Found design unit 1: ALUlap-struct" {  } { { "../ALUlap/ALUlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/ALUlap/ALUlap.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892610170 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUlap " "Found entity 1: ALUlap" {  } { { "../ALUlap/ALUlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/ALUlap/ALUlap.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892610170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576892610170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpulap.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpulap.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPUlap " "Found entity 1: CPUlap" {  } { { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892610175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576892610175 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPUlap " "Elaborating entity \"CPUlap\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576892610545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SMlap SMlap:inst9 " "Elaborating entity \"SMlap\" for hierarchy \"SMlap:inst9\"" {  } { { "CPUlap.bdf" "inst9" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { -96 1304 1440 -16 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892610550 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp SMlap.vhd(22) " "VHDL Process Statement warning at SMlap.vhd(22): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SMlap/SMlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SMlap/SMlap.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610554 "|CPUlap|SMlap:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute execute:inst5 " "Elaborating entity \"execute\" for hierarchy \"execute:inst5\"" {  } { { "CPUlap.bdf" "inst5" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { -96 1792 2016 304 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892610555 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SM execute.vhd(30) " "VHDL Process Statement warning at execute.vhd(30): signal \"SM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610560 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JC execute.vhd(30) " "VHDL Process Statement warning at execute.vhd(30): signal \"JC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610560 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C execute.vhd(30) " "VHDL Process Statement warning at execute.vhd(30): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610560 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JZ execute.vhd(30) " "VHDL Process Statement warning at execute.vhd(30): signal \"JZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610560 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z execute.vhd(30) " "VHDL Process Statement warning at execute.vhd(30): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610561 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JMP execute.vhd(31) " "VHDL Process Statement warning at execute.vhd(31): signal \"JMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610561 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JC execute.vhd(31) " "VHDL Process Statement warning at execute.vhd(31): signal \"JC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610561 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C execute.vhd(31) " "VHDL Process Statement warning at execute.vhd(31): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610561 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JZ execute.vhd(31) " "VHDL Process Statement warning at execute.vhd(31): signal \"JZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610561 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z execute.vhd(31) " "VHDL Process Statement warning at execute.vhd(31): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610561 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SM execute.vhd(31) " "VHDL Process Statement warning at execute.vhd(31): signal \"SM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610561 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADD execute.vhd(35) " "VHDL Process Statement warning at execute.vhd(35): signal \"ADD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610561 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB execute.vhd(35) " "VHDL Process Statement warning at execute.vhd(35): signal \"SUB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610561 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AND0 execute.vhd(35) " "VHDL Process Statement warning at execute.vhd(35): signal \"AND0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610561 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OR0 execute.vhd(35) " "VHDL Process Statement warning at execute.vhd(35): signal \"OR0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610561 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NOT0 execute.vhd(35) " "VHDL Process Statement warning at execute.vhd(35): signal \"NOT0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610561 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MOVA execute.vhd(40) " "VHDL Process Statement warning at execute.vhd(40): signal \"MOVA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610561 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MOVC execute.vhd(40) " "VHDL Process Statement warning at execute.vhd(40): signal \"MOVC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610561 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADD execute.vhd(40) " "VHDL Process Statement warning at execute.vhd(40): signal \"ADD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610562 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB execute.vhd(40) " "VHDL Process Statement warning at execute.vhd(40): signal \"SUB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610562 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AND0 execute.vhd(40) " "VHDL Process Statement warning at execute.vhd(40): signal \"AND0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610562 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OR0 execute.vhd(40) " "VHDL Process Statement warning at execute.vhd(40): signal \"OR0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610562 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NOT0 execute.vhd(40) " "VHDL Process Statement warning at execute.vhd(40): signal \"NOT0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610562 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SHR execute.vhd(40) " "VHDL Process Statement warning at execute.vhd(40): signal \"SHR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610562 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SHL execute.vhd(40) " "VHDL Process Statement warning at execute.vhd(40): signal \"SHL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610562 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN0 execute.vhd(40) " "VHDL Process Statement warning at execute.vhd(40): signal \"IN0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610562 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SM execute.vhd(41) " "VHDL Process Statement warning at execute.vhd(41): signal \"SM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610562 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MOVC execute.vhd(41) " "VHDL Process Statement warning at execute.vhd(41): signal \"MOVC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610562 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JMP execute.vhd(41) " "VHDL Process Statement warning at execute.vhd(41): signal \"JMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610562 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C execute.vhd(41) " "VHDL Process Statement warning at execute.vhd(41): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610562 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JC execute.vhd(41) " "VHDL Process Statement warning at execute.vhd(41): signal \"JC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610562 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z execute.vhd(41) " "VHDL Process Statement warning at execute.vhd(41): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610562 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JZ execute.vhd(41) " "VHDL Process Statement warning at execute.vhd(41): signal \"JZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610563 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MOVB execute.vhd(42) " "VHDL Process Statement warning at execute.vhd(42): signal \"MOVB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610564 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MOVA execute.vhd(43) " "VHDL Process Statement warning at execute.vhd(43): signal \"MOVA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610564 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MOVB execute.vhd(43) " "VHDL Process Statement warning at execute.vhd(43): signal \"MOVB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610564 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADD execute.vhd(43) " "VHDL Process Statement warning at execute.vhd(43): signal \"ADD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610564 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB execute.vhd(43) " "VHDL Process Statement warning at execute.vhd(43): signal \"SUB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610564 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AND0 execute.vhd(43) " "VHDL Process Statement warning at execute.vhd(43): signal \"AND0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610564 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OR0 execute.vhd(43) " "VHDL Process Statement warning at execute.vhd(43): signal \"OR0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610564 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NOT0 execute.vhd(43) " "VHDL Process Statement warning at execute.vhd(43): signal \"NOT0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610564 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SHL execute.vhd(43) " "VHDL Process Statement warning at execute.vhd(43): signal \"SHL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610564 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SHR execute.vhd(43) " "VHDL Process Statement warning at execute.vhd(43): signal \"SHR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610564 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUT0 execute.vhd(43) " "VHDL Process Statement warning at execute.vhd(43): signal \"OUT0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610564 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADD execute.vhd(44) " "VHDL Process Statement warning at execute.vhd(44): signal \"ADD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610564 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB execute.vhd(44) " "VHDL Process Statement warning at execute.vhd(44): signal \"SUB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610564 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AND0 execute.vhd(44) " "VHDL Process Statement warning at execute.vhd(44): signal \"AND0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610564 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OR0 execute.vhd(44) " "VHDL Process Statement warning at execute.vhd(44): signal \"OR0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610564 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NOT0 execute.vhd(44) " "VHDL Process Statement warning at execute.vhd(44): signal \"NOT0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610564 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SHR execute.vhd(44) " "VHDL Process Statement warning at execute.vhd(44): signal \"SHR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610564 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SHL execute.vhd(44) " "VHDL Process Statement warning at execute.vhd(44): signal \"SHL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610564 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SM execute.vhd(44) " "VHDL Process Statement warning at execute.vhd(44): signal \"SM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610564 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SHR execute.vhd(45) " "VHDL Process Statement warning at execute.vhd(45): signal \"SHR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610564 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SHL execute.vhd(46) " "VHDL Process Statement warning at execute.vhd(46): signal \"SHL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610565 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SM execute.vhd(48) " "VHDL Process Statement warning at execute.vhd(48): signal \"SM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610565 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADD execute.vhd(50) " "VHDL Process Statement warning at execute.vhd(50): signal \"ADD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610565 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB execute.vhd(50) " "VHDL Process Statement warning at execute.vhd(50): signal \"SUB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610565 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AND0 execute.vhd(50) " "VHDL Process Statement warning at execute.vhd(50): signal \"AND0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610565 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OR0 execute.vhd(50) " "VHDL Process Statement warning at execute.vhd(50): signal \"OR0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610565 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SHR execute.vhd(50) " "VHDL Process Statement warning at execute.vhd(50): signal \"SHR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610565 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SHL execute.vhd(50) " "VHDL Process Statement warning at execute.vhd(50): signal \"SHL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610565 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADD execute.vhd(51) " "VHDL Process Statement warning at execute.vhd(51): signal \"ADD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610565 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB execute.vhd(51) " "VHDL Process Statement warning at execute.vhd(51): signal \"SUB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610565 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AND0 execute.vhd(51) " "VHDL Process Statement warning at execute.vhd(51): signal \"AND0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610565 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OR0 execute.vhd(51) " "VHDL Process Statement warning at execute.vhd(51): signal \"OR0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610565 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HALT execute.vhd(52) " "VHDL Process Statement warning at execute.vhd(52): signal \"HALT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610565 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SM execute.vhd(54) " "VHDL Process Statement warning at execute.vhd(54): signal \"SM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610565 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MOVC execute.vhd(56) " "VHDL Process Statement warning at execute.vhd(56): signal \"MOVC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610565 "|CPUlap|execute:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MOVB execute.vhd(58) " "VHDL Process Statement warning at execute.vhd(58): signal \"MOVB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../execute/execute.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/execute/execute.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892610565 "|CPUlap|execute:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "order order:inst3 " "Elaborating entity \"order\" for hierarchy \"order:inst3\"" {  } { { "CPUlap.bdf" "inst3" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { -96 1592 1752 240 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892610569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRlap IRlap:inst4 " "Elaborating entity \"IRlap\" for hierarchy \"IRlap:inst4\"" {  } { { "CPUlap.bdf" "inst4" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 32 1288 1456 144 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892610573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMlap RAMlap:inst " "Elaborating entity \"RAMlap\" for hierarchy \"RAMlap:inst\"" {  } { { "CPUlap.bdf" "inst" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { -136 992 1128 -8 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892610577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO RAMlap:inst\|LPM_RAM_IO:RAMlap " "Elaborating entity \"LPM_RAM_IO\" for hierarchy \"RAMlap:inst\|LPM_RAM_IO:RAMlap\"" {  } { { "../RAMlap/RAMlap.bdf" "RAMlap" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 240 400 528 368 "RAMlap" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892610614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAMlap:inst\|LPM_RAM_IO:RAMlap " "Elaborated megafunction instantiation \"RAMlap:inst\|LPM_RAM_IO:RAMlap\"" {  } { { "../RAMlap/RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 240 400 528 368 "RAMlap" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576892610622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAMlap:inst\|LPM_RAM_IO:RAMlap " "Instantiated megafunction \"RAMlap:inst\|LPM_RAM_IO:RAMlap\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892610622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.mif " "Parameter \"LPM_FILE\" = \"C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892610622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892610622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892610622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892610622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892610622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892610622 ""}  } { { "../RAMlap/RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 240 400 528 368 "RAMlap" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576892610622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram RAMlap:inst\|LPM_RAM_IO:RAMlap\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"RAMlap:inst\|LPM_RAM_IO:RAMlap\|altram:sram\"" {  } { { "lpm_ram_io.tdf" "sram" { Text "c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892610666 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices " "Assertion warning: altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices" {  } { { "altram.tdf" "" { Text "c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_io.tdf" "" { Text "c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "../RAMlap/RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 240 400 528 368 "RAMlap" "" } } } } { "CPUlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { -136 992 1128 -8 "inst" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1576892610678 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAMlap:inst\|LPM_RAM_IO:RAMlap\|altram:sram RAMlap:inst\|LPM_RAM_IO:RAMlap " "Elaborated megafunction instantiation \"RAMlap:inst\|LPM_RAM_IO:RAMlap\|altram:sram\", which is child of megafunction instantiation \"RAMlap:inst\|LPM_RAM_IO:RAMlap\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "../RAMlap/RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 240 400 528 368 "RAMlap" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892610680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAMlap:inst\|LPM_RAM_IO:RAMlap\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"RAMlap:inst\|LPM_RAM_IO:RAMlap\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892610758 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAMlap:inst\|LPM_RAM_IO:RAMlap\|altram:sram\|altsyncram:ram_block RAMlap:inst\|LPM_RAM_IO:RAMlap " "Elaborated megafunction instantiation \"RAMlap:inst\|LPM_RAM_IO:RAMlap\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"RAMlap:inst\|LPM_RAM_IO:RAMlap\"" {  } { { "altram.tdf" "" { Text "c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "../RAMlap/RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 240 400 528 368 "RAMlap" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892610816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ce1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ce1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ce1 " "Found entity 1: altsyncram_4ce1" {  } { { "db/altsyncram_4ce1.tdf" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/db/altsyncram_4ce1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576892610965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576892610965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ce1 RAMlap:inst\|LPM_RAM_IO:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated " "Elaborating entity \"altsyncram_4ce1\" for hierarchy \"RAMlap:inst\|LPM_RAM_IO:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892610982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECTlap SELECTlap:inst10 " "Elaborating entity \"SELECTlap\" for hierarchy \"SELECTlap:inst10\"" {  } { { "CPUlap.bdf" "inst10" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { -112 648 832 0 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892611101 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCi SELECTlap.vhd(16) " "VHDL Process Statement warning at SELECTlap.vhd(16): signal \"PCi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SELETlap/SELECTlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SELETlap/SELECTlap.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892611112 "|CPUlap|SELECTlap:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ai SELECTlap.vhd(18) " "VHDL Process Statement warning at SELECTlap.vhd(18): signal \"Ai\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SELETlap/SELECTlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SELETlap/SELECTlap.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892611112 "|CPUlap|SELECTlap:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bi SELECTlap.vhd(20) " "VHDL Process Statement warning at SELECTlap.vhd(20): signal \"Bi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SELETlap/SELECTlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SELETlap/SELECTlap.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892611112 "|CPUlap|SELECTlap:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGlap REGlap:inst15 " "Elaborating entity \"REGlap\" for hierarchy \"REGlap:inst15\"" {  } { { "CPUlap.bdf" "inst15" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 72 552 736 216 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892611120 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WA REGlap.vhd(80) " "VHDL Process Statement warning at REGlap.vhd(80): signal \"WA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../REGlap/REGlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/REGlap/REGlap.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892611122 "|CPUlap|REGlap:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inA REGlap.vhd(82) " "VHDL Process Statement warning at REGlap.vhd(82): signal \"inA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../REGlap/REGlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/REGlap/REGlap.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892611122 "|CPUlap|REGlap:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inB REGlap.vhd(84) " "VHDL Process Statement warning at REGlap.vhd(84): signal \"inB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../REGlap/REGlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/REGlap/REGlap.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892611122 "|CPUlap|REGlap:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inC REGlap.vhd(86) " "VHDL Process Statement warning at REGlap.vhd(86): signal \"inC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../REGlap/REGlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/REGlap/REGlap.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892611122 "|CPUlap|REGlap:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inC REGlap.vhd(88) " "VHDL Process Statement warning at REGlap.vhd(88): signal \"inC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../REGlap/REGlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/REGlap/REGlap.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892611123 "|CPUlap|REGlap:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA REGlap.vhd(91) " "VHDL Process Statement warning at REGlap.vhd(91): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../REGlap/REGlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/REGlap/REGlap.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892611123 "|CPUlap|REGlap:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inA REGlap.vhd(93) " "VHDL Process Statement warning at REGlap.vhd(93): signal \"inA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../REGlap/REGlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/REGlap/REGlap.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892611123 "|CPUlap|REGlap:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inB REGlap.vhd(95) " "VHDL Process Statement warning at REGlap.vhd(95): signal \"inB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../REGlap/REGlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/REGlap/REGlap.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892611123 "|CPUlap|REGlap:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inC REGlap.vhd(97) " "VHDL Process Statement warning at REGlap.vhd(97): signal \"inC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../REGlap/REGlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/REGlap/REGlap.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892611123 "|CPUlap|REGlap:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inC REGlap.vhd(99) " "VHDL Process Statement warning at REGlap.vhd(99): signal \"inC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../REGlap/REGlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/REGlap/REGlap.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892611123 "|CPUlap|REGlap:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PClap PClap:inst6 " "Elaborating entity \"PClap\" for hierarchy \"PClap:inst6\"" {  } { { "CPUlap.bdf" "inst6" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { -96 408 576 16 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892611129 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prevPC PClap.vhd(24) " "VHDL Process Statement warning at PClap.vhd(24): signal \"prevPC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../PClap/PClap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/PClap/PClap.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892611131 "|CPUlap|PClap:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHFlap SHFlap:inst8 " "Elaborating entity \"SHFlap\" for hierarchy \"SHFlap:inst8\"" {  } { { "CPUlap.bdf" "inst8" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 344 768 928 456 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892611136 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shift SHFlap.vhd(31) " "VHDL Process Statement warning at SHFlap.vhd(31): signal \"shift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SHFlap/SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SHFlap/SHFlap.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576892611138 "|CPUlap|SHFlap:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUlap ALUlap:inst14 " "Elaborating entity \"ALUlap\" for hierarchy \"ALUlap:inst14\"" {  } { { "CPUlap.bdf" "inst14" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 184 776 928 296 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892611143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zlap Zlap:inst7 " "Elaborating entity \"Zlap\" for hierarchy \"Zlap:inst7\"" {  } { { "CPUlap.bdf" "inst7" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 368 480 624 480 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892611149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clap Clap:inst2 " "Elaborating entity \"Clap\" for hierarchy \"Clap:inst2\"" {  } { { "CPUlap.bdf" "inst2" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/CPUlap/CPUlap.bdf" { { 240 480 624 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576892611155 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SELECTlap:inst10\|out1\[0\] " "Converted tri-state buffer \"SELECTlap:inst10\|out1\[0\]\" feeding internal logic into a wire" {  } { { "../SELETlap/SELECTlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SELETlap/SELECTlap.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576892611295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SELECTlap:inst10\|out1\[1\] " "Converted tri-state buffer \"SELECTlap:inst10\|out1\[1\]\" feeding internal logic into a wire" {  } { { "../SELETlap/SELECTlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SELETlap/SELECTlap.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576892611295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SELECTlap:inst10\|out1\[2\] " "Converted tri-state buffer \"SELECTlap:inst10\|out1\[2\]\" feeding internal logic into a wire" {  } { { "../SELETlap/SELECTlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SELETlap/SELECTlap.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576892611295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SELECTlap:inst10\|out1\[3\] " "Converted tri-state buffer \"SELECTlap:inst10\|out1\[3\]\" feeding internal logic into a wire" {  } { { "../SELETlap/SELECTlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SELETlap/SELECTlap.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576892611295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SELECTlap:inst10\|out1\[4\] " "Converted tri-state buffer \"SELECTlap:inst10\|out1\[4\]\" feeding internal logic into a wire" {  } { { "../SELETlap/SELECTlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SELETlap/SELECTlap.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576892611295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SELECTlap:inst10\|out1\[5\] " "Converted tri-state buffer \"SELECTlap:inst10\|out1\[5\]\" feeding internal logic into a wire" {  } { { "../SELETlap/SELECTlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SELETlap/SELECTlap.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576892611295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SELECTlap:inst10\|out1\[6\] " "Converted tri-state buffer \"SELECTlap:inst10\|out1\[6\]\" feeding internal logic into a wire" {  } { { "../SELETlap/SELECTlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SELETlap/SELECTlap.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576892611295 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SELECTlap:inst10\|out1\[7\] " "Converted tri-state buffer \"SELECTlap:inst10\|out1\[7\]\" feeding internal logic into a wire" {  } { { "../SELETlap/SELECTlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SELETlap/SELECTlap.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1576892611295 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1576892611295 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SHFlap:inst8\|W\[7\] RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"SHFlap:inst8\|W\[7\]\" to the node \"RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "../SHFlap/SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SHFlap/SHFlap.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1576892612134 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SHFlap:inst8\|W\[6\] RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"SHFlap:inst8\|W\[6\]\" to the node \"RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "../SHFlap/SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SHFlap/SHFlap.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1576892612134 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SHFlap:inst8\|W\[5\] RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"SHFlap:inst8\|W\[5\]\" to the node \"RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "../SHFlap/SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SHFlap/SHFlap.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1576892612134 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SHFlap:inst8\|W\[4\] RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"SHFlap:inst8\|W\[4\]\" to the node \"RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "../SHFlap/SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SHFlap/SHFlap.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1576892612134 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SHFlap:inst8\|W\[3\] RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"SHFlap:inst8\|W\[3\]\" to the node \"RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "../SHFlap/SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SHFlap/SHFlap.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1576892612134 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SHFlap:inst8\|W\[2\] RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"SHFlap:inst8\|W\[2\]\" to the node \"RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "../SHFlap/SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SHFlap/SHFlap.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1576892612134 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SHFlap:inst8\|W\[1\] RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"SHFlap:inst8\|W\[1\]\" to the node \"RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "../SHFlap/SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SHFlap/SHFlap.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1576892612134 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SHFlap:inst8\|W\[0\] RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"SHFlap:inst8\|W\[0\]\" to the node \"RAMlap:inst\|lpm_ram_io:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_4ce1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "../SHFlap/SHFlap.vhd" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/SHFlap/SHFlap.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1576892612134 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1576892612134 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1576892613350 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576892613350 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "350 " "Implemented 350 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1576892613658 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1576892613658 ""} { "Info" "ICUT_CUT_TM_LCELLS" "292 " "Implemented 292 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1576892613658 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1576892613658 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1576892613658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "561 " "Peak virtual memory: 561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576892613754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 09:43:33 2019 " "Processing ended: Sat Dec 21 09:43:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576892613754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576892613754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576892613754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576892613754 ""}
