{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530698333012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530698333013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  4 12:58:52 2018 " "Processing started: Wed Jul  4 12:58:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530698333013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530698333013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2C -c I2C " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2C -c I2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530698333014 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530698333211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_Top.v 1 1 " "Found 1 design units, including 1 entities, in source file I2C_Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Top " "Found entity 1: I2C_Top" {  } { { "I2C_Top.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530698333297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530698333297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_Counter.v 1 1 " "Found 1 design units, including 1 entities, in source file I2C_Counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Counter " "Found entity 1: I2C_Counter" {  } { { "I2C_Counter.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530698333299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530698333299 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "I2C_Control.v(32) " "Verilog HDL warning at I2C_Control.v(32): extended using \"x\" or \"z\"" {  } { { "I2C_Control.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Control.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1530698333302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_Control.v 1 1 " "Found 1 design units, including 1 entities, in source file I2C_Control.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Control " "Found entity 1: I2C_Control" {  } { { "I2C_Control.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530698333302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530698333302 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2C_Top " "Elaborating entity \"I2C_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530698333374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Control I2C_Control:DUT1 " "Elaborating entity \"I2C_Control\" for hierarchy \"I2C_Control:DUT1\"" {  } { { "I2C_Top.v" "DUT1" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530698333378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Counter I2C_Control:DUT1\|I2C_Counter:DUT1 " "Elaborating entity \"I2C_Counter\" for hierarchy \"I2C_Control:DUT1\|I2C_Counter:DUT1\"" {  } { { "I2C_Control.v" "DUT1" { Text "/home/student/scoalafpga/I2C/I2C_Control.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530698333380 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "STOP I2C_Counter.v(8) " "Verilog HDL or VHDL warning at I2C_Counter.v(8): object \"STOP\" assigned a value but never read" {  } { { "I2C_Counter.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Counter.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530698333382 "|I2C_Top|I2C_Control:DUT1|I2C_Counter:DUT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 I2C_Counter.v(25) " "Verilog HDL assignment warning at I2C_Counter.v(25): truncated value with size 32 to match size of target (4)" {  } { { "I2C_Counter.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Counter.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530698333382 "|I2C_Top|I2C_Control:DUT1|I2C_Counter:DUT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 I2C_Counter.v(37) " "Verilog HDL assignment warning at I2C_Counter.v(37): truncated value with size 32 to match size of target (4)" {  } { { "I2C_Counter.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Counter.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530698333382 "|I2C_Top|I2C_Control:DUT1|I2C_Counter:DUT1"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/student/scoalafpga/I2C/output_files/I2C.map.smsg " "Generated suppressed messages file /home/student/scoalafpga/I2C/output_files/I2C.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1530698333836 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530698333940 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530698333940 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530698334012 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530698334012 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530698334012 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530698334012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "610 " "Peak virtual memory: 610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530698334021 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul  4 12:58:54 2018 " "Processing ended: Wed Jul  4 12:58:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530698334021 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530698334021 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530698334021 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530698334021 ""}
