|simpleInstructionsRam
clock => instructionsRAM[0][0].CLK
clock => instructionsRAM[0][1].CLK
clock => instructionsRAM[0][2].CLK
clock => instructionsRAM[0][3].CLK
clock => instructionsRAM[0][4].CLK
clock => instructionsRAM[0][5].CLK
clock => instructionsRAM[0][6].CLK
clock => instructionsRAM[0][7].CLK
clock => instructionsRAM[0][8].CLK
clock => instructionsRAM[0][9].CLK
clock => instructionsRAM[0][10].CLK
clock => instructionsRAM[0][11].CLK
clock => instructionsRAM[0][12].CLK
clock => instructionsRAM[0][13].CLK
clock => instructionsRAM[0][14].CLK
clock => instructionsRAM[0][15].CLK
clock => instructionsRAM[0][16].CLK
clock => instructionsRAM[0][17].CLK
clock => instructionsRAM[0][18].CLK
clock => instructionsRAM[0][19].CLK
clock => instructionsRAM[0][20].CLK
clock => instructionsRAM[0][21].CLK
clock => instructionsRAM[0][22].CLK
clock => instructionsRAM[0][23].CLK
clock => instructionsRAM[0][24].CLK
clock => instructionsRAM[0][25].CLK
clock => instructionsRAM[0][26].CLK
clock => instructionsRAM[0][27].CLK
clock => instructionsRAM[0][28].CLK
clock => instructionsRAM[0][29].CLK
clock => instructionsRAM[0][30].CLK
clock => instructionsRAM[0][31].CLK
clock => instructionsRAM[1][0].CLK
clock => instructionsRAM[1][1].CLK
clock => instructionsRAM[1][2].CLK
clock => instructionsRAM[1][3].CLK
clock => instructionsRAM[1][4].CLK
clock => instructionsRAM[1][5].CLK
clock => instructionsRAM[1][6].CLK
clock => instructionsRAM[1][7].CLK
clock => instructionsRAM[1][8].CLK
clock => instructionsRAM[1][9].CLK
clock => instructionsRAM[1][10].CLK
clock => instructionsRAM[1][11].CLK
clock => instructionsRAM[1][12].CLK
clock => instructionsRAM[1][13].CLK
clock => instructionsRAM[1][14].CLK
clock => instructionsRAM[1][15].CLK
clock => instructionsRAM[1][16].CLK
clock => instructionsRAM[1][17].CLK
clock => instructionsRAM[1][18].CLK
clock => instructionsRAM[1][19].CLK
clock => instructionsRAM[1][20].CLK
clock => instructionsRAM[1][21].CLK
clock => instructionsRAM[1][22].CLK
clock => instructionsRAM[1][23].CLK
clock => instructionsRAM[1][24].CLK
clock => instructionsRAM[1][25].CLK
clock => instructionsRAM[1][26].CLK
clock => instructionsRAM[1][27].CLK
clock => instructionsRAM[1][28].CLK
clock => instructionsRAM[1][29].CLK
clock => instructionsRAM[1][30].CLK
clock => instructionsRAM[1][31].CLK
clock => instructionsRAM[2][0].CLK
clock => instructionsRAM[2][1].CLK
clock => instructionsRAM[2][2].CLK
clock => instructionsRAM[2][3].CLK
clock => instructionsRAM[2][4].CLK
clock => instructionsRAM[2][5].CLK
clock => instructionsRAM[2][6].CLK
clock => instructionsRAM[2][7].CLK
clock => instructionsRAM[2][8].CLK
clock => instructionsRAM[2][9].CLK
clock => instructionsRAM[2][10].CLK
clock => instructionsRAM[2][11].CLK
clock => instructionsRAM[2][12].CLK
clock => instructionsRAM[2][13].CLK
clock => instructionsRAM[2][14].CLK
clock => instructionsRAM[2][15].CLK
clock => instructionsRAM[2][16].CLK
clock => instructionsRAM[2][17].CLK
clock => instructionsRAM[2][18].CLK
clock => instructionsRAM[2][19].CLK
clock => instructionsRAM[2][20].CLK
clock => instructionsRAM[2][21].CLK
clock => instructionsRAM[2][22].CLK
clock => instructionsRAM[2][23].CLK
clock => instructionsRAM[2][24].CLK
clock => instructionsRAM[2][25].CLK
clock => instructionsRAM[2][26].CLK
clock => instructionsRAM[2][27].CLK
clock => instructionsRAM[2][28].CLK
clock => instructionsRAM[2][29].CLK
clock => instructionsRAM[2][30].CLK
clock => instructionsRAM[2][31].CLK
clock => instructionsRAM[3][0].CLK
clock => instructionsRAM[3][1].CLK
clock => instructionsRAM[3][2].CLK
clock => instructionsRAM[3][3].CLK
clock => instructionsRAM[3][4].CLK
clock => instructionsRAM[3][5].CLK
clock => instructionsRAM[3][6].CLK
clock => instructionsRAM[3][7].CLK
clock => instructionsRAM[3][8].CLK
clock => instructionsRAM[3][9].CLK
clock => instructionsRAM[3][10].CLK
clock => instructionsRAM[3][11].CLK
clock => instructionsRAM[3][12].CLK
clock => instructionsRAM[3][13].CLK
clock => instructionsRAM[3][14].CLK
clock => instructionsRAM[3][15].CLK
clock => instructionsRAM[3][16].CLK
clock => instructionsRAM[3][17].CLK
clock => instructionsRAM[3][18].CLK
clock => instructionsRAM[3][19].CLK
clock => instructionsRAM[3][20].CLK
clock => instructionsRAM[3][21].CLK
clock => instructionsRAM[3][22].CLK
clock => instructionsRAM[3][23].CLK
clock => instructionsRAM[3][24].CLK
clock => instructionsRAM[3][25].CLK
clock => instructionsRAM[3][26].CLK
clock => instructionsRAM[3][27].CLK
clock => instructionsRAM[3][28].CLK
clock => instructionsRAM[3][29].CLK
clock => instructionsRAM[3][30].CLK
clock => instructionsRAM[3][31].CLK
address[0] => Mux0.IN32
address[0] => Mux1.IN32
address[0] => Mux2.IN32
address[0] => Mux3.IN32
address[0] => Mux4.IN32
address[0] => Mux5.IN32
address[0] => Mux6.IN32
address[0] => Mux7.IN32
address[0] => Mux8.IN32
address[0] => Mux9.IN32
address[0] => Mux10.IN32
address[0] => Mux11.IN32
address[0] => Mux12.IN32
address[0] => Mux13.IN32
address[0] => Mux14.IN32
address[0] => Mux15.IN32
address[0] => Mux16.IN32
address[0] => Mux17.IN32
address[0] => Mux18.IN32
address[0] => Mux19.IN32
address[0] => Mux20.IN32
address[0] => Mux21.IN32
address[0] => Mux22.IN32
address[0] => Mux23.IN32
address[0] => Mux24.IN32
address[0] => Mux25.IN32
address[0] => Mux26.IN32
address[0] => Mux27.IN32
address[0] => Mux28.IN32
address[0] => Mux29.IN32
address[0] => Mux30.IN32
address[0] => Mux31.IN32
address[1] => Mux0.IN31
address[1] => Mux1.IN31
address[1] => Mux2.IN31
address[1] => Mux3.IN31
address[1] => Mux4.IN31
address[1] => Mux5.IN31
address[1] => Mux6.IN31
address[1] => Mux7.IN31
address[1] => Mux8.IN31
address[1] => Mux9.IN31
address[1] => Mux10.IN31
address[1] => Mux11.IN31
address[1] => Mux12.IN31
address[1] => Mux13.IN31
address[1] => Mux14.IN31
address[1] => Mux15.IN31
address[1] => Mux16.IN31
address[1] => Mux17.IN31
address[1] => Mux18.IN31
address[1] => Mux19.IN31
address[1] => Mux20.IN31
address[1] => Mux21.IN31
address[1] => Mux22.IN31
address[1] => Mux23.IN31
address[1] => Mux24.IN31
address[1] => Mux25.IN31
address[1] => Mux26.IN31
address[1] => Mux27.IN31
address[1] => Mux28.IN31
address[1] => Mux29.IN31
address[1] => Mux30.IN31
address[1] => Mux31.IN31
address[2] => Mux0.IN30
address[2] => Mux1.IN30
address[2] => Mux2.IN30
address[2] => Mux3.IN30
address[2] => Mux4.IN30
address[2] => Mux5.IN30
address[2] => Mux6.IN30
address[2] => Mux7.IN30
address[2] => Mux8.IN30
address[2] => Mux9.IN30
address[2] => Mux10.IN30
address[2] => Mux11.IN30
address[2] => Mux12.IN30
address[2] => Mux13.IN30
address[2] => Mux14.IN30
address[2] => Mux15.IN30
address[2] => Mux16.IN30
address[2] => Mux17.IN30
address[2] => Mux18.IN30
address[2] => Mux19.IN30
address[2] => Mux20.IN30
address[2] => Mux21.IN30
address[2] => Mux22.IN30
address[2] => Mux23.IN30
address[2] => Mux24.IN30
address[2] => Mux25.IN30
address[2] => Mux26.IN30
address[2] => Mux27.IN30
address[2] => Mux28.IN30
address[2] => Mux29.IN30
address[2] => Mux30.IN30
address[2] => Mux31.IN30
address[3] => Mux0.IN29
address[3] => Mux1.IN29
address[3] => Mux2.IN29
address[3] => Mux3.IN29
address[3] => Mux4.IN29
address[3] => Mux5.IN29
address[3] => Mux6.IN29
address[3] => Mux7.IN29
address[3] => Mux8.IN29
address[3] => Mux9.IN29
address[3] => Mux10.IN29
address[3] => Mux11.IN29
address[3] => Mux12.IN29
address[3] => Mux13.IN29
address[3] => Mux14.IN29
address[3] => Mux15.IN29
address[3] => Mux16.IN29
address[3] => Mux17.IN29
address[3] => Mux18.IN29
address[3] => Mux19.IN29
address[3] => Mux20.IN29
address[3] => Mux21.IN29
address[3] => Mux22.IN29
address[3] => Mux23.IN29
address[3] => Mux24.IN29
address[3] => Mux25.IN29
address[3] => Mux26.IN29
address[3] => Mux27.IN29
address[3] => Mux28.IN29
address[3] => Mux29.IN29
address[3] => Mux30.IN29
address[3] => Mux31.IN29
address[4] => Mux0.IN28
address[4] => Mux1.IN28
address[4] => Mux2.IN28
address[4] => Mux3.IN28
address[4] => Mux4.IN28
address[4] => Mux5.IN28
address[4] => Mux6.IN28
address[4] => Mux7.IN28
address[4] => Mux8.IN28
address[4] => Mux9.IN28
address[4] => Mux10.IN28
address[4] => Mux11.IN28
address[4] => Mux12.IN28
address[4] => Mux13.IN28
address[4] => Mux14.IN28
address[4] => Mux15.IN28
address[4] => Mux16.IN28
address[4] => Mux17.IN28
address[4] => Mux18.IN28
address[4] => Mux19.IN28
address[4] => Mux20.IN28
address[4] => Mux21.IN28
address[4] => Mux22.IN28
address[4] => Mux23.IN28
address[4] => Mux24.IN28
address[4] => Mux25.IN28
address[4] => Mux26.IN28
address[4] => Mux27.IN28
address[4] => Mux28.IN28
address[4] => Mux29.IN28
address[4] => Mux30.IN28
address[4] => Mux31.IN28
address[5] => ~NO_FANOUT~
address[6] => ~NO_FANOUT~
address[7] => ~NO_FANOUT~
address[8] => ~NO_FANOUT~
address[9] => ~NO_FANOUT~
iRAMOutput[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
iRAMOutput[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


