{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 18 16:12:53 2020 " "Info: Processing started: Sat Jan 18 16:12:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off T_Bird -c T_Bird --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off T_Bird -c T_Bird --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "count\[23\] " "Info: Detected ripple clock \"count\[23\]\" as buffer" {  } { { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "count\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk register count\[1\] register count\[22\] 321.85 MHz 3.107 ns Internal " "Info: Clock \"Clk\" has Internal fmax of 321.85 MHz between source register \"count\[1\]\" and destination register \"count\[22\]\" (period= 3.107 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.901 ns + Longest register register " "Info: + Longest register to register delay is 2.901 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[1\] 1 REG LCFF_X10_Y26_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y26_N11; Fanout = 2; REG Node = 'count\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.414 ns) 0.736 ns count\[1\]~24 2 COMB LCCOMB_X10_Y26_N10 2 " "Info: 2: + IC(0.322 ns) + CELL(0.414 ns) = 0.736 ns; Loc. = LCCOMB_X10_Y26_N10; Fanout = 2; COMB Node = 'count\[1\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { count[1] count[1]~24 } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.807 ns count\[2\]~26 3 COMB LCCOMB_X10_Y26_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.807 ns; Loc. = LCCOMB_X10_Y26_N12; Fanout = 2; COMB Node = 'count\[2\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[1]~24 count[2]~26 } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 0.966 ns count\[3\]~28 4 COMB LCCOMB_X10_Y26_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 0.966 ns; Loc. = LCCOMB_X10_Y26_N14; Fanout = 2; COMB Node = 'count\[3\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count[2]~26 count[3]~28 } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.037 ns count\[4\]~30 5 COMB LCCOMB_X10_Y26_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.037 ns; Loc. = LCCOMB_X10_Y26_N16; Fanout = 2; COMB Node = 'count\[4\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[3]~28 count[4]~30 } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.108 ns count\[5\]~32 6 COMB LCCOMB_X10_Y26_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.108 ns; Loc. = LCCOMB_X10_Y26_N18; Fanout = 2; COMB Node = 'count\[5\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[4]~30 count[5]~32 } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.179 ns count\[6\]~34 7 COMB LCCOMB_X10_Y26_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.179 ns; Loc. = LCCOMB_X10_Y26_N20; Fanout = 2; COMB Node = 'count\[6\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[5]~32 count[6]~34 } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.250 ns count\[7\]~36 8 COMB LCCOMB_X10_Y26_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.250 ns; Loc. = LCCOMB_X10_Y26_N22; Fanout = 2; COMB Node = 'count\[7\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[6]~34 count[7]~36 } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.321 ns count\[8\]~38 9 COMB LCCOMB_X10_Y26_N24 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.321 ns; Loc. = LCCOMB_X10_Y26_N24; Fanout = 2; COMB Node = 'count\[8\]~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[7]~36 count[8]~38 } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.392 ns count\[9\]~40 10 COMB LCCOMB_X10_Y26_N26 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.392 ns; Loc. = LCCOMB_X10_Y26_N26; Fanout = 2; COMB Node = 'count\[9\]~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[8]~38 count[9]~40 } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.463 ns count\[10\]~42 11 COMB LCCOMB_X10_Y26_N28 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.463 ns; Loc. = LCCOMB_X10_Y26_N28; Fanout = 2; COMB Node = 'count\[10\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[9]~40 count[10]~42 } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.609 ns count\[11\]~44 12 COMB LCCOMB_X10_Y26_N30 2 " "Info: 12: + IC(0.000 ns) + CELL(0.146 ns) = 1.609 ns; Loc. = LCCOMB_X10_Y26_N30; Fanout = 2; COMB Node = 'count\[11\]~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { count[10]~42 count[11]~44 } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.680 ns count\[12\]~46 13 COMB LCCOMB_X10_Y25_N0 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.680 ns; Loc. = LCCOMB_X10_Y25_N0; Fanout = 2; COMB Node = 'count\[12\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[11]~44 count[12]~46 } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.751 ns count\[13\]~48 14 COMB LCCOMB_X10_Y25_N2 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.751 ns; Loc. = LCCOMB_X10_Y25_N2; Fanout = 2; COMB Node = 'count\[13\]~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[12]~46 count[13]~48 } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.822 ns count\[14\]~50 15 COMB LCCOMB_X10_Y25_N4 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.822 ns; Loc. = LCCOMB_X10_Y25_N4; Fanout = 2; COMB Node = 'count\[14\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[13]~48 count[14]~50 } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.893 ns count\[15\]~52 16 COMB LCCOMB_X10_Y25_N6 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.893 ns; Loc. = LCCOMB_X10_Y25_N6; Fanout = 2; COMB Node = 'count\[15\]~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[14]~50 count[15]~52 } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.964 ns count\[16\]~54 17 COMB LCCOMB_X10_Y25_N8 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.964 ns; Loc. = LCCOMB_X10_Y25_N8; Fanout = 2; COMB Node = 'count\[16\]~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[15]~52 count[16]~54 } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.035 ns count\[17\]~56 18 COMB LCCOMB_X10_Y25_N10 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.035 ns; Loc. = LCCOMB_X10_Y25_N10; Fanout = 2; COMB Node = 'count\[17\]~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[16]~54 count[17]~56 } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.106 ns count\[18\]~58 19 COMB LCCOMB_X10_Y25_N12 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.106 ns; Loc. = LCCOMB_X10_Y25_N12; Fanout = 2; COMB Node = 'count\[18\]~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[17]~56 count[18]~58 } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.265 ns count\[19\]~60 20 COMB LCCOMB_X10_Y25_N14 2 " "Info: 20: + IC(0.000 ns) + CELL(0.159 ns) = 2.265 ns; Loc. = LCCOMB_X10_Y25_N14; Fanout = 2; COMB Node = 'count\[19\]~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count[18]~58 count[19]~60 } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.336 ns count\[20\]~62 21 COMB LCCOMB_X10_Y25_N16 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.336 ns; Loc. = LCCOMB_X10_Y25_N16; Fanout = 2; COMB Node = 'count\[20\]~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[19]~60 count[20]~62 } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.407 ns count\[21\]~64 22 COMB LCCOMB_X10_Y25_N18 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.407 ns; Loc. = LCCOMB_X10_Y25_N18; Fanout = 2; COMB Node = 'count\[21\]~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[20]~62 count[21]~64 } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.817 ns count\[22\]~65 23 COMB LCCOMB_X10_Y25_N20 1 " "Info: 23: + IC(0.000 ns) + CELL(0.410 ns) = 2.817 ns; Loc. = LCCOMB_X10_Y25_N20; Fanout = 1; COMB Node = 'count\[22\]~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count[21]~64 count[22]~65 } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.901 ns count\[22\] 24 REG LCFF_X10_Y25_N21 2 " "Info: 24: + IC(0.000 ns) + CELL(0.084 ns) = 2.901 ns; Loc. = LCFF_X10_Y25_N21; Fanout = 2; REG Node = 'count\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { count[22]~65 count[22] } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.579 ns ( 88.90 % ) " "Info: Total cell delay = 2.579 ns ( 88.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.322 ns ( 11.10 % ) " "Info: Total interconnect delay = 0.322 ns ( 11.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.901 ns" { count[1] count[1]~24 count[2]~26 count[3]~28 count[4]~30 count[5]~32 count[6]~34 count[7]~36 count[8]~38 count[9]~40 count[10]~42 count[11]~44 count[12]~46 count[13]~48 count[14]~50 count[15]~52 count[16]~54 count[17]~56 count[18]~58 count[19]~60 count[20]~62 count[21]~64 count[22]~65 count[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.901 ns" { count[1] {} count[1]~24 {} count[2]~26 {} count[3]~28 {} count[4]~30 {} count[5]~32 {} count[6]~34 {} count[7]~36 {} count[8]~38 {} count[9]~40 {} count[10]~42 {} count[11]~44 {} count[12]~46 {} count[13]~48 {} count[14]~50 {} count[15]~52 {} count[16]~54 {} count[17]~56 {} count[18]~58 {} count[19]~60 {} count[20]~62 {} count[21]~64 {} count[22]~65 {} count[22] {} } { 0.000ns 0.322ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns - Smallest " "Info: - Smallest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.669 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns count\[22\] 3 REG LCFF_X10_Y25_N21 2 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X10_Y25_N21; Fanout = 2; REG Node = 'count\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { Clk~clkctrl count[22] } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { Clk Clk~clkctrl count[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { Clk {} Clk~combout {} Clk~clkctrl {} count[22] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.661 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 2.661 ns count\[1\] 3 REG LCFF_X10_Y26_N11 2 " "Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X10_Y26_N11; Fanout = 2; REG Node = 'count\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { Clk~clkctrl count[1] } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.72 % ) " "Info: Total cell delay = 1.536 ns ( 57.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.125 ns ( 42.28 % ) " "Info: Total interconnect delay = 1.125 ns ( 42.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { Clk Clk~clkctrl count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { Clk {} Clk~combout {} Clk~clkctrl {} count[1] {} } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { Clk Clk~clkctrl count[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { Clk {} Clk~combout {} Clk~clkctrl {} count[22] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { Clk Clk~clkctrl count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { Clk {} Clk~combout {} Clk~clkctrl {} count[1] {} } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.901 ns" { count[1] count[1]~24 count[2]~26 count[3]~28 count[4]~30 count[5]~32 count[6]~34 count[7]~36 count[8]~38 count[9]~40 count[10]~42 count[11]~44 count[12]~46 count[13]~48 count[14]~50 count[15]~52 count[16]~54 count[17]~56 count[18]~58 count[19]~60 count[20]~62 count[21]~64 count[22]~65 count[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.901 ns" { count[1] {} count[1]~24 {} count[2]~26 {} count[3]~28 {} count[4]~30 {} count[5]~32 {} count[6]~34 {} count[7]~36 {} count[8]~38 {} count[9]~40 {} count[10]~42 {} count[11]~44 {} count[12]~46 {} count[13]~48 {} count[14]~50 {} count[15]~52 {} count[16]~54 {} count[17]~56 {} count[18]~58 {} count[19]~60 {} count[20]~62 {} count[21]~64 {} count[22]~65 {} count[22] {} } { 0.000ns 0.322ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { Clk Clk~clkctrl count[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { Clk {} Clk~combout {} Clk~clkctrl {} count[22] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { Clk Clk~clkctrl count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { Clk {} Clk~combout {} Clk~clkctrl {} count[1] {} } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "addr\[2\] LeftT Clk 2.355 ns register " "Info: tsu for register \"addr\[2\]\" (data pin = \"LeftT\", clock pin = \"Clk\") is 2.355 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.234 ns + Longest pin register " "Info: + Longest pin to register delay is 9.234 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns LeftT 1 PIN PIN_V2 11 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 11; PIN Node = 'LeftT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LeftT } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.804 ns) + CELL(0.420 ns) 8.076 ns addr\[3\]~1 2 COMB LCCOMB_X62_Y3_N28 3 " "Info: 2: + IC(6.804 ns) + CELL(0.420 ns) = 8.076 ns; Loc. = LCCOMB_X62_Y3_N28; Fanout = 3; COMB Node = 'addr\[3\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.224 ns" { LeftT addr[3]~1 } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 8.761 ns addr\[3\]~5 3 COMB LCCOMB_X62_Y3_N2 1 " "Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 8.761 ns; Loc. = LCCOMB_X62_Y3_N2; Fanout = 1; COMB Node = 'addr\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { addr[3]~1 addr[3]~5 } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 9.150 ns addr~6 4 COMB LCCOMB_X62_Y3_N12 1 " "Info: 4: + IC(0.239 ns) + CELL(0.150 ns) = 9.150 ns; Loc. = LCCOMB_X62_Y3_N12; Fanout = 1; COMB Node = 'addr~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { addr[3]~5 addr~6 } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.234 ns addr\[2\] 5 REG LCFF_X62_Y3_N13 10 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 9.234 ns; Loc. = LCFF_X62_Y3_N13; Fanout = 10; REG Node = 'addr\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { addr~6 addr[2] } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.926 ns ( 20.86 % ) " "Info: Total cell delay = 1.926 ns ( 20.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.308 ns ( 79.14 % ) " "Info: Total interconnect delay = 7.308 ns ( 79.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.234 ns" { LeftT addr[3]~1 addr[3]~5 addr~6 addr[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.234 ns" { LeftT {} LeftT~combout {} addr[3]~1 {} addr[3]~5 {} addr~6 {} addr[2] {} } { 0.000ns 0.000ns 6.804ns 0.265ns 0.239ns 0.000ns } { 0.000ns 0.852ns 0.420ns 0.420ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 6.843 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 6.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.787 ns) 3.072 ns count\[23\] 2 REG LCFF_X10_Y25_N23 2 " "Info: 2: + IC(1.286 ns) + CELL(0.787 ns) = 3.072 ns; Loc. = LCFF_X10_Y25_N23; Fanout = 2; REG Node = 'count\[23\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.073 ns" { Clk count[23] } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.199 ns) + CELL(0.000 ns) 5.271 ns count\[23\]~clkctrl 3 COMB CLKCTRL_G9 10 " "Info: 3: + IC(2.199 ns) + CELL(0.000 ns) = 5.271 ns; Loc. = CLKCTRL_G9; Fanout = 10; COMB Node = 'count\[23\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.199 ns" { count[23] count[23]~clkctrl } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 6.843 ns addr\[2\] 4 REG LCFF_X62_Y3_N13 10 " "Info: 4: + IC(1.035 ns) + CELL(0.537 ns) = 6.843 ns; Loc. = LCFF_X62_Y3_N13; Fanout = 10; REG Node = 'addr\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { count[23]~clkctrl addr[2] } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.95 % ) " "Info: Total cell delay = 2.323 ns ( 33.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.520 ns ( 66.05 % ) " "Info: Total interconnect delay = 4.520 ns ( 66.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.843 ns" { Clk count[23] count[23]~clkctrl addr[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.843 ns" { Clk {} Clk~combout {} count[23] {} count[23]~clkctrl {} addr[2] {} } { 0.000ns 0.000ns 1.286ns 2.199ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.234 ns" { LeftT addr[3]~1 addr[3]~5 addr~6 addr[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.234 ns" { LeftT {} LeftT~combout {} addr[3]~1 {} addr[3]~5 {} addr~6 {} addr[2] {} } { 0.000ns 0.000ns 6.804ns 0.265ns 0.239ns 0.000ns } { 0.000ns 0.852ns 0.420ns 0.420ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.843 ns" { Clk count[23] count[23]~clkctrl addr[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.843 ns" { Clk {} Clk~combout {} count[23] {} count[23]~clkctrl {} addr[2] {} } { 0.000ns 0.000ns 1.286ns 2.199ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk Light\[5\] Light\[5\]~reg0 10.603 ns register " "Info: tco from clock \"Clk\" to destination pin \"Light\[5\]\" through register \"Light\[5\]~reg0\" is 10.603 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 6.844 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 6.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.787 ns) 3.072 ns count\[23\] 2 REG LCFF_X10_Y25_N23 2 " "Info: 2: + IC(1.286 ns) + CELL(0.787 ns) = 3.072 ns; Loc. = LCFF_X10_Y25_N23; Fanout = 2; REG Node = 'count\[23\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.073 ns" { Clk count[23] } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.199 ns) + CELL(0.000 ns) 5.271 ns count\[23\]~clkctrl 3 COMB CLKCTRL_G9 10 " "Info: 3: + IC(2.199 ns) + CELL(0.000 ns) = 5.271 ns; Loc. = CLKCTRL_G9; Fanout = 10; COMB Node = 'count\[23\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.199 ns" { count[23] count[23]~clkctrl } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 6.844 ns Light\[5\]~reg0 4 REG LCFF_X63_Y3_N19 1 " "Info: 4: + IC(1.036 ns) + CELL(0.537 ns) = 6.844 ns; Loc. = LCFF_X63_Y3_N19; Fanout = 1; REG Node = 'Light\[5\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { count[23]~clkctrl Light[5]~reg0 } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.94 % ) " "Info: Total cell delay = 2.323 ns ( 33.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.521 ns ( 66.06 % ) " "Info: Total interconnect delay = 4.521 ns ( 66.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.844 ns" { Clk count[23] count[23]~clkctrl Light[5]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.844 ns" { Clk {} Clk~combout {} count[23] {} count[23]~clkctrl {} Light[5]~reg0 {} } { 0.000ns 0.000ns 1.286ns 2.199ns 1.036ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.509 ns + Longest register pin " "Info: + Longest register to pin delay is 3.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Light\[5\]~reg0 1 REG LCFF_X63_Y3_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y3_N19; Fanout = 1; REG Node = 'Light\[5\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Light[5]~reg0 } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(2.808 ns) 3.509 ns Light\[5\] 2 PIN PIN_AD23 0 " "Info: 2: + IC(0.701 ns) + CELL(2.808 ns) = 3.509 ns; Loc. = PIN_AD23; Fanout = 0; PIN Node = 'Light\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.509 ns" { Light[5]~reg0 Light[5] } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 80.02 % ) " "Info: Total cell delay = 2.808 ns ( 80.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.701 ns ( 19.98 % ) " "Info: Total interconnect delay = 0.701 ns ( 19.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.509 ns" { Light[5]~reg0 Light[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.509 ns" { Light[5]~reg0 {} Light[5] {} } { 0.000ns 0.701ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.844 ns" { Clk count[23] count[23]~clkctrl Light[5]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.844 ns" { Clk {} Clk~combout {} count[23] {} count[23]~clkctrl {} Light[5]~reg0 {} } { 0.000ns 0.000ns 1.286ns 2.199ns 1.036ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.509 ns" { Light[5]~reg0 Light[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.509 ns" { Light[5]~reg0 {} Light[5] {} } { 0.000ns 0.701ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Light\[0\]~reg0 RightT Clk 4.130 ns register " "Info: th for register \"Light\[0\]~reg0\" (data pin = \"RightT\", clock pin = \"Clk\") is 4.130 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 6.844 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 6.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.787 ns) 3.072 ns count\[23\] 2 REG LCFF_X10_Y25_N23 2 " "Info: 2: + IC(1.286 ns) + CELL(0.787 ns) = 3.072 ns; Loc. = LCFF_X10_Y25_N23; Fanout = 2; REG Node = 'count\[23\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.073 ns" { Clk count[23] } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.199 ns) + CELL(0.000 ns) 5.271 ns count\[23\]~clkctrl 3 COMB CLKCTRL_G9 10 " "Info: 3: + IC(2.199 ns) + CELL(0.000 ns) = 5.271 ns; Loc. = CLKCTRL_G9; Fanout = 10; COMB Node = 'count\[23\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.199 ns" { count[23] count[23]~clkctrl } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 6.844 ns Light\[0\]~reg0 4 REG LCFF_X63_Y3_N1 1 " "Info: 4: + IC(1.036 ns) + CELL(0.537 ns) = 6.844 ns; Loc. = LCFF_X63_Y3_N1; Fanout = 1; REG Node = 'Light\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { count[23]~clkctrl Light[0]~reg0 } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.94 % ) " "Info: Total cell delay = 2.323 ns ( 33.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.521 ns ( 66.06 % ) " "Info: Total interconnect delay = 4.521 ns ( 66.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.844 ns" { Clk count[23] count[23]~clkctrl Light[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.844 ns" { Clk {} Clk~combout {} count[23] {} count[23]~clkctrl {} Light[0]~reg0 {} } { 0.000ns 0.000ns 1.286ns 2.199ns 1.036ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.980 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.980 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RightT 1 PIN PIN_N25 11 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 11; PIN Node = 'RightT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RightT } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.419 ns) 2.896 ns Light~10 2 COMB LCCOMB_X63_Y3_N0 1 " "Info: 2: + IC(1.478 ns) + CELL(0.419 ns) = 2.896 ns; Loc. = LCCOMB_X63_Y3_N0; Fanout = 1; COMB Node = 'Light~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.897 ns" { RightT Light~10 } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.980 ns Light\[0\]~reg0 3 REG LCFF_X63_Y3_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.980 ns; Loc. = LCFF_X63_Y3_N1; Fanout = 1; REG Node = 'Light\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Light~10 Light[0]~reg0 } "NODE_NAME" } } { "T_Bird.vhd" "" { Text "D:/Lab3/Part6/T_Bird.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 50.40 % ) " "Info: Total cell delay = 1.502 ns ( 50.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.478 ns ( 49.60 % ) " "Info: Total interconnect delay = 1.478 ns ( 49.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.980 ns" { RightT Light~10 Light[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.980 ns" { RightT {} RightT~combout {} Light~10 {} Light[0]~reg0 {} } { 0.000ns 0.000ns 1.478ns 0.000ns } { 0.000ns 0.999ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.844 ns" { Clk count[23] count[23]~clkctrl Light[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.844 ns" { Clk {} Clk~combout {} count[23] {} count[23]~clkctrl {} Light[0]~reg0 {} } { 0.000ns 0.000ns 1.286ns 2.199ns 1.036ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.980 ns" { RightT Light~10 Light[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.980 ns" { RightT {} RightT~combout {} Light~10 {} Light[0]~reg0 {} } { 0.000ns 0.000ns 1.478ns 0.000ns } { 0.000ns 0.999ns 0.419ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 18 16:12:54 2020 " "Info: Processing ended: Sat Jan 18 16:12:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
