// Seed: 3399617766
module module_0 (
    output uwire id_0,
    output uwire id_1,
    output wire  id_2,
    output uwire id_3
);
  wire [1 : -1] id_5;
  wire id_6;
  assign id_1 = id_6;
  parameter id_7 = 1;
  assign id_1 = &id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd80
) (
    output wire id_0,
    input tri0 id_1,
    input wand _id_2,
    input wor id_3,
    input supply1 id_4,
    output tri id_5
);
  wire id_7;
  wire id_8;
  wire [-1 : -1] id_9;
  assign id_8 = -1;
  wire id_10;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
  assign id_5 = -1'b0;
  logic [id_2 : 1] id_11 = id_1, id_12;
endmodule
