INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hastings/Lab10/Lab10.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hastings/Lab10/Lab10.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hastings/Lab10/Lab10.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hastings/Lab10/Lab10.srcs/sources_1/new/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hastings/Lab10/Lab10.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hastings/Lab10/Lab10.srcs/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hastings/Lab10/Lab10.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hastings/classes/comp541/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hastings/Lab10/Lab10.srcs/sources_1/imports/new/xycounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xycounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hastings/Lab10/Lab10.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hastings/Lab10/Lab10.srcs/sources_1/imports/c541/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hastings/Lab10/Lab10.srcs/sources_1/imports/new/hexto7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexto7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hastings/Lab10/Lab10.srcs/sources_1/new/bmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hastings/Lab10/Lab10.srcs/sources_1/imports/new/vgatimer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgatimer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hastings/Lab10/Lab10.srcs/sources_1/imports/lab11/keyboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hastings/Lab10/Lab10.srcs/sources_1/imports/c541/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hastings/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hastings/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hastings/Lab10/Lab10.srcs/sources_1/imports/lab11/clockdiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockdivider_Nexys4
WARNING: [VRFC 10-1315] redeclaration of ansi port clkin is not allowed [/home/hastings/Lab10/Lab10.srcs/sources_1/imports/lab11/clockdiv.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hastings/Lab10/Lab10.srcs/sources_1/new/smem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hastings/Lab10/Lab10.srcs/sources_1/imports/new/vgadisplaydriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgadisplaydriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hastings/Lab10/Lab10.srcs/sources_1/new/tmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hastings/Lab10/Lab10.srcs/sources_1/new/hexDisplay.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexDisplay
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hastings/Lab10/Lab10.srcs/sources_1/new/screen_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module screen_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hastings/Lab10/Lab10.srcs/sim_3/new/topsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hastings/Lab10/Lab10.sim/sim_3/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
