INFO: [VRFC 10-163] Analyzing VHDL file "/home/morten/dev/TFE4141-DDS1-Term-Project/integration_kit/Exponentiation/source/monpro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'monpro'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/morten/dev/TFE4141-DDS1-Term-Project/integration_kit/Exponentiation/source/exponentiation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'exponentiation'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/morten/dev/TFE4141-DDS1-Term-Project/integration_kit/RSA_accelerator/source/rsa_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rsa_core'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/morten/dev/TFE4141-DDS1-Term-Project/integration_kit/RSA_accelerator/testbench/rsa_accelerator_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rsa_accelerator_tb'
ERROR: [VRFC 10-3353] formal port 'r' has no actual or default value [/home/morten/dev/TFE4141-DDS1-Term-Project/integration_kit/RSA_accelerator/testbench/rsa_accelerator_tb.vhd:572]
ERROR: [VRFC 10-9458] unit 'struct' is ignored due to previous errors [/home/morten/dev/TFE4141-DDS1-Term-Project/integration_kit/RSA_accelerator/testbench/rsa_accelerator_tb.vhd:20]
INFO: [VRFC 10-8704] VHDL file '/home/morten/dev/TFE4141-DDS1-Term-Project/integration_kit/RSA_accelerator/testbench/rsa_accelerator_tb.vhd' is ignored due to errors
