digraph "CFG for '_Z10tex_kernelP13__hip_textureiPf' function" {
	label="CFG for '_Z10tex_kernelP13__hip_textureiPf' function";

	Node0x60dc1f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add i32 %10, %11\l  %13 = icmp ult i32 %12, %1\l  br i1 %13, label %14, label %44\l|{<s0>T|<s1>F}}"];
	Node0x60dc1f0:s0 -> Node0x60e0920;
	Node0x60dc1f0:s1 -> Node0x60e09b0;
	Node0x60e0920 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%14:\l14:                                               \l  %15 = uitofp i32 %12 to float\l  %16 = sitofp i32 %1 to float\l  %17 = fdiv contract float %15, %16\l  %18 = bitcast %struct.__hip_texture addrspace(1)* %0 to i32 addrspace(1)*\l  %19 = addrspacecast i32 addrspace(1)* %18 to i32 addrspace(4)*\l  %20 = getelementptr inbounds i32, i32 addrspace(4)* %19, i64 12\l  %21 = getelementptr inbounds i32, i32 addrspace(4)* %19, i64 10\l  %22 = load i32, i32 addrspace(4)* %21, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %23 = uitofp i32 %22 to float\l  %24 = load i32, i32 addrspace(4)* %20, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %25 = and i32 %24, 32768\l  %26 = icmp eq i32 %25, 0\l  %27 = select i1 %26, float %23, float 1.000000e+00\l  %28 = bitcast i32 addrspace(4)* %20 to \<4 x i32\> addrspace(4)*\l  %29 = load \<4 x i32\>, \<4 x i32\> addrspace(4)* %28, align 16, !tbaa !11,\l... !amdgpu.noclobber !5\l  %30 = bitcast %struct.__hip_texture addrspace(1)* %0 to \<8 x i32\>\l... addrspace(1)*\l  %31 = addrspacecast \<8 x i32\> addrspace(1)* %30 to \<8 x i32\> addrspace(4)*\l  %32 = load \<8 x i32\>, \<8 x i32\> addrspace(4)* %31, align 32, !tbaa !11,\l... !amdgpu.noclobber !5\l  %33 = extractelement \<4 x i32\> %29, i64 2\l  %34 = and i32 %33, 1048576\l  %35 = icmp eq i32 %34, 0\l  %36 = tail call float @llvm.amdgcn.rcp.f32(float %27)\l  %37 = fmul float %17, %27\l  %38 = tail call float @llvm.floor.f32(float %37)\l  %39 = fmul float %36, %38\l  %40 = select i1 %35, float %39, float %17\l  %41 = tail call float @llvm.amdgcn.image.sample.lz.1d.f32.f32(i32 1, float\l... %40, \<8 x i32\> %32, \<4 x i32\> %29, i1 false, i32 0, i32 0)\l  %42 = zext i32 %12 to i64\l  %43 = getelementptr inbounds float, float addrspace(1)* %2, i64 %42\l  store float %41, float addrspace(1)* %43, align 4, !tbaa !12\l  br label %44\l}"];
	Node0x60e0920 -> Node0x60e09b0;
	Node0x60e09b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%44:\l44:                                               \l  ret void\l}"];
}
