$date
	Wed Sep 24 18:05:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module full_add_tb $end
$var event 1 ! gen_result $end
$var wire 1 " mismatch $end
$var wire 1 # sum $end
$var wire 1 $ carry_out $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' carry $end
$var reg 1 ( carry_out_compare $end
$var reg 1 ) isErr $end
$var reg 1 * sum_compare $end
$var reg 16 + time_of_err [15:0] $end
$scope module full_add_mod0 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' cin $end
$var wire 1 # sum $end
$var wire 1 $ cout $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
0*
0)
0(
0'
0&
0%
0$
0#
0"
1!
$end
#50
1#
1*
1&
#100
0&
1%
#150
0#
1$
1(
0*
1&
#200
0$
0(
0&
0%
#250
1#
1*
1'
#300
0#
1$
1(
0*
1%
#350
1&
0%
#400
1!
