Synthesis Analysis & Elaboration Stage Report for top
Thu Aug  8 10:32:47 2024
Quartus Prime Version 24.1.0 Internal Build 111 03/17/2024 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Parameter Settings for Top-Level Entity
  3. Parameter Settings for User Entity div_int Instance: LOOP[59].my_div
  4. Parameter Settings for User Entity single_port_ram Instance: my_ram
  5. Parameter Settings for User Entity count_ones Instance: count_ones
  6. Top Causes of Logic Optimized Away During Sweep
  7. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------+
; Parameter Settings for Top-Level Entity    ;
+-------------------+-------+----------------+
; Parameter Name    ; Value ; Type           ;
+-------------------+-------+----------------+
; DATA_INPUT_WIDTH  ; 64    ; Signed Integer ;
; DATA_OUTPUT_WIDTH ; 64    ; Signed Integer ;
; NUM_STAMPS        ; 60    ; Signed Integer ;
+-------------------+-------+----------------+
All Instances:
<top>



+----------------------------------------------------------------------+
; Parameter Settings for User Entity div_int Instance: LOOP[59].my_div ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
All Instances:
LOOP[0].my_div
LOOP[1].my_div
LOOP[2].my_div
LOOP[3].my_div
LOOP[4].my_div
LOOP[5].my_div
LOOP[6].my_div
LOOP[7].my_div
LOOP[8].my_div
LOOP[9].my_div
LOOP[10].my_div
LOOP[11].my_div
LOOP[12].my_div
LOOP[13].my_div
LOOP[14].my_div
LOOP[15].my_div
LOOP[16].my_div
LOOP[17].my_div
LOOP[18].my_div
LOOP[19].my_div
LOOP[20].my_div
LOOP[21].my_div
LOOP[22].my_div
LOOP[23].my_div
LOOP[24].my_div
LOOP[25].my_div
LOOP[26].my_div
LOOP[27].my_div
LOOP[28].my_div
LOOP[29].my_div
LOOP[30].my_div
LOOP[31].my_div
LOOP[32].my_div
LOOP[33].my_div
LOOP[34].my_div
LOOP[35].my_div
LOOP[36].my_div
LOOP[37].my_div
LOOP[38].my_div
LOOP[39].my_div
LOOP[40].my_div
LOOP[41].my_div
LOOP[42].my_div
LOOP[43].my_div
LOOP[44].my_div
LOOP[45].my_div
LOOP[46].my_div
LOOP[47].my_div
LOOP[48].my_div
LOOP[49].my_div
LOOP[50].my_div
LOOP[51].my_div
LOOP[52].my_div
LOOP[53].my_div
LOOP[54].my_div
LOOP[55].my_div
LOOP[56].my_div
LOOP[57].my_div
LOOP[58].my_div
LOOP[59].my_div



+---------------------------------------------------------------------+
; Parameter Settings for User Entity single_port_ram Instance: my_ram ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; ADDR_WIDTH     ; 14    ; Signed Integer                             ;
; DATA_WIDTH     ; 64    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
All Instances:
my_ram



+--------------------------------------------------------------------+
; Parameter Settings for User Entity count_ones Instance: count_ones ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; WIDTH          ; 128   ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
All Instances:
count_ones



Top root causes of logic optimization that have been identified during sweep. For more details and filtering options, ensure that you have compiled with the "Enable RTL Analysis Debug Mode " setting turned on under Assignments->Settings->Compiler Settings, then go to the " Root Causes Tab " in the " Sweep Hints Viewer " tool in the " RTL Analyzer ".
+------------------------------------------------------------------------------+
; Top Causes of Logic Optimized Away During Sweep                              ;
+-----------------------+------------------+-------------+---------------------+
; Root Object Path      ; Root Object Type ; Root Reason ; Swept Objects Count ;
+-----------------------+------------------+-------------+---------------------+
; LOOP[29].my_div|r[16] ; OUTPUT_INST_PORT ; lost_fanout ; 3                   ;
; LOOP[30].my_div|r[16] ; OUTPUT_INST_PORT ; lost_fanout ; 3                   ;
; LOOP[0].my_div|r[19]  ; OUTPUT_INST_PORT ; lost_fanout ; 3                   ;
; LOOP[31].my_div|r[16] ; OUTPUT_INST_PORT ; lost_fanout ; 3                   ;
; LOOP[1].my_div|r[19]  ; OUTPUT_INST_PORT ; lost_fanout ; 3                   ;
; LOOP[32].my_div|r[16] ; OUTPUT_INST_PORT ; lost_fanout ; 3                   ;
; LOOP[2].my_div|r[19]  ; OUTPUT_INST_PORT ; lost_fanout ; 3                   ;
; LOOP[33].my_div|r[16] ; OUTPUT_INST_PORT ; lost_fanout ; 3                   ;
; LOOP[3].my_div|r[19]  ; OUTPUT_INST_PORT ; lost_fanout ; 3                   ;
; LOOP[34].my_div|r[16] ; OUTPUT_INST_PORT ; lost_fanout ; 3                   ;
+-----------------------+------------------+-------------+---------------------+
Table limited at 10 items. To change the number of top root causes reported, set the "Number of Top Root Causes Reported in Synthesis Report " option under Assignments->Settings->Compiler Settings->Advanced Settings (Synthesis)


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 24.1.0 Internal Build 111 03/17/2024 SC Pro Edition
    Info: Processing started: Thu Aug  8 10:32:38 2024
    Info: System process ID: 396
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off --analysis_and_elaboration top -c top
Info: Using INI file C:/Users/nshirazi/quartus.ini
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Synthesis...
Info: Project = "top"
Info: Revision = "top"
Info (21958): Initialized Quartus Message Database
Info: Analyzing source files
Critical Warning (20759): Use the Reset Release IP in Intel Agilex 7 FPGA designs to ensure a successful configuration. For more information about the Reset Release IP, refer to the Configuration User Guide.
Info: Elaborating from top-level entity "top"
Warning (13469): Verilog HDL assignment warning at div_int.sv(44): truncated value with size 6 to match size of target (5) File: C:/Quartus/KPIs/KPIs/OPT3/top/src/div_int.sv Line: 44
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Warning (16735): Verilog HDL warning at top.v(56): actual bit length 64 differs from formal bit length 32 for port "q" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 56
Warning (16735): Verilog HDL warning at top.v(57): actual bit length 64 differs from formal bit length 32 for port "r" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 57
Info (22567): Verilog HDL info at single_port_ram.v(14): extracting RAM for identifier 'ram' File: C:/Quartus/KPIs/KPIs/OPT3/top/src/single_port_ram.v Line: 14
Warning (16735): Verilog HDL warning at top.v(90): actual bit length 64 differs from formal bit length 7 for port "num_ones" File: C:/Quartus/KPIs/KPIs/OPT3/top/src/top.v Line: 90
Info: Found 5 design entities
Info: There are 63 partitions after elaboration.
Info: DA report generation in native DNI mode
Info (21615): Running Design Assistant Rules for snapshot 'partitioned'
Info: No waiver waived any violations
Info (22360): Design Assistant Results: 9 of 10 enabled rules passed, and 1 rules was disabled, in snapshot 'partitioned'
Warning (21620): Design Assistant Results: 1 of 1 High severity rules issued violations in snapshot 'partitioned'. Please refer to DRC report 'C:/Quartus/KPIs/KPIs/OPT3/top/quartus_241/output_files/top.drc.partitioned.rpt' for more information
Info (21621): Design Assistant Results: 0 of 1 Medium severity rules issued violations in snapshot 'partitioned'
Info (21622): Design Assistant Results: 0 of 8 Low severity rules issued violations in snapshot 'partitioned'


