;redcode
;assert 1
	SPL 0, <-52
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -7, <-20
	CMP @127, 106
	ADD @121, 106
	SUB 101, <-1
	JMP <127, 100
	SUB 52, @210
	SUB 52, @210
	SUB @-127, 100
	SUB @-127, 100
	MOV -7, <-20
	SPL 0, <-52
	SUB @127, 106
	SUB @121, 103
	SUB @121, 103
	ADD 270, 60
	SUB -7, <-120
	MOV -7, <-20
	SUB 101, <-1
	JMP <127, 100
	SUB @121, 103
	SUB @121, 103
	CMP @127, 106
	SPL 0, <-52
	SUB @121, 103
	SUB @-127, 100
	SUB #72, @200
	SUB @-127, 100
	SUB @-127, 100
	SPL 0, <-52
	MOV -1, <-20
	ADD @0, @2
	SUB -7, <-120
	SUB -7, <-120
	SUB 0, @2
	SPL -5, <-102
	ADD #270, 1
	JMN -1, @-20
	SPL 0, <400
	ADD 270, 0
	SUB -7, <-20
	SPL 0, <400
	SPL 0, <400
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	SUB -7, <-20
	SUB -7, <-20
