-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Thu Aug 19 17:09:49 EDT 2021                        

Solution Settings: inPlaceNTT_DIT_precomp.v5
  Current state: schedule
  Project: Catapult_1
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $MGC_HOME/shared/include/ac_int.h
        $PROJECT_HOME/include/config.h
      $MGC_HOME/shared/include/ac_math.h
        $MGC_HOME/shared/include/ac_math/ac_abs.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_shift.h
            $MGC_HOME/shared/include/ac_math/ac_normalize.h
        $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
        $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_div.h
        $MGC_HOME/shared/include/ac_math/ac_hcordic.h
        $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
        $MGC_HOME/shared/include/ac_math/ac_sqrt.h
        $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
    $PROJECT_HOME/src/ntt_tb.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIT_precomp/core                      84  180438     180443            0  0        ? 
    Design Total:                                     84  180438     180443            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks     
    ------------ ------ ------ ----------------- ----------- ----------------------------
    clk          rising 20.000             20.00    0.000000 /inPlaceNTT_DIT_precomp/core 
    
  I/O Data Ranges
    Port                        Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    --------------------------- ---- -------- --------- --------- ------- -------- --------
    clk                         IN   Unsigned         1                                     
    rst                         IN   Unsigned         1                                     
    vec:rsc(0)(0).q             IN   Unsigned        64                                     
    vec:rsc(0)(1).q             IN   Unsigned        64                                     
    p:rsc.dat                   IN   Unsigned        64                                     
    r:rsc.dat                   IN   Unsigned        64                                     
    twiddle:rsc(0)(0).q         IN   Unsigned        64                                     
    twiddle:rsc(0)(1).q         IN   Unsigned        64                                     
    vec:rsc(0)(0).wadr          OUT  Unsigned         9                                     
    vec:rsc(0)(0).d             OUT  Unsigned        64                                     
    vec:rsc(0)(0).we            OUT  Unsigned         1                                     
    vec:rsc(0)(0).radr          OUT  Unsigned         9                                     
    vec:rsc.triosy(0)(0).lz     OUT  Unsigned         1                                     
    vec:rsc(0)(1).wadr          OUT  Unsigned         9                                     
    vec:rsc(0)(1).d             OUT  Unsigned        64                                     
    vec:rsc(0)(1).we            OUT  Unsigned         1                                     
    vec:rsc(0)(1).radr          OUT  Unsigned         9                                     
    vec:rsc.triosy(0)(1).lz     OUT  Unsigned         1                                     
    p:rsc.triosy.lz             OUT  Unsigned         1                                     
    r:rsc.triosy.lz             OUT  Unsigned         1                                     
    twiddle:rsc(0)(0).radr      OUT  Unsigned         9                                     
    twiddle:rsc.triosy(0)(0).lz OUT  Unsigned         1                                     
    twiddle:rsc(0)(1).radr      OUT  Unsigned         9                                     
    twiddle:rsc.triosy(0)(1).lz OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /inPlaceNTT_DIT_precomp/vec:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         1024 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                    Indices Phys Memory Address        
      --------------------------- ------- --------------------------
      /inPlaceNTT_DIT_precomp/vec    0:63 000003ff-00000000 (1023-0) 
      
      Splitting: 
      Block         Original Addresses 
      ------------- ------------------
      vec:rsc(0)(0)   0, 2, ..., 1022  
      vec:rsc(0)(1)   1, 3, ..., 1023  
      
    Resource Name: /inPlaceNTT_DIT_precomp/p:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                  Indices Phys Memory Address     
      ------------------------- ------- -----------------------
      /inPlaceNTT_DIT_precomp/p    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIT_precomp/r:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                  Indices Phys Memory Address     
      ------------------------- ------- -----------------------
      /inPlaceNTT_DIT_precomp/r    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIT_precomp/twiddle:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         1024 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                        Indices Phys Memory Address        
      ------------------------------- ------- --------------------------
      /inPlaceNTT_DIT_precomp/twiddle    0:63 000003ff-00000000 (1023-0) 
      
      Splitting: 
      Block             Original Addresses 
      ----------------- ------------------
      twiddle:rsc(0)(0)   0, 2, ..., 1022  
      twiddle:rsc(0)(1)   1, 3, ..., 1023  
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process                      Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    ---------------------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /inPlaceNTT_DIT_precomp/core core:rlp           Infinite       0     180443 ?    3.61 ms                       
    /inPlaceNTT_DIT_precomp/core  main              Infinite       2     180443 ?    3.61 ms                       
    /inPlaceNTT_DIT_precomp/core   STAGE_LOOP              9       2     180441 ?    3.61 ms                       
    /inPlaceNTT_DIT_precomp/core    VEC_LOOP               ?       1      20047 ?  400.94 us                       
    /inPlaceNTT_DIT_precomp/core     COMP_LOOP           257      78      20046 ?  400.92 us       2               
    
  Loop Execution Profile
    Process                      Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ---------------------------- ---------------- ------------ -------------------------- ----------------- --------
    /inPlaceNTT_DIT_precomp/core core:rlp                 0 ?                        0.00         180443 ?           
    /inPlaceNTT_DIT_precomp/core  main                    2 ?                        0.00         180443 ?           
    /inPlaceNTT_DIT_precomp/core   STAGE_LOOP            18 ?                        0.01         180441 ?           
    /inPlaceNTT_DIT_precomp/core    VEC_LOOP              9 ?                        0.00         180423 ?           
    /inPlaceNTT_DIT_precomp/core     COMP_LOOP       180414 ?                       99.98         180414 ?           
    
  End of Report
