/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [12:0] _01_;
  reg [2:0] _02_;
  wire [8:0] _03_;
  wire [32:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [28:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire [6:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [19:0] celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire [6:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_60z;
  wire [4:0] celloutsig_0_63z;
  wire celloutsig_0_69z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [8:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_16z;
  wire [5:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_2z ? celloutsig_0_0z[9] : in_data[6];
  assign celloutsig_0_43z = celloutsig_0_6z[2] ? celloutsig_0_38z : _00_;
  assign celloutsig_0_48z = celloutsig_0_15z ? celloutsig_0_15z : celloutsig_0_13z[3];
  assign celloutsig_0_15z = celloutsig_0_4z[8] ? celloutsig_0_14z[10] : celloutsig_0_14z[7];
  assign celloutsig_0_54z = ~(celloutsig_0_26z[5] & celloutsig_0_48z);
  assign celloutsig_0_70z = ~(celloutsig_0_1z[0] & celloutsig_0_63z[0]);
  assign celloutsig_1_0z = ~(in_data[180] & in_data[148]);
  assign celloutsig_0_18z = ~(in_data[56] | celloutsig_0_16z[14]);
  assign celloutsig_0_19z = ~(celloutsig_0_18z | celloutsig_0_2z);
  assign celloutsig_1_2z = celloutsig_1_0z | ~(celloutsig_1_0z);
  assign celloutsig_0_10z = celloutsig_0_0z[15] | ~(celloutsig_0_4z[10]);
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 13'h0000;
    else _01_ <= { in_data[161:153], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 3'h0;
    else _02_ <= { celloutsig_0_9z[2:1], celloutsig_0_10z };
  reg [8:0] _17_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _17_ <= 9'h000;
    else _17_ <= celloutsig_0_16z[23:15];
  assign { _03_[8:6], _00_, _03_[4:0] } = _17_;
  assign celloutsig_1_12z = { _01_[4:2], celloutsig_1_10z, celloutsig_1_4z } / { 1'h1, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_16z = { celloutsig_0_0z[28:2], celloutsig_0_10z, celloutsig_0_2z } / { 1'h1, celloutsig_0_0z[29:2] };
  assign celloutsig_0_28z = { celloutsig_0_8z[4:0], celloutsig_0_3z, celloutsig_0_2z } / { 1'h1, celloutsig_0_16z[23:18] };
  assign celloutsig_0_38z = { celloutsig_0_4z[14:6], celloutsig_0_19z } >= { celloutsig_0_4z[17:12], celloutsig_0_25z, _02_ };
  assign celloutsig_0_2z = in_data[39:25] >= { celloutsig_0_0z[21:13], celloutsig_0_1z };
  assign celloutsig_1_4z = ! { _01_[8], _01_, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_25z = { celloutsig_0_8z[4:1], celloutsig_0_3z } || celloutsig_0_5z[4:0];
  assign celloutsig_0_6z = celloutsig_0_0z[23:18] * celloutsig_0_5z[5:0];
  assign celloutsig_1_18z = celloutsig_1_10z[6:1] * { celloutsig_1_16z, celloutsig_1_13z };
  assign celloutsig_0_14z = { celloutsig_0_5z[6:2], celloutsig_0_2z, celloutsig_0_9z } * { celloutsig_0_5z[5:1], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_7z = celloutsig_1_6z ? _01_[10:6] : { in_data[175], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, 1'h0 };
  assign celloutsig_1_8z = in_data[130] ? { _01_[8:5], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z } : { celloutsig_1_3z[3:2], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_19z = celloutsig_1_8z[3] ? { _01_[1], celloutsig_1_2z, celloutsig_1_10z } : { celloutsig_1_16z[4:1], celloutsig_1_7z };
  assign celloutsig_0_4z = - { in_data[68:51], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_16z = - celloutsig_1_12z[7:3];
  assign celloutsig_1_6z = ^ in_data[121:105];
  assign celloutsig_1_13z = ^ celloutsig_1_8z[4:1];
  assign celloutsig_0_0z = in_data[79:47] >> in_data[93:61];
  assign celloutsig_0_5z = { celloutsig_0_4z[3], celloutsig_0_1z } >> { in_data[5:0], celloutsig_0_3z };
  assign celloutsig_0_8z = celloutsig_0_0z[14:9] >> { celloutsig_0_1z[4:0], celloutsig_0_2z };
  assign celloutsig_1_10z = { celloutsig_1_8z[5:0], celloutsig_1_6z } >> { in_data[145:141], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_7z[6], celloutsig_0_1z } >> in_data[39:33];
  assign celloutsig_0_20z = { celloutsig_0_16z[8:5], celloutsig_0_10z } >> celloutsig_0_4z[16:12];
  assign celloutsig_0_63z = celloutsig_0_20z << { celloutsig_0_9z[5:2], celloutsig_0_54z };
  assign celloutsig_1_3z = { in_data[175:172], celloutsig_1_2z, celloutsig_1_0z } << in_data[120:115];
  assign celloutsig_0_1z = in_data[14:9] << celloutsig_0_0z[15:10];
  assign celloutsig_0_26z = celloutsig_0_6z << celloutsig_0_5z[6:1];
  assign celloutsig_0_60z = _02_ ~^ { celloutsig_0_8z[5:4], celloutsig_0_49z };
  assign celloutsig_0_7z = { in_data[90:83], celloutsig_0_3z } ~^ in_data[28:20];
  assign celloutsig_0_13z = in_data[81:77] ~^ { celloutsig_0_7z[4:1], celloutsig_0_2z };
  assign celloutsig_0_17z = celloutsig_0_9z[5:2] ~^ celloutsig_0_13z[4:1];
  assign celloutsig_0_49z = ~((celloutsig_0_19z & celloutsig_0_43z) | (celloutsig_0_17z[0] & celloutsig_0_28z[5]));
  assign celloutsig_0_69z = ~((celloutsig_0_60z[2] & celloutsig_0_2z) | (celloutsig_0_5z[5] & celloutsig_0_15z));
  assign celloutsig_1_5z = ~((celloutsig_1_2z & celloutsig_1_0z) | (celloutsig_1_2z & celloutsig_1_3z[1]));
  assign _03_[5] = _00_;
  assign { out_data[133:128], out_data[104:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z, celloutsig_0_70z };
endmodule
