<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p177" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_177{left:96px;bottom:1124px;letter-spacing:0.16px;}
#t2_177{left:573px;bottom:1130px;}
#t3_177{left:573px;bottom:1124px;letter-spacing:0.14px;word-spacing:0.02px;}
#t4_177{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5_177{left:829px;bottom:81px;letter-spacing:-0.14px;}
#t6_177{left:138px;bottom:961px;letter-spacing:0.13px;}
#t7_177{left:206px;bottom:961px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t8_177{left:784px;bottom:961px;letter-spacing:-0.14px;}
#t9_177{left:138px;bottom:926px;letter-spacing:0.12px;}
#ta_177{left:204px;bottom:926px;letter-spacing:0.07px;word-spacing:0.03px;}
#tb_177{left:138px;bottom:900px;letter-spacing:0.06px;word-spacing:0.06px;}
#tc_177{left:138px;bottom:867px;letter-spacing:0.11px;}
#td_177{left:226px;bottom:867px;letter-spacing:-0.15px;}
#te_177{left:350px;bottom:867px;}
#tf_177{left:370px;bottom:867px;letter-spacing:-0.15px;}
#tg_177{left:138px;bottom:841px;letter-spacing:0.13px;word-spacing:-0.02px;}
#th_177{left:326px;bottom:841px;letter-spacing:0.11px;}
#ti_177{left:340px;bottom:841px;letter-spacing:0.1px;word-spacing:0.01px;}
#tj_177{left:685px;bottom:841px;letter-spacing:0.16px;}
#tk_177{left:695px;bottom:841px;}
#tl_177{left:138px;bottom:815px;letter-spacing:0.08px;word-spacing:1.08px;}
#tm_177{left:318px;bottom:815px;letter-spacing:0.03px;}
#tn_177{left:365px;bottom:815px;}
#to_177{left:370px;bottom:815px;letter-spacing:0.01px;}
#tp_177{left:411px;bottom:815px;letter-spacing:0.04px;word-spacing:1.18px;}
#tq_177{left:489px;bottom:815px;letter-spacing:0.18px;}
#tr_177{left:530px;bottom:815px;letter-spacing:0.11px;word-spacing:1.06px;}
#ts_177{left:787px;bottom:815px;letter-spacing:0.16px;}
#tt_177{left:836px;bottom:815px;letter-spacing:0.11px;}
#tu_177{left:138px;bottom:796px;letter-spacing:0.11px;word-spacing:-0.39px;}
#tv_177{left:272px;bottom:796px;letter-spacing:0.14px;}
#tw_177{left:323px;bottom:796px;letter-spacing:0.1px;word-spacing:-0.37px;}
#tx_177{left:796px;bottom:796px;letter-spacing:0.18px;}
#ty_177{left:841px;bottom:796px;letter-spacing:0.07px;}
#tz_177{left:138px;bottom:778px;letter-spacing:0.11px;word-spacing:0.31px;}
#t10_177{left:505px;bottom:778px;letter-spacing:0.17px;}
#t11_177{left:551px;bottom:778px;letter-spacing:0.11px;word-spacing:0.32px;}
#t12_177{left:138px;bottom:760px;letter-spacing:0.11px;word-spacing:0.86px;}
#t13_177{left:715px;bottom:760px;letter-spacing:0.22px;}
#t14_177{left:751px;bottom:760px;letter-spacing:0.1px;word-spacing:0.85px;}
#t15_177{left:138px;bottom:741px;letter-spacing:0.11px;word-spacing:0.01px;}
#t16_177{left:138px;bottom:715px;letter-spacing:0.11px;word-spacing:0.44px;}
#t17_177{left:783px;bottom:715px;letter-spacing:0.15px;}
#t18_177{left:838px;bottom:713px;letter-spacing:0.13px;}
#t19_177{left:138px;bottom:694px;letter-spacing:0.11px;word-spacing:0.72px;}
#t1a_177{left:265px;bottom:694px;letter-spacing:0.15px;}
#t1b_177{left:329px;bottom:692px;letter-spacing:0.13px;}
#t1c_177{left:351px;bottom:694px;letter-spacing:0.1px;word-spacing:0.76px;}
#t1d_177{left:721px;bottom:694px;letter-spacing:0.17px;}
#t1e_177{left:739px;bottom:694px;letter-spacing:0.07px;}
#t1f_177{left:762px;bottom:694px;letter-spacing:0.14px;}
#t1g_177{left:778px;bottom:694px;letter-spacing:0.17px;}
#t1h_177{left:797px;bottom:694px;letter-spacing:0.17px;}
#t1i_177{left:820px;bottom:694px;letter-spacing:0.12px;}
#t1j_177{left:138px;bottom:673px;letter-spacing:0.1px;word-spacing:-0.13px;}
#t1k_177{left:412px;bottom:673px;letter-spacing:0.17px;}
#t1l_177{left:430px;bottom:673px;letter-spacing:0.17px;}
#t1m_177{left:452px;bottom:673px;letter-spacing:0.11px;word-spacing:-0.15px;}
#t1n_177{left:138px;bottom:655px;letter-spacing:0.17px;}
#t1o_177{left:193px;bottom:652px;}
#t1p_177{left:214px;bottom:655px;letter-spacing:0.11px;}
#t1q_177{left:138px;bottom:626px;letter-spacing:0.12px;word-spacing:1.36px;}
#t1r_177{left:621px;bottom:626px;letter-spacing:0.17px;}
#t1s_177{left:639px;bottom:626px;letter-spacing:0.13px;word-spacing:1.37px;}
#t1t_177{left:138px;bottom:608px;letter-spacing:0.11px;}
#t1u_177{left:599px;bottom:608px;letter-spacing:0.17px;}
#t1v_177{left:627px;bottom:605px;letter-spacing:0.13px;}
#t1w_177{left:663px;bottom:608px;letter-spacing:0.13px;word-spacing:-0.09px;}
#t1x_177{left:138px;bottom:579px;letter-spacing:0.12px;word-spacing:3.4px;}
#t1y_177{left:138px;bottom:560px;letter-spacing:0.17px;}
#t1z_177{left:202px;bottom:558px;letter-spacing:0.13px;}
#t20_177{left:229px;bottom:560px;letter-spacing:0.11px;word-spacing:1.12px;}
#t21_177{left:694px;bottom:560px;letter-spacing:0.17px;}
#t22_177{left:722px;bottom:558px;letter-spacing:0.13px;}
#t23_177{left:751px;bottom:560px;letter-spacing:0.11px;word-spacing:1.13px;}
#t24_177{left:138px;bottom:539px;letter-spacing:0.11px;word-spacing:0.16px;}
#t25_177{left:530px;bottom:539px;letter-spacing:0.17px;}
#t26_177{left:594px;bottom:537px;letter-spacing:0.13px;}
#t27_177{left:616px;bottom:539px;letter-spacing:0.09px;word-spacing:0.12px;}
#t28_177{left:676px;bottom:539px;letter-spacing:0.15px;}
#t29_177{left:740px;bottom:537px;letter-spacing:0.13px;}
#t2a_177{left:766px;bottom:539px;letter-spacing:0.1px;word-spacing:0.18px;}
#t2b_177{left:138px;bottom:518px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2c_177{left:489px;bottom:518px;letter-spacing:0.17px;}
#t2d_177{left:507px;bottom:518px;letter-spacing:0.11px;}
#t2e_177{left:138px;bottom:500px;letter-spacing:0.1px;word-spacing:-0.25px;}
#t2f_177{left:372px;bottom:500px;letter-spacing:0.17px;}
#t2g_177{left:390px;bottom:500px;letter-spacing:0.11px;word-spacing:-0.27px;}
#t2h_177{left:777px;bottom:500px;letter-spacing:0.17px;}
#t2i_177{left:795px;bottom:500px;letter-spacing:0.13px;word-spacing:-0.26px;}
#t2j_177{left:138px;bottom:482px;letter-spacing:0.12px;word-spacing:1.83px;}
#t2k_177{left:498px;bottom:482px;letter-spacing:0.17px;}
#t2l_177{left:517px;bottom:482px;letter-spacing:0.11px;word-spacing:1.86px;}
#t2m_177{left:138px;bottom:463px;letter-spacing:0.1px;word-spacing:1.62px;}
#t2n_177{left:138px;bottom:445px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2o_177{left:138px;bottom:419px;letter-spacing:0.11px;}
#t2p_177{left:568px;bottom:419px;letter-spacing:0.15px;}
#t2q_177{left:633px;bottom:416px;letter-spacing:0.13px;}
#t2r_177{left:655px;bottom:419px;}
#t2s_177{left:137px;bottom:382px;letter-spacing:0.11px;}
#t2t_177{left:137px;bottom:357px;letter-spacing:0.1px;word-spacing:0.85px;}
#t2u_177{left:758px;bottom:357px;letter-spacing:0.01px;}
#t2v_177{left:137px;bottom:338px;letter-spacing:0.17px;}
#t2w_177{left:183px;bottom:338px;letter-spacing:0.07px;}
#t2x_177{left:196px;bottom:338px;letter-spacing:0.16px;}
#t2y_177{left:209px;bottom:338px;letter-spacing:0.1px;word-spacing:-0.2px;}
#t2z_177{left:842px;bottom:338px;letter-spacing:0.06px;}
#t30_177{left:137px;bottom:320px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t31_177{left:137px;bottom:294px;letter-spacing:0.11px;word-spacing:0.33px;}
#t32_177{left:297px;bottom:294px;letter-spacing:0.09px;}
#t33_177{left:433px;bottom:294px;letter-spacing:0.03px;}
#t34_177{left:446px;bottom:294px;letter-spacing:0.17px;}
#t35_177{left:462px;bottom:294px;letter-spacing:0.12px;word-spacing:0.35px;}
#t36_177{left:811px;bottom:294px;letter-spacing:0.06px;}
#t37_177{left:825px;bottom:294px;letter-spacing:0.15px;}
#t38_177{left:138px;bottom:275px;letter-spacing:0.11px;word-spacing:0.3px;}
#t39_177{left:138px;bottom:257px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t3a_177{left:370px;bottom:257px;letter-spacing:0.09px;}
#t3b_177{left:138px;bottom:224px;letter-spacing:0.11px;}
#t3c_177{left:165px;bottom:182px;letter-spacing:-0.15px;}
#t3d_177{left:206px;bottom:182px;}
#t3e_177{left:227px;bottom:182px;letter-spacing:-0.17px;}
#t3f_177{left:284px;bottom:180px;letter-spacing:-0.02px;}
#t3g_177{left:165px;bottom:166px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t3h_177{left:193px;bottom:149px;letter-spacing:-0.16px;}
#t3i_177{left:193px;bottom:132px;letter-spacing:-0.15px;word-spacing:-0.09px;}
#t3j_177{left:267px;bottom:130px;}
#t3k_177{left:288px;bottom:132px;}
#t3l_177{left:299px;bottom:132px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t3m_177{left:121px;bottom:1055px;letter-spacing:-0.16px;}
#t3n_177{left:231px;bottom:1055px;letter-spacing:-0.16px;}
#t3o_177{left:253px;bottom:1055px;letter-spacing:-0.16px;}
#t3p_177{left:341px;bottom:1055px;letter-spacing:-0.16px;}
#t3q_177{left:363px;bottom:1055px;letter-spacing:-0.16px;}
#t3r_177{left:451px;bottom:1055px;letter-spacing:-0.16px;}
#t3s_177{left:473px;bottom:1055px;letter-spacing:-0.16px;}
#t3t_177{left:495px;bottom:1055px;letter-spacing:-0.16px;}
#t3u_177{left:516px;bottom:1055px;letter-spacing:-0.16px;}
#t3v_177{left:674px;bottom:1055px;}
#t3w_177{left:696px;bottom:1055px;}
#t3x_177{left:806px;bottom:1055px;}
#t3y_177{left:153px;bottom:1027px;letter-spacing:-0.16px;}
#t3z_177{left:161px;bottom:1010px;letter-spacing:-0.13px;}
#t40_177{left:298px;bottom:1018px;letter-spacing:-0.07px;}
#t41_177{left:408px;bottom:1018px;letter-spacing:-0.09px;}
#t42_177{left:483px;bottom:1018px;letter-spacing:-0.12px;}
#t43_177{left:583px;bottom:1027px;letter-spacing:-0.17px;}
#t44_177{left:572px;bottom:1010px;letter-spacing:-0.2px;}
#t45_177{left:718px;bottom:1027px;letter-spacing:-0.16px;}
#t46_177{left:734px;bottom:1010px;letter-spacing:-0.43px;}
#t47_177{left:178px;bottom:990px;}
#t48_177{left:300px;bottom:990px;}
#t49_177{left:410px;bottom:990px;}
#t4a_177{left:487px;bottom:990px;}
#t4b_177{left:597px;bottom:989px;}
#t4c_177{left:751px;bottom:990px;}

.s1_177{font-size:15px;font-family:Arial-Bold_od1;color:#000;}
.s2_177{font-size:3px;font-family:Arial-Bold_od1;color:#7F7F7F;}
.s3_177{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s4_177{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s5_177{font-size:14px;font-family:Courier_ws;color:#000;}
.s6_177{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s7_177{font-size:15px;font-family:TimesNewRomanPSMT_wq;color:#000;}
.s8_177{font-size:14px;font-family:Wingdings3_x6;color:#000;}
.s9_177{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.sa_177{font-size:15px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.sb_177{font-size:15px;font-family:Courier-Oblique_x2;color:#030;}
.sc_177{font-size:12px;font-family:Courier-Oblique_x2;color:#030;}
.sd_177{font-size:15px;font-family:Courier_ws;color:#000;}
.se_177{font-size:15px;font-family:Courier-Oblique_x2;color:#000;}
.sf_177{font-size:12px;font-family:Courier-Oblique_x2;color:#000;}
.sg_177{font-size:11px;font-family:Courier_ws;color:#000;}
.sh_177{font-size:14px;font-family:TimesNewRomanPSMT_wv;color:#000;}
.si_177{font-size:11px;font-family:sub_ArialMT_lsr;color:#000;}
.sj_177{font-size:14px;font-family:TimesNewRomanPSMT_wq;color:#000;}
.t.v0_177{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts177" type="text/css" >

@font-face {
	font-family: Arial-Bold_od1;
	src: url("fonts/Arial-Bold_od1.woff") format("woff");
}

@font-face {
	font-family: Courier-Oblique_x2;
	src: url("fonts/Courier-Oblique_x2.woff") format("woff");
}

@font-face {
	font-family: Courier_ws;
	src: url("fonts/Courier_ws.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_wq;
	src: url("fonts/TimesNewRomanPSMT_wq.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_wv;
	src: url("fonts/TimesNewRomanPSMT_wv.woff") format("woff");
}

@font-face {
	font-family: Wingdings3_x6;
	src: url("fonts/Wingdings3_x6.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg177Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg177" style="-webkit-user-select: none;"><object width="935" height="1210" data="177/177.svg" type="image/svg+xml" id="pdf177" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_177" class="t s1_177">CTC1 </span><span id="t2_177" class="t v0_177 s2_177">I</span><span id="t3_177" class="t s1_177">Move Control Word to Floating Point </span>
<span id="t4_177" class="t s3_177">MIPS® Architecture for Programmers Volume II-B: microMIPS32™ Instruction Set, Revision 6.05 </span><span id="t5_177" class="t s3_177">177 </span>
<span id="t6_177" class="t s4_177">Format: </span><span id="t7_177" class="t s5_177">CTC1 rt, fs </span><span id="t8_177" class="t s6_177">microMIPS </span>
<span id="t9_177" class="t s4_177">Purpose: </span><span id="ta_177" class="t s7_177">Move Control Word to Floating Point </span>
<span id="tb_177" class="t s7_177">To copy a word from a GPR to an FPU control register. </span>
<span id="tc_177" class="t s4_177">Description: </span><span id="td_177" class="t s5_177">FP_Control[fs] </span><span id="te_177" class="t s8_177"> </span><span id="tf_177" class="t s5_177">GPR[rt] </span>
<span id="tg_177" class="t s7_177">Copy the low word from GPR </span><span id="th_177" class="t s9_177">rt </span><span id="ti_177" class="t s7_177">into the FP (coprocessor 1) control register indicated by </span><span id="tj_177" class="t s9_177">fs</span><span id="tk_177" class="t s7_177">. </span>
<span id="tl_177" class="t s7_177">Writing to the floating point </span><span id="tm_177" class="t s9_177">Control</span><span id="tn_177" class="t s7_177">/</span><span id="to_177" class="t s9_177">Status </span><span id="tp_177" class="t s7_177">register, the </span><span id="tq_177" class="t sa_177">FCSR</span><span id="tr_177" class="t s7_177">, causes the appropriate exception if any </span><span id="ts_177" class="t sa_177">Cause </span><span id="tt_177" class="t s7_177">bit </span>
<span id="tu_177" class="t s7_177">and its corresponding </span><span id="tv_177" class="t sa_177">Enable </span><span id="tw_177" class="t s7_177">bit are both set. The register is written before the exception occurs. Writing to </span><span id="tx_177" class="t sa_177">FEXR </span><span id="ty_177" class="t s7_177">to </span>
<span id="tz_177" class="t s7_177">set a cause bit whose enable bit is already set, or writing to </span><span id="t10_177" class="t sa_177">FENR </span><span id="t11_177" class="t s7_177">to set an enable bit whose cause bit is already set </span>
<span id="t12_177" class="t s7_177">causes the appropriate exception. The register is written before the exception occurs and the </span><span id="t13_177" class="t sa_177">EPC </span><span id="t14_177" class="t s7_177">register contains </span>
<span id="t15_177" class="t s7_177">the address of the CTC1 instruction. </span>
<span id="t16_177" class="t s7_177">The definition of this instruction has been extended in Release 5 to support user mode read and write of </span><span id="t17_177" class="t sb_177">Status </span>
<span id="t18_177" class="t sc_177">FR </span>
<span id="t19_177" class="t s7_177">under the control of </span><span id="t1a_177" class="t sb_177">Config5 </span>
<span id="t1b_177" class="t sc_177">UFR </span>
<span id="t1c_177" class="t s7_177">. This optional feature is meant to facilitate transition from </span><span id="t1d_177" class="t sb_177">FR</span><span id="t1e_177" class="t sd_177">=0 </span><span id="t1f_177" class="t s7_177">to </span><span id="t1g_177" class="t sb_177">FR</span><span id="t1h_177" class="t sd_177">=1 </span><span id="t1i_177" class="t s7_177">float- </span>
<span id="t1j_177" class="t s7_177">ing-point register modes in order to obsolete </span><span id="t1k_177" class="t sb_177">FR</span><span id="t1l_177" class="t sd_177">=0 </span><span id="t1m_177" class="t s7_177">mode in a future architecture release. User code may set and clear </span>
<span id="t1n_177" class="t sb_177">Status </span>
<span id="t1o_177" class="t sc_177">FR </span>
<span id="t1p_177" class="t s7_177">without kernel intervention, providing kernel explicitly provides permission. </span>
<span id="t1q_177" class="t s7_177">This UFR facility is not supported in Release 6 since Release 6 only allows </span><span id="t1r_177" class="t sb_177">FR</span><span id="t1s_177" class="t s7_177">=1 mode. Accessing the UFR and </span>
<span id="t1t_177" class="t s7_177">UNFR registers causes a Reserved Instruction exception in Release 6 since </span><span id="t1u_177" class="t se_177">FIR </span>
<span id="t1v_177" class="t sf_177">UFRP </span>
<span id="t1w_177" class="t s7_177">is always 0. </span>
<span id="t1x_177" class="t s7_177">The definition of this instruction has been extended in Release 6 to allow user code to read and modify the </span>
<span id="t1y_177" class="t se_177">Config5 </span>
<span id="t1z_177" class="t sf_177">FRE </span>
<span id="t20_177" class="t s7_177">bit. Such modification is allowed when this bit is present (as indicated by </span><span id="t21_177" class="t se_177">FIR </span>
<span id="t22_177" class="t sf_177">UFRP </span>
<span id="t23_177" class="t s7_177">) and user mode </span>
<span id="t24_177" class="t s7_177">modification of the bit is enabled by the kernel (as indicated by </span><span id="t25_177" class="t se_177">Config5 </span>
<span id="t26_177" class="t sf_177">UFE </span>
<span id="t27_177" class="t s7_177">). Setting </span><span id="t28_177" class="t se_177">Config5 </span>
<span id="t29_177" class="t sf_177">FRE </span>
<span id="t2a_177" class="t s7_177">to 1 causes all </span>
<span id="t2b_177" class="t s7_177">floating point instructions which are not compatible with </span><span id="t2c_177" class="t se_177">FR</span><span id="t2d_177" class="t s7_177">=1 mode to take an Reserved Instruction exception. This </span>
<span id="t2e_177" class="t s7_177">makes it possible to run pre-Release 6 </span><span id="t2f_177" class="t se_177">FR</span><span id="t2g_177" class="t s7_177">=0 floating point code on a Release 6 core which only supports </span><span id="t2h_177" class="t se_177">FR</span><span id="t2i_177" class="t s7_177">=1 mode, </span>
<span id="t2j_177" class="t s7_177">provided the kernel has been set up to trap and emulate </span><span id="t2k_177" class="t se_177">FR</span><span id="t2l_177" class="t s7_177">=0 behavior for these instructions. These instructions </span>
<span id="t2m_177" class="t s7_177">include floating-point arithmetic instructions that read/write single-precision registers, LWC1, SWC1, MTC1, and </span>
<span id="t2n_177" class="t s7_177">MFC1 instructions. </span>
<span id="t2o_177" class="t s7_177">The FRE facility uses COP1 register aliases FRE and NFRE to access </span><span id="t2p_177" class="t se_177">Config5 </span>
<span id="t2q_177" class="t sf_177">FRE </span>
<span id="t2r_177" class="t s7_177">. </span>
<span id="t2s_177" class="t s4_177">Restrictions: </span>
<span id="t2t_177" class="t s7_177">There are a few control registers defined for the floating point unit. Prior to Release 6, the result is </span><span id="t2u_177" class="t s4_177">UNPREDICT- </span>
<span id="t2v_177" class="t s4_177">ABLE </span><span id="t2w_177" class="t s7_177">if </span><span id="t2x_177" class="t s9_177">fs </span><span id="t2y_177" class="t s7_177">specifies a register that does not exist. In Release 6 and later, a Reserved Instruction exception occurs if </span><span id="t2z_177" class="t s9_177">fs </span>
<span id="t30_177" class="t s7_177">specifies a register that does not exist. </span>
<span id="t31_177" class="t s7_177">Furthermore, the result is </span><span id="t32_177" class="t s4_177">UNPREDICTABLE </span><span id="t33_177" class="t s7_177">if </span><span id="t34_177" class="t s9_177">fd </span><span id="t35_177" class="t s7_177">specifies the UFR, UNFR, FRE and NFRE aliases, with </span><span id="t36_177" class="t s9_177">fs </span><span id="t37_177" class="t s7_177">any- </span>
<span id="t38_177" class="t s7_177">thing other than 00000, GPR[0]. Release 6 implementations and later are required to produce a Reserved Instruction </span>
<span id="t39_177" class="t s7_177">exception; software must assume it is </span><span id="t3a_177" class="t s4_177">UNPREDICTABLE. </span>
<span id="t3b_177" class="t s4_177">Operation: </span>
<span id="t3c_177" class="t s5_177">temp </span><span id="t3d_177" class="t s8_177"> </span><span id="t3e_177" class="t s5_177">GPR[rt] </span>
<span id="t3f_177" class="t sg_177">31..0 </span>
<span id="t3g_177" class="t s5_177">if (fs = 1 or fs = 4) then </span>
<span id="t3h_177" class="t s5_177">/* clear UFR or UNFR(CP1 Register 1)*/ </span>
<span id="t3i_177" class="t s5_177">if Config </span>
<span id="t3j_177" class="t sg_177">AR </span>
<span id="t3k_177" class="t sh_177">≥ </span><span id="t3l_177" class="t s5_177">2 SignalException(ReservedInstruction) /* Release 6 traps */ endif </span>
<span id="t3m_177" class="t si_177">31 </span><span id="t3n_177" class="t si_177">26 </span><span id="t3o_177" class="t si_177">25 </span><span id="t3p_177" class="t si_177">21 </span><span id="t3q_177" class="t si_177">20 </span><span id="t3r_177" class="t si_177">16 </span><span id="t3s_177" class="t si_177">15 </span><span id="t3t_177" class="t si_177">14 </span><span id="t3u_177" class="t si_177">13 </span><span id="t3v_177" class="t si_177">6 </span><span id="t3w_177" class="t si_177">5 </span><span id="t3x_177" class="t si_177">0 </span>
<span id="t3y_177" class="t sj_177">POOL32F </span>
<span id="t3z_177" class="t sj_177">010101 </span>
<span id="t40_177" class="t sj_177">rt </span><span id="t41_177" class="t sj_177">fs </span><span id="t42_177" class="t sj_177">00 </span>
<span id="t43_177" class="t sj_177">CTC1 </span>
<span id="t44_177" class="t sj_177">01100000 </span>
<span id="t45_177" class="t sj_177">POOL32FXf </span>
<span id="t46_177" class="t sj_177">111011 </span>
<span id="t47_177" class="t si_177">6 </span><span id="t48_177" class="t si_177">5 </span><span id="t49_177" class="t si_177">5 </span><span id="t4a_177" class="t si_177">2 </span>
<span id="t4b_177" class="t si_177">8 </span>
<span id="t4c_177" class="t si_177">6 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
