{
  "Top": "mmult_hw",
  "RtlTop": "mmult_hw",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    "DirectiveTcl": [
      "set_directive_array_reshape mmult_hw ",
      "set_directive_pipeline mmult_hw\/L2 -II 1",
      "set_directive_array_reshape mmult_hw ",
      "set_directive_resource mmult_hw ",
      "set_directive_resource mmult_hw "
    ],
    "DirectiveInfo": [
      "array_reshape mmult_hw {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredb} {complete positionBoolean0type} {dim 1}} {}",
      "pipeline mmult_hw\/L2 {{II 1}} {}",
      "array_reshape mmult_hw {{reshape positionBooleanCmd} {variable positionBooleanTextRequireda} {complete positionBoolean0type} {dim 2}} {}",
      "resource mmult_hw {{variable positionBooleanTextRequiredtemp} {core FMul_nodsp}} {}",
      "resource mmult_hw {{variable positionBooleanTextRequiredsum} {core FAddSub_nodsp}} {}"
    ]
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1981",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mmult_hw",
    "Version": "1.0",
    "DisplayName": "Mmult_hw",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/mmult_accel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/mmult_hw_fadd_32nbkb.vhd",
      "impl\/vhdl\/mmult_hw_fmul_32ncud.vhd",
      "impl\/vhdl\/mmult_hw_mac_muladEe.vhd",
      "impl\/vhdl\/mmult_hw.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/mmult_hw_fadd_32nbkb.v",
      "impl\/verilog\/mmult_hw_fmul_32ncud.v",
      "impl\/verilog\/mmult_hw_mac_muladEe.v",
      "impl\/verilog\/mmult_hw.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/mmult_hw_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/mmult_hw_ap_fmul_2_max_dsp_32_ip.tcl"
    ],
    "DesignXml": "C:\/Users\/thoms\/Universite\/H2024\/INF3610\/INF3610-TPs\/TP2\/hls_architecture1\/architecture_exploration\/hls_mmult_prj\/solution1\/.autopilot\/db\/mmult_hw.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "mmult_hw_ap_fadd_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mmult_hw_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "mmult_hw_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mmult_hw_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "a_address0": {
      "type": "data",
      "dir": "out",
      "width": "6",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "6"
        }}
    },
    "a_q0": {
      "type": "data",
      "dir": "in",
      "width": "1344",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32",
          "Bits": "1344"
        }}
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "b_address0": {
      "type": "data",
      "dir": "out",
      "width": "6",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "6"
        }}
    },
    "b_q0": {
      "type": "data",
      "dir": "in",
      "width": "1344",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32",
          "Bits": "1344"
        }}
    },
    "out_r_address0": {
      "type": "data",
      "dir": "out",
      "width": "11",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "11"
        }}
    },
    "out_r_d0": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "a_address0": {
      "dir": "out",
      "width": "6"
    },
    "a_ce0": {
      "dir": "out",
      "width": "1"
    },
    "a_q0": {
      "dir": "in",
      "width": "1344"
    },
    "b_address0": {
      "dir": "out",
      "width": "6"
    },
    "b_ce0": {
      "dir": "out",
      "width": "1"
    },
    "b_q0": {
      "dir": "in",
      "width": "1344"
    },
    "out_r_address0": {
      "dir": "out",
      "width": "11"
    },
    "out_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "out_r_we0": {
      "dir": "out",
      "width": "1"
    },
    "out_r_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "a_q0": {
      "interfaceRef": "a_q0",
      "dir": "in",
      "dataWidth": "1344",
      "busTypeRef": "ap_memory",
      "arraySize": "42",
      "handshakeRef": "ap_none"
    },
    "b_q0": {
      "interfaceRef": "b_q0",
      "dir": "in",
      "dataWidth": "1344",
      "busTypeRef": "ap_memory",
      "arraySize": "42",
      "handshakeRef": "ap_none"
    },
    "out_r_d0": {
      "interfaceRef": "out_r_d0",
      "dir": "out",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "1764",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "mmult_hw"},
    "Metrics": {"mmult_hw": {
        "Latency": {
          "LatencyBest": "1981",
          "LatencyAvg": "1981",
          "LatencyWorst": "1981",
          "PipelineII": "1982",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.634"
        },
        "Loops": [{
            "Name": "L1_L2",
            "TripCount": "1764",
            "Latency": "1979",
            "PipelineII": "1",
            "PipelineDepth": "217"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "211",
          "FF": "23064",
          "LUT": "34573"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "mmult_hw",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2024-04-14 10:21:30 -0400",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
