Release 14.6 - xst P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: RISC_CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RISC_CPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RISC_CPU"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : RISC_CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\Registers.v" into library work
Parsing module <Registers>.
Analyzing Verilog file "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\Reg8.v" into library work
Parsing module <Reg8>.
WARNING:HDLCompiler:751 - "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\Reg8.v" Line 30: Redeclaration of ansi port OutD is not allowed
Analyzing Verilog file "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\Refresh.v" into library work
Parsing module <Refresh>.
WARNING:HDLCompiler:751 - "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\Refresh.v" Line 30: Redeclaration of ansi port An_msd is not allowed
WARNING:HDLCompiler:751 - "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\Refresh.v" Line 31: Redeclaration of ansi port An_lsd is not allowed
WARNING:HDLCompiler:751 - "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\Refresh.v" Line 32: Redeclaration of ansi port OutR is not allowed
Analyzing Verilog file "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\ProgCounter.v" into library work
Parsing module <ProgCounter>.
WARNING:HDLCompiler:751 - "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\ProgCounter.v" Line 29: Redeclaration of ansi port PCOut is not allowed
Analyzing Verilog file "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\Mux4to1.v" into library work
Parsing module <Mux4to1>.
WARNING:HDLCompiler:751 - "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\Mux4to1.v" Line 31: Redeclaration of ansi port M is not allowed
Analyzing Verilog file "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\Mem.v" into library work
Parsing module <Mem>.
Analyzing Verilog file "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\Increm.v" into library work
Parsing module <Increm>.
WARNING:HDLCompiler:751 - "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\Increm.v" Line 28: Redeclaration of ansi port M is not allowed
Analyzing Verilog file "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\FullAdder.v" into library work
Parsing module <FullAdder>.
Analyzing Verilog file "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\DispOff.v" into library work
Parsing module <DispOff>.
Analyzing Verilog file "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\Dec7Seg.v" into library work
Parsing module <Dec7Seg>.
Analyzing Verilog file "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\CtrlUnit.v" into library work
Parsing module <CtrlUnit>.
WARNING:HDLCompiler:751 - "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\CtrlUnit.v" Line 34: Redeclaration of ansi port RegSrc_Op is not allowed
WARNING:HDLCompiler:751 - "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\CtrlUnit.v" Line 35: Redeclaration of ansi port ALUOp_Op is not allowed
WARNING:HDLCompiler:751 - "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\CtrlUnit.v" Line 36: Redeclaration of ansi port RegWrite_Op is not allowed
WARNING:HDLCompiler:751 - "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\CtrlUnit.v" Line 37: Redeclaration of ansi port Write7Seg_Op is not allowed
WARNING:HDLCompiler:751 - "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\CtrlUnit.v" Line 38: Redeclaration of ansi port WriteLEDs_Op is not allowed
WARNING:HDLCompiler:751 - "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\CtrlUnit.v" Line 39: Redeclaration of ansi port PCInc_Op is not allowed
WARNING:HDLCompiler:751 - "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\CtrlUnit.v" Line 40: Redeclaration of ansi port Beq_Op is not allowed
WARNING:HDLCompiler:751 - "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\CtrlUnit.v" Line 41: Redeclaration of ansi port JiJr_Op is not allowed
Analyzing Verilog file "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\ClkDiv.v" into library work
Parsing module <ClkDiv>.
Analyzing Verilog file "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\BrEq.v" into library work
Parsing module <BrEq>.
WARNING:HDLCompiler:751 - "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\BrEq.v" Line 28: Redeclaration of ansi port M is not allowed
Analyzing Verilog file "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\RISC_CPU.v" into library work
Parsing module <RISC_CPU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <RISC_CPU>.

Elaborating module <ProgCounter>.

Elaborating module <Mem>.

Elaborating module <CtrlUnit>.

Elaborating module <Registers>.
WARNING:HDLCompiler:1499 - "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\Registers.v" Line 21: Empty module <Registers> remains a black box.

Elaborating module <ALU>.

Elaborating module <FullAdder>.

Elaborating module <Increm>.

Elaborating module <BrEq>.

Elaborating module <Mux4to1>.

Elaborating module <Reg8>.

Elaborating module <Refresh>.

Elaborating module <Dec7Seg>.

Elaborating module <ClkDiv(DesiredFreq=10)>.

Elaborating module <ClkDiv(DesiredFreq=200)>.

Elaborating module <DispOff>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <RISC_CPU>.
    Related source file is "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\RISC_CPU.v".
    Summary:
	no macro.
Unit <RISC_CPU> synthesized.

Synthesizing Unit <ProgCounter>.
    Related source file is "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\ProgCounter.v".
    Found 8-bit register for signal <PCOut>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <ProgCounter> synthesized.

Synthesizing Unit <Mem>.
    Related source file is "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\Mem.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mem> synthesized.

Synthesizing Unit <CtrlUnit>.
    Related source file is "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\CtrlUnit.v".
    Found 8x1-bit Read Only RAM for signal <Beq_Op>
    Found 16x11-bit Read Only RAM for signal <_n0034>
WARNING:Xst:737 - Found 1-bit latch for signal <ALUOp_Op<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUOp_Op<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUOp_Op<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 RAM(s).
	inferred   3 Latch(s).
Unit <CtrlUnit> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\ALU.v".
    Found 8-bit subtractor for signal <InA[7]_InB[7]_sub_2_OUT> created at line 40.
    Found 8-bit adder for signal <InA[7]_InB[7]_add_0_OUT> created at line 38.
    Found 8-bit shifter logical right for signal <GND_9_o_InA[7]_shift_right_5_OUT> created at line 52
    Found 8-bit 8-to-1 multiplexer for signal <Compute> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <FullAdder>.
    Related source file is "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\FullAdder.v".
    Found 8-bit adder for signal <S> created at line 27.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <FullAdder> synthesized.

Synthesizing Unit <Increm>.
    Related source file is "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\Increm.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Increm> synthesized.

Synthesizing Unit <BrEq>.
    Related source file is "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\BrEq.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <BrEq> synthesized.

Synthesizing Unit <Mux4to1>.
    Related source file is "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\Mux4to1.v".
        S0 = 2'b00
        S1 = 2'b01
        S2 = 2'b10
        S3 = 2'b11
    Found 8-bit 4-to-1 multiplexer for signal <M> created at line 43.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux4to1> synthesized.

Synthesizing Unit <Reg8>.
    Related source file is "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\Reg8.v".
    Found 8-bit register for signal <OutD>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Reg8> synthesized.

Synthesizing Unit <Refresh>.
    Related source file is "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\Refresh.v".
    Found 1-bit register for signal <An_lsd>.
    Found 4-bit register for signal <OutR>.
    Found 1-bit register for signal <An_msd>.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Refresh> synthesized.

Synthesizing Unit <Dec7Seg>.
    Related source file is "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\Dec7Seg.v".
    Summary:
	no macro.
Unit <Dec7Seg> synthesized.

Synthesizing Unit <ClkDiv_1>.
    Related source file is "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\ClkDiv.v".
        DesiredFreq = 10
        BoardFreq = 100000000
        Bits = 27
        MaxCount = 10000000
    Found 1-bit register for signal <En1Hz>.
    Found 27-bit register for signal <count>.
    Found 27-bit adder for signal <count[26]_GND_18_o_add_2_OUT> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
Unit <ClkDiv_1> synthesized.

Synthesizing Unit <ClkDiv_2>.
    Related source file is "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\ClkDiv.v".
        DesiredFreq = 200
        BoardFreq = 100000000
        Bits = 27
        MaxCount = 500000
    Found 1-bit register for signal <En1Hz>.
    Found 27-bit register for signal <count>.
    Found 27-bit adder for signal <count[26]_GND_19_o_add_2_OUT> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
Unit <ClkDiv_2> synthesized.

Synthesizing Unit <DispOff>.
    Related source file is "C:\Users\oem\Desktop\Sistemas_Embebidos\P12_Risc_CPU\DispOff.v".
    Summary:
	no macro.
Unit <DispOff> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x11-bit single-port Read Only RAM                   : 1
 8x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 4
 27-bit adder                                          : 2
 8-bit adder                                           : 1
 8-bit addsub                                          : 1
# Registers                                            : 10
 1-bit register                                        : 4
 27-bit register                                       : 2
 4-bit register                                        : 1
 8-bit register                                        : 3
# Latches                                              : 3
 1-bit latch                                           : 3
# Multiplexers                                         : 13
 1-bit 2-to-1 multiplexer                              : 1
 21-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 8
 8-bit 4-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 8-bit shifter logical right                           : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ClkDiv_1>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <ClkDiv_1> synthesized (advanced).

Synthesizing (advanced) Unit <ClkDiv_2>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <ClkDiv_2> synthesized (advanced).

Synthesizing (advanced) Unit <CtrlUnit>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Beq_Op> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Oper<3:1>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Beq_Op>        |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0034> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 11-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Oper>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <CtrlUnit> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x11-bit single-port distributed Read Only RAM       : 1
 8x1-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 1
 8-bit addsub                                          : 1
# Counters                                             : 2
 27-bit up counter                                     : 2
# Registers                                            : 32
 Flip-Flops                                            : 32
# Multiplexers                                         : 12
 21-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 8
 8-bit 4-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 8-bit shifter logical right                           : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <C03/ALUOp_Op_0> in Unit <RISC_CPU> is equivalent to the following FF/Latch, which will be removed : <C03/ALUOp_Op_2> 

Optimizing unit <ProgCounter> ...

Optimizing unit <RISC_CPU> ...
WARNING:Xst:1710 - FF/Latch <C12/OutD_7> (without init value) has a constant value of 0 in block <RISC_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <C12/OutD_6> (without init value) has a constant value of 0 in block <RISC_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <C12/OutD_5> (without init value) has a constant value of 0 in block <RISC_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <C12/OutD_4> (without init value) has a constant value of 0 in block <RISC_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <C12/OutD_3> (without init value) has a constant value of 0 in block <RISC_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <C12/OutD_2> (without init value) has a constant value of 0 in block <RISC_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <C12/OutD_1> (without init value) has a constant value of 0 in block <RISC_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <C12/OutD_0> (without init value) has a constant value of 0 in block <RISC_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1294 - Latch <C03/ALUOp_Op_0> is equivalent to a wire in block <RISC_CPU>.
WARNING:Xst:1294 - Latch <C03/ALUOp_Op_1> is equivalent to a wire in block <RISC_CPU>.

Optimizing unit <Refresh> ...

Optimizing unit <ALU> ...
INFO:Xst:2261 - The FF/Latch <C15/count_0> in Unit <RISC_CPU> is equivalent to the following FF/Latch, which will be removed : <C16/count_0> 
INFO:Xst:2261 - The FF/Latch <C15/count_1> in Unit <RISC_CPU> is equivalent to the following FF/Latch, which will be removed : <C16/count_1> 
INFO:Xst:2261 - The FF/Latch <C15/count_2> in Unit <RISC_CPU> is equivalent to the following FF/Latch, which will be removed : <C16/count_2> 
INFO:Xst:2261 - The FF/Latch <C15/count_3> in Unit <RISC_CPU> is equivalent to the following FF/Latch, which will be removed : <C16/count_3> 
INFO:Xst:2261 - The FF/Latch <C15/count_4> in Unit <RISC_CPU> is equivalent to the following FF/Latch, which will be removed : <C16/count_4> 
INFO:Xst:3203 - The FF/Latch <C13/An_lsd> in Unit <RISC_CPU> is the opposite to the following FF/Latch, which will be removed : <C13/An_msd> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RISC_CPU, actual ratio is 1.
FlipFlop C01/PCOut_0 has been replicated 1 time(s)
FlipFlop C01/PCOut_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 74
 Flip-Flops                                            : 74

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : RISC_CPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 283
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 59
#      LUT2                        : 2
#      LUT3                        : 16
#      LUT4                        : 21
#      LUT5                        : 10
#      LUT6                        : 38
#      MUXCY                       : 66
#      VCC                         : 1
#      XORCY                       : 65
# FlipFlops/Latches                : 74
#      FDE                         : 5
#      FDR                         : 51
#      FDR_1                       : 8
#      FDRE                        : 10
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 30
#      IBUF                        : 10
#      OBUF                        : 20
# Others                           : 1
#      Registers                   : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              74  out of  18224     0%  
 Number of Slice LUTs:                  150  out of   9112     1%  
    Number used as Logic:               150  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    152
   Number with an unused Flip Flop:      78  out of    152    51%  
   Number with an unused LUT:             2  out of    152     1%  
   Number of fully used LUT-FF pairs:    72  out of    152    47%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of    232    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk100MHz                          | IBUF+BUFG              | 74    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.543ns (Maximum Frequency: 180.395MHz)
   Minimum input arrival time before clock: 4.573ns
   Maximum output required time after clock: 5.593ns
   Maximum combinational path delay: 2.894ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk100MHz'
  Clock period: 5.543ns (frequency: 180.395MHz)
  Total number of paths / destination ports: 2302 / 138
-------------------------------------------------------------------------
Delay:               2.772ns (Levels of Logic = 2)
  Source:            C01/PCOut_0 (FF)
  Destination:       C11/OutD_7 (FF)
  Source Clock:      Clk100MHz rising
  Destination Clock: Clk100MHz falling

  Data Path: C01/PCOut_0 to C11/OutD_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            16   0.447   1.005  C01/PCOut_0 (C01/PCOut_0)
     LUT3:I2->O            1   0.205   0.808  C11/Cen_En_AND_22_o11_SW0 (N2)
     LUT6:I3->O            1   0.205   0.000  C11/OutD_7_rstpot (C11/OutD_7_rstpot)
     FDR_1:D                   0.102          C11/OutD_7
    ----------------------------------------
    Total                      2.772ns (0.959ns logic, 1.813ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk100MHz'
  Total number of paths / destination ports: 77 / 77
-------------------------------------------------------------------------
Offset:              4.573ns (Levels of Logic = 2)
  Source:            Clr (PAD)
  Destination:       C15/count_0 (FF)
  Destination Clock: Clk100MHz rising

  Data Path: Clr to C15/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.498  Clr_IBUF (Clr_IBUF)
     LUT6:I0->O           27   0.203   1.220  C15/Mcount_count_val272 (C15/Mcount_count_val)
     FDR:R                     0.430          C15/count_0
    ----------------------------------------
    Total                      4.573ns (1.855ns logic, 2.718ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk100MHz'
  Total number of paths / destination ports: 739 / 26
-------------------------------------------------------------------------
Offset:              5.593ns (Levels of Logic = 4)
  Source:            C01/PCOut_6 (FF)
  Destination:       C04:Data<7> (PAD)
  Source Clock:      Clk100MHz rising

  Data Path: C01/PCOut_6 to C04:Data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   0.931  C01/PCOut_6 (C01/PCOut_6)
     LUT4:I0->O           24   0.203   1.420  C02/Mmux_DataBus1411 (C02/Mmux_DataBus141)
     LUT4:I0->O            9   0.203   1.058  C03/Mram__n0034101 (ALUOp<0>)
     LUT4:I1->O            1   0.205   0.924  C09/Mmux_M81 (C09/Mmux_M8)
     LUT6:I1->O            0   0.203   0.000  C09/Mmux_M83 (DataM<7>)
    Registers:Data<7>          0.000          C04
    ----------------------------------------
    Total                      5.593ns (1.261ns logic, 4.332ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 126 / 10
-------------------------------------------------------------------------
Delay:               2.894ns (Levels of Logic = 3)
  Source:            Switches<3> (PAD)
  Destination:       C04:Data<3> (PAD)

  Data Path: Switches<3> to C04:Data<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.684  Switches_3_IBUF (Switches_3_IBUF)
     LUT6:I4->O            1   0.203   0.580  C09/Mmux_M43 (C09/Mmux_M42)
     LUT6:I5->O            0   0.205   0.000  C09/Mmux_M44 (DataM<3>)
    Registers:Data<3>          0.000          C04
    ----------------------------------------
    Total                      2.894ns (1.630ns logic, 1.264ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk100MHz      |    5.046|    1.507|    2.772|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.25 secs
 
--> 

Total memory usage is 195120 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   30 (   0 filtered)
Number of infos    :   10 (   0 filtered)

