#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Jun 19 10:11:57 2021
# Process ID: 2222
# Current directory: /home/peter/Documents/PYNQ/LABS/lab4
# Command line: vivado
# Log file: /home/peter/Documents/PYNQ/LABS/lab4/vivado.log
# Journal file: /home/peter/Documents/PYNQ/LABS/lab4/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/peter/Documents/PYNQ/LABS/lab4/lab4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/peter/Documents/PYNQ/LABS/lab3/led_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 6204.184 ; gain = 124.000 ; free physical = 492 ; free virtual = 3922
update_compile_order -fileset sources_1
launch_sdk -workspace /home/peter/Documents/PYNQ/LABS/lab4/lab4.sdk -hwspec /home/peter/Documents/PYNQ/LABS/lab4/lab4.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/peter/Documents/PYNQ/LABS/lab4/lab4.sdk -hwspec /home/peter/Documents/PYNQ/LABS/lab4/lab4.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_project
open_project /home/peter/Documents/PYNQ/LABS/lab3/lab3/lab3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/peter/Documents/PYNQ/LABS/lab3/led_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 6581.363 ; gain = 0.000 ; free physical = 124 ; free virtual = 3275
update_compile_order -fileset sources_1
save_project_as lab5 /home/peter/Documents/PYNQ/LABS/lab5/lab5 -force
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_auto_pc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_auto_pc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_axi_gpio_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_axi_gpio_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_axi_gpio_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_axi_gpio_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_led_ip_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_led_ip_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_rst_ps7_0_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_rst_ps7_0_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  {/home/peter/Documents/PYNQ/LABS/lab3/led_ip /home/peter/Documents/PYNQ/LAB/source/lab5/math_ip} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/peter/Documents/PYNQ/LABS/lab3/led_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/peter/Documents/PYNQ/LAB/source/lab5/math_ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_bd_design {/home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - switches
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - buttons
Adding cell -- user.org:user:led_ip:1.0 - led_ip_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file </home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 6581.363 ; gain = 0.000 ; free physical = 114 ; free virtual = 3428
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:math_ip:1.0 math_ip_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/math_ip_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins math_ip_0/S_AXI]
</math_ip_0/S_AXI/reg0> is being mapped into </processing_system7_0/Data> at <0x43C10000 [ 64K ]>
regenerate_bd_layout
delete_bd_objs [get_bd_nets led_ip_0_LED] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_cells led_ip_0]
delete_bd_objs [get_bd_ports LED]
startgroup
create_bd_cell -type ip -vlnv user.org:user:led_ip:1.0 led_ip_0
endgroup
set_property -dict [list CONFIG.LED_WIDTH {4}] [get_bd_cells led_ip_0]
set_property name led_ip [get_bd_cells led_ip_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/led_ip/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins led_ip/S_AXI]
</led_ip/S_AXI/S_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_cells led_ip]
make_bd_intf_pins_external  [get_bd_cells led_ip]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external  [get_bd_cells led_ip]'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_cells led_ip]'
INFO: [Common 17-17] undo 'startgroup'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_USE_CROSS_TRIGGER {1} CONFIG.PCW_FTM_CTI_IN0 {CPU0 DBG_REQ} CONFIG.PCW_FTM_CTI_OUT0 {CPU0 DBG_ACK}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_PROBE0_WIDTH {4} CONFIG.C_NUM_OF_PROBES {1} CONFIG.C_TRIGOUT_EN {true} CONFIG.C_TRIGIN_EN {true} CONFIG.C_ENABLE_ILA_AXI_MON {false} CONFIG.C_MONITOR_TYPE {Native}] [get_bd_cells ila_0]
connect_bd_net [get_bd_pins ila_0/probe0] [get_bd_pins led_ip/LED]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_intf_net [get_bd_intf_pins ila_0/TRIG_IN] [get_bd_intf_pins processing_system7_0/TRIGGER_OUT_0]
connect_bd_intf_net [get_bd_intf_pins ila_0/TRIG_OUT] [get_bd_intf_pins processing_system7_0/TRIGGER_IN_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 vio_0
endgroup
set_property -dict [list CONFIG.C_PROBE_OUT2_WIDTH {8} CONFIG.C_PROBE_OUT1_WIDTH {8} CONFIG.C_PROBE_IN0_WIDTH {9} CONFIG.C_NUM_PROBE_OUT {3}] [get_bd_cells vio_0]
regenerate_bd_layout
connect_bd_net [get_bd_pins math_ip_0/result] [get_bd_pins vio_0/probe_in0]
connect_bd_net [get_bd_pins vio_0/probe_out0] [get_bd_pins math_ip_0/sel]
connect_bd_net [get_bd_pins vio_0/probe_out1] [get_bd_pins math_ip_0/ain_vio]
connect_bd_net [get_bd_pins vio_0/probe_out2] [get_bd_pins math_ip_0/bin_vio]
connect_bd_net [get_bd_pins vio_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
set_property location {2 485 48} [get_bd_cells processing_system7_0]
set_property location {1 203 219} [get_bd_cells ila_0]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {ps7_0_axi_periph_M03_AXI }]
true
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] {AXI_R_ADDRESS "Data" AXI_R_DATA "Data" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
INFO: [Device 21-403] Loading part xc7z020clg400-1
Debug Automation : Instantiating new System ILA block '/system_ila_0' with mode INTERFACE, 1 slot interface pins and 0 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting source clock pin /processing_system7_0/FCLK_CLK0 to the following sink clock pins :
/system_ila_0/clk
Debug Automation : Connecting source reset pin /rst_ps7_0_100M/peripheral_aresetn to the following sink reset pins :
/system_ila_0/resetn
Debug Automation : Connecting interface connection /ps7_0_axi_periph_M03_AXI, to System ILA slot interface pin /system_ila_0/SLOT_0_AXI for debug.
apply_bd_automation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 6838.633 ; gain = 49.984 ; free physical = 102 ; free virtual = 3213
endgroup
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-1771] Block interface /buttons/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'btns_4bits'. This interface is connected to an external interface /buttons, whose name 'buttons' does not match with the board interface name 'btns_4bits'.
This is a visual-only issue - this interface /buttons/GPIO will be connected to board interface 'btns_4bits'. If desired, please change the name of this port /buttons manually.
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7024.812 ; gain = 0.000 ; free physical = 135 ; free virtual = 3115
save_bd_design
Wrote  : </home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1771] Block interface /buttons/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'btns_4bits'. This interface is connected to an external interface /buttons, whose name 'buttons' does not match with the board interface name 'btns_4bits'.
This is a visual-only issue - this interface /buttons/GPIO will be connected to board interface 'btns_4bits'. If desired, please change the name of this port /buttons manually.
VHDL Output written to : /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block switches .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buttons .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block math_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_ip .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.srcs/sources_1/bd/system/ip/system_ila_0_0/system_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/hw_handoff/system_system_ila_0_0.hwh
Generated Block Design Tcl file /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/hw_handoff/system_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.srcs/sources_1/bd/system/ip/system_system_ila_0_0/bd_0/synth/system_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.srcs/sources_1/bd/system/synth/system.hwdef
[Sat Jun 19 11:56:58 2021] Launched system_processing_system7_0_0_synth_1, system_xbar_0_synth_1, system_system_ila_0_0_synth_1, system_auto_pc_0_synth_1, system_led_ip_0_1_synth_1, system_math_ip_0_0_synth_1, system_ila_0_0_synth_1, system_vio_0_0_synth_1, synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.runs/system_processing_system7_0_0_synth_1/runme.log
system_xbar_0_synth_1: /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.runs/system_xbar_0_synth_1/runme.log
system_system_ila_0_0_synth_1: /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.runs/system_system_ila_0_0_synth_1/runme.log
system_auto_pc_0_synth_1: /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.runs/system_auto_pc_0_synth_1/runme.log
system_led_ip_0_1_synth_1: /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.runs/system_led_ip_0_1_synth_1/runme.log
system_math_ip_0_0_synth_1: /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.runs/system_math_ip_0_0_synth_1/runme.log
system_ila_0_0_synth_1: /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.runs/system_ila_0_0_synth_1/runme.log
system_vio_0_0_synth_1: /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.runs/system_vio_0_0_synth_1/runme.log
synth_1: /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.runs/synth_1/runme.log
[Sat Jun 19 11:56:58 2021] Launched impl_1...
Run output will be captured here: /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 7323.086 ; gain = 153.863 ; free physical = 119 ; free virtual = 3058
file mkdir /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.sdk
file copy -force /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.runs/impl_1/system_wrapper.sysdef /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.sdk/system_wrapper.hdf

launch_sdk -workspace /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.sdk -hwspec /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.sdk -hwspec /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {/home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {/home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
INFO: [Labtools 27-1889] Uploading output probe values for VIO core [hw_vio_1]
refresh_hw_device: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 7722.191 ; gain = 21.711 ; free physical = 101 ; free virtual = 1798
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]]
Processing Interface ps7_0_axi_periph_M03_AXI_ila2_slot0
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]\
   [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Jun-19 12:29:15
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2021-Jun-19 12:29:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]\
  [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Jun-19 12:29:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2021-Jun-19 12:29:15
Processed interface ps7_0_axi_periph_M03_AXI_ila2_slot0
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq32'hXXXX_XX12 [get_hw_probes system_i/system_ila_0/inst/net_slot_0_axi_wdata -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq4'bXXXX [get_hw_probes system_i/system_ila_0/inst/net_slot_0_axi_wstrb -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq4'bXXX1 [get_hw_probes system_i/system_ila_0/inst/net_slot_0_axi_wstrb -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes system_i/system_ila_0/inst/net_slot_0_axi_wvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes system_i/system_ila_0/inst/net_slot_0_axi_wready -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2021-Jun-19 12:35:51
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_2' trigger was stopped by user at 2021-Jun-19 12:41:12
WARNING: [Labtools 27-157] hw_ila [hw_ila_2] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2021-Jun-19 12:41:59
launch_sdk -workspace /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.sdk -hwspec /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.sdk -hwspec /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file mkdir /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.sdk
file copy -force /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.runs/impl_1/system_wrapper.sysdef /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.sdk/system_wrapper.hdf

launch_sdk -workspace /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.sdk -hwspec /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.sdk -hwspec /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2021-Jun-19 12:50:38
Processed interface ps7_0_axi_periph_M03_AXI_ila2_slot0
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property OUTPUT_VALUE 1 [get_hw_probes system_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
commit_hw_vio [get_hw_probes {system_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
set_property OUTPUT_VALUE 55 [get_hw_probes system_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
commit_hw_vio [get_hw_probes {system_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
set_property OUTPUT_VALUE 44 [get_hw_probes system_i/vio_0_probe_out2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
commit_hw_vio [get_hw_probes {system_i/vio_0_probe_out2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
set_property TRIGGER_COMPARE_VALUE eq4'h5 [get_hw_probes system_i/led_ip_LED -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Jun-19 13:03:15
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2021-Jun-19 13:05:02
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Jun-19 13:05:08
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2021-Jun-19 13:10:58
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Jun-19 13:12:08
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2021-Jun-19 13:13:45
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
file mkdir /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.sdk
file copy -force /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.runs/impl_1/system_wrapper.sysdef /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.sdk/system_wrapper.hdf

launch_sdk -workspace /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.sdk -hwspec /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.sdk -hwspec /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]\
   [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Jun-19 13:18:21
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2021-Jun-19 13:18:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]\
  [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Jun-19 13:18:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2021-Jun-19 13:18:21
Processed interface ps7_0_axi_periph_M03_AXI_ila2_slot0
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2021-Jun-19 13:18:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2021-Jun-19 13:20:08
Processed interface ps7_0_axi_periph_M03_AXI_ila2_slot0
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property OUTPUT_VALUE 00 [get_hw_probes system_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
commit_hw_vio [get_hw_probes {system_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
set_property OUTPUT_VALUE 55 [get_hw_probes system_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
commit_hw_vio [get_hw_probes {system_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes system_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
commit_hw_vio [get_hw_probes {system_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes system_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
commit_hw_vio [get_hw_probes {system_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
set_property OUTPUT_VALUE 40 [get_hw_probes system_i/vio_0_probe_out2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
commit_hw_vio [get_hw_probes {system_i/vio_0_probe_out2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
set_property OUTPUT_VALUE 44 [get_hw_probes system_i/vio_0_probe_out2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
commit_hw_vio [get_hw_probes {system_i/vio_0_probe_out2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes system_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
commit_hw_vio [get_hw_probes {system_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes system_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
commit_hw_vio [get_hw_probes {system_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes system_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
commit_hw_vio [get_hw_probes {system_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Jun-19 13:22:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Jun-19 13:23:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Jun-19 13:23:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Jun-19 13:23:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Jun-19 13:24:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Jun-19 13:24:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Jun-19 13:25:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Jun-19 13:25:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Jun-19 13:26:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"system_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Jun-19 13:26:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property CONTROL.TRIGGER_MODE BASIC_OR_TRIG_IN [get_hw_ilas hw_ila_1]
set_property CONTROL.TRIG_OUT_MODE TRIGGER_OR_TRIG_IN [get_hw_ilas hw_ila_1]
launch_sdk -workspace /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.sdk -hwspec /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.sdk -hwspec /home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
save_wave_config {/home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {/home/peter/Documents/PYNQ/LABS/lab5/lab5/lab5.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 19 13:40:54 2021...
