
src/MTopTi180MIPI25GRxHDMIV101.v
src/sample/i2c_phy.v
src/sample/adv7511_config.v
src/sample/true_dual_port_ram.v
src/common/fifoDualController.v
src/common/userFifo.v
src/common/MPulseGenerator.v
src/common/userFifoDual.v
src/common/fifoController.v
D:\workspace\Efinix\Titanium\Ti180MIPI25GRxHDMIV101\debug_top.v
src/MCsiRxController/MCsiRxController.v
src/MVideoPostProcess/MVideoTimingGen.v
src/MVideoPostProcess/MVideoPostProcess.v
src/MDdrController/MDdrController.v
src/MCsiRxController/MCsi2Decoder.v

-v C:/Efinity/2022.1\sim_models\verilog\efx_lut4.v
-v C:/Efinity/2022.1\sim_models\verilog\efx_add.v
-v C:/Efinity/2022.1\sim_models\verilog\efx_ff.v
-v C:/Efinity/2022.1\sim_models\verilog\efx_gbufce.v
-v C:/Efinity/2022.1\sim_models\verilog\efx_ram_5k.v
-v C:/Efinity/2022.1\sim_models\verilog\efx_dpram_5k.v
-v C:/Efinity/2022.1\sim_models\verilog\efx_mult.v
-v C:/Efinity/2022.1\sim_models\verilog\efx_ram_10k.v
-v C:/Efinity/2022.1\sim_models\verilog\efx_ram10.v
-v C:/Efinity/2022.1\sim_models\verilog\efx_dpram10.v
-v C:/Efinity/2022.1\sim_models\verilog\efx_srl8.v
-v C:/Efinity/2022.1\sim_models\verilog\efx_comb4.v
-v C:/Efinity/2022.1\sim_models\verilog\efx_dsp48.v
-v C:/Efinity/2022.1\sim_models\verilog\efx_dsp24.v
-v C:/Efinity/2022.1\sim_models\verilog\efx_dsp12.v
