0.6
2018.3
Dec  7 2018
00:33:28
D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_1/project_1.sim/sim_1/impl/timing/xsim/tb_shiftReg_time_impl.v,1715014250,verilog,,D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_1/project_1.srcs/sim_1/new/tb_shiftReg.v,,glbl;shiftReg,,,,,,,,
D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab02/project_1/project_1.srcs/sim_1/new/tb_shiftReg.v,1714305843,verilog,,,,tb_shiftReg,,,,,,,,
