// Seed: 4153855032
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_17;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    input tri id_3,
    input tri id_4,
    output supply1 id_5,
    input supply0 id_6,
    input uwire id_7,
    output tri1 id_8,
    output uwire id_9,
    input uwire id_10,
    input tri0 id_11,
    input supply1 id_12,
    output wire id_13,
    input supply1 id_14,
    input tri id_15,
    input uwire id_16,
    input uwire id_17,
    input wand id_18
    , id_46,
    input supply0 id_19
    , id_47,
    input wire id_20,
    input wor id_21,
    output tri0 id_22,
    input wand id_23,
    output tri0 id_24,
    input wand id_25,
    input supply0 id_26,
    output supply0 id_27,
    input supply0 id_28,
    input supply1 id_29,
    output tri1 id_30,
    output tri id_31,
    output wor id_32,
    output uwire id_33,
    output tri id_34,
    input tri id_35,
    input tri0 id_36,
    output wire id_37,
    output wire id_38,
    output tri id_39,
    input tri1 id_40,
    input uwire id_41,
    input tri1 id_42,
    output wor id_43,
    input supply0 id_44
);
  wire id_48;
  assign {1, 1'b0} = 1'd0;
  wand id_49, id_50, id_51, id_52, id_53 = id_14, id_54, id_55, id_56, id_57;
  assign id_55 = 1'b0 == 1;
  module_0(
      id_47,
      id_47,
      id_47,
      id_48,
      id_46,
      id_47,
      id_46,
      id_47,
      id_48,
      id_48,
      id_46,
      id_46,
      id_46,
      id_48,
      id_46,
      id_46
  );
endmodule
