$date
	Thu May 14 22:51:53 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TLC_test $end
$var wire 2 ! lightB [1:0] $end
$var wire 2 " lightA [1:0] $end
$var reg 1 # TA $end
$var reg 1 $ TB $end
$var reg 1 % clock $end
$var reg 1 & cond $end
$var reg 1 ' reset $end
$scope module test $end
$var wire 1 # TA $end
$var wire 1 $ TB $end
$var wire 1 % clock $end
$var wire 1 & cond $end
$var wire 1 ' reset $end
$var reg 1 ( count $end
$var reg 1 ) count_delay $end
$var reg 1 * delay $end
$var reg 2 + lightA [1:0] $end
$var reg 2 , lightB [1:0] $end
$var reg 3 - state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 -
bx ,
bx +
x*
x)
x(
0'
0&
0%
x$
x#
bx "
bx !
$end
#5000
0(
b0 !
b0 ,
b10 "
b10 +
1#
1%
#10000
0%
#15000
1%
#20000
0%
#25000
b10 -
1%
0#
#30000
0%
#35000
b1 "
b1 +
b101 -
1%
#40000
0%
#45000
b10 !
b10 ,
b0 "
b0 +
b100 -
1%
1#
0$
#50000
0%
#55000
b1 !
b1 ,
b1 -
1%
#60000
0%
#65000
b0 !
b0 ,
b10 "
b10 +
1%
1$
1&
#70000
0%
#75000
1%
#80000
0%
#85000
1%
#86000
0$
#90000
0%
#95000
1%
#100000
0%
#105000
1%
#106000
