ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccIGl4gQ.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_GPIO_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccIGl4gQ.s 			page 2


  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  27              		.loc 1 43 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 32
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 70B5     		push	{r4, r5, r6, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 16
  34              		.cfi_offset 4, -16
  35              		.cfi_offset 5, -12
  36              		.cfi_offset 6, -8
  37              		.cfi_offset 14, -4
  38 0002 88B0     		sub	sp, sp, #32
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 48
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 45 3 view .LVU1
  42              		.loc 1 45 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0494     		str	r4, [sp, #16]
  45 0008 0594     		str	r4, [sp, #20]
  46 000a 0694     		str	r4, [sp, #24]
  47 000c 0794     		str	r4, [sp, #28]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  48              		.loc 1 48 3 is_stmt 1 view .LVU3
  49              	.LBB2:
  50              		.loc 1 48 3 view .LVU4
  51              		.loc 1 48 3 view .LVU5
  52 000e 254B     		ldr	r3, .L3
  53 0010 9A69     		ldr	r2, [r3, #24]
  54 0012 42F01002 		orr	r2, r2, #16
  55 0016 9A61     		str	r2, [r3, #24]
  56              		.loc 1 48 3 view .LVU6
  57 0018 9A69     		ldr	r2, [r3, #24]
  58 001a 02F01002 		and	r2, r2, #16
  59 001e 0092     		str	r2, [sp]
  60              		.loc 1 48 3 view .LVU7
  61 0020 009A     		ldr	r2, [sp]
  62              	.LBE2:
  63              		.loc 1 48 3 view .LVU8
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  64              		.loc 1 49 3 view .LVU9
  65              	.LBB3:
  66              		.loc 1 49 3 view .LVU10
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccIGl4gQ.s 			page 3


  67              		.loc 1 49 3 view .LVU11
  68 0022 9A69     		ldr	r2, [r3, #24]
  69 0024 42F02002 		orr	r2, r2, #32
  70 0028 9A61     		str	r2, [r3, #24]
  71              		.loc 1 49 3 view .LVU12
  72 002a 9A69     		ldr	r2, [r3, #24]
  73 002c 02F02002 		and	r2, r2, #32
  74 0030 0192     		str	r2, [sp, #4]
  75              		.loc 1 49 3 view .LVU13
  76 0032 019A     		ldr	r2, [sp, #4]
  77              	.LBE3:
  78              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  79              		.loc 1 50 3 view .LVU15
  80              	.LBB4:
  81              		.loc 1 50 3 view .LVU16
  82              		.loc 1 50 3 view .LVU17
  83 0034 9A69     		ldr	r2, [r3, #24]
  84 0036 42F00802 		orr	r2, r2, #8
  85 003a 9A61     		str	r2, [r3, #24]
  86              		.loc 1 50 3 view .LVU18
  87 003c 9A69     		ldr	r2, [r3, #24]
  88 003e 02F00802 		and	r2, r2, #8
  89 0042 0292     		str	r2, [sp, #8]
  90              		.loc 1 50 3 view .LVU19
  91 0044 029A     		ldr	r2, [sp, #8]
  92              	.LBE4:
  93              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  94              		.loc 1 51 3 view .LVU21
  95              	.LBB5:
  96              		.loc 1 51 3 view .LVU22
  97              		.loc 1 51 3 view .LVU23
  98 0046 9A69     		ldr	r2, [r3, #24]
  99 0048 42F00402 		orr	r2, r2, #4
 100 004c 9A61     		str	r2, [r3, #24]
 101              		.loc 1 51 3 view .LVU24
 102 004e 9B69     		ldr	r3, [r3, #24]
 103 0050 03F00403 		and	r3, r3, #4
 104 0054 0393     		str	r3, [sp, #12]
 105              		.loc 1 51 3 view .LVU25
 106 0056 039B     		ldr	r3, [sp, #12]
 107              	.LBE5:
 108              		.loc 1 51 3 view .LVU26
  52:Core/Src/gpio.c **** 
  53:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  54:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 109              		.loc 1 54 3 view .LVU27
 110 0058 134E     		ldr	r6, .L3+4
 111 005a 2246     		mov	r2, r4
 112 005c 4FF40051 		mov	r1, #8192
 113 0060 3046     		mov	r0, r6
 114 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 115              	.LVL0:
  55:Core/Src/gpio.c **** 
  56:Core/Src/gpio.c ****   /*Configure GPIO pin : PC13 */
  57:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccIGl4gQ.s 			page 4


 116              		.loc 1 57 3 view .LVU28
 117              		.loc 1 57 23 is_stmt 0 view .LVU29
 118 0066 4FF40053 		mov	r3, #8192
 119 006a 0493     		str	r3, [sp, #16]
  58:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 120              		.loc 1 58 3 is_stmt 1 view .LVU30
 121              		.loc 1 58 24 is_stmt 0 view .LVU31
 122 006c 0125     		movs	r5, #1
 123 006e 0595     		str	r5, [sp, #20]
  59:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 124              		.loc 1 59 3 is_stmt 1 view .LVU32
 125              		.loc 1 59 24 is_stmt 0 view .LVU33
 126 0070 0694     		str	r4, [sp, #24]
  60:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 127              		.loc 1 60 3 is_stmt 1 view .LVU34
 128              		.loc 1 60 25 is_stmt 0 view .LVU35
 129 0072 0223     		movs	r3, #2
 130 0074 0793     		str	r3, [sp, #28]
  61:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 131              		.loc 1 61 3 is_stmt 1 view .LVU36
 132 0076 04A9     		add	r1, sp, #16
 133 0078 3046     		mov	r0, r6
 134 007a FFF7FEFF 		bl	HAL_GPIO_Init
 135              	.LVL1:
  62:Core/Src/gpio.c **** 
  63:Core/Src/gpio.c ****   /*Configure GPIO pin : PB0 */
  64:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0;
 136              		.loc 1 64 3 view .LVU37
 137              		.loc 1 64 23 is_stmt 0 view .LVU38
 138 007e 0495     		str	r5, [sp, #16]
  65:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 139              		.loc 1 65 3 is_stmt 1 view .LVU39
 140              		.loc 1 65 24 is_stmt 0 view .LVU40
 141 0080 0A4B     		ldr	r3, .L3+8
 142 0082 0593     		str	r3, [sp, #20]
  66:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 143              		.loc 1 66 3 is_stmt 1 view .LVU41
 144              		.loc 1 66 24 is_stmt 0 view .LVU42
 145 0084 0695     		str	r5, [sp, #24]
  67:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 146              		.loc 1 67 3 is_stmt 1 view .LVU43
 147 0086 04A9     		add	r1, sp, #16
 148 0088 0948     		ldr	r0, .L3+12
 149 008a FFF7FEFF 		bl	HAL_GPIO_Init
 150              	.LVL2:
  68:Core/Src/gpio.c **** 
  69:Core/Src/gpio.c ****   /* EXTI interrupt init*/
  70:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 151              		.loc 1 70 3 view .LVU44
 152 008e 2246     		mov	r2, r4
 153 0090 2946     		mov	r1, r5
 154 0092 0620     		movs	r0, #6
 155 0094 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 156              	.LVL3:
  71:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 157              		.loc 1 71 3 view .LVU45
 158 0098 0620     		movs	r0, #6
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccIGl4gQ.s 			page 5


 159 009a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 160              	.LVL4:
  72:Core/Src/gpio.c **** 
  73:Core/Src/gpio.c **** }
 161              		.loc 1 73 1 is_stmt 0 view .LVU46
 162 009e 08B0     		add	sp, sp, #32
 163              	.LCFI2:
 164              		.cfi_def_cfa_offset 16
 165              		@ sp needed
 166 00a0 70BD     		pop	{r4, r5, r6, pc}
 167              	.L4:
 168 00a2 00BF     		.align	2
 169              	.L3:
 170 00a4 00100240 		.word	1073876992
 171 00a8 00100140 		.word	1073811456
 172 00ac 00002110 		.word	270598144
 173 00b0 000C0140 		.word	1073810432
 174              		.cfi_endproc
 175              	.LFE65:
 177              		.text
 178              	.Letext0:
 179              		.file 2 "d:\\10 2021.10\\arm-none-eabi\\include\\machine\\_default_types.h"
 180              		.file 3 "d:\\10 2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 181              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 182              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 183              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccIGl4gQ.s 			page 6


DEFINED SYMBOLS
                            *ABS*:00000000 gpio.c
C:\Users\Admin\AppData\Local\Temp\ccIGl4gQ.s:18     .text.MX_GPIO_Init:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccIGl4gQ.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\Admin\AppData\Local\Temp\ccIGl4gQ.s:170    .text.MX_GPIO_Init:000000a4 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
