INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/k-way b-bit Multiplexers/2-way 3-bit Multiplexer/MUX_2way_3bit.sim/sim_1/synth/timing/xsim/TB_MUX_2way_3bit_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2way_3bit
INFO: [VRFC 10-311] analyzing module glbl
