<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun May  9 23:49:10 2021" VIVADOVERSION="2020.2">

  <SYSTEMINFO ARCH="zynq" BOARD="digilentinc.com:zedboard:part0:1.0" DEVICE="7z020" NAME="OLED_test" PACKAGE="clg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="oledCtrl_test_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="oledCtrl_test_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="A" SIGIS="undef" SIGNAME="External_Ports_A">
      <CONNECTIONS>
        <CONNECTION INSTANCE="oledCtrl_test_0" PORT="A"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="oled_SCLK" SIGIS="undef" SIGNAME="oledCtrl_test_0_oled_SCLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="oledCtrl_test_0" PORT="oled_SCLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="oled_SDIN" SIGIS="undef" SIGNAME="oledCtrl_test_0_oled_SDIN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="oledCtrl_test_0" PORT="oled_SDIN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="oled_vdd" SIGIS="undef" SIGNAME="oledCtrl_test_0_oled_vdd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="oledCtrl_test_0" PORT="oled_vdd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="oled_vbat" SIGIS="undef" SIGNAME="oledCtrl_test_0_oled_vbat">
      <CONNECTIONS>
        <CONNECTION INSTANCE="oledCtrl_test_0" PORT="oled_vbat"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="oled_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="oledCtrl_test_0_oled_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="oledCtrl_test_0" PORT="oled_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="oled_dc" SIGIS="undef" SIGNAME="oledCtrl_test_0_oled_dc_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="oledCtrl_test_0" PORT="oled_dc_n"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/oledCtrl_test_0" HWVERSION="1.0" INSTANCE="oledCtrl_test_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="oledCtrl_test" VLNV="xilinx.com:module_ref:oledCtrl_test:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="OLED_test_oledCtrl_test_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A" SIGIS="undef" SIGNAME="External_Ports_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oled_SCLK" SIGIS="undef" SIGNAME="oledCtrl_test_0_oled_SCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="oled_SCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oled_SDIN" SIGIS="undef" SIGNAME="oledCtrl_test_0_oled_SDIN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="oled_SDIN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oled_vdd" SIGIS="undef" SIGNAME="oledCtrl_test_0_oled_vdd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="oled_vdd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oled_vbat" SIGIS="undef" SIGNAME="oledCtrl_test_0_oled_vbat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="oled_vbat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oled_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="oledCtrl_test_0_oled_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="oled_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oled_dc_n" SIGIS="undef" SIGNAME="oledCtrl_test_0_oled_dc_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="oled_dc"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
