
STM32_INTR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001bc  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080002ec  080002f4  000102f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080002ec  080002ec  000102f4  2**0
                  CONTENTS
  4 .ARM          00000000  080002ec  080002ec  000102f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080002ec  080002f4  000102f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080002ec  080002ec  000102ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080002f0  080002f0  000102f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000102f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080002f4  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080002f4  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000102f4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0001031d  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000012f  00000000  00000000  00010360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000084  00000000  00000000  0001048f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loc    0000013c  00000000  00000000  00010513  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000068  00000000  00000000  00010650  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000050  00000000  00000000  000106b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00001c03  00000000  00000000  00010708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00000692  00000000  00000000  0001230b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000078ed  00000000  00000000  0001299d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000000d8  00000000  00000000  0001a28c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	080002d4 	.word	0x080002d4

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	080002d4 	.word	0x080002d4

08000170 <clock_init>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

#include "MemMap.h"
void clock_init(){
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0

	// enable clock for AFIO
	RCC_APB2ENR |= (1<<0);
 8000174:	4b07      	ldr	r3, [pc, #28]	; (8000194 <clock_init+0x24>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	4a06      	ldr	r2, [pc, #24]	; (8000194 <clock_init+0x24>)
 800017a:	f043 0301 	orr.w	r3, r3, #1
 800017e:	6013      	str	r3, [r2, #0]
	// enable clock for GPIOA
	RCC_APB2ENR |= (1<<2);
 8000180:	4b04      	ldr	r3, [pc, #16]	; (8000194 <clock_init+0x24>)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	4a03      	ldr	r2, [pc, #12]	; (8000194 <clock_init+0x24>)
 8000186:	f043 0304 	orr.w	r3, r3, #4
 800018a:	6013      	str	r3, [r2, #0]

}
 800018c:	bf00      	nop
 800018e:	46bd      	mov	sp, r7
 8000190:	bc80      	pop	{r7}
 8000192:	4770      	bx	lr
 8000194:	40021018 	.word	0x40021018

08000198 <GPIO_INIT>:




void GPIO_INIT(){
 8000198:	b480      	push	{r7}
 800019a:	af00      	add	r7, sp, #0

	//configure PA0 as input floating
	GPIOA_CRL &= ~(0b11<<0);
 800019c:	4b0d      	ldr	r3, [pc, #52]	; (80001d4 <GPIO_INIT+0x3c>)
 800019e:	681b      	ldr	r3, [r3, #0]
 80001a0:	4a0c      	ldr	r2, [pc, #48]	; (80001d4 <GPIO_INIT+0x3c>)
 80001a2:	f023 0303 	bic.w	r3, r3, #3
 80001a6:	6013      	str	r3, [r2, #0]
	GPIOA_CRL |=(0b01<<2);
 80001a8:	4b0a      	ldr	r3, [pc, #40]	; (80001d4 <GPIO_INIT+0x3c>)
 80001aa:	681b      	ldr	r3, [r3, #0]
 80001ac:	4a09      	ldr	r2, [pc, #36]	; (80001d4 <GPIO_INIT+0x3c>)
 80001ae:	f043 0304 	orr.w	r3, r3, #4
 80001b2:	6013      	str	r3, [r2, #0]
	//configure PA13 as output
	GPIOA_CRH |= (0b01<<20);
 80001b4:	4b08      	ldr	r3, [pc, #32]	; (80001d8 <GPIO_INIT+0x40>)
 80001b6:	681b      	ldr	r3, [r3, #0]
 80001b8:	4a07      	ldr	r2, [pc, #28]	; (80001d8 <GPIO_INIT+0x40>)
 80001ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80001be:	6013      	str	r3, [r2, #0]
	GPIOA_CRH &= ~(0b11<<22);
 80001c0:	4b05      	ldr	r3, [pc, #20]	; (80001d8 <GPIO_INIT+0x40>)
 80001c2:	681b      	ldr	r3, [r3, #0]
 80001c4:	4a04      	ldr	r2, [pc, #16]	; (80001d8 <GPIO_INIT+0x40>)
 80001c6:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80001ca:	6013      	str	r3, [r2, #0]



}
 80001cc:	bf00      	nop
 80001ce:	46bd      	mov	sp, r7
 80001d0:	bc80      	pop	{r7}
 80001d2:	4770      	bx	lr
 80001d4:	40010800 	.word	0x40010800
 80001d8:	40010804 	.word	0x40010804

080001dc <EXTI_init>:
	EXTI_PR |=  (1<<0);


}

void EXTI_init(){
 80001dc:	b480      	push	{r7}
 80001de:	af00      	add	r7, sp, #0

	// configure PORTA0 as interrupt line0
	AFIO_EXTICR1 = 0;
 80001e0:	4b0c      	ldr	r3, [pc, #48]	; (8000214 <EXTI_init+0x38>)
 80001e2:	2200      	movs	r2, #0
 80001e4:	601a      	str	r2, [r3, #0]
	// RISING EDGE
	EXTI_PTSR |= (1<<0);
 80001e6:	4b0c      	ldr	r3, [pc, #48]	; (8000218 <EXTI_init+0x3c>)
 80001e8:	681b      	ldr	r3, [r3, #0]
 80001ea:	4a0b      	ldr	r2, [pc, #44]	; (8000218 <EXTI_init+0x3c>)
 80001ec:	f043 0301 	orr.w	r3, r3, #1
 80001f0:	6013      	str	r3, [r2, #0]
	// ENABLE interrupt mask register
	EXTI_IMR |= (1<<0);
 80001f2:	4b0a      	ldr	r3, [pc, #40]	; (800021c <EXTI_init+0x40>)
 80001f4:	681b      	ldr	r3, [r3, #0]
 80001f6:	4a09      	ldr	r2, [pc, #36]	; (800021c <EXTI_init+0x40>)
 80001f8:	f043 0301 	orr.w	r3, r3, #1
 80001fc:	6013      	str	r3, [r2, #0]
	// enable NVIC
	NVIC_ISER0 |= (1<<6);
 80001fe:	4b08      	ldr	r3, [pc, #32]	; (8000220 <EXTI_init+0x44>)
 8000200:	681b      	ldr	r3, [r3, #0]
 8000202:	4a07      	ldr	r2, [pc, #28]	; (8000220 <EXTI_init+0x44>)
 8000204:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000208:	6013      	str	r3, [r2, #0]
}
 800020a:	bf00      	nop
 800020c:	46bd      	mov	sp, r7
 800020e:	bc80      	pop	{r7}
 8000210:	4770      	bx	lr
 8000212:	bf00      	nop
 8000214:	40010008 	.word	0x40010008
 8000218:	40010408 	.word	0x40010408
 800021c:	40010400 	.word	0x40010400
 8000220:	e000e100 	.word	0xe000e100

08000224 <main>:


int main(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0

	clock_init();
 8000228:	f7ff ffa2 	bl	8000170 <clock_init>
	GPIO_INIT();
 800022c:	f7ff ffb4 	bl	8000198 <GPIO_INIT>
	EXTI_init();
 8000230:	f7ff ffd4 	bl	80001dc <EXTI_init>

	while(1);
 8000234:	e7fe      	b.n	8000234 <main+0x10>
	...

08000238 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000238:	480d      	ldr	r0, [pc, #52]	; (8000270 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800023a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800023c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000240:	480c      	ldr	r0, [pc, #48]	; (8000274 <LoopForever+0x6>)
  ldr r1, =_edata
 8000242:	490d      	ldr	r1, [pc, #52]	; (8000278 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000244:	4a0d      	ldr	r2, [pc, #52]	; (800027c <LoopForever+0xe>)
  movs r3, #0
 8000246:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000248:	e002      	b.n	8000250 <LoopCopyDataInit>

0800024a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800024a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800024c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800024e:	3304      	adds	r3, #4

08000250 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000250:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000252:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000254:	d3f9      	bcc.n	800024a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000256:	4a0a      	ldr	r2, [pc, #40]	; (8000280 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000258:	4c0a      	ldr	r4, [pc, #40]	; (8000284 <LoopForever+0x16>)
  movs r3, #0
 800025a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800025c:	e001      	b.n	8000262 <LoopFillZerobss>

0800025e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800025e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000260:	3204      	adds	r2, #4

08000262 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000262:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000264:	d3fb      	bcc.n	800025e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000266:	f000 f811 	bl	800028c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800026a:	f7ff ffdb 	bl	8000224 <main>

0800026e <LoopForever>:

LoopForever:
  b LoopForever
 800026e:	e7fe      	b.n	800026e <LoopForever>
  ldr   r0, =_estack
 8000270:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 8000274:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000278:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800027c:	080002f4 	.word	0x080002f4
  ldr r2, =_sbss
 8000280:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000284:	2000001c 	.word	0x2000001c

08000288 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000288:	e7fe      	b.n	8000288 <ADC1_2_IRQHandler>
	...

0800028c <__libc_init_array>:
 800028c:	b570      	push	{r4, r5, r6, lr}
 800028e:	2600      	movs	r6, #0
 8000290:	4d0c      	ldr	r5, [pc, #48]	; (80002c4 <__libc_init_array+0x38>)
 8000292:	4c0d      	ldr	r4, [pc, #52]	; (80002c8 <__libc_init_array+0x3c>)
 8000294:	1b64      	subs	r4, r4, r5
 8000296:	10a4      	asrs	r4, r4, #2
 8000298:	42a6      	cmp	r6, r4
 800029a:	d109      	bne.n	80002b0 <__libc_init_array+0x24>
 800029c:	f000 f81a 	bl	80002d4 <_init>
 80002a0:	2600      	movs	r6, #0
 80002a2:	4d0a      	ldr	r5, [pc, #40]	; (80002cc <__libc_init_array+0x40>)
 80002a4:	4c0a      	ldr	r4, [pc, #40]	; (80002d0 <__libc_init_array+0x44>)
 80002a6:	1b64      	subs	r4, r4, r5
 80002a8:	10a4      	asrs	r4, r4, #2
 80002aa:	42a6      	cmp	r6, r4
 80002ac:	d105      	bne.n	80002ba <__libc_init_array+0x2e>
 80002ae:	bd70      	pop	{r4, r5, r6, pc}
 80002b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80002b4:	4798      	blx	r3
 80002b6:	3601      	adds	r6, #1
 80002b8:	e7ee      	b.n	8000298 <__libc_init_array+0xc>
 80002ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80002be:	4798      	blx	r3
 80002c0:	3601      	adds	r6, #1
 80002c2:	e7f2      	b.n	80002aa <__libc_init_array+0x1e>
 80002c4:	080002ec 	.word	0x080002ec
 80002c8:	080002ec 	.word	0x080002ec
 80002cc:	080002ec 	.word	0x080002ec
 80002d0:	080002f0 	.word	0x080002f0

080002d4 <_init>:
 80002d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002d6:	bf00      	nop
 80002d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80002da:	bc08      	pop	{r3}
 80002dc:	469e      	mov	lr, r3
 80002de:	4770      	bx	lr

080002e0 <_fini>:
 80002e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002e2:	bf00      	nop
 80002e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80002e6:	bc08      	pop	{r3}
 80002e8:	469e      	mov	lr, r3
 80002ea:	4770      	bx	lr
