module top_module ( 
    input p1a, p1b, p1c, p1d, p1e, p1f,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );
    wire  s1,s2,s3,s4,s5,s6;
    assign s1 = p2a &p2b;
    assign s2 = p2c & p2d;
    assign s3 = p1a & p1c &p1b;
    assign s4 = p1f & p1e & p1d;
    assign s5 = s1 | s2;
    assign s6 = s3| s4;
    assign p2y = s5;
    assign p1y = s6;

endmodule
