

================================================================
== Synthesis Summary Report of 'smm'
================================================================
+ General Information: 
    * Date:           Sun Jun 23 03:43:10 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        sparseMatrixPower
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcvu35p-fsvh2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |              Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |           |     |
    |              & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ smm                             |     -|  0.76|    20901|  1.045e+05|         -|    20902|     -|        no|     -|  3 (~0%)|  412 (~0%)|  375 (~0%)|    -|
    | o VITIS_LOOP_15_1                |     -|  3.65|    20900|  1.045e+05|       209|        -|   100|        no|     -|        -|          -|          -|    -|
    |  + smm_Pipeline_VITIS_LOOP_15_1  |     -|  0.76|      205|  1.025e+03|         -|      205|     -|        no|     -|  3 (~0%)|  391 (~0%)|  266 (~0%)|    -|
    |   o VITIS_LOOP_15_1              |    II|  3.65|      203|  1.015e+03|         6|        2|   100|       yes|     -|        -|          -|          -|    -|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------------+-----------+----------+
| Port              | Direction | Bitwidth |
+-------------------+-----------+----------+
| all_zero_address0 | out       | 7        |
| all_zero_q0       | in        | 32       |
| data_address0     | out       | 8        |
| data_address1     | out       | 8        |
| data_d0           | out       | 32       |
| data_q0           | in        | 32       |
| data_q1           | in        | 32       |
| w_address0        | out       | 14       |
| w_q0              | in        | 32       |
+-------------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| data     | inout     | int*     |
| all_zero | in        | int*     |
| w        | in        | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-------------------+---------+----------+
| Argument | HW Interface      | HW Type | HW Usage |
+----------+-------------------+---------+----------+
| data     | data_address0     | port    | offset   |
| data     | data_ce0          | port    |          |
| data     | data_we0          | port    |          |
| data     | data_d0           | port    |          |
| data     | data_q0           | port    |          |
| data     | data_address1     | port    | offset   |
| data     | data_ce1          | port    |          |
| data     | data_q1           | port    |          |
| all_zero | all_zero_address0 | port    | offset   |
| all_zero | all_zero_ce0      | port    |          |
| all_zero | all_zero_q0       | port    |          |
| w        | w_address0        | port    | offset   |
| w        | w_ce0             | port    |          |
| w        | w_q0              | port    |          |
+----------+-------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------+-----+--------+------------+-----+--------+---------+
| Name                            | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+---------------------------------+-----+--------+------------+-----+--------+---------+
| + smm                           | 3   |        |            |     |        |         |
|   add_ln15_fu_84_p2             |     |        | add_ln15   | add | fabric | 0       |
|  + smm_Pipeline_VITIS_LOOP_15_1 | 3   |        |            |     |        |         |
|    add_ln15_fu_123_p2           |     |        | add_ln15   | add | fabric | 0       |
|    add_ln16_3_fu_153_p2         |     |        | add_ln16_3 | add | fabric | 0       |
|    add_ln16_fu_137_p2           |     |        | add_ln16   | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U1        | 3   |        | mul_ln16   | mul | auto   | 1       |
|    add_ln16_1_fu_166_p2         |     |        | add_ln16_1 | add | fabric | 0       |
|    add_ln16_2_fu_177_p2         |     |        | add_ln16_2 | add | fabric | 0       |
+---------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

