Return-Path: <linux-kernel-dev@beckhoff.com>
From: <linux-kernel-dev@beckhoff.com>
To: <shawnguo@kernel.org>, <kernel@pengutronix.de>
CC: <mturquette@baylibre.com>, <sboyd@codeaurora.org>,
	<linux-arm-kernel@lists.infradead.org>, <linux-clk@vger.kernel.org>,
	<linux-kernel@vger.kernel.org>, =?UTF-8?q?Patrick=20Br=C3=BCnn?=
	<p.bruenn@beckhoff.com>
Subject: [PATCH v2] clk: imx5: ipu_di_sel clocks can set parent rates
Date: Wed, 2 Dec 2015 10:16:37 +0100
Message-ID: <1449047797-4300-1-git-send-email-linux-kernel-dev@beckhoff.com>
MIME-Version: 1.0
Content-Type: text/plain; charset="UTF-8"
Return-Path: linux-kernel-dev@beckhoff.com
List-ID: <linux-clk.vger.kernel.org>

From: Patrick Br=C3=BCnn <p.bruenn@beckhoff.com>

To obtain exact pixel clocks, allow the DI clock selectors to influence
the PLLs that they are derived from.

Commit 4591b13289b5 ("ARM: i.MX6: ipu_di_sel clocks can set parent
rates") did this for i.MX6.
Port it to enable high display resolutions on i.MX53 based platforms
such as CX9020 Embedded PC, too.

Signed-off-by: Patrick Br=C3=BCnn <p.bruenn@beckhoff.com>
---
v2: add clk maintainers to CC and fix commit message format

 drivers/clk/imx/clk-imx51-imx53.c | 8 ++++----
 1 file changed, 4 insertions(+), 4 deletions(-)

diff --git a/drivers/clk/imx/clk-imx51-imx53.c b/drivers/clk/imx/clk-imx51-=
imx53.c
index c677034..29d4c44 100644
--- a/drivers/clk/imx/clk-imx51-imx53.c
+++ b/drivers/clk/imx/clk-imx51-imx53.c
@@ -519,10 +519,10 @@ static void __init mx53_clocks_init(struct device_nod=
e *np)
 						mx53_ldb_di0_sel, ARRAY_SIZE(mx53_ldb_di0_sel), CLK_SET_RATE_PARENT)=
;
 	clk[IMX5_CLK_LDB_DI0_GATE]	=3D imx_clk_gate2("ldb_di0_gate", "ldb_di0_div=
", MXC_CCM_CCGR6, 28);
 	clk[IMX5_CLK_LDB_DI1_GATE]	=3D imx_clk_gate2("ldb_di1_gate", "ldb_di1_div=
", MXC_CCM_CCGR6, 30);
-	clk[IMX5_CLK_IPU_DI0_SEL]	=3D imx_clk_mux("ipu_di0_sel", MXC_CCM_CSCMR2, =
26, 3,
-						mx53_ipu_di0_sel, ARRAY_SIZE(mx53_ipu_di0_sel));
-	clk[IMX5_CLK_IPU_DI1_SEL]	=3D imx_clk_mux("ipu_di1_sel", MXC_CCM_CSCMR2, =
29, 3,
-						mx53_ipu_di1_sel, ARRAY_SIZE(mx53_ipu_di1_sel));
+	clk[IMX5_CLK_IPU_DI0_SEL]	=3D imx_clk_mux_flags("ipu_di0_sel", MXC_CCM_CS=
CMR2, 26, 3,
+						mx53_ipu_di0_sel, ARRAY_SIZE(mx53_ipu_di0_sel), CLK_SET_RATE_PARENT)=
;
+	clk[IMX5_CLK_IPU_DI1_SEL]	=3D imx_clk_mux_flags("ipu_di1_sel", MXC_CCM_CS=
CMR2, 29, 3,
+						mx53_ipu_di1_sel, ARRAY_SIZE(mx53_ipu_di1_sel), CLK_SET_RATE_PARENT)=
;
 	clk[IMX5_CLK_TVE_EXT_SEL]	=3D imx_clk_mux_flags("tve_ext_sel", MXC_CCM_CS=
CMR1, 6, 1,
 						mx53_tve_ext_sel, ARRAY_SIZE(mx53_tve_ext_sel), CLK_SET_RATE_PARENT)=
;
 	clk[IMX5_CLK_TVE_GATE]		=3D imx_clk_gate2("tve_gate", "tve_pred", MXC_CCM=
_CCGR2, 30);
--=20
1.9.1
