;redcode
;assert 1
	SPL 0, 93
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #0, 9
	SUB #0, 9
	SUB @127, 100
	SUB @127, 100
	ADD #0, -0
	SLT #0, -0
	SUB @-127, 100
	SLT #0, -0
	CMP 112, @10
	DJN @270, 1
	CMP -7, <-130
	SUB @127, 106
	SPL 0, 93
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, 93
	SUB @127, 106
	SUB @127, 106
	DJN 0, 9
	SPL 0, <-12
	JMP -7, @-20
	SUB @-127, 100
	SLT 270, 63
	SUB @-127, 100
	ADD #130, 9
	ADD 270, 63
	SUB -207, <-120
	SUB -207, <-120
	ADD #130, 9
	SUB -207, <-120
	ADD #130, 9
	ADD #130, 9
	SPL 0, <-12
	ADD @-127, 100
	SUB @-127, 100
	DJN 0, 9
	DJN 0, <2
	CMP @127, 106
	SUB -207, <-120
	DJN -1, @-20
	SPL 0, <-12
	SPL 0, <-12
	ADD 210, 30
	ADD 210, 30
	SPL 0, <-12
