{:input (genetic.crossover/dumb-crossover 177839844 (genetic.mutation/change-names-remove-clause 74664796 (genetic.mutation/change-names-remove-clause 111509057 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))) (genetic.mutation/change-names-remove-clause 652428994 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , wire1_45, wire2_21, wire3_20, \\wire26_33_:missing , \\wire27_:missing , wire28_43);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire \\wire13_14_:missing_17 ;\n  wire \\wire13_14_:missing_24 ;\n  wire wire15_16_19;\n  output wire1_45;\n  wire wire1_45;\n  wire wire23;\n  input \\wire26_33_:missing ;\n  wire \\wire26_33_:missing ;\n  input \\wire27_:missing ;\n  wire \\wire27_:missing ;\n  output wire28_43;\n  wire wire28_43;\n  wire wire29_40_44_46;\n  output wire2_21;\n  wire wire2_21;\n  wire \\wire30_41_:missing_47_48 ;\n  wire \\wire31_35_:missing ;\n  wire \\wire31_:missing ;\n  wire wire32_37;\n  wire wire32_45;\n  wire \\wire33_:missing ;\n  wire \\wire36_:missing ;\n  wire \\wire36_:missing_38_24 ;\n  wire \\wire36_:missing_38_39 ;\n  wire \\wire37_10_:missing_12 ;\n  wire wire37_16;\n  wire wire37_19;\n  wire wire37_21;\n  wire \\wire37_33_:missing ;\n  wire wire37_34;\n  wire wire37_35;\n  wire wire37_39;\n  wire wire37_42;\n  wire \\wire37_:missing_12 ;\n  wire \\wire37_:missing_42 ;\n  wire \\wire38_:missing ;\n  output wire3_20;\n  wire wire3_20;\n  wire wire41;\n  wire wire43_50;\n  wire wire44;\n  wire wire46;\n  wire wire47;\n  wire wire48;\n  wire \\wire5_:missing ;\n  wire wire6;\n  wire wire7_11;\n  wire wire7_45;\n  wire wire8_14;\n  wire wire8_15;\n  wire wire9_16_25;\n  wire wire9_24;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_25 ;\n  wire \\wire:missing_45 ;\n  wire \\wire:missing_edge ;\n  assign wire7_11 = 2'h1 >> wire7_45;\n  assign wire9_16_25 = 4'h8 >> { wire15_16_19, wire37_16 };\n  assign wire8_15 = 2'h1 >> wire8_14;\n  assign \\wire31_:missing  = 2'h1 >> \\wire31_35_:missing ;\n  assign wire32_37 = 2'h1 >> wire32_45;\n  assign \\wire33_:missing  = 4'h6 >> { \\wire37_33_:missing , \\wire26_33_:missing  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire37_34 };\n  assign \\wire31_35_:missing  = 4'h8 >> { wire37_35, \\wire:missing_edge  };\n  assign \\wire36_:missing  = 4'h6 >> { \\wire36_:missing_38_24 , \\wire36_:missing_38_39  };\n  assign \\wire37_:missing_12  = 4'h6 >> { wire32_37, \\wire37_:missing_42  };\n  assign \\wire38_:missing  = 4'h8 >> { \\wire36_:missing_38_24 , \\wire36_:missing_38_39  };\n  assign wire9_24 = 2'hx >> wire9_16_25;\n  assign wire46 = 2'hx >> wire29_40_44_46;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire37_10_:missing_12 , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire7_11 };\n  assign \\wire:missing_12  = 4'h8 >> { \\wire37_10_:missing_12 , \\wire37_:missing_12  };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire13_14_:missing_17 , \\wire13_14_:missing_24  };\n  assign wire8_14 = 4'h8 >> { \\wire13_14_:missing_17 , \\wire13_14_:missing_24  };\n  assign \\wire:missing_15  = 4'h6 >> { wire8_15, wire15_16_19 };\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire5_:missing  = 1'h1;\n  assign wire6 = 1'h0;\n  assign wire29_40_44_46 = 1'h0;\n  assign \\wire30_41_:missing_47_48  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire43_50 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire48 = \\wire30_41_:missing_47_48 ;\n  assign wire47 = \\wire30_41_:missing_47_48 ;\n  assign \\wire:missing_45  = \\wire:missing_edge ;\n  assign wire44 = wire29_40_44_46;\n  assign wire28_43 = wire43_50;\n  assign \\wire37_:missing_42  = wire37_42;\n  assign wire41 = \\wire30_41_:missing_47_48 ;\n  assign \\wire:missing_edge  = wire29_40_44_46;\n  assign \\wire36_:missing_38_39  = wire37_39;\n  assign \\wire:missing_25  = wire9_16_25;\n  assign \\wire13_14_:missing_24  = wire9_24;\n  assign wire23 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire2_21 = wire37_21;\n  assign wire3_20 = \\wire:missing_edge ;\n  assign wire15_16_19 = wire37_19;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire13_14_:missing_17  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/E1129342.v:3.1-109.10\" *)\nmodule postsynth(\\wire0_:missing , wire1_45, wire2_21, wire3_20, \\wire26_33_:missing , \\wire27_:missing , wire28_43);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1129342.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1129342.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1129342.v:7.8-7.30\" *)\n  wire \\wire13_14_:missing_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1129342.v:10.10-10.18\" *)\n  output wire1_45;\n  wire wire1_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1129342.v:12.8-12.14\" *)\n  wire wire23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1129342.v:13.9-13.28\" *)\n  input \\wire26_33_:missing ;\n  wire \\wire26_33_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1129342.v:15.9-15.25\" *)\n  input \\wire27_:missing ;\n  wire \\wire27_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1129342.v:17.10-17.19\" *)\n  output wire28_43;\n  wire wire28_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1129342.v:19.8-19.23\" *)\n  wire wire29_40_44_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1129342.v:20.10-20.18\" *)\n  output wire2_21;\n  wire wire2_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1129342.v:22.8-22.33\" *)\n  wire \\wire30_41_:missing_47_48 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1129342.v:34.8-34.17\" *)\n  wire wire37_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1129342.v:43.10-43.18\" *)\n  output wire3_20;\n  wire wire3_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1129342.v:45.8-45.14\" *)\n  wire wire41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1129342.v:46.8-46.17\" *)\n  wire wire43_50;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1129342.v:47.8-47.14\" *)\n  wire wire44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1129342.v:48.8-48.14\" *)\n  wire wire46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1129342.v:49.8-49.14\" *)\n  wire wire47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1129342.v:50.8-50.14\" *)\n  wire wire48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1129342.v:51.8-51.23\" *)\n  wire \\wire5_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1129342.v:52.8-52.13\" *)\n  wire wire6;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1129342.v:62.8-62.24\" *)\n  wire \\wire:missing_45 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1129342.v:63.8-63.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire13_14_:missing_17  = 1'h0;\n  assign wire1_45 = 1'hx;\n  assign wire23 = 1'h0;\n  assign wire28_43 = 1'h0;\n  assign wire29_40_44_46 = 1'h0;\n  assign wire2_21 = 1'hx;\n  assign \\wire30_41_:missing_47_48  = 1'h1;\n  assign wire37_21 = 1'hx;\n  assign wire3_20 = 1'h0;\n  assign wire41 = 1'h1;\n  assign wire43_50 = 1'h0;\n  assign wire44 = 1'h0;\n  assign wire46 = 1'hx;\n  assign wire47 = 1'h1;\n  assign wire48 = 1'h1;\n  assign \\wire5_:missing  = 1'h1;\n  assign wire6 = 1'h0;\n  assign \\wire:missing_45  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  1:56:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep/src/top.v'.\nSBY  1:56:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep] Copy '/tmp/fuzzmount2DDF5D8C/E1129342.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep/src/E1129342.v'.\nSBY  1:56:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep] Copy '/tmp/fuzzmount2DDF5D8C/E1129342.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep/src/E1129342.post.v'.\nSBY  1:56:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep] engine_0: abc pdr\nSBY  1:56:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:56:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/E1129342.v:80$46_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/E1129342.v:80$46.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:56:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/E1129342.v:78$44_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/E1129342.v:78$44.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:56:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/E1129342.v:77$43_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/E1129342.v:77$43.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:56:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/E1129342.v:70$36_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/E1129342.v:70$36.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:56:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep] base: Warning: Wire presynth.\\wire2_21 is used but has no driver.\nSBY  1:56:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep] base: Warning: Wire presynth.\\wire1_45 is used but has no driver.\nSBY  1:56:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep] base: finished (returncode=0)\nSBY  1:56:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:56:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep] aig: Warning: Wire presynth.\\wire2_21 is used but has no driver.\nSBY  1:56:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep] aig: Warning: Wire presynth.\\wire1_45 is used but has no driver.\nSBY  1:56:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep] aig: finished (returncode=0)\nSBY  1:56:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:56:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:56:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep] engine_0: Warning: The network has no constraints.\nSBY  1:56:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  1:56:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep] engine_0: finished (returncode=0)\nSBY  1:56:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep] engine_0: Status returned by engine: FAIL\nSBY  1:56:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:08 (8)\nSBY  1:56:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:56:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:56:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep'.\nSBY  1:56:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0__j2mep] DONE (FAIL, rc=2)\n", :err ""}}}