library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.NUMERIC_std.all;
use IEEE.STD_LOGIC_UNSIGNED.ALL;


entity MUX2to1_Nbits is
	generic( N : integer );
	port( sel : in std_logic;
			Data_in1, Data_in2 : in std_logic_vector(N-1 downto 0);
			Data_out : out std_logic_vector (N-1 downto 0));
end MUXNto1_Nbits;

architecture sel of MUXNto1_Nbits is
begin
process(sel, Data_in1, Data_in2)
variable insel : integer ;
begin
	if(sel = '1')	then
		Data_out <= Data_in1;
	else
		Data_out <= Data_in2;
	end if;
end process;
end sel;
	