$date
	Wed Oct 16 19:03:06 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! clk_90 $end
$var wire 1 " clk_270 $end
$var wire 1 # clk_180 $end
$var wire 1 $ clk_0 $end
$var reg 1 % clk $end
$var reg 1 & rst $end
$scope module test $end
$var wire 1 % clk $end
$var wire 1 # clk_180 $end
$var wire 1 " clk_270 $end
$var wire 1 ! clk_90 $end
$var wire 1 & rst $end
$var wire 1 $ clk_0 $end
$var reg 2 ' count [1:0] $end
$var reg 1 ( div $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#5000
$dumpvars
1(
b10 '
0&
1%
1$
0#
1"
0!
$end
#6000
0%
#7000
0"
1!
b11 '
0(
1%
#8000
0%
#9000
1#
0$
1(
b1 '
1%
#10000
0%
#11000
1"
0!
b0 '
0(
1%
#12000
0%
#13000
0#
1$
1(
b10 '
1%
#14000
0%
#15000
0"
1!
b11 '
0(
1%
#16000
0%
#17000
1#
0$
1(
b1 '
1%
#18000
0%
#19000
1"
0!
b0 '
0(
1%
#20000
0%
#21000
0#
1$
1(
b10 '
1%
#22000
0%
#23000
0"
1!
b11 '
0(
1%
#24000
0%
#25000
1#
0$
1(
b1 '
1%
#26000
0%
#27000
1"
0!
b0 '
0(
1%
#28000
0%
#29000
0#
1$
1(
b10 '
1%
#30000
0%
#31000
0"
1!
b11 '
0(
1%
#32000
0%
#33000
1#
0$
1(
b1 '
1%
#34000
0%
#35000
1"
0!
b0 '
0(
1%
#36000
0%
#37000
0#
1$
1(
b10 '
1%
#38000
0%
#39000
0"
1!
b11 '
0(
1%
#40000
0%
#41000
1#
0$
1(
b1 '
1%
#42000
0%
#43000
1"
0!
b0 '
0(
1%
#44000
0%
#45000
0#
1$
1(
b10 '
1%
#46000
0%
#47000
0"
1!
b11 '
0(
1%
#48000
0%
#49000
1#
0$
1(
b1 '
1%
#50000
0%
#51000
1"
0!
b0 '
0(
1%
#52000
0%
#53000
0#
1$
1(
b10 '
1%
#54000
0%
#55000
0"
1!
b11 '
0(
1%
