{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618471192194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618471192346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 15 16:19:51 2021 " "Processing started: Thu Apr 15 16:19:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618471192346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618471192346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off countup_switch -c countup_switch " "Command: quartus_map --read_settings_files=on --write_settings_files=off countup_switch -c countup_switch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618471192346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618471193870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618471193870 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "countup_switch.v(67) " "Verilog HDL information at countup_switch.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "countup_switch.v" "" { Text "C:/Users/momon/le3hw/countup_switch/countup_switch.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1618471237497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countup_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file countup_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 countup_switch " "Found entity 1: countup_switch" {  } { { "countup_switch.v" "" { Text "C:/Users/momon/le3hw/countup_switch/countup_switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618471237501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618471237501 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "countup_switch " "Elaborating entity \"countup_switch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618471237566 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 countup_switch.v(32) " "Verilog HDL assignment warning at countup_switch.v(32): truncated value with size 32 to match size of target (4)" {  } { { "countup_switch.v" "" { Text "C:/Users/momon/le3hw/countup_switch/countup_switch.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618471237575 "|countup_switch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 countup_switch.v(36) " "Verilog HDL assignment warning at countup_switch.v(36): truncated value with size 32 to match size of target (4)" {  } { { "countup_switch.v" "" { Text "C:/Users/momon/le3hw/countup_switch/countup_switch.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618471237575 "|countup_switch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 countup_switch.v(40) " "Verilog HDL assignment warning at countup_switch.v(40): truncated value with size 32 to match size of target (4)" {  } { { "countup_switch.v" "" { Text "C:/Users/momon/le3hw/countup_switch/countup_switch.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618471237575 "|countup_switch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 countup_switch.v(44) " "Verilog HDL assignment warning at countup_switch.v(44): truncated value with size 32 to match size of target (4)" {  } { { "countup_switch.v" "" { Text "C:/Users/momon/le3hw/countup_switch/countup_switch.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618471237575 "|countup_switch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 countup_switch.v(76) " "Verilog HDL assignment warning at countup_switch.v(76): truncated value with size 32 to match size of target (8)" {  } { { "countup_switch.v" "" { Text "C:/Users/momon/le3hw/countup_switch/countup_switch.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618471237575 "|countup_switch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 countup_switch.v(81) " "Verilog HDL assignment warning at countup_switch.v(81): truncated value with size 32 to match size of target (8)" {  } { { "countup_switch.v" "" { Text "C:/Users/momon/le3hw/countup_switch/countup_switch.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618471237575 "|countup_switch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 countup_switch.v(86) " "Verilog HDL assignment warning at countup_switch.v(86): truncated value with size 32 to match size of target (8)" {  } { { "countup_switch.v" "" { Text "C:/Users/momon/le3hw/countup_switch/countup_switch.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618471237575 "|countup_switch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 countup_switch.v(94) " "Verilog HDL assignment warning at countup_switch.v(94): truncated value with size 32 to match size of target (8)" {  } { { "countup_switch.v" "" { Text "C:/Users/momon/le3hw/countup_switch/countup_switch.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618471237575 "|countup_switch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 countup_switch.v(104) " "Verilog HDL assignment warning at countup_switch.v(104): truncated value with size 32 to match size of target (24)" {  } { { "countup_switch.v" "" { Text "C:/Users/momon/le3hw/countup_switch/countup_switch.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618471237576 "|countup_switch"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "countup_switch.v" "" { Text "C:/Users/momon/le3hw/countup_switch/countup_switch.v" 12 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1618471238521 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1618471238521 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg\[1\]~reg0 seg\[1\]~reg0_emulated seg\[1\]~1 " "Register \"seg\[1\]~reg0\" is converted into an equivalent circuit using register \"seg\[1\]~reg0_emulated\" and latch \"seg\[1\]~1\"" {  } { { "countup_switch.v" "" { Text "C:/Users/momon/le3hw/countup_switch/countup_switch.v" 73 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618471238522 "|countup_switch|seg[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg\[2\]~reg0 seg\[2\]~reg0_emulated seg\[2\]~5 " "Register \"seg\[2\]~reg0\" is converted into an equivalent circuit using register \"seg\[2\]~reg0_emulated\" and latch \"seg\[2\]~5\"" {  } { { "countup_switch.v" "" { Text "C:/Users/momon/le3hw/countup_switch/countup_switch.v" 73 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618471238522 "|countup_switch|seg[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg\[3\]~reg0 seg\[3\]~reg0_emulated seg\[3\]~9 " "Register \"seg\[3\]~reg0\" is converted into an equivalent circuit using register \"seg\[3\]~reg0_emulated\" and latch \"seg\[3\]~9\"" {  } { { "countup_switch.v" "" { Text "C:/Users/momon/le3hw/countup_switch/countup_switch.v" 73 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618471238522 "|countup_switch|seg[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg\[4\]~reg0 seg\[4\]~reg0_emulated seg\[4\]~13 " "Register \"seg\[4\]~reg0\" is converted into an equivalent circuit using register \"seg\[4\]~reg0_emulated\" and latch \"seg\[4\]~13\"" {  } { { "countup_switch.v" "" { Text "C:/Users/momon/le3hw/countup_switch/countup_switch.v" 73 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618471238522 "|countup_switch|seg[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg\[5\]~reg0 seg\[5\]~reg0_emulated seg\[5\]~17 " "Register \"seg\[5\]~reg0\" is converted into an equivalent circuit using register \"seg\[5\]~reg0_emulated\" and latch \"seg\[5\]~17\"" {  } { { "countup_switch.v" "" { Text "C:/Users/momon/le3hw/countup_switch/countup_switch.v" 73 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618471238522 "|countup_switch|seg[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg\[6\]~reg0 seg\[6\]~reg0_emulated seg\[6\]~21 " "Register \"seg\[6\]~reg0\" is converted into an equivalent circuit using register \"seg\[6\]~reg0_emulated\" and latch \"seg\[6\]~21\"" {  } { { "countup_switch.v" "" { Text "C:/Users/momon/le3hw/countup_switch/countup_switch.v" 73 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618471238522 "|countup_switch|seg[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg\[7\]~reg0 seg\[7\]~reg0_emulated seg\[7\]~25 " "Register \"seg\[7\]~reg0\" is converted into an equivalent circuit using register \"seg\[7\]~reg0_emulated\" and latch \"seg\[7\]~25\"" {  } { { "countup_switch.v" "" { Text "C:/Users/momon/le3hw/countup_switch/countup_switch.v" 73 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1618471238522 "|countup_switch|seg[7]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1618471238522 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[0\] GND " "Pin \"seg\[0\]\" is stuck at GND" {  } { { "countup_switch.v" "" { Text "C:/Users/momon/le3hw/countup_switch/countup_switch.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618471238599 "|countup_switch|seg[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1618471238599 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618471238745 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/momon/le3hw/countup_switch/output_files/countup_switch.map.smsg " "Generated suppressed messages file C:/Users/momon/le3hw/countup_switch/output_files/countup_switch.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618471239713 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618471240026 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618471240026 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618471240666 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618471240666 ""} { "Info" "ICUT_CUT_TM_LCELLS" "139 " "Implemented 139 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618471240666 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618471240666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618471240723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 15 16:20:40 2021 " "Processing ended: Thu Apr 15 16:20:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618471240723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618471240723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618471240723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618471240723 ""}
