Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Sep 19 02:05:36 2023
| Host         : Jackkahod running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].div1/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: genblk1[18].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].div1/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].div1/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.405        0.000                      0                    1        0.451        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.405        0.000                      0                    1        0.451        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 genblk1[0].div1/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].div1/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.580ns (36.502%)  route 1.009ns (63.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.626     5.147    genblk1[0].div1/clk
    SLICE_X63Y19         FDRE                                         r  genblk1[0].div1/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  genblk1[0].div1/clk_out_reg/Q
                         net (fo=2, routed)           1.009     6.612    genblk1[0].div1/clk_out_reg_0
    SLICE_X63Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.736 r  genblk1[0].div1/clk_out_i_1/O
                         net (fo=1, routed)           0.000     6.736    genblk1[0].div1/p_0_in
    SLICE_X63Y19         FDRE                                         r  genblk1[0].div1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.508    14.849    genblk1[0].div1/clk
    SLICE_X63Y19         FDRE                                         r  genblk1[0].div1/clk_out_reg/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X63Y19         FDRE (Setup_fdre_C_D)        0.029    15.141    genblk1[0].div1/clk_out_reg
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                  8.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 genblk1[0].div1/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].div1/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.320%)  route 0.356ns (65.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.587     1.470    genblk1[0].div1/clk
    SLICE_X63Y19         FDRE                                         r  genblk1[0].div1/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  genblk1[0].div1/clk_out_reg/Q
                         net (fo=2, routed)           0.356     1.967    genblk1[0].div1/clk_out_reg_0
    SLICE_X63Y19         LUT1 (Prop_lut1_I0_O)        0.045     2.012 r  genblk1[0].div1/clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.012    genblk1[0].div1/p_0_in
    SLICE_X63Y19         FDRE                                         r  genblk1[0].div1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.856     1.983    genblk1[0].div1/clk
    SLICE_X63Y19         FDRE                                         r  genblk1[0].div1/clk_out_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.091     1.561    genblk1[0].div1/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.451    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y19   genblk1[0].div1/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   genblk1[0].div1/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   genblk1[0].div1/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   genblk1[0].div1/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   genblk1[0].div1/clk_out_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.972ns  (logic 5.449ns (45.517%)  route 6.523ns (54.483%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           3.442     4.905    segment_controller/sw_IBUF[2]
    SLICE_X52Y20         LUT6 (Prop_lut6_I2_O)        0.124     5.029 r  segment_controller/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.265     6.294    segment_controller/sel0[3]
    SLICE_X65Y20         LUT5 (Prop_lut5_I0_O)        0.154     6.448 r  segment_controller/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.816     8.265    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    11.972 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.972    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.963ns  (logic 5.243ns (43.827%)  route 6.720ns (56.173%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           3.442     4.905    segment_controller/sw_IBUF[2]
    SLICE_X52Y20         LUT6 (Prop_lut6_I2_O)        0.124     5.029 r  segment_controller/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.270     6.299    segment_controller/sel0[3]
    SLICE_X65Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.423 r  segment_controller/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.009     8.432    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.963 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.963    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.834ns  (logic 5.455ns (46.092%)  route 6.380ns (53.908%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=4, routed)           3.293     4.744    segment_controller/sw_IBUF[4]
    SLICE_X52Y20         LUT6 (Prop_lut6_I4_O)        0.124     4.868 r  segment_controller/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.280     6.147    segment_controller/sel0[2]
    SLICE_X65Y20         LUT5 (Prop_lut5_I2_O)        0.152     6.299 r  segment_controller/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.106    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728    11.834 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.834    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.722ns  (logic 5.437ns (46.388%)  route 6.284ns (53.612%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=4, routed)           3.293     4.744    segment_controller/sw_IBUF[4]
    SLICE_X52Y20         LUT6 (Prop_lut6_I4_O)        0.124     4.868 r  segment_controller/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.275     6.142    segment_controller/sel0[2]
    SLICE_X65Y20         LUT5 (Prop_lut5_I1_O)        0.150     6.292 r  segment_controller/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716     8.009    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    11.722 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.722    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.647ns  (logic 5.228ns (44.888%)  route 6.419ns (55.112%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=4, routed)           3.293     4.744    segment_controller/sw_IBUF[4]
    SLICE_X52Y20         LUT6 (Prop_lut6_I4_O)        0.124     4.868 r  segment_controller/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.275     6.142    segment_controller/sel0[2]
    SLICE_X65Y20         LUT5 (Prop_lut5_I1_O)        0.124     6.266 r  segment_controller/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.851     8.117    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.647 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.647    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.624ns  (logic 5.247ns (45.142%)  route 6.377ns (54.858%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           3.442     4.905    segment_controller/sw_IBUF[2]
    SLICE_X52Y20         LUT6 (Prop_lut6_I2_O)        0.124     5.029 r  segment_controller/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.265     6.294    segment_controller/sel0[3]
    SLICE_X65Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.418 r  segment_controller/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.670     8.089    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.624 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.624    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.474ns  (logic 5.234ns (45.614%)  route 6.240ns (54.386%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=4, routed)           3.293     4.744    segment_controller/sw_IBUF[4]
    SLICE_X52Y20         LUT6 (Prop_lut6_I4_O)        0.124     4.868 r  segment_controller/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.280     6.147    segment_controller/sel0[2]
    SLICE_X65Y20         LUT5 (Prop_lut5_I4_O)        0.124     6.271 r  segment_controller/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     7.939    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.474 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.474    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_controller/tdm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.279ns  (logic 4.381ns (60.182%)  route 2.899ns (39.818%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  segment_controller/tdm_counter_reg[0]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  segment_controller/tdm_counter_reg[0]/Q
                         net (fo=10, routed)          0.833     1.351    segment_controller/tdm_counter[0]
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.153     1.504 r  segment_controller/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.066     3.570    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.710     7.279 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.279    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_controller/tdm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.816ns  (logic 4.367ns (64.073%)  route 2.449ns (35.927%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  segment_controller/tdm_counter_reg[1]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  segment_controller/tdm_counter_reg[1]/Q
                         net (fo=15, routed)          0.695     1.213    segment_controller/tdm_counter[1]
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.146     1.359 r  segment_controller/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.753     3.113    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.703     6.816 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.816    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_controller/tdm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.758ns  (logic 4.165ns (61.632%)  route 2.593ns (38.368%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  segment_controller/tdm_counter_reg[1]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segment_controller/tdm_counter_reg[1]/Q
                         net (fo=15, routed)          0.695     1.213    segment_controller/tdm_counter[1]
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.124     1.337 r  segment_controller/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.898     3.235    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.758 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.758    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1[11].div1/clk_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[11].div1/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE                         0.000     0.000 r  genblk1[11].div1/clk_out_reg/C
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[11].div1/clk_out_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[11].div1/clk_out_reg_0
    SLICE_X61Y20         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[11].div1/clk_out_i_1__10/O
                         net (fo=1, routed)           0.000     0.354    genblk1[11].div1/clk_out_i_1__10_n_0
    SLICE_X61Y20         FDRE                                         r  genblk1[11].div1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[14].div1/clk_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[14].div1/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  genblk1[14].div1/clk_out_reg/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[14].div1/clk_out_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[14].div1/clk_out_reg_0
    SLICE_X63Y20         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[14].div1/clk_out_i_1__13/O
                         net (fo=1, routed)           0.000     0.354    genblk1[14].div1/clk_out_i_1__13_n_0
    SLICE_X63Y20         FDRE                                         r  genblk1[14].div1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[4].div1/clk_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[4].div1/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE                         0.000     0.000 r  genblk1[4].div1/clk_out_reg/C
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[4].div1/clk_out_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[4].div1/clk_out_reg_0
    SLICE_X63Y21         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[4].div1/clk_out_i_1__3/O
                         net (fo=1, routed)           0.000     0.354    genblk1[4].div1/clk_out_i_1__3_n_0
    SLICE_X63Y21         FDRE                                         r  genblk1[4].div1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[8].div1/clk_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[8].div1/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE                         0.000     0.000 r  genblk1[8].div1/clk_out_reg/C
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[8].div1/clk_out_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[8].div1/clk_out_reg_0
    SLICE_X61Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[8].div1/clk_out_i_1__7/O
                         net (fo=1, routed)           0.000     0.354    genblk1[8].div1/clk_out_i_1__7_n_0
    SLICE_X61Y22         FDRE                                         r  genblk1[8].div1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[12].div1/clk_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[12].div1/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE                         0.000     0.000 r  genblk1[12].div1/clk_out_reg/C
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[12].div1/clk_out_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[12].div1/clk_out_reg_0
    SLICE_X61Y19         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[12].div1/clk_out_i_1__11/O
                         net (fo=1, routed)           0.000     0.354    genblk1[12].div1/clk_out_i_1__11_n_0
    SLICE_X61Y19         FDRE                                         r  genblk1[12].div1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[1].div1/clk_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[1].div1/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE                         0.000     0.000 r  genblk1[1].div1/clk_out_reg/C
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[1].div1/clk_out_reg/Q
                         net (fo=2, routed)           0.185     0.326    genblk1[1].div1/clk_out_reg_0
    SLICE_X62Y19         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  genblk1[1].div1/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     0.371    genblk1[1].div1/clk_out_i_1__0_n_0
    SLICE_X62Y19         FDRE                                         r  genblk1[1].div1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[10].div1/clk_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[10].div1/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  genblk1[10].div1/clk_out_reg/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[10].div1/clk_out_reg/Q
                         net (fo=2, routed)           0.185     0.326    genblk1[10].div1/clk_out_reg_0
    SLICE_X62Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  genblk1[10].div1/clk_out_i_1__9/O
                         net (fo=1, routed)           0.000     0.371    genblk1[10].div1/clk_out_i_1__9_n_0
    SLICE_X62Y22         FDRE                                         r  genblk1[10].div1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[2].div1/clk_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[2].div1/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE                         0.000     0.000 r  genblk1[2].div1/clk_out_reg/C
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[2].div1/clk_out_reg/Q
                         net (fo=2, routed)           0.185     0.326    genblk1[2].div1/clk_out_reg_0
    SLICE_X62Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  genblk1[2].div1/clk_out_i_1__1/O
                         net (fo=1, routed)           0.000     0.371    genblk1[2].div1/clk_out_i_1__1_n_0
    SLICE_X62Y18         FDRE                                         r  genblk1[2].div1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[15].div1/clk_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[15].div1/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE                         0.000     0.000 r  genblk1[15].div1/clk_out_reg/C
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  genblk1[15].div1/clk_out_reg/Q
                         net (fo=2, routed)           0.175     0.339    genblk1[15].div1/clk_out_reg_0
    SLICE_X64Y19         LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  genblk1[15].div1/clk_out_i_1__14/O
                         net (fo=1, routed)           0.000     0.384    genblk1[15].div1/clk_out_i_1__14_n_0
    SLICE_X64Y19         FDRE                                         r  genblk1[15].div1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[16].div1/clk_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[16].div1/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE                         0.000     0.000 r  genblk1[16].div1/clk_out_reg/C
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  genblk1[16].div1/clk_out_reg/Q
                         net (fo=2, routed)           0.175     0.339    genblk1[16].div1/clk_out_reg_0
    SLICE_X64Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  genblk1[16].div1/clk_out_i_1__15/O
                         net (fo=1, routed)           0.000     0.384    genblk1[16].div1/clk_out_i_1__15_n_0
    SLICE_X64Y18         FDRE                                         r  genblk1[16].div1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------





