# yaml-language-server: $schema=../../../schemas/inst_schema.json

$schema: inst_schema.json#
kind: instruction
name: zip
long_name: Bit interleave
description: |
  Scatters all of the odd and even bits of a source word into the high and low halves
  of a destination word. It is the inverse of the unzip instruction. This instruction is available only on
  RV32.
definedBy: Zbkb
assembly: xd, xs1
encoding:
  match: 000010001111-----001-----0010011
  variables:
    - name: rs1
      location: 19-15
    - name: rd
      location: 11-7
access:
  s: always
  u: always
  vs: always
  vu: always
data_independent_timing: false
base: 32
operation(): |
  XReg input = X[rs1];
  XReg output = 0;

  for(U32 i=0; i<(xlen()/2-1); i = i+1){
    output[2*i] = input[i];
    output[2*i+1] = input[i+xlen()/2];
  }

  X[rd] = output;

# SPDX-SnippetBegin
# SPDX-FileCopyrightText: 2017-2025 Contributors to the RISCV Sail Model <https://github.com/riscv/sail-riscv/blob/master/LICENCE>
# SPDX-License-Identifier: BSD-2-Clause
sail(): |
  foreach (i from 0 to xlen/2-1) {
    X(rd)[2*i] = X(rs1)[i];
    X(rd)[2*i+1] = X(rs1)[i+xlen/2];
  }

# SPDX-SnippetEnd
