<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML Basic 1.1//EN" "http://www.w3.org/TR/xhtml-basic/xhtml-basic11.dtd">
<html>
<head>
<meta charset="utf-8" />
<meta name="viewport" content="width=device-width, initial-scale=1.0" />
<link rel="stylesheet" type="text/css" href="../assets/style.css" />
<title>OR: Logical Inclusive OR (x86 Instruction Set Reference)</title>
<link rel="icon" type="image/ico" href="favicon.ico" />
<meta name="keywords"
content="assembly,asm,programming,optimization,optimisation,c,c++,x86,pastebin,opcode,opcodes,dictionary,intel,amd,download,downloads,tutorial" />
<meta name="description"
content="x86 assembly tutorials, x86 opcode reference, programming, pastebin with syntax highlighting" />
<meta name="robots" content="index, follow" />
<script async src="https://cdn.rawgit.com/google/code-prettify/master/loader/run_prettify.js"></script>
<script type="text/javascript" async src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-MML-AM_CHTML"></script>
</head>
<body>
<div class="container"><h1 class="x86-instruction-set-reference">x86 Instruction Set Reference</h1>
<h2>OR - Logical Inclusive OR</h2>
<object>
<table>
<tr>
<th>Opcode</th>
<th>Mnemonic</th>
<th>Description</th>
</tr>
<tr>
<td><code>0C ib</code></td>
<td><code>OR AL,imm8</code></td>
<td>AL OR imm8.</td>
</tr>
<tr>
<td><code>0D iw</code></td>
<td><code>OR AX,imm16</code></td>
<td>AX OR imm16.</td>
</tr>
<tr>
<td><code>0D id</code></td>
<td><code>OR EAX,imm32</code></td>
<td>EAX OR imm32.</td>
</tr>
<tr>
<td><code>80 /1 ib</code></td>
<td><code>OR r/m8,imm8</code></td>
<td>r/m8 OR imm8.</td>
</tr>
<tr>
<td><code>81 /1 iw</code></td>
<td><code>OR r/m16,imm16</code></td>
<td>r/m16 OR imm16.</td>
</tr>
<tr>
<td><code>81 /1 id</code></td>
<td><code>OR r/m32,imm32</code></td>
<td>r/m32 OR imm32</td>
</tr>
<tr>
<td><code>83 /1 ib</code></td>
<td><code>OR r/m16,imm8</code></td>
<td>r/m16 OR imm8 (sign-extended).</td>
</tr>
<tr>
<td><code>83 /1 ib</code></td>
<td><code>OR r/m32,imm8</code></td>
<td>r/m32 OR imm8 (sign-extended).</td>
</tr>
<tr>
<td><code>08 /r</code></td>
<td><code>OR r/m8,r8</code></td>
<td>r/m8 OR r8.</td>
</tr>
<tr>
<td><code>09 /r</code></td>
<td><code>OR r/m16,r16</code></td>
<td>r/m16 OR r16.</td>
</tr>
<tr>
<td><code>09 /r</code></td>
<td><code>OR r/m32,r32</code></td>
<td>r/m32 OR r32.</td>
</tr>
<tr>
<td><code>0A /r</code></td>
<td><code>OR r8,r/m8</code></td>
<td>r8 OR r/m8.</td>
</tr>
<tr>
<td><code>0B /r</code></td>
<td><code>OR r16,r/m16</code></td>
<td>r16 OR r/m16.</td>
</tr>
<tr>
<td><code>0B /r</code></td>
<td><code>OR r32,r/m32</code></td>
<td>r32 OR r/m32.</td>
</tr>
</table>
</object>
<object>
<table>
<tr>
<th>Description</th>
</tr>
<tr>
<td>
<p>Performs a bitwise inclusive OR operation between the destination (first) and source (second) operands and stores the result in the destination operand location. The source operand can be an immediate, a register, or a memory location; the destination operand can be a register or a memory location. (However, two memory operands cannot be used in one instruction.) Each bit of the result of the OR instruction is set to 0 if both corresponding bits of the first and second operands are 0; otherwise, each bit is set to 1.</p>
<p>This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.</p>
</td>
</tr>
</table>
</object>
<object>
<table>
<tr>
<th>Operation</th>
</tr>
<tr>
<td>
<pre class="prettyprint">Destination = Destination | Source;
</pre>
</td>
</tr>
</table>
</object>
<object>
<table>
<tr>
<th>Flags affected</th>
</tr>
<tr>
<td>
<p>The OF and CF flags are cleared; the SF, ZF, and PF flags are set according to the result. The state of the AF flag is undefined.
</p>
</td>
</tr>
</table>
</object>
<object>
<table>
<tr>
<th>Protected Mode Exceptions</th>
</tr>
<tr>
<td>
<div>
<table>
<tr><td><code>#GP(0)</code></td><td>If the destination operand points to a non-writable segment. If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If the DS, ES, FS, or GS register contains a null segment selector.</td></tr>
<tr><td><code>#GP(0)</code></td><td>If the destination operand points to a non-writable segment. If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If the DS, ES, FS, or GS register contains a null segment selector.</td></tr>
<tr><td><code>#SS(0)</code></td><td>If a memory operand effective address is outside the SS segment limit.</td></tr>
<tr><td><code>#PF(fault-code)</code></td><td>If a page fault occurs.</td></tr>
</table>
</div>
</td>
</tr>
</table>
</object>
<object>
<table>
<tr>
<th>Real-Address Mode Exceptions</th>
</tr>
<tr>
<td>
<div>
<table>
<tr><td><code>#GP</code></td><td>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.</td></tr>
<tr><td><code>#GP</code></td><td>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.</td></tr>
</table>
</div>
</td>
</tr>
</table>
</object>
<object>
<table>
<tr>
<th>Virtual-8086 Mode Exceptions</th>
</tr>
<tr>
<td>
<div>
<table>
<tr><td><code>#GP(0)</code></td><td>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.</td></tr>
<tr><td><code>#GP(0)</code></td><td>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.</td></tr>
<tr><td><code>#SS(0)</code></td><td>If a memory operand effective address is outside the SS segment limit.</td></tr>
<tr><td><code>#PF(fault-code)</code></td><td>If a page fault occurs.</td></tr>
</table>
</div>
</td>
</tr>
</table>
</object>
<object>
<table>
<tr>
<th>Instruction</th>
<th>Latency</th>
<th>Throughput</th>
<th>Execution Unit</th>
</tr>
<tr><td><code>CPUID</code></td><td>0F3n/0F2n</td><td>0F3n/0F2n</td><td>0F2n</td></tr>
<tr><td><code>OR</code></td><td>1/0.5</td><td>0.5/0.5</td><td>ALU</td></tr>
</table>
</object>
</div>
</body>
</html>
