<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/pong_pt1/emulation/Gowin/pong_pt1_wrapper/impl/gwsynthesis/pong_pt1_wrapper.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/pong_pt1/emulation/Gowin/pong_pt1_wrapper/src/psce_wrapper.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/pong_pt1/emulation/Gowin/pong_pt1_wrapper/src/psce_wrapper.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jul  5 12:29:46 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>253</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>231</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_emu </td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_dut </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk_emu</td>
<td>1.000(MHz)</td>
<td>252.407(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sys_clk_dut</td>
<td>1.000(MHz)</td>
<td>118.299(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>990.647</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/Q</td>
<td>vectOut[0][1]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.028</td>
<td>9.283</td>
</tr>
<tr>
<td>2</td>
<td>990.898</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/Q</td>
<td>vectOut[1][2]_DFFRE_Q/RESET</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.002</td>
<td>8.696</td>
</tr>
<tr>
<td>3</td>
<td>990.919</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/Q</td>
<td>vectOut[1][5]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.028</td>
<td>9.011</td>
</tr>
<tr>
<td>4</td>
<td>991.383</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/Q</td>
<td>vectOut[0][0]_DFFRE_Q/RESET</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.019</td>
<td>8.229</td>
</tr>
<tr>
<td>5</td>
<td>991.547</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.017</td>
<td>8.125</td>
</tr>
<tr>
<td>6</td>
<td>991.744</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>7.938</td>
</tr>
<tr>
<td>7</td>
<td>991.744</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>7.938</td>
</tr>
<tr>
<td>8</td>
<td>991.974</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.005</td>
<td>7.710</td>
</tr>
<tr>
<td>9</td>
<td>992.288</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.002</td>
<td>7.399</td>
</tr>
<tr>
<td>10</td>
<td>992.288</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.002</td>
<td>7.399</td>
</tr>
<tr>
<td>11</td>
<td>992.473</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.009</td>
<td>7.206</td>
</tr>
<tr>
<td>12</td>
<td>992.473</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.009</td>
<td>7.206</td>
</tr>
<tr>
<td>13</td>
<td>992.487</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I3_LUT4_I2_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.007</td>
<td>7.209</td>
</tr>
<tr>
<td>14</td>
<td>992.487</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_F_I1_LUT4_I1_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.007</td>
<td>7.209</td>
</tr>
<tr>
<td>15</td>
<td>992.487</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE_1/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.007</td>
<td>7.209</td>
</tr>
<tr>
<td>16</td>
<td>992.487</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.007</td>
<td>7.209</td>
</tr>
<tr>
<td>17</td>
<td>992.683</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.013</td>
<td>6.993</td>
</tr>
<tr>
<td>18</td>
<td>992.907</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D/Q</td>
<td>vectOut[1][2]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.040</td>
<td>7.109</td>
</tr>
<tr>
<td>19</td>
<td>993.048</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.028</td>
<td>6.613</td>
</tr>
<tr>
<td>20</td>
<td>993.057</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.019</td>
<td>6.613</td>
</tr>
<tr>
<td>21</td>
<td>993.057</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.019</td>
<td>6.613</td>
</tr>
<tr>
<td>22</td>
<td>993.057</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.019</td>
<td>6.613</td>
</tr>
<tr>
<td>23</td>
<td>993.439</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.025</td>
<td>6.225</td>
</tr>
<tr>
<td>24</td>
<td>993.439</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.025</td>
<td>6.225</td>
</tr>
<tr>
<td>25</td>
<td>993.439</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.025</td>
<td>6.225</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.278</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>2</td>
<td>0.281</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>3</td>
<td>0.281</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>4</td>
<td>0.281</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D/Q</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>5</td>
<td>0.287</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.312</td>
</tr>
<tr>
<td>6</td>
<td>0.287</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.312</td>
</tr>
<tr>
<td>7</td>
<td>0.287</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_F_DFFCE_D/Q</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.312</td>
</tr>
<tr>
<td>8</td>
<td>0.287</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D/Q</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.312</td>
</tr>
<tr>
<td>9</td>
<td>0.287</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT3_I2_F_DFFCE_D/Q</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT3_I2_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.312</td>
</tr>
<tr>
<td>10</td>
<td>0.287</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I3_LUT4_I2_F_DFFCE_D/Q</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I3_LUT4_I2_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.312</td>
</tr>
<tr>
<td>11</td>
<td>0.293</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT4_I0_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT4_I0_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>12</td>
<td>0.293</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT2_I1_F_DFFCE_D/Q</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT2_I1_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>13</td>
<td>0.300</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.231</td>
</tr>
<tr>
<td>14</td>
<td>0.328</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/Q</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>15</td>
<td>0.338</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>16</td>
<td>0.350</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D/Q</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT4_I3_1_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>17</td>
<td>0.350</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D/Q</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT3_I2_1_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>18</td>
<td>0.350</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D/Q</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>19</td>
<td>0.353</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.378</td>
</tr>
<tr>
<td>20</td>
<td>0.353</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.378</td>
</tr>
<tr>
<td>21</td>
<td>0.370</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_F_I1_LUT4_I1_F_DFFCE_D/Q</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_F_I1_LUT4_I1_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.395</td>
</tr>
<tr>
<td>22</td>
<td>0.373</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.398</td>
</tr>
<tr>
<td>23</td>
<td>0.373</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.398</td>
</tr>
<tr>
<td>24</td>
<td>0.376</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D/Q</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.401</td>
</tr>
<tr>
<td>25</td>
<td>0.376</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D/Q</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.401</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>995.594</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.055</td>
<td>3.969</td>
</tr>
<tr>
<td>2</td>
<td>995.594</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D/PRESET</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.055</td>
<td>3.969</td>
</tr>
<tr>
<td>3</td>
<td>995.599</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.049</td>
<td>3.969</td>
</tr>
<tr>
<td>4</td>
<td>995.609</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.040</td>
<td>3.969</td>
</tr>
<tr>
<td>5</td>
<td>995.982</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.052</td>
<td>3.584</td>
</tr>
<tr>
<td>6</td>
<td>995.982</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.052</td>
<td>3.584</td>
</tr>
<tr>
<td>7</td>
<td>995.982</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.052</td>
<td>3.584</td>
</tr>
<tr>
<td>8</td>
<td>995.982</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.052</td>
<td>3.584</td>
</tr>
<tr>
<td>9</td>
<td>995.982</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.052</td>
<td>3.584</td>
</tr>
<tr>
<td>10</td>
<td>996.005</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.046</td>
<td>3.566</td>
</tr>
<tr>
<td>11</td>
<td>996.005</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.046</td>
<td>3.566</td>
</tr>
<tr>
<td>12</td>
<td>996.005</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.046</td>
<td>3.566</td>
</tr>
<tr>
<td>13</td>
<td>996.648</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.027</td>
<td>2.943</td>
</tr>
<tr>
<td>14</td>
<td>996.648</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.027</td>
<td>2.943</td>
</tr>
<tr>
<td>15</td>
<td>996.648</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT3_I2_1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.027</td>
<td>2.943</td>
</tr>
<tr>
<td>16</td>
<td>996.648</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT2_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.027</td>
<td>2.943</td>
</tr>
<tr>
<td>17</td>
<td>996.811</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT5_I0_O_LUT4_I3_F_MUX2_LUT5_I1_O_MUX2_LUT6_S0_O_MUX2_LUT7_I1_S0_LUT3_I2_F_MUX2_LUT6_S0_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.052</td>
<td>2.755</td>
</tr>
<tr>
<td>18</td>
<td>996.814</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_3_F_LUT4_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.040</td>
<td>2.764</td>
</tr>
<tr>
<td>19</td>
<td>996.823</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT5_I0_O_LUT4_I3_F_MUX2_LUT5_I1_O_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_S0_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.031</td>
<td>2.764</td>
</tr>
<tr>
<td>20</td>
<td>996.848</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_O_DFFPE_D/PRESET</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.020</td>
<td>2.750</td>
</tr>
<tr>
<td>21</td>
<td>996.848</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.020</td>
<td>2.750</td>
</tr>
<tr>
<td>22</td>
<td>996.848</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.020</td>
<td>2.750</td>
</tr>
<tr>
<td>23</td>
<td>996.972</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE/PRESET</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.027</td>
<td>2.619</td>
</tr>
<tr>
<td>24</td>
<td>996.972</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.027</td>
<td>2.619</td>
</tr>
<tr>
<td>25</td>
<td>997.126</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_1_F_DFFCE_CE_1/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.036</td>
<td>2.455</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.875</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_I2_LUT4_I2_I0_LUT3_F_I0_DFFCE_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.034</td>
<td>0.823</td>
</tr>
<tr>
<td>2</td>
<td>0.879</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_MUX2_LUT5_S0_1_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.038</td>
<td>0.823</td>
</tr>
<tr>
<td>3</td>
<td>0.879</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT4_I3_1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.038</td>
<td>0.823</td>
</tr>
<tr>
<td>4</td>
<td>0.879</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT3_I2_1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.038</td>
<td>0.823</td>
</tr>
<tr>
<td>5</td>
<td>0.879</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.038</td>
<td>0.823</td>
</tr>
<tr>
<td>6</td>
<td>0.934</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.023</td>
<td>0.893</td>
</tr>
<tr>
<td>7</td>
<td>0.934</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.023</td>
<td>0.893</td>
</tr>
<tr>
<td>8</td>
<td>0.987</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.042</td>
<td>0.927</td>
</tr>
<tr>
<td>9</td>
<td>0.987</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.042</td>
<td>0.927</td>
</tr>
<tr>
<td>10</td>
<td>0.987</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.042</td>
<td>0.927</td>
</tr>
<tr>
<td>11</td>
<td>0.987</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I0_F_DFFPE_D/PRESET</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.042</td>
<td>0.927</td>
</tr>
<tr>
<td>12</td>
<td>1.031</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I3_LUT4_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.999</td>
</tr>
<tr>
<td>13</td>
<td>1.031</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_F_I1_LUT4_I1_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.999</td>
</tr>
<tr>
<td>14</td>
<td>1.031</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE_1/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.999</td>
</tr>
<tr>
<td>15</td>
<td>1.031</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.999</td>
</tr>
<tr>
<td>16</td>
<td>1.035</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.018</td>
<td>0.999</td>
</tr>
<tr>
<td>17</td>
<td>1.035</td>
<td>reset_DFFE_Q/Q</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.018</td>
<td>0.999</td>
</tr>
<tr>
<td>18</td>
<td>1.102</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.025</td>
<td>1.059</td>
</tr>
<tr>
<td>19</td>
<td>1.102</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.025</td>
<td>1.059</td>
</tr>
<tr>
<td>20</td>
<td>1.102</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.025</td>
<td>1.059</td>
</tr>
<tr>
<td>21</td>
<td>1.123</td>
<td>reset_DFFE_Q/Q</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_1_F_DFFCE_CE/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>1.095</td>
</tr>
<tr>
<td>22</td>
<td>1.167</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.026</td>
<td>1.123</td>
</tr>
<tr>
<td>23</td>
<td>1.171</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT4_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.030</td>
<td>1.123</td>
</tr>
<tr>
<td>24</td>
<td>1.171</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_LUT3_I0_F_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.030</td>
<td>1.123</td>
</tr>
<tr>
<td>25</td>
<td>1.175</td>
<td>reset_DFFE_Q/Q</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_3_F_LUT3_I2_F_LUT4_I2_F_MUX2_LUT5_I0_O_DFFCE_D/CLEAR</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.030</td>
<td>1.127</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>498.893</td>
<td>499.143</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[0][1]_DFFE_Q</td>
</tr>
<tr>
<td>2</td>
<td>498.893</td>
<td>499.143</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[0][5]_DFFE_Q</td>
</tr>
<tr>
<td>3</td>
<td>498.893</td>
<td>499.143</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[1][5]_DFFRE_Q</td>
</tr>
<tr>
<td>4</td>
<td>498.893</td>
<td>499.143</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[0][6]_DFFE_Q</td>
</tr>
<tr>
<td>5</td>
<td>498.893</td>
<td>499.143</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[0][1]_DFFE_Q</td>
</tr>
<tr>
<td>6</td>
<td>498.893</td>
<td>499.143</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Dout_emu[7]_OBUF_O_I_DFFRE_Q</td>
</tr>
<tr>
<td>7</td>
<td>498.898</td>
<td>499.148</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[0][0]_DFFRE_Q</td>
</tr>
<tr>
<td>8</td>
<td>498.898</td>
<td>499.148</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[0][2]_DFFE_Q</td>
</tr>
<tr>
<td>9</td>
<td>498.898</td>
<td>499.148</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[0][0]_DFFE_Q</td>
</tr>
<tr>
<td>10</td>
<td>498.898</td>
<td>499.148</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>990.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R8C42[2][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/Q</td>
</tr>
<tr>
<td>4.698</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D_Q_LUT3_I2/I0</td>
</tr>
<tr>
<td>4.961</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R11C45[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_pad_b[0]_DFFCE_D_Q_LUT3_I2/F</td>
</tr>
<tr>
<td>6.470</td>
<td>1.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>6.722</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.421</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1/S0</td>
</tr>
<tr>
<td>7.673</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R11C43[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>9.298</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[3][B]</td>
<td>rgb[9]_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>9.820</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C50[3][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>9.820</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[3][A]</td>
<td>rgb[9]_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>9.956</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C50[3][A]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.956</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[2][B]</td>
<td>rgb[9]_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>10.042</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C50[2][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>10.042</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[1][B]</td>
<td>rgb[9]_MUX2_LUT8_O_I1_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>10.128</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C50[1][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>10.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C50[3][B]</td>
<td>rgb[9]_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>10.215</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C50[3][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>11.292</td>
<td>1.077</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C47[0][B]</td>
<td style=" font-weight:bold;">vectOut[0][1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.038</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C47[0][B]</td>
<td>vectOut[0][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1002.003</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][1]_DFFE_Q</td>
</tr>
<tr>
<td>1001.939</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C47[0][B]</td>
<td>vectOut[0][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.684, 18.139%; route: 7.216, 77.740%; tC2Q: 0.382, 4.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.487%; route: 1.356, 66.513%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>990.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R8C42[2][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/Q</td>
</tr>
<tr>
<td>4.698</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D_Q_LUT3_I2/I0</td>
</tr>
<tr>
<td>4.961</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R11C45[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_pad_b[0]_DFFCE_D_Q_LUT3_I2/F</td>
</tr>
<tr>
<td>6.470</td>
<td>1.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>6.722</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.421</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1/S0</td>
</tr>
<tr>
<td>7.673</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R11C43[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>8.972</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][B]</td>
<td>vectOut[1][2]_DFFRE_Q_RESET_MUX2_LUT5_O_S0_LUT2_F/I1</td>
</tr>
<tr>
<td>9.498</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][B]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_RESET_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>9.636</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[2][A]</td>
<td>vectOut[1][2]_DFFRE_Q_RESET_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.888</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C48[2][A]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_RESET_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.706</td>
<td>0.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td style=" font-weight:bold;">vectOut[1][2]_DFFRE_Q/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>vectOut[1][2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.977</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.604</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.546, 17.781%; route: 6.767, 77.821%; tC2Q: 0.382, 4.398%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>990.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][5]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R8C42[2][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/Q</td>
</tr>
<tr>
<td>4.698</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D_Q_LUT3_I2/I0</td>
</tr>
<tr>
<td>4.961</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R11C45[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_pad_b[0]_DFFCE_D_Q_LUT3_I2/F</td>
</tr>
<tr>
<td>6.470</td>
<td>1.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>6.722</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.421</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1/S0</td>
</tr>
<tr>
<td>7.673</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R11C43[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>9.360</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C49[3][A]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>9.881</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C49[3][A]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F/F</td>
</tr>
<tr>
<td>9.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C49[3][A]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>10.017</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C49[3][A]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C49[2][B]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>10.103</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C49[2][B]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>10.103</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C49[1][B]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>10.190</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C49[1][B]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>10.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][B]</td>
<td>vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>10.276</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C48[3][B]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFRE_Q_D_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>11.021</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C47[1][A]</td>
<td style=" font-weight:bold;">vectOut[1][5]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.038</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C47[1][A]</td>
<td>vectOut[1][5]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1002.003</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][5]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.939</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C47[1][A]</td>
<td>vectOut[1][5]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.684, 18.685%; route: 6.945, 77.070%; tC2Q: 0.382, 4.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.487%; route: 1.356, 66.513%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R8C42[2][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/Q</td>
</tr>
<tr>
<td>4.698</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D_Q_LUT3_I2/I0</td>
</tr>
<tr>
<td>4.961</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R11C45[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_pad_b[0]_DFFCE_D_Q_LUT3_I2/F</td>
</tr>
<tr>
<td>6.470</td>
<td>1.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>6.722</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.421</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1/S0</td>
</tr>
<tr>
<td>7.673</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R11C43[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D_Q_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>8.972</td>
<td>1.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][B]</td>
<td>vectOut[1][2]_DFFRE_Q_RESET_MUX2_LUT5_O_S0_LUT2_F/I1</td>
</tr>
<tr>
<td>9.498</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C48[0][B]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_RESET_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>9.636</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[2][A]</td>
<td>vectOut[1][2]_DFFRE_Q_RESET_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.888</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C48[2][A]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_RESET_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.238</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C48[1][A]</td>
<td style=" font-weight:bold;">vectOut[0][0]_DFFRE_Q/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C48[1][A]</td>
<td>vectOut[0][0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.994</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][0]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.621</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C48[1][A]</td>
<td>vectOut[0][0]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.546, 18.791%; route: 6.300, 76.561%; tC2Q: 0.382, 4.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R8C42[2][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/Q</td>
</tr>
<tr>
<td>4.698</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D_Q_LUT3_I2/I0</td>
</tr>
<tr>
<td>4.961</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R11C45[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_pad_b[0]_DFFCE_D_Q_LUT3_I2/F</td>
</tr>
<tr>
<td>5.675</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][A]</td>
<td>down_LUT4_I0_I2_LUT4_I2_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>5.927</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C47[2][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I2_LUT4_I2_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.618</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[2][B]</td>
<td>down_LUT4_I0_I2_LUT4_I2_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>6.871</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C46[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I2_LUT4_I2_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>6.871</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[1][B]</td>
<td>down_LUT4_I0_I2_LUT4_I2_I3_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>6.957</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C46[1][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I2_LUT4_I2_I3_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>7.115</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td>down_LUT4_I0_I2_LUT4_I2/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I2_LUT4_I2/F</td>
</tr>
<tr>
<td>7.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td>down_LUT4_I0_I2_LUT4_I2_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>7.777</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I2_LUT4_I2_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>9.362</td>
<td>1.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.615</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R13C46[1][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.135</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.682</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C45[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.769, 21.769%; route: 5.974, 73.523%; tC2Q: 0.382, 4.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.248%; route: 1.310, 65.752%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R8C42[2][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/Q</td>
</tr>
<tr>
<td>4.698</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D_Q_LUT3_I2/I0</td>
</tr>
<tr>
<td>4.961</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R11C45[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_pad_b[0]_DFFCE_D_Q_LUT3_I2/F</td>
</tr>
<tr>
<td>5.675</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][A]</td>
<td>down_LUT4_I0_I2_LUT4_I2_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>5.927</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C47[2][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I2_LUT4_I2_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.618</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[2][B]</td>
<td>down_LUT4_I0_I2_LUT4_I2_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>6.871</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C46[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I2_LUT4_I2_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>6.871</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[1][B]</td>
<td>down_LUT4_I0_I2_LUT4_I2_I3_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>6.957</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C46[1][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I2_LUT4_I2_I3_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>7.115</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td>down_LUT4_I0_I2_LUT4_I2/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I2_LUT4_I2/F</td>
</tr>
<tr>
<td>7.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td>down_LUT4_I0_I2_LUT4_I2_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>7.777</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I2_LUT4_I2_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>9.362</td>
<td>1.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.615</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R13C46[1][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.947</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.002</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE/CLK</td>
</tr>
<tr>
<td>1001.691</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C46[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.769, 22.283%; route: 5.786, 72.898%; tC2Q: 0.382, 4.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.088%; route: 1.320, 65.912%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R8C42[2][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/Q</td>
</tr>
<tr>
<td>4.698</td>
<td>2.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D_Q_LUT3_I2/I0</td>
</tr>
<tr>
<td>4.961</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R11C45[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_pad_b[0]_DFFCE_D_Q_LUT3_I2/F</td>
</tr>
<tr>
<td>5.675</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][A]</td>
<td>down_LUT4_I0_I2_LUT4_I2_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>5.927</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C47[2][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I2_LUT4_I2_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.618</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[2][B]</td>
<td>down_LUT4_I0_I2_LUT4_I2_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>6.871</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C46[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I2_LUT4_I2_I3_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>6.871</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[1][B]</td>
<td>down_LUT4_I0_I2_LUT4_I2_I3_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>6.957</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C46[1][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I2_LUT4_I2_I3_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>7.115</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td>down_LUT4_I0_I2_LUT4_I2/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I2_LUT4_I2/F</td>
</tr>
<tr>
<td>7.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td>down_LUT4_I0_I2_LUT4_I2_F_MUX2_LUT5_I1/I1</td>
</tr>
<tr>
<td>7.777</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_I2_LUT4_I2_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>9.362</td>
<td>1.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.615</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R13C46[1][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.947</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.002</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1001.691</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.769, 22.283%; route: 5.786, 72.898%; tC2Q: 0.382, 4.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.088%; route: 1.320, 65.912%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[3][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R9C52[3][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
</tr>
<tr>
<td>4.396</td>
<td>2.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[3][B]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/I0</td>
</tr>
<tr>
<td>4.917</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C50[3][B]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>6.456</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>6.709</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.547</td>
<td>1.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td>down_LUT4_I0_F_LUT4_I3/I0</td>
</tr>
<tr>
<td>9.009</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R9C42[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_LUT4_I3/F</td>
</tr>
<tr>
<td>9.712</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.997</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.686</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.235, 16.018%; route: 6.093, 79.021%; tC2Q: 0.382, 4.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.168%; route: 1.315, 65.832%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[3][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R9C52[3][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
</tr>
<tr>
<td>4.396</td>
<td>2.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[3][B]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/I0</td>
</tr>
<tr>
<td>4.917</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C50[3][B]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>6.456</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>6.709</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.547</td>
<td>1.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td>down_LUT4_I0_F_LUT4_I3/I0</td>
</tr>
<tr>
<td>9.009</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R9C42[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_LUT4_I3/F</td>
</tr>
<tr>
<td>9.401</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.689</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.235, 16.692%; route: 5.781, 78.138%; tC2Q: 0.382, 5.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[3][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R9C52[3][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
</tr>
<tr>
<td>4.396</td>
<td>2.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[3][B]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/I0</td>
</tr>
<tr>
<td>4.917</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C50[3][B]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>6.456</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>6.709</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.547</td>
<td>1.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td>down_LUT4_I0_F_LUT4_I3/I0</td>
</tr>
<tr>
<td>9.009</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R9C42[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_LUT4_I3/F</td>
</tr>
<tr>
<td>9.401</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[3][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[3][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.689</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C43[3][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.235, 16.692%; route: 5.781, 78.138%; tC2Q: 0.382, 5.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[3][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R9C52[3][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
</tr>
<tr>
<td>4.396</td>
<td>2.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[3][B]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/I0</td>
</tr>
<tr>
<td>4.917</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C50[3][B]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>6.456</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>6.709</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.547</td>
<td>1.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td>down_LUT4_I0_F_LUT4_I3/I0</td>
</tr>
<tr>
<td>9.009</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R9C42[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_LUT4_I3/F</td>
</tr>
<tr>
<td>9.209</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[0][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[0][B]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.682</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C43[0][B]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.235, 17.138%; route: 5.589, 77.554%; tC2Q: 0.382, 5.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[3][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R9C52[3][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
</tr>
<tr>
<td>4.396</td>
<td>2.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[3][B]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/I0</td>
</tr>
<tr>
<td>4.917</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C50[3][B]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>6.456</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>6.709</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.547</td>
<td>1.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td>down_LUT4_I0_F_LUT4_I3/I0</td>
</tr>
<tr>
<td>9.009</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R9C42[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_LUT4_I3/F</td>
</tr>
<tr>
<td>9.209</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.682</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C43[0][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.235, 17.138%; route: 5.589, 77.554%; tC2Q: 0.382, 5.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I3_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[3][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R9C52[3][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
</tr>
<tr>
<td>4.396</td>
<td>2.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[3][B]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/I0</td>
</tr>
<tr>
<td>4.917</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C50[3][B]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>6.456</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>6.709</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.547</td>
<td>1.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td>down_LUT4_I0_F_LUT4_I3/I0</td>
</tr>
<tr>
<td>9.009</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R9C42[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_LUT4_I3/F</td>
</tr>
<tr>
<td>9.211</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I3_LUT4_I2_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I3_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.698</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I3_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.235, 17.132%; route: 5.591, 77.562%; tC2Q: 0.382, 5.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_F_I1_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[3][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R9C52[3][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
</tr>
<tr>
<td>4.396</td>
<td>2.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[3][B]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/I0</td>
</tr>
<tr>
<td>4.917</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C50[3][B]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>6.456</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>6.709</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.547</td>
<td>1.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td>down_LUT4_I0_F_LUT4_I3/I0</td>
</tr>
<tr>
<td>9.009</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R9C42[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_LUT4_I3/F</td>
</tr>
<tr>
<td>9.211</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_F_I1_LUT4_I1_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_F_I1_LUT4_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.698</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_F_I1_LUT4_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.235, 17.132%; route: 5.591, 77.562%; tC2Q: 0.382, 5.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[3][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R9C52[3][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
</tr>
<tr>
<td>4.396</td>
<td>2.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[3][B]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/I0</td>
</tr>
<tr>
<td>4.917</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C50[3][B]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>6.456</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>6.709</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.547</td>
<td>1.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td>down_LUT4_I0_F_LUT4_I3/I0</td>
</tr>
<tr>
<td>9.009</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R9C42[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_LUT4_I3/F</td>
</tr>
<tr>
<td>9.211</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE_1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE_1/CLK</td>
</tr>
<tr>
<td>1001.698</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C42[1][B]</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.235, 17.132%; route: 5.591, 77.562%; tC2Q: 0.382, 5.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[3][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R9C52[3][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
</tr>
<tr>
<td>4.396</td>
<td>2.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[3][B]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/I0</td>
</tr>
<tr>
<td>4.917</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C50[3][B]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>6.456</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>6.709</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.547</td>
<td>1.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td>down_LUT4_I0_F_LUT4_I3/I0</td>
</tr>
<tr>
<td>9.009</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R9C42[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_LUT4_I3/F</td>
</tr>
<tr>
<td>9.211</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1001.698</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C42[2][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.235, 17.132%; route: 5.591, 77.562%; tC2Q: 0.382, 5.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[3][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R9C52[3][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
</tr>
<tr>
<td>4.396</td>
<td>2.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[3][B]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/I0</td>
</tr>
<tr>
<td>4.917</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C50[3][B]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>6.456</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>6.709</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.995</td>
<td>2.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C52[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.989</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C52[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.678</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C52[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.774, 11.065%; route: 5.836, 83.464%; tC2Q: 0.382, 5.470%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.307%; route: 1.307, 65.693%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.987</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.972</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R12C42[0][B]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>4.545</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[1][B]</td>
<td>rgb[9]_MUX2_LUT8_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>5.072</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C44[1][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT8_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>5.209</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[2][B]</td>
<td>rgb[9]_MUX2_LUT8_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>5.462</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C44[2][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT8_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>6.169</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][B]</td>
<td>rgb[9]_MUX2_LUT8_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>6.422</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C41[2][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT8_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.558</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[2][B]</td>
<td>rgb[9]_MUX2_LUT8_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>7.810</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C50[2][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT8_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.810</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[1][B]</td>
<td>rgb[9]_MUX2_LUT8_O_S0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>7.897</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C50[1][B]</td>
<td style=" background: #97FFFF;">rgb[9]_MUX2_LUT8_O_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>8.825</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>vectOut[1][2]_DFFRE_Q_D_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.078</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_DFFRE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.080</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td style=" font-weight:bold;">vectOut[1][2]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>vectOut[1][2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.977</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.987</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>vectOut[1][2]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.617%; route: 1.289, 65.383%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.622, 22.824%; route: 5.104, 71.795%; tC2Q: 0.382, 5.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.663</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[3][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R9C52[3][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
</tr>
<tr>
<td>4.396</td>
<td>2.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[3][B]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/I0</td>
</tr>
<tr>
<td>4.917</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C50[3][B]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>6.456</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>6.709</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.615</td>
<td>1.906</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.974</td>
<td>1.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.663</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C51[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.774, 11.701%; route: 5.456, 82.514%; tC2Q: 0.382, 5.784%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.573%; route: 1.292, 65.427%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[3][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R9C52[3][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
</tr>
<tr>
<td>4.396</td>
<td>2.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[3][B]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/I0</td>
</tr>
<tr>
<td>4.917</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C50[3][B]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>6.456</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>6.709</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.615</td>
<td>1.906</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.983</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.672</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C50[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.774, 11.701%; route: 5.456, 82.514%; tC2Q: 0.382, 5.784%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.410%; route: 1.301, 65.590%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[3][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R9C52[3][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
</tr>
<tr>
<td>4.396</td>
<td>2.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[3][B]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/I0</td>
</tr>
<tr>
<td>4.917</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C50[3][B]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>6.456</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>6.709</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.615</td>
<td>1.906</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.983</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.672</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C50[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.774, 11.701%; route: 5.456, 82.514%; tC2Q: 0.382, 5.784%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.410%; route: 1.301, 65.590%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[3][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R9C52[3][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
</tr>
<tr>
<td>4.396</td>
<td>2.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[3][B]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/I0</td>
</tr>
<tr>
<td>4.917</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C50[3][B]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>6.456</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>6.709</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.615</td>
<td>1.906</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.983</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.672</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.774, 11.701%; route: 5.456, 82.514%; tC2Q: 0.382, 5.784%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.410%; route: 1.301, 65.590%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.666</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[3][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R9C52[3][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
</tr>
<tr>
<td>4.396</td>
<td>2.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[3][B]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/I0</td>
</tr>
<tr>
<td>4.917</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C50[3][B]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>6.456</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>6.709</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.227</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.977</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.666</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C50[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.774, 12.430%; route: 5.069, 81.426%; tC2Q: 0.382, 6.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.666</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[3][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R9C52[3][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
</tr>
<tr>
<td>4.396</td>
<td>2.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[3][B]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/I0</td>
</tr>
<tr>
<td>4.917</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C50[3][B]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>6.456</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>6.709</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.227</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.977</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.666</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C50[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.774, 12.430%; route: 5.069, 81.426%; tC2Q: 0.382, 6.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.666</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[3][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R9C52[3][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/Q</td>
</tr>
<tr>
<td>4.396</td>
<td>2.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[3][B]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/I0</td>
</tr>
<tr>
<td>4.917</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C50[3][B]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>6.456</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C44[3][A]</td>
<td>u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>6.709</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R11C44[3][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.refresh_tick_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.227</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.977</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.666</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C50[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.774, 12.430%; route: 5.069, 81.426%; tC2Q: 0.382, 6.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.158</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C52[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>65</td>
<td>R15C52[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.308</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C52[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0/I1</td>
</tr>
<tr>
<td>1.461</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C52[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0/F</td>
</tr>
<tr>
<td>1.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C52[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.158</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C52[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C52[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.308%; route: 0.483, 41.692%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.308%; route: 0.483, 41.692%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.184</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R11C41[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q_D_LUT1_F/I0</td>
</tr>
<tr>
<td>1.465</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pixel_tick_DFFC_Q_D_LUT1_F/F</td>
</tr>
<tr>
<td>1.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C41[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C50[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.308</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2/I1</td>
</tr>
<tr>
<td>1.461</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2/F</td>
</tr>
<tr>
<td>1.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.179</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.303</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C43[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT2_I1/I0</td>
</tr>
<tr>
<td>1.467</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT2_I1/F</td>
</tr>
<tr>
<td>1.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C43[0][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R13C50[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.310</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3/I1</td>
</tr>
<tr>
<td>1.463</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3/F</td>
</tr>
<tr>
<td>1.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C50[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 49.038%; route: 0.015, 4.808%; tC2Q: 0.144, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R14C50[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3/I1</td>
</tr>
<tr>
<td>1.467</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3/F</td>
</tr>
<tr>
<td>1.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.179</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C50[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 49.038%; route: 0.015, 4.808%; tC2Q: 0.144, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C52[0][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.315</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R8C52[0][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C52[0][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3/I0</td>
</tr>
<tr>
<td>1.483</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C52[0][A]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3/F</td>
</tr>
<tr>
<td>1.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C52[0][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C52[0][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C52[0][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 49.038%; route: 0.015, 4.808%; tC2Q: 0.144, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R9C52[1][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.324</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_1/I0</td>
</tr>
<tr>
<td>1.477</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C52[1][A]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_1/F</td>
</tr>
<tr>
<td>1.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C52[1][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C52[1][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 49.038%; route: 0.015, 4.808%; tC2Q: 0.144, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.286</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R12C43[0][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT3_I2_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT3_I2/I0</td>
</tr>
<tr>
<td>1.454</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT3_I2/F</td>
</tr>
<tr>
<td>1.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT3_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.167</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C43[0][A]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 49.038%; route: 0.015, 4.808%; tC2Q: 0.144, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I3_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I3_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I3_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.315</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R8C42[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I3_LUT4_I2_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I3_LUT4_I2/I0</td>
</tr>
<tr>
<td>1.483</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I3_LUT4_I2/F</td>
</tr>
<tr>
<td>1.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I3_LUT4_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I3_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I3_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 49.038%; route: 0.015, 4.808%; tC2Q: 0.144, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.293</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT4_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT4_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT4_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R14C44[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT4_I0_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.320</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT4_I0/I1</td>
</tr>
<tr>
<td>1.473</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT4_I0/F</td>
</tr>
<tr>
<td>1.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT4_I0_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT4_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.179</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT4_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 48.113%; route: 0.021, 6.604%; tC2Q: 0.144, 45.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.293</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R9C52[0][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT2_I1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.331</td>
<td>0.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT2_I1/I0</td>
</tr>
<tr>
<td>1.484</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C52[0][A]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT2_I1/F</td>
</tr>
<tr>
<td>1.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C52[0][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT2_I1_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C52[0][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 48.113%; route: 0.021, 6.604%; tC2Q: 0.144, 45.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.303</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R11C41[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.390</td>
<td>0.087</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.090</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.087, 37.662%; tC2Q: 0.144, 62.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R8C42[2][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/Q</td>
</tr>
<tr>
<td>1.318</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td>up_LUT3_I0_F_LUT4_I3/I0</td>
</tr>
<tr>
<td>1.524</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td style=" background: #97FFFF;">up_LUT3_I0_F_LUT4_I3/F</td>
</tr>
<tr>
<td>1.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C42[2][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D/CLK</td>
</tr>
<tr>
<td>1.292</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C51[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D/Q</td>
</tr>
<tr>
<td>1.361</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C51[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1/I1</td>
</tr>
<tr>
<td>1.514</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C51[0][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1/F</td>
</tr>
<tr>
<td>1.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C51[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C51[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.149%; route: 0.069, 19.008%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.288</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R12C42[0][B]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT4_I3_1/I1</td>
</tr>
<tr>
<td>1.521</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT4_I3_1/F</td>
</tr>
<tr>
<td>1.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT4_I3_1_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.171</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT4_I3_1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 40.800%; route: 0.081, 21.600%; tC2Q: 0.141, 37.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT3_I2_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.288</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R12C42[0][B]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[1][A]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT3_I2_1/I1</td>
</tr>
<tr>
<td>1.521</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C42[1][A]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT3_I2_1/F</td>
</tr>
<tr>
<td>1.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[1][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT3_I2_1_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[1][A]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT3_I2_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.171</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C42[1][A]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT3_I2_1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 40.800%; route: 0.081, 21.600%; tC2Q: 0.141, 37.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.171</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.288</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R12C42[0][B]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1/I0</td>
</tr>
<tr>
<td>1.521</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1/F</td>
</tr>
<tr>
<td>1.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.171</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 40.800%; route: 0.081, 21.600%; tC2Q: 0.141, 37.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.292</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>45</td>
<td>R13C50[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.376</td>
<td>0.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3/I2</td>
</tr>
<tr>
<td>1.529</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3/F</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C50[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 40.476%; route: 0.084, 22.222%; tC2Q: 0.141, 37.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.292</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>45</td>
<td>R13C50[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.376</td>
<td>0.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2/I1</td>
</tr>
<tr>
<td>1.529</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2/F</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C50[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 40.476%; route: 0.084, 22.222%; tC2Q: 0.141, 37.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_F_I1_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_F_I1_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_F_I1_LUT4_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R8C42[0][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_F_I1_LUT4_I1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.318</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_F_I1_LUT4_I1/I0</td>
</tr>
<tr>
<td>1.566</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_F_I1_LUT4_I1/F</td>
</tr>
<tr>
<td>1.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_F_I1_LUT4_I1_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_F_I1_LUT4_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_F_I1_LUT4_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 62.785%; route: 0.006, 1.519%; tC2Q: 0.141, 35.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R14C50[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.304</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2/I1</td>
</tr>
<tr>
<td>1.553</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C50[0][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2/F</td>
</tr>
<tr>
<td>1.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.179</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C50[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 62.312%; route: 0.009, 2.261%; tC2Q: 0.141, 35.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.292</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R13C50[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2/I1</td>
</tr>
<tr>
<td>1.549</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" background: #97FFFF;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2/F</td>
</tr>
<tr>
<td>1.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C50[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 62.312%; route: 0.009, 2.261%; tC2Q: 0.141, 35.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.283</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.295</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT4_I3/I0</td>
</tr>
<tr>
<td>1.543</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td style=" background: #97FFFF;">hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT4_I3/F</td>
</tr>
<tr>
<td>1.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.167</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 61.845%; route: 0.012, 2.993%; tC2Q: 0.141, 35.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[0][B]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.303</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C43[0][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.314</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][B]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3/I0</td>
</tr>
<tr>
<td>1.562</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][B]</td>
<td style=" background: #97FFFF;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3/F</td>
</tr>
<tr>
<td>1.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C43[0][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[0][B]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C43[0][B]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 61.845%; route: 0.012, 2.993%; tC2Q: 0.141, 35.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>995.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>5.998</td>
<td>3.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C51[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.974</td>
<td>1.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.939</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.592</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C51[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.601, 90.740%; tC2Q: 0.368, 9.260%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.573%; route: 1.292, 65.427%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>995.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>5.998</td>
<td>3.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C51[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.974</td>
<td>1.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D/CLK</td>
</tr>
<tr>
<td>1001.939</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D</td>
</tr>
<tr>
<td>1001.592</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C51[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.601, 90.740%; tC2Q: 0.368, 9.260%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.573%; route: 1.292, 65.427%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>995.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.598</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>5.998</td>
<td>3.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C51[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.980</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C51[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1/CLK</td>
</tr>
<tr>
<td>1001.945</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1</td>
</tr>
<tr>
<td>1001.598</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C51[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.601, 90.740%; tC2Q: 0.368, 9.260%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.470%; route: 1.298, 65.530%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>995.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>5.998</td>
<td>3.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C52[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.989</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C52[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.954</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.607</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C52[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.601, 90.740%; tC2Q: 0.368, 9.260%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.307%; route: 1.307, 65.693%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>995.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>5.613</td>
<td>3.216</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.977</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.943</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C50[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.216, 89.745%; tC2Q: 0.368, 10.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>995.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>5.613</td>
<td>3.216</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.977</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.943</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C50[1][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.216, 89.745%; tC2Q: 0.368, 10.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>995.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>5.613</td>
<td>3.216</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.977</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.943</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C50[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.216, 89.745%; tC2Q: 0.368, 10.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>995.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>5.613</td>
<td>3.216</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.977</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.943</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C50[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.216, 89.745%; tC2Q: 0.368, 10.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>995.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>5.613</td>
<td>3.216</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C50[3][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.977</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C50[3][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.943</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFCE_D</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C50[3][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.216, 89.745%; tC2Q: 0.368, 10.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>5.596</td>
<td>3.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.983</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.948</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.601</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C50[1][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.199, 89.695%; tC2Q: 0.368, 10.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.410%; route: 1.301, 65.590%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>5.596</td>
<td>3.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.983</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.948</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.601</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C50[0][B]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_I3_MUX2_LUT5_O_S0_LUT4_I3_1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.199, 89.695%; tC2Q: 0.368, 10.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.410%; route: 1.301, 65.590%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>5.596</td>
<td>3.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.983</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.948</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.601</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C50[0][A]</td>
<td>u_pong_pt1.pg.y_delta_next[8]_LUT4_F_I3_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.199, 89.695%; tC2Q: 0.368, 10.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.410%; route: 1.301, 65.590%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>2.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C52[3][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[3][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
<tr>
<td>1001.620</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C52[3][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.575, 87.511%; tC2Q: 0.368, 12.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>2.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C52[1][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.620</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C52[1][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.575, 87.511%; tC2Q: 0.368, 12.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT3_I2_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>2.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C52[0][B]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT3_I2_1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][B]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT3_I2_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT3_I2_1_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.620</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C52[0][B]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT3_I2_1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.575, 87.511%; tC2Q: 0.368, 12.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>2.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C52[0][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT2_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.620</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C52[0][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.575, 87.511%; tC2Q: 0.368, 12.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT5_I0_O_LUT4_I3_F_MUX2_LUT5_I1_O_MUX2_LUT6_S0_O_MUX2_LUT7_I1_S0_LUT3_I2_F_MUX2_LUT6_S0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.784</td>
<td>2.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT5_I0_O_LUT4_I3_F_MUX2_LUT5_I1_O_MUX2_LUT6_S0_O_MUX2_LUT7_I1_S0_LUT3_I2_F_MUX2_LUT6_S0_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.977</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT5_I0_O_LUT4_I3_F_MUX2_LUT5_I1_O_MUX2_LUT6_S0_O_MUX2_LUT7_I1_S0_LUT3_I2_F_MUX2_LUT6_S0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.943</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT5_I0_O_LUT4_I3_F_MUX2_LUT5_I1_O_MUX2_LUT6_S0_O_MUX2_LUT7_I1_S0_LUT3_I2_F_MUX2_LUT6_S0_O_DFFCE_D</td>
</tr>
<tr>
<td>1001.595</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C44[2][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT5_I0_O_LUT4_I3_F_MUX2_LUT5_I1_O_MUX2_LUT6_S0_O_MUX2_LUT7_I1_S0_LUT3_I2_F_MUX2_LUT6_S0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.388, 86.661%; tC2Q: 0.368, 13.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_3_F_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.793</td>
<td>2.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_3_F_LUT4_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.989</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_3_F_LUT4_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.954</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_3_F_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.607</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_3_F_LUT4_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.396, 86.703%; tC2Q: 0.368, 13.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.307%; route: 1.307, 65.693%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT5_I0_O_LUT4_I3_F_MUX2_LUT5_I1_O_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_S0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.793</td>
<td>2.396</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT5_I0_O_LUT4_I3_F_MUX2_LUT5_I1_O_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_S0_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.999</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT5_I0_O_LUT4_I3_F_MUX2_LUT5_I1_O_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_S0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.964</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT5_I0_O_LUT4_I3_F_MUX2_LUT5_I1_O_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_S0_O_DFFCE_D</td>
</tr>
<tr>
<td>1001.616</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C41[1][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_2_F_MUX2_LUT5_I0_O_LUT4_I3_F_MUX2_LUT5_I1_O_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_S0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.396, 86.703%; tC2Q: 0.368, 13.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.146%; route: 1.316, 65.854%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.627</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_O_DFFPE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.779</td>
<td>2.383</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C52[1][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_O_DFFPE_D/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C52[1][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_O_DFFPE_D/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_O_DFFPE_D</td>
</tr>
<tr>
<td>1001.627</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C52[1][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_MUX2_LUT5_S0_O_DFFPE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.383, 86.636%; tC2Q: 0.368, 13.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.627</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.779</td>
<td>2.383</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C52[0][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C52[0][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.627</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C52[0][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.383, 86.636%; tC2Q: 0.368, 13.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.627</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.779</td>
<td>2.383</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C52[2][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C52[2][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1001.627</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C52[2][A]</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.383, 86.636%; tC2Q: 0.368, 13.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.648</td>
<td>2.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.002</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE/CLK</td>
</tr>
<tr>
<td>1001.967</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE</td>
</tr>
<tr>
<td>1001.620</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C46[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.251, 85.967%; tC2Q: 0.368, 14.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.088%; route: 1.320, 65.912%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.648</td>
<td>2.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.002</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1001.967</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE</td>
</tr>
<tr>
<td>1001.620</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C46[2][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.251, 85.967%; tC2Q: 0.368, 14.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.088%; route: 1.320, 65.912%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_1_F_DFFCE_CE_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.484</td>
<td>2.088</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_1_F_DFFCE_CE_1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_1_F_DFFCE_CE_1/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_1_F_DFFCE_CE_1</td>
</tr>
<tr>
<td>1001.611</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C47[0][A]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_1_F_DFFCE_CE_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.088, 85.031%; tC2Q: 0.368, 14.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_I2_LUT4_I2_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.007</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[1][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_I2_LUT4_I2_I0_LUT3_F_I0_DFFCE_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[1][A]</td>
<td>down_LUT4_I0_I2_LUT4_I2_I0_LUT3_F_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_I2_LUT4_I2_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
<tr>
<td>1.133</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C41[1][A]</td>
<td>down_LUT4_I0_I2_LUT4_I2_I0_LUT3_F_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.679, 82.503%; tC2Q: 0.144, 17.497%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.007</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_MUX2_LUT5_S0_1_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_MUX2_LUT5_S0_1_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.181</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
<tr>
<td>1.128</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C42[2][A]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_MUX2_LUT5_S0_1_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.679, 82.503%; tC2Q: 0.144, 17.497%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.007</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT4_I3_1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT4_I3_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.181</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT4_I3_1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.128</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT4_I3_1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.679, 82.503%; tC2Q: 0.144, 17.497%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT3_I2_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.007</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[1][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT3_I2_1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[1][A]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT3_I2_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.181</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT3_I2_1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.128</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C42[1][A]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT3_I2_1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.679, 82.503%; tC2Q: 0.144, 17.497%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.007</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.181</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.128</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.679, 82.503%; tC2Q: 0.144, 17.497%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.143</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.077</td>
<td>0.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[0][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[0][B]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1.143</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C43[0][B]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.749, 83.875%; tC2Q: 0.144, 16.125%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.143</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.077</td>
<td>0.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C43[0][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.143</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C43[0][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_1_F_MUX2_LUT5_I0_O_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.749, 83.875%; tC2Q: 0.144, 16.125%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.124</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.111</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[2][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_MUX2_LUT5_S0_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[2][A]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_MUX2_LUT5_S0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.177</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
<tr>
<td>1.124</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C43[2][A]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_MUX2_LUT5_S0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.042</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 84.466%; tC2Q: 0.144, 15.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.124</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.111</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.177</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D</td>
</tr>
<tr>
<td>1.124</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT4_I3_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.042</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 84.466%; tC2Q: 0.144, 15.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.124</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.111</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT3_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT3_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.177</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT3_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1.124</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C43[0][A]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT3_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.042</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 84.466%; tC2Q: 0.144, 15.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.124</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I0_F_DFFPE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.111</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I0_F_DFFPE_D/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.142</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][A]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I0_F_DFFPE_D/CLK</td>
</tr>
<tr>
<td>1.177</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I0_F_DFFPE_D</td>
</tr>
<tr>
<td>1.124</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C43[1][A]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I0_F_DFFPE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.042</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 84.466%; tC2Q: 0.144, 15.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 59.125%; route: 0.467, 40.875%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I3_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.183</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I3_LUT4_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I3_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I3_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1.153</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I3_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.855, 85.586%; tC2Q: 0.144, 14.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_F_I1_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.183</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_F_I1_LUT4_I1_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_F_I1_LUT4_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_F_I1_LUT4_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>1.153</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_F_I1_LUT4_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.855, 85.586%; tC2Q: 0.144, 14.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.183</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE_1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE_1/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE_1</td>
</tr>
<tr>
<td>1.153</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C42[1][B]</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.855, 85.586%; tC2Q: 0.144, 14.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.183</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[2][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE</td>
</tr>
<tr>
<td>1.153</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C42[2][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_F_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.855, 85.586%; tC2Q: 0.144, 14.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.183</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.201</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
<tr>
<td>1.148</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C43[0][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT4_I2_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.855, 85.586%; tC2Q: 0.144, 14.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.183</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[3][A]</td>
<td style=" font-weight:bold;">down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[3][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.201</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td>1.148</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C43[3][A]</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_I1_F_LUT3_I2_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.855, 85.586%; tC2Q: 0.144, 14.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.243</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFC_Q/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
<tr>
<td>1.141</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C41[0][A]</td>
<td>u_pong_pt1.pixel_tick_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.915, 86.402%; tC2Q: 0.144, 13.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.243</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pixel_tick_DFFCE_CE/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE</td>
</tr>
<tr>
<td>1.141</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>u_pong_pt1.pixel_tick_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.915, 86.402%; tC2Q: 0.144, 13.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.243</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D</td>
</tr>
<tr>
<td>1.141</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>u_pong_pt1.pg.y_pad_b[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.915, 86.402%; tC2Q: 0.144, 13.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_1_F_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.279</td>
<td>0.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[1][A]</td>
<td style=" font-weight:bold;">hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_1_F_DFFCE_CE/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[1][A]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_1_F_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_1_F_DFFCE_CE</td>
</tr>
<tr>
<td>1.156</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C45[1][A]</td>
<td>hsync_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_I1_1_F_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.951, 86.849%; tC2Q: 0.144, 13.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.140</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.307</td>
<td>0.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.158</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.193</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D</td>
</tr>
<tr>
<td>1.140</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C45[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.979, 87.177%; tC2Q: 0.144, 12.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.308%; route: 0.483, 41.692%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT4_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.307</td>
<td>0.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT4_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT4_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.189</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT4_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT4_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.979, 87.177%; tC2Q: 0.144, 12.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.307</td>
<td>0.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][B]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_LUT3_I0_F_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_LUT3_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.189</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_LUT3_I0_F_DFFCE_D</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C44[0][B]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_F_LUT3_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.979, 87.177%; tC2Q: 0.144, 12.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_3_F_LUT3_I2_F_LUT4_I2_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>reset_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">reset_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.311</td>
<td>0.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[3][A]</td>
<td style=" font-weight:bold;">u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_3_F_LUT3_I2_F_LUT4_I2_F_MUX2_LUT5_I0_O_DFFCE_D/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>IOT61[A]</td>
<td>u_pong_pt1.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_3_F_LUT3_I2_F_LUT4_I2_F_MUX2_LUT5_I0_O_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.189</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_3_F_LUT3_I2_F_LUT4_I2_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
<tr>
<td>1.137</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C42[3][A]</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_3_F_LUT3_I2_F_LUT4_I2_F_MUX2_LUT5_I0_O_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.983, 87.223%; tC2Q: 0.144, 12.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.893</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.143</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[0][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.042</td>
<td>1.355</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[0][1]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[0][1]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.893</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.143</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[0][5]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.042</td>
<td>1.355</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[0][5]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[0][5]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.893</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.143</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[1][5]_DFFRE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.042</td>
<td>1.355</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[1][5]_DFFRE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[1][5]_DFFRE_Q/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.893</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.143</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[0][6]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.042</td>
<td>1.355</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[0][6]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[0][6]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.893</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.143</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[0][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.047</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[0][1]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[0][1]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.893</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.143</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Dout_emu[7]_OBUF_O_I_DFFRE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.047</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>Dout_emu[7]_OBUF_O_I_DFFRE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>Dout_emu[7]_OBUF_O_I_DFFRE_Q/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.898</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.148</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[0][0]_DFFRE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.033</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[0][0]_DFFRE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[0][0]_DFFRE_Q/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.898</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.148</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[0][2]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[0][2]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.186</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[0][2]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.898</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.148</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[0][0]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[0][0]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.186</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[0][0]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.898</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.148</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.186</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>69</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_F_DFFCE_D_Q</td>
<td>993.107</td>
<td>1.265</td>
</tr>
<tr>
<td>66</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_F_DFFCE_D_Q</td>
<td>993.104</td>
<td>0.949</td>
</tr>
<tr>
<td>65</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_1_Q_LUT2_I0_F_DFFCE_D_Q</td>
<td>992.766</td>
<td>1.225</td>
</tr>
<tr>
<td>59</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_Q_LUT4_I0_F_DFFCE_D_Q</td>
<td>992.444</td>
<td>1.963</td>
</tr>
<tr>
<td>52</td>
<td>u_pong_pt1.clk</td>
<td>990.647</td>
<td>1.337</td>
</tr>
<tr>
<td>52</td>
<td>down_LUT4_I0_F_LUT4_I3_I2_LUT4_F_I2_LUT2_F_I1_LUT4_I1_F_DFFCE_D_Q</td>
<td>992.121</td>
<td>2.075</td>
</tr>
<tr>
<td>52</td>
<td>reset</td>
<td>995.594</td>
<td>3.851</td>
</tr>
<tr>
<td>45</td>
<td>u_pong_pt1.pg.y_delta_next[8]_DFFPE_D_Q_LUT4_I1_1_F_LUT3_I2_1_F_LUT3_I2_F_DFFCE_D_Q</td>
<td>993.109</td>
<td>1.454</td>
</tr>
<tr>
<td>44</td>
<td>hsync_LUT3_F_I1_LUT3_F_I2_LUT3_F_I1_LUT4_I2_I3_LUT3_I1_F_LUT4_I3_1_F_DFFCE_D_Q</td>
<td>992.498</td>
<td>1.955</td>
</tr>
<tr>
<td>39</td>
<td>u_pong_pt1.pg.ball_rgb[0]_DFFCE_D_CE_DFFPE_CE_Q_LUT4_I0_3_F_LUT3_I2_F_LUT4_I2_F_MUX2_LUT5_I0_O_DFFCE_D_Q</td>
<td>992.620</td>
<td>1.075</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C50</td>
<td>43.06%</td>
</tr>
<tr>
<td>R14C50</td>
<td>43.06%</td>
</tr>
<tr>
<td>R12C42</td>
<td>37.50%</td>
</tr>
<tr>
<td>R12C43</td>
<td>37.50%</td>
</tr>
<tr>
<td>R14C43</td>
<td>34.72%</td>
</tr>
<tr>
<td>R14C44</td>
<td>33.33%</td>
</tr>
<tr>
<td>R13C43</td>
<td>31.94%</td>
</tr>
<tr>
<td>R9C44</td>
<td>29.17%</td>
</tr>
<tr>
<td>R9C50</td>
<td>29.17%</td>
</tr>
<tr>
<td>R9C52</td>
<td>29.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_emu -period 1000 -waveform {0 500} [get_ports {clk_emu}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_dut -period 1000 -waveform {0 500} [get_ports {clk_dut}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
