read design  -Golden  -sensitive -Verilog2K /home/student/DFund-VlogWrkShp_6_2/Data/VlogWrkShp_6_2/bus_control.v 

read library -Revised -sensitive -Statetable -Liberty /ddk/XFABC018/synopsys/xc018/MOSLP/D_CELLS_JI_MOSLP_fast_1_98V_m40C.lib /ddk/XFABC018/synopsys/xc018/MOSLP/D_CELLS_JI_MOSLP_slow_1_62V_125C.lib /ddk/XFABC018/synopsys/xc018/MOSLP/D_CELLS_MOSLP_typ_1_80V_25C.lib

read library -Revised -Append -sensitive -Statetable -Verilog2K /ddk/XFABC018/cadence/xc018/verilog/VLG_PRIMITIVES.v /ddk/XFABC018/cadence/xc018/verilog/D_CELLS_JI.v   

read design  -Revised -sensitive -Verilog2K /home/student/DFund-VlogWrkShp_6_2/Data/VlogWrkShp_6_2/netlist.v        

set rule handling HRC1.4  -Ignore
set rule handling HRC3.2a -Ignore
set rule handling HRC3.8  -Ignore
set rule handling IGN1.1  -Ignore
set rule handling IGN2.1  -Ignore
set rule handling DIR6.1  -Ignore
set rule handling DIR6.2  -Ignore
set rule handling UDP3.2  -Ignore
set rule handling UDP3.2  -Ignore
set rule handling IGN3.2  -Ignore
set rule handling UDP1.3  -Ignore