#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Sep  7 17:27:12 2023
# Process ID: 14028
# Current directory: C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10076 C:\Users\86183\Desktop\Microblaze_xzjddy\Microblaze_xz_1.4\Microblaze_xz\Microblaze_xz.xpr
# Log file: C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/vivado.log
# Journal file: C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.ip_user_files'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 950.605 ; gain = 205.152
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx690tffg1927-3
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/clk_wiz_0_1/clk_wiz_0.dcp' for cell 'U1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/clk_wiz_1/clk_wiz_1.dcp' for cell 'U2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.dcp' for cell 'U4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_AXI4_ADI_SPI_15_8BIT_0_0/Microblaze_xz_AXI4_ADI_SPI_15_8BIT_0_0.dcp' for cell 'U3/Driver_9649'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0/Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0.dcp' for cell 'U3/Driver_9781'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_axi_gpio_0_0/Microblaze_xz_axi_gpio_0_0.dcp' for cell 'U3/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_axi_gpio_1_0/Microblaze_xz_axi_gpio_1_0.dcp' for cell 'U3/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_mdm_1_1/Microblaze_xz_mdm_1_1.dcp' for cell 'U3/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_microblaze_0_0/Microblaze_xz_microblaze_0_0.dcp' for cell 'U3/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_rst_Clk_100M_0/Microblaze_xz_rst_Clk_100M_0.dcp' for cell 'U3/rst_Clk_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_xbar_0/Microblaze_xz_xbar_0.dcp' for cell 'U3/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_dlmb_bram_if_cntlr_1/Microblaze_xz_dlmb_bram_if_cntlr_1.dcp' for cell 'U3/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_dlmb_v10_1/Microblaze_xz_dlmb_v10_1.dcp' for cell 'U3/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_ilmb_bram_if_cntlr_1/Microblaze_xz_ilmb_bram_if_cntlr_1.dcp' for cell 'U3/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_ilmb_v10_1/Microblaze_xz_ilmb_v10_1.dcp' for cell 'U3/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_lmb_bram_1/Microblaze_xz_lmb_bram_1.dcp' for cell 'U3/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 385 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7vx690tffg1927-3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[0]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5135]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[0]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5136]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[0]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5137]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[0]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5138]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[10]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5235]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[10]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5236]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[10]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5237]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[10]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5238]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[11]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5245]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[11]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5246]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[11]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5247]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[11]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5248]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[12]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5255]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[12]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5256]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[12]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5257]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[12]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5258]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[13]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5265]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[13]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5266]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[13]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5267]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[13]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5268]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[14]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5275]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[14]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5276]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[14]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5277]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[14]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5278]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[15]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5285]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[15]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5286]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[15]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5287]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[15]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5288]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[1]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5145]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[1]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5146]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[1]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5147]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[1]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5148]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[2]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5155]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[2]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5156]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[2]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5157]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[2]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5158]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[3]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5165]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[3]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5166]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[3]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5167]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[3]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5168]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[4]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5175]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[4]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5176]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[4]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5177]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[4]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5178]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[5]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5185]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[5]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5186]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[5]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5187]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[5]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5188]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[6]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5195]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[6]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5196]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[6]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5197]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[6]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5198]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[7]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5205]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[7]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5206]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[7]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5207]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[7]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5208]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[8]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5215]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[8]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5216]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[8]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5217]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[8]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5218]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[9]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5225]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[9]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5226]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[9]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5227]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[9]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:5228]
Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_microblaze_0_0/Microblaze_xz_microblaze_0_0.xdc] for cell 'U3/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_microblaze_0_0/Microblaze_xz_microblaze_0_0.xdc] for cell 'U3/microblaze_0/U0'
Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_axi_gpio_0_0/Microblaze_xz_axi_gpio_0_0_board.xdc] for cell 'U3/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_axi_gpio_0_0/Microblaze_xz_axi_gpio_0_0_board.xdc] for cell 'U3/axi_gpio_0/U0'
Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_axi_gpio_0_0/Microblaze_xz_axi_gpio_0_0.xdc] for cell 'U3/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_axi_gpio_0_0/Microblaze_xz_axi_gpio_0_0.xdc] for cell 'U3/axi_gpio_0/U0'
Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_axi_gpio_1_0/Microblaze_xz_axi_gpio_1_0_board.xdc] for cell 'U3/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_axi_gpio_1_0/Microblaze_xz_axi_gpio_1_0_board.xdc] for cell 'U3/axi_gpio_1/U0'
Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_axi_gpio_1_0/Microblaze_xz_axi_gpio_1_0.xdc] for cell 'U3/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_axi_gpio_1_0/Microblaze_xz_axi_gpio_1_0.xdc] for cell 'U3/axi_gpio_1/U0'
Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_mdm_1_1/Microblaze_xz_mdm_1_1.xdc] for cell 'U3/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_mdm_1_1/Microblaze_xz_mdm_1_1.xdc:50]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2320.285 ; gain = 755.328
Finished Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_mdm_1_1/Microblaze_xz_mdm_1_1.xdc] for cell 'U3/mdm_1/U0'
Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_rst_Clk_100M_0/Microblaze_xz_rst_Clk_100M_0_board.xdc] for cell 'U3/rst_Clk_100M/U0'
Finished Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_rst_Clk_100M_0/Microblaze_xz_rst_Clk_100M_0_board.xdc] for cell 'U3/rst_Clk_100M/U0'
Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_rst_Clk_100M_0/Microblaze_xz_rst_Clk_100M_0.xdc] for cell 'U3/rst_Clk_100M/U0'
Finished Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_rst_Clk_100M_0/Microblaze_xz_rst_Clk_100M_0.xdc] for cell 'U3/rst_Clk_100M/U0'
Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_dlmb_v10_1/Microblaze_xz_dlmb_v10_1.xdc] for cell 'U3/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_dlmb_v10_1/Microblaze_xz_dlmb_v10_1.xdc] for cell 'U3/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_ilmb_v10_1/Microblaze_xz_ilmb_v10_1.xdc] for cell 'U3/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_ilmb_v10_1/Microblaze_xz_ilmb_v10_1.xdc] for cell 'U3/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'U1/inst'
Finished Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'U1/inst'
Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'U1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/86183/Desktop/Microblaze_xzjddy/clk_wiz_0_1/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'U1/inst'
Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'U2/inst'
Finished Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'U2/inst'
Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/clk_wiz_1/clk_wiz_1.xdc] for cell 'U2/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/86183/Desktop/Microblaze_xzjddy/clk_wiz_1/clk_wiz_1.xdc:57]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.161290 which will be rounded to 0.161 to ensure it is an integer multiple of 1 picosecond [c:/Users/86183/Desktop/Microblaze_xzjddy/clk_wiz_1/clk_wiz_1.xdc:57]
Finished Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/clk_wiz_1/clk_wiz_1.xdc] for cell 'U2/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'Microblaze_xz_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 112 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

open_run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 2453.004 ; gain = 1491.418
set_property package_pin "" [get_ports [list  {gpio_rtl_0_tri_o[0]}]]
set_property package_pin "" [get_ports [list  {gpio_rtl_0_tri_o[0]}]]
place_ports {gpio_rtl_0_tri_o[0]} AR31
place_ports {gpio_rtl_1_tri_o[0]} F25
file mkdir C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/constrs_1/new
close [ open C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/constrs_1/new/Top.xdc w ]
add_files -fileset constrs_1 C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/constrs_1/new/Top.xdc
set_property target_constrs_file C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/constrs_1/new/Top.xdc [current_fileset -constrset]
save_constraints -force
open_bd_design {C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/Microblaze_xz.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- CETC58:user:AXI4_ADI_SPI_15_8BIT:1.0 - Driver_9649
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_Clk_100M
Adding cell -- cks-cd.com:user:AXI4_ADI_SPI_7_8BIT:1.0 - Driver_9781
WARNING: [BD 41-1731] Type mismatch between connected pins: /dcm_locked(rst) and /rst_Clk_100M/dcm_locked(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <Microblaze_xz> from BD file <C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/Microblaze_xz.bd>
set_property -dict [list CONFIG.ADDR_WIDTH {8}] [get_ips ASYNC_EMIF_SLAVE_0]
generate_target all [get_files  C:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ASYNC_EMIF_SLAVE_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ASYNC_EMIF_SLAVE_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ASYNC_EMIF_SLAVE_0'...
catch { config_ip_cache -export [get_ips -all ASYNC_EMIF_SLAVE_0] }
export_ip_user_files -of_objects [get_files C:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.xci] -no_script -sync -force -quiet
reset_run ASYNC_EMIF_SLAVE_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.runs/ASYNC_EMIF_SLAVE_0_synth_1

launch_runs -jobs 16 ASYNC_EMIF_SLAVE_0_synth_1
[Thu Sep  7 17:51:51 2023] Launched ASYNC_EMIF_SLAVE_0_synth_1...
Run output will be captured here: C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.runs/ASYNC_EMIF_SLAVE_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.xci] -directory C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.ip_user_files -ipstatic_source_dir C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.cache/compile_simlib/modelsim} {questa=C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.cache/compile_simlib/questa} {riviera=C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.cache/compile_simlib/riviera} {activehdl=C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep  8 00:40:34 2023...
