Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date             : Tue Nov 16 14:01:44 2021
| Host             : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7k325tfbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.666        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 4.466        |
| Device Static (W)        | 0.201        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 76.3         |
| Junction Temperature (C) | 33.7         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.866 |       18 |       --- |             --- |
| Slice Logic              |     1.818 |   122759 |       --- |             --- |
|   LUT as Logic           |     1.418 |    39329 |    203800 |           19.30 |
|   CARRY4                 |     0.222 |     5880 |     50950 |           11.54 |
|   Register               |     0.176 |    58702 |    407600 |           14.40 |
|   LUT as Distributed RAM |    <0.001 |      504 |     64000 |            0.79 |
|   F7/F8 Muxes            |    <0.001 |     3463 |    203800 |            1.70 |
|   LUT as Shift Register  |    <0.001 |      376 |     64000 |            0.59 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |     7745 |       --- |             --- |
| Signals                  |     1.365 |    72515 |       --- |             --- |
| Block RAM                |     0.172 |     83.5 |       445 |           18.76 |
| MMCM                     |     0.219 |        2 |        10 |           20.00 |
| DSPs                     |    <0.001 |        1 |       840 |            0.12 |
| I/O                      |     0.024 |       12 |       400 |            3.00 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.201 |          |           |                 |
| Total                    |     4.666 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     4.312 |       4.211 |      0.100 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.155 |       0.126 |      0.030 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.006 |       0.005 |      0.001 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.019 |       0.014 |      0.005 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------+
| Clock                                                                        | Domain                                                                            | Constraint (ns) |
+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_0_0                                                | design_1_i/clk_wiz_0/inst/clk_out1                                                |            10.0 |
| clk_out1_design_1_clk_wiz_0_0                                                | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0                           |            10.0 |
| clk_out1_design_1_clk_wiz_1_0                                                | design_1_i/TDC_Calib/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0                 |             2.5 |
| clk_out2_design_1_clk_wiz_0_0                                                | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0                           |             6.2 |
| clkfbout_design_1_clk_wiz_0_0                                                | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0                           |            10.0 |
| clkfbout_design_1_clk_wiz_1_0                                                | design_1_i/TDC_Calib/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0                 |            12.0 |
| design_1_i/TDC_Calib/TDC/Ch1/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn    | design_1_i/TDC_Calib/TDC/Ch1/InputLogic_0/U0/Inst_Divider_IL/DividedEventOut      |             5.0 |
| design_1_i/TDC_Calib/TDC/Ch1/InputLogic_0/U0/Inst_Stretcher_IL/AsyncEventIn  | design_1_i/TDC_Calib/TDC/Ch1/InputLogic_0/U0/Inst_Stretcher_IL/StretchedEventOut  |             5.0 |
| design_1_i/TDC_Calib/TDC/Ch2/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn    | design_1_i/TDC_Calib/TDC/Ch2/InputLogic_0/U0/Inst_Divider_IL/DividedEventOut      |             5.0 |
| design_1_i/TDC_Calib/TDC/Ch2/InputLogic_0/U0/Inst_Stretcher_IL/AsyncEventIn  | design_1_i/TDC_Calib/TDC/Ch2/InputLogic_0/U0/Inst_Stretcher_IL/StretchedEventOut  |             5.0 |
| design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn   | design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/DividedEventOut     |             5.0 |
| design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Stretcher_IL/AsyncEventIn | design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Stretcher_IL/StretchedEventOut |             5.0 |
| sys_diff_clock_clk_p                                                         | sys_diff_clock_clk_p                                                              |            10.0 |
| tdc_diff_clock_clk_p                                                         | design_1_i/TDC_Calib/util_ds_buf_1/U0/BUFG_O[0]                                   |             2.4 |
| tdc_diff_clock_clk_p                                                         | tdc_diff_clock_clk_p                                                              |             2.4 |
+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| design_1_wrapper              |     4.466 |
|   design_1_i                  |     4.466 |
|     AXI4Stream_UART_0         |     0.009 |
|       U0                      |     0.009 |
|     BeltBus_TDCCounter_0      |     0.003 |
|       U0                      |     0.003 |
|     BeltBus_TDCHistogrammer_0 |     0.075 |
|       U0                      |     0.075 |
|     BeltBus_TDCHistogrammer_1 |     0.075 |
|       U0                      |     0.075 |
|     BeltBus_TTM_0             |     0.018 |
|       U0                      |     0.018 |
|     MME_0                     |     0.025 |
|       U0                      |     0.025 |
|     Master                    |     0.002 |
|       blk_mem_gen_0           |     0.001 |
|     TDC_Calib                 |     4.146 |
|       AXI4_TDC_Wrapper_0      |     0.034 |
|       TDC                     |     3.975 |
|       clk_wiz_1               |     0.129 |
|       util_ds_buf_0           |     0.006 |
|     axi_interconnect_0        |     0.009 |
|       m01_couplers            |     0.002 |
|       m02_couplers            |     0.002 |
|       m03_couplers            |     0.002 |
|       m07_couplers            |     0.002 |
|       xbar                    |     0.002 |
|     clk_wiz_0                 |     0.099 |
|       inst                    |     0.099 |
|     xadc_wiz_0                |     0.003 |
|       U0                      |     0.003 |
+-------------------------------+-----------+


