Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 12 22:35:13 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     74.848        0.000                      0                 1562        0.072        0.000                      0                 1562       48.750        0.000                       0                   579  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              74.848        0.000                      0                 1558        0.072        0.000                      0                 1558       48.750        0.000                       0                   579  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   94.345        0.000                      0                    4        0.838        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       74.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.848ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.211ns  (logic 4.136ns (17.083%)  route 20.075ns (82.917%))
  Logic Levels:           22  (LUT4=1 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 104.898 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X59Y54         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.456     5.665 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=107, routed)         4.031     9.696    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X55Y40         LUT5 (Prop_lut5_I1_O)        0.124     9.820 r  sm/D_registers_q[7][28]_i_36/O
                         net (fo=1, routed)           0.520    10.340    sm/D_registers_q[7][28]_i_36_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.464 r  sm/D_registers_q[7][28]_i_20/O
                         net (fo=1, routed)           0.831    11.295    sm/D_registers_q[7][28]_i_20_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.419 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.201    12.620    sm/M_sm_bsel[0]
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.744 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    12.744    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X49Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    12.961 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          2.086    15.047    sm/D_states_q_reg[6]_rep_0[1]
    SLICE_X52Y56         LUT5 (Prop_lut5_I0_O)        0.325    15.372 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.973    16.345    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.328    16.673 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.453    17.125    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X52Y49         LUT6 (Prop_lut6_I1_O)        0.124    17.249 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.301    17.550    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I0_O)        0.124    17.674 r  L_reg/D_registers_q[7][12]_i_15/O
                         net (fo=1, routed)           1.114    18.788    L_reg/D_registers_q[7][12]_i_15_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.152    18.940 r  L_reg/D_registers_q[7][12]_i_12/O
                         net (fo=2, routed)           0.596    19.536    L_reg/D_registers_q[7][12]_i_12_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I2_O)        0.318    19.854 r  L_reg/D_registers_q[7][12]_i_7/O
                         net (fo=2, routed)           0.596    20.449    sm/D_registers_q[7][12]_i_2_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I1_O)        0.328    20.777 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.638    21.415    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I2_O)        0.124    21.539 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.291    21.830    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I2_O)        0.124    21.954 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.707    22.662    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    22.786 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.425    23.210    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I2_O)        0.124    23.334 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.604    23.939    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I2_O)        0.124    24.063 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.283    24.346    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I2_O)        0.124    24.470 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.811    25.281    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I2_O)        0.124    25.405 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.312    25.718    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I1_O)        0.124    25.842 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.547    27.388    sm/M_alum_out[0]
    SLICE_X50Y39         LUT6 (Prop_lut6_I4_O)        0.124    27.512 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           1.033    28.545    sm/brams/override_address[0]
    SLICE_X49Y38         LUT4 (Prop_lut4_I2_O)        0.152    28.697 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.723    29.420    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.494   104.898    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.179   105.078    
                         clock uncertainty           -0.035   105.043    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   104.269    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.269    
                         arrival time                         -29.420    
  -------------------------------------------------------------------
                         slack                                 74.848    

Slack (MET) :             75.217ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.051ns  (logic 4.108ns (17.081%)  route 19.943ns (82.919%))
  Logic Levels:           22  (LUT4=1 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 104.898 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X59Y54         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.456     5.665 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=107, routed)         4.031     9.696    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X55Y40         LUT5 (Prop_lut5_I1_O)        0.124     9.820 r  sm/D_registers_q[7][28]_i_36/O
                         net (fo=1, routed)           0.520    10.340    sm/D_registers_q[7][28]_i_36_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.464 r  sm/D_registers_q[7][28]_i_20/O
                         net (fo=1, routed)           0.831    11.295    sm/D_registers_q[7][28]_i_20_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.419 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.201    12.620    sm/M_sm_bsel[0]
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.744 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    12.744    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X49Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    12.961 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          2.086    15.047    sm/D_states_q_reg[6]_rep_0[1]
    SLICE_X52Y56         LUT5 (Prop_lut5_I0_O)        0.325    15.372 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.973    16.345    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.328    16.673 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.453    17.125    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X52Y49         LUT6 (Prop_lut6_I1_O)        0.124    17.249 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.301    17.550    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I0_O)        0.124    17.674 r  L_reg/D_registers_q[7][12]_i_15/O
                         net (fo=1, routed)           1.114    18.788    L_reg/D_registers_q[7][12]_i_15_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.152    18.940 r  L_reg/D_registers_q[7][12]_i_12/O
                         net (fo=2, routed)           0.596    19.536    L_reg/D_registers_q[7][12]_i_12_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I2_O)        0.318    19.854 r  L_reg/D_registers_q[7][12]_i_7/O
                         net (fo=2, routed)           0.596    20.449    sm/D_registers_q[7][12]_i_2_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I1_O)        0.328    20.777 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.638    21.415    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I2_O)        0.124    21.539 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.291    21.830    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I2_O)        0.124    21.954 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.707    22.662    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    22.786 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.425    23.210    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I2_O)        0.124    23.334 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.604    23.939    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I2_O)        0.124    24.063 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.283    24.346    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I2_O)        0.124    24.470 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.811    25.281    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I2_O)        0.124    25.405 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.312    25.718    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I1_O)        0.124    25.842 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.547    27.388    sm/M_alum_out[0]
    SLICE_X50Y39         LUT6 (Prop_lut6_I4_O)        0.124    27.512 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           1.033    28.545    sm/brams/override_address[0]
    SLICE_X49Y38         LUT4 (Prop_lut4_I0_O)        0.124    28.669 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.590    29.260    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.494   104.898    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.179   105.078    
                         clock uncertainty           -0.035   105.043    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   104.477    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.477    
                         arrival time                         -29.260    
  -------------------------------------------------------------------
                         slack                                 75.217    

Slack (MET) :             75.667ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.147ns  (logic 4.232ns (17.526%)  route 19.915ns (82.474%))
  Logic Levels:           23  (LUT4=1 LUT5=5 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X59Y54         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.456     5.665 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=107, routed)         4.031     9.696    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X55Y40         LUT5 (Prop_lut5_I1_O)        0.124     9.820 r  sm/D_registers_q[7][28]_i_36/O
                         net (fo=1, routed)           0.520    10.340    sm/D_registers_q[7][28]_i_36_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.464 r  sm/D_registers_q[7][28]_i_20/O
                         net (fo=1, routed)           0.831    11.295    sm/D_registers_q[7][28]_i_20_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.419 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.201    12.620    sm/M_sm_bsel[0]
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.744 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    12.744    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X49Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    12.961 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          2.086    15.047    sm/D_states_q_reg[6]_rep_0[1]
    SLICE_X52Y56         LUT5 (Prop_lut5_I0_O)        0.325    15.372 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.973    16.345    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.328    16.673 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.453    17.125    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X52Y49         LUT6 (Prop_lut6_I1_O)        0.124    17.249 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.301    17.550    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I0_O)        0.124    17.674 r  L_reg/D_registers_q[7][12]_i_15/O
                         net (fo=1, routed)           1.114    18.788    L_reg/D_registers_q[7][12]_i_15_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.152    18.940 r  L_reg/D_registers_q[7][12]_i_12/O
                         net (fo=2, routed)           0.596    19.536    L_reg/D_registers_q[7][12]_i_12_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I2_O)        0.318    19.854 r  L_reg/D_registers_q[7][12]_i_7/O
                         net (fo=2, routed)           0.596    20.449    sm/D_registers_q[7][12]_i_2_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I1_O)        0.328    20.777 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.638    21.415    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I2_O)        0.124    21.539 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.291    21.830    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I2_O)        0.124    21.954 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.707    22.662    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    22.786 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.425    23.210    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I2_O)        0.124    23.334 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.604    23.939    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I2_O)        0.124    24.063 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.283    24.346    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I2_O)        0.124    24.470 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.811    25.281    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I2_O)        0.124    25.405 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.312    25.718    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I1_O)        0.124    25.842 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.238    27.079    sm/M_alum_out[0]
    SLICE_X57Y47         LUT4 (Prop_lut4_I3_O)        0.124    27.203 f  sm/D_states_q[1]_i_11/O
                         net (fo=1, routed)           0.434    27.638    sm/D_states_q[1]_i_11_n_0
    SLICE_X57Y50         LUT6 (Prop_lut6_I3_O)        0.124    27.762 r  sm/D_states_q[1]_i_3/O
                         net (fo=4, routed)           0.969    28.730    sm/D_states_q[1]_i_3_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I2_O)        0.124    28.854 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.502    29.356    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X57Y54         FDSE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.443   104.847    sm/clk_IBUF_BUFG
    SLICE_X57Y54         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.258   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X57Y54         FDSE (Setup_fdse_C_D)       -0.047   105.023    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        105.023    
                         arrival time                         -29.356    
  -------------------------------------------------------------------
                         slack                                 75.667    

Slack (MET) :             75.725ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.011ns  (logic 3.746ns (15.601%)  route 20.265ns (84.399%))
  Logic Levels:           17  (LUT3=3 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X59Y55         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDSE (Prop_fdse_C_Q)         0.456     5.665 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=107, routed)         3.626     9.291    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.152     9.443 r  sm/ram_reg_i_173/O
                         net (fo=1, routed)           1.337    10.780    sm/ram_reg_i_173_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I1_O)        0.326    11.106 r  sm/ram_reg_i_151/O
                         net (fo=1, routed)           0.151    11.257    sm/ram_reg_i_151_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I1_O)        0.124    11.381 r  sm/ram_reg_i_121/O
                         net (fo=64, routed)          3.621    15.002    L_reg/M_sm_ra1[0]
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124    15.126 f  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=1, routed)           0.000    15.126    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X42Y51         MUXF7 (Prop_muxf7_I0_O)      0.209    15.335 f  L_reg/D_registers_q_reg[7][31]_i_74/O
                         net (fo=37, routed)          2.196    17.531    L_reg/M_alum_a[31]
    SLICE_X49Y60         LUT3 (Prop_lut3_I0_O)        0.323    17.854 f  L_reg/D_registers_q[7][22]_i_18/O
                         net (fo=3, routed)           0.975    18.829    sm/D_registers_q[7][30]_i_9_0
    SLICE_X49Y58         LUT3 (Prop_lut3_I1_O)        0.360    19.189 f  sm/D_registers_q[7][30]_i_18/O
                         net (fo=3, routed)           1.025    20.215    sm/D_registers_q[7][30]_i_18_n_0
    SLICE_X53Y58         LUT5 (Prop_lut5_I4_O)        0.354    20.569 r  sm/D_registers_q[7][30]_i_20/O
                         net (fo=2, routed)           0.870    21.439    sm/D_registers_q[7][30]_i_20_n_0
    SLICE_X53Y58         LUT5 (Prop_lut5_I0_O)        0.326    21.765 f  sm/D_registers_q[7][14]_i_9/O
                         net (fo=1, routed)           0.719    22.483    sm/D_registers_q[7][14]_i_9_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I2_O)        0.124    22.607 f  sm/D_registers_q[7][14]_i_5/O
                         net (fo=1, routed)           0.680    23.288    sm/D_registers_q[7][14]_i_5_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.412 f  sm/D_registers_q[7][14]_i_2/O
                         net (fo=2, routed)           0.680    24.092    sm/M_alum_out[14]
    SLICE_X48Y48         LUT4 (Prop_lut4_I3_O)        0.124    24.216 r  sm/D_states_q[7]_i_66/O
                         net (fo=1, routed)           0.623    24.838    sm/D_states_q[7]_i_66_n_0
    SLICE_X47Y48         LUT5 (Prop_lut5_I0_O)        0.124    24.962 r  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.473    25.436    sm/D_states_q[7]_i_57_n_0
    SLICE_X47Y48         LUT5 (Prop_lut5_I0_O)        0.124    25.560 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.906    26.465    sm/D_states_q[7]_i_39_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I4_O)        0.124    26.589 r  sm/D_states_q[7]_i_22/O
                         net (fo=1, routed)           0.758    27.347    sm/D_states_q[7]_i_22_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I2_O)        0.124    27.471 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.658    28.129    sm/accel_edge/D_states_q_reg[3]_rep__1_1
    SLICE_X54Y50         LUT6 (Prop_lut6_I3_O)        0.124    28.253 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          0.966    29.220    sm/accel_edge_n_0
    SLICE_X61Y52         FDRE                                         r  sm/D_states_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.509   104.913    sm/clk_IBUF_BUFG
    SLICE_X61Y52         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.272   105.185    
                         clock uncertainty           -0.035   105.150    
    SLICE_X61Y52         FDRE (Setup_fdre_C_CE)      -0.205   104.945    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.945    
                         arrival time                         -29.220    
  -------------------------------------------------------------------
                         slack                                 75.725    

Slack (MET) :             75.771ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.884ns  (logic 3.746ns (15.684%)  route 20.138ns (84.316%))
  Logic Levels:           17  (LUT3=3 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X59Y55         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDSE (Prop_fdse_C_Q)         0.456     5.665 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=107, routed)         3.626     9.291    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.152     9.443 r  sm/ram_reg_i_173/O
                         net (fo=1, routed)           1.337    10.780    sm/ram_reg_i_173_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I1_O)        0.326    11.106 r  sm/ram_reg_i_151/O
                         net (fo=1, routed)           0.151    11.257    sm/ram_reg_i_151_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I1_O)        0.124    11.381 r  sm/ram_reg_i_121/O
                         net (fo=64, routed)          3.621    15.002    L_reg/M_sm_ra1[0]
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124    15.126 f  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=1, routed)           0.000    15.126    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X42Y51         MUXF7 (Prop_muxf7_I0_O)      0.209    15.335 f  L_reg/D_registers_q_reg[7][31]_i_74/O
                         net (fo=37, routed)          2.196    17.531    L_reg/M_alum_a[31]
    SLICE_X49Y60         LUT3 (Prop_lut3_I0_O)        0.323    17.854 f  L_reg/D_registers_q[7][22]_i_18/O
                         net (fo=3, routed)           0.975    18.829    sm/D_registers_q[7][30]_i_9_0
    SLICE_X49Y58         LUT3 (Prop_lut3_I1_O)        0.360    19.189 f  sm/D_registers_q[7][30]_i_18/O
                         net (fo=3, routed)           1.025    20.215    sm/D_registers_q[7][30]_i_18_n_0
    SLICE_X53Y58         LUT5 (Prop_lut5_I4_O)        0.354    20.569 r  sm/D_registers_q[7][30]_i_20/O
                         net (fo=2, routed)           0.870    21.439    sm/D_registers_q[7][30]_i_20_n_0
    SLICE_X53Y58         LUT5 (Prop_lut5_I0_O)        0.326    21.765 f  sm/D_registers_q[7][14]_i_9/O
                         net (fo=1, routed)           0.719    22.483    sm/D_registers_q[7][14]_i_9_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I2_O)        0.124    22.607 f  sm/D_registers_q[7][14]_i_5/O
                         net (fo=1, routed)           0.680    23.288    sm/D_registers_q[7][14]_i_5_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.412 f  sm/D_registers_q[7][14]_i_2/O
                         net (fo=2, routed)           0.680    24.092    sm/M_alum_out[14]
    SLICE_X48Y48         LUT4 (Prop_lut4_I3_O)        0.124    24.216 r  sm/D_states_q[7]_i_66/O
                         net (fo=1, routed)           0.623    24.838    sm/D_states_q[7]_i_66_n_0
    SLICE_X47Y48         LUT5 (Prop_lut5_I0_O)        0.124    24.962 r  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.473    25.436    sm/D_states_q[7]_i_57_n_0
    SLICE_X47Y48         LUT5 (Prop_lut5_I0_O)        0.124    25.560 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.906    26.465    sm/D_states_q[7]_i_39_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I4_O)        0.124    26.589 r  sm/D_states_q[7]_i_22/O
                         net (fo=1, routed)           0.758    27.347    sm/D_states_q[7]_i_22_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I2_O)        0.124    27.471 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.658    28.129    sm/accel_edge/D_states_q_reg[3]_rep__1_1
    SLICE_X54Y50         LUT6 (Prop_lut6_I3_O)        0.124    28.253 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          0.840    29.093    sm/accel_edge_n_0
    SLICE_X57Y53         FDSE                                         r  sm/D_states_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.443   104.847    sm/clk_IBUF_BUFG
    SLICE_X57Y53         FDSE                                         r  sm/D_states_q_reg[5]/C
                         clock pessimism              0.258   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X57Y53         FDSE (Setup_fdse_C_CE)      -0.205   104.865    sm/D_states_q_reg[5]
  -------------------------------------------------------------------
                         required time                        104.865    
                         arrival time                         -29.093    
  -------------------------------------------------------------------
                         slack                                 75.771    

Slack (MET) :             75.771ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[5]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.884ns  (logic 3.746ns (15.684%)  route 20.138ns (84.316%))
  Logic Levels:           17  (LUT3=3 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X59Y55         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDSE (Prop_fdse_C_Q)         0.456     5.665 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=107, routed)         3.626     9.291    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.152     9.443 r  sm/ram_reg_i_173/O
                         net (fo=1, routed)           1.337    10.780    sm/ram_reg_i_173_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I1_O)        0.326    11.106 r  sm/ram_reg_i_151/O
                         net (fo=1, routed)           0.151    11.257    sm/ram_reg_i_151_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I1_O)        0.124    11.381 r  sm/ram_reg_i_121/O
                         net (fo=64, routed)          3.621    15.002    L_reg/M_sm_ra1[0]
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124    15.126 f  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=1, routed)           0.000    15.126    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X42Y51         MUXF7 (Prop_muxf7_I0_O)      0.209    15.335 f  L_reg/D_registers_q_reg[7][31]_i_74/O
                         net (fo=37, routed)          2.196    17.531    L_reg/M_alum_a[31]
    SLICE_X49Y60         LUT3 (Prop_lut3_I0_O)        0.323    17.854 f  L_reg/D_registers_q[7][22]_i_18/O
                         net (fo=3, routed)           0.975    18.829    sm/D_registers_q[7][30]_i_9_0
    SLICE_X49Y58         LUT3 (Prop_lut3_I1_O)        0.360    19.189 f  sm/D_registers_q[7][30]_i_18/O
                         net (fo=3, routed)           1.025    20.215    sm/D_registers_q[7][30]_i_18_n_0
    SLICE_X53Y58         LUT5 (Prop_lut5_I4_O)        0.354    20.569 r  sm/D_registers_q[7][30]_i_20/O
                         net (fo=2, routed)           0.870    21.439    sm/D_registers_q[7][30]_i_20_n_0
    SLICE_X53Y58         LUT5 (Prop_lut5_I0_O)        0.326    21.765 f  sm/D_registers_q[7][14]_i_9/O
                         net (fo=1, routed)           0.719    22.483    sm/D_registers_q[7][14]_i_9_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I2_O)        0.124    22.607 f  sm/D_registers_q[7][14]_i_5/O
                         net (fo=1, routed)           0.680    23.288    sm/D_registers_q[7][14]_i_5_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.412 f  sm/D_registers_q[7][14]_i_2/O
                         net (fo=2, routed)           0.680    24.092    sm/M_alum_out[14]
    SLICE_X48Y48         LUT4 (Prop_lut4_I3_O)        0.124    24.216 r  sm/D_states_q[7]_i_66/O
                         net (fo=1, routed)           0.623    24.838    sm/D_states_q[7]_i_66_n_0
    SLICE_X47Y48         LUT5 (Prop_lut5_I0_O)        0.124    24.962 r  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.473    25.436    sm/D_states_q[7]_i_57_n_0
    SLICE_X47Y48         LUT5 (Prop_lut5_I0_O)        0.124    25.560 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.906    26.465    sm/D_states_q[7]_i_39_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I4_O)        0.124    26.589 r  sm/D_states_q[7]_i_22/O
                         net (fo=1, routed)           0.758    27.347    sm/D_states_q[7]_i_22_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I2_O)        0.124    27.471 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.658    28.129    sm/accel_edge/D_states_q_reg[3]_rep__1_1
    SLICE_X54Y50         LUT6 (Prop_lut6_I3_O)        0.124    28.253 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          0.840    29.093    sm/accel_edge_n_0
    SLICE_X57Y53         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.443   104.847    sm/clk_IBUF_BUFG
    SLICE_X57Y53         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
                         clock pessimism              0.258   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X57Y53         FDSE (Setup_fdse_C_CE)      -0.205   104.865    sm/D_states_q_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                        104.865    
                         arrival time                         -29.093    
  -------------------------------------------------------------------
                         slack                                 75.771    

Slack (MET) :             75.776ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.023ns  (logic 4.232ns (17.617%)  route 19.791ns (82.383%))
  Logic Levels:           23  (LUT4=1 LUT5=5 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X59Y54         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.456     5.665 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=107, routed)         4.031     9.696    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X55Y40         LUT5 (Prop_lut5_I1_O)        0.124     9.820 r  sm/D_registers_q[7][28]_i_36/O
                         net (fo=1, routed)           0.520    10.340    sm/D_registers_q[7][28]_i_36_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.464 r  sm/D_registers_q[7][28]_i_20/O
                         net (fo=1, routed)           0.831    11.295    sm/D_registers_q[7][28]_i_20_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.419 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          1.201    12.620    sm/M_sm_bsel[0]
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.744 r  sm/D_registers_q[7][1]_i_7/O
                         net (fo=1, routed)           0.000    12.744    sm/D_registers_q[7][1]_i_7_n_0
    SLICE_X49Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    12.961 r  sm/D_registers_q_reg[7][1]_i_4/O
                         net (fo=80, routed)          2.086    15.047    sm/D_states_q_reg[6]_rep_0[1]
    SLICE_X52Y56         LUT5 (Prop_lut5_I0_O)        0.325    15.372 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=4, routed)           0.973    16.345    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.328    16.673 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.453    17.125    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X52Y49         LUT6 (Prop_lut6_I1_O)        0.124    17.249 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.301    17.550    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I0_O)        0.124    17.674 r  L_reg/D_registers_q[7][12]_i_15/O
                         net (fo=1, routed)           1.114    18.788    L_reg/D_registers_q[7][12]_i_15_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.152    18.940 r  L_reg/D_registers_q[7][12]_i_12/O
                         net (fo=2, routed)           0.596    19.536    L_reg/D_registers_q[7][12]_i_12_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I2_O)        0.318    19.854 r  L_reg/D_registers_q[7][12]_i_7/O
                         net (fo=2, routed)           0.596    20.449    sm/D_registers_q[7][12]_i_2_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I1_O)        0.328    20.777 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.638    21.415    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I2_O)        0.124    21.539 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.291    21.830    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I2_O)        0.124    21.954 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.707    22.662    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I2_O)        0.124    22.786 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.425    23.210    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I2_O)        0.124    23.334 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=2, routed)           0.604    23.939    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I2_O)        0.124    24.063 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.283    24.346    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I2_O)        0.124    24.470 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.811    25.281    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I2_O)        0.124    25.405 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.312    25.718    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I1_O)        0.124    25.842 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.238    27.079    sm/M_alum_out[0]
    SLICE_X57Y47         LUT4 (Prop_lut4_I3_O)        0.124    27.203 f  sm/D_states_q[1]_i_11/O
                         net (fo=1, routed)           0.434    27.638    sm/D_states_q[1]_i_11_n_0
    SLICE_X57Y50         LUT6 (Prop_lut6_I3_O)        0.124    27.762 r  sm/D_states_q[1]_i_3/O
                         net (fo=4, routed)           0.967    28.728    sm/D_states_q[1]_i_3_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I2_O)        0.124    28.852 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.379    29.232    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X57Y54         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.443   104.847    sm/clk_IBUF_BUFG
    SLICE_X57Y54         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.258   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X57Y54         FDSE (Setup_fdse_C_D)       -0.062   105.008    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        105.008    
                         arrival time                         -29.232    
  -------------------------------------------------------------------
                         slack                                 75.776    

Slack (MET) :             75.864ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.871ns  (logic 3.746ns (15.693%)  route 20.125ns (84.307%))
  Logic Levels:           17  (LUT3=3 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X59Y55         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDSE (Prop_fdse_C_Q)         0.456     5.665 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=107, routed)         3.626     9.291    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.152     9.443 r  sm/ram_reg_i_173/O
                         net (fo=1, routed)           1.337    10.780    sm/ram_reg_i_173_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I1_O)        0.326    11.106 r  sm/ram_reg_i_151/O
                         net (fo=1, routed)           0.151    11.257    sm/ram_reg_i_151_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I1_O)        0.124    11.381 r  sm/ram_reg_i_121/O
                         net (fo=64, routed)          3.621    15.002    L_reg/M_sm_ra1[0]
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124    15.126 f  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=1, routed)           0.000    15.126    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X42Y51         MUXF7 (Prop_muxf7_I0_O)      0.209    15.335 f  L_reg/D_registers_q_reg[7][31]_i_74/O
                         net (fo=37, routed)          2.196    17.531    L_reg/M_alum_a[31]
    SLICE_X49Y60         LUT3 (Prop_lut3_I0_O)        0.323    17.854 f  L_reg/D_registers_q[7][22]_i_18/O
                         net (fo=3, routed)           0.975    18.829    sm/D_registers_q[7][30]_i_9_0
    SLICE_X49Y58         LUT3 (Prop_lut3_I1_O)        0.360    19.189 f  sm/D_registers_q[7][30]_i_18/O
                         net (fo=3, routed)           1.025    20.215    sm/D_registers_q[7][30]_i_18_n_0
    SLICE_X53Y58         LUT5 (Prop_lut5_I4_O)        0.354    20.569 r  sm/D_registers_q[7][30]_i_20/O
                         net (fo=2, routed)           0.870    21.439    sm/D_registers_q[7][30]_i_20_n_0
    SLICE_X53Y58         LUT5 (Prop_lut5_I0_O)        0.326    21.765 f  sm/D_registers_q[7][14]_i_9/O
                         net (fo=1, routed)           0.719    22.483    sm/D_registers_q[7][14]_i_9_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I2_O)        0.124    22.607 f  sm/D_registers_q[7][14]_i_5/O
                         net (fo=1, routed)           0.680    23.288    sm/D_registers_q[7][14]_i_5_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.412 f  sm/D_registers_q[7][14]_i_2/O
                         net (fo=2, routed)           0.680    24.092    sm/M_alum_out[14]
    SLICE_X48Y48         LUT4 (Prop_lut4_I3_O)        0.124    24.216 r  sm/D_states_q[7]_i_66/O
                         net (fo=1, routed)           0.623    24.838    sm/D_states_q[7]_i_66_n_0
    SLICE_X47Y48         LUT5 (Prop_lut5_I0_O)        0.124    24.962 r  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.473    25.436    sm/D_states_q[7]_i_57_n_0
    SLICE_X47Y48         LUT5 (Prop_lut5_I0_O)        0.124    25.560 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.906    26.465    sm/D_states_q[7]_i_39_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I4_O)        0.124    26.589 r  sm/D_states_q[7]_i_22/O
                         net (fo=1, routed)           0.758    27.347    sm/D_states_q[7]_i_22_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I2_O)        0.124    27.471 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.658    28.129    sm/accel_edge/D_states_q_reg[3]_rep__1_1
    SLICE_X54Y50         LUT6 (Prop_lut6_I3_O)        0.124    28.253 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          0.826    29.080    sm/accel_edge_n_0
    SLICE_X61Y53         FDRE                                         r  sm/D_states_q_reg[3]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.508   104.912    sm/clk_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.272   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X61Y53         FDRE (Setup_fdre_C_CE)      -0.205   104.944    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        104.944    
                         arrival time                         -29.080    
  -------------------------------------------------------------------
                         slack                                 75.864    

Slack (MET) :             75.864ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.871ns  (logic 3.746ns (15.693%)  route 20.125ns (84.307%))
  Logic Levels:           17  (LUT3=3 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X59Y55         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDSE (Prop_fdse_C_Q)         0.456     5.665 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=107, routed)         3.626     9.291    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.152     9.443 r  sm/ram_reg_i_173/O
                         net (fo=1, routed)           1.337    10.780    sm/ram_reg_i_173_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I1_O)        0.326    11.106 r  sm/ram_reg_i_151/O
                         net (fo=1, routed)           0.151    11.257    sm/ram_reg_i_151_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I1_O)        0.124    11.381 r  sm/ram_reg_i_121/O
                         net (fo=64, routed)          3.621    15.002    L_reg/M_sm_ra1[0]
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124    15.126 f  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=1, routed)           0.000    15.126    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X42Y51         MUXF7 (Prop_muxf7_I0_O)      0.209    15.335 f  L_reg/D_registers_q_reg[7][31]_i_74/O
                         net (fo=37, routed)          2.196    17.531    L_reg/M_alum_a[31]
    SLICE_X49Y60         LUT3 (Prop_lut3_I0_O)        0.323    17.854 f  L_reg/D_registers_q[7][22]_i_18/O
                         net (fo=3, routed)           0.975    18.829    sm/D_registers_q[7][30]_i_9_0
    SLICE_X49Y58         LUT3 (Prop_lut3_I1_O)        0.360    19.189 f  sm/D_registers_q[7][30]_i_18/O
                         net (fo=3, routed)           1.025    20.215    sm/D_registers_q[7][30]_i_18_n_0
    SLICE_X53Y58         LUT5 (Prop_lut5_I4_O)        0.354    20.569 r  sm/D_registers_q[7][30]_i_20/O
                         net (fo=2, routed)           0.870    21.439    sm/D_registers_q[7][30]_i_20_n_0
    SLICE_X53Y58         LUT5 (Prop_lut5_I0_O)        0.326    21.765 f  sm/D_registers_q[7][14]_i_9/O
                         net (fo=1, routed)           0.719    22.483    sm/D_registers_q[7][14]_i_9_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I2_O)        0.124    22.607 f  sm/D_registers_q[7][14]_i_5/O
                         net (fo=1, routed)           0.680    23.288    sm/D_registers_q[7][14]_i_5_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.412 f  sm/D_registers_q[7][14]_i_2/O
                         net (fo=2, routed)           0.680    24.092    sm/M_alum_out[14]
    SLICE_X48Y48         LUT4 (Prop_lut4_I3_O)        0.124    24.216 r  sm/D_states_q[7]_i_66/O
                         net (fo=1, routed)           0.623    24.838    sm/D_states_q[7]_i_66_n_0
    SLICE_X47Y48         LUT5 (Prop_lut5_I0_O)        0.124    24.962 r  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.473    25.436    sm/D_states_q[7]_i_57_n_0
    SLICE_X47Y48         LUT5 (Prop_lut5_I0_O)        0.124    25.560 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.906    26.465    sm/D_states_q[7]_i_39_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I4_O)        0.124    26.589 r  sm/D_states_q[7]_i_22/O
                         net (fo=1, routed)           0.758    27.347    sm/D_states_q[7]_i_22_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I2_O)        0.124    27.471 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.658    28.129    sm/accel_edge/D_states_q_reg[3]_rep__1_1
    SLICE_X54Y50         LUT6 (Prop_lut6_I3_O)        0.124    28.253 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          0.826    29.080    sm/accel_edge_n_0
    SLICE_X61Y53         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.508   104.912    sm/clk_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.272   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X61Y53         FDRE (Setup_fdre_C_CE)      -0.205   104.944    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        104.944    
                         arrival time                         -29.080    
  -------------------------------------------------------------------
                         slack                                 75.864    

Slack (MET) :             75.864ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.871ns  (logic 3.746ns (15.693%)  route 20.125ns (84.307%))
  Logic Levels:           17  (LUT3=3 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X59Y55         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDSE (Prop_fdse_C_Q)         0.456     5.665 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=107, routed)         3.626     9.291    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.152     9.443 r  sm/ram_reg_i_173/O
                         net (fo=1, routed)           1.337    10.780    sm/ram_reg_i_173_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I1_O)        0.326    11.106 r  sm/ram_reg_i_151/O
                         net (fo=1, routed)           0.151    11.257    sm/ram_reg_i_151_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I1_O)        0.124    11.381 r  sm/ram_reg_i_121/O
                         net (fo=64, routed)          3.621    15.002    L_reg/M_sm_ra1[0]
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.124    15.126 f  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=1, routed)           0.000    15.126    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X42Y51         MUXF7 (Prop_muxf7_I0_O)      0.209    15.335 f  L_reg/D_registers_q_reg[7][31]_i_74/O
                         net (fo=37, routed)          2.196    17.531    L_reg/M_alum_a[31]
    SLICE_X49Y60         LUT3 (Prop_lut3_I0_O)        0.323    17.854 f  L_reg/D_registers_q[7][22]_i_18/O
                         net (fo=3, routed)           0.975    18.829    sm/D_registers_q[7][30]_i_9_0
    SLICE_X49Y58         LUT3 (Prop_lut3_I1_O)        0.360    19.189 f  sm/D_registers_q[7][30]_i_18/O
                         net (fo=3, routed)           1.025    20.215    sm/D_registers_q[7][30]_i_18_n_0
    SLICE_X53Y58         LUT5 (Prop_lut5_I4_O)        0.354    20.569 r  sm/D_registers_q[7][30]_i_20/O
                         net (fo=2, routed)           0.870    21.439    sm/D_registers_q[7][30]_i_20_n_0
    SLICE_X53Y58         LUT5 (Prop_lut5_I0_O)        0.326    21.765 f  sm/D_registers_q[7][14]_i_9/O
                         net (fo=1, routed)           0.719    22.483    sm/D_registers_q[7][14]_i_9_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I2_O)        0.124    22.607 f  sm/D_registers_q[7][14]_i_5/O
                         net (fo=1, routed)           0.680    23.288    sm/D_registers_q[7][14]_i_5_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.124    23.412 f  sm/D_registers_q[7][14]_i_2/O
                         net (fo=2, routed)           0.680    24.092    sm/M_alum_out[14]
    SLICE_X48Y48         LUT4 (Prop_lut4_I3_O)        0.124    24.216 r  sm/D_states_q[7]_i_66/O
                         net (fo=1, routed)           0.623    24.838    sm/D_states_q[7]_i_66_n_0
    SLICE_X47Y48         LUT5 (Prop_lut5_I0_O)        0.124    24.962 r  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.473    25.436    sm/D_states_q[7]_i_57_n_0
    SLICE_X47Y48         LUT5 (Prop_lut5_I0_O)        0.124    25.560 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.906    26.465    sm/D_states_q[7]_i_39_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I4_O)        0.124    26.589 r  sm/D_states_q[7]_i_22/O
                         net (fo=1, routed)           0.758    27.347    sm/D_states_q[7]_i_22_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I2_O)        0.124    27.471 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.658    28.129    sm/accel_edge/D_states_q_reg[3]_rep__1_1
    SLICE_X54Y50         LUT6 (Prop_lut6_I3_O)        0.124    28.253 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          0.826    29.080    sm/accel_edge_n_0
    SLICE_X61Y53         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.508   104.912    sm/clk_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
                         clock pessimism              0.272   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X61Y53         FDRE (Setup_fdre_C_CE)      -0.205   104.944    sm/D_states_q_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                        104.944    
                         arrival time                         -29.080    
  -------------------------------------------------------------------
                         slack                                 75.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.304%)  route 0.258ns (64.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.593     1.537    sr1/clk_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.258     1.936    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y40         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.865     2.055    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y40         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.554    
    SLICE_X64Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.864    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.304%)  route 0.258ns (64.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.593     1.537    sr1/clk_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.258     1.936    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y40         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.865     2.055    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y40         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.554    
    SLICE_X64Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.864    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.304%)  route 0.258ns (64.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.593     1.537    sr1/clk_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.258     1.936    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y40         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.865     2.055    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y40         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.554    
    SLICE_X64Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.864    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.304%)  route 0.258ns (64.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.593     1.537    sr1/clk_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.258     1.936    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y40         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.865     2.055    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y40         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.554    
    SLICE_X64Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.864    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.700%)  route 0.265ns (65.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.593     1.537    sr2/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.265     1.943    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y51         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.863     2.052    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y51         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y51         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.859    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.700%)  route 0.265ns (65.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.593     1.537    sr2/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.265     1.943    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y51         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.863     2.052    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y51         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y51         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.859    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.700%)  route 0.265ns (65.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.593     1.537    sr2/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.265     1.943    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y51         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.863     2.052    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y51         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y51         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.859    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.700%)  route 0.265ns (65.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.593     1.537    sr2/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.265     1.943    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y51         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.863     2.052    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y51         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y51         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.859    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sm/D_accel_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/accel_edge/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.226ns (49.972%)  route 0.226ns (50.028%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.596     1.540    sm/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  sm/D_accel_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.128     1.668 r  sm/D_accel_q_reg[3]/Q
                         net (fo=3, routed)           0.226     1.894    sm/accel_edge/D_accel_q_reg[3][3]
    SLICE_X63Y50         LUT5 (Prop_lut5_I0_O)        0.098     1.992 r  sm/accel_edge/D_last_q_i_1/O
                         net (fo=1, routed)           0.000     1.992    sm/accel_edge/M_accel_edge_in
    SLICE_X63Y50         FDRE                                         r  sm/accel_edge/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.864     2.054    sm/accel_edge/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  sm/accel_edge/D_last_q_reg/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.091     1.900    sm/accel_edge/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_debug_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.248ns (47.159%)  route 0.278ns (52.841%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.567     1.511    sm/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sm/D_states_q_reg[6]/Q
                         net (fo=8, routed)           0.278     1.930    sm/D_states_q[6]
    SLICE_X56Y49         LUT5 (Prop_lut5_I2_O)        0.045     1.975 r  sm/D_debug_dff_q[0]_i_2/O
                         net (fo=1, routed)           0.000     1.975    sm/D_debug_dff_q[0]_i_2_n_0
    SLICE_X56Y49         MUXF7 (Prop_muxf7_I0_O)      0.062     2.037 r  sm/D_debug_dff_q_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.037    sm/D_debug_dff_d[0]
    SLICE_X56Y49         FDRE                                         r  sm/D_debug_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.838     2.028    sm/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  sm/D_debug_dff_q_reg[0]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X56Y49         FDRE (Hold_fdre_C_D)         0.134     1.916    sm/D_debug_dff_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y16   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y17   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y43   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y45   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y45   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y40   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y40   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y40   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y40   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y40   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y40   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y40   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y40   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y51   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y51   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y40   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y40   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y40   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y40   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y40   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y40   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y40   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y40   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y51   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y51   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       94.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.838ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.345ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 0.930ns (17.813%)  route 4.291ns (82.187%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  sm/D_states_q_reg[6]_rep__0/Q
                         net (fo=113, routed)         2.269     7.869    sm/D_states_q_reg[6]_rep__0_n_0
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.146     8.015 r  sm/D_states_q[7]_i_13/O
                         net (fo=17, routed)          1.357     9.372    sm/D_states_q[7]_i_13_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I5_O)        0.328     9.700 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.665    10.365    fifo_reset_cond/AS[0]
    SLICE_X62Y47         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.520   104.925    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y47         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.179   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X62Y47         FDPE (Recov_fdpe_C_PRE)     -0.359   104.710    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.710    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                 94.345    

Slack (MET) :             94.345ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 0.930ns (17.813%)  route 4.291ns (82.187%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  sm/D_states_q_reg[6]_rep__0/Q
                         net (fo=113, routed)         2.269     7.869    sm/D_states_q_reg[6]_rep__0_n_0
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.146     8.015 r  sm/D_states_q[7]_i_13/O
                         net (fo=17, routed)          1.357     9.372    sm/D_states_q[7]_i_13_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I5_O)        0.328     9.700 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.665    10.365    fifo_reset_cond/AS[0]
    SLICE_X62Y47         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.520   104.925    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y47         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.179   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X62Y47         FDPE (Recov_fdpe_C_PRE)     -0.359   104.710    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.710    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                 94.345    

Slack (MET) :             94.345ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 0.930ns (17.813%)  route 4.291ns (82.187%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  sm/D_states_q_reg[6]_rep__0/Q
                         net (fo=113, routed)         2.269     7.869    sm/D_states_q_reg[6]_rep__0_n_0
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.146     8.015 r  sm/D_states_q[7]_i_13/O
                         net (fo=17, routed)          1.357     9.372    sm/D_states_q[7]_i_13_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I5_O)        0.328     9.700 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.665    10.365    fifo_reset_cond/AS[0]
    SLICE_X62Y47         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.520   104.925    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y47         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.179   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X62Y47         FDPE (Recov_fdpe_C_PRE)     -0.359   104.710    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.710    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                 94.345    

Slack (MET) :             94.345ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 0.930ns (17.813%)  route 4.291ns (82.187%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  sm/D_states_q_reg[6]_rep__0/Q
                         net (fo=113, routed)         2.269     7.869    sm/D_states_q_reg[6]_rep__0_n_0
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.146     8.015 r  sm/D_states_q[7]_i_13/O
                         net (fo=17, routed)          1.357     9.372    sm/D_states_q[7]_i_13_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I5_O)        0.328     9.700 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.665    10.365    fifo_reset_cond/AS[0]
    SLICE_X62Y47         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.520   104.925    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y47         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.179   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X62Y47         FDPE (Recov_fdpe_C_PRE)     -0.359   104.710    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.710    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                 94.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.186ns (18.265%)  route 0.832ns (81.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.592     1.536    sm/clk_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=102, routed)         0.582     2.259    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I1_O)        0.045     2.304 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.250     2.554    fifo_reset_cond/AS[0]
    SLICE_X62Y47         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.867     2.057    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y47         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.246     1.811    
    SLICE_X62Y47         FDPE (Remov_fdpe_C_PRE)     -0.095     1.716    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.186ns (18.265%)  route 0.832ns (81.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.592     1.536    sm/clk_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=102, routed)         0.582     2.259    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I1_O)        0.045     2.304 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.250     2.554    fifo_reset_cond/AS[0]
    SLICE_X62Y47         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.867     2.057    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y47         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.246     1.811    
    SLICE_X62Y47         FDPE (Remov_fdpe_C_PRE)     -0.095     1.716    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.186ns (18.265%)  route 0.832ns (81.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.592     1.536    sm/clk_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=102, routed)         0.582     2.259    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I1_O)        0.045     2.304 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.250     2.554    fifo_reset_cond/AS[0]
    SLICE_X62Y47         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.867     2.057    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y47         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.246     1.811    
    SLICE_X62Y47         FDPE (Remov_fdpe_C_PRE)     -0.095     1.716    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.186ns (18.265%)  route 0.832ns (81.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.592     1.536    sm/clk_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=102, routed)         0.582     2.259    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I1_O)        0.045     2.304 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.250     2.554    fifo_reset_cond/AS[0]
    SLICE_X62Y47         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.867     2.057    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y47         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.246     1.811    
    SLICE_X62Y47         FDPE (Remov_fdpe_C_PRE)     -0.095     1.716    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.838    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.881ns  (logic 11.532ns (31.267%)  route 25.349ns (68.733%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.419     5.570 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.652     7.222    L_reg/M_sm_timer[9]
    SLICE_X45Y40         LUT3 (Prop_lut3_I1_O)        0.296     7.518 r  L_reg/L_37ab47f0_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.955     8.473    L_reg/L_37ab47f0_remainder0_carry_i_21__1_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.597 f  L_reg/L_37ab47f0_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.589     9.186    L_reg/L_37ab47f0_remainder0_carry_i_18__1_n_0
    SLICE_X44Y39         LUT3 (Prop_lut3_I1_O)        0.150     9.336 f  L_reg/L_37ab47f0_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.729    10.065    L_reg/L_37ab47f0_remainder0_carry_i_20__1_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I4_O)        0.352    10.417 r  L_reg/L_37ab47f0_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.258    L_reg/L_37ab47f0_remainder0_carry_i_10__1_n_0
    SLICE_X45Y37         LUT4 (Prop_lut4_I1_O)        0.326    11.584 r  L_reg/L_37ab47f0_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.584    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X45Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.134 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.134    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.248 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.248    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry__0_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.582 f  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.979    13.561    L_reg/L_37ab47f0_remainder0_3[9]
    SLICE_X44Y38         LUT5 (Prop_lut5_I1_O)        0.303    13.864 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.641    15.505    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X40Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.629 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.131    16.760    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    16.884 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.782    17.666    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.150    17.816 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.984    18.800    L_reg/i__carry_i_20__4_n_0
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.354    19.154 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.802    19.956    L_reg/i__carry_i_11__3_n_0
    SLICE_X43Y35         LUT2 (Prop_lut2_I1_O)        0.332    20.288 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.620    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X42Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.140 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.140    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.257 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.257    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.496 f  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.393    22.889    L_reg/L_37ab47f0_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X43Y35         LUT5 (Prop_lut5_I1_O)        0.301    23.190 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.303    23.493    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.124    23.617 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.964    24.581    L_reg/i__carry_i_14__1_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.124    24.705 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.650    25.354    L_reg/i__carry_i_25__3_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I0_O)        0.124    25.478 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.034    26.513    L_reg/i__carry_i_20__3_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I2_O)        0.124    26.637 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.820    27.457    L_reg/i__carry_i_13__3_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.152    27.609 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.653    28.262    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X44Y32         LUT5 (Prop_lut5_I0_O)        0.332    28.594 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.594    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.144 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.144    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.258 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.258    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.571 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.813    30.383    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X43Y34         LUT6 (Prop_lut6_I0_O)        0.306    30.689 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.800    31.490    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124    31.614 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.816    32.430    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y34         LUT6 (Prop_lut6_I1_O)        0.124    32.554 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.796    33.350    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X46Y34         LUT6 (Prop_lut6_I5_O)        0.124    33.474 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.817    34.291    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y35         LUT4 (Prop_lut4_I3_O)        0.124    34.415 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.074    38.489    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    42.032 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.032    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.758ns  (logic 12.430ns (33.815%)  route 24.328ns (66.185%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=20, routed)          2.433     8.044    L_reg/M_sm_pac[4]
    SLICE_X42Y58         LUT5 (Prop_lut5_I3_O)        0.150     8.194 r  L_reg/L_37ab47f0_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.817     9.011    L_reg/L_37ab47f0_remainder0_carry_i_27_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I5_O)        0.348     9.359 f  L_reg/L_37ab47f0_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.048    10.407    L_reg/L_37ab47f0_remainder0_carry_i_13_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I1_O)        0.152    10.559 f  L_reg/L_37ab47f0_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.684    11.243    L_reg/L_37ab47f0_remainder0_carry_i_19_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I3_O)        0.374    11.617 r  L_reg/L_37ab47f0_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.801    12.417    L_reg/L_37ab47f0_remainder0_carry_i_10_n_0
    SLICE_X41Y59         LUT4 (Prop_lut4_I1_O)        0.328    12.745 r  L_reg/L_37ab47f0_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.745    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.295 r  aseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.295    aseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.517 r  aseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.009    14.526    L_reg/L_37ab47f0_remainder0[4]
    SLICE_X40Y59         LUT3 (Prop_lut3_I0_O)        0.327    14.853 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.818    15.672    L_reg/i__carry__1_i_14_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I4_O)        0.326    15.998 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.492    16.490    L_reg/i__carry__1_i_15_n_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I3_O)        0.150    16.640 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.020    17.660    L_reg/i__carry__1_i_9_n_0
    SLICE_X40Y58         LUT5 (Prop_lut5_I4_O)        0.354    18.014 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.851    18.865    L_reg/i__carry_i_19_n_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I0_O)        0.354    19.219 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.120    20.339    L_reg/i__carry_i_11_n_0
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.358    20.697 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.484    21.181    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X38Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    21.903 r  aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.903    aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.020 r  aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.020    aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.335 r  aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.952    23.287    L_reg/L_37ab47f0_remainder0_inferred__1/i__carry__2[3]
    SLICE_X38Y57         LUT5 (Prop_lut5_I0_O)        0.307    23.594 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.161    23.755    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X38Y57         LUT5 (Prop_lut5_I0_O)        0.124    23.879 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.027    24.905    aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y56         LUT2 (Prop_lut2_I0_O)        0.124    25.029 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.897    25.927    L_reg/i__carry_i_13_0
    SLICE_X36Y56         LUT5 (Prop_lut5_I0_O)        0.118    26.045 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.976    27.021    L_reg/i__carry_i_23_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I0_O)        0.326    27.347 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.012    28.359    L_reg/i__carry_i_13_n_0
    SLICE_X36Y54         LUT3 (Prop_lut3_I1_O)        0.150    28.509 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    29.211    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.326    29.537 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.537    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.087 r  aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.087    aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.326 r  aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    31.142    aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X36Y56         LUT6 (Prop_lut6_I4_O)        0.302    31.444 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    32.252    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I1_O)        0.124    32.376 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.584    32.960    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I2_O)        0.124    33.084 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.820    33.904    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I5_O)        0.124    34.028 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.026    35.054    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X42Y54         LUT4 (Prop_lut4_I0_O)        0.153    35.207 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.970    38.177    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    41.913 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.913    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.749ns  (logic 12.182ns (33.149%)  route 24.567ns (66.851%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=20, routed)          2.433     8.044    L_reg/M_sm_pac[4]
    SLICE_X42Y58         LUT5 (Prop_lut5_I3_O)        0.150     8.194 r  L_reg/L_37ab47f0_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.817     9.011    L_reg/L_37ab47f0_remainder0_carry_i_27_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I5_O)        0.348     9.359 f  L_reg/L_37ab47f0_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.048    10.407    L_reg/L_37ab47f0_remainder0_carry_i_13_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I1_O)        0.152    10.559 f  L_reg/L_37ab47f0_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.684    11.243    L_reg/L_37ab47f0_remainder0_carry_i_19_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I3_O)        0.374    11.617 r  L_reg/L_37ab47f0_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.801    12.417    L_reg/L_37ab47f0_remainder0_carry_i_10_n_0
    SLICE_X41Y59         LUT4 (Prop_lut4_I1_O)        0.328    12.745 r  L_reg/L_37ab47f0_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.745    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.295 r  aseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.295    aseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.517 r  aseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.009    14.526    L_reg/L_37ab47f0_remainder0[4]
    SLICE_X40Y59         LUT3 (Prop_lut3_I0_O)        0.327    14.853 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.818    15.672    L_reg/i__carry__1_i_14_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I4_O)        0.326    15.998 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.492    16.490    L_reg/i__carry__1_i_15_n_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I3_O)        0.150    16.640 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.020    17.660    L_reg/i__carry__1_i_9_n_0
    SLICE_X40Y58         LUT5 (Prop_lut5_I4_O)        0.354    18.014 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.851    18.865    L_reg/i__carry_i_19_n_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I0_O)        0.354    19.219 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.120    20.339    L_reg/i__carry_i_11_n_0
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.358    20.697 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.484    21.181    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X38Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    21.903 r  aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.903    aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.020 r  aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.020    aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.335 r  aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.952    23.287    L_reg/L_37ab47f0_remainder0_inferred__1/i__carry__2[3]
    SLICE_X38Y57         LUT5 (Prop_lut5_I0_O)        0.307    23.594 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.161    23.755    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X38Y57         LUT5 (Prop_lut5_I0_O)        0.124    23.879 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.027    24.905    aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y56         LUT2 (Prop_lut2_I0_O)        0.124    25.029 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.897    25.927    L_reg/i__carry_i_13_0
    SLICE_X36Y56         LUT5 (Prop_lut5_I0_O)        0.118    26.045 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.976    27.021    L_reg/i__carry_i_23_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I0_O)        0.326    27.347 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.012    28.359    L_reg/i__carry_i_13_n_0
    SLICE_X36Y54         LUT3 (Prop_lut3_I1_O)        0.150    28.509 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    29.211    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.326    29.537 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.537    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.087 r  aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.087    aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.326 f  aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    31.142    aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X36Y56         LUT6 (Prop_lut6_I4_O)        0.302    31.444 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    32.252    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I1_O)        0.124    32.376 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.584    32.960    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I2_O)        0.124    33.084 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.820    33.904    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I5_O)        0.124    34.028 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.040    35.068    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X42Y54         LUT3 (Prop_lut3_I1_O)        0.124    35.192 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.194    38.387    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    41.903 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.903    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.694ns  (logic 11.535ns (31.436%)  route 25.159ns (68.564%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=7 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.419     5.570 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.652     7.222    L_reg/M_sm_timer[9]
    SLICE_X45Y40         LUT3 (Prop_lut3_I1_O)        0.296     7.518 r  L_reg/L_37ab47f0_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.955     8.473    L_reg/L_37ab47f0_remainder0_carry_i_21__1_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.597 f  L_reg/L_37ab47f0_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.589     9.186    L_reg/L_37ab47f0_remainder0_carry_i_18__1_n_0
    SLICE_X44Y39         LUT3 (Prop_lut3_I1_O)        0.150     9.336 f  L_reg/L_37ab47f0_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.729    10.065    L_reg/L_37ab47f0_remainder0_carry_i_20__1_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I4_O)        0.352    10.417 r  L_reg/L_37ab47f0_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.258    L_reg/L_37ab47f0_remainder0_carry_i_10__1_n_0
    SLICE_X45Y37         LUT4 (Prop_lut4_I1_O)        0.326    11.584 r  L_reg/L_37ab47f0_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.584    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X45Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.134 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.134    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.248 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.248    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry__0_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.582 f  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.979    13.561    L_reg/L_37ab47f0_remainder0_3[9]
    SLICE_X44Y38         LUT5 (Prop_lut5_I1_O)        0.303    13.864 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.641    15.505    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X40Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.629 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.131    16.760    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    16.884 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.782    17.666    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.150    17.816 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.984    18.800    L_reg/i__carry_i_20__4_n_0
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.354    19.154 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.802    19.956    L_reg/i__carry_i_11__3_n_0
    SLICE_X43Y35         LUT2 (Prop_lut2_I1_O)        0.332    20.288 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.620    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X42Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.140 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.140    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.257 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.257    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.496 f  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.393    22.889    L_reg/L_37ab47f0_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X43Y35         LUT5 (Prop_lut5_I1_O)        0.301    23.190 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.303    23.493    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.124    23.617 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.964    24.581    L_reg/i__carry_i_14__1_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.124    24.705 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.650    25.354    L_reg/i__carry_i_25__3_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I0_O)        0.124    25.478 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.034    26.513    L_reg/i__carry_i_20__3_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I2_O)        0.124    26.637 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.820    27.457    L_reg/i__carry_i_13__3_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.152    27.609 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.653    28.262    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X44Y32         LUT5 (Prop_lut5_I0_O)        0.332    28.594 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.594    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.144 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.144    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.258 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.258    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.571 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.813    30.383    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X43Y34         LUT6 (Prop_lut6_I0_O)        0.306    30.689 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.800    31.490    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124    31.614 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.816    32.430    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y34         LUT6 (Prop_lut6_I1_O)        0.124    32.554 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.796    33.350    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X46Y34         LUT6 (Prop_lut6_I5_O)        0.124    33.474 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.628    34.102    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y35         LUT3 (Prop_lut3_I0_O)        0.124    34.226 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.072    38.298    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    41.845 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.845    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.611ns  (logic 12.439ns (33.976%)  route 24.172ns (66.024%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=2 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=20, routed)          2.433     8.044    L_reg/M_sm_pac[4]
    SLICE_X42Y58         LUT5 (Prop_lut5_I3_O)        0.150     8.194 r  L_reg/L_37ab47f0_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.817     9.011    L_reg/L_37ab47f0_remainder0_carry_i_27_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I5_O)        0.348     9.359 f  L_reg/L_37ab47f0_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.048    10.407    L_reg/L_37ab47f0_remainder0_carry_i_13_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I1_O)        0.152    10.559 f  L_reg/L_37ab47f0_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.684    11.243    L_reg/L_37ab47f0_remainder0_carry_i_19_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I3_O)        0.374    11.617 r  L_reg/L_37ab47f0_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.801    12.417    L_reg/L_37ab47f0_remainder0_carry_i_10_n_0
    SLICE_X41Y59         LUT4 (Prop_lut4_I1_O)        0.328    12.745 r  L_reg/L_37ab47f0_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.745    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.295 r  aseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.295    aseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.517 r  aseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.009    14.526    L_reg/L_37ab47f0_remainder0[4]
    SLICE_X40Y59         LUT3 (Prop_lut3_I0_O)        0.327    14.853 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.818    15.672    L_reg/i__carry__1_i_14_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I4_O)        0.326    15.998 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.492    16.490    L_reg/i__carry__1_i_15_n_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I3_O)        0.150    16.640 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.020    17.660    L_reg/i__carry__1_i_9_n_0
    SLICE_X40Y58         LUT5 (Prop_lut5_I4_O)        0.354    18.014 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.851    18.865    L_reg/i__carry_i_19_n_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I0_O)        0.354    19.219 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.120    20.339    L_reg/i__carry_i_11_n_0
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.358    20.697 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.484    21.181    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X38Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    21.903 r  aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.903    aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.020 r  aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.020    aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.335 r  aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.952    23.287    L_reg/L_37ab47f0_remainder0_inferred__1/i__carry__2[3]
    SLICE_X38Y57         LUT5 (Prop_lut5_I0_O)        0.307    23.594 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.161    23.755    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X38Y57         LUT5 (Prop_lut5_I0_O)        0.124    23.879 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.027    24.905    aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y56         LUT2 (Prop_lut2_I0_O)        0.124    25.029 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.897    25.927    L_reg/i__carry_i_13_0
    SLICE_X36Y56         LUT5 (Prop_lut5_I0_O)        0.118    26.045 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.976    27.021    L_reg/i__carry_i_23_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I0_O)        0.326    27.347 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.012    28.359    L_reg/i__carry_i_13_n_0
    SLICE_X36Y54         LUT3 (Prop_lut3_I1_O)        0.150    28.509 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    29.211    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.326    29.537 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.537    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.087 r  aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.087    aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.326 r  aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    31.142    aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X36Y56         LUT6 (Prop_lut6_I4_O)        0.302    31.444 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    32.252    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I1_O)        0.124    32.376 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.797    33.173    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I1_O)        0.124    33.297 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    33.976    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I4_O)        0.124    34.100 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.829    34.929    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X42Y54         LUT4 (Prop_lut4_I1_O)        0.152    35.081 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.938    38.019    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.746    41.765 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.765    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.585ns  (logic 11.795ns (32.241%)  route 24.790ns (67.759%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.419     5.570 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.652     7.222    L_reg/M_sm_timer[9]
    SLICE_X45Y40         LUT3 (Prop_lut3_I1_O)        0.296     7.518 r  L_reg/L_37ab47f0_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.955     8.473    L_reg/L_37ab47f0_remainder0_carry_i_21__1_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.597 f  L_reg/L_37ab47f0_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.589     9.186    L_reg/L_37ab47f0_remainder0_carry_i_18__1_n_0
    SLICE_X44Y39         LUT3 (Prop_lut3_I1_O)        0.150     9.336 f  L_reg/L_37ab47f0_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.729    10.065    L_reg/L_37ab47f0_remainder0_carry_i_20__1_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I4_O)        0.352    10.417 r  L_reg/L_37ab47f0_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.258    L_reg/L_37ab47f0_remainder0_carry_i_10__1_n_0
    SLICE_X45Y37         LUT4 (Prop_lut4_I1_O)        0.326    11.584 r  L_reg/L_37ab47f0_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.584    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X45Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.134 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.134    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.248 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.248    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry__0_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.582 f  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.979    13.561    L_reg/L_37ab47f0_remainder0_3[9]
    SLICE_X44Y38         LUT5 (Prop_lut5_I1_O)        0.303    13.864 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.641    15.505    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X40Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.629 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.131    16.760    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    16.884 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.782    17.666    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.150    17.816 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.984    18.800    L_reg/i__carry_i_20__4_n_0
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.354    19.154 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.802    19.956    L_reg/i__carry_i_11__3_n_0
    SLICE_X43Y35         LUT2 (Prop_lut2_I1_O)        0.332    20.288 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.620    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X42Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.140 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.140    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.257 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.257    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.496 f  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.393    22.889    L_reg/L_37ab47f0_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X43Y35         LUT5 (Prop_lut5_I1_O)        0.301    23.190 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.303    23.493    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.124    23.617 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.964    24.581    L_reg/i__carry_i_14__1_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.124    24.705 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.650    25.354    L_reg/i__carry_i_25__3_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I0_O)        0.124    25.478 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.034    26.513    L_reg/i__carry_i_20__3_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I2_O)        0.124    26.637 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.820    27.457    L_reg/i__carry_i_13__3_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.152    27.609 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.653    28.262    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X44Y32         LUT5 (Prop_lut5_I0_O)        0.332    28.594 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.594    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.144 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.144    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.258 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.258    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.571 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.813    30.383    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X43Y34         LUT6 (Prop_lut6_I0_O)        0.306    30.689 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.800    31.490    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124    31.614 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.816    32.430    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y34         LUT6 (Prop_lut6_I1_O)        0.124    32.554 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.796    33.350    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X46Y34         LUT6 (Prop_lut6_I5_O)        0.124    33.474 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.682    34.156    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y35         LUT4 (Prop_lut4_I3_O)        0.148    34.304 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.649    37.953    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.783    41.737 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.737    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.537ns  (logic 12.415ns (33.980%)  route 24.121ns (66.020%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=20, routed)          2.433     8.044    L_reg/M_sm_pac[4]
    SLICE_X42Y58         LUT5 (Prop_lut5_I3_O)        0.150     8.194 r  L_reg/L_37ab47f0_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.817     9.011    L_reg/L_37ab47f0_remainder0_carry_i_27_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I5_O)        0.348     9.359 f  L_reg/L_37ab47f0_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.048    10.407    L_reg/L_37ab47f0_remainder0_carry_i_13_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I1_O)        0.152    10.559 f  L_reg/L_37ab47f0_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.684    11.243    L_reg/L_37ab47f0_remainder0_carry_i_19_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I3_O)        0.374    11.617 r  L_reg/L_37ab47f0_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.801    12.417    L_reg/L_37ab47f0_remainder0_carry_i_10_n_0
    SLICE_X41Y59         LUT4 (Prop_lut4_I1_O)        0.328    12.745 r  L_reg/L_37ab47f0_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.745    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.295 r  aseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.295    aseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.517 r  aseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.009    14.526    L_reg/L_37ab47f0_remainder0[4]
    SLICE_X40Y59         LUT3 (Prop_lut3_I0_O)        0.327    14.853 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.818    15.672    L_reg/i__carry__1_i_14_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I4_O)        0.326    15.998 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.492    16.490    L_reg/i__carry__1_i_15_n_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I3_O)        0.150    16.640 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.020    17.660    L_reg/i__carry__1_i_9_n_0
    SLICE_X40Y58         LUT5 (Prop_lut5_I4_O)        0.354    18.014 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.851    18.865    L_reg/i__carry_i_19_n_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I0_O)        0.354    19.219 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.120    20.339    L_reg/i__carry_i_11_n_0
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.358    20.697 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.484    21.181    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X38Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    21.903 r  aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.903    aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.020 r  aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.020    aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.335 r  aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.952    23.287    L_reg/L_37ab47f0_remainder0_inferred__1/i__carry__2[3]
    SLICE_X38Y57         LUT5 (Prop_lut5_I0_O)        0.307    23.594 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.161    23.755    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X38Y57         LUT5 (Prop_lut5_I0_O)        0.124    23.879 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.027    24.905    aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y56         LUT2 (Prop_lut2_I0_O)        0.124    25.029 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.897    25.927    L_reg/i__carry_i_13_0
    SLICE_X36Y56         LUT5 (Prop_lut5_I0_O)        0.118    26.045 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.976    27.021    L_reg/i__carry_i_23_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I0_O)        0.326    27.347 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.012    28.359    L_reg/i__carry_i_13_n_0
    SLICE_X36Y54         LUT3 (Prop_lut3_I1_O)        0.150    28.509 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    29.211    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.326    29.537 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.537    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.087 r  aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.087    aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.326 r  aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    31.142    aseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X36Y56         LUT6 (Prop_lut6_I4_O)        0.302    31.444 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    32.252    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I1_O)        0.124    32.376 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.584    32.960    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I2_O)        0.124    33.084 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.820    33.904    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I5_O)        0.124    34.028 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.831    34.859    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X42Y54         LUT4 (Prop_lut4_I0_O)        0.146    35.005 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.958    37.963    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.728    41.691 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.691    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.522ns  (logic 11.514ns (31.525%)  route 25.008ns (68.475%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.419     5.570 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.652     7.222    L_reg/M_sm_timer[9]
    SLICE_X45Y40         LUT3 (Prop_lut3_I1_O)        0.296     7.518 r  L_reg/L_37ab47f0_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.955     8.473    L_reg/L_37ab47f0_remainder0_carry_i_21__1_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.597 f  L_reg/L_37ab47f0_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.589     9.186    L_reg/L_37ab47f0_remainder0_carry_i_18__1_n_0
    SLICE_X44Y39         LUT3 (Prop_lut3_I1_O)        0.150     9.336 f  L_reg/L_37ab47f0_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.729    10.065    L_reg/L_37ab47f0_remainder0_carry_i_20__1_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I4_O)        0.352    10.417 r  L_reg/L_37ab47f0_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.258    L_reg/L_37ab47f0_remainder0_carry_i_10__1_n_0
    SLICE_X45Y37         LUT4 (Prop_lut4_I1_O)        0.326    11.584 r  L_reg/L_37ab47f0_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.584    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X45Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.134 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.134    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.248 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.248    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry__0_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.582 f  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.979    13.561    L_reg/L_37ab47f0_remainder0_3[9]
    SLICE_X44Y38         LUT5 (Prop_lut5_I1_O)        0.303    13.864 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.641    15.505    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X40Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.629 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.131    16.760    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    16.884 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.782    17.666    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.150    17.816 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.984    18.800    L_reg/i__carry_i_20__4_n_0
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.354    19.154 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.802    19.956    L_reg/i__carry_i_11__3_n_0
    SLICE_X43Y35         LUT2 (Prop_lut2_I1_O)        0.332    20.288 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.620    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X42Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.140 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.140    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.257 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.257    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.496 f  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.393    22.889    L_reg/L_37ab47f0_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X43Y35         LUT5 (Prop_lut5_I1_O)        0.301    23.190 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.303    23.493    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.124    23.617 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.964    24.581    L_reg/i__carry_i_14__1_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.124    24.705 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.650    25.354    L_reg/i__carry_i_25__3_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I0_O)        0.124    25.478 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.034    26.513    L_reg/i__carry_i_20__3_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I2_O)        0.124    26.637 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.820    27.457    L_reg/i__carry_i_13__3_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.152    27.609 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.653    28.262    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X44Y32         LUT5 (Prop_lut5_I0_O)        0.332    28.594 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.594    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.144 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.144    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.258 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.258    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.571 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.813    30.383    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X43Y34         LUT6 (Prop_lut6_I0_O)        0.306    30.689 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.800    31.490    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124    31.614 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.816    32.430    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y34         LUT6 (Prop_lut6_I1_O)        0.124    32.554 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.796    33.350    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X46Y34         LUT6 (Prop_lut6_I5_O)        0.124    33.474 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.680    34.154    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y35         LUT4 (Prop_lut4_I0_O)        0.124    34.278 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.870    38.148    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    41.674 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.674    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.422ns  (logic 11.747ns (32.252%)  route 24.675ns (67.748%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.419     5.570 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.652     7.222    L_reg/M_sm_timer[9]
    SLICE_X45Y40         LUT3 (Prop_lut3_I1_O)        0.296     7.518 r  L_reg/L_37ab47f0_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.955     8.473    L_reg/L_37ab47f0_remainder0_carry_i_21__1_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.597 f  L_reg/L_37ab47f0_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.589     9.186    L_reg/L_37ab47f0_remainder0_carry_i_18__1_n_0
    SLICE_X44Y39         LUT3 (Prop_lut3_I1_O)        0.150     9.336 f  L_reg/L_37ab47f0_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.729    10.065    L_reg/L_37ab47f0_remainder0_carry_i_20__1_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I4_O)        0.352    10.417 r  L_reg/L_37ab47f0_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.258    L_reg/L_37ab47f0_remainder0_carry_i_10__1_n_0
    SLICE_X45Y37         LUT4 (Prop_lut4_I1_O)        0.326    11.584 r  L_reg/L_37ab47f0_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.584    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X45Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.134 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.134    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.248 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.248    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry__0_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.582 f  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.979    13.561    L_reg/L_37ab47f0_remainder0_3[9]
    SLICE_X44Y38         LUT5 (Prop_lut5_I1_O)        0.303    13.864 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.641    15.505    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X40Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.629 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.131    16.760    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    16.884 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.782    17.666    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.150    17.816 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.984    18.800    L_reg/i__carry_i_20__4_n_0
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.354    19.154 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.802    19.956    L_reg/i__carry_i_11__3_n_0
    SLICE_X43Y35         LUT2 (Prop_lut2_I1_O)        0.332    20.288 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.620    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X42Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.140 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.140    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.257 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.257    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.496 f  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.393    22.889    L_reg/L_37ab47f0_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X43Y35         LUT5 (Prop_lut5_I1_O)        0.301    23.190 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.303    23.493    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.124    23.617 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.964    24.581    L_reg/i__carry_i_14__1_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.124    24.705 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.650    25.354    L_reg/i__carry_i_25__3_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I0_O)        0.124    25.478 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.034    26.513    L_reg/i__carry_i_20__3_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I2_O)        0.124    26.637 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.820    27.457    L_reg/i__carry_i_13__3_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.152    27.609 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.653    28.262    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X44Y32         LUT5 (Prop_lut5_I0_O)        0.332    28.594 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.594    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.144 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.144    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.258 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.258    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.571 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.813    30.383    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X43Y34         LUT6 (Prop_lut6_I0_O)        0.306    30.689 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.800    31.490    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124    31.614 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.816    32.430    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y34         LUT6 (Prop_lut6_I1_O)        0.124    32.554 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.796    33.350    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X46Y34         LUT6 (Prop_lut6_I5_O)        0.124    33.474 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.817    34.291    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y35         LUT4 (Prop_lut4_I3_O)        0.153    34.444 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.399    37.843    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.730    41.573 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.573    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.382ns  (logic 11.562ns (31.779%)  route 24.820ns (68.221%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.419     5.570 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.652     7.222    L_reg/M_sm_timer[9]
    SLICE_X45Y40         LUT3 (Prop_lut3_I1_O)        0.296     7.518 r  L_reg/L_37ab47f0_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.955     8.473    L_reg/L_37ab47f0_remainder0_carry_i_21__1_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.597 f  L_reg/L_37ab47f0_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.589     9.186    L_reg/L_37ab47f0_remainder0_carry_i_18__1_n_0
    SLICE_X44Y39         LUT3 (Prop_lut3_I1_O)        0.150     9.336 f  L_reg/L_37ab47f0_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.729    10.065    L_reg/L_37ab47f0_remainder0_carry_i_20__1_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I4_O)        0.352    10.417 r  L_reg/L_37ab47f0_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    11.258    L_reg/L_37ab47f0_remainder0_carry_i_10__1_n_0
    SLICE_X45Y37         LUT4 (Prop_lut4_I1_O)        0.326    11.584 r  L_reg/L_37ab47f0_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.584    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X45Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.134 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.134    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.248 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.248    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry__0_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.582 f  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.979    13.561    L_reg/L_37ab47f0_remainder0_3[9]
    SLICE_X44Y38         LUT5 (Prop_lut5_I1_O)        0.303    13.864 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.641    15.505    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X40Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.629 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.131    16.760    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    16.884 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.782    17.666    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.150    17.816 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.984    18.800    L_reg/i__carry_i_20__4_n_0
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.354    19.154 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.802    19.956    L_reg/i__carry_i_11__3_n_0
    SLICE_X43Y35         LUT2 (Prop_lut2_I1_O)        0.332    20.288 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.620    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X42Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.140 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.140    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.257 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.257    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.496 f  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.393    22.889    L_reg/L_37ab47f0_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X43Y35         LUT5 (Prop_lut5_I1_O)        0.301    23.190 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.303    23.493    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.124    23.617 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.964    24.581    L_reg/i__carry_i_14__1_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.124    24.705 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.650    25.354    L_reg/i__carry_i_25__3_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I0_O)        0.124    25.478 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.034    26.513    L_reg/i__carry_i_20__3_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I2_O)        0.124    26.637 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.820    27.457    L_reg/i__carry_i_13__3_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.152    27.609 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.653    28.262    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X44Y32         LUT5 (Prop_lut5_I0_O)        0.332    28.594 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.594    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.144 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.144    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.258 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.258    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.571 r  timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.813    30.383    timerseg_driver/decimal_renderer/L_37ab47f0_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X43Y34         LUT6 (Prop_lut6_I0_O)        0.306    30.689 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.800    31.490    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124    31.614 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.816    32.430    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y34         LUT6 (Prop_lut6_I1_O)        0.124    32.554 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.796    33.350    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X46Y34         LUT6 (Prop_lut6_I5_O)        0.124    33.474 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.682    34.156    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y35         LUT4 (Prop_lut4_I2_O)        0.124    34.280 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.680    37.959    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    41.533 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.533    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.743ns  (logic 1.373ns (78.769%)  route 0.370ns (21.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.593     1.537    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y54         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.678 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.370     2.048    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.280 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.280    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     2.008    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.284 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.284    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.367ns (75.358%)  route 0.447ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.447     2.124    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.349 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.349    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     2.098    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.379 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_2132495769[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 1.415ns (73.187%)  route 0.519ns (26.813%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.592     1.536    forLoop_idx_0_2132495769[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  forLoop_idx_0_2132495769[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_2132495769[1].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.068     1.745    forLoop_idx_0_2132495769[1].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X62Y59         LUT6 (Prop_lut6_I4_O)        0.045     1.790 r  forLoop_idx_0_2132495769[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.450     2.240    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.470 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.470    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_2132495769[0].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.444ns (73.967%)  route 0.508ns (26.033%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.593     1.537    forLoop_idx_0_2132495769[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_2132495769[0].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  forLoop_idx_0_2132495769[0].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.157     1.858    forLoop_idx_0_2132495769[0].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X65Y57         LUT6 (Prop_lut6_I4_O)        0.045     1.903 r  forLoop_idx_0_2132495769[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=7, routed)           0.351     2.254    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.488 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.488    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 1.383ns (67.637%)  route 0.662ns (32.363%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.567     1.511    display/clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.662     2.313    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.556 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.556    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.057ns  (logic 1.386ns (67.356%)  route 0.672ns (32.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.567     1.511    display/clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.672     2.323    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.568 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.568    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.369ns (63.907%)  route 0.773ns (36.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.567     1.511    display/clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.773     2.425    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.652 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.652    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_6104655[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.590ns  (logic 1.625ns (35.401%)  route 2.965ns (64.599%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.492     3.993    forLoop_idx_0_6104655[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.124     4.117 r  forLoop_idx_0_6104655[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.473     4.590    forLoop_idx_0_6104655[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_6104655[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.507     4.911    forLoop_idx_0_6104655[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_6104655[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_6104655[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.257ns  (logic 1.615ns (37.939%)  route 2.642ns (62.061%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.170     3.661    forLoop_idx_0_6104655[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.785 r  forLoop_idx_0_6104655[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.472     4.257    forLoop_idx_0_6104655[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_6104655[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.507     4.911    forLoop_idx_0_6104655[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_6104655[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.254ns  (logic 1.628ns (38.266%)  route 2.626ns (61.734%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.871     3.375    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.499 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.755     4.254    reset_cond/M_reset_cond_in
    SLICE_X62Y54         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y54         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.250ns  (logic 1.628ns (38.305%)  route 2.622ns (61.695%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.871     3.375    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.499 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.751     4.250    reset_cond/M_reset_cond_in
    SLICE_X63Y54         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y54         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.250ns  (logic 1.628ns (38.305%)  route 2.622ns (61.695%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.871     3.375    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.499 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.751     4.250    reset_cond/M_reset_cond_in
    SLICE_X63Y54         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y54         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.250ns  (logic 1.628ns (38.305%)  route 2.622ns (61.695%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.871     3.375    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.499 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.751     4.250    reset_cond/M_reset_cond_in
    SLICE_X63Y54         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y54         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.250ns  (logic 1.628ns (38.305%)  route 2.622ns (61.695%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.871     3.375    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.499 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.751     4.250    reset_cond/M_reset_cond_in
    SLICE_X63Y54         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y54         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_6104655[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.014ns  (logic 1.619ns (40.330%)  route 2.395ns (59.670%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.899     3.394    forLoop_idx_0_6104655[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.518 r  forLoop_idx_0_6104655[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.496     4.014    forLoop_idx_0_6104655[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X52Y64         SRLC32E                                      r  forLoop_idx_0_6104655[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.437     4.841    forLoop_idx_0_6104655[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X52Y64         SRLC32E                                      r  forLoop_idx_0_6104655[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_6104655[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.935ns  (logic 1.617ns (41.107%)  route 2.317ns (58.893%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.702     3.195    forLoop_idx_0_6104655[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.319 r  forLoop_idx_0_6104655[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.615     3.935    forLoop_idx_0_6104655[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X56Y61         SRLC32E                                      r  forLoop_idx_0_6104655[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.440     4.844    forLoop_idx_0_6104655[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y61         SRLC32E                                      r  forLoop_idx_0_6104655[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2132495769[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.779ns  (logic 1.611ns (42.626%)  route 2.168ns (57.374%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.553     3.040    forLoop_idx_0_2132495769[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.164 r  forLoop_idx_0_2132495769[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.615     3.779    forLoop_idx_0_2132495769[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_2132495769[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.507     4.911    forLoop_idx_0_2132495769[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_2132495769[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_2132495769[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.307ns (30.588%)  route 0.697ns (69.412%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.473     0.735    forLoop_idx_0_2132495769[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.780 r  forLoop_idx_0_2132495769[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.224     1.004    forLoop_idx_0_2132495769[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_2132495769[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.861     2.051    forLoop_idx_0_2132495769[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_2132495769[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.006ns  (logic 0.311ns (30.915%)  route 0.695ns (69.085%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.586     0.852    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.897 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.109     1.006    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y67         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.855     2.045    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y67         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2132495769[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.300ns (26.781%)  route 0.819ns (73.219%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.596     0.851    forLoop_idx_0_2132495769[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.896 r  forLoop_idx_0_2132495769[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.223     1.119    forLoop_idx_0_2132495769[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_2132495769[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.861     2.051    forLoop_idx_0_2132495769[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_2132495769[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_6104655[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.306ns (24.443%)  route 0.946ns (75.557%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.723     0.984    forLoop_idx_0_6104655[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.029 r  forLoop_idx_0_6104655[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.223     1.252    forLoop_idx_0_6104655[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X56Y61         SRLC32E                                      r  forLoop_idx_0_6104655[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.832     2.022    forLoop_idx_0_6104655[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y61         SRLC32E                                      r  forLoop_idx_0_6104655[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_6104655[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.307ns (24.083%)  route 0.969ns (75.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.801     1.063    forLoop_idx_0_6104655[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.108 r  forLoop_idx_0_6104655[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.168     1.276    forLoop_idx_0_6104655[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X52Y64         SRLC32E                                      r  forLoop_idx_0_6104655[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.829     2.019    forLoop_idx_0_6104655[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X52Y64         SRLC32E                                      r  forLoop_idx_0_6104655[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.316ns (23.382%)  route 1.037ns (76.618%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.743     1.014    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.059 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.294     1.353    reset_cond/M_reset_cond_in
    SLICE_X63Y54         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y54         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.316ns (23.382%)  route 1.037ns (76.618%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.743     1.014    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.059 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.294     1.353    reset_cond/M_reset_cond_in
    SLICE_X63Y54         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y54         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.316ns (23.382%)  route 1.037ns (76.618%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.743     1.014    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.059 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.294     1.353    reset_cond/M_reset_cond_in
    SLICE_X63Y54         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y54         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.316ns (23.382%)  route 1.037ns (76.618%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.743     1.014    reset_cond/butt_reset_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.059 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.294     1.353    reset_cond/M_reset_cond_in
    SLICE_X63Y54         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y54         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_6104655[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.354ns  (logic 0.304ns (22.421%)  route 1.051ns (77.579%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.877     1.135    forLoop_idx_0_6104655[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.180 r  forLoop_idx_0_6104655[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.174     1.354    forLoop_idx_0_6104655[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_6104655[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.861     2.051    forLoop_idx_0_6104655[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_6104655[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





