
/var/folders/km/s_tzntf16nzg5bdh5n6g6lz40000gn/T/build8681214583201264924.tmp/V0p2_Main.cpp.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000128  00800100  00007bb8  00007c4c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00007bb8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000033e  00800228  00800228  00007d74  2**0
                  ALLOC
  3 .debug_aranges 000011e8  00000000  00000000  00007d74  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000032f6  00000000  00000000  00008f5c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0001b24f  00000000  00000000  0000c252  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00005c99  00000000  00000000  000274a1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00013505  00000000  00000000  0002d13a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00002010  00000000  00000000  00040640  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00008493  00000000  00000000  00042650  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000a52a  00000000  00000000  0004aae3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macinfo 000c3eb5  00000000  00000000  0005500d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000013d8  00000000  00000000  00118ec2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
    // If multiple valves are controlled then is this true only if all are at least partially open.
    // Used to help avoid running boiler pump against closed valves.
    // Must not be true while (re)calibrating.
    // The default is to use the check the current computed position
    // against the minimum open percentage.
    virtual bool isControlledValveReallyOpen() const { return(isCalibrated() && (value >= getMinPercentOpen())); }
       0:	0c 94 8a 02 	jmp	0x514	; 0x514 <__ctors_end>
#endif


// True if FHT8V valve is believed to be open under instruction from this system; false if not in sync.
static bool FHT8V_isValveOpen;
bool getFHT8V_isValveOpen() { return(syncedWithFHT8V && FHT8V_isValveOpen); }
       4:	0c 94 b2 02 	jmp	0x564	; 0x564 <__bad_interrupt>
  }

// Returns true iff if a valid key for our subset of JSON.
// Rejects keys containing " or \ or any chars outside the range [32,126]
// to avoid having to escape anything.
bool isValidKey(const SimpleStatsKey key)
       8:	0c 94 b2 02 	jmp	0x564	; 0x564 <__bad_interrupt>
// For comparator use examples see:
//   * http://forum.arduino.cc/index.php?topic=165744.0
//   * http://forum.arduino.cc/index.php?topic=17450.0
//   * http://www.avr-tutorials.com/comparator/utilizing-avr-analog-comparator-aco
//   * http://winavr.scienceprog.com/avr-gcc-tutorial/avr-comparator-c-programming-example.html
bool analogueVsBandgapRead(const uint8_t aiNumber, const bool napToSettle)
       c:	0c 94 b2 02 	jmp	0x564	; 0x564 <__bad_interrupt>
            // may be mandatory for some radio types, else can be NULL.
            // This pre-configuration data depends entirely on the radio implementation,
            // but could for example be a minimal set of register number/values pairs in ROM.
            // This routine must not lock up if radio is not actually available/fitted.
            // Defaults to do nothing.
            virtual void preinit(const void *preconfig) { }
      10:	0c 94 b2 02 	jmp	0x564	; 0x564 <__bad_interrupt>
uint_least8_t getHoursLT() { return(getMinutesSinceMidnightLT() / 60); }

// Get whole days since the start of 2000/01/01 (ie the midnight between 1999 and 2000), local time.
// This will roll in about 2179, by which time I will not care.
// Thread-safe and ISR-safe.
uint_least16_t getDaysSince1999LT()
      14:	0c 94 0d 08 	jmp	0x101a	; 0x101a <__vector_5>
  }

// Returns true if any simple schedule is set, false otherwise.
// This implementation just checks for any valid schedule 'on' time.
// In unit-test override mode is true for soon/now, false for off.
bool isAnySimpleScheduleSet()
      18:	0c 94 ce 1c 	jmp	0x399c	; 0x399c <__vector_6>
  Serial.print(m);
  Serial.print(':'); Serial.print(s);
  Serial.print(':'); Serial.print(ss);
  _flush();
  if(neededWaking) { powerDownSerial(); }
  }
      1c:	0c 94 b2 02 	jmp	0x564	; 0x564 <__bad_interrupt>
  public:
    // Return last value fetched by read(); undefined before first read().
    // Usually fast.
    // Often likely to be thread-safe or usable within ISRs (Interrupt Service Routines),
    // BUT READ IMPLEMENTATION DOCUMENTATION BEFORE TREATING AS thread/ISR-safe.
    virtual uint8_t get() const { return(value); }
      20:	0c 94 b2 02 	jmp	0x564	; 0x564 <__bad_interrupt>
  // set address of targeted slave
  txAddress = address;
  // reset tx buffer iterator vars
  txBufferIndex = 0;
  txBufferLength = 0;
}
      24:	0c 94 9e 1c 	jmp	0x393c	; 0x393c <__vector_9>
 */
void twi_setAddress(uint8_t address)
{
  // set twi slave address (skip over TWGCE bit)
  TWAR = address << 1;
}
      28:	0c 94 b2 02 	jmp	0x564	; 0x564 <__bad_interrupt>

	SREG = oldSREG;
}

int digitalRead(uint8_t pin)
{
      2c:	0c 94 b2 02 	jmp	0x564	; 0x564 <__bad_interrupt>

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *ucsrc, volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
      30:	0c 94 b2 02 	jmp	0x564	; 0x564 <__bad_interrupt>
  free(ptr);
}

int __cxa_guard_acquire(__guard *g) {return !*(char *)(g);};
void __cxa_guard_release (__guard *g) {*(char *)g = 1;};
void __cxa_guard_abort (__guard *) {}; 
      34:	0c 94 b2 02 	jmp	0x564	; 0x564 <__bad_interrupt>
  size_t n = print(ifsh);
  n += println();
  return n;
}

size_t Print::print(const Printable& x)
      38:	0c 94 b2 02 	jmp	0x564	; 0x564 <__bad_interrupt>
	timer0_millis = m;
	timer0_overflow_count++;
}

unsigned long millis()
{
      3c:	0c 94 b2 02 	jmp	0x564	; 0x564 <__bad_interrupt>
      40:	0c 94 39 3c 	jmp	0x7872	; 0x7872 <__vector_16>
      44:	0c 94 b2 02 	jmp	0x564	; 0x564 <__bad_interrupt>
      48:	0c 94 1e 38 	jmp	0x703c	; 0x703c <__vector_18>
      4c:	0c 94 6c 38 	jmp	0x70d8	; 0x70d8 <__vector_19>
      50:	0c 94 b2 02 	jmp	0x564	; 0x564 <__bad_interrupt>
      54:	0c 94 87 1d 	jmp	0x3b0e	; 0x3b0e <__vector_21>
      58:	0c 94 b2 02 	jmp	0x564	; 0x564 <__bad_interrupt>
      5c:	0c 94 b2 02 	jmp	0x564	; 0x564 <__bad_interrupt>
      60:	0c 94 b7 35 	jmp	0x6b6e	; 0x6b6e <__vector_24>
      64:	0c 94 b2 02 	jmp	0x564	; 0x564 <__bad_interrupt>

00000068 <loopOpenTRV()::__c>:
      68:	21 45 52 52 4f 52 3a 20 6c 6f 6f 70 20 6f 76 65     !ERROR: loop ove
      78:	72 72 75 6e 00                                      rrun.

0000007d <loopOpenTRV()::__c>:
      7d:	42 6f 69 6c 65 72 20 6f 6e 2c 20 73 3a 20 00        Boiler on, s: .

0000008c <loopOpenTRV()::__c>:
      8c:	3f 6e 65 61 72 20 6f 76 65 72 72 75 6e 00           ?near overrun.

0000009a <loopOpenTRV()::__c>:
      9a:	3f 44 52 4f 50 50 45 44 20 73 74 61 74 73 3a 20     ?DROPPED stats: 
	...

000000ab <loopOpenTRV()::__c>:
      ab:	52 43 66 48 30 00                                   RCfH0.

000000b1 <loopOpenTRV()::__c>:
      b1:	52 43 66 48 31 00                                   RCfH1.

000000b7 <loopOpenTRV()::__c>:
      b7:	21 52 58 65 72 72 20 46 00                          !RXerr F.

000000c0 <loopOpenTRV()::__c>:
      c0:	43 66 48 20 00                                      CfH .

000000c5 <loopOpenTRV()::__c>:
      c5:	3b 4f 00                                            ;O.

000000c8 <loopOpenTRV()::__c>:
      c8:	3b 4c 00                                            ;L.

000000cb <loopOpenTRV()::__c>:
      cb:	3b 50 00                                            ;P.

000000ce <loopOpenTRV()::__c>:
      ce:	3b 54 00                                            ;T.

000000d1 <bareStatsTX(bool, bool, bool)::__c>:
      d1:	4a 53 4f 4e 20 67 65 6e 20 65 72 72 21 00           JSON gen err!.

000000df <FHT8V_RFM22_Reg_Values>:
      df:	06 00 08 00 30 00 33 06 34 08 35 10 36 aa 37 cc     ....0.3.4.5.6.7.
      ef:	38 cc 39 cc 6d 0b 6e 28 6f f5 70 20 71 21 72 20     8.9.m.n(o.p q!r 
      ff:	73 00 74 00 75 73 76 64 77 00 79 23 7a 01 1c c1     s.t.usvdw.y#z...
     10f:	1d 40 1e 0a 1f 03 20 96 21 00 22 da 23 74 24 00     .@.... .!.".#t$.
     11f:	25 dc 2a 24 2c 28 2d fa 2e 29 69 60 ff ff           %.*$,(-..)i`..

0000012d <FHT8VPollSyncAndTX_Next(bool)::__c>:
     12d:	46 48 54 38 56 20 54 58 00                          FHT8V TX.

00000136 <doSync(bool)::__c>:
     136:	46 48 54 38 56 20 53 59 4e 43 20 46 49 4e 41 4c     FHT8V SYNC FINAL
	...

00000147 <doSync(bool)::__c>:
     147:	46 48 54 38 56 20 53 59 4e 43 2e 2e 2e 00           FHT8V SYNC....

00000155 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)::__c>:
     155:	22 2b 22 3a 00                                      "+":.

0000015a <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)::__c>:
     15a:	22 40 22 3a 22 00                                   "@":".

00000160 <SimpleStatsRotationBase::put(char const*, int)::__c>:
     160:	54 6f 6f 20 6d 61 6e 79 20 6b 65 79 73 3a 20 00     Too many keys: .

00000170 <ensureIDCreated(bool)::__c>:
     170:	20 2e 2e 2e 20 00                                    ... .

00000176 <ensureIDCreated(bool)::__c>:
     176:	49 6e 76 61 6c 69 64 20 62 79 74 65 20 00           Invalid byte .

00000184 <ensureIDCreated(bool)::__c>:
     184:	53 65 74 74 69 6e 67 20 49 44 20 62 79 74 65 20     Setting ID byte 
	...

00000195 <RFM22CheckConnected()::__c>:
     195:	52 46 4d 32 32 20 62 61 64 00                       RFM22 bad.

0000019f <pollCLI(unsigned char)::__c>:
     19f:	4f 4b 00                                            OK.

000001a2 <pollCLI(unsigned char)::__c>:
     1a2:	4e 6f 74 20 66 69 6e 69 73 68 65 64 2e 00           Not finished..

000001b0 <pollCLI(unsigned char)::__c>:
     1b0:	5a 61 70 70 65 64 2e 00                             Zapped..

000001b8 <pollCLI(unsigned char)::__c>:
     1b8:	4f 76 65 72 72 75 6e 73 3a 20 00                    Overruns: .

000001c3 <pollCLI(unsigned char)::__c>:
     1c3:	52 65 73 65 74 73 3a 20 00                          Resets: .

000001cc <pollCLI(unsigned char)::__c>:
     1cc:	68 6f 6c 73 00                                      hols.

000001d1 <pollCLI(unsigned char)::__c>:
     1d1:	6c 61 73 74 00                                      last.

000001d6 <pollCLI(unsigned char)::__c>:
     1d6:	73 6d 6f 6f 74 68 65 64 00                          smoothed.

000001df <pollCLI(unsigned char)::__c>:
     1df:	52 48 25 00                                         RH%.

000001e3 <pollCLI(unsigned char)::__c>:
     1e3:	6f 63 63 25 00                                      occ%.

000001e8 <pollCLI(unsigned char)::__c>:
     1e8:	61 6d 62 6c 00                                      ambl.

000001ed <pollCLI(unsigned char)::__c>:
     1ed:	3f 20 66 6f 72 20 43 4c 49 20 68 65 6c 70 00        ? for CLI help.

000001fc <dumpCLIUsage(unsigned char)::__c>:
     1fc:	5a 61 70 20 73 74 61 74 73 00                       Zap stats.

00000206 <dumpCLIUsage(unsigned char)::__c>:
     206:	58 6d 69 74 20 73 65 63 75 72 69 74 79 20 6c 65     Xmit security le
     216:	76 65 6c 3b 20 30 20 61 6c 77 61 79 73 2c 20 32     vel; 0 always, 2
     226:	35 35 20 6e 65 76 65 72 00                          55 never.

0000022f <dumpCLIUsage(unsigned char)::__c>:
     22f:	57 61 72 6d 00                                      Warm.

00000234 <dumpCLIUsage(unsigned char)::__c>:
     234:	73 79 73 20 56 65 72 73 69 6f 6e 00                 sys Version.

00000240 <dumpCLIUsage(unsigned char)::__c>:
     240:	73 65 74 20 32 34 68 20 54 69 6d 65 00              set 24h Time.

0000024d <dumpCLIUsage(unsigned char)::__c>:
     24d:	54 20 48 48 20 4d 4d 00                             T HH MM.

00000255 <dumpCLIUsage(unsigned char)::__c>:
     255:	73 68 6f 77 20 53 74 61 74 75 73 00                 show Status.

00000261 <dumpCLIUsage(unsigned char)::__c>:
     261:	51 75 69 63 6b 20 48 65 61 74 00                    Quick Heat.

0000026c <dumpCLIUsage(unsigned char)::__c>:
     26c:	72 65 73 65 74 20 4f 70 65 6e 20 25 00              reset Open %.

00000279 <dumpCLIUsage(unsigned char)::__c>:
     279:	6d 69 6e 20 25 20 66 6f 72 20 76 61 6c 76 65 20     min % for valve 
     289:	74 6f 20 62 65 20 4f 70 65 6e 00                    to be Open.

00000294 <dumpCLIUsage(unsigned char)::__c>:
     294:	4f 20 50 50 00                                      O PP.

00000299 <dumpCLIUsage(unsigned char)::__c>:
     299:	50 72 6f 67 72 61 6d 3a 20 77 61 72 6d 20 64 61     Program: warm da
     2a9:	69 6c 79 20 73 74 61 72 74 69 6e 67 20 61 74 20     ily starting at 
     2b9:	48 48 20 4d 4d 20 73 63 68 65 64 75 6c 65 20 53     HH MM schedule S
	...

000002ca <dumpCLIUsage(unsigned char)::__c>:
     2ca:	50 20 48 48 20 4d 4d 20 53 00                       P HH MM S.

000002d4 <dumpCLIUsage(unsigned char)::__c>:
     2d4:	4c 65 61 72 6e 20 64 61 69 6c 79 20 77 61 72 6d     Learn daily warm
     2e4:	20 6e 6f 77 2c 20 63 6c 65 61 72 20 69 66 20 69      now, clear if i
     2f4:	6e 20 66 72 6f 73 74 20 6d 6f 64 65 2c 20 73 63     n frost mode, sc
     304:	68 65 64 75 6c 65 20 53 00                          hedule S.

0000030d <dumpCLIUsage(unsigned char)::__c>:
     30d:	4c 20 53 00                                         L S.

00000311 <dumpCLIUsage(unsigned char)::__c>:
     311:	6e 65 77 20 49 44 00                                new ID.

00000318 <dumpCLIUsage(unsigned char)::__c>:
     318:	63 6c 65 61 72 20 48 6f 75 73 65 20 63 6f 64 65     clear House code
     328:	73 00                                               s.

0000032a <dumpCLIUsage(unsigned char)::__c>:
     32a:	73 65 74 20 46 48 54 38 56 20 48 6f 75 73 65 20     set FHT8V House 
     33a:	63 6f 64 65 73 20 31 26 32 00                       codes 1&2.

00000344 <dumpCLIUsage(unsigned char)::__c>:
     344:	48 20 48 31 20 48 32 00                             H H1 H2.

0000034c <dumpCLIUsage(unsigned char)::__c>:
     34c:	46 72 6f 73 74 00                                   Frost.

00000352 <dumpCLIUsage(unsigned char)::__c>:
     352:	45 78 69 74 20 43 4c 49 00                          Exit CLI.

0000035b <dumpCLIUsage(unsigned char)::__c>:
     35b:	44 75 6d 70 20 73 74 61 74 73 20 73 65 74 20 4e     Dump stats set N
	...

0000036c <dumpCLIUsage(unsigned char)::__c>:
     36c:	44 20 4e 00                                         D N.

00000370 <dumpCLIUsage(unsigned char)::__c>:
     370:	43 65 6e 74 72 61 6c 20 68 75 62 20 3e 3d 4d 20     Central hub >=M 
     380:	6d 69 6e 73 20 6f 6e 2c 20 30 20 6f 66 66 00        mins on, 0 off.

0000038f <dumpCLIUsage(unsigned char)::__c>:
     38f:	43 20 4d 00                                         C M.

00000393 <dumpCLIUsage(unsigned char)::__c>:
     393:	74 68 69 73 20 68 65 6c 70 00                       this help.

0000039d <InvalidIgnored()::__c>:
     39d:	49 6e 76 61 6c 69 64 2c 20 69 67 6e 6f 72 65 64     Invalid, ignored
     3ad:	2e 00                                               ..

000003af <serialStatusReport()::__c>:
     3af:	3b 4d 00                                            ;M.

000003b2 <serialStatusReport()::__c>:
     3b2:	3b 48 43 00                                         ;HC.

000003b6 <serialStatusReport()::__c>:
     3b6:	3b 58 00                                            ;X.

000003b9 <setup::__c>:
     3b9:	3f 20 61 74 20 43 4c 49 20 70 72 6f 6d 70 74 20     ? at CLI prompt 
     3c9:	66 6f 72 20 68 65 6c 70 00                          for help.

000003d2 <setup::__c>:
     3d2:	21 42 61 64 20 49 44 3a 20 63 61 6e 27 74 20 72     !Bad ID: can't r
     3e2:	65 73 65 74 00                                      eset.

000003e7 <setup::__c>:
     3e7:	6d 56 00                                            mV.

000003ea <setup::__c>:
     3ea:	56 63 63 3a 20 00                                   Vcc: .

000003f0 <setup::__c>:
     3f0:	4f 76 65 72 72 75 6e 73 3a 20 00                    Overruns: .

000003fb <setup::__c>:
     3fb:	52 65 73 65 74 73 3a 20 00                          Resets: .

00000404 <setup::__c>:
     404:	44 45 42 55 47 00                                   DEBUG.

0000040a <setup::__c>:
     40a:	0d 0a 4f 70 65 6e 54 52 56 3a 20 00                 ..OpenTRV: .

00000416 <optionalPOST()::__c>:
     416:	52 61 64 69 6f 2c 20 78 74 61 6c 2c 20 62 75 74     Radio, xtal, but
     426:	74 6f 6e 73 20 4f 4b 00                             tons OK.

0000042e <optionalPOST()::__c>:
     42e:	58 74 61 6c 20 64 65 61 64 00                       Xtal dead.

00000438 <optionalPOST()::__c>:
     438:	62 75 74 74 6f 6e 20 73 74 75 63 6b 00              button stuck.

00000445 <posPOST(unsigned char, __FlashStringHelper const*)::__c>:
     445:	3a 20 00                                            : .

00000448 <posPOST(unsigned char, __FlashStringHelper const*)::__c>:
     448:	70 6f 73 50 4f 53 54 3a 20 00                       posPOST: .

00000452 <serialPrintlnBuildVersion()::__c>:
     452:	20 31 39 3a 33 32 3a 32 39 00                        19:32:29.

0000045c <serialPrintlnBuildVersion()::__c>:
     45c:	3b 20 63 6f 64 65 20 24 49 64 3a 20 56 30 70 32     ; code $Id: V0p2
     46c:	5f 4d 61 69 6e 2e 69 6e 6f 20 34 33 34 31 20 32     _Main.ino 4341 2
     47c:	30 31 35 2d 30 33 2d 31 37 20 31 38 3a 33 31 3a     015-03-17 18:31:
     48c:	31 32 5a 20 64 61 6d 6f 6e 68 64 20 24 20 00        12Z damonhd $ .

0000049b <serialPrintlnBuildVersion()::__c>:
     49b:	62 6f 61 72 64 20 56 30 2e 32 20 52 45 56 00        board V0.2 REV.

000004aa <port_to_mode_PGM>:
     4aa:	00 00 00 00 24 00 27 00 2a 00                       ....$.'.*.

000004b4 <port_to_output_PGM>:
     4b4:	00 00 00 00 25 00 28 00 2b 00                       ....%.(.+.

000004be <port_to_input_PGM>:
     4be:	00 00 00 00 23 00 26 00 29 00                       ....#.&.).

000004c8 <digital_pin_to_port_PGM>:
     4c8:	04 04 04 04 04 04 04 04 02 02 02 02 02 02 03 03     ................
     4d8:	03 03 03 03                                         ....

000004dc <digital_pin_to_bit_mask_PGM>:
     4dc:	01 02 04 08 10 20 40 80 01 02 04 08 10 20 01 02     ..... @...... ..
     4ec:	04 08 10 20                                         ... 

000004f0 <digital_pin_to_timer_PGM>:
     4f0:	00 00 00 07 00 02 01 00 00 03 04 06 00 00 00 00     ................
     500:	00 00 00 00                                         ....

00000504 <__ctors_start>:
     504:	17 07       	cpc	r17, r23
     506:	1a 1f       	adc	r17, r26
     508:	61 21       	and	r22, r1
     50a:	91 21       	and	r25, r1
     50c:	7a 2f       	mov	r23, r26
     50e:	9b 32       	cpi	r25, 0x2B	; 43
     510:	53 34       	cpi	r21, 0x43	; 67
     512:	35 3a       	cpi	r19, 0xA5	; 165

00000514 <__ctors_end>:
     514:	11 24       	eor	r1, r1
     516:	1f be       	out	0x3f, r1	; 63
     518:	cf ef       	ldi	r28, 0xFF	; 255
     51a:	d8 e0       	ldi	r29, 0x08	; 8
     51c:	de bf       	out	0x3e, r29	; 62
     51e:	cd bf       	out	0x3d, r28	; 61

00000520 <__do_copy_data>:
     520:	12 e0       	ldi	r17, 0x02	; 2
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b1 e0       	ldi	r27, 0x01	; 1
     526:	e8 eb       	ldi	r30, 0xB8	; 184
     528:	fb e7       	ldi	r31, 0x7B	; 123
     52a:	02 c0       	rjmp	.+4      	; 0x530 <.do_copy_data_start>

0000052c <.do_copy_data_loop>:
     52c:	05 90       	lpm	r0, Z+
     52e:	0d 92       	st	X+, r0

00000530 <.do_copy_data_start>:
     530:	a8 32       	cpi	r26, 0x28	; 40
     532:	b1 07       	cpc	r27, r17
     534:	d9 f7       	brne	.-10     	; 0x52c <.do_copy_data_loop>

00000536 <__do_clear_bss>:
     536:	15 e0       	ldi	r17, 0x05	; 5
     538:	a8 e2       	ldi	r26, 0x28	; 40
     53a:	b2 e0       	ldi	r27, 0x02	; 2
     53c:	01 c0       	rjmp	.+2      	; 0x540 <.do_clear_bss_start>

0000053e <.do_clear_bss_loop>:
     53e:	1d 92       	st	X+, r1

00000540 <.do_clear_bss_start>:
     540:	a6 36       	cpi	r26, 0x66	; 102
     542:	b1 07       	cpc	r27, r17
     544:	e1 f7       	brne	.-8      	; 0x53e <.do_clear_bss_loop>

00000546 <__do_global_ctors>:
     546:	15 e0       	ldi	r17, 0x05	; 5
     548:	c4 e1       	ldi	r28, 0x14	; 20
     54a:	d5 e0       	ldi	r29, 0x05	; 5
     54c:	04 c0       	rjmp	.+8      	; 0x556 <.do_global_ctors_start>

0000054e <.do_global_ctors_loop>:
     54e:	22 97       	sbiw	r28, 0x02	; 2
     550:	fe 01       	movw	r30, r28
     552:	0e 94 ce 3d 	call	0x7b9c	; 0x7b9c <__tablejump__>

00000556 <.do_global_ctors_start>:
     556:	c4 30       	cpi	r28, 0x04	; 4
     558:	d1 07       	cpc	r29, r17
     55a:	c9 f7       	brne	.-14     	; 0x54e <.do_global_ctors_loop>
     55c:	0e 94 8b 3a 	call	0x7516	; 0x7516 <main>
     560:	0c 94 da 3d 	jmp	0x7bb4	; 0x7bb4 <_exit>

00000564 <__bad_interrupt>:
     564:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000568 <abort>:
     568:	81 e0       	ldi	r24, 0x01	; 1
     56a:	90 e0       	ldi	r25, 0x00	; 0
     56c:	f8 94       	cli
     56e:	0c 94 da 3d 	jmp	0x7bb4	; 0x7bb4 <_exit>

00000572 <atoi>:
     572:	fc 01       	movw	r30, r24
     574:	88 27       	eor	r24, r24
     576:	99 27       	eor	r25, r25
     578:	e8 94       	clt
     57a:	21 91       	ld	r18, Z+
     57c:	20 32       	cpi	r18, 0x20	; 32
     57e:	e9 f3       	breq	.-6      	; 0x57a <atoi+0x8>
     580:	29 30       	cpi	r18, 0x09	; 9
     582:	10 f0       	brcs	.+4      	; 0x588 <atoi+0x16>
     584:	2e 30       	cpi	r18, 0x0E	; 14
     586:	c8 f3       	brcs	.-14     	; 0x57a <atoi+0x8>
     588:	2b 32       	cpi	r18, 0x2B	; 43
     58a:	41 f0       	breq	.+16     	; 0x59c <atoi+0x2a>
     58c:	2d 32       	cpi	r18, 0x2D	; 45
     58e:	39 f4       	brne	.+14     	; 0x59e <atoi+0x2c>
     590:	68 94       	set
     592:	04 c0       	rjmp	.+8      	; 0x59c <atoi+0x2a>
     594:	0e 94 63 03 	call	0x6c6	; 0x6c6 <__mulhi_const_10>
     598:	82 0f       	add	r24, r18
     59a:	91 1d       	adc	r25, r1
     59c:	21 91       	ld	r18, Z+
     59e:	20 53       	subi	r18, 0x30	; 48
     5a0:	2a 30       	cpi	r18, 0x0A	; 10
     5a2:	c0 f3       	brcs	.-16     	; 0x594 <atoi+0x22>
     5a4:	1e f4       	brtc	.+6      	; 0x5ac <atoi+0x3a>
     5a6:	90 95       	com	r25
     5a8:	81 95       	neg	r24
     5aa:	9f 4f       	sbci	r25, 0xFF	; 255
     5ac:	08 95       	ret

000005ae <strlen_P>:
     5ae:	fc 01       	movw	r30, r24
     5b0:	05 90       	lpm	r0, Z+
     5b2:	00 20       	and	r0, r0
     5b4:	e9 f7       	brne	.-6      	; 0x5b0 <strlen_P+0x2>
     5b6:	80 95       	com	r24
     5b8:	90 95       	com	r25
     5ba:	8e 0f       	add	r24, r30
     5bc:	9f 1f       	adc	r25, r31
     5be:	08 95       	ret

000005c0 <memset>:
     5c0:	dc 01       	movw	r26, r24
     5c2:	01 c0       	rjmp	.+2      	; 0x5c6 <memset+0x6>
     5c4:	6d 93       	st	X+, r22
     5c6:	41 50       	subi	r20, 0x01	; 1
     5c8:	50 40       	sbci	r21, 0x00	; 0
     5ca:	e0 f7       	brcc	.-8      	; 0x5c4 <memset+0x4>
     5cc:	08 95       	ret

000005ce <strcmp>:
     5ce:	fb 01       	movw	r30, r22
     5d0:	dc 01       	movw	r26, r24
     5d2:	8d 91       	ld	r24, X+
     5d4:	01 90       	ld	r0, Z+
     5d6:	80 19       	sub	r24, r0
     5d8:	01 10       	cpse	r0, r1
     5da:	d9 f3       	breq	.-10     	; 0x5d2 <strcmp+0x4>
     5dc:	99 0b       	sbc	r25, r25
     5de:	08 95       	ret

000005e0 <strcpy>:
     5e0:	fb 01       	movw	r30, r22
     5e2:	dc 01       	movw	r26, r24
     5e4:	01 90       	ld	r0, Z+
     5e6:	0d 92       	st	X+, r0
     5e8:	00 20       	and	r0, r0
     5ea:	e1 f7       	brne	.-8      	; 0x5e4 <strcpy+0x4>
     5ec:	08 95       	ret

000005ee <strncpy>:
     5ee:	fb 01       	movw	r30, r22
     5f0:	dc 01       	movw	r26, r24
     5f2:	41 50       	subi	r20, 0x01	; 1
     5f4:	50 40       	sbci	r21, 0x00	; 0
     5f6:	48 f0       	brcs	.+18     	; 0x60a <strncpy+0x1c>
     5f8:	01 90       	ld	r0, Z+
     5fa:	0d 92       	st	X+, r0
     5fc:	00 20       	and	r0, r0
     5fe:	c9 f7       	brne	.-14     	; 0x5f2 <strncpy+0x4>
     600:	01 c0       	rjmp	.+2      	; 0x604 <strncpy+0x16>
     602:	1d 92       	st	X+, r1
     604:	41 50       	subi	r20, 0x01	; 1
     606:	50 40       	sbci	r21, 0x00	; 0
     608:	e0 f7       	brcc	.-8      	; 0x602 <strncpy+0x14>
     60a:	08 95       	ret

0000060c <strtok_r>:
     60c:	00 97       	sbiw	r24, 0x00	; 0
     60e:	31 f4       	brne	.+12     	; 0x61c <strtok_r+0x10>
     610:	da 01       	movw	r26, r20
     612:	8d 91       	ld	r24, X+
     614:	9c 91       	ld	r25, X
     616:	00 97       	sbiw	r24, 0x00	; 0
     618:	09 f4       	brne	.+2      	; 0x61c <strtok_r+0x10>
     61a:	0e c0       	rjmp	.+28     	; 0x638 <strtok_r+0x2c>
     61c:	dc 01       	movw	r26, r24
     61e:	fb 01       	movw	r30, r22
     620:	3d 91       	ld	r19, X+
     622:	21 91       	ld	r18, Z+
     624:	22 23       	and	r18, r18
     626:	19 f0       	breq	.+6      	; 0x62e <strtok_r+0x22>
     628:	32 17       	cp	r19, r18
     62a:	c9 f3       	breq	.-14     	; 0x61e <strtok_r+0x12>
     62c:	fa cf       	rjmp	.-12     	; 0x622 <strtok_r+0x16>
     62e:	33 23       	and	r19, r19
     630:	31 f4       	brne	.+12     	; 0x63e <strtok_r+0x32>
     632:	da 01       	movw	r26, r20
     634:	1d 92       	st	X+, r1
     636:	1c 92       	st	X, r1
     638:	88 27       	eor	r24, r24
     63a:	99 27       	eor	r25, r25
     63c:	08 95       	ret
     63e:	11 97       	sbiw	r26, 0x01	; 1
     640:	af 93       	push	r26
     642:	bf 93       	push	r27
     644:	fb 01       	movw	r30, r22
     646:	3d 91       	ld	r19, X+
     648:	21 91       	ld	r18, Z+
     64a:	32 17       	cp	r19, r18
     64c:	71 f4       	brne	.+28     	; 0x66a <strtok_r+0x5e>
     64e:	33 23       	and	r19, r19
     650:	21 f4       	brne	.+8      	; 0x65a <strtok_r+0x4e>
     652:	88 27       	eor	r24, r24
     654:	99 27       	eor	r25, r25
     656:	11 97       	sbiw	r26, 0x01	; 1
     658:	02 c0       	rjmp	.+4      	; 0x65e <strtok_r+0x52>
     65a:	1e 92       	st	-X, r1
     65c:	11 96       	adiw	r26, 0x01	; 1
     65e:	fa 01       	movw	r30, r20
     660:	a1 93       	st	Z+, r26
     662:	b0 83       	st	Z, r27
     664:	9f 91       	pop	r25
     666:	8f 91       	pop	r24
     668:	08 95       	ret
     66a:	22 23       	and	r18, r18
     66c:	69 f7       	brne	.-38     	; 0x648 <strtok_r+0x3c>
     66e:	ea cf       	rjmp	.-44     	; 0x644 <strtok_r+0x38>

00000670 <__eerd_word>:
     670:	df 92       	push	r13
     672:	ef 92       	push	r14
     674:	ff 92       	push	r15
     676:	0f 93       	push	r16
     678:	1f 93       	push	r17
     67a:	7b 01       	movw	r14, r22
     67c:	8c 01       	movw	r16, r24
     67e:	fb 01       	movw	r30, r22
     680:	09 95       	icall
     682:	d8 2e       	mov	r13, r24
     684:	c8 01       	movw	r24, r16
     686:	01 96       	adiw	r24, 0x01	; 1
     688:	f7 01       	movw	r30, r14
     68a:	09 95       	icall
     68c:	98 2f       	mov	r25, r24
     68e:	8d 2d       	mov	r24, r13
     690:	1f 91       	pop	r17
     692:	0f 91       	pop	r16
     694:	ff 90       	pop	r15
     696:	ef 90       	pop	r14
     698:	df 90       	pop	r13
     69a:	08 95       	ret

0000069c <__eewr_word>:
     69c:	df 92       	push	r13
     69e:	ef 92       	push	r14
     6a0:	ff 92       	push	r15
     6a2:	0f 93       	push	r16
     6a4:	1f 93       	push	r17
     6a6:	d7 2e       	mov	r13, r23
     6a8:	7a 01       	movw	r14, r20
     6aa:	8c 01       	movw	r16, r24
     6ac:	fa 01       	movw	r30, r20
     6ae:	09 95       	icall
     6b0:	c8 01       	movw	r24, r16
     6b2:	01 96       	adiw	r24, 0x01	; 1
     6b4:	6d 2d       	mov	r22, r13
     6b6:	f7 01       	movw	r30, r14
     6b8:	09 95       	icall
     6ba:	1f 91       	pop	r17
     6bc:	0f 91       	pop	r16
     6be:	ff 90       	pop	r15
     6c0:	ef 90       	pop	r14
     6c2:	df 90       	pop	r13
     6c4:	08 95       	ret

000006c6 <__mulhi_const_10>:
     6c6:	7a e0       	ldi	r23, 0x0A	; 10
     6c8:	97 9f       	mul	r25, r23
     6ca:	90 2d       	mov	r25, r0
     6cc:	87 9f       	mul	r24, r23
     6ce:	80 2d       	mov	r24, r0
     6d0:	91 0d       	add	r25, r1
     6d2:	11 24       	eor	r1, r1
     6d4:	08 95       	ret

000006d6 <SimpleTSUint8Sensor::get() const>:
     6d6:	fc 01       	movw	r30, r24
     6d8:	82 81       	ldd	r24, Z+2	; 0x02
     6da:	08 95       	ret

000006dc <SimpleTSUint8Actuator::get() const>:
  public:
    // Return last value fetched by read(); undefined before first read().
    // Usually fast.
    // Often likely to be thread-safe or usable within ISRs (Interrupt Service Routines),
    // BUT READ IMPLEMENTATION DOCUMENTATION BEFORE TREATING AS thread/ISR-safe.
    virtual uint8_t get() const { return(value); }
     6dc:	fc 01       	movw	r30, r24
     6de:	82 81       	ldd	r24, Z+2	; 0x02
     6e0:	08 95       	ret

000006e2 <AbstractRadValve::isValid(unsigned char) const>:
// Implementations may require poll() called at a fixed rate.
class AbstractRadValve : public SimpleTSUint8Actuator
  {
  public:
    // Returns true if this sensor reading value passed is valid, eg in range [0,100].
    virtual bool isValid(const uint8_t value) const { return(value <= 100); }
     6e2:	80 e0       	ldi	r24, 0x00	; 0
     6e4:	65 36       	cpi	r22, 0x65	; 101
     6e6:	08 f4       	brcc	.+2      	; 0x6ea <AbstractRadValve::isValid(unsigned char) const+0x8>
     6e8:	81 e0       	ldi	r24, 0x01	; 1
     6ea:	08 95       	ret

000006ec <AbstractRadValve::isCalibrated() const>:

    // Returns true iff not (re)calibrating/(re)initialising/(re)syncing.
    // By default there is no recalibration step.
    virtual bool isCalibrated() const { return(true); }
     6ec:	81 e0       	ldi	r24, 0x01	; 1
     6ee:	08 95       	ret

000006f0 <ModelledRadValve::preferredPollInterval_s() const>:
    // Potentially expensive/slow.
    virtual uint8_t read() { computeCallForHeat(); return(value); }

    // Returns preferred poll interval (in seconds); non-zero.
    // Must be polled at near constant rate, about once per minute.
    virtual uint8_t preferredPollInterval_s() const { return(60); }
     6f0:	8c e3       	ldi	r24, 0x3C	; 60
     6f2:	08 95       	ret

000006f4 <ModelledRadValve::tag() const>:

    // Returns a suggested (JSON) tag/field/key name including units of get(); NULL means no recommended tag.
    // The lifetime of the pointed-to text must be at least that of the Sensor instance.
    virtual const char *tag() const { return("v|%"); }
     6f4:	80 e0       	ldi	r24, 0x00	; 0
     6f6:	91 e0       	ldi	r25, 0x01	; 1
     6f8:	08 95       	ret

000006fa <ModelledRadValve::getMinPercentOpen() const>:
// At the boiler hub this is also the threshold percentage-open on eavesdropped requests that will call for heat.
// If no override is set then DEFAULT_MIN_VALVE_PC_REALLY_OPEN is used.
// NOTE: raising this value temporarily (and shutting down the boiler immediately if possible) is one way to implement dynamic demand.
uint8_t ModelledRadValve::getMinValvePcReallyOpen()
  {
  if(0 != mVPRO_cache) { return(mVPRO_cache); } // Return cached value if possible.
     6fa:	90 91 64 02 	lds	r25, 0x0264
     6fe:	99 23       	and	r25, r25
     700:	79 f4       	brne	.+30     	; 0x720 <ModelledRadValve::getMinPercentOpen() const+0x26>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     702:	f9 99       	sbic	0x1f, 1	; 31
     704:	fe cf       	rjmp	.-4      	; 0x702 <ModelledRadValve::getMinPercentOpen() const+0x8>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     706:	83 e1       	ldi	r24, 0x13	; 19
     708:	90 e0       	ldi	r25, 0x00	; 0
     70a:	92 bd       	out	0x22, r25	; 34
     70c:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     70e:	f8 9a       	sbi	0x1f, 0	; 31
     710:	90 b5       	in	r25, 0x20	; 32
  const uint8_t stored = eeprom_read_byte((uint8_t *)EE_START_MIN_VALVE_PC_REALLY_OPEN);
  const uint8_t result = ((stored > 0) && (stored <= 100)) ? stored : DEFAULT_MIN_VALVE_PC_REALLY_OPEN;
     712:	89 2f       	mov	r24, r25
     714:	81 50       	subi	r24, 0x01	; 1
     716:	84 36       	cpi	r24, 0x64	; 100
     718:	08 f0       	brcs	.+2      	; 0x71c <ModelledRadValve::getMinPercentOpen() const+0x22>
     71a:	9f e0       	ldi	r25, 0x0F	; 15
  mVPRO_cache = result; // Cache it.
     71c:	90 93 64 02 	sts	0x0264, r25
    // then this should return true if any of the valves are (significantly) open.
    virtual bool isControlledValveReallyOpen() const;

    // Get estimated minimum percentage open for significant flow [1,99] for this device.
    // Return global node value.
    virtual uint8_t getMinPercentOpen() const { return(getMinValvePcReallyOpen()); }
     720:	89 2f       	mov	r24, r25
     722:	08 95       	ret

00000724 <OccupancyTracker::isValid(unsigned char) const>:
    // Poll at a fixed rate.
    virtual uint8_t read();

    // Returns true if this sensor reading value passed is potentially valid, eg in-range.
    // True if in range [0,100].
    virtual bool isValid(uint8_t value) const { return(value <= 100); }
     724:	80 e0       	ldi	r24, 0x00	; 0
     726:	65 36       	cpi	r22, 0x65	; 101
     728:	08 f4       	brcc	.+2      	; 0x72c <OccupancyTracker::isValid(unsigned char) const+0x8>
     72a:	81 e0       	ldi	r24, 0x01	; 1
     72c:	08 95       	ret

0000072e <OccupancyTracker::preferredPollInterval_s() const>:

    // This routine should be called once per minute.
    virtual uint8_t preferredPollInterval_s() const { return(60); }
     72e:	8c e3       	ldi	r24, 0x3C	; 60
     730:	08 95       	ret

00000732 <OccupancyTracker::tag() const>:

    // Recommended JSON tag for full value; not NULL.
    virtual const char *tag() const { return("occ|%"); }
     732:	84 e0       	ldi	r24, 0x04	; 4
     734:	91 e0       	ldi	r25, 0x01	; 1
     736:	08 95       	ret

00000738 <inWarmMode()>:
// If true then is in WARM (or BAKE) mode; defaults to (starts as) false/FROST.
// Should be only be set when 'debounced'.
// Defaults to (starts as) false/FROST.
static bool isWarmMode;
// If true then the unit is in 'warm' (heating) mode, else 'frost' protection mode.
bool inWarmMode() { return(isWarmMode); }
     738:	80 91 bc 02 	lds	r24, 0x02BC
     73c:	08 95       	ret

0000073e <setWarmModeDebounced(bool)>:
  DEBUG_SERIAL_PRINT_FLASHSTRING("Call to setWarmModeDebounced(");
  DEBUG_SERIAL_PRINT(warm);
  DEBUG_SERIAL_PRINT_FLASHSTRING(")");
  DEBUG_SERIAL_PRINTLN();
#endif
  isWarmMode = warm;
     73e:	80 93 bc 02 	sts	0x02BC, r24
#ifdef SUPPORT_BAKE
  if(!warm) { cancelBakeDebounced(); }
     742:	88 23       	and	r24, r24
     744:	11 f4       	brne	.+4      	; 0x74a <setWarmModeDebounced(bool)+0xc>
static uint_least8_t bakeCountdownM;
// If true then the unit is in 'BAKE' mode, a subset of 'WARM' mode which boosts the temperature target temporarily.
bool inBakeMode() { return(isWarmMode && (0 != bakeCountdownM)); }
// Should be only be called once 'debounced' if coming from a button press for example.
// Cancel 'bake' mode if active; does not force to FROST mode.
void cancelBakeDebounced() { bakeCountdownM = 0; }
     746:	10 92 b9 02 	sts	0x02B9, r1
     74a:	08 95       	ret

0000074c <inBakeMode()>:

#ifdef SUPPORT_BAKE // IF DEFINED: this unit supports BAKE mode.
// Only relevant if isWarmMode is true,
static uint_least8_t bakeCountdownM;
// If true then the unit is in 'BAKE' mode, a subset of 'WARM' mode which boosts the temperature target temporarily.
bool inBakeMode() { return(isWarmMode && (0 != bakeCountdownM)); }
     74c:	80 91 bc 02 	lds	r24, 0x02BC
     750:	88 23       	and	r24, r24
     752:	21 f0       	breq	.+8      	; 0x75c <inBakeMode()+0x10>
     754:	80 91 b9 02 	lds	r24, 0x02B9
     758:	81 11       	cpse	r24, r1
     75a:	81 e0       	ldi	r24, 0x01	; 1
     75c:	08 95       	ret

0000075e <cancelBakeDebounced()>:
// Should be only be called once 'debounced' if coming from a button press for example.
// Cancel 'bake' mode if active; does not force to FROST mode.
void cancelBakeDebounced() { bakeCountdownM = 0; }
     75e:	10 92 b9 02 	sts	0x02B9, r1
     762:	08 95       	ret

00000764 <startBakeDebounced()>:
// Start/restart 'BAKE' mode and timeout.
// Should be only be called once 'debounced' if coming from a button press for example.
void startBakeDebounced() { isWarmMode = true; bakeCountdownM = BAKE_MAX_M; }
     764:	81 e0       	ldi	r24, 0x01	; 1
     766:	80 93 bc 02 	sts	0x02BC, r24
     76a:	8e e1       	ldi	r24, 0x1E	; 30
     76c:	80 93 b9 02 	sts	0x02B9, r24
     770:	08 95       	ret

00000772 <getWARMTargetC()>:
     772:	20 91 ee 03 	lds	r18, 0x03EE
  // Cached input and result values; initially zero.
  static uint8_t potLast;
  static uint8_t resultLast;
  // Force recomputation if pot value changed
  // or apparently no calc done yet (unlikely/impossible zero cached result).
  if((potLast != pot) || (0 == resultLast))
     776:	80 91 bb 02 	lds	r24, 0x02BB
     77a:	82 17       	cp	r24, r18
     77c:	21 f4       	brne	.+8      	; 0x786 <getWARMTargetC()+0x14>
     77e:	80 91 ba 02 	lds	r24, 0x02BA
     782:	88 23       	and	r24, r24
     784:	99 f4       	brne	.+38     	; 0x7ac <getWARMTargetC()+0x3a>
  const uint8_t range = TEMP_SCALE_MAX - TEMP_SCALE_MIN + 1;
  const uint8_t band = 256 / range; // Width of band for each degree C...

  // If there are is relatively small number of distinct temperature values
  // then compute result iteratively...
  if(pot >= 256 - band) { return(TEMP_SCALE_MAX); } // At top... (optimisation / robustness)
     786:	2c 3d       	cpi	r18, 0xDC	; 220
     788:	10 f0       	brcs	.+4      	; 0x78e <getWARMTargetC()+0x1c>
     78a:	86 e1       	ldi	r24, 0x16	; 22
     78c:	0b c0       	rjmp	.+22     	; 0x7a4 <getWARMTargetC()+0x32>
  if(pot < band) { return(TEMP_SCALE_MIN); } // At bottom... (optimisation / robustness)
     78e:	24 32       	cpi	r18, 0x24	; 36
     790:	10 f4       	brcc	.+4      	; 0x796 <getWARMTargetC()+0x24>
     792:	80 e1       	ldi	r24, 0x10	; 16
     794:	07 c0       	rjmp	.+14     	; 0x7a4 <getWARMTargetC()+0x32>
     796:	98 e4       	ldi	r25, 0x48	; 72
     798:	81 e1       	ldi	r24, 0x11	; 17
     79a:	02 c0       	rjmp	.+4      	; 0x7a0 <getWARMTargetC()+0x2e>
  if(range < 10)
    {
    uint8_t result = TEMP_SCALE_MIN+1;
    for(uint8_t ppot = band<<1; ppot < pot; ++result) { ppot += band; }
     79c:	9c 5d       	subi	r25, 0xDC	; 220
     79e:	8f 5f       	subi	r24, 0xFF	; 255
     7a0:	92 17       	cp	r25, r18
     7a2:	e0 f3       	brcs	.-8      	; 0x79c <getWARMTargetC()+0x2a>
  // or apparently no calc done yet (unlikely/impossible zero cached result).
  if((potLast != pot) || (0 == resultLast))
    {
    const uint8_t result = computeWARMTargetC(pot);
    // Cache input/result.
    resultLast = result;
     7a4:	80 93 ba 02 	sts	0x02BA, r24
    potLast = pot;
     7a8:	20 93 bb 02 	sts	0x02BB, r18
    return(result);
    }

  // Return cached result.
  return(resultLast);
  }
     7ac:	08 95       	ret

000007ae <hasEcoBias()>:
// Several system parameters are adjusted depending on the bias,
// with 'eco' slanted toward saving energy, eg with lower target temperatures and shorter on-times.
#ifndef hasEcoBias // If not a macro...
// True if WARM temperature at/below halfway mark between eco and comfort levels.
// Midpoint should be just in eco part to provide a system bias toward eco.
bool hasEcoBias() { return(getWARMTargetC() <= TEMP_SCALE_MID); }
     7ae:	0e 94 b9 03 	call	0x772	; 0x772 <getWARMTargetC()>
     7b2:	90 e0       	ldi	r25, 0x00	; 0
     7b4:	84 31       	cpi	r24, 0x14	; 20
     7b6:	08 f4       	brcc	.+2      	; 0x7ba <hasEcoBias()+0xc>
     7b8:	91 e0       	ldi	r25, 0x01	; 1
     7ba:	89 2f       	mov	r24, r25
     7bc:	08 95       	ret

000007be <getFROSTTargetC()>:
#if defined(TEMP_POT_AVAILABLE)
// Derived from temperature pot position.
uint8_t getFROSTTargetC()
  {
  // Prevent falling to lowest frost temperature if relative humidity is high (eg to avoid mould).
  const uint8_t result = (!hasEcoBias() || (RelHumidity.isAvailable() && RelHumidity.isRHHighWithHyst())) ? BIASCOM_FROST : BIASECO_FROST;
     7be:	0e 94 d7 03 	call	0x7ae	; 0x7ae <hasEcoBias()>
     7c2:	88 23       	and	r24, r24
     7c4:	11 f0       	breq	.+4      	; 0x7ca <getFROSTTargetC()+0xc>
     7c6:	27 e0       	ldi	r18, 0x07	; 7
     7c8:	01 c0       	rjmp	.+2      	; 0x7cc <getFROSTTargetC()+0xe>
     7ca:	2c e0       	ldi	r18, 0x0C	; 12
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     7cc:	f9 99       	sbic	0x1f, 1	; 31
     7ce:	fe cf       	rjmp	.-4      	; 0x7cc <getFROSTTargetC()+0xe>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     7d0:	8e e0       	ldi	r24, 0x0E	; 14
     7d2:	90 e0       	ldi	r25, 0x00	; 0
     7d4:	92 bd       	out	0x22, r25	; 34
     7d6:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     7d8:	f8 9a       	sbi	0x1f, 0	; 31
     7da:	90 b5       	in	r25, 0x20	; 32
#if defined(SETTABLE_TARGET_TEMPERATURES)
  const uint8_t stored = eeprom_read_byte((uint8_t *)EE_START_FROST_C);
  // If stored value is set and in bounds and higher than computed value then use stored value instead.
  if((stored >= MIN_TARGET_C) && (stored <= MAX_TARGET_C) && (stored > result)) { return(stored); }
     7dc:	89 2f       	mov	r24, r25
     7de:	85 50       	subi	r24, 0x05	; 5
     7e0:	8b 35       	cpi	r24, 0x5B	; 91
     7e2:	10 f0       	brcs	.+4      	; 0x7e8 <getFROSTTargetC()+0x2a>
     7e4:	82 2f       	mov	r24, r18
     7e6:	08 95       	ret
     7e8:	89 2f       	mov	r24, r25
     7ea:	92 17       	cp	r25, r18
     7ec:	08 f4       	brcc	.+2      	; 0x7f0 <getFROSTTargetC()+0x32>
     7ee:	82 2f       	mov	r24, r18
#endif
  return(result);
  }
     7f0:	08 95       	ret

000007f2 <getMinBoilerOnMinutes()>:
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     7f2:	f9 99       	sbic	0x1f, 1	; 31
     7f4:	fe cf       	rjmp	.-4      	; 0x7f2 <getMinBoilerOnMinutes()>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     7f6:	82 e1       	ldi	r24, 0x12	; 18
     7f8:	90 e0       	ldi	r25, 0x00	; 0
     7fa:	92 bd       	out	0x22, r25	; 34
     7fc:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     7fe:	f8 9a       	sbi	0x1f, 0	; 31
     800:	80 b5       	in	r24, 0x20	; 32
#endif


#ifndef getMinBoilerOnMinutes
// Get minimum on (and off) time for pointer (minutes); zero if not in hub mode.
uint8_t getMinBoilerOnMinutes() { return(~eeprom_read_byte((uint8_t *)EE_START_MIN_BOILER_ON_MINS_INV)); }
     802:	80 95       	com	r24
     804:	08 95       	ret

00000806 <OccupancyTracker::read()>:
#elif OCCUPATION_TIMEOUT_M <= 100
#define OCCCP_SHIFT 0
#endif

// Update notion of occupancy confidence.
uint8_t OccupancyTracker::read()
     806:	df 93       	push	r29
     808:	cf 93       	push	r28
     80a:	00 d0       	rcall	.+0      	; 0x80c <OccupancyTracker::read()+0x6>
     80c:	cd b7       	in	r28, 0x3d	; 61
     80e:	de b7       	in	r29, 0x3e	; 62
     810:	fc 01       	movw	r30, r24
  {
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
     812:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     814:	f8 94       	cli
    {
    // Compute as percentage.
    const uint8_t newValue = (0 == occupationCountdownM) ? 0 :
        fnmin((uint8_t)((uint8_t)100 - (uint8_t)((((uint8_t)OCCUPATION_TIMEOUT_M) - occupationCountdownM) << OCCCP_SHIFT)), (uint8_t)100);
     816:	83 81       	ldd	r24, Z+3	; 0x03
     818:	88 23       	and	r24, r24
     81a:	11 f4       	brne	.+4      	; 0x820 <OccupancyTracker::read()+0x1a>
     81c:	90 e0       	ldi	r25, 0x00	; 0
     81e:	0d c0       	rjmp	.+26     	; 0x83a <OccupancyTracker::read()+0x34>
     820:	83 81       	ldd	r24, Z+3	; 0x03
     822:	92 e3       	ldi	r25, 0x32	; 50
     824:	98 1b       	sub	r25, r24
     826:	99 0f       	add	r25, r25
     828:	84 e6       	ldi	r24, 0x64	; 100
     82a:	38 2f       	mov	r19, r24
     82c:	39 1b       	sub	r19, r25
     82e:	93 2f       	mov	r25, r19
     830:	39 83       	std	Y+1, r19	; 0x01
     832:	8a 83       	std	Y+2, r24	; 0x02




// Templated function versions of min/max that do not evaluate the arguments twice.
template <class T> const T& fnmin(const T& a, const T& b) { return((a>b)?b:a); }
     834:	35 36       	cpi	r19, 0x65	; 101
     836:	08 f0       	brcs	.+2      	; 0x83a <OccupancyTracker::read()+0x34>
     838:	94 e6       	ldi	r25, 0x64	; 100
    value = newValue;
     83a:	92 83       	std	Z+2, r25	; 0x02
    // Run down occupation timer (or run up vacancy time) if need be.
    if(occupationCountdownM > 0) { --occupationCountdownM; vacancyM = 0; vacancyH = 0; }
     83c:	83 81       	ldd	r24, Z+3	; 0x03
     83e:	88 23       	and	r24, r24
     840:	31 f0       	breq	.+12     	; 0x84e <OccupancyTracker::read()+0x48>
     842:	83 81       	ldd	r24, Z+3	; 0x03
     844:	81 50       	subi	r24, 0x01	; 1
     846:	83 83       	std	Z+3, r24	; 0x03
     848:	16 82       	std	Z+6, r1	; 0x06
     84a:	15 82       	std	Z+5, r1	; 0x05
     84c:	0b c0       	rjmp	.+22     	; 0x864 <OccupancyTracker::read()+0x5e>
    else if(vacancyH < 0xffU) { if(++vacancyM >= 60) { vacancyM = 0; ++vacancyH; } }
     84e:	95 81       	ldd	r25, Z+5	; 0x05
     850:	9f 3f       	cpi	r25, 0xFF	; 255
     852:	41 f0       	breq	.+16     	; 0x864 <OccupancyTracker::read()+0x5e>
     854:	86 81       	ldd	r24, Z+6	; 0x06
     856:	8f 5f       	subi	r24, 0xFF	; 255
     858:	86 83       	std	Z+6, r24	; 0x06
     85a:	8c 33       	cpi	r24, 0x3C	; 60
     85c:	18 f0       	brcs	.+6      	; 0x864 <OccupancyTracker::read()+0x5e>
     85e:	16 82       	std	Z+6, r1	; 0x06
     860:	9f 5f       	subi	r25, 0xFF	; 255
     862:	95 83       	std	Z+5, r25	; 0x05
    // Run down 'recent activity' timer.
    if(activityCountdownM > 0) { --activityCountdownM; }
     864:	84 81       	ldd	r24, Z+4	; 0x04
     866:	88 23       	and	r24, r24
     868:	19 f0       	breq	.+6      	; 0x870 <OccupancyTracker::read()+0x6a>
     86a:	84 81       	ldd	r24, Z+4	; 0x04
     86c:	81 50       	subi	r24, 0x01	; 1
     86e:	84 83       	std	Z+4, r24	; 0x04
    return(value);
     870:	82 81       	ldd	r24, Z+2	; 0x02
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     872:	2f bf       	out	0x3f, r18	; 63
    }
  }
     874:	0f 90       	pop	r0
     876:	0f 90       	pop	r0
     878:	cf 91       	pop	r28
     87a:	df 91       	pop	r29
     87c:	08 95       	ret

0000087e <OccupancyTracker::markAsPossiblyOccupied()>:
// Doesn't force the room to appear recently occupied.
// If the hardware allows this may immediately turn on the main GUI LED until normal GUI reverts it,
// at least periodically.
// Probably do not call on manual control operation to avoid interfering with UI operation.
// Thread-safe.
void OccupancyTracker::markAsPossiblyOccupied()
     87e:	df 93       	push	r29
     880:	cf 93       	push	r28
     882:	00 d0       	rcall	.+0      	; 0x884 <OccupancyTracker::markAsPossiblyOccupied()+0x6>
     884:	cd b7       	in	r28, 0x3d	; 61
     886:	de b7       	in	r29, 0x3e	; 62
     888:	fc 01       	movw	r30, r24
  {
//  if(0 == activityCountdownM) // Only flash the UI at start of external activity to limit flashing.
    { LED_HEATCALL_ON_ISR_SAFE(); }
     88a:	5c 98       	cbi	0x0b, 4	; 11
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
     88c:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     88e:	f8 94       	cli
    {
    occupationCountdownM = fnmax((uint8_t)occupationCountdownM, (uint8_t)(OCCUPATION_TIMEOUT_1_M));
     890:	93 81       	ldd	r25, Z+3	; 0x03
template <class T> const T& fnmax(const T& a, const T& b) { return((a<b)?b:a); }
     892:	91 32       	cpi	r25, 0x21	; 33
     894:	10 f4       	brcc	.+4      	; 0x89a <OccupancyTracker::markAsPossiblyOccupied()+0x1c>
     896:	81 e2       	ldi	r24, 0x21	; 33
     898:	01 c0       	rjmp	.+2      	; 0x89c <OccupancyTracker::markAsPossiblyOccupied()+0x1e>
     89a:	89 2f       	mov	r24, r25
     89c:	83 83       	std	Z+3, r24	; 0x03
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     89e:	2f bf       	out	0x3f, r18	; 63
     8a0:	81 e2       	ldi	r24, 0x21	; 33
     8a2:	8a 83       	std	Y+2, r24	; 0x02
     8a4:	99 83       	std	Y+1, r25	; 0x01
    }
  activityCountdownM = 2;
     8a6:	82 e0       	ldi	r24, 0x02	; 2
     8a8:	84 83       	std	Z+4, r24	; 0x04
  }
     8aa:	0f 90       	pop	r0
     8ac:	0f 90       	pop	r0
     8ae:	cf 91       	pop	r28
     8b0:	df 91       	pop	r29
     8b2:	08 95       	ret

000008b4 <ModelledRadValve::getMinValvePcReallyOpen()>:
// At the boiler hub this is also the threshold percentage-open on eavesdropped requests that will call for heat.
// If no override is set then DEFAULT_MIN_VALVE_PC_REALLY_OPEN is used.
// NOTE: raising this value temporarily (and shutting down the boiler immediately if possible) is one way to implement dynamic demand.
uint8_t ModelledRadValve::getMinValvePcReallyOpen()
  {
  if(0 != mVPRO_cache) { return(mVPRO_cache); } // Return cached value if possible.
     8b4:	80 91 64 02 	lds	r24, 0x0264
     8b8:	88 23       	and	r24, r24
     8ba:	89 f4       	brne	.+34     	; 0x8de <ModelledRadValve::getMinValvePcReallyOpen()+0x2a>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     8bc:	f9 99       	sbic	0x1f, 1	; 31
     8be:	fe cf       	rjmp	.-4      	; 0x8bc <ModelledRadValve::getMinValvePcReallyOpen()+0x8>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     8c0:	83 e1       	ldi	r24, 0x13	; 19
     8c2:	90 e0       	ldi	r25, 0x00	; 0
     8c4:	92 bd       	out	0x22, r25	; 34
     8c6:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     8c8:	f8 9a       	sbi	0x1f, 0	; 31
     8ca:	90 b5       	in	r25, 0x20	; 32
  const uint8_t stored = eeprom_read_byte((uint8_t *)EE_START_MIN_VALVE_PC_REALLY_OPEN);
  const uint8_t result = ((stored > 0) && (stored <= 100)) ? stored : DEFAULT_MIN_VALVE_PC_REALLY_OPEN;
     8cc:	89 2f       	mov	r24, r25
     8ce:	81 50       	subi	r24, 0x01	; 1
     8d0:	84 36       	cpi	r24, 0x64	; 100
     8d2:	10 f0       	brcs	.+4      	; 0x8d8 <ModelledRadValve::getMinValvePcReallyOpen()+0x24>
     8d4:	8f e0       	ldi	r24, 0x0F	; 15
     8d6:	01 c0       	rjmp	.+2      	; 0x8da <ModelledRadValve::getMinValvePcReallyOpen()+0x26>
     8d8:	89 2f       	mov	r24, r25
  mVPRO_cache = result; // Cache it.
     8da:	80 93 64 02 	sts	0x0264, r24
  return(result);
  }
     8de:	08 95       	ret

000008e0 <ModelledRadValveState::getSmoothedRecent()>:
  inputState.setReferenceTemperatures(TemperatureC16.get());
  callingForHeat = (newTarget >= (inputState.refTempC16 >> 4));
  }

// Get smoothed raw/unadjusted temperature from the most recent samples.
int ModelledRadValveState::getSmoothedRecent()
     8e0:	fc 01       	movw	r30, r24
     8e2:	b5 96       	adiw	r30, 0x25	; 37
     8e4:	40 e1       	ldi	r20, 0x10	; 16
     8e6:	20 e0       	ldi	r18, 0x00	; 0
     8e8:	30 e0       	ldi	r19, 0x00	; 0
     8ea:	05 c0       	rjmp	.+10     	; 0x8f6 <ModelledRadValveState::getSmoothedRecent()+0x16>
template<size_t N> int smallIntMean(const int data[N])
  {
  // Extract mean.
  // Assume values and sum will be nowhere near the limits.
  int sum = 0;
  for(int8_t i = N; --i >= 0; ) { sum += data[i]; }
     8ec:	80 81       	ld	r24, Z
     8ee:	91 81       	ldd	r25, Z+1	; 0x01
     8f0:	28 0f       	add	r18, r24
     8f2:	39 1f       	adc	r19, r25
     8f4:	32 97       	sbiw	r30, 0x02	; 2
     8f6:	41 50       	subi	r20, 0x01	; 1
     8f8:	c8 f7       	brcc	.-14     	; 0x8ec <ModelledRadValveState::getSmoothedRecent()+0xc>
     8fa:	c9 01       	movw	r24, r18
     8fc:	08 96       	adiw	r24, 0x08	; 8
     8fe:	60 e1       	ldi	r22, 0x10	; 16
     900:	70 e0       	ldi	r23, 0x00	; 0
     902:	0e 94 7c 3d 	call	0x7af8	; 0x7af8 <__divmodhi4>
     906:	cb 01       	movw	r24, r22
  { return(smallIntMean<filterLength>(prevRawTempC16)); }
     908:	08 95       	ret

0000090a <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)>:
// Is always willing to turn off quickly, but on slowly (AKA "slow start" algorithm),
// and tries to eliminate unnecessary 'hunting' which makes noise and uses actuator energy.
// Nominally called at a regular rate, once per minute.
// All inputState values should be set to sensible values before starting.
// Usually called by tick() which does required state updates afterwards.
uint8_t ModelledRadValve::computeRequiredTRVPercentOpen(const uint8_t valvePCOpen, const struct ModelledRadValveInputState &inputState, struct ModelledRadValveState &retainedState)
     90a:	ff 92       	push	r15
     90c:	0f 93       	push	r16
     90e:	1f 93       	push	r17
     910:	cf 93       	push	r28
     912:	df 93       	push	r29
     914:	f8 2e       	mov	r15, r24
     916:	eb 01       	movw	r28, r22
     918:	8a 01       	movw	r16, r20
DEBUG_SERIAL_PRINT(inputState.refTempC);
DEBUG_SERIAL_PRINTLN();
#endif

  // Possibly-adjusted and.or smoothed temperature to use for targetting.
  const int adjustedTempC16 = retainedState.isFiltering ? (retainedState.getSmoothedRecent() + refTempOffsetC16) : inputState.refTempC16;
     91a:	da 01       	movw	r26, r20
     91c:	11 96       	adiw	r26, 0x01	; 1
     91e:	8c 91       	ld	r24, X
     920:	88 23       	and	r24, r24
     922:	39 f0       	breq	.+14     	; 0x932 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x28>
     924:	ca 01       	movw	r24, r20
     926:	0e 94 70 04 	call	0x8e0	; 0x8e0 <ModelledRadValveState::getSmoothedRecent()>
     92a:	9c 01       	movw	r18, r24
     92c:	28 5f       	subi	r18, 0xF8	; 248
     92e:	3f 4f       	sbci	r19, 0xFF	; 255
     930:	02 c0       	rjmp	.+4      	; 0x936 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2c>
     932:	2f 81       	ldd	r18, Y+7	; 0x07
     934:	38 85       	ldd	r19, Y+8	; 0x08
  const int8_t adjustedTempC = (adjustedTempC16 >> 4);

  // (Well) under temp target: open valve up.
  if(adjustedTempC < inputState.targetTempC)
     936:	c9 01       	movw	r24, r18
     938:	34 e0       	ldi	r19, 0x04	; 4
     93a:	95 95       	asr	r25
     93c:	87 95       	ror	r24
     93e:	3a 95       	dec	r19
     940:	e1 f7       	brne	.-8      	; 0x93a <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x30>
     942:	e8 2f       	mov	r30, r24
     944:	ff 27       	eor	r31, r31
     946:	e7 fd       	sbrc	r30, 7
     948:	f0 95       	com	r31
     94a:	88 81       	ld	r24, Y
     94c:	48 2f       	mov	r20, r24
     94e:	50 e0       	ldi	r21, 0x00	; 0
     950:	e4 17       	cp	r30, r20
     952:	f5 07       	cpc	r31, r21
     954:	0c f0       	brlt	.+2      	; 0x958 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x4e>
     956:	53 c0       	rjmp	.+166    	; 0x9fe <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0xf4>
//DEBUG_SERIAL_PRINTLN_FLASHSTRING("under temp");
    // Limit valve open slew to help minimise overshoot and actuator noise.
    // This should also reduce nugatory setting changes when occupancy (etc) is fluctuating.
    // Thus it may take several minutes to turn the radiator fully on,
    // though probably opening the first ~33% will allow near-maximum heat output in practice.
    if(valvePCOpen < inputState.maxPCOpen)
     958:	6a 81       	ldd	r22, Y+2	; 0x02
     95a:	f6 16       	cp	r15, r22
     95c:	08 f0       	brcs	.+2      	; 0x960 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x56>
     95e:	30 c1       	rjmp	.+608    	; 0xbc0 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2b6>
      {
#if defined(SUPPORT_BAKE)
      // If room is well below target and in BAKE mode then immediately open to maximum.
      // Need debounced bake mode value to avoid spurious slamming open of the valve as the user cycles through modes.
      if(inputState.inBakeMode) { return(inputState.maxPCOpen); }
     960:	8e 81       	ldd	r24, Y+6	; 0x06
     962:	88 23       	and	r24, r24
     964:	09 f0       	breq	.+2      	; 0x968 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x5e>
     966:	2c c1       	rjmp	.+600    	; 0xbc0 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2b6>
#endif

      // Reduce valve hunting: defer re-opening if recently closed.
      if(retainedState.dontTurnup()) { return(valvePCOpen); }
     968:	d8 01       	movw	r26, r16
     96a:	15 96       	adiw	r26, 0x05	; 5
     96c:	8c 91       	ld	r24, X
     96e:	88 23       	and	r24, r24
     970:	09 f0       	breq	.+2      	; 0x974 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x6a>
     972:	23 c1       	rjmp	.+582    	; 0xbba <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2b0>
               // Don't work so hard to reach and hold target temp with wide deadband
               // (widened eg because room is dark, or this is a pre-warm in FROST mode, or temperature is gyrating)
               // and not comfort mode nor massively below target temp.
               (inputState.widenDeadband && inputState.hasEcoBias && (adjustedTempC >= (uint8_t)fnmax(inputState.targetTempC-(int)SETBACK_FULL, (int)MIN_TARGET_C))) ||
#endif
               (retainedState.isFiltering && (retainedState.getRawDelta() > 0)))); // FIXME: maybe redundant w/ GLACIAL_ON_WITH_WIDE_DEADBAND and widenDeadband set when isFiltering is true 
     974:	8c 81       	ldd	r24, Y+4	; 0x04
     976:	88 23       	and	r24, r24
     978:	09 f0       	breq	.+2      	; 0x97c <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x72>
     97a:	16 c1       	rjmp	.+556    	; 0xba8 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x29e>
     97c:	79 81       	ldd	r23, Y+1	; 0x01
     97e:	f7 16       	cp	r15, r23
     980:	08 f4       	brcc	.+2      	; 0x984 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x7a>
     982:	25 c1       	rjmp	.+586    	; 0xbce <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2c4>
     984:	8b 81       	ldd	r24, Y+3	; 0x03
     986:	88 23       	and	r24, r24
     988:	79 f0       	breq	.+30     	; 0x9a8 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x9e>
     98a:	8d 81       	ldd	r24, Y+5	; 0x05
     98c:	88 23       	and	r24, r24
     98e:	61 f0       	breq	.+24     	; 0x9a8 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x9e>
     990:	ca 01       	movw	r24, r20
     992:	03 97       	sbiw	r24, 0x03	; 3
     994:	85 30       	cpi	r24, 0x05	; 5
     996:	91 05       	cpc	r25, r1
     998:	14 f4       	brge	.+4      	; 0x99e <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x94>
     99a:	85 e0       	ldi	r24, 0x05	; 5
     99c:	90 e0       	ldi	r25, 0x00	; 0
     99e:	90 e0       	ldi	r25, 0x00	; 0
     9a0:	e8 17       	cp	r30, r24
     9a2:	f9 07       	cpc	r31, r25
     9a4:	0c f0       	brlt	.+2      	; 0x9a8 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x9e>
     9a6:	00 c1       	rjmp	.+512    	; 0xba8 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x29e>
     9a8:	d8 01       	movw	r26, r16
     9aa:	11 96       	adiw	r26, 0x01	; 1
     9ac:	8c 91       	ld	r24, X
     9ae:	11 97       	sbiw	r26, 0x01	; 1
     9b0:	88 23       	and	r24, r24
     9b2:	09 f4       	brne	.+2      	; 0x9b6 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0xac>
     9b4:	0c c1       	rjmp	.+536    	; 0xbce <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2c4>
     9b6:	17 96       	adiw	r26, 0x07	; 7
     9b8:	8d 91       	ld	r24, X+
     9ba:	9c 91       	ld	r25, X
     9bc:	18 97       	sbiw	r26, 0x08	; 8
     9be:	19 96       	adiw	r26, 0x09	; 9
     9c0:	2d 91       	ld	r18, X+
     9c2:	3c 91       	ld	r19, X
     9c4:	1a 97       	sbiw	r26, 0x0a	; 10
     9c6:	82 1b       	sub	r24, r18
     9c8:	93 0b       	sbc	r25, r19
     9ca:	18 16       	cp	r1, r24
     9cc:	19 06       	cpc	r1, r25
     9ce:	0c f4       	brge	.+2      	; 0x9d2 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0xc8>
     9d0:	eb c0       	rjmp	.+470    	; 0xba8 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x29e>
     9d2:	fd c0       	rjmp	.+506    	; 0xbce <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2c4>

      // Ensure that the valve opens quickly from cold for acceptable response.
      // Less fast if already moderately open or in the degree below target.
      const uint8_t slewRate =
          ((valvePCOpen >= DEFAULT_VALVE_PC_MODERATELY_OPEN) || (adjustedTempC == inputState.targetTempC-1)) ?
              TRV_MAX_SLEW_PC_PER_MIN : TRV_SLEW_PC_PER_MIN_FAST;
     9d4:	41 50       	subi	r20, 0x01	; 1
     9d6:	50 40       	sbci	r21, 0x00	; 0
     9d8:	e4 17       	cp	r30, r20
     9da:	f5 07       	cpc	r31, r21
     9dc:	11 f0       	breq	.+4      	; 0x9e2 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0xd8>
     9de:	2a e0       	ldi	r18, 0x0A	; 10
     9e0:	01 c0       	rjmp	.+2      	; 0x9e4 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0xda>
     9e2:	25 e0       	ldi	r18, 0x05	; 5
     9e4:	42 2f       	mov	r20, r18
     9e6:	27 17       	cp	r18, r23
     9e8:	08 f4       	brcc	.+2      	; 0x9ec <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0xe2>
     9ea:	47 2f       	mov	r20, r23
      const uint8_t minOpenFromCold = fnmax(slewRate, inputState.minPCOpen);
      // Open to 'minimum' likely open state immediately if less open currently.
      if(valvePCOpen < minOpenFromCold) { return(minOpenFromCold); }
     9ec:	f4 16       	cp	r15, r20
     9ee:	08 f4       	brcc	.+2      	; 0x9f2 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0xe8>
     9f0:	e6 c0       	rjmp	.+460    	; 0xbbe <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2b4>
      // Slew open relatively gently...
      return(fnmin((uint8_t)(valvePCOpen + slewRate), inputState.maxPCOpen)); // Capped at maximum.
     9f2:	2f 0d       	add	r18, r15
     9f4:	26 17       	cp	r18, r22
     9f6:	08 f0       	brcs	.+2      	; 0x9fa <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0xf0>
     9f8:	e3 c0       	rjmp	.+454    	; 0xbc0 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2b6>
     9fa:	62 2f       	mov	r22, r18
     9fc:	e1 c0       	rjmp	.+450    	; 0xbc0 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2b6>
    // Keep open at maximum allowed.
    return(inputState.maxPCOpen);
    }

  // (Well) over temp target: close valve down.
  if(adjustedTempC > inputState.targetTempC)
     9fe:	4e 17       	cp	r20, r30
     a00:	5f 07       	cpc	r21, r31
     a02:	0c f0       	brlt	.+2      	; 0xa06 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0xfc>
     a04:	5a c0       	rjmp	.+180    	; 0xaba <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x1b0>
    {
//DEBUG_SERIAL_PRINTLN_FLASHSTRING("over temp");

    if(0 != valvePCOpen)
     a06:	ff 20       	and	r15, r15
     a08:	09 f4       	brne	.+2      	; 0xa0c <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x102>
     a0a:	d7 c0       	rjmp	.+430    	; 0xbba <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2b0>
      {
      // Reduce valve hunting: defer re-closing if recently opened.
      if(retainedState.dontTurndown()) { return(valvePCOpen); }
     a0c:	d8 01       	movw	r26, r16
     a0e:	16 96       	adiw	r26, 0x06	; 6
     a10:	8c 91       	ld	r24, X
     a12:	16 97       	sbiw	r26, 0x06	; 6
     a14:	88 23       	and	r24, r24
     a16:	09 f0       	breq	.+2      	; 0xa1a <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x110>
     a18:	d0 c0       	rjmp	.+416    	; 0xbba <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2b0>

      // True if just above the the proportional range.
      const bool justOverTemp = (adjustedTempC == inputState.targetTempC+1);
     a1a:	60 e0       	ldi	r22, 0x00	; 0
     a1c:	4f 5f       	subi	r20, 0xFF	; 255
     a1e:	5f 4f       	sbci	r21, 0xFF	; 255
     a20:	e4 17       	cp	r30, r20
     a22:	f5 07       	cpc	r31, r21
     a24:	a9 f4       	brne	.+42     	; 0xa50 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x146>
     a26:	61 e0       	ldi	r22, 0x01	; 1

      // TODO-453: avoid closing the valve at all when the temperature error is small and falling, and there is a widened deadband.
      if(justOverTemp && inputState.widenDeadband && (retainedState.getRawDelta() < 0)) { return(valvePCOpen); }
     a28:	8b 81       	ldd	r24, Y+3	; 0x03
     a2a:	88 23       	and	r24, r24
     a2c:	61 f0       	breq	.+24     	; 0xa46 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x13c>
     a2e:	17 96       	adiw	r26, 0x07	; 7
     a30:	8d 91       	ld	r24, X+
     a32:	9c 91       	ld	r25, X
     a34:	18 97       	sbiw	r26, 0x08	; 8
     a36:	19 96       	adiw	r26, 0x09	; 9
     a38:	2d 91       	ld	r18, X+
     a3a:	3c 91       	ld	r19, X
     a3c:	1a 97       	sbiw	r26, 0x0a	; 10
     a3e:	82 1b       	sub	r24, r18
     a40:	93 0b       	sbc	r25, r19
     a42:	0a f4       	brpl	.+2      	; 0xa46 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x13c>
     a44:	ba c0       	rjmp	.+372    	; 0xbba <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2b0>

      // TODO-482: glacial close if temperature is jittery and not too far above target.
      if(justOverTemp && retainedState.isFiltering) { return(valvePCOpen - 1); }
     a46:	f8 01       	movw	r30, r16
     a48:	81 81       	ldd	r24, Z+1	; 0x01
     a4a:	88 23       	and	r24, r24
     a4c:	09 f0       	breq	.+2      	; 0xa50 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x146>
     a4e:	72 c0       	rjmp	.+228    	; 0xb34 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x22a>

      // Continue shutting valve slowly as not yet fully closed.
      // TODO-117: allow very slow final turn off to help systems with poor bypass, ~1% per minute.
      // Special slow-turn-off rules for final part of travel at/below "min % really open" floor.
      const uint8_t minReallyOpen = inputState.minPCOpen;
     a50:	89 81       	ldd	r24, Y+1	; 0x01
      const uint8_t lingerThreshold = (minReallyOpen > 0) ? (minReallyOpen-1) : 0;
     a52:	88 23       	and	r24, r24
     a54:	91 f0       	breq	.+36     	; 0xa7a <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x170>
      if(valvePCOpen < minReallyOpen)
     a56:	f8 16       	cp	r15, r24
     a58:	18 f0       	brcs	.+6      	; 0xa60 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x156>

      // Continue shutting valve slowly as not yet fully closed.
      // TODO-117: allow very slow final turn off to help systems with poor bypass, ~1% per minute.
      // Special slow-turn-off rules for final part of travel at/below "min % really open" floor.
      const uint8_t minReallyOpen = inputState.minPCOpen;
      const uint8_t lingerThreshold = (minReallyOpen > 0) ? (minReallyOpen-1) : 0;
     a5a:	48 2f       	mov	r20, r24
     a5c:	41 50       	subi	r20, 0x01	; 1
     a5e:	0e c0       	rjmp	.+28     	; 0xa7c <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x172>
      if(valvePCOpen < minReallyOpen)
        {
        // If lingered long enough then do final chunk in one burst to help avoid valve hiss and temperature overshoot.
        if((DEFAULT_MAX_RUN_ON_TIME_M < minReallyOpen) && (valvePCOpen < minReallyOpen - DEFAULT_MAX_RUN_ON_TIME_M))
     a60:	86 30       	cpi	r24, 0x06	; 6
     a62:	08 f4       	brcc	.+2      	; 0xa66 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x15c>
     a64:	67 c0       	rjmp	.+206    	; 0xb34 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x22a>
     a66:	2f 2d       	mov	r18, r15
     a68:	30 e0       	ldi	r19, 0x00	; 0
     a6a:	90 e0       	ldi	r25, 0x00	; 0
     a6c:	05 97       	sbiw	r24, 0x05	; 5
     a6e:	28 17       	cp	r18, r24
     a70:	39 07       	cpc	r19, r25
     a72:	0c f0       	brlt	.+2      	; 0xa76 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x16c>
     a74:	5f c0       	rjmp	.+190    	; 0xb34 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x22a>
     a76:	60 e0       	ldi	r22, 0x00	; 0
     a78:	a3 c0       	rjmp	.+326    	; 0xbc0 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2b6>
          { return(0); } // Shut valve completely.
        return(valvePCOpen - 1); // Turn down as slowly as reasonably possible to help boiler cool.
     a7a:	40 e0       	ldi	r20, 0x00	; 0
        }

      // TODO-109: with comfort bias close relatively slowly to reduce wasted effort from minor overshoots.
      // TODO-453: close relatively slowly when temperature error is small (<1C) to reduce wasted effort from minor overshoots.
      if(((!inputState.hasEcoBias) || justOverTemp || retainedState.isFiltering) &&
     a7c:	8d 81       	ldd	r24, Y+5	; 0x05
     a7e:	88 23       	and	r24, r24
     a80:	41 f0       	breq	.+16     	; 0xa92 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x188>
     a82:	66 23       	and	r22, r22
     a84:	31 f4       	brne	.+12     	; 0xa92 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x188>
     a86:	d8 01       	movw	r26, r16
     a88:	11 96       	adiw	r26, 0x01	; 1
     a8a:	8c 91       	ld	r24, X
     a8c:	88 23       	and	r24, r24
     a8e:	09 f4       	brne	.+2      	; 0xa92 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x188>
     a90:	96 c0       	rjmp	.+300    	; 0xbbe <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2b4>
     a92:	24 2f       	mov	r18, r20
     a94:	30 e0       	ldi	r19, 0x00	; 0
     a96:	8a 81       	ldd	r24, Y+2	; 0x02
     a98:	68 2f       	mov	r22, r24
     a9a:	70 e0       	ldi	r23, 0x00	; 0
     a9c:	c9 01       	movw	r24, r18
     a9e:	09 96       	adiw	r24, 0x09	; 9
     aa0:	86 17       	cp	r24, r22
     aa2:	97 07       	cpc	r25, r23
     aa4:	1c f4       	brge	.+6      	; 0xaac <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x1a2>
     aa6:	b9 01       	movw	r22, r18
     aa8:	66 5f       	subi	r22, 0xF6	; 246
     aaa:	7f 4f       	sbci	r23, 0xFF	; 255
     aac:	8f 2d       	mov	r24, r15
     aae:	90 e0       	ldi	r25, 0x00	; 0
     ab0:	68 17       	cp	r22, r24
     ab2:	79 07       	cpc	r23, r25
     ab4:	0c f0       	brlt	.+2      	; 0xab8 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x1ae>
     ab6:	83 c0       	rjmp	.+262    	; 0xbbe <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2b4>
     ab8:	40 c0       	rjmp	.+128    	; 0xb3a <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x230>

  // Close to (or at) temp target: set valve partly open to try to tightly regulate.
  //
  // Use currentTempC16 lsbits to set valve percentage for proportional feedback
  // to provide more efficient and quieter TRV drive and probably more stable room temperature.
  const uint8_t lsbits = (uint8_t) (adjustedTempC16 & 0xf); // LSbits of temperature above base of proportional adjustment range.
     aba:	62 2f       	mov	r22, r18
     abc:	6f 70       	andi	r22, 0x0F	; 15
//    uint8_t tmp = (uint8_t) (refTempC16 & 0xf); // Only interested in lsbits.
  const uint8_t tmp = 16 - lsbits; // Now in range 1 (at warmest end of 'correct' temperature) to 16 (coolest).
  const uint8_t ulpStep = 6;
  // Get to nominal range 6 to 96, eg valve nearly shut just below top of 'correct' temperature window.
  const uint8_t targetPORaw = tmp * ulpStep;
     abe:	80 e1       	ldi	r24, 0x10	; 16
     ac0:	86 1b       	sub	r24, r22
     ac2:	96 e0       	ldi	r25, 0x06	; 6
     ac4:	89 9f       	mul	r24, r25
     ac6:	c0 01       	movw	r24, r0
     ac8:	11 24       	eor	r1, r1
  // Constrain from below to likely minimum-open value, in part to deal with TODO-117 'linger open' in lieu of boiler bypass.
  // Constrain from above by maximum percentage open allowed, eg for pay-by-volume systems.
  const uint8_t targetPO = constrain(targetPORaw, inputState.minPCOpen, inputState.maxPCOpen);
     aca:	49 81       	ldd	r20, Y+1	; 0x01
     acc:	84 17       	cp	r24, r20
     ace:	28 f0       	brcs	.+10     	; 0xada <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x1d0>
     ad0:	2a 81       	ldd	r18, Y+2	; 0x02
     ad2:	48 2f       	mov	r20, r24
     ad4:	28 17       	cp	r18, r24
     ad6:	08 f4       	brcc	.+2      	; 0xada <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x1d0>
     ad8:	42 2f       	mov	r20, r18

  // Reduce spurious valve/boiler adjustment by avoiding movement at all unless current temperature error is significant.
  if(targetPO != valvePCOpen)
     ada:	4f 15       	cp	r20, r15
     adc:	09 f4       	brne	.+2      	; 0xae0 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x1d6>
     ade:	6d c0       	rjmp	.+218    	; 0xbba <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2b0>
    const bool tooOpen = (targetPO < valvePCOpen);
    // Compute the minimum/epsilon slew adjustment allowed (the deadband).
    // Also increase effective deadband if temperature resolution is lower than 1/16th, eg 8ths => 1+2*ulpStep minimum.
// FIXME //    const uint8_t realMinUlp = 1 + (inputState.isLowPrecision ? 2*ulpStep : ulpStep); // Assume precision no coarser than 1/8C.
    const uint8_t realMinUlp = 1 + ulpStep;
    const uint8_t minAbsSlew = fnmax(realMinUlp, (uint8_t)(inputState.widenDeadband ? max(min(DEFAULT_VALVE_PC_MODERATELY_OPEN/2,max(TRV_MAX_SLEW_PC_PER_MIN,2*TRV_MIN_SLEW_PC)), 2+TRV_MIN_SLEW_PC) : TRV_MIN_SLEW_PC));
     ae0:	5b 81       	ldd	r21, Y+3	; 0x03
     ae2:	55 23       	and	r21, r21
     ae4:	11 f0       	breq	.+4      	; 0xaea <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x1e0>
     ae6:	9e e0       	ldi	r25, 0x0E	; 14
     ae8:	01 c0       	rjmp	.+2      	; 0xaec <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x1e2>
     aea:	97 e0       	ldi	r25, 0x07	; 7
    if(tooOpen) // Currently open more than required.  Still below target at top of proportional range.
     aec:	4f 15       	cp	r20, r15
     aee:	40 f5       	brcc	.+80     	; 0xb40 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x236>
      {
//DEBUG_SERIAL_PRINTLN_FLASHSTRING("slightly too open");
      const uint8_t slew = valvePCOpen - targetPO;
     af0:	7f 2d       	mov	r23, r15
     af2:	74 1b       	sub	r23, r20
      // Ensure no hunting for ~1ulp temperature wobble.
      if(slew < minAbsSlew) { return(valvePCOpen); }
     af4:	79 17       	cp	r23, r25
     af6:	08 f4       	brcc	.+2      	; 0xafa <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x1f0>
     af8:	60 c0       	rjmp	.+192    	; 0xbba <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2b0>

      // Reduce valve hunting: defer re-closing if recently opened.
      if(retainedState.dontTurndown()) { return(valvePCOpen); }
     afa:	f8 01       	movw	r30, r16
     afc:	86 81       	ldd	r24, Z+6	; 0x06
     afe:	88 23       	and	r24, r24
     b00:	09 f0       	breq	.+2      	; 0xb04 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x1fa>
     b02:	5b c0       	rjmp	.+182    	; 0xbba <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2b0>

      // TODO-453: avoid closing the valve at all when the (raw) temperature is not rising, so as to minimise valve movement.
      // Since the target is the top of the proportional range than nothing within it requires the temperature to be *forced* down.
      // Possibly don't apply this rule at the very top of the range in case filtering is on and the filtered value moves differently to the raw.
      if(retainedState.getRawDelta() <= 0) { return(valvePCOpen); }
     b04:	87 81       	ldd	r24, Z+7	; 0x07
     b06:	90 85       	ldd	r25, Z+8	; 0x08
     b08:	21 85       	ldd	r18, Z+9	; 0x09
     b0a:	32 85       	ldd	r19, Z+10	; 0x0a
     b0c:	82 1b       	sub	r24, r18
     b0e:	93 0b       	sbc	r25, r19
     b10:	18 16       	cp	r1, r24
     b12:	19 06       	cpc	r1, r25
     b14:	0c f0       	brlt	.+2      	; 0xb18 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x20e>
     b16:	51 c0       	rjmp	.+162    	; 0xbba <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2b0>
      // TODO-482: try to deal better with jittery temperature readings.
      const bool beGlacial = inputState.glacial ||
#if defined(GLACIAL_ON_WITH_WIDE_DEADBAND)
          ((inputState.widenDeadband || retainedState.isFiltering) && (valvePCOpen <= DEFAULT_VALVE_PC_MODERATELY_OPEN)) ||
#endif
          (lsbits < 8);
     b18:	8c 81       	ldd	r24, Y+4	; 0x04
     b1a:	88 23       	and	r24, r24
     b1c:	59 f4       	brne	.+22     	; 0xb34 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x22a>
     b1e:	55 23       	and	r21, r21
     b20:	19 f4       	brne	.+6      	; 0xb28 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x21e>
     b22:	81 81       	ldd	r24, Z+1	; 0x01
     b24:	88 23       	and	r24, r24
     b26:	19 f0       	breq	.+6      	; 0xb2e <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x224>
     b28:	f2 e2       	ldi	r31, 0x22	; 34
     b2a:	ff 15       	cp	r31, r15
     b2c:	18 f4       	brcc	.+6      	; 0xb34 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x22a>
     b2e:	68 30       	cpi	r22, 0x08	; 8
     b30:	08 f0       	brcs	.+2      	; 0xb34 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x22a>
     b32:	52 c0       	rjmp	.+164    	; 0xbd8 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2ce>
      if(beGlacial) { return(valvePCOpen - 1); }
     b34:	6f 2d       	mov	r22, r15
     b36:	61 50       	subi	r22, 0x01	; 1
     b38:	43 c0       	rjmp	.+134    	; 0xbc0 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2b6>

      if(slew > TRV_SLEW_PC_PER_MIN_FAST)
          { return(valvePCOpen - TRV_SLEW_PC_PER_MIN_FAST); } // Cap slew rate.
     b3a:	6f 2d       	mov	r22, r15
     b3c:	6a 50       	subi	r22, 0x0A	; 10
     b3e:	40 c0       	rjmp	.+128    	; 0xbc0 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2b6>
    // if(targetPO > TRVPercentOpen) // Currently open less than required.  Still below target at top of proportional range.
//DEBUG_SERIAL_PRINTLN_FLASHSTRING("slightly too closed");
#if defined(SUPPORT_BAKE)
    // If room is well below target and in BAKE mode then immediately open to maximum.
    // Needs debounced bake mode value to avoid spuriously slamming open the valve as the user cycles through modes.
    if(inputState.inBakeMode) { return(inputState.maxPCOpen); }
     b40:	8e 81       	ldd	r24, Y+6	; 0x06
     b42:	88 23       	and	r24, r24
     b44:	11 f0       	breq	.+4      	; 0xb4a <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x240>
     b46:	6a 81       	ldd	r22, Y+2	; 0x02
     b48:	3b c0       	rjmp	.+118    	; 0xbc0 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2b6>
#endif

    const uint8_t slew = targetPO - valvePCOpen;
     b4a:	74 2f       	mov	r23, r20
     b4c:	7f 19       	sub	r23, r15
    // To to avoid hunting around boundaries of a ~1ulp temperature step.
    if(slew < minAbsSlew) { return(valvePCOpen); }
     b4e:	79 17       	cp	r23, r25
     b50:	a0 f1       	brcs	.+104    	; 0xbba <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2b0>

    // Reduce valve hunting: defer re-opening if recently closed.
    if(retainedState.dontTurnup()) { return(valvePCOpen); }
     b52:	d8 01       	movw	r26, r16
     b54:	15 96       	adiw	r26, 0x05	; 5
     b56:	8c 91       	ld	r24, X
     b58:	15 97       	sbiw	r26, 0x05	; 5
     b5a:	88 23       	and	r24, r24
     b5c:	71 f5       	brne	.+92     	; 0xbba <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2b0>
    // Keeping the temperature steady anywhere in the target proportional range
    // while minimising valve moment/noise/etc is a good goal,
    // so if raw temperatures are rising at the moment then leave the valve as-is.
    // If fairly near the final target then also leave the valve as-is (TODO-453 & TODO-451).
    const int rise = retainedState.getRawDelta();
    if(rise > 0) { return(valvePCOpen); }
     b5e:	17 96       	adiw	r26, 0x07	; 7
     b60:	8d 91       	ld	r24, X+
     b62:	9c 91       	ld	r25, X
     b64:	18 97       	sbiw	r26, 0x08	; 8
     b66:	19 96       	adiw	r26, 0x09	; 9
     b68:	2d 91       	ld	r18, X+
     b6a:	3c 91       	ld	r19, X
     b6c:	1a 97       	sbiw	r26, 0x0a	; 10
     b6e:	82 1b       	sub	r24, r18
     b70:	93 0b       	sbc	r25, r19
     b72:	18 16       	cp	r1, r24
     b74:	19 06       	cpc	r1, r25
     b76:	0c f1       	brlt	.+66     	; 0xbba <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2b0>
    if( /* (0 == rise) && */ (lsbits >= (inputState.widenDeadband ? 8 : 12))) { return(valvePCOpen); }
     b78:	55 23       	and	r21, r21
     b7a:	19 f4       	brne	.+6      	; 0xb82 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x278>
     b7c:	2c e0       	ldi	r18, 0x0C	; 12
     b7e:	30 e0       	ldi	r19, 0x00	; 0
     b80:	02 c0       	rjmp	.+4      	; 0xb86 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x27c>
     b82:	28 e0       	ldi	r18, 0x08	; 8
     b84:	30 e0       	ldi	r19, 0x00	; 0
     b86:	86 2f       	mov	r24, r22
     b88:	90 e0       	ldi	r25, 0x00	; 0
     b8a:	82 17       	cp	r24, r18
     b8c:	93 07       	cpc	r25, r19
     b8e:	ac f4       	brge	.+42     	; 0xbba <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2b0>
    // This assumes that most valves more than about 1/3rd open can deliver significant power, esp if not statically balanced.
    const bool beGlacial = inputState.glacial ||
#if defined(GLACIAL_ON_WITH_WIDE_DEADBAND)
        inputState.widenDeadband ||
#endif
        (lsbits >= 8) || ((lsbits >= 4) && (valvePCOpen >= DEFAULT_VALVE_PC_MODERATELY_OPEN));
     b90:	8c 81       	ldd	r24, Y+4	; 0x04
     b92:	88 23       	and	r24, r24
     b94:	49 f4       	brne	.+18     	; 0xba8 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x29e>
     b96:	55 23       	and	r21, r21
     b98:	39 f4       	brne	.+14     	; 0xba8 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x29e>
     b9a:	68 30       	cpi	r22, 0x08	; 8
     b9c:	28 f4       	brcc	.+10     	; 0xba8 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x29e>
     b9e:	64 30       	cpi	r22, 0x04	; 4
     ba0:	f8 f0       	brcs	.+62     	; 0xbe0 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2d6>
     ba2:	b1 e2       	ldi	r27, 0x21	; 33
     ba4:	bf 15       	cp	r27, r15
     ba6:	e0 f4       	brcc	.+56     	; 0xbe0 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2d6>
    if(beGlacial) { return(valvePCOpen + 1); }
     ba8:	6f 2d       	mov	r22, r15
     baa:	6f 5f       	subi	r22, 0xFF	; 255
     bac:	09 c0       	rjmp	.+18     	; 0xbc0 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2b6>

    // Slew open faster with comfort bias.
    const uint8_t maxSlew = (!inputState.hasEcoBias) ? TRV_SLEW_PC_PER_MIN_FAST : TRV_MAX_SLEW_PC_PER_MIN;
    if(slew > maxSlew)
     bae:	7b 30       	cpi	r23, 0x0B	; 11
     bb0:	30 f0       	brcs	.+12     	; 0xbbe <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2b4>
     bb2:	8a e0       	ldi	r24, 0x0A	; 10
        { return(valvePCOpen + maxSlew); } // Cap slew rate open.
     bb4:	68 2f       	mov	r22, r24
     bb6:	6f 0d       	add	r22, r15
     bb8:	03 c0       	rjmp	.+6      	; 0xbc0 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2b6>
     bba:	6f 2d       	mov	r22, r15
     bbc:	01 c0       	rjmp	.+2      	; 0xbc0 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2b6>
     bbe:	64 2f       	mov	r22, r20
    return(targetPO);
    }

  // Leave value position as was...
  return(valvePCOpen);
  }
     bc0:	86 2f       	mov	r24, r22
     bc2:	df 91       	pop	r29
     bc4:	cf 91       	pop	r28
     bc6:	1f 91       	pop	r17
     bc8:	0f 91       	pop	r16
     bca:	ff 90       	pop	r15
     bcc:	08 95       	ret

      // Ensure that the valve opens quickly from cold for acceptable response.
      // Less fast if already moderately open or in the degree below target.
      const uint8_t slewRate =
          ((valvePCOpen >= DEFAULT_VALVE_PC_MODERATELY_OPEN) || (adjustedTempC == inputState.targetTempC-1)) ?
              TRV_MAX_SLEW_PC_PER_MIN : TRV_SLEW_PC_PER_MIN_FAST;
     bce:	81 e2       	ldi	r24, 0x21	; 33
     bd0:	8f 15       	cp	r24, r15
     bd2:	08 f4       	brcc	.+2      	; 0xbd6 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2cc>
     bd4:	06 cf       	rjmp	.-500    	; 0x9e2 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0xd8>
     bd6:	fe ce       	rjmp	.-516    	; 0x9d4 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0xca>
          ((inputState.widenDeadband || retainedState.isFiltering) && (valvePCOpen <= DEFAULT_VALVE_PC_MODERATELY_OPEN)) ||
#endif
          (lsbits < 8);
      if(beGlacial) { return(valvePCOpen - 1); }

      if(slew > TRV_SLEW_PC_PER_MIN_FAST)
     bd8:	7b 30       	cpi	r23, 0x0B	; 11
     bda:	08 f0       	brcs	.+2      	; 0xbde <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2d4>
     bdc:	ae cf       	rjmp	.-164    	; 0xb3a <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x230>
     bde:	ef cf       	rjmp	.-34     	; 0xbbe <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2b4>
#endif
        (lsbits >= 8) || ((lsbits >= 4) && (valvePCOpen >= DEFAULT_VALVE_PC_MODERATELY_OPEN));
    if(beGlacial) { return(valvePCOpen + 1); }

    // Slew open faster with comfort bias.
    const uint8_t maxSlew = (!inputState.hasEcoBias) ? TRV_SLEW_PC_PER_MIN_FAST : TRV_MAX_SLEW_PC_PER_MIN;
     be0:	8d 81       	ldd	r24, Y+5	; 0x05
     be2:	88 23       	and	r24, r24
     be4:	21 f3       	breq	.-56     	; 0xbae <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2a4>
     be6:	85 e0       	ldi	r24, 0x05	; 5
     be8:	e5 cf       	rjmp	.-54     	; 0xbb4 <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)+0x2aa>

00000bea <ModelledRadValveState::tick(unsigned char volatile&, ModelledRadValveInputState const&)>:

// Perform per-minute tasks such as counter and filter updates then recompute valve position.
// The input state must be complete including target and reference temperatures
// before calling this including the first time whereupon some further lazy initialisation is done.
//   * valvePCOpenRef  current valve position UPDATED BY THIS ROUTINE, in range [0,100]
void ModelledRadValveState::tick(volatile uint8_t &valvePCOpenRef, const ModelledRadValveInputState &inputState)
     bea:	cf 92       	push	r12
     bec:	df 92       	push	r13
     bee:	ef 92       	push	r14
     bf0:	ff 92       	push	r15
     bf2:	0f 93       	push	r16
     bf4:	1f 93       	push	r17
     bf6:	cf 93       	push	r28
     bf8:	df 93       	push	r29
     bfa:	ec 01       	movw	r28, r24
     bfc:	7b 01       	movw	r14, r22
     bfe:	6a 01       	movw	r12, r20
  {
  const int rawTempC16 = inputState.refTempC16 - refTempOffsetC16; // Remove adjustment for target centre.
     c00:	fa 01       	movw	r30, r20
     c02:	07 81       	ldd	r16, Z+7	; 0x07
     c04:	10 85       	ldd	r17, Z+8	; 0x08
     c06:	08 50       	subi	r16, 0x08	; 8
     c08:	10 40       	sbci	r17, 0x00	; 0
  if(!initialised)
     c0a:	88 81       	ld	r24, Y
     c0c:	88 23       	and	r24, r24
     c0e:	79 f4       	brne	.+30     	; 0xc2e <ModelledRadValveState::tick(unsigned char volatile&, ModelledRadValveInputState const&)+0x44>
     c10:	fe 01       	movw	r30, r28
     c12:	b5 96       	adiw	r30, 0x25	; 37
     c14:	80 e1       	ldi	r24, 0x10	; 16
     c16:	90 e0       	ldi	r25, 0x00	; 0
     c18:	03 c0       	rjmp	.+6      	; 0xc20 <ModelledRadValveState::tick(unsigned char volatile&, ModelledRadValveInputState const&)+0x36>
    {
    // Fill the filter memory with the current room temperature.
    for(int i = filterLength; --i >= 0; ) { prevRawTempC16[i] = rawTempC16; }
     c1a:	11 83       	std	Z+1, r17	; 0x01
     c1c:	00 83       	st	Z, r16
     c1e:	32 97       	sbiw	r30, 0x02	; 2
     c20:	01 97       	sbiw	r24, 0x01	; 1
     c22:	2f ef       	ldi	r18, 0xFF	; 255
     c24:	8f 3f       	cpi	r24, 0xFF	; 255
     c26:	92 07       	cpc	r25, r18
     c28:	c1 f7       	brne	.-16     	; 0xc1a <ModelledRadValveState::tick(unsigned char volatile&, ModelledRadValveInputState const&)+0x30>
    initialised = true;
     c2a:	81 e0       	ldi	r24, 0x01	; 1
     c2c:	88 83       	st	Y, r24
     c2e:	fe 01       	movw	r30, r28
     c30:	b3 96       	adiw	r30, 0x23	; 35
     c32:	20 e1       	ldi	r18, 0x10	; 16
     c34:	30 e0       	ldi	r19, 0x00	; 0
     c36:	05 c0       	rjmp	.+10     	; 0xc42 <ModelledRadValveState::tick(unsigned char volatile&, ModelledRadValveInputState const&)+0x58>
    }

  // Shift in the latest (raw) temperature.
  for(int i = filterLength; --i > 0; ) { prevRawTempC16[i] = prevRawTempC16[i-1]; }
     c38:	80 81       	ld	r24, Z
     c3a:	91 81       	ldd	r25, Z+1	; 0x01
     c3c:	93 83       	std	Z+3, r25	; 0x03
     c3e:	82 83       	std	Z+2, r24	; 0x02
     c40:	32 97       	sbiw	r30, 0x02	; 2
     c42:	21 50       	subi	r18, 0x01	; 1
     c44:	30 40       	sbci	r19, 0x00	; 0
     c46:	c1 f7       	brne	.-16     	; 0xc38 <ModelledRadValveState::tick(unsigned char volatile&, ModelledRadValveInputState const&)+0x4e>
  prevRawTempC16[0] = rawTempC16;
     c48:	18 87       	std	Y+8, r17	; 0x08
     c4a:	0f 83       	std	Y+7, r16	; 0x07

  // Disable/enable filtering.
  // Allow possible exit from filtering for next time
  // if the raw value is close enough to the current filtered value
  // so that reverting to unfiltered will not of itself cause a big jump.
  if(isFiltering)
     c4c:	89 81       	ldd	r24, Y+1	; 0x01
     c4e:	88 23       	and	r24, r24
     c50:	c9 f0       	breq	.+50     	; 0xc84 <ModelledRadValveState::tick(unsigned char volatile&, ModelledRadValveInputState const&)+0x9a>
    {
    if(abs(getSmoothedRecent() - rawTempC16) <= MAX_TEMP_JUMP_C16) { isFiltering = false; }  
     c52:	ce 01       	movw	r24, r28
     c54:	0e 94 70 04 	call	0x8e0	; 0x8e0 <ModelledRadValveState::getSmoothedRecent()>
     c58:	80 1b       	sub	r24, r16
     c5a:	91 0b       	sbc	r25, r17
     c5c:	18 16       	cp	r1, r24
     c5e:	19 06       	cpc	r1, r25
     c60:	44 f4       	brge	.+16     	; 0xc72 <ModelledRadValveState::tick(unsigned char volatile&, ModelledRadValveInputState const&)+0x88>
     c62:	ce 01       	movw	r24, r28
     c64:	0e 94 70 04 	call	0x8e0	; 0x8e0 <ModelledRadValveState::getSmoothedRecent()>
     c68:	80 1b       	sub	r24, r16
     c6a:	91 0b       	sbc	r25, r17
     c6c:	04 97       	sbiw	r24, 0x04	; 4
     c6e:	54 f4       	brge	.+20     	; 0xc84 <ModelledRadValveState::tick(unsigned char volatile&, ModelledRadValveInputState const&)+0x9a>
     c70:	08 c0       	rjmp	.+16     	; 0xc82 <ModelledRadValveState::tick(unsigned char volatile&, ModelledRadValveInputState const&)+0x98>
     c72:	ce 01       	movw	r24, r28
     c74:	0e 94 70 04 	call	0x8e0	; 0x8e0 <ModelledRadValveState::getSmoothedRecent()>
     c78:	08 1b       	sub	r16, r24
     c7a:	19 0b       	sbc	r17, r25
     c7c:	04 30       	cpi	r16, 0x04	; 4
     c7e:	11 05       	cpc	r17, r1
     c80:	0c f4       	brge	.+2      	; 0xc84 <ModelledRadValveState::tick(unsigned char volatile&, ModelledRadValveInputState const&)+0x9a>
     c82:	19 82       	std	Y+1, r1	; 0x01
    }
  // Force filtering (back) on if any adjacent past readings are wildly different.
  if(!isFiltering)
     c84:	89 81       	ldd	r24, Y+1	; 0x01
     c86:	88 23       	and	r24, r24
     c88:	d1 f4       	brne	.+52     	; 0xcbe <ModelledRadValveState::tick(unsigned char volatile&, ModelledRadValveInputState const&)+0xd4>
     c8a:	fe 01       	movw	r30, r28
     c8c:	41 e0       	ldi	r20, 0x01	; 1
     c8e:	50 e0       	ldi	r21, 0x00	; 0
    {
    for(int i = 1; i < filterLength; ++i) { if(abs(prevRawTempC16[i] - prevRawTempC16[i-1]) > MAX_TEMP_JUMP_C16) { isFiltering = true; break; } }
     c90:	21 85       	ldd	r18, Z+9	; 0x09
     c92:	32 85       	ldd	r19, Z+10	; 0x0a
     c94:	87 81       	ldd	r24, Z+7	; 0x07
     c96:	90 85       	ldd	r25, Z+8	; 0x08
     c98:	28 1b       	sub	r18, r24
     c9a:	39 0b       	sbc	r19, r25
     c9c:	37 ff       	sbrs	r19, 7
     c9e:	03 c0       	rjmp	.+6      	; 0xca6 <ModelledRadValveState::tick(unsigned char volatile&, ModelledRadValveInputState const&)+0xbc>
     ca0:	30 95       	com	r19
     ca2:	21 95       	neg	r18
     ca4:	3f 4f       	sbci	r19, 0xFF	; 255
     ca6:	32 96       	adiw	r30, 0x02	; 2
     ca8:	24 30       	cpi	r18, 0x04	; 4
     caa:	31 05       	cpc	r19, r1
     cac:	1c f0       	brlt	.+6      	; 0xcb4 <ModelledRadValveState::tick(unsigned char volatile&, ModelledRadValveInputState const&)+0xca>
     cae:	81 e0       	ldi	r24, 0x01	; 1
     cb0:	89 83       	std	Y+1, r24	; 0x01
     cb2:	05 c0       	rjmp	.+10     	; 0xcbe <ModelledRadValveState::tick(unsigned char volatile&, ModelledRadValveInputState const&)+0xd4>
     cb4:	4f 5f       	subi	r20, 0xFF	; 255
     cb6:	5f 4f       	sbci	r21, 0xFF	; 255
     cb8:	40 31       	cpi	r20, 0x10	; 16
     cba:	51 05       	cpc	r21, r1
     cbc:	49 f7       	brne	.-46     	; 0xc90 <ModelledRadValveState::tick(unsigned char volatile&, ModelledRadValveInputState const&)+0xa6>
    }

  // Tick count down timers.
  if(valveTurndownCountdownM > 0) { --valveTurndownCountdownM; }
     cbe:	8d 81       	ldd	r24, Y+5	; 0x05
     cc0:	88 23       	and	r24, r24
     cc2:	11 f0       	breq	.+4      	; 0xcc8 <ModelledRadValveState::tick(unsigned char volatile&, ModelledRadValveInputState const&)+0xde>
     cc4:	81 50       	subi	r24, 0x01	; 1
     cc6:	8d 83       	std	Y+5, r24	; 0x05
  if(valveTurnupCountdownM > 0) { --valveTurnupCountdownM; }
     cc8:	8e 81       	ldd	r24, Y+6	; 0x06
     cca:	88 23       	and	r24, r24
     ccc:	11 f0       	breq	.+4      	; 0xcd2 <ModelledRadValveState::tick(unsigned char volatile&, ModelledRadValveInputState const&)+0xe8>
     cce:	81 50       	subi	r24, 0x01	; 1
     cd0:	8e 83       	std	Y+6, r24	; 0x06

  // Update the modelled state including the valve position passed by reference.
  const uint8_t newValvePC = ModelledRadValve::computeRequiredTRVPercentOpen(valvePCOpenRef, inputState, *this);
     cd2:	f7 01       	movw	r30, r14
     cd4:	80 81       	ld	r24, Z
     cd6:	b6 01       	movw	r22, r12
     cd8:	ae 01       	movw	r20, r28
     cda:	0e 94 85 04 	call	0x90a	; 0x90a <ModelledRadValve::computeRequiredTRVPercentOpen(unsigned char, ModelledRadValveInputState const&, ModelledRadValveState&)>
     cde:	68 2f       	mov	r22, r24
  const bool changed = (newValvePC != valvePCOpenRef);
     ce0:	f7 01       	movw	r30, r14
     ce2:	80 81       	ld	r24, Z
     ce4:	70 e0       	ldi	r23, 0x00	; 0
     ce6:	68 17       	cp	r22, r24
     ce8:	29 f1       	breq	.+74     	; 0xd34 <ModelledRadValveState::tick(unsigned char volatile&, ModelledRadValveInputState const&)+0x14a>
     cea:	71 e0       	ldi	r23, 0x01	; 1
  if(changed)
    {
    if(newValvePC > valvePCOpenRef)
     cec:	80 81       	ld	r24, Z
     cee:	3c 81       	ldd	r19, Y+4	; 0x04
     cf0:	46 2f       	mov	r20, r22
     cf2:	50 e0       	ldi	r21, 0x00	; 0
     cf4:	86 17       	cp	r24, r22
     cf6:	58 f4       	brcc	.+22     	; 0xd0e <ModelledRadValveState::tick(unsigned char volatile&, ModelledRadValveInputState const&)+0x124>
  // causing measured temperatures to veer up and down.
  // This attempts to reduce excessive valve noise and energy use
  // and help to avoid boiler short-cycling.
  uint8_t valveTurnupCountdownM;
  // Mark flow as having been increased.
  void valveTurnup() { valveTurnupCountdownM = ANTISEEK_VALVE_RECLOSE_DELAY_M; }
     cf8:	85 e0       	ldi	r24, 0x05	; 5
     cfa:	8e 83       	std	Y+6, r24	; 0x06
      {
      // Defer reclosing valve to avoid excessive hunting.
      valveTurnup();
      cumulativeMovementPC += (newValvePC - valvePCOpenRef);
     cfc:	20 81       	ld	r18, Z
     cfe:	8b 81       	ldd	r24, Y+3	; 0x03
     d00:	93 2f       	mov	r25, r19
     d02:	9f 70       	andi	r25, 0x0F	; 15
     d04:	82 1b       	sub	r24, r18
     d06:	91 09       	sbc	r25, r1
     d08:	84 0f       	add	r24, r20
     d0a:	95 1f       	adc	r25, r21
     d0c:	0b c0       	rjmp	.+22     	; 0xd24 <ModelledRadValveState::tick(unsigned char volatile&, ModelledRadValveInputState const&)+0x13a>
  // causing measured temperatures to veer up and down.
  // This attempts to reduce excessive valve noise and energy use
  // and help to avoid boiler short-cycling.
  uint8_t valveTurndownCountdownM;
  // Mark flow as having been reduced.
  void valveTurndown() { valveTurndownCountdownM = ANTISEEK_VALVE_REOPEN_DELAY_M; }
     d0e:	8a e0       	ldi	r24, 0x0A	; 10
     d10:	8d 83       	std	Y+5, r24	; 0x05
      }
    else
      {
      // Defer opening valve to avoid excessive hunting.
      valveTurndown();
      cumulativeMovementPC += (valvePCOpenRef - newValvePC);
     d12:	f7 01       	movw	r30, r14
     d14:	20 81       	ld	r18, Z
     d16:	8b 81       	ldd	r24, Y+3	; 0x03
     d18:	93 2f       	mov	r25, r19
     d1a:	9f 70       	andi	r25, 0x0F	; 15
     d1c:	82 0f       	add	r24, r18
     d1e:	91 1d       	adc	r25, r1
     d20:	84 1b       	sub	r24, r20
     d22:	95 0b       	sbc	r25, r21
     d24:	8b 83       	std	Y+3, r24	; 0x03
     d26:	89 2f       	mov	r24, r25
     d28:	8f 70       	andi	r24, 0x0F	; 15
     d2a:	30 7f       	andi	r19, 0xF0	; 240
     d2c:	38 2b       	or	r19, r24
     d2e:	3c 83       	std	Y+4, r19	; 0x04
      }
    valvePCOpenRef = newValvePC;
     d30:	f7 01       	movw	r30, r14
     d32:	60 83       	st	Z, r22
    }
  valveMoved = changed;
     d34:	7a 83       	std	Y+2, r23	; 0x02
  }
     d36:	df 91       	pop	r29
     d38:	cf 91       	pop	r28
     d3a:	1f 91       	pop	r17
     d3c:	0f 91       	pop	r16
     d3e:	ff 90       	pop	r15
     d40:	ef 90       	pop	r14
     d42:	df 90       	pop	r13
     d44:	cf 90       	pop	r12
     d46:	08 95       	ret

00000d48 <getByHourStat(unsigned char, unsigned char)>:
// Get raw stats value for hour HH [0,23] from stats set N from non-volatile (EEPROM) store.
// A value of 0xff (255) means unset (or out of range); other values depend on which stats set is being used.
// The stats set is determined by the order in memory.
uint8_t getByHourStat(uint8_t hh, uint8_t statsSet)
  {
  if(statsSet > (EE_END_STATS - EE_START_STATS) / EE_STATS_SET_SIZE) { return((uint8_t) 0xff); } // Invalid set.
     d48:	6b 30       	cpi	r22, 0x0B	; 11
     d4a:	98 f4       	brcc	.+38     	; 0xd72 <getByHourStat(unsigned char, unsigned char)+0x2a>
  if(hh > 23) { return((uint8_t) 0xff); } // Invalid hour.
     d4c:	88 31       	cpi	r24, 0x18	; 24
     d4e:	88 f4       	brcc	.+34     	; 0xd72 <getByHourStat(unsigned char, unsigned char)+0x2a>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     d50:	f9 99       	sbic	0x1f, 1	; 31
     d52:	fe cf       	rjmp	.-4      	; 0xd50 <getByHourStat(unsigned char, unsigned char)+0x8>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     d54:	28 2f       	mov	r18, r24
     d56:	30 e0       	ldi	r19, 0x00	; 0
     d58:	20 50       	subi	r18, 0x00	; 0
     d5a:	3f 4f       	sbci	r19, 0xFF	; 255
     d5c:	88 e1       	ldi	r24, 0x18	; 24
     d5e:	68 9f       	mul	r22, r24
     d60:	c0 01       	movw	r24, r0
     d62:	11 24       	eor	r1, r1
     d64:	28 0f       	add	r18, r24
     d66:	39 1f       	adc	r19, r25
     d68:	32 bd       	out	0x22, r19	; 34
     d6a:	21 bd       	out	0x21, r18	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     d6c:	f8 9a       	sbi	0x1f, 0	; 31
     d6e:	80 b5       	in	r24, 0x20	; 32
     d70:	08 95       	ret
  return(eeprom_read_byte((uint8_t *)(EE_START_STATS + (statsSet * (int)EE_STATS_SET_SIZE) + (int)hh)));
     d72:	8f ef       	ldi	r24, 0xFF	; 255
  }
     d74:	08 95       	ret

00000d76 <compressTempC16(int)>:
#define COMPRESSION_C16_HIGH_THR_AFTER (COMPRESSION_C16_LOW_THR_AFTER + ((COMPRESSION_C16_HIGH_THRESHOLD-COMPRESSION_C16_LOW_THRESHOLD)>>1)) // High threshold after compression.
#define COMPRESSION_C16_CEIL_VAL (100<<4) // Ceiling input value to compression.
#define COMPRESSION_C16_CEIL_VAL_AFTER (COMPRESSION_C16_HIGH_THR_AFTER + ((COMPRESSION_C16_CEIL_VAL-COMPRESSION_C16_HIGH_THRESHOLD) >> 3)) // Ceiling input value after compression.
uint8_t compressTempC16(int tempC16)
  {
  if(tempC16 <= 0) { return(0); } // Clamp negative values to zero.
     d76:	18 16       	cp	r1, r24
     d78:	19 06       	cpc	r1, r25
     d7a:	14 f0       	brlt	.+4      	; 0xd80 <compressTempC16(int)+0xa>
     d7c:	80 e0       	ldi	r24, 0x00	; 0
     d7e:	08 95       	ret
  if(tempC16 < COMPRESSION_C16_LOW_THRESHOLD) { return(tempC16 >> 3); } // Preserve 1 bit after the binary point (0.5C precision).
     d80:	8f 3f       	cpi	r24, 0xFF	; 255
     d82:	91 05       	cpc	r25, r1
     d84:	09 f0       	breq	.+2      	; 0xd88 <compressTempC16(int)+0x12>
     d86:	34 f4       	brge	.+12     	; 0xd94 <compressTempC16(int)+0x1e>
     d88:	63 e0       	ldi	r22, 0x03	; 3
     d8a:	95 95       	asr	r25
     d8c:	87 95       	ror	r24
     d8e:	6a 95       	dec	r22
     d90:	e1 f7       	brne	.-8      	; 0xd8a <compressTempC16(int)+0x14>
     d92:	08 95       	ret
  if(tempC16 < COMPRESSION_C16_HIGH_THRESHOLD)
     d94:	21 e0       	ldi	r18, 0x01	; 1
     d96:	80 38       	cpi	r24, 0x80	; 128
     d98:	92 07       	cpc	r25, r18
     d9a:	34 f4       	brge	.+12     	; 0xda8 <compressTempC16(int)+0x32>
    { return(((tempC16 - COMPRESSION_C16_LOW_THRESHOLD) >> 1) + COMPRESSION_C16_LOW_THR_AFTER); }
     d9c:	80 50       	subi	r24, 0x00	; 0
     d9e:	91 40       	sbci	r25, 0x01	; 1
     da0:	95 95       	asr	r25
     da2:	87 95       	ror	r24
     da4:	80 5e       	subi	r24, 0xE0	; 224
     da6:	08 95       	ret
  if(tempC16 < COMPRESSION_C16_CEIL_VAL)
     da8:	26 e0       	ldi	r18, 0x06	; 6
     daa:	80 34       	cpi	r24, 0x40	; 64
     dac:	92 07       	cpc	r25, r18
     dae:	14 f0       	brlt	.+4      	; 0xdb4 <compressTempC16(int)+0x3e>
     db0:	88 ef       	ldi	r24, 0xF8	; 248
     db2:	08 95       	ret
    { return(((tempC16 - COMPRESSION_C16_HIGH_THRESHOLD) >> 3) + COMPRESSION_C16_HIGH_THR_AFTER); }
     db4:	80 58       	subi	r24, 0x80	; 128
     db6:	91 40       	sbci	r25, 0x01	; 1
     db8:	43 e0       	ldi	r20, 0x03	; 3
     dba:	95 95       	asr	r25
     dbc:	87 95       	ror	r24
     dbe:	4a 95       	dec	r20
     dc0:	e1 f7       	brne	.-8      	; 0xdba <compressTempC16(int)+0x44>
     dc2:	80 5a       	subi	r24, 0xA0	; 160
  return(COMPRESSION_C16_CEIL_VAL_AFTER);
  }
     dc4:	08 95       	ret

00000dc6 <expandTempC16(unsigned char)>:

// Reverses range compression done by compressTempC16(); results in range [0,100], with varying precision based on original value.
// 0xff (or other invalid) input results in STATS_UNSET_INT. 
int expandTempC16(uint8_t cTemp)
  {
  if(cTemp < COMPRESSION_C16_LOW_THR_AFTER) { return(cTemp << 3); }
     dc6:	80 32       	cpi	r24, 0x20	; 32
     dc8:	40 f4       	brcc	.+16     	; 0xdda <expandTempC16(unsigned char)+0x14>
     dca:	28 2f       	mov	r18, r24
     dcc:	30 e0       	ldi	r19, 0x00	; 0
     dce:	f3 e0       	ldi	r31, 0x03	; 3
     dd0:	22 0f       	add	r18, r18
     dd2:	33 1f       	adc	r19, r19
     dd4:	fa 95       	dec	r31
     dd6:	e1 f7       	brne	.-8      	; 0xdd0 <expandTempC16(unsigned char)+0xa>
     dd8:	17 c0       	rjmp	.+46     	; 0xe08 <expandTempC16(unsigned char)+0x42>
  if(cTemp < COMPRESSION_C16_HIGH_THR_AFTER)
     dda:	80 36       	cpi	r24, 0x60	; 96
     ddc:	38 f4       	brcc	.+14     	; 0xdec <expandTempC16(unsigned char)+0x26>
    { return(((cTemp - COMPRESSION_C16_LOW_THR_AFTER) << 1) + COMPRESSION_C16_LOW_THRESHOLD); }
     dde:	28 2f       	mov	r18, r24
     de0:	30 e0       	ldi	r19, 0x00	; 0
     de2:	22 0f       	add	r18, r18
     de4:	33 1f       	adc	r19, r19
     de6:	20 54       	subi	r18, 0x40	; 64
     de8:	3f 4f       	sbci	r19, 0xFF	; 255
     dea:	0e c0       	rjmp	.+28     	; 0xe08 <expandTempC16(unsigned char)+0x42>
  if(cTemp <= COMPRESSION_C16_CEIL_VAL_AFTER)
     dec:	89 3f       	cpi	r24, 0xF9	; 249
     dee:	18 f0       	brcs	.+6      	; 0xdf6 <expandTempC16(unsigned char)+0x30>
     df0:	2f ef       	ldi	r18, 0xFF	; 255
     df2:	3f e7       	ldi	r19, 0x7F	; 127
     df4:	09 c0       	rjmp	.+18     	; 0xe08 <expandTempC16(unsigned char)+0x42>
    { return(((cTemp - COMPRESSION_C16_HIGH_THR_AFTER) << 3) + COMPRESSION_C16_HIGH_THRESHOLD); }
     df6:	28 2f       	mov	r18, r24
     df8:	30 e0       	ldi	r19, 0x00	; 0
     dfa:	73 e0       	ldi	r23, 0x03	; 3
     dfc:	22 0f       	add	r18, r18
     dfe:	33 1f       	adc	r19, r19
     e00:	7a 95       	dec	r23
     e02:	e1 f7       	brne	.-8      	; 0xdfc <expandTempC16(unsigned char)+0x36>
     e04:	20 58       	subi	r18, 0x80	; 128
     e06:	31 40       	sbci	r19, 0x01	; 1
  return(STATS_UNSET_INT); // Invalid/unset input.
  }
     e08:	c9 01       	movw	r24, r18
     e0a:	08 95       	ret

00000e0c <Sensor<unsigned char>::tag() const>:
    // only as required to fetch new values from the underlying sensor.
    virtual uint8_t preferredPollInterval_s() const { return(0); }

    // Returns a suggested (JSON) tag/field/key name including units of get(); NULL means no recommended tag.
    // The lifetime of the pointed-to text must be at least that of the Sensor instance.
    virtual const char *tag() const { return(NULL); }
     e0c:	80 e0       	ldi	r24, 0x00	; 0
     e0e:	90 e0       	ldi	r25, 0x00	; 0
     e10:	08 95       	ret

00000e12 <Sensor<unsigned char>::isUnavailable() const>:
    // Default is to always return true, ie all values potentially valid.
    virtual bool isValid(T value) const { return(true); }

    // Returns true if this sensor is definitely unavailable or behaving incorrectly.
    // The default case is to assume that if the code is wired in then the device will work.
    virtual bool isUnavailable() const { return(false); }
     e12:	80 e0       	ldi	r24, 0x00	; 0
     e14:	08 95       	ret

00000e16 <Sensor<unsigned char>::handleInterruptSimple()>:
    // Must be fast and ISR (Interrupt Service Routine) safe.
    // Returns true if interrupt was successfully handled and cleared
    // else another interrupt handler in the chain may be called
    // to attempt to clear the interrupt.
    // By default does nothing (and returns false).
    virtual bool handleInterruptSimple() { return(false); }
     e16:	80 e0       	ldi	r24, 0x00	; 0
     e18:	08 95       	ret

00000e1a <Sensor<unsigned char>::begin()>:

    // Begin access to this sensor if applicable and not already begun.
    // Returns true if it needed to be begun.
    // Allows logic to end() if required at the end of a block, etc.
    // Defaults to do nothing (and return false).
    virtual bool begin() { return(false); }
     e1a:	80 e0       	ldi	r24, 0x00	; 0
     e1c:	08 95       	ret

00000e1e <Sensor<unsigned char>::isAvailable() const>:

    // Returns true if this sensor is currently available.
    // True by default unless implementation overrides.
    // For those sensors that need starting this will be false before begin().
    virtual bool isAvailable() const { return(true); }
     e1e:	81 e0       	ldi	r24, 0x01	; 1
     e20:	08 95       	ret

00000e22 <Sensor<unsigned char>::end()>:

    // End access to this sensor if applicable and not already ended.
    // Returns true if it needed to be ended.
    // Defaults to do nothing (and return false).
    virtual bool end() { return(false); }
     e22:	80 e0       	ldi	r24, 0x00	; 0
     e24:	08 95       	ret

00000e26 <Sensor<unsigned char>::preferredPollInterval_s() const>:
 
    // Returns non-zero if this implementation requires a regular call to read() to operate correctly.
    // Preferred poll interval (in seconds) or 0 if no regular poll() call required.
    // Default returns 0 indicating regular call to read() not required,
    // only as required to fetch new values from the underlying sensor.
    virtual uint8_t preferredPollInterval_s() const { return(0); }
     e26:	80 e0       	ldi	r24, 0x00	; 0
     e28:	08 95       	ret

00000e2a <Sensor<unsigned char>::isValid(unsigned char) const>:
    // BUT READ IMPLEMENTATION DOCUMENTATION BEFORE TREATING AS thread/ISR-safe.
    virtual T get() const = 0;

    // Returns true if this sensor reading value passed is potentially valid, eg in-range.
    // Default is to always return true, ie all values potentially valid.
    virtual bool isValid(T value) const { return(true); }
     e2a:	81 e0       	ldi	r24, 0x01	; 1
     e2c:	08 95       	ret

00000e2e <global constructors keyed to _Z10inWarmModev>:
  {
  protected:
      volatile uint8_t value;

      // By default initialise the value to zero.
      SimpleTSUint8Sensor() : value(0) { }
     e2e:	10 92 2a 02 	sts	0x022A, r1
    // Hours and minutes since room became vacant (doesn't roll back to zero from max hours); zero when room occupied.
    uint8_t vacancyH;
    uint8_t vacancyM;

  public:
    OccupancyTracker() : occupationCountdownM(0), activityCountdownM(0), vacancyH(0), vacancyM(0) { }
     e32:	8a e6       	ldi	r24, 0x6A	; 106
     e34:	91 e0       	ldi	r25, 0x01	; 1
     e36:	90 93 29 02 	sts	0x0229, r25
     e3a:	80 93 28 02 	sts	0x0228, r24
     e3e:	10 92 2b 02 	sts	0x022B, r1
     e42:	10 92 2c 02 	sts	0x022C, r1
     e46:	10 92 2d 02 	sts	0x022D, r1
     e4a:	10 92 2e 02 	sts	0x022E, r1
  protected:
    // Requested acuator value/position.
    volatile uint8_t value;

    // By default initialise the value to zero.
    SimpleTSUint8Actuator() : value(0) { }
     e4e:	10 92 31 02 	sts	0x0231, r1
      : inputState(0),
        callingForHeat(false),
#if defined(TRV_SLEW_GLACIAL)
        glacial(true)
#else
        glacial(false)
     e52:	88 e4       	ldi	r24, 0x48	; 72
     e54:	91 e0       	ldi	r25, 0x01	; 1
     e56:	90 93 30 02 	sts	0x0230, r25
     e5a:	80 93 2f 02 	sts	0x022F, r24
struct ModelledRadValveInputState
  {
  ModelledRadValveInputState(const int realTempC16) :
    targetTempC(FROST), 
    minPCOpen(DEFAULT_MIN_VALVE_PC_REALLY_OPEN), maxPCOpen(100),
    widenDeadband(false), glacial(false), hasEcoBias(false), inBakeMode(false)
     e5e:	87 e0       	ldi	r24, 0x07	; 7
     e60:	80 93 32 02 	sts	0x0232, r24
     e64:	8f e0       	ldi	r24, 0x0F	; 15
     e66:	80 93 33 02 	sts	0x0233, r24
     e6a:	84 e6       	ldi	r24, 0x64	; 100
     e6c:	80 93 34 02 	sts	0x0234, r24
     e70:	10 92 35 02 	sts	0x0235, r1
     e74:	10 92 36 02 	sts	0x0236, r1
     e78:	10 92 37 02 	sts	0x0237, r1
     e7c:	10 92 38 02 	sts	0x0238, r1
// and which may save a little energy if users target the specified temperatures.
// Suggestion c/o GG ~2014/10 code, and generally less misleading anyway!
void ModelledRadValveInputState::setReferenceTemperatures(const int currentTempC16)
  {
  const int referenceTempC16 = currentTempC16 + refTempOffsetC16; // TODO-386: push targeted temperature down by 0.5C to middle of degree.
  refTempC16 = referenceTempC16;
     e80:	88 e0       	ldi	r24, 0x08	; 8
     e82:	90 e0       	ldi	r25, 0x00	; 0
     e84:	90 93 3a 02 	sts	0x023A, r25
     e88:	80 93 39 02 	sts	0x0239, r24
  ModelledRadValveState() :
    initialised(false),
    isFiltering(false),
    valveMoved(false),
    cumulativeMovementPC(0),
    valveTurndownCountdownM(0), valveTurnupCountdownM(0)
     e8c:	10 92 3b 02 	sts	0x023B, r1
     e90:	10 92 3c 02 	sts	0x023C, r1
     e94:	10 92 3d 02 	sts	0x023D, r1
     e98:	10 92 3e 02 	sts	0x023E, r1
     e9c:	80 91 3f 02 	lds	r24, 0x023F
     ea0:	80 7f       	andi	r24, 0xF0	; 240
     ea2:	80 93 3f 02 	sts	0x023F, r24
     ea6:	10 92 40 02 	sts	0x0240, r1
     eaa:	10 92 41 02 	sts	0x0241, r1
      : inputState(0),
        callingForHeat(false),
#if defined(TRV_SLEW_GLACIAL)
        glacial(true)
#else
        glacial(false)
     eae:	10 92 62 02 	sts	0x0262, r1
     eb2:	10 92 63 02 	sts	0x0263, r1

    // Initialise base with appropriate storage (non-null) and capacity knowledge.
    SimpleStatsRotationBase(DescValueTuple *_stats, const uint8_t _capacity)
      : capacity(_capacity), stats(_stats), nStats(0),
        lastTXed(~0), lastTXedLoPri(~0), lastTXedHiPri(~0), // Show the first item on the first pass...
        id(NULL)
     eb6:	88 e0       	ldi	r24, 0x08	; 8
     eb8:	80 93 65 02 	sts	0x0265, r24
     ebc:	2f e6       	ldi	r18, 0x6F	; 111
     ebe:	32 e0       	ldi	r19, 0x02	; 2
     ec0:	30 93 67 02 	sts	0x0267, r19
     ec4:	20 93 66 02 	sts	0x0266, r18
     ec8:	10 92 68 02 	sts	0x0268, r1
     ecc:	8f ef       	ldi	r24, 0xFF	; 255
     ece:	80 93 69 02 	sts	0x0269, r24
     ed2:	80 93 6a 02 	sts	0x026A, r24
     ed6:	80 93 6b 02 	sts	0x026B, r24
     eda:	10 92 6d 02 	sts	0x026D, r1
     ede:	10 92 6c 02 	sts	0x026C, r1
    // is displayed immediately after the @/ID field when enabled,
    // and missing count values suggest a lost transmission somewhere.
    // Takes minimal space (1 byte).
    struct WriteCount
      {
      WriteCount() : enabled(0), count(0) { }
     ee2:	80 91 6e 02 	lds	r24, 0x026E
     ee6:	80 7f       	andi	r24, 0xF0	; 240
     ee8:	80 93 6e 02 	sts	0x026E, r24
     eec:	f9 01       	movw	r30, r18
    // The default sensitivity is set to forbid transmission at all but minimum (0) leaf TX security settings.
    // By default the stat is normal priority.
    GenericStatsDescriptor(const char * const statKey,
                           const uint8_t statSensitivity = 1,
                           const bool statHighPriority = false)
      : key(statKey), sensitivity(statSensitivity), highPriority(statHighPriority)
     eee:	91 e0       	ldi	r25, 0x01	; 1
     ef0:	11 82       	std	Z+1, r1	; 0x01
     ef2:	10 82       	st	Z, r1
     ef4:	92 83       	std	Z+2, r25	; 0x02
     ef6:	13 82       	std	Z+3, r1	; 0x03
#endif

  protected:
    struct DescValueTuple
      {
      DescValueTuple() : descriptor(NULL), value(0) { }
     ef8:	15 82       	std	Z+5, r1	; 0x05
     efa:	14 82       	std	Z+4, r1	; 0x04
      int value;

      // Various run-time flags.
      struct Flags
        {
        Flags() : changed(false) { }
     efc:	86 81       	ldd	r24, Z+6	; 0x06
     efe:	8e 7f       	andi	r24, 0xFE	; 254
     f00:	86 83       	std	Z+6, r24	; 0x06
     f02:	37 96       	adiw	r30, 0x07	; 7
    // Stats to be tracked and sent; mandatory/priority items must be first.
    // A copy is taken of the user-supplied set of descriptions, preserving order.
    DescValueTuple stats[MaxStats];

  public:
    SimpleStatsRotation() : SimpleStatsRotationBase(stats, MaxStats) { }
     f04:	82 e0       	ldi	r24, 0x02	; 2
     f06:	e7 3a       	cpi	r30, 0xA7	; 167
     f08:	f8 07       	cpc	r31, r24
     f0a:	91 f7       	brne	.-28     	; 0xef0 <global constructors keyed to _Z10inWarmModev+0xc2>
  else if(getSubCycleTime() >= nearOverrunThreshold)
    {
    DEBUG_SERIAL_PRINTLN_FLASHSTRING("?O"); // Near overrun.  Note 2ms/char to send...
    }
#endif
  }
     f0c:	08 95       	ret

00000f0e <pollIO(bool)>:
// Call this to do an I/O poll if needed; returns true if something useful happened.
// This call should typically take << 1ms at 1MHz CPU.
// Does not change CPU clock speeds, mess with interrupts (other than possible brief blocking), or sleep.
// Limits actual poll rate to something like once every 32ms, unless force is true.
//   * force if true then force full poll on every call (ie do not internally rate-limit)
bool pollIO(const bool force)
     f0e:	38 2f       	mov	r19, r24
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     f10:	f9 99       	sbic	0x1f, 1	; 31
     f12:	fe cf       	rjmp	.-4      	; 0xf10 <pollIO(bool)+0x2>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     f14:	82 e1       	ldi	r24, 0x12	; 18
     f16:	90 e0       	ldi	r25, 0x00	; 0
     f18:	92 bd       	out	0x22, r25	; 34
     f1a:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     f1c:	f8 9a       	sbi	0x1f, 0	; 31
     f1e:	80 b5       	in	r24, 0x20	; 32
  {
#if defined(ENABLE_BOILER_HUB) && defined(USE_MODULE_FHT8VSIMPLE)
  if(inHubMode())
     f20:	8f 3f       	cpi	r24, 0xFF	; 255
     f22:	99 f0       	breq	.+38     	; 0xf4a <pollIO(bool)+0x3c>
    {
    static volatile uint8_t _pO_lastPoll;

    // Poll RX at most about every ~32ms to help approx match spil rate when called in loop with 30ms nap.
    const uint8_t sct = getSubCycleTime();
     f24:	20 91 b2 00 	lds	r18, 0x00B2
    if(force || ((0 == (sct & 3)) && (sct != _pO_lastPoll)))
     f28:	33 23       	and	r19, r19
     f2a:	51 f4       	brne	.+20     	; 0xf40 <pollIO(bool)+0x32>
     f2c:	82 2f       	mov	r24, r18
     f2e:	90 e0       	ldi	r25, 0x00	; 0
     f30:	83 70       	andi	r24, 0x03	; 3
     f32:	90 70       	andi	r25, 0x00	; 0
     f34:	89 2b       	or	r24, r25
     f36:	49 f4       	brne	.+18     	; 0xf4a <pollIO(bool)+0x3c>
     f38:	80 91 b1 02 	lds	r24, 0x02B1
     f3c:	28 17       	cp	r18, r24
     f3e:	29 f0       	breq	.+10     	; 0xf4a <pollIO(bool)+0x3c>
      {
      _pO_lastPoll = sct;
     f40:	20 93 b1 02 	sts	0x02B1, r18
      if(FHT8VCallForHeatPoll()) // Check if call-for-heat has been overheard.
     f44:	0e 94 97 12 	call	0x252e	; 0x252e <FHT8VCallForHeatPoll()>
     f48:	08 95       	ret
     f4a:	80 e0       	ldi	r24, 0x00	; 0
        { return(true); }
      }
    }
#endif
  return(false);
  }
     f4c:	08 95       	ret

00000f4e <smoothStatsValue(unsigned char, unsigned char)>:

// Compute new linearly-smoothed value given old smoothed value and new value.
// Guaranteed not to produce a value higher than the max of the old smoothed value and the new value.
// Uses stochastic rounding to nearest to allow nominally sub-lsb values to have an effect over time.
// Usually only made public for unit testing.
uint8_t smoothStatsValue(const uint8_t oldSmoothed, const uint8_t newValue)
     f4e:	0f 93       	push	r16
     f50:	1f 93       	push	r17
     f52:	18 2f       	mov	r17, r24
     f54:	06 2f       	mov	r16, r22
  {
  if(oldSmoothed == newValue) { return(oldSmoothed); } // Optimisation: smoothed value is unchanged if new value is the same as extant.
     f56:	86 17       	cp	r24, r22
     f58:	b9 f0       	breq	.+46     	; 0xf88 <smoothStatsValue(unsigned char, unsigned char)+0x3a>
  // Compute and update with new stochastically-rounded exponentially-smoothed ("Brown's simple exponential smoothing") value.
  // Stochastic rounding allows sub-lsb values to have an effect over time.
  const uint8_t stocAdd = randRNG8() & ((1 << STATS_SMOOTH_SHIFT) - 1); // Allows sub-lsb values to have an effect over time.
     f5a:	0e 94 49 21 	call	0x4292	; 0x4292 <randRNG8()>
  DEBUG_SERIAL_PRINT_FLASHSTRING("stocAdd=");
  DEBUG_SERIAL_PRINT(stocAdd);
  DEBUG_SERIAL_PRINTLN();
#endif
  // Do arithmetic in 16 bits to avoid over-/under- flows.
  return((uint8_t) (((((uint16_t) oldSmoothed) << STATS_SMOOTH_SHIFT) - ((uint16_t)oldSmoothed) + ((uint16_t)newValue) + stocAdd) >> STATS_SMOOTH_SHIFT));
     f5e:	21 2f       	mov	r18, r17
     f60:	30 e0       	ldi	r19, 0x00	; 0
     f62:	a9 01       	movw	r20, r18
     f64:	b3 e0       	ldi	r27, 0x03	; 3
     f66:	44 0f       	add	r20, r20
     f68:	55 1f       	adc	r21, r21
     f6a:	ba 95       	dec	r27
     f6c:	e1 f7       	brne	.-8      	; 0xf66 <smoothStatsValue(unsigned char, unsigned char)+0x18>
     f6e:	42 1b       	sub	r20, r18
     f70:	53 0b       	sbc	r21, r19
     f72:	87 70       	andi	r24, 0x07	; 7
     f74:	48 0f       	add	r20, r24
     f76:	51 1d       	adc	r21, r1
     f78:	40 0f       	add	r20, r16
     f7a:	51 1d       	adc	r21, r1
     f7c:	a3 e0       	ldi	r26, 0x03	; 3
     f7e:	56 95       	lsr	r21
     f80:	47 95       	ror	r20
     f82:	aa 95       	dec	r26
     f84:	e1 f7       	brne	.-8      	; 0xf7e <smoothStatsValue(unsigned char, unsigned char)+0x30>
     f86:	14 2f       	mov	r17, r20
  }
     f88:	81 2f       	mov	r24, r17
     f8a:	1f 91       	pop	r17
     f8c:	0f 91       	pop	r16
     f8e:	08 95       	ret

00000f90 <simpleUpdateStatsPair(unsigned char, unsigned char, unsigned char)>:
  }
// Get some constant calculation done at compile time,
//   * lastSetN  is the set number for the 'last' values, with 'smoothed' assumed to be the next set.
//   * hh  hour for these stats [0,23].
//   * value  new stats value in range [0,254].
static inline void simpleUpdateStatsPair(const uint8_t lastSetN, const uint8_t hh, const uint8_t value)
     f90:	ff 92       	push	r15
     f92:	0f 93       	push	r16
     f94:	1f 93       	push	r17
     f96:	f4 2e       	mov	r15, r20
    DEBUG_SERIAL_PRINT(hh);
    DEBUG_SERIAL_PRINT_FLASHSTRING("h = ");
    DEBUG_SERIAL_PRINT(value);
    DEBUG_SERIAL_PRINTLN();
#endif
  simpleUpdateStatsPair_((uint8_t *)(EE_STATS_START_ADDR(lastSetN) + (hh)), (value));
     f98:	98 e1       	ldi	r25, 0x18	; 24
     f9a:	89 9f       	mul	r24, r25
     f9c:	80 01       	movw	r16, r0
     f9e:	11 24       	eor	r1, r1
     fa0:	06 0f       	add	r16, r22
     fa2:	11 1d       	adc	r17, r1
     fa4:	00 50       	subi	r16, 0x00	; 0
     fa6:	1f 4f       	sbci	r17, 0xFF	; 255
#if 0 && defined(DEBUG) // Extra arg validation during dev.
  if((((int)lastEEPtr) < EE_START_STATS) || (((int)lastEEPtr)+24 > EE_END_STATS)) { panic(); }
  if(0xff == value) { panic(); }
#endif
  // Update the last-sample slot using the mean samples value.
  eeprom_smart_update_byte(lastEEPtr, value);
     fa8:	c8 01       	movw	r24, r16
     faa:	64 2f       	mov	r22, r20
     fac:	0e 94 01 10 	call	0x2002	; 0x2002 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
  // If existing smoothed value unset or invalid, use new one as is, else fold in.
  uint8_t * const pS = lastEEPtr + 24;
     fb0:	08 5e       	subi	r16, 0xE8	; 232
     fb2:	1f 4f       	sbci	r17, 0xFF	; 255
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     fb4:	f9 99       	sbic	0x1f, 1	; 31
     fb6:	fe cf       	rjmp	.-4      	; 0xfb4 <simpleUpdateStatsPair(unsigned char, unsigned char, unsigned char)+0x24>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
     fb8:	12 bd       	out	0x22, r17	; 34
     fba:	01 bd       	out	0x21, r16	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
     fbc:	f8 9a       	sbi	0x1f, 0	; 31
     fbe:	80 b5       	in	r24, 0x20	; 32
  const uint8_t smoothed = eeprom_read_byte(pS);
  if(0xff == smoothed) { eeprom_smart_update_byte(pS, value); }
     fc0:	8f 3f       	cpi	r24, 0xFF	; 255
     fc2:	19 f4       	brne	.+6      	; 0xfca <simpleUpdateStatsPair(unsigned char, unsigned char, unsigned char)+0x3a>
     fc4:	c8 01       	movw	r24, r16
     fc6:	6f 2d       	mov	r22, r15
     fc8:	05 c0       	rjmp	.+10     	; 0xfd4 <simpleUpdateStatsPair(unsigned char, unsigned char, unsigned char)+0x44>
  else { eeprom_smart_update_byte(pS, smoothStatsValue(smoothed, value)); }
     fca:	6f 2d       	mov	r22, r15
     fcc:	0e 94 a7 07 	call	0xf4e	; 0xf4e <smoothStatsValue(unsigned char, unsigned char)>
     fd0:	68 2f       	mov	r22, r24
     fd2:	c8 01       	movw	r24, r16
     fd4:	0e 94 01 10 	call	0x2002	; 0x2002 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
    DEBUG_SERIAL_PRINT_FLASHSTRING("h = ");
    DEBUG_SERIAL_PRINT(value);
    DEBUG_SERIAL_PRINTLN();
#endif
  simpleUpdateStatsPair_((uint8_t *)(EE_STATS_START_ADDR(lastSetN) + (hh)), (value));
  }
     fd8:	1f 91       	pop	r17
     fda:	0f 91       	pop	r16
     fdc:	ff 90       	pop	r15
     fde:	08 95       	ret

00000fe0 <setMinBoilerOnMinutes(unsigned char)>:
#endif

#ifndef setMinBoilerOnMinutes
// Set minimum on (and off) time for pointer (minutes); zero to disable hub mode.
// Suggested minimum of 4 minutes for gas combi; much longer for heat pumps for example.
void setMinBoilerOnMinutes(uint8_t mins) { eeprom_smart_update_byte((uint8_t *)EE_START_MIN_BOILER_ON_MINS_INV, ~(mins)); }
     fe0:	68 2f       	mov	r22, r24
     fe2:	60 95       	com	r22
     fe4:	82 e1       	ldi	r24, 0x12	; 18
     fe6:	90 e0       	ldi	r25, 0x00	; 0
     fe8:	0e 94 01 10 	call	0x2002	; 0x2002 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
     fec:	08 95       	ret

00000fee <setFROSTTargetC(unsigned char)>:

#if defined(SETTABLE_TARGET_TEMPERATURES)
// Set (non-volatile) 'FROST' protection target in C; no higher than getWARMTargetC() returns, strictly positive, in range [MIN_TARGET_C,MAX_TARGET_C].
// Can also be used, even when a temperature pot is present, to set a floor setback temperature.
// Returns false if not set, eg because outside range [MIN_TARGET_C,MAX_TARGET_C], else returns true.
bool setFROSTTargetC(uint8_t tempC)
     fee:	1f 93       	push	r17
     ff0:	18 2f       	mov	r17, r24
  {
  if((tempC < MIN_TARGET_C) || (tempC > MAX_TARGET_C)) { return(false); } // Invalid temperature.
     ff2:	85 50       	subi	r24, 0x05	; 5
     ff4:	8b 35       	cpi	r24, 0x5B	; 91
     ff6:	58 f4       	brcc	.+22     	; 0x100e <setFROSTTargetC(unsigned char)+0x20>
  if(tempC > getWARMTargetC()) { return(false); } // Cannot set above WARM target.
     ff8:	0e 94 b9 03 	call	0x772	; 0x772 <getWARMTargetC()>
     ffc:	81 17       	cp	r24, r17
     ffe:	38 f0       	brcs	.+14     	; 0x100e <setFROSTTargetC(unsigned char)+0x20>
  eeprom_smart_update_byte((uint8_t *)EE_START_FROST_C, tempC); // Update in EEPROM if necessary.
    1000:	8e e0       	ldi	r24, 0x0E	; 14
    1002:	90 e0       	ldi	r25, 0x00	; 0
    1004:	61 2f       	mov	r22, r17
    1006:	0e 94 01 10 	call	0x2002	; 0x2002 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
    100a:	81 e0       	ldi	r24, 0x01	; 1
    100c:	01 c0       	rjmp	.+2      	; 0x1010 <setFROSTTargetC(unsigned char)+0x22>
  return(true); // Assume value correctly written.
    100e:	80 e0       	ldi	r24, 0x00	; 0
  }
    1010:	1f 91       	pop	r17
    1012:	08 95       	ret

00001014 <ModelledRadValve::recalibrate()>:
// If possible exercise the valve to avoid pin sticking and recalibrate valve travel.
// Default does nothing.
void ModelledRadValve::recalibrate()
  {
#ifdef USE_MODULE_FHT8VSIMPLE
  FHT8VSyncAndTXReset(); // Should this be decalcinate instead/also/first?
    1014:	0e 94 23 11 	call	0x2246	; 0x2246 <FHT8VSyncAndTXReset()>
#endif
  }
    1018:	08 95       	ret

0000101a <__vector_5>:

#if !defined(ALT_MAIN_LOOP) // Do not define handlers here when alt main is in use.
// Previous state of port D pins to help detect changes.
static volatile uint8_t prevStatePD;
// Interrupt service routine for PD I/O port transition changes (including RX).
ISR(PCINT2_vect)
    101a:	1f 92       	push	r1
    101c:	0f 92       	push	r0
    101e:	0f b6       	in	r0, 0x3f	; 63
    1020:	0f 92       	push	r0
    1022:	11 24       	eor	r1, r1
    1024:	2f 93       	push	r18
    1026:	3f 93       	push	r19
    1028:	4f 93       	push	r20
    102a:	5f 93       	push	r21
    102c:	6f 93       	push	r22
    102e:	7f 93       	push	r23
    1030:	8f 93       	push	r24
    1032:	9f 93       	push	r25
    1034:	af 93       	push	r26
    1036:	bf 93       	push	r27
    1038:	ef 93       	push	r30
    103a:	ff 93       	push	r31
  {
  const uint8_t pins = PIND;
    103c:	89 b1       	in	r24, 0x09	; 9
  const uint8_t changes = pins ^ prevStatePD;
    103e:	90 91 af 02 	lds	r25, 0x02AF
  prevStatePD = pins;
    1042:	80 93 af 02 	sts	0x02AF, r24
  // If an interrupt arrived from no other masked source then wake the CLI.
  // The will ensure that the CLI is active, eg from RX activity,
  // eg it is possible to wake the CLI subsystem with an extra CR or LF.
  // It is OK to trigger this from other things such as button presses.
  // FIXME: ensure that resetCLIActiveTimer() is inlineable to minimise ISR prologue/epilogue time and space.
  if(!(changes & MASK_PD & ~1)) { resetCLIActiveTimer(); }
    1046:	0e 94 42 27 	call	0x4e84	; 0x4e84 <resetCLIActiveTimer()>
  }
    104a:	ff 91       	pop	r31
    104c:	ef 91       	pop	r30
    104e:	bf 91       	pop	r27
    1050:	af 91       	pop	r26
    1052:	9f 91       	pop	r25
    1054:	8f 91       	pop	r24
    1056:	7f 91       	pop	r23
    1058:	6f 91       	pop	r22
    105a:	5f 91       	pop	r21
    105c:	4f 91       	pop	r20
    105e:	3f 91       	pop	r19
    1060:	2f 91       	pop	r18
    1062:	0f 90       	pop	r0
    1064:	0f be       	out	0x3f, r0	; 63
    1066:	0f 90       	pop	r0
    1068:	1f 90       	pop	r1
    106a:	18 95       	reti

0000106c <populateCoreStats(FullStatsMessageCore*)>:


// Clear and populate core stats structure with information from this node.
// Exactly what gets filled in will depend on sensors on the node,
// and may depend on stats TX security level (eg if collecting some sensitive items is also expensive).
void populateCoreStats(FullStatsMessageCore_t *const content)
    106c:	cf 93       	push	r28
    106e:	df 93       	push	r29
    1070:	ec 01       	movw	r28, r24
#define FullStatsMessageCore_MAX_BYTES_ON_WIRE 8
// Minimum size on wire including trailing CRC of core of FullStatsMessage.  TX message buffer should be one larger for trailing 0xff.
#define FullStatsMessageCore_MIN_BYTES_ON_WIRE 3

// Clear a FullStatsMessageCore_t, also indicating no optional fields present.
static inline void clearFullStatsMessageCore(FullStatsMessageCore_t *const p) { memset(p, 0, sizeof(FullStatsMessageCore_t)); }
    1072:	87 e0       	ldi	r24, 0x07	; 7
    1074:	fe 01       	movw	r30, r28
    1076:	11 92       	st	Z+, r1
    1078:	8a 95       	dec	r24
    107a:	e9 f7       	brne	.-6      	; 0x1076 <populateCoreStats(FullStatsMessageCore*)+0xa>
  {
  clearFullStatsMessageCore(content); // Defensive programming: all fields should be set explicitly below.
  if(localFHT8VTRVEnabled())
    107c:	0e 94 fd 10 	call	0x21fa	; 0x21fa <localFHT8VTRVEnabled()>
    1080:	88 23       	and	r24, r24
    1082:	31 f0       	breq	.+12     	; 0x1090 <populateCoreStats(FullStatsMessageCore*)+0x24>
    {
    // Use FHT8V house codes if available.
    content->id0 = FHT8VGetHC1();
    1084:	0e 94 eb 10 	call	0x21d6	; 0x21d6 <FHT8VGetHC1()>
    1088:	89 83       	std	Y+1, r24	; 0x01
    content->id1 = FHT8VGetHC2();
    108a:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <FHT8VGetHC2()>
    108e:	11 c0       	rjmp	.+34     	; 0x10b2 <populateCoreStats(FullStatsMessageCore*)+0x46>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    1090:	f9 99       	sbic	0x1f, 1	; 31
    1092:	fe cf       	rjmp	.-4      	; 0x1090 <populateCoreStats(FullStatsMessageCore*)+0x24>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    1094:	84 e1       	ldi	r24, 0x14	; 20
    1096:	90 e0       	ldi	r25, 0x00	; 0
    1098:	92 bd       	out	0x22, r25	; 34
    109a:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    109c:	f8 9a       	sbi	0x1f, 0	; 31
    109e:	80 b5       	in	r24, 0x20	; 32
    }
  else
    {
    // Use OpenTRV unique ID if no other higher-priority ID.
    content->id0 = eeprom_read_byte(0 + (uint8_t *)EE_START_ID);
    10a0:	89 83       	std	Y+1, r24	; 0x01
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    10a2:	f9 99       	sbic	0x1f, 1	; 31
    10a4:	fe cf       	rjmp	.-4      	; 0x10a2 <populateCoreStats(FullStatsMessageCore*)+0x36>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    10a6:	85 e1       	ldi	r24, 0x15	; 21
    10a8:	90 e0       	ldi	r25, 0x00	; 0
    10aa:	92 bd       	out	0x22, r25	; 34
    10ac:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    10ae:	f8 9a       	sbi	0x1f, 0	; 31
    10b0:	80 b5       	in	r24, 0x20	; 32
    content->id1 = eeprom_read_byte(1 + (uint8_t *)EE_START_ID);
    10b2:	8a 83       	std	Y+2, r24	; 0x02
    }
  content->containsID = true;
    10b4:	28 81       	ld	r18, Y
    10b6:	82 2f       	mov	r24, r18
    10b8:	81 60       	ori	r24, 0x01	; 1
    10ba:	88 83       	st	Y, r24
  content->tempAndPower.tempC16 = TemperatureC16.get();
    10bc:	80 91 ea 03 	lds	r24, 0x03EA
    10c0:	8b 83       	std	Y+3, r24	; 0x03
    10c2:	90 91 eb 03 	lds	r25, 0x03EB
    10c6:	9f 77       	andi	r25, 0x7F	; 127
    10c8:	8c 81       	ldd	r24, Y+4	; 0x04
    10ca:	80 78       	andi	r24, 0x80	; 128
    10cc:	89 2b       	or	r24, r25
    10ce:	8c 83       	std	Y+4, r24	; 0x04
  content->tempAndPower.powerLow = Supply_mV.isSupplyVoltageLow();
    10d0:	90 91 85 03 	lds	r25, 0x0385
    10d4:	97 95       	ror	r25
    10d6:	99 27       	eor	r25, r25
    10d8:	97 95       	ror	r25
    10da:	8f 77       	andi	r24, 0x7F	; 127
    10dc:	89 2b       	or	r24, r25
    10de:	8c 83       	std	Y+4, r24	; 0x04
  content->containsTempAndPower = true;
    10e0:	23 60       	ori	r18, 0x03	; 3
    10e2:	28 83       	st	Y, r18
  public:
    // Return last value fetched by read(); undefined before first read().
    // Usually fast.
    // Often likely to be thread-safe or usable within ISRs (Interrupt Service Routines),
    // BUT READ IMPLEMENTATION DOCUMENTATION BEFORE TREATING AS thread/ISR-safe.
    virtual uint8_t get() const { return(value); }
    10e4:	80 91 e3 03 	lds	r24, 0x03E3




// Templated function versions of min/max that do not evaluate the arguments twice.
template <class T> const T& fnmin(const T& a, const T& b) { return((a>b)?b:a); }
    10e8:	8e 3f       	cpi	r24, 0xFE	; 254
    10ea:	10 f0       	brcs	.+4      	; 0x10f0 <populateCoreStats(FullStatsMessageCore*)+0x84>
    10ec:	8e ef       	ldi	r24, 0xFE	; 254
    10ee:	03 c0       	rjmp	.+6      	; 0x10f6 <populateCoreStats(FullStatsMessageCore*)+0x8a>
    10f0:	88 23       	and	r24, r24
    10f2:	09 f4       	brne	.+2      	; 0x10f6 <populateCoreStats(FullStatsMessageCore*)+0x8a>
    10f4:	81 e0       	ldi	r24, 0x01	; 1
  content->ambL = fnmax((uint8_t)1, fnmin((uint8_t)254, AmbLight.get())); // Coerce to allowed value in range [1,254]. Bug-fix (twice! TODO-510) c/o Gary Gladman!
    10f6:	8d 83       	std	Y+5, r24	; 0x05
  content->containsAmbL = true;
    10f8:	88 81       	ld	r24, Y
    10fa:	84 60       	ori	r24, 0x04	; 4
    10fc:	88 83       	st	Y, r24
    // Returns true if the room appears to be likely occupied (with active users) recently.
    // This uses the same timer as isOccupied() (restarted by markAsOccupied())
    // but returns to false somewhat sooner for example to allow ramping up more costly occupancy detection methods
    // and to allow some simple graduated occupancy responses.
    // Thread-safe.
    bool isLikelyRecentlyOccupied() { return(occupationCountdownM > OCCUPATION_TIMEOUT_1_M); }
    10fe:	80 91 2b 02 	lds	r24, 0x022B
    void markAsPossiblyOccupied();

    // Two-bit occupancy: (00 not disclosed,) 1 not occupied, 2 possibly occupied, 3 probably occupied.
    // 0 is not returned by this implementation.
    // Thread-safe.
    uint8_t twoBitOccupancyValue() { return(isLikelyRecentlyOccupied() ? 3 : (isLikelyOccupied() ? 2 : 1)); }
    1102:	82 32       	cpi	r24, 0x22	; 34
    1104:	10 f0       	brcs	.+4      	; 0x110a <populateCoreStats(FullStatsMessageCore*)+0x9e>
    1106:	93 e0       	ldi	r25, 0x03	; 3
    1108:	07 c0       	rjmp	.+14     	; 0x1118 <populateCoreStats(FullStatsMessageCore*)+0xac>

    // Returns true if the room appears to be likely occupied (with active users) now.
    // Operates on a timeout; calling markAsOccupied() restarts the timer.
    // Defaults to false (and API still exists) when OCCUPANCY_SUPPORT not defined.
    // Thread-safe.
    bool isLikelyOccupied() { return(0 != occupationCountdownM); }
    110a:	80 91 2b 02 	lds	r24, 0x022B
    void markAsPossiblyOccupied();

    // Two-bit occupancy: (00 not disclosed,) 1 not occupied, 2 possibly occupied, 3 probably occupied.
    // 0 is not returned by this implementation.
    // Thread-safe.
    uint8_t twoBitOccupancyValue() { return(isLikelyRecentlyOccupied() ? 3 : (isLikelyOccupied() ? 2 : 1)); }
    110e:	88 23       	and	r24, r24
    1110:	11 f4       	brne	.+4      	; 0x1116 <populateCoreStats(FullStatsMessageCore*)+0xaa>
    1112:	91 e0       	ldi	r25, 0x01	; 1
    1114:	01 c0       	rjmp	.+2      	; 0x1118 <populateCoreStats(FullStatsMessageCore*)+0xac>
    1116:	92 e0       	ldi	r25, 0x02	; 2
  // OC1/OC2 = Occupancy: 00 not disclosed, 01 not occupied, 10 possibly occupied, 11 probably occupied.
  // The encodeFullStatsMessageCore() route should omit data not appopriate for security reasons.
  content->occ = Occupancy.twoBitOccupancyValue();
    1118:	8e 81       	ldd	r24, Y+6	; 0x06
    111a:	8c 7f       	andi	r24, 0xFC	; 252
    111c:	89 2b       	or	r24, r25
    111e:	8e 83       	std	Y+6, r24	; 0x06
  }
    1120:	df 91       	pop	r29
    1122:	cf 91       	pop	r28
    1124:	08 95       	ret

00001126 <bareStatsTX(bool, bool, bool)>:
// This may be binary or JSON format.
//   * resumeRX  if true and unit capable of running in hub/RX mode,
//       the unit will resume RX after sending the stats
//   * allowDoubleTX  allow double TX to increase chance of successful reception
//   * doBinary  send binary form, else JSON form if supported
static void bareStatsTX(const bool resumeRX, const bool allowDoubleTX, const bool doBinary)
    1126:	8f 92       	push	r8
    1128:	9f 92       	push	r9
    112a:	af 92       	push	r10
    112c:	bf 92       	push	r11
    112e:	cf 92       	push	r12
    1130:	df 92       	push	r13
    1132:	ef 92       	push	r14
    1134:	ff 92       	push	r15
    1136:	0f 93       	push	r16
    1138:	1f 93       	push	r17
    113a:	df 93       	push	r29
    113c:	cf 93       	push	r28
    113e:	cd b7       	in	r28, 0x3d	; 61
    1140:	de b7       	in	r29, 0x3e	; 62
    1142:	c8 54       	subi	r28, 0x48	; 72
    1144:	d0 40       	sbci	r29, 0x00	; 0
    1146:	0f b6       	in	r0, 0x3f	; 63
    1148:	f8 94       	cli
    114a:	de bf       	out	0x3e, r29	; 62
    114c:	0f be       	out	0x3f, r0	; 63
    114e:	cd bf       	out	0x3d, r28	; 61
    1150:	88 2e       	mov	r8, r24
    1152:	96 2e       	mov	r9, r22
  //   * max binary length, or max JSON length + 1 for CRC + 1 to allow detection of oversize message
  //   * terminating 0xff
  uint8_t buf[STATS_MSG_START_OFFSET + max(FullStatsMessageCore_MAX_BYTES_ON_WIRE,  MSG_JSON_MAX_LENGTH+1) + 1];

#if defined(ALLOW_JSON_OUTPUT)
  if(doBinary)
    1154:	44 23       	and	r20, r20
    1156:	01 f1       	breq	.+64     	; 0x1198 <bareStatsTX(bool, bool, bool)+0x72>
#endif
    {
    // Send binary message first.
    // Gather core stats.
    FullStatsMessageCore_t content;
    populateCoreStats(&content);
    1158:	6e 01       	movw	r12, r28
    115a:	08 94       	sec
    115c:	c1 1c       	adc	r12, r1
    115e:	d1 1c       	adc	r13, r1
    1160:	c6 01       	movw	r24, r12
    1162:	0e 94 36 08 	call	0x106c	; 0x106c <populateCoreStats(FullStatsMessageCore*)>
    const uint8_t *msg1 = encodeFullStatsMessageCore(buf + STATS_MSG_START_OFFSET, sizeof(buf) - STATS_MSG_START_OFFSET, getStatsTXLevel(), false, &content);
    1166:	0e 94 3f 26 	call	0x4c7e	; 0x4c7e <getStatsTXLevel()>
    116a:	ac 01       	movw	r20, r24
    116c:	88 e0       	ldi	r24, 0x08	; 8
    116e:	e8 2e       	mov	r14, r24
    1170:	f1 2c       	mov	r15, r1
    1172:	ec 0e       	add	r14, r28
    1174:	fd 1e       	adc	r15, r29
    1176:	c7 01       	movw	r24, r14
    1178:	08 96       	adiw	r24, 0x08	; 8
    117a:	69 e3       	ldi	r22, 0x39	; 57
    117c:	20 e0       	ldi	r18, 0x00	; 0
    117e:	86 01       	movw	r16, r12
    1180:	0e 94 ea 1b 	call	0x37d4	; 0x37d4 <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)>
    if(NULL == msg1)
    1184:	89 2b       	or	r24, r25
    1186:	09 f4       	brne	.+2      	; 0x118a <bareStatsTX(bool, bool, bool)+0x64>
    1188:	ec c0       	rjmp	.+472    	; 0x1362 <bareStatsTX(bool, bool, bool)+0x23c>
DEBUG_SERIAL_PRINTLN_FLASHSTRING("Bin gen err!");
#endif
      return;
      }
    // Record stats as if remote, and treat channel as secure.
    recordCoreStats(true, &content);
    118a:	81 e0       	ldi	r24, 0x01	; 1
    118c:	b6 01       	movw	r22, r12
    118e:	0e 94 a7 1a 	call	0x354e	; 0x354e <recordCoreStats(bool, FullStatsMessageCore const*)>
    // Send it!
    RFM22RawStatsTX(true, buf, allowDoubleTX);
    1192:	81 e0       	ldi	r24, 0x01	; 1
    1194:	b7 01       	movw	r22, r14
    1196:	bd c0       	rjmp	.+378    	; 0x1312 <bareStatsTX(bool, bool, bool)+0x1ec>
    int8_t wrote;

    // Managed JSON stats.
//    static SimpleStatsRotation<8> ss1; // Configured for maximum different stats.
    const bool maximise = true; // Make best use of available bandwidth...
    if(ss1.isEmpty())
    1198:	80 91 68 02 	lds	r24, 0x0268
    119c:	88 23       	and	r24, r24
    119e:	29 f4       	brne	.+10     	; 0x11aa <bareStatsTX(bool, bool, bool)+0x84>
    bool changedValue();

    // Iff true enable the count ("+") field and display immediately after the "@"/ID field.
    // The unsigned count increments as a successful write() operation completes,
    // and wraps after 63 (to limit space), potentially allowing easy detection of lost stats/transmissions.
    void enableCount(bool enable) { c.enabled = enable; }
    11a0:	80 91 6e 02 	lds	r24, 0x026E
    11a4:	81 60       	ori	r24, 0x01	; 1
    11a6:	80 93 6e 02 	sts	0x026E, r24
    // True if successful, false otherwise (eg capacity already reached).
    bool put(SimpleStatsKey key, int newValue);

    // Create/update value for the given sensor.
    // True if successful, false otherwise (eg capacity already reached).
    template <class T> bool put(const Sensor<T> &s) { return(put(s.tag(), s.get())); }
    11aa:	e0 91 e8 03 	lds	r30, 0x03E8
    11ae:	f0 91 e9 03 	lds	r31, 0x03E9
    11b2:	02 84       	ldd	r0, Z+10	; 0x0a
    11b4:	f3 85       	ldd	r31, Z+11	; 0x0b
    11b6:	e0 2d       	mov	r30, r0
    11b8:	88 ee       	ldi	r24, 0xE8	; 232
    11ba:	93 e0       	ldi	r25, 0x03	; 3
    11bc:	09 95       	icall
    11be:	8c 01       	movw	r16, r24
    11c0:	e0 91 e8 03 	lds	r30, 0x03E8
    11c4:	f0 91 e9 03 	lds	r31, 0x03E9
    11c8:	02 80       	ldd	r0, Z+2	; 0x02
    11ca:	f3 81       	ldd	r31, Z+3	; 0x03
    11cc:	e0 2d       	mov	r30, r0
    11ce:	88 ee       	ldi	r24, 0xE8	; 232
    11d0:	93 e0       	ldi	r25, 0x03	; 3
    11d2:	09 95       	icall
    11d4:	ac 01       	movw	r20, r24
    11d6:	85 e6       	ldi	r24, 0x65	; 101
    11d8:	92 e0       	ldi	r25, 0x02	; 2
    11da:	b8 01       	movw	r22, r16
    11dc:	0e 94 0c 19 	call	0x3218	; 0x3218 <SimpleStatsRotationBase::put(char const*, int)>
    // Returns true if the room appears to be likely occupied (with active users) recently.
    // This uses the same timer as isOccupied() (restarted by markAsOccupied())
    // but returns to false somewhat sooner for example to allow ramping up more costly occupancy detection methods
    // and to allow some simple graduated occupancy responses.
    // Thread-safe.
    bool isLikelyRecentlyOccupied() { return(occupationCountdownM > OCCUPATION_TIMEOUT_1_M); }
    11e0:	80 91 2b 02 	lds	r24, 0x022B
    void markAsPossiblyOccupied();

    // Two-bit occupancy: (00 not disclosed,) 1 not occupied, 2 possibly occupied, 3 probably occupied.
    // 0 is not returned by this implementation.
    // Thread-safe.
    uint8_t twoBitOccupancyValue() { return(isLikelyRecentlyOccupied() ? 3 : (isLikelyOccupied() ? 2 : 1)); }
    11e4:	82 32       	cpi	r24, 0x22	; 34
    11e6:	10 f0       	brcs	.+4      	; 0x11ec <bareStatsTX(bool, bool, bool)+0xc6>
    11e8:	43 e0       	ldi	r20, 0x03	; 3
    11ea:	07 c0       	rjmp	.+14     	; 0x11fa <bareStatsTX(bool, bool, bool)+0xd4>

    // Returns true if the room appears to be likely occupied (with active users) now.
    // Operates on a timeout; calling markAsOccupied() restarts the timer.
    // Defaults to false (and API still exists) when OCCUPANCY_SUPPORT not defined.
    // Thread-safe.
    bool isLikelyOccupied() { return(0 != occupationCountdownM); }
    11ec:	80 91 2b 02 	lds	r24, 0x022B
    void markAsPossiblyOccupied();

    // Two-bit occupancy: (00 not disclosed,) 1 not occupied, 2 possibly occupied, 3 probably occupied.
    // 0 is not returned by this implementation.
    // Thread-safe.
    uint8_t twoBitOccupancyValue() { return(isLikelyRecentlyOccupied() ? 3 : (isLikelyOccupied() ? 2 : 1)); }
    11f0:	88 23       	and	r24, r24
    11f2:	11 f4       	brne	.+4      	; 0x11f8 <bareStatsTX(bool, bool, bool)+0xd2>
    11f4:	41 e0       	ldi	r20, 0x01	; 1
    11f6:	01 c0       	rjmp	.+2      	; 0x11fa <bareStatsTX(bool, bool, bool)+0xd4>
    11f8:	42 e0       	ldi	r20, 0x02	; 2
    ss1.put(TemperatureC16);
#if defined(HUMIDITY_SENSOR_SUPPORT)
    ss1.put(RelHumidity);
#endif
#if defined(OCCUPANCY_SUPPORT)
    ss1.put(Occupancy.twoBitTag(), Occupancy.twoBitOccupancyValue()); // Reduce spurious TX cf percentage.
    11fa:	85 e6       	ldi	r24, 0x65	; 101
    11fc:	92 e0       	ldi	r25, 0x02	; 2
    11fe:	6a e0       	ldi	r22, 0x0A	; 10
    1200:	71 e0       	ldi	r23, 0x01	; 1
    1202:	50 e0       	ldi	r21, 0x00	; 0
    1204:	0e 94 0c 19 	call	0x3218	; 0x3218 <SimpleStatsRotationBase::put(char const*, int)>
    // At other times more relaxed checking (eg lower power) can be used.
    bool increaseCheckForOccupancy() { return(!isLikelyRecentlyOccupied() && isLikelyOccupied() && !reportedRecently()); }

    // Get number of hours room vacant, zero when room occupied; does not wrap.
    // If forced to zero as soon as occupancy is detected.
    uint16_t getVacancyH() { return((value != 0) ? 0 : vacancyH); }
    1208:	80 91 2a 02 	lds	r24, 0x022A
    120c:	88 23       	and	r24, r24
    120e:	19 f0       	breq	.+6      	; 0x1216 <bareStatsTX(bool, bool, bool)+0xf0>
    1210:	40 e0       	ldi	r20, 0x00	; 0
    1212:	50 e0       	ldi	r21, 0x00	; 0
    1214:	04 c0       	rjmp	.+8      	; 0x121e <bareStatsTX(bool, bool, bool)+0xf8>
    1216:	80 91 2d 02 	lds	r24, 0x022D
    121a:	48 2f       	mov	r20, r24
    121c:	50 e0       	ldi	r21, 0x00	; 0
    ss1.put(Occupancy.vacHTag(), Occupancy.getVacancyH()); // EXPERIMENTAL
    121e:	85 e6       	ldi	r24, 0x65	; 101
    1220:	92 e0       	ldi	r25, 0x02	; 2
    1222:	6c e0       	ldi	r22, 0x0C	; 12
    1224:	71 e0       	ldi	r23, 0x01	; 1
    1226:	0e 94 0c 19 	call	0x3218	; 0x3218 <SimpleStatsRotationBase::put(char const*, int)>
    // This depends on the AVR and other hardware components (eg sensors) in use.
    bool isSupplyVoltageLow() const { return(isLow); }

    // Returns true if the supply appears to be something like mains, that does not need monitoring.
    // This assumes that anything at/above 3V is mains or at least a long way from needing monitoring.
    bool isMains() const { return(!isLow && (mV >= 3000)); }
    122a:	80 91 85 03 	lds	r24, 0x0385
    122e:	88 23       	and	r24, r24
    1230:	09 f0       	breq	.+2      	; 0x1234 <bareStatsTX(bool, bool, bool)+0x10e>
    1232:	7b c0       	rjmp	.+246    	; 0x132a <bareStatsTX(bool, bool, bool)+0x204>
    1234:	80 91 83 03 	lds	r24, 0x0383
    1238:	90 91 84 03 	lds	r25, 0x0384
    123c:	88 5b       	subi	r24, 0xB8	; 184
    123e:	9b 40       	sbci	r25, 0x0B	; 11
    1240:	08 f4       	brcc	.+2      	; 0x1244 <bareStatsTX(bool, bool, bool)+0x11e>
    1242:	73 c0       	rjmp	.+230    	; 0x132a <bareStatsTX(bool, bool, bool)+0x204>
#endif
    // OPTIONAL items
    // Only TX supply voltage for units apparently not mains powered.
    if(!Supply_mV.isMains()) { ss1.put(Supply_mV); } else { ss1.remove(Supply_mV.tag()); }
    1244:	85 e6       	ldi	r24, 0x65	; 101
    1246:	92 e0       	ldi	r25, 0x02	; 2
    1248:	62 e1       	ldi	r22, 0x12	; 18
    124a:	71 e0       	ldi	r23, 0x01	; 1
    124c:	0e 94 65 19 	call	0x32ca	; 0x32ca <SimpleStatsRotationBase::remove(char const*)>
    1250:	e0 91 2f 02 	lds	r30, 0x022F
    1254:	f0 91 30 02 	lds	r31, 0x0230
    1258:	02 84       	ldd	r0, Z+10	; 0x0a
    125a:	f3 85       	ldd	r31, Z+11	; 0x0b
    125c:	e0 2d       	mov	r30, r0
    125e:	8f e2       	ldi	r24, 0x2F	; 47
    1260:	92 e0       	ldi	r25, 0x02	; 2
    1262:	09 95       	icall
    1264:	8c 01       	movw	r16, r24
    1266:	e0 91 2f 02 	lds	r30, 0x022F
    126a:	f0 91 30 02 	lds	r31, 0x0230
    126e:	02 80       	ldd	r0, Z+2	; 0x02
    1270:	f3 81       	ldd	r31, Z+3	; 0x03
    1272:	e0 2d       	mov	r30, r0
    1274:	8f e2       	ldi	r24, 0x2F	; 47
    1276:	92 e0       	ldi	r25, 0x02	; 2
    1278:	09 95       	icall
    127a:	48 2f       	mov	r20, r24
    127c:	85 e6       	ldi	r24, 0x65	; 101
    127e:	92 e0       	ldi	r25, 0x02	; 2
    1280:	b8 01       	movw	r22, r16
    1282:	50 e0       	ldi	r21, 0x00	; 0
    1284:	0e 94 0c 19 	call	0x3218	; 0x3218 <SimpleStatsRotationBase::put(char const*, int)>
#if !defined(LOCAL_TRV) // Deploying as sensor unit, not TRV controller, so show all sensors and no TRV stuff.
    // Only show ambient light levels for non-TRV pure-sensor units.
    ss1.put(AmbLight);
#else
    ss1.put(NominalRadValve);
    ss1.put(NominalRadValve.tagTTC(), NominalRadValve.getTargetTempC());
    1288:	40 91 32 02 	lds	r20, 0x0232
    128c:	85 e6       	ldi	r24, 0x65	; 101
    128e:	92 e0       	ldi	r25, 0x02	; 2
    1290:	67 e1       	ldi	r22, 0x17	; 23
    1292:	71 e0       	ldi	r23, 0x01	; 1
    1294:	50 e0       	ldi	r21, 0x00	; 0
    1296:	0e 94 0c 19 	call	0x3218	; 0x3218 <SimpleStatsRotationBase::put(char const*, int)>
#if 1
    ss1.put(NominalRadValve.tagCMPC(), NominalRadValve.getCumulativeMovementPC()); // EXPERIMENTAL
    129a:	40 91 3e 02 	lds	r20, 0x023E
    129e:	50 91 3f 02 	lds	r21, 0x023F
    12a2:	5f 70       	andi	r21, 0x0F	; 15
    12a4:	85 e6       	ldi	r24, 0x65	; 101
    12a6:	92 e0       	ldi	r25, 0x02	; 2
    12a8:	6c e1       	ldi	r22, 0x1C	; 28
    12aa:	71 e0       	ldi	r23, 0x01	; 1
    12ac:	0e 94 0c 19 	call	0x3218	; 0x3218 <SimpleStatsRotationBase::put(char const*, int)>
#endif
#endif
    // If not doing a doubleTX then consider sometimes suppressing the change-flag clearing for this send
    // to reduce the chance of important changes being missed by the receiver.
    wrote = ss1.writeJSON(bptr, sizeof(buf) - (bptr-buf), getStatsTXLevel(), maximise); // , !allowDoubleTX && randRNG8NextBoolean());
    12b0:	0e 94 3f 26 	call	0x4c7e	; 0x4c7e <getStatsTXLevel()>
    12b4:	28 2f       	mov	r18, r24
    12b6:	08 e0       	ldi	r16, 0x08	; 8
    12b8:	a0 2e       	mov	r10, r16
    12ba:	b1 2c       	mov	r11, r1
    12bc:	ac 0e       	add	r10, r28
    12be:	bd 1e       	adc	r11, r29
    12c0:	18 e0       	ldi	r17, 0x08	; 8
    12c2:	c1 2e       	mov	r12, r17
    12c4:	d1 2c       	mov	r13, r1
    12c6:	ca 0c       	add	r12, r10
    12c8:	db 1c       	adc	r13, r11
    12ca:	85 e6       	ldi	r24, 0x65	; 101
    12cc:	92 e0       	ldi	r25, 0x02	; 2
    12ce:	b6 01       	movw	r22, r12
    12d0:	49 e3       	ldi	r20, 0x39	; 57
    12d2:	01 e0       	ldi	r16, 0x01	; 1
    12d4:	ee 24       	eor	r14, r14
    12d6:	0e 94 00 17 	call	0x2e00	; 0x2e00 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)>
    12da:	18 2f       	mov	r17, r24
    if(0 == wrote)
    12dc:	88 23       	and	r24, r24
    12de:	29 f4       	brne	.+10     	; 0x12ea <bareStatsTX(bool, bool, bool)+0x1c4>
      {
DEBUG_SERIAL_PRINTLN_FLASHSTRING("JSON gen err!");
    12e0:	81 ed       	ldi	r24, 0xD1	; 209
    12e2:	90 e0       	ldi	r25, 0x00	; 0
    12e4:	0e 94 2c 27 	call	0x4e58	; 0x4e58 <serialPrintlnAndFlush(__FlashStringHelper const*)>
    12e8:	3c c0       	rjmp	.+120    	; 0x1362 <bareStatsTX(bool, bool, bool)+0x23c>
      return;
      }

    // Record stats as if local, and treat channel as secure.
    recordJSONStats(true, (const char *)bptr);
    12ea:	81 e0       	ldi	r24, 0x01	; 1
    12ec:	b6 01       	movw	r22, r12
    12ee:	0e 94 d7 1a 	call	0x35ae	; 0x35ae <recordJSONStats(bool, char const*)>
    DEBUG_SERIAL_PRINT((const char *)bptr);
    DEBUG_SERIAL_PRINTLN();
#endif
    // Adjust JSON message for reliable transmission.
    // (Set high-bit on final '}' to make it unique, and compute and append (non-0xff) CRC.)
    const uint8_t crc = adjustJSONMsgForTXAndComputeCRC((char *)bptr);
    12f2:	c6 01       	movw	r24, r12
    12f4:	0e 94 e9 19 	call	0x33d2	; 0x33d2 <adjustJSONMsgForTXAndComputeCRC(char*)>
    if(0xff == crc)
    12f8:	8f 3f       	cpi	r24, 0xFF	; 255
    12fa:	99 f1       	breq	.+102    	; 0x1362 <bareStatsTX(bool, bool, bool)+0x23c>
      {
  //DEBUG_SERIAL_PRINTLN_FLASHSTRING("JSON msg bad!");
      return;
      }
    bptr += wrote;
    12fc:	e1 2f       	mov	r30, r17
    12fe:	ff 27       	eor	r31, r31
    1300:	e7 fd       	sbrc	r30, 7
    1302:	f0 95       	com	r31
    1304:	ec 0d       	add	r30, r12
    1306:	fd 1d       	adc	r31, r13
    *bptr++ = crc; // Add 7-bit CRC for on-the-wire check.
    1308:	80 83       	st	Z, r24
    *bptr = 0xff; // Terminate message for TX.
    130a:	8f ef       	ldi	r24, 0xFF	; 255
    130c:	81 83       	std	Z+1, r24	; 0x01
      return;
      }
#endif
    // TODO: put in listen before TX to reduce collisions (CSMA).
    // Send it!
    RFM22RawStatsTX(false, buf, allowDoubleTX);
    130e:	80 e0       	ldi	r24, 0x00	; 0
    1310:	b5 01       	movw	r22, r10
    1312:	49 2d       	mov	r20, r9
    1314:	0e 94 55 23 	call	0x46aa	; 0x46aa <RFM22RawStatsTX(bool, unsigned char*, bool)>
    // Resume appropriate behaviour after TX.
#if defined(ENABLE_BOILER_HUB)
    if(resumeRX)
    1318:	88 20       	and	r8, r8
    131a:	21 f0       	breq	.+8      	; 0x1324 <bareStatsTX(bool, bool, bool)+0x1fe>
      { SetupToEavesdropOnFHT8V(true); } // Revert to hub listening... // GG suggested fix 2015/06/20 TODO-521
    131c:	81 e0       	ldi	r24, 0x01	; 1
    131e:	0e 94 56 11 	call	0x22ac	; 0x22ac <SetupToEavesdropOnFHT8V(bool)>
    1322:	1f c0       	rjmp	.+62     	; 0x1362 <bareStatsTX(bool, bool, bool)+0x23c>
    else
#endif
      { RFM22ModeStandbyAndClearState(); } // Go to standby to conserve energy.
    1324:	0e 94 d7 23 	call	0x47ae	; 0x47ae <RFM22ModeStandbyAndClearState()>
    1328:	1c c0       	rjmp	.+56     	; 0x1362 <bareStatsTX(bool, bool, bool)+0x23c>
    132a:	e0 91 7f 03 	lds	r30, 0x037F
    132e:	f0 91 80 03 	lds	r31, 0x0380
    1332:	02 84       	ldd	r0, Z+10	; 0x0a
    1334:	f3 85       	ldd	r31, Z+11	; 0x0b
    1336:	e0 2d       	mov	r30, r0
    1338:	8f e7       	ldi	r24, 0x7F	; 127
    133a:	93 e0       	ldi	r25, 0x03	; 3
    133c:	09 95       	icall
    133e:	8c 01       	movw	r16, r24
    1340:	e0 91 7f 03 	lds	r30, 0x037F
    1344:	f0 91 80 03 	lds	r31, 0x0380
    1348:	02 80       	ldd	r0, Z+2	; 0x02
    134a:	f3 81       	ldd	r31, Z+3	; 0x03
    134c:	e0 2d       	mov	r30, r0
    134e:	8f e7       	ldi	r24, 0x7F	; 127
    1350:	93 e0       	ldi	r25, 0x03	; 3
    1352:	09 95       	icall
    1354:	ac 01       	movw	r20, r24
    1356:	85 e6       	ldi	r24, 0x65	; 101
    1358:	92 e0       	ldi	r25, 0x02	; 2
    135a:	b8 01       	movw	r22, r16
    135c:	0e 94 0c 19 	call	0x3218	; 0x3218 <SimpleStatsRotationBase::put(char const*, int)>
    1360:	77 cf       	rjmp	.-274    	; 0x1250 <bareStatsTX(bool, bool, bool)+0x12a>
    }

#endif // defined(ALLOW_JSON_OUTPUT)

//DEBUG_SERIAL_PRINTLN_FLASHSTRING("Stats TX");
  }
    1362:	c8 5b       	subi	r28, 0xB8	; 184
    1364:	df 4f       	sbci	r29, 0xFF	; 255
    1366:	0f b6       	in	r0, 0x3f	; 63
    1368:	f8 94       	cli
    136a:	de bf       	out	0x3e, r29	; 62
    136c:	0f be       	out	0x3f, r0	; 63
    136e:	cd bf       	out	0x3d, r28	; 61
    1370:	cf 91       	pop	r28
    1372:	df 91       	pop	r29
    1374:	1f 91       	pop	r17
    1376:	0f 91       	pop	r16
    1378:	ff 90       	pop	r15
    137a:	ef 90       	pop	r14
    137c:	df 90       	pop	r13
    137e:	cf 90       	pop	r12
    1380:	bf 90       	pop	r11
    1382:	af 90       	pop	r10
    1384:	9f 90       	pop	r9
    1386:	8f 90       	pop	r8
    1388:	08 95       	ret

0000138a <setupOpenTRV()>:
#define MASK_PD (MASK_PD_BASIC | VOICE_INT_MASK)
#else
#define MASK_PD MASK_PD_BASIC // Just RX.
#endif

void setupOpenTRV()
    138a:	1f 93       	push	r17
  {
  // Set up async edge interrupts.
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    138c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    138e:	f8 94       	cli
    {
    //PCICR = 0x05;
    //PCMSK0 = 0b00000011; // PB; PCINT  0--7    (LEARN1 and Radio)
    //PCMSK1 = 0b00000000; // PC; PCINT  8--15
    //PCMSK2 = 0b00101001; // PD; PCINT 16--24   (LEARN2 and MODE, RX)
    PCICR = 0x4; // 0x4 enables PD/PCMSK2.
    1390:	94 e0       	ldi	r25, 0x04	; 4
    1392:	90 93 68 00 	sts	0x0068, r25
    PCMSK2 = MASK_PD; // PD; PCINT 16--24 (0b1 is PCINT16/RX)
    1396:	91 e0       	ldi	r25, 0x01	; 1
    1398:	90 93 6d 00 	sts	0x006D, r25
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    139c:	8f bf       	out	0x3f, r24	; 63
  // Do early 'wake-up' stats transmission if possible
  // when everything else is set up and ready.
  // Attempt to maximise chance of reception with a double TX.
  // Assume not in hub mode yet.
  // Send all possible formats.
  bareStatsTX(false, true, true);
    139e:	80 e0       	ldi	r24, 0x00	; 0
    13a0:	61 e0       	ldi	r22, 0x01	; 1
    13a2:	41 e0       	ldi	r20, 0x01	; 1
    13a4:	0e 94 93 08 	call	0x1126	; 0x1126 <bareStatsTX(bool, bool, bool)>
  // Send stats repeatedly until all values pushed out (no 'changed' values unsent).
  do
    {
    nap(WDTO_120MS); // Sleep long enough for receiver to have a chance to process previous TX.
    13a8:	83 e0       	ldi	r24, 0x03	; 3
    13aa:	0e 94 20 1d 	call	0x3a40	; 0x3a40 <nap(signed char)>
    bareStatsTX(false, true, false);
    13ae:	80 e0       	ldi	r24, 0x00	; 0
    13b0:	61 e0       	ldi	r22, 0x01	; 1
    13b2:	40 e0       	ldi	r20, 0x00	; 0
    13b4:	0e 94 93 08 	call	0x1126	; 0x1126 <bareStatsTX(bool, bool, bool)>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    13b8:	f9 99       	sbic	0x1f, 1	; 31
    13ba:	fe cf       	rjmp	.-4      	; 0x13b8 <setupOpenTRV()+0x2e>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    13bc:	84 e1       	ldi	r24, 0x14	; 20
    13be:	90 e0       	ldi	r25, 0x00	; 0
    13c0:	92 bd       	out	0x22, r25	; 34
    13c2:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    13c4:	f8 9a       	sbi	0x1f, 0	; 31
    13c6:	10 b5       	in	r17, 0x20	; 32
#if !defined(DONT_RANDOMISE_MINUTE_CYCLE)
  // Start local counters in randomised positions to help avoid inter-unit collisions,
  // but without (eg) breaking any of the logic about what order things will be run first time through.
  // Offsets based on whatever noise is in the simple PRNG plus some from the unique ID.
  const uint8_t ID0 = eeprom_read_byte((uint8_t *)EE_START_ID);
  localTicks = (randRNG8() ^ ID0) & 0x1f; // Start within bottom half of minute (or close to).
    13c8:	0e 94 49 21 	call	0x4292	; 0x4292 <randRNG8()>
    13cc:	81 27       	eor	r24, r17
    13ce:	8f 71       	andi	r24, 0x1F	; 31
    13d0:	80 93 b0 02 	sts	0x02B0, r24
  if(0 != (ID0 & 0x20)) { minuteCount = randRNG8() | 2; } // Start at minute 2 or 3 out of 4 for some units.
    13d4:	15 ff       	sbrs	r17, 5
    13d6:	05 c0       	rjmp	.+10     	; 0x13e2 <setupOpenTRV()+0x58>
    13d8:	0e 94 49 21 	call	0x4292	; 0x4292 <randRNG8()>
    13dc:	82 60       	ori	r24, 0x02	; 2
    13de:	80 93 a8 02 	sts	0x02A8, r24
#endif

  // Set appropriate loop() values just before entering it.
  TIME_LSD = getSecondsLT();
    13e2:	80 91 95 03 	lds	r24, 0x0395
    13e6:	80 93 a7 02 	sts	0x02A7, r24
  }
    13ea:	1f 91       	pop	r17
    13ec:	08 95       	ret

000013ee <zapStats(unsigned int)>:

// Clear all collected statistics, eg when moving device to a new room or at a major time change.
// Requires 1.8ms per byte for each byte that actually needs erasing.
//   * maxBytesToErase limit the number of bytes erased to this; strictly positive, else 0 to allow 65536
// Returns true if finished with all bytes erased.
bool zapStats(uint16_t maxBytesToErase)
    13ee:	0f 93       	push	r16
    13f0:	1f 93       	push	r17
    13f2:	cf 93       	push	r28
    13f4:	df 93       	push	r29
    13f6:	8c 01       	movw	r16, r24
    13f8:	c0 e0       	ldi	r28, 0x00	; 0
    13fa:	d1 e0       	ldi	r29, 0x01	; 1
  {
  for(uint8_t *p = (uint8_t *)EE_START_STATS; p <= (uint8_t *)EE_END_STATS; ++p)
    { if(eeprom_smart_erase_byte(p)) { if(--maxBytesToErase == 0) { return(false); } } } // Stop if out of time...
    13fc:	ce 01       	movw	r24, r28
    13fe:	0e 94 d7 0f 	call	0x1fae	; 0x1fae <eeprom_smart_erase_byte(unsigned char*)>
    1402:	88 23       	and	r24, r24
    1404:	29 f0       	breq	.+10     	; 0x1410 <zapStats(unsigned int)+0x22>
    1406:	01 50       	subi	r16, 0x01	; 1
    1408:	10 40       	sbci	r17, 0x00	; 0
    140a:	11 f4       	brne	.+4      	; 0x1410 <zapStats(unsigned int)+0x22>
    140c:	80 e0       	ldi	r24, 0x00	; 0
    140e:	06 c0       	rjmp	.+12     	; 0x141c <zapStats(unsigned int)+0x2e>
// Requires 1.8ms per byte for each byte that actually needs erasing.
//   * maxBytesToErase limit the number of bytes erased to this; strictly positive, else 0 to allow 65536
// Returns true if finished with all bytes erased.
bool zapStats(uint16_t maxBytesToErase)
  {
  for(uint8_t *p = (uint8_t *)EE_START_STATS; p <= (uint8_t *)EE_END_STATS; ++p)
    1410:	21 96       	adiw	r28, 0x01	; 1
    1412:	82 e0       	ldi	r24, 0x02	; 2
    1414:	c8 30       	cpi	r28, 0x08	; 8
    1416:	d8 07       	cpc	r29, r24
    1418:	89 f7       	brne	.-30     	; 0x13fc <zapStats(unsigned int)+0xe>
    141a:	81 e0       	ldi	r24, 0x01	; 1
    { if(eeprom_smart_erase_byte(p)) { if(--maxBytesToErase == 0) { return(false); } } } // Stop if out of time...
  return(true); // All done.
  }
    141c:	df 91       	pop	r29
    141e:	cf 91       	pop	r28
    1420:	1f 91       	pop	r17
    1422:	0f 91       	pop	r16
    1424:	08 95       	ret

00001426 <ModelledRadValve::setMinValvePcReallyOpen(unsigned char)>:
  }

// Set and cache minimum valve percentage open to be considered really open.
// Applies to local valve and, at hub, to calls for remote calls for heat.
// Any out-of-range value (eg >100) clears the override and DEFAULT_MIN_VALVE_PC_REALLY_OPEN will be used.
void ModelledRadValve::setMinValvePcReallyOpen(const uint8_t percent)
    1426:	1f 93       	push	r17
    1428:	18 2f       	mov	r17, r24
  {
  if((percent > 100) || (percent == 0) || (percent == DEFAULT_MIN_VALVE_PC_REALLY_OPEN))
    142a:	81 50       	subi	r24, 0x01	; 1
    142c:	84 36       	cpi	r24, 0x64	; 100
    142e:	10 f4       	brcc	.+4      	; 0x1434 <ModelledRadValve::setMinValvePcReallyOpen(unsigned char)+0xe>
    1430:	1f 30       	cpi	r17, 0x0F	; 15
    1432:	41 f4       	brne	.+16     	; 0x1444 <ModelledRadValve::setMinValvePcReallyOpen(unsigned char)+0x1e>
    {
    // Bad / out-of-range / default value so erase stored value if not already so.
    eeprom_smart_erase_byte((uint8_t *)EE_START_MIN_VALVE_PC_REALLY_OPEN);
    1434:	83 e1       	ldi	r24, 0x13	; 19
    1436:	90 e0       	ldi	r25, 0x00	; 0
    1438:	0e 94 d7 0f 	call	0x1fae	; 0x1fae <eeprom_smart_erase_byte(unsigned char*)>
    // Cache logical default value.
    mVPRO_cache = DEFAULT_MIN_VALVE_PC_REALLY_OPEN;
    143c:	8f e0       	ldi	r24, 0x0F	; 15
    143e:	80 93 64 02 	sts	0x0264, r24
    1442:	07 c0       	rjmp	.+14     	; 0x1452 <ModelledRadValve::setMinValvePcReallyOpen(unsigned char)+0x2c>
    return;
    }
  // Store specified value with as low wear as possible.
  eeprom_smart_update_byte((uint8_t *)EE_START_MIN_VALVE_PC_REALLY_OPEN, percent);
    1444:	83 e1       	ldi	r24, 0x13	; 19
    1446:	90 e0       	ldi	r25, 0x00	; 0
    1448:	61 2f       	mov	r22, r17
    144a:	0e 94 01 10 	call	0x2002	; 0x2002 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
  // Cache it.
  mVPRO_cache = percent;
    144e:	10 93 64 02 	sts	0x0264, r17
  }
    1452:	1f 91       	pop	r17
    1454:	08 95       	ret

00001456 <sampleStats(bool)>:
// Call this once per hour with fullSample==true, as near the end of the hour as possible;
// this will update the non-volatile stats record for the current hour.
// Optionally call this at a small (2--10) even number of evenly-spaced number of other times thoughout the hour
// with fullSample=false to sub-sample (and these may receive lower weighting or be ignored).
// (EEPROM wear should not be an issue at this update rate in normal use.)
void sampleStats(const bool fullSample)
    1456:	0f 93       	push	r16
    1458:	1f 93       	push	r17
  // In general, keep running total of sub-samples in a way that should not overflow
  // and use the mean to update the non-volatile EEPROM values on the fullSample call.
  static uint8_t sampleCount_; // General sub-sample count; initially zero after boot, and zeroed after each full sample.
#if defined(STATS_MAX_2_SAMPLES)
  // Ensure maximum of two samples used: optional non-full sample then full/final one.
  if(!fullSample && (sampleCount_ != 0)) { return; }
    145a:	51 e0       	ldi	r21, 0x01	; 1
    145c:	58 27       	eor	r21, r24
    145e:	29 f0       	breq	.+10     	; 0x146a <sampleStats(bool)+0x14>
    1460:	80 91 b8 02 	lds	r24, 0x02B8
    1464:	88 23       	and	r24, r24
    1466:	09 f0       	breq	.+2      	; 0x146a <sampleStats(bool)+0x14>
    1468:	70 c0       	rjmp	.+224    	; 0x154a <sampleStats(bool)+0xf4>
#endif
  const bool firstSample = (0 == sampleCount_++);
    146a:	80 91 b8 02 	lds	r24, 0x02B8
    146e:	40 e0       	ldi	r20, 0x00	; 0
    1470:	88 23       	and	r24, r24
    1472:	09 f4       	brne	.+2      	; 0x1476 <sampleStats(bool)+0x20>
    1474:	41 e0       	ldi	r20, 0x01	; 1
    1476:	08 2f       	mov	r16, r24
    1478:	0f 5f       	subi	r16, 0xFF	; 255
    147a:	00 93 b8 02 	sts	0x02B8, r16
    147e:	80 91 e3 03 	lds	r24, 0x03E3
    1482:	8f 3f       	cpi	r24, 0xFF	; 255
    1484:	09 f4       	brne	.+2      	; 0x1488 <sampleStats(bool)+0x32>
    1486:	8e ef       	ldi	r24, 0xFE	; 254
  // WARM mode count.
  static int8_t warmCount; // Sub-sample WARM count; initially zero, and zeroed after each full sample.
  if(inWarmMode()) { ++warmCount; } else { --warmCount; }
#endif
  // Ambient light.
  const uint16_t ambLight = fnmin(AmbLight.get(), (uint8_t)MAX_STATS_AMBLIGHT); // Constrain value at top end to avoid 'not set' value.
    1488:	28 2f       	mov	r18, r24
    148a:	30 e0       	ldi	r19, 0x00	; 0
  static uint16_t ambLightTotal;
  ambLightTotal = firstSample ? ambLight : (ambLightTotal + ambLight);
    148c:	44 23       	and	r20, r20
    148e:	31 f4       	brne	.+12     	; 0x149c <sampleStats(bool)+0x46>
    1490:	80 91 b6 02 	lds	r24, 0x02B6
    1494:	90 91 b7 02 	lds	r25, 0x02B7
    1498:	28 0f       	add	r18, r24
    149a:	39 1f       	adc	r19, r25
    149c:	30 93 b7 02 	sts	0x02B7, r19
    14a0:	20 93 b6 02 	sts	0x02B6, r18
    virtual uint8_t preferredPollInterval_s() const { return(60); }

    // Return last value fetched by read(); undefined before first read().
    // Fast.
    // Not thread-safe nor usable within ISRs (Interrupt Service Routines).
    virtual int get() const { return(value); }
    14a4:	20 91 ea 03 	lds	r18, 0x03EA
    14a8:	30 91 eb 03 	lds	r19, 0x03EB
  const int tempC16 = TemperatureC16.get();
  static int tempC16Total;
  tempC16Total = firstSample ? tempC16 : (tempC16Total + tempC16);
    14ac:	44 23       	and	r20, r20
    14ae:	31 f4       	brne	.+12     	; 0x14bc <sampleStats(bool)+0x66>
    14b0:	80 91 b4 02 	lds	r24, 0x02B4
    14b4:	90 91 b5 02 	lds	r25, 0x02B5
    14b8:	28 0f       	add	r18, r24
    14ba:	39 1f       	adc	r19, r25
    14bc:	30 93 b5 02 	sts	0x02B5, r19
    14c0:	20 93 b4 02 	sts	0x02B4, r18
    14c4:	80 91 2a 02 	lds	r24, 0x022A
#ifdef OCCUPANCY_SUPPORT
  const uint16_t occpc = Occupancy.get();
    14c8:	28 2f       	mov	r18, r24
    14ca:	30 e0       	ldi	r19, 0x00	; 0
  static uint16_t occpcTotal;
  occpcTotal = firstSample ? occpc : (occpcTotal + occpc);
    14cc:	44 23       	and	r20, r20
    14ce:	31 f4       	brne	.+12     	; 0x14dc <sampleStats(bool)+0x86>
    14d0:	80 91 b2 02 	lds	r24, 0x02B2
    14d4:	90 91 b3 02 	lds	r25, 0x02B3
    14d8:	28 0f       	add	r18, r24
    14da:	39 1f       	adc	r19, r25
    14dc:	30 93 b3 02 	sts	0x02B3, r19
    14e0:	20 93 b2 02 	sts	0x02B2, r18
  // TODO: allow this to work with at least start-up-time availability detection.
  const uint16_t rhpc = fnmin(RelHumidity.get(), (uint8_t)100); // Fail safe.
  static uint16_t rhpcTotal;
  rhpcTotal = firstSample ? rhpc : (rhpcTotal + rhpc);
#endif
  if(!fullSample) { return; } // Only accumulate values cached until a full sample.
    14e4:	55 23       	and	r21, r21
    14e6:	89 f5       	brne	.+98     	; 0x154a <sampleStats(bool)+0xf4>
  // Catpure sample count to use below.
  const uint8_t sc = sampleCount_; 
  // Reset generic sub-sample count to initial state after fill sample.
  sampleCount_ = 0;
    14e8:	10 92 b8 02 	sts	0x02B8, r1

  // Get the current local-time hour...
  const uint_least8_t hh = getHoursLT(); 
    14ec:	0e 94 7a 24 	call	0x48f4	; 0x48f4 <getHoursLT()>
    14f0:	18 2f       	mov	r17, r24
    14f2:	80 91 b4 02 	lds	r24, 0x02B4
    14f6:	90 91 b5 02 	lds	r25, 0x02B5

  // Scale and constrain last-read temperature to valid range for stats.
#if defined(STATS_MAX_2_SAMPLES)
  const int tempCTotal = (1==sc)?tempC16Total:((tempC16Total+1)>>1);
    14fa:	01 30       	cpi	r16, 0x01	; 1
    14fc:	19 f0       	breq	.+6      	; 0x1504 <sampleStats(bool)+0xae>
    14fe:	01 96       	adiw	r24, 0x01	; 1
    1500:	95 95       	asr	r25
    1502:	87 95       	ror	r24
#else
  const int tempCTotal = (1==sc)?tempC16Total:
                         ((2==sc)?((tempC16Total+1)>>1):
                                  ((tempC16Total + (sc>>1)) / sc));
#endif
  const uint8_t temp = compressTempC16(tempCTotal);
    1504:	0e 94 bb 06 	call	0xd76	; 0xd76 <compressTempC16(int)>
    1508:	48 2f       	mov	r20, r24
  DEBUG_SERIAL_PRINT(temp);
  DEBUG_SERIAL_PRINT_FLASHSTRING(", expanded=");
  DEBUG_SERIAL_PRINT(expandTempC16(temp));
  DEBUG_SERIAL_PRINTLN();
#endif
  simpleUpdateStatsPair(EE_STATS_SET_TEMP_BY_HOUR, hh, temp);
    150a:	80 e0       	ldi	r24, 0x00	; 0
    150c:	61 2f       	mov	r22, r17
    150e:	0e 94 c8 07 	call	0xf90	; 0xf90 <simpleUpdateStatsPair(unsigned char, unsigned char, unsigned char)>

  // Ambient light; last and smoothed data sets,
  simpleUpdateStatsPair(EE_STATS_SET_AMBLIGHT_BY_HOUR, hh, smartDivToU8(ambLightTotal, sc));
    1512:	40 91 b6 02 	lds	r20, 0x02B6
    1516:	50 91 b7 02 	lds	r21, 0x02B7
static uint8_t smartDivToU8(const uint16_t total, const uint8_t sampleCount)
  {
#if 0 && defined(DEBUG) // Extra arg validation during dev.
  if(0 == sampleCount) { panic(); }
#endif
  if(1 == sampleCount) { return((uint8_t) total); } // No division required.
    151a:	01 30       	cpi	r16, 0x01	; 1
    151c:	21 f0       	breq	.+8      	; 0x1526 <sampleStats(bool)+0xd0>
  if(2 != sampleCount) { return((uint8_t) ((total + (sampleCount>>1)) / sampleCount)); }
#elif 0 && defined(DEBUG)
  if(2 != sampleCount) { panic(); }
#endif
  // 2 samples.
  return((uint8_t) ((total+1) >> 1)); // Fast shift for 2 samples instead of slow divide.
    151e:	4f 5f       	subi	r20, 0xFF	; 255
    1520:	5f 4f       	sbci	r21, 0xFF	; 255
    1522:	56 95       	lsr	r21
    1524:	47 95       	ror	r20
  DEBUG_SERIAL_PRINTLN();
#endif
  simpleUpdateStatsPair(EE_STATS_SET_TEMP_BY_HOUR, hh, temp);

  // Ambient light; last and smoothed data sets,
  simpleUpdateStatsPair(EE_STATS_SET_AMBLIGHT_BY_HOUR, hh, smartDivToU8(ambLightTotal, sc));
    1526:	82 e0       	ldi	r24, 0x02	; 2
    1528:	61 2f       	mov	r22, r17
    152a:	0e 94 c8 07 	call	0xf90	; 0xf90 <simpleUpdateStatsPair(unsigned char, unsigned char, unsigned char)>

#ifdef OCCUPANCY_SUPPORT
  // Occupancy confidence percent, if supported; last and smoothed data sets,
  simpleUpdateStatsPair(EE_STATS_SET_OCCPC_BY_HOUR, hh, smartDivToU8(occpcTotal, sc));
    152e:	40 91 b2 02 	lds	r20, 0x02B2
    1532:	50 91 b3 02 	lds	r21, 0x02B3
static uint8_t smartDivToU8(const uint16_t total, const uint8_t sampleCount)
  {
#if 0 && defined(DEBUG) // Extra arg validation during dev.
  if(0 == sampleCount) { panic(); }
#endif
  if(1 == sampleCount) { return((uint8_t) total); } // No division required.
    1536:	01 30       	cpi	r16, 0x01	; 1
    1538:	21 f0       	breq	.+8      	; 0x1542 <sampleStats(bool)+0xec>
  if(2 != sampleCount) { return((uint8_t) ((total + (sampleCount>>1)) / sampleCount)); }
#elif 0 && defined(DEBUG)
  if(2 != sampleCount) { panic(); }
#endif
  // 2 samples.
  return((uint8_t) ((total+1) >> 1)); // Fast shift for 2 samples instead of slow divide.
    153a:	4f 5f       	subi	r20, 0xFF	; 255
    153c:	5f 4f       	sbci	r21, 0xFF	; 255
    153e:	56 95       	lsr	r21
    1540:	47 95       	ror	r20
  // Ambient light; last and smoothed data sets,
  simpleUpdateStatsPair(EE_STATS_SET_AMBLIGHT_BY_HOUR, hh, smartDivToU8(ambLightTotal, sc));

#ifdef OCCUPANCY_SUPPORT
  // Occupancy confidence percent, if supported; last and smoothed data sets,
  simpleUpdateStatsPair(EE_STATS_SET_OCCPC_BY_HOUR, hh, smartDivToU8(occpcTotal, sc));
    1542:	84 e0       	ldi	r24, 0x04	; 4
    1544:	61 2f       	mov	r22, r17
    1546:	0e 94 c8 07 	call	0xf90	; 0xf90 <simpleUpdateStatsPair(unsigned char, unsigned char, unsigned char)>
  // Reset WARM sub-sample count after full sample.
  warmCount = 0;
#endif

  // TODO: other stats measures...
  }
    154a:	1f 91       	pop	r17
    154c:	0f 91       	pop	r16
    154e:	08 95       	ret

00001550 <inOutlierQuartile(unsigned char, unsigned char, unsigned char)>:
// Returns false if a full set of stats not available, eg including the specified hour.
// Always returns false if all samples are the same.
//   * inTop  test for membership of the top quartile if true, bottom quartile if false
//   * statsSet  stats set number to use.
//   * hour  hour of day to use or ~0 for current hour.
bool inOutlierQuartile(const uint8_t inTop, const uint8_t statsSet, const uint8_t hour)
    1550:	0f 93       	push	r16
    1552:	1f 93       	push	r17
    1554:	08 2f       	mov	r16, r24
    1556:	16 2f       	mov	r17, r22
  {
  if(statsSet >= EE_STATS_SETS) { return(false); } // Bad stats set number, ie unsafe.
    1558:	6a 30       	cpi	r22, 0x0A	; 10
    155a:	08 f0       	brcs	.+2      	; 0x155e <inOutlierQuartile(unsigned char, unsigned char, unsigned char)+0xe>
    155c:	40 c0       	rjmp	.+128    	; 0x15de <inOutlierQuartile(unsigned char, unsigned char, unsigned char)+0x8e>
  const uint8_t hh = (hour > 23) ? getHoursLT() : hour;
    155e:	48 31       	cpi	r20, 0x18	; 24
    1560:	18 f0       	brcs	.+6      	; 0x1568 <inOutlierQuartile(unsigned char, unsigned char, unsigned char)+0x18>
    1562:	0e 94 7a 24 	call	0x48f4	; 0x48f4 <getHoursLT()>
    1566:	48 2f       	mov	r20, r24
  const uint8_t *ss = (uint8_t *)(EE_STATS_START_ADDR(statsSet));
    1568:	88 e1       	ldi	r24, 0x18	; 24
    156a:	18 9f       	mul	r17, r24
    156c:	b0 01       	movw	r22, r0
    156e:	11 24       	eor	r1, r1
    1570:	9b 01       	movw	r18, r22
    1572:	20 50       	subi	r18, 0x00	; 0
    1574:	3f 4f       	sbci	r19, 0xFF	; 255
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    1576:	f9 99       	sbic	0x1f, 1	; 31
    1578:	fe cf       	rjmp	.-4      	; 0x1576 <inOutlierQuartile(unsigned char, unsigned char, unsigned char)+0x26>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    157a:	c9 01       	movw	r24, r18
    157c:	84 0f       	add	r24, r20
    157e:	91 1d       	adc	r25, r1
    1580:	92 bd       	out	0x22, r25	; 34
    1582:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    1584:	f8 9a       	sbi	0x1f, 0	; 31
    1586:	40 b5       	in	r20, 0x20	; 32
  const uint8_t sample = eeprom_read_byte(ss + hh);
  if(STATS_UNSET_INT == sample) { return(false); }
  if(inTop) { return(inTopQuartile(ss, sample)); }
    1588:	00 23       	and	r16, r16
    158a:	21 f4       	brne	.+8      	; 0x1594 <inOutlierQuartile(unsigned char, unsigned char, unsigned char)+0x44>
    158c:	90 e0       	ldi	r25, 0x00	; 0
//   * s is start of (24) sample set in EEPROM
//   * sample to be tested for being in lower quartile
bool inBottomQuartile(const uint8_t *sE, const uint8_t sample)
  {
  uint8_t valuesHigher = 0;
  for(int8_t hh = 24; --hh >= 0; ++sE)
    158e:	68 5e       	subi	r22, 0xE8	; 232
    1590:	7e 4f       	sbci	r23, 0xFE	; 254
    1592:	22 c0       	rjmp	.+68     	; 0x15d8 <inOutlierQuartile(unsigned char, unsigned char, unsigned char)+0x88>
  if(statsSet >= EE_STATS_SETS) { return(false); } // Bad stats set number, ie unsafe.
  const uint8_t hh = (hour > 23) ? getHoursLT() : hour;
  const uint8_t *ss = (uint8_t *)(EE_STATS_START_ADDR(statsSet));
  const uint8_t sample = eeprom_read_byte(ss + hh);
  if(STATS_UNSET_INT == sample) { return(false); }
  if(inTop) { return(inTopQuartile(ss, sample)); }
    1594:	90 e0       	ldi	r25, 0x00	; 0
//   * s is start of (24) sample set in EEPROM
//   * sample to be tested for being in lower quartile
bool inTopQuartile(const uint8_t *sE, const uint8_t sample)
  {
  uint8_t valuesLower = 0;
  for(int8_t hh = 24; --hh >= 0; ++sE)
    1596:	68 5e       	subi	r22, 0xE8	; 232
    1598:	7e 4f       	sbci	r23, 0xFE	; 254
    159a:	0d c0       	rjmp	.+26     	; 0x15b6 <inOutlierQuartile(unsigned char, unsigned char, unsigned char)+0x66>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    159c:	f9 99       	sbic	0x1f, 1	; 31
    159e:	fe cf       	rjmp	.-4      	; 0x159c <inOutlierQuartile(unsigned char, unsigned char, unsigned char)+0x4c>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    15a0:	32 bd       	out	0x22, r19	; 34
    15a2:	21 bd       	out	0x21, r18	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    15a4:	f8 9a       	sbi	0x1f, 0	; 31
    15a6:	80 b5       	in	r24, 0x20	; 32
    {
    const uint8_t v = eeprom_read_byte(sE); 
    if(STATS_UNSET_INT == v) { return(false); } // Abort if not a full set of stats (eg at least one full day's worth). 
    if(v < sample) { if(++valuesLower >= 18) { return(true); } } // Stop as soon as known to be in upper quartile.
    15a8:	84 17       	cp	r24, r20
    15aa:	18 f4       	brcc	.+6      	; 0x15b2 <inOutlierQuartile(unsigned char, unsigned char, unsigned char)+0x62>
    15ac:	9f 5f       	subi	r25, 0xFF	; 255
    15ae:	92 31       	cpi	r25, 0x12	; 18
    15b0:	c0 f4       	brcc	.+48     	; 0x15e2 <inOutlierQuartile(unsigned char, unsigned char, unsigned char)+0x92>
//   * s is start of (24) sample set in EEPROM
//   * sample to be tested for being in lower quartile
bool inTopQuartile(const uint8_t *sE, const uint8_t sample)
  {
  uint8_t valuesLower = 0;
  for(int8_t hh = 24; --hh >= 0; ++sE)
    15b2:	2f 5f       	subi	r18, 0xFF	; 255
    15b4:	3f 4f       	sbci	r19, 0xFF	; 255
    15b6:	26 17       	cp	r18, r22
    15b8:	37 07       	cpc	r19, r23
    15ba:	81 f7       	brne	.-32     	; 0x159c <inOutlierQuartile(unsigned char, unsigned char, unsigned char)+0x4c>
    15bc:	10 c0       	rjmp	.+32     	; 0x15de <inOutlierQuartile(unsigned char, unsigned char, unsigned char)+0x8e>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    15be:	f9 99       	sbic	0x1f, 1	; 31
    15c0:	fe cf       	rjmp	.-4      	; 0x15be <inOutlierQuartile(unsigned char, unsigned char, unsigned char)+0x6e>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    15c2:	32 bd       	out	0x22, r19	; 34
    15c4:	21 bd       	out	0x21, r18	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    15c6:	f8 9a       	sbi	0x1f, 0	; 31
    15c8:	80 b5       	in	r24, 0x20	; 32
  uint8_t valuesHigher = 0;
  for(int8_t hh = 24; --hh >= 0; ++sE)
    {
    const uint8_t v = eeprom_read_byte(sE); 
    if(STATS_UNSET_INT == v) { return(false); } // Abort if not a full set of stats (eg at least one full day's worth). 
    if(v > sample) { if(++valuesHigher >= 18) { return(true); } } // Stop as soon as known to be in lower quartile.
    15ca:	48 17       	cp	r20, r24
    15cc:	18 f4       	brcc	.+6      	; 0x15d4 <inOutlierQuartile(unsigned char, unsigned char, unsigned char)+0x84>
    15ce:	9f 5f       	subi	r25, 0xFF	; 255
    15d0:	92 31       	cpi	r25, 0x12	; 18
    15d2:	38 f4       	brcc	.+14     	; 0x15e2 <inOutlierQuartile(unsigned char, unsigned char, unsigned char)+0x92>
//   * s is start of (24) sample set in EEPROM
//   * sample to be tested for being in lower quartile
bool inBottomQuartile(const uint8_t *sE, const uint8_t sample)
  {
  uint8_t valuesHigher = 0;
  for(int8_t hh = 24; --hh >= 0; ++sE)
    15d4:	2f 5f       	subi	r18, 0xFF	; 255
    15d6:	3f 4f       	sbci	r19, 0xFF	; 255
    15d8:	26 17       	cp	r18, r22
    15da:	37 07       	cpc	r19, r23
    15dc:	81 f7       	brne	.-32     	; 0x15be <inOutlierQuartile(unsigned char, unsigned char, unsigned char)+0x6e>
    15de:	80 e0       	ldi	r24, 0x00	; 0
    15e0:	01 c0       	rjmp	.+2      	; 0x15e4 <inOutlierQuartile(unsigned char, unsigned char, unsigned char)+0x94>
    15e2:	81 e0       	ldi	r24, 0x01	; 1
  const uint8_t *ss = (uint8_t *)(EE_STATS_START_ADDR(statsSet));
  const uint8_t sample = eeprom_read_byte(ss + hh);
  if(STATS_UNSET_INT == sample) { return(false); }
  if(inTop) { return(inTopQuartile(ss, sample)); }
  return(inBottomQuartile(ss, sample));
  }
    15e4:	1f 91       	pop	r17
    15e6:	0f 91       	pop	r16
    15e8:	08 95       	ret

000015ea <ModelledRadValve::computeTargetTemp()>:
// Will be called by computeCallForHeat().
// One aim is to allow reasonable energy savings (10--30%)
// even if the device is left in WARM mode all the time,
// using occupancy/light/etc to determine when temperature can be set back
// without annoying users.
uint8_t ModelledRadValve::computeTargetTemp()
    15ea:	ef 92       	push	r14
    15ec:	ff 92       	push	r15
    15ee:	0f 93       	push	r16
    15f0:	1f 93       	push	r17
  {
  // In FROST mode.
  if(!inWarmMode())
    15f2:	80 91 bc 02 	lds	r24, 0x02BC
    15f6:	88 23       	and	r24, r24
    15f8:	69 f5       	brne	.+90     	; 0x1654 <ModelledRadValve::computeTargetTemp()+0x6a>
    {
    const uint8_t frostC = getFROSTTargetC();
    15fa:	0e 94 df 03 	call	0x7be	; 0x7be <getFROSTTargetC()>
    15fe:	18 2f       	mov	r17, r24
    1600:	80 91 2a 02 	lds	r24, 0x022A
    1604:	88 23       	and	r24, r24
    1606:	29 f4       	brne	.+10     	; 0x1612 <ModelledRadValve::computeTargetTemp()+0x28>
    // If scheduled WARM is due soon then ensure that room is at least at setback temperature
    // to give room a chance to hit the target, and for furniture and surfaces to be warm, etc.
    // Don't do this if the room has been vacant for a long time (eg so as to avoid pre-warm being higher than WARM ever).
    // Don't do this if there has been recent manual intervention, eg to allow manual 'cancellation' of pre-heat (TODO-464).
    // Only do this if the target WARM temperature is NOT an 'eco' temperature (ie very near the bottom of the scale).
    if(!Occupancy.longVacant() && isAnyScheduleOnWARMSoon() && !recentUIControlUse())
    1608:	80 91 2d 02 	lds	r24, 0x022D
    160c:	89 31       	cpi	r24, 0x19	; 25
    160e:	08 f0       	brcs	.+2      	; 0x1612 <ModelledRadValve::computeTargetTemp()+0x28>
    1610:	92 c0       	rjmp	.+292    	; 0x1736 <ModelledRadValve::computeTargetTemp()+0x14c>
    1612:	0e 94 ca 25 	call	0x4b94	; 0x4b94 <isAnyScheduleOnWARMSoon()>
    1616:	88 23       	and	r24, r24
    1618:	09 f4       	brne	.+2      	; 0x161c <ModelledRadValve::computeTargetTemp()+0x32>
    161a:	8d c0       	rjmp	.+282    	; 0x1736 <ModelledRadValve::computeTargetTemp()+0x14c>
    161c:	0e 94 65 27 	call	0x4eca	; 0x4eca <recentUIControlUse()>
    1620:	88 23       	and	r24, r24
    1622:	09 f0       	breq	.+2      	; 0x1626 <ModelledRadValve::computeTargetTemp()+0x3c>
    1624:	88 c0       	rjmp	.+272    	; 0x1736 <ModelledRadValve::computeTargetTemp()+0x14c>
      {
      const uint8_t warmTarget = getWARMTargetC();
    1626:	0e 94 b9 03 	call	0x772	; 0x772 <getWARMTargetC()>
    162a:	08 2f       	mov	r16, r24
      // Compute putative pre-warm temperature...
      const uint8_t preWarmTempC = fnmax((uint8_t)(warmTarget - (hasEcoBias() ? SETBACK_ECO : SETBACK_DEFAULT)), frostC);
    162c:	0e 94 d7 03 	call	0x7ae	; 0x7ae <hasEcoBias()>
    1630:	88 23       	and	r24, r24
    1632:	11 f4       	brne	.+4      	; 0x1638 <ModelledRadValve::computeTargetTemp()+0x4e>
    1634:	81 e0       	ldi	r24, 0x01	; 1
    1636:	01 c0       	rjmp	.+2      	; 0x163a <ModelledRadValve::computeTargetTemp()+0x50>
    1638:	82 e0       	ldi	r24, 0x02	; 2
    163a:	90 2f       	mov	r25, r16
    163c:	98 1b       	sub	r25, r24
    163e:	89 2f       	mov	r24, r25
template <class T> const T& fnmax(const T& a, const T& b) { return((a<b)?b:a); }
    1640:	91 17       	cp	r25, r17
    1642:	08 f4       	brcc	.+2      	; 0x1646 <ModelledRadValve::computeTargetTemp()+0x5c>
    1644:	78 c0       	rjmp	.+240    	; 0x1736 <ModelledRadValve::computeTargetTemp()+0x14c>
      if((frostC < preWarmTempC) && (!isEcoTemperature(warmTarget)))
    1646:	19 17       	cp	r17, r25
    1648:	08 f0       	brcs	.+2      	; 0x164c <ModelledRadValve::computeTargetTemp()+0x62>
    164a:	75 c0       	rjmp	.+234    	; 0x1736 <ModelledRadValve::computeTargetTemp()+0x14c>
    164c:	02 31       	cpi	r16, 0x12	; 18
    164e:	08 f0       	brcs	.+2      	; 0x1652 <ModelledRadValve::computeTargetTemp()+0x68>
    1650:	75 c0       	rjmp	.+234    	; 0x173c <ModelledRadValve::computeTargetTemp()+0x152>
    1652:	71 c0       	rjmp	.+226    	; 0x1736 <ModelledRadValve::computeTargetTemp()+0x14c>

#ifdef SUPPORT_BAKE // IF DEFINED: this unit supports BAKE mode.
// Only relevant if isWarmMode is true,
static uint_least8_t bakeCountdownM;
// If true then the unit is in 'BAKE' mode, a subset of 'WARM' mode which boosts the temperature target temporarily.
bool inBakeMode() { return(isWarmMode && (0 != bakeCountdownM)); }
    1654:	80 91 b9 02 	lds	r24, 0x02B9
    1658:	88 23       	and	r24, r24
    165a:	09 f4       	brne	.+2      	; 0x165e <ModelledRadValve::computeTargetTemp()+0x74>
    165c:	74 c0       	rjmp	.+232    	; 0x1746 <ModelledRadValve::computeTargetTemp()+0x15c>
    }

#ifdef SUPPORT_BAKE
  else if(inBakeMode()) // If in BAKE mode then use elevated target.
    {
    return(fnmin((uint8_t)(getWARMTargetC() + BAKE_UPLIFT), (uint8_t)MAX_TARGET_C)); // No setbacks apply in BAKE mode.
    165e:	0e 94 b9 03 	call	0x772	; 0x772 <getWARMTargetC()>
    1662:	8b 5f       	subi	r24, 0xFB	; 251
    1664:	80 36       	cpi	r24, 0x60	; 96
    1666:	08 f4       	brcc	.+2      	; 0x166a <ModelledRadValve::computeTargetTemp()+0x80>
    1668:	69 c0       	rjmp	.+210    	; 0x173c <ModelledRadValve::computeTargetTemp()+0x152>
    166a:	8f e5       	ldi	r24, 0x5F	; 95
    166c:	67 c0       	rjmp	.+206    	; 0x173c <ModelledRadValve::computeTargetTemp()+0x152>
    166e:	80 91 2d 02 	lds	r24, 0x022D
    1672:	90 e0       	ldi	r25, 0x00	; 0
    bool longVacant() { return(getVacancyH() > longVacantHThrH); }

    // Returns true if room appears to have been vacant for much longer than longVacant().
    // For a home or an office no sign of activity for this long suggests a long weekend or a holiday for example.
    // Longer than longVacant() but much less than 3 days to try to capture some weekend-absence savings.
    bool longLongVacant() { return(getVacancyH() > longLongVacantHThrH); }
    1674:	ff 24       	eor	r15, r15
    1676:	88 97       	sbiw	r24, 0x28	; 40
    1678:	28 f0       	brcs	.+10     	; 0x1684 <ModelledRadValve::computeTargetTemp()+0x9a>
    167a:	ff 24       	eor	r15, r15
    167c:	f3 94       	inc	r15
    // but should also work in artificially-lit offices (maybe ~12h continuous lighting).
    // No 'lights-on' signal for a whole day is a fairly strong indication that the heat can be turned down.
    // TODO-451: TODO-453: ignore a short lights-off, eg from someone briefly leaving room or a transient shadow.
    // TODO: consider bottom quartile of amblient light as alternative setback trigger for near-continuously-lit spaces (aiming to spot daylight signature).
    const bool longLongVacant = Occupancy.longLongVacant();
    const bool longVacant = longLongVacant || Occupancy.longVacant();
    167e:	01 e0       	ldi	r16, 0x01	; 1
    1680:	11 e0       	ldi	r17, 0x01	; 1
    1682:	29 c0       	rjmp	.+82     	; 0x16d6 <ModelledRadValve::computeTargetTemp()+0xec>
    // At other times more relaxed checking (eg lower power) can be used.
    bool increaseCheckForOccupancy() { return(!isLikelyRecentlyOccupied() && isLikelyOccupied() && !reportedRecently()); }

    // Get number of hours room vacant, zero when room occupied; does not wrap.
    // If forced to zero as soon as occupancy is detected.
    uint16_t getVacancyH() { return((value != 0) ? 0 : vacancyH); }
    1684:	80 91 2a 02 	lds	r24, 0x022A
    1688:	88 23       	and	r24, r24
    168a:	11 f0       	breq	.+4      	; 0x1690 <ModelledRadValve::computeTargetTemp()+0xa6>
    168c:	10 e0       	ldi	r17, 0x00	; 0
    168e:	06 c0       	rjmp	.+12     	; 0x169c <ModelledRadValve::computeTargetTemp()+0xb2>
    1690:	10 e0       	ldi	r17, 0x00	; 0
    1692:	80 91 2d 02 	lds	r24, 0x022D
    1696:	89 31       	cpi	r24, 0x19	; 25
    1698:	08 f0       	brcs	.+2      	; 0x169c <ModelledRadValve::computeTargetTemp()+0xb2>
    169a:	11 e0       	ldi	r17, 0x01	; 1

    // Returns true if the room appears to be likely occupied (with active users) now.
    // Operates on a timeout; calling markAsOccupied() restarts the timer.
    // Defaults to false (and API still exists) when OCCUPANCY_SUPPORT not defined.
    // Thread-safe.
    bool isLikelyOccupied() { return(0 != occupationCountdownM); }
    169c:	80 91 2b 02 	lds	r24, 0x022B
    const bool notLikelyOccupiedSoon = longLongVacant || (Occupancy.isLikelyUnoccupied() && inOutlierQuartile(false, EE_STATS_SET_OCCPC_BY_HOUR_SMOOTHED));
    16a0:	88 23       	and	r24, r24
    16a2:	41 f4       	brne	.+16     	; 0x16b4 <ModelledRadValve::computeTargetTemp()+0xca>
    16a4:	65 e0       	ldi	r22, 0x05	; 5
    16a6:	4f ef       	ldi	r20, 0xFF	; 255
    16a8:	0e 94 a8 0a 	call	0x1550	; 0x1550 <inOutlierQuartile(unsigned char, unsigned char, unsigned char)>
    16ac:	88 23       	and	r24, r24
    16ae:	11 f0       	breq	.+4      	; 0x16b4 <ModelledRadValve::computeTargetTemp()+0xca>
    16b0:	01 e0       	ldi	r16, 0x01	; 1
    16b2:	01 c0       	rjmp	.+2      	; 0x16b6 <ModelledRadValve::computeTargetTemp()+0xcc>
    16b4:	00 e0       	ldi	r16, 0x00	; 0
    if(longVacant ||
    16b6:	11 23       	and	r17, r17
    16b8:	71 f4       	brne	.+28     	; 0x16d6 <ModelledRadValve::computeTargetTemp()+0xec>
    16ba:	00 23       	and	r16, r16
    16bc:	21 f4       	brne	.+8      	; 0x16c6 <ModelledRadValve::computeTargetTemp()+0xdc>
    16be:	80 91 e7 03 	lds	r24, 0x03E7
    16c2:	8b 30       	cpi	r24, 0x0B	; 11
    16c4:	d0 f1       	brcs	.+116    	; 0x173a <ModelledRadValve::computeTargetTemp()+0x150>
    16c6:	0e 94 0a 26 	call	0x4c14	; 0x4c14 <isAnyScheduleOnWARMNow()>
    16ca:	88 23       	and	r24, r24
    16cc:	b1 f5       	brne	.+108    	; 0x173a <ModelledRadValve::computeTargetTemp()+0x150>
    16ce:	0e 94 65 27 	call	0x4eca	; 0x4eca <recentUIControlUse()>
    16d2:	88 23       	and	r24, r24
    16d4:	91 f5       	brne	.+100    	; 0x173a <ModelledRadValve::computeTargetTemp()+0x150>
                               (!longLongVacant && AmbLight.isRoomLit()) ||
                               (!longLongVacant && inOutlierQuartile(true, EE_STATS_SET_OCCPC_BY_HOUR_SMOOTHED)) ||
                               (!longVacant && isAnyScheduleOnWARMSoon())) ?
              SETBACK_DEFAULT :
          ((longLongVacant || (notLikelyOccupiedSoon && isEcoTemperature(wt))) ?
              SETBACK_FULL : SETBACK_ECO);
    16d6:	0e 94 d7 03 	call	0x7ae	; 0x7ae <hasEcoBias()>
    16da:	88 23       	and	r24, r24
    16dc:	01 f1       	breq	.+64     	; 0x171e <ModelledRadValve::computeTargetTemp()+0x134>
    16de:	80 91 2b 02 	lds	r24, 0x022B
    16e2:	88 23       	and	r24, r24
    16e4:	e1 f4       	brne	.+56     	; 0x171e <ModelledRadValve::computeTargetTemp()+0x134>
    16e6:	ff 20       	and	r15, r15
    16e8:	59 f4       	brne	.+22     	; 0x1700 <ModelledRadValve::computeTargetTemp()+0x116>
    uint16_t getRaw() { return(rawValue); }

    // Returns true if room is lit enough for someone to be active.
    // False if unknown.
    // Thread-safe and usable within ISRs (Interrupt Service Routines).
    bool isRoomLit() const { return(isRoomLitFlag); }
    16ea:	80 91 e6 03 	lds	r24, 0x03E6
    16ee:	88 23       	and	r24, r24
    16f0:	b1 f4       	brne	.+44     	; 0x171e <ModelledRadValve::computeTargetTemp()+0x134>
    16f2:	81 e0       	ldi	r24, 0x01	; 1
    16f4:	65 e0       	ldi	r22, 0x05	; 5
    16f6:	4f ef       	ldi	r20, 0xFF	; 255
    16f8:	0e 94 a8 0a 	call	0x1550	; 0x1550 <inOutlierQuartile(unsigned char, unsigned char, unsigned char)>
    16fc:	88 23       	and	r24, r24
    16fe:	79 f4       	brne	.+30     	; 0x171e <ModelledRadValve::computeTargetTemp()+0x134>
    1700:	11 23       	and	r17, r17
    1702:	21 f4       	brne	.+8      	; 0x170c <ModelledRadValve::computeTargetTemp()+0x122>
    1704:	0e 94 ca 25 	call	0x4b94	; 0x4b94 <isAnyScheduleOnWARMSoon()>
    1708:	88 23       	and	r24, r24
    170a:	49 f4       	brne	.+18     	; 0x171e <ModelledRadValve::computeTargetTemp()+0x134>
    170c:	ff 20       	and	r15, r15
    170e:	49 f4       	brne	.+18     	; 0x1722 <ModelledRadValve::computeTargetTemp()+0x138>
    1710:	00 23       	and	r16, r16
    1712:	19 f0       	breq	.+6      	; 0x171a <ModelledRadValve::computeTargetTemp()+0x130>
    1714:	81 e1       	ldi	r24, 0x11	; 17
    1716:	8e 15       	cp	r24, r14
    1718:	20 f4       	brcc	.+8      	; 0x1722 <ModelledRadValve::computeTargetTemp()+0x138>
    171a:	12 e0       	ldi	r17, 0x02	; 2
    171c:	03 c0       	rjmp	.+6      	; 0x1724 <ModelledRadValve::computeTargetTemp()+0x13a>
    171e:	11 e0       	ldi	r17, 0x01	; 1
    1720:	01 c0       	rjmp	.+2      	; 0x1724 <ModelledRadValve::computeTargetTemp()+0x13a>
    1722:	13 e0       	ldi	r17, 0x03	; 3

      return(fnmax((uint8_t)(wt - setback), getFROSTTargetC())); // Target must never be set low enough to create a frost/freeze hazard.
    1724:	0e 94 df 03 	call	0x7be	; 0x7be <getFROSTTargetC()>
    1728:	98 2f       	mov	r25, r24
    172a:	8e 2d       	mov	r24, r14
    172c:	81 1b       	sub	r24, r17
    172e:	89 17       	cp	r24, r25
    1730:	28 f4       	brcc	.+10     	; 0x173c <ModelledRadValve::computeTargetTemp()+0x152>
    1732:	89 2f       	mov	r24, r25
    1734:	03 c0       	rjmp	.+6      	; 0x173c <ModelledRadValve::computeTargetTemp()+0x152>
    1736:	81 2f       	mov	r24, r17
    1738:	01 c0       	rjmp	.+2      	; 0x173c <ModelledRadValve::computeTargetTemp()+0x152>
    173a:	8e 2d       	mov	r24, r14
      }
    // Else use WARM target as-is.
    return(wt);
    }
  }
    173c:	1f 91       	pop	r17
    173e:	0f 91       	pop	r16
    1740:	ff 90       	pop	r15
    1742:	ef 90       	pop	r14
    1744:	08 95       	ret
    }
#endif

  else // In 'WARM' mode with possible setback.
    {
    const uint8_t wt = getWARMTargetC();
    1746:	0e 94 b9 03 	call	0x772	; 0x772 <getWARMTargetC()>
    174a:	e8 2e       	mov	r14, r24
    // At other times more relaxed checking (eg lower power) can be used.
    bool increaseCheckForOccupancy() { return(!isLikelyRecentlyOccupied() && isLikelyOccupied() && !reportedRecently()); }

    // Get number of hours room vacant, zero when room occupied; does not wrap.
    // If forced to zero as soon as occupancy is detected.
    uint16_t getVacancyH() { return((value != 0) ? 0 : vacancyH); }
    174c:	80 91 2a 02 	lds	r24, 0x022A
    1750:	88 23       	and	r24, r24
    1752:	09 f4       	brne	.+2      	; 0x1756 <ModelledRadValve::computeTargetTemp()+0x16c>
    1754:	8c cf       	rjmp	.-232    	; 0x166e <ModelledRadValve::computeTargetTemp()+0x84>
    1756:	80 e0       	ldi	r24, 0x00	; 0
    1758:	90 e0       	ldi	r25, 0x00	; 0
    175a:	8c cf       	rjmp	.-232    	; 0x1674 <ModelledRadValve::computeTargetTemp()+0x8a>

0000175c <ModelledRadValve::computeTargetTemperature()>:
  // Leave value position as was...
  return(valvePCOpen);
  }

// Compute/update target temperature and set up state for tick()/computeRequiredTRVPercentOpen().
void ModelledRadValve::computeTargetTemperature()
    175c:	0f 93       	push	r16
    175e:	1f 93       	push	r17
    1760:	cf 93       	push	r28
    1762:	df 93       	push	r29
    1764:	ec 01       	movw	r28, r24
  {
  // Compute basic target temperature.
  const uint8_t newTarget = computeTargetTemp();
    1766:	0e 94 f5 0a 	call	0x15ea	; 0x15ea <ModelledRadValve::computeTargetTemp()>
    176a:	08 2f       	mov	r16, r24

  // Set up state for computeRequiredTRVPercentOpen().
  inputState.targetTempC = newTarget;
    176c:	8b 83       	std	Y+3, r24	; 0x03
  inputState.minPCOpen = getMinPercentOpen();
    176e:	e8 81       	ld	r30, Y
    1770:	f9 81       	ldd	r31, Y+1	; 0x01
    1772:	00 8c       	ldd	r0, Z+24	; 0x18
    1774:	f1 8d       	ldd	r31, Z+25	; 0x19
    1776:	e0 2d       	mov	r30, r0
    1778:	ce 01       	movw	r24, r28
    177a:	09 95       	icall
    177c:	8c 83       	std	Y+4, r24	; 0x04
  inputState.maxPCOpen = getMaxPercentageOpenAllowed();
    177e:	84 e6       	ldi	r24, 0x64	; 100
    1780:	8d 83       	std	Y+5, r24	; 0x05
  inputState.glacial = glacial;
    1782:	8c a9       	ldd	r24, Y+52	; 0x34
    1784:	8f 83       	std	Y+7, r24	; 0x07

#ifdef SUPPORT_BAKE // IF DEFINED: this unit supports BAKE mode.
// Only relevant if isWarmMode is true,
static uint_least8_t bakeCountdownM;
// If true then the unit is in 'BAKE' mode, a subset of 'WARM' mode which boosts the temperature target temporarily.
bool inBakeMode() { return(isWarmMode && (0 != bakeCountdownM)); }
    1786:	10 91 bc 02 	lds	r17, 0x02BC
    178a:	11 23       	and	r17, r17
    178c:	11 f4       	brne	.+4      	; 0x1792 <ModelledRadValve::computeTargetTemperature()+0x36>
    178e:	80 e0       	ldi	r24, 0x00	; 0
    1790:	04 c0       	rjmp	.+8      	; 0x179a <ModelledRadValve::computeTargetTemperature()+0x3e>
    1792:	80 91 b9 02 	lds	r24, 0x02B9
    1796:	81 11       	cpse	r24, r1
    1798:	81 e0       	ldi	r24, 0x01	; 1
  // Set up state for computeRequiredTRVPercentOpen().
  inputState.targetTempC = newTarget;
  inputState.minPCOpen = getMinPercentOpen();
  inputState.maxPCOpen = getMaxPercentageOpenAllowed();
  inputState.glacial = glacial;
  inputState.inBakeMode = inBakeMode();
    179a:	89 87       	std	Y+9, r24	; 0x09
  inputState.hasEcoBias = hasEcoBias();
    179c:	0e 94 d7 03 	call	0x7ae	; 0x7ae <hasEcoBias()>
    17a0:	88 87       	std	Y+8, r24	; 0x08

    // Returns true if room is light enough for someone to be active.
    // False if unknown.
    // Thread-safe and usable within ISRs (Interrupt Service Routines).
    bool isRoomDark() const { return(!isRoomLitFlag); }
    17a2:	80 91 e6 03 	lds	r24, 0x03E6
  // Widen the allowed deadband significantly in a dark/quiet/vacant room (TODO-383)
  // (or in FROST mode, or if temperature is jittery eg changing fast and filtering has been engaged)
  // to attempt to reduce the total number and size of adjustments and thus reduce noise/disturbance (and battery drain).
  // The wider deadband (less good temperature regulation) might be noticeable/annoying to sensitive occupants.
  // FIXME: With a wider deadband may also simply suppress any movement/noise on some/most minutes while close to target temperature.
  inputState.widenDeadband = AmbLight.isRoomDark() || Occupancy.longVacant() || (!inWarmMode()) || retainedState.isFiltering;
    17a6:	88 23       	and	r24, r24
    17a8:	61 f0       	breq	.+24     	; 0x17c2 <ModelledRadValve::computeTargetTemperature()+0x66>
    17aa:	80 91 2a 02 	lds	r24, 0x022A
    17ae:	88 23       	and	r24, r24
    17b0:	21 f4       	brne	.+8      	; 0x17ba <ModelledRadValve::computeTargetTemperature()+0x5e>
    17b2:	80 91 2d 02 	lds	r24, 0x022D
    17b6:	89 31       	cpi	r24, 0x19	; 25
    17b8:	20 f4       	brcc	.+8      	; 0x17c2 <ModelledRadValve::computeTargetTemperature()+0x66>
    17ba:	11 23       	and	r17, r17
    17bc:	11 f0       	breq	.+4      	; 0x17c2 <ModelledRadValve::computeTargetTemperature()+0x66>
    17be:	8d 85       	ldd	r24, Y+13	; 0x0d
    17c0:	01 c0       	rjmp	.+2      	; 0x17c4 <ModelledRadValve::computeTargetTemperature()+0x68>
    17c2:	81 e0       	ldi	r24, 0x01	; 1
    17c4:	8e 83       	std	Y+6, r24	; 0x06
// ie to the middle of the specified degree, which is more intuitive,
// and which may save a little energy if users target the specified temperatures.
// Suggestion c/o GG ~2014/10 code, and generally less misleading anyway!
void ModelledRadValveInputState::setReferenceTemperatures(const int currentTempC16)
  {
  const int referenceTempC16 = currentTempC16 + refTempOffsetC16; // TODO-386: push targeted temperature down by 0.5C to middle of degree.
    17c6:	80 91 ea 03 	lds	r24, 0x03EA
    17ca:	90 91 eb 03 	lds	r25, 0x03EB
    17ce:	08 96       	adiw	r24, 0x08	; 8
  refTempC16 = referenceTempC16;
    17d0:	9b 87       	std	Y+11, r25	; 0x0b
    17d2:	8a 87       	std	Y+10, r24	; 0x0a
  // FIXME: With a wider deadband may also simply suppress any movement/noise on some/most minutes while close to target temperature.
  inputState.widenDeadband = AmbLight.isRoomDark() || Occupancy.longVacant() || (!inWarmMode()) || retainedState.isFiltering;
  // Capture adjusted reference/room temperatures
  // and set callingForHeat flag also using same outline logic as computeRequiredTRVPercentOpen() will use.
  inputState.setReferenceTemperatures(TemperatureC16.get());
  callingForHeat = (newTarget >= (inputState.refTempC16 >> 4));
    17d4:	40 e0       	ldi	r20, 0x00	; 0
    17d6:	20 2f       	mov	r18, r16
    17d8:	30 e0       	ldi	r19, 0x00	; 0
    17da:	54 e0       	ldi	r21, 0x04	; 4
    17dc:	95 95       	asr	r25
    17de:	87 95       	ror	r24
    17e0:	5a 95       	dec	r21
    17e2:	e1 f7       	brne	.-8      	; 0x17dc <ModelledRadValve::computeTargetTemperature()+0x80>
    17e4:	28 17       	cp	r18, r24
    17e6:	39 07       	cpc	r19, r25
    17e8:	0c f0       	brlt	.+2      	; 0x17ec <ModelledRadValve::computeTargetTemperature()+0x90>
    17ea:	41 e0       	ldi	r20, 0x01	; 1
    17ec:	4b ab       	std	Y+51, r20	; 0x33
  }
    17ee:	df 91       	pop	r29
    17f0:	cf 91       	pop	r28
    17f2:	1f 91       	pop	r17
    17f4:	0f 91       	pop	r16
    17f6:	08 95       	ret

000017f8 <ModelledRadValve::computeCallForHeat()>:
// The inputs must be valid (and recent).
// Values set are targetTempC, value (TRVPercentOpen).
// This may also prepare data such as TX command sequences for the TRV, boiler, etc.
// This routine may take significant CPU time; no I/O is done, only internal state is updated.
// Returns true if valve target changed and thus messages may need to be recomputed/sent/etc.
void ModelledRadValve::computeCallForHeat()
    17f8:	cf 93       	push	r28
    17fa:	df 93       	push	r29
    17fc:	ec 01       	movw	r28, r24
  {
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    17fe:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1800:	f8 94       	cli
    {
#ifdef SUPPORT_BAKE
    // Cancel any BAKE mode once temperature target has been hit.
    if(!callingForHeat) { bakeCountdownM = 0; }
    1802:	8b a9       	ldd	r24, Y+51	; 0x33
    1804:	88 23       	and	r24, r24
    1806:	19 f4       	brne	.+6      	; 0x180e <ModelledRadValve::computeCallForHeat()+0x16>
    1808:	10 92 b9 02 	sts	0x02B9, r1
    180c:	07 c0       	rjmp	.+14     	; 0x181c <ModelledRadValve::computeCallForHeat()+0x24>
    // Run down BAKE mode timer if need be, one tick per minute.
    else if(bakeCountdownM > 0) { --bakeCountdownM; }
    180e:	80 91 b9 02 	lds	r24, 0x02B9
    1812:	88 23       	and	r24, r24
    1814:	19 f0       	breq	.+6      	; 0x181c <ModelledRadValve::computeCallForHeat()+0x24>
    1816:	81 50       	subi	r24, 0x01	; 1
    1818:	80 93 b9 02 	sts	0x02B9, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    181c:	9f bf       	out	0x3f, r25	; 63
#endif
    }

  // Compute target and ensure that required input state is set for computeRequiredTRVPercentOpen().
  computeTargetTemperature();
    181e:	ce 01       	movw	r24, r28
    1820:	0e 94 ae 0b 	call	0x175c	; 0x175c <ModelledRadValve::computeTargetTemperature()>
  retainedState.tick(value, inputState);
    1824:	ae 01       	movw	r20, r28
    1826:	4d 5f       	subi	r20, 0xFD	; 253
    1828:	5f 4f       	sbci	r21, 0xFF	; 255
    182a:	ce 01       	movw	r24, r28
    182c:	0c 96       	adiw	r24, 0x0c	; 12
    182e:	22 96       	adiw	r28, 0x02	; 2
    1830:	be 01       	movw	r22, r28
    1832:	0e 94 f5 05 	call	0xbea	; 0xbea <ModelledRadValveState::tick(unsigned char volatile&, ModelledRadValveInputState const&)>
  }
    1836:	df 91       	pop	r29
    1838:	cf 91       	pop	r28
    183a:	08 95       	ret

0000183c <ModelledRadValve::read()>:

    // Force a read/poll/recomputation of the target position and call for heat.
    // Sets/clears changed flag if computed valve position changed.
    // Call at a fixed rate (1/60s).
    // Potentially expensive/slow.
    virtual uint8_t read() { computeCallForHeat(); return(value); }
    183c:	0f 93       	push	r16
    183e:	1f 93       	push	r17
    1840:	8c 01       	movw	r16, r24
    1842:	0e 94 fc 0b 	call	0x17f8	; 0x17f8 <ModelledRadValve::computeCallForHeat()>
    1846:	f8 01       	movw	r30, r16
    1848:	82 81       	ldd	r24, Z+2	; 0x02
    184a:	1f 91       	pop	r17
    184c:	0f 91       	pop	r16
    184e:	08 95       	ret

00001850 <ModelledRadValve::isRecalibrating() const>:
// The target valve position is not lost while this is true.
// By default there is no recalibration step.
bool ModelledRadValve::isRecalibrating() const
  {
#ifdef USE_MODULE_FHT8VSIMPLE
  if(!isSyncedWithFHT8V()) { return(true); }
    1850:	0e 94 17 11 	call	0x222e	; 0x222e <isSyncedWithFHT8V()>
    1854:	90 e0       	ldi	r25, 0x00	; 0
    1856:	88 23       	and	r24, r24
    1858:	09 f4       	brne	.+2      	; 0x185c <ModelledRadValve::isRecalibrating() const+0xc>
    185a:	91 e0       	ldi	r25, 0x01	; 1
#endif
  return(false);
  }
    185c:	89 2f       	mov	r24, r25
    185e:	08 95       	ret

00001860 <ModelledRadValve::isControlledValveReallyOpen() const>:
// True if the controlled physical valve is thought to be at least partially open right now.
// If multiple valves are controlled then is this true only if all are at least partially open.
// Used to help avoid running boiler pump against closed valves.
// The default is to use the check the current computed position
// against the minimum open percentage.
bool ModelledRadValve::isControlledValveReallyOpen() const
    1860:	1f 93       	push	r17
    1862:	cf 93       	push	r28
    1864:	df 93       	push	r29
    1866:	ec 01       	movw	r28, r24
  {
  if(isRecalibrating()) { return(false); }
    1868:	e8 81       	ld	r30, Y
    186a:	f9 81       	ldd	r31, Y+1	; 0x01
    186c:	02 8c       	ldd	r0, Z+26	; 0x1a
    186e:	f3 8d       	ldd	r31, Z+27	; 0x1b
    1870:	e0 2d       	mov	r30, r0
    1872:	09 95       	icall
    1874:	88 23       	and	r24, r24
    1876:	89 f4       	brne	.+34     	; 0x189a <ModelledRadValve::isControlledValveReallyOpen() const+0x3a>
#ifdef USE_MODULE_FHT8VSIMPLE
  if(!FHT8VisControlledValveOpen()) { return(false); }
    1878:	0e 94 1a 11 	call	0x2234	; 0x2234 <FHT8VisControlledValveOpen()>
    187c:	88 23       	and	r24, r24
    187e:	69 f0       	breq	.+26     	; 0x189a <ModelledRadValve::isControlledValveReallyOpen() const+0x3a>
#endif
  return(value >= getMinPercentOpen());
    1880:	1a 81       	ldd	r17, Y+2	; 0x02
    1882:	e8 81       	ld	r30, Y
    1884:	f9 81       	ldd	r31, Y+1	; 0x01
    1886:	00 8c       	ldd	r0, Z+24	; 0x18
    1888:	f1 8d       	ldd	r31, Z+25	; 0x19
    188a:	e0 2d       	mov	r30, r0
    188c:	ce 01       	movw	r24, r28
    188e:	09 95       	icall
    1890:	90 e0       	ldi	r25, 0x00	; 0
    1892:	18 17       	cp	r17, r24
    1894:	18 f0       	brcs	.+6      	; 0x189c <ModelledRadValve::isControlledValveReallyOpen() const+0x3c>
    1896:	91 e0       	ldi	r25, 0x01	; 1
    1898:	01 c0       	rjmp	.+2      	; 0x189c <ModelledRadValve::isControlledValveReallyOpen() const+0x3c>
    189a:	90 e0       	ldi	r25, 0x00	; 0
  }
    189c:	89 2f       	mov	r24, r25
    189e:	df 91       	pop	r29
    18a0:	cf 91       	pop	r28
    18a2:	1f 91       	pop	r17
    18a4:	08 95       	ret

000018a6 <loopOpenTRV()>:



// Main loop for OpenTRV radiator control.
// Note: exiting and re-entering can take a little while, handling Arduino background tasks such as serial.
void loopOpenTRV()
    18a6:	7f 92       	push	r7
    18a8:	8f 92       	push	r8
    18aa:	9f 92       	push	r9
    18ac:	af 92       	push	r10
    18ae:	bf 92       	push	r11
    18b0:	cf 92       	push	r12
    18b2:	df 92       	push	r13
    18b4:	ef 92       	push	r14
    18b6:	ff 92       	push	r15
    18b8:	0f 93       	push	r16
    18ba:	1f 93       	push	r17
    18bc:	df 93       	push	r29
    18be:	cf 93       	push	r28
    18c0:	cd b7       	in	r28, 0x3d	; 61
    18c2:	de b7       	in	r29, 0x3e	; 62
    18c4:	ef 97       	sbiw	r28, 0x3f	; 63
    18c6:	0f b6       	in	r0, 0x3f	; 63
    18c8:	f8 94       	cli
    18ca:	de bf       	out	0x3e, r29	; 62
    18cc:	0f be       	out	0x3f, r0	; 63
    18ce:	cd bf       	out	0x3d, r28	; 61

  // Set up some variables before sleeping to minimise delay/jitter after the RTC tick.
  bool showStatus = false; // Show status at end of loop?

  // Use the zeroth second in each minute to force extra deep device sleeps/resets, etc.
  const bool second0 = (0 == TIME_LSD);
    18d0:	bb 24       	eor	r11, r11
    18d2:	80 91 a7 02 	lds	r24, 0x02A7
    18d6:	88 23       	and	r24, r24
    18d8:	11 f4       	brne	.+4      	; 0x18de <loopOpenTRV()+0x38>
    18da:	bb 24       	eor	r11, r11
    18dc:	b3 94       	inc	r11
  // Sensor readings are taken late in each minute (where they are taken)
  // and if possible noise and heat and light should be minimised in this part of each minute to improve readings.
//  const bool sensorReading30s = (TIME_LSD >= 30);
  // Sensor readings and (stats transmissions) are nominally on a 4-minute cycle.
  const uint8_t minuteFrom4 = (minuteCount & 3);
    18de:	80 91 a8 02 	lds	r24, 0x02A8
    18e2:	83 70       	andi	r24, 0x03	; 3
  // The 0th minute in each group of four is always used for measuring where possible (possibly amongst others)
  // and where possible locally-generated noise and heat and light should be minimised in this minute
  // to give the best possible readings.
  // True if this is the first (0th) minute in each group of four.
  const bool minute0From4ForSensors = (0 == minuteFrom4);
    18e4:	99 24       	eor	r9, r9
    18e6:	88 23       	and	r24, r24
    18e8:	11 f4       	brne	.+4      	; 0x18ee <loopOpenTRV()+0x48>
    18ea:	99 24       	eor	r9, r9
    18ec:	93 94       	inc	r9
  // True if this is the minute after all sensors should have been sampled.
  const bool minute1From4AfterSensors = (1 == minuteFrom4);
    18ee:	77 24       	eor	r7, r7
    18f0:	81 30       	cpi	r24, 0x01	; 1
    18f2:	11 f4       	brne	.+4      	; 0x18f8 <loopOpenTRV()+0x52>
    18f4:	77 24       	eor	r7, r7
    18f6:	73 94       	inc	r7
    // Get internal bandgap (1.1V nominal, 1.0--1.2V) as fraction of Vcc.
    uint16_t getRawInv() const { return(rawInv); }

    // Returns true if the supply voltage is low/marginal.
    // This depends on the AVR and other hardware components (eg sensors) in use.
    bool isSupplyVoltageLow() const { return(isLow); }
    18f8:	a0 90 85 03 	lds	r10, 0x0385
    (batteryLow || !inWarmMode() || Occupancy.longVacant()) &&
#if defined(ENABLE_BOILER_HUB)
    (0 == boilerCountdownTicks) && // Unless the boiler is off, stay responsive.
#endif
    (!NominalRadValve.isControlledValveReallyOpen()) &&  // Run at full speed until valve(s) should actually have shut and the boiler gone off.
    (!NominalRadValve.isCallingForHeat()); // Run at full speed until not nominally demanding heat, eg even during FROST mode or pre-heating.
    18fc:	aa 20       	and	r10, r10
    18fe:	61 f4       	brne	.+24     	; 0x1918 <loopOpenTRV()+0x72>
    1900:	80 91 bc 02 	lds	r24, 0x02BC
    1904:	88 23       	and	r24, r24
    1906:	41 f0       	breq	.+16     	; 0x1918 <loopOpenTRV()+0x72>
    // At other times more relaxed checking (eg lower power) can be used.
    bool increaseCheckForOccupancy() { return(!isLikelyRecentlyOccupied() && isLikelyOccupied() && !reportedRecently()); }

    // Get number of hours room vacant, zero when room occupied; does not wrap.
    // If forced to zero as soon as occupancy is detected.
    uint16_t getVacancyH() { return((value != 0) ? 0 : vacancyH); }
    1908:	80 91 2a 02 	lds	r24, 0x022A
    190c:	88 23       	and	r24, r24
    190e:	b9 f4       	brne	.+46     	; 0x193e <loopOpenTRV()+0x98>
    1910:	80 91 2d 02 	lds	r24, 0x022D
    1914:	89 31       	cpi	r24, 0x19	; 25
    1916:	98 f0       	brcs	.+38     	; 0x193e <loopOpenTRV()+0x98>
    1918:	80 91 a9 02 	lds	r24, 0x02A9
    191c:	90 91 aa 02 	lds	r25, 0x02AA
    1920:	89 2b       	or	r24, r25
    1922:	69 f4       	brne	.+26     	; 0x193e <loopOpenTRV()+0x98>
    1924:	8f e2       	ldi	r24, 0x2F	; 47
    1926:	92 e0       	ldi	r25, 0x02	; 2
    1928:	0e 94 30 0c 	call	0x1860	; 0x1860 <ModelledRadValve::isControlledValveReallyOpen() const>
    192c:	88 23       	and	r24, r24
    192e:	39 f4       	brne	.+14     	; 0x193e <loopOpenTRV()+0x98>
    // Can be used to trigger rebuild of messages, force updates to actuators, etc.
    bool isValveMoved() const { return(retainedState.valveMoved); }

    // True if this unit is nominally calling for heat (temperature is under target).
    // Thread-safe and ISR safe.
    bool isCallingForHeat() const { return(callingForHeat); }
    1930:	80 91 62 02 	lds	r24, 0x0262
    1934:	88 23       	and	r24, r24
    1936:	19 f4       	brne	.+6      	; 0x193e <loopOpenTRV()+0x98>
    1938:	88 24       	eor	r8, r8
    193a:	83 94       	inc	r8
    193c:	01 c0       	rjmp	.+2      	; 0x1940 <loopOpenTRV()+0x9a>
    193e:	88 24       	eor	r8, r8
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    1940:	f9 99       	sbic	0x1f, 1	; 31
    1942:	fe cf       	rjmp	.-4      	; 0x1940 <loopOpenTRV()+0x9a>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    1944:	82 e1       	ldi	r24, 0x12	; 18
    1946:	90 e0       	ldi	r25, 0x00	; 0
    1948:	92 bd       	out	0x22, r25	; 34
    194a:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    194c:	f8 9a       	sbi	0x1f, 0	; 31
    194e:	c0 b4       	in	r12, 0x20	; 32
  // Conversely, if not true, should have time to savely log outputs, etc.
  const uint8_t nearOverrunThreshold = GSCT_MAX - 8; // ~64ms/~32 serial TX chars of grace time...
  bool tooNearOverrun = false; // Set flag that can be checked later.

  // Is this unit currently in central hub listener mode?
  const bool hubMode = inHubMode();
    1950:	c0 94       	com	r12
    1952:	11 f0       	breq	.+4      	; 0x1958 <loopOpenTRV()+0xb2>
    1954:	cc 24       	eor	r12, r12
    1956:	c3 94       	inc	r12
  // The output is terse to avoid taking too long and possibly delaying other stuff too far.
  // Avoid doing this at all if too near the end of the cycle and risking overrun,
  // leaving any message queued, hoping it does not get overwritten.
  // TODO: safely process more than one pending message if present.
  // TODO: move to process in a batch periodically, eg when CLI is due.
  if(getSubCycleTime() >= nearOverrunThreshold) { tooNearOverrun = true; }
    1958:	80 91 b2 00 	lds	r24, 0x00B2
    195c:	87 3f       	cpi	r24, 0xF7	; 247
    195e:	18 f0       	brcs	.+6      	; 0x1966 <loopOpenTRV()+0xc0>
    1960:	ee 24       	eor	r14, r14
    1962:	e3 94       	inc	r14
    1964:	6d c0       	rjmp	.+218    	; 0x1a40 <loopOpenTRV()+0x19a>
  else
    {
    // Look for binary-format message.
    FullStatsMessageCore_t stats;
    getLastCoreStats(&stats);
    1966:	ce 01       	movw	r24, r28
    1968:	01 96       	adiw	r24, 0x01	; 1
    196a:	0e 94 8d 1a 	call	0x351a	; 0x351a <getLastCoreStats(FullStatsMessageCore*)>
    if(stats.containsID)
    196e:	89 81       	ldd	r24, Y+1	; 0x01
    1970:	80 ff       	sbrs	r24, 0
    1972:	57 c0       	rjmp	.+174    	; 0x1a22 <loopOpenTRV()+0x17c>
      {
      // Dump (remote) stats field '@<hexnodeID>;TnnCh[P;]'
      // where the T field shows temperature in C with a hex digit after the binary point indicated by C
      // and the optional P field indicates low power.
      serialPrintAndFlush(LINE_START_CHAR_RSTATS);
    1974:	80 e4       	ldi	r24, 0x40	; 64
    1976:	0e 94 c0 26 	call	0x4d80	; 0x4d80 <serialPrintAndFlush(char)>
      serialPrintAndFlush((((uint16_t)stats.id0) << 8) | stats.id1, HEX);
    197a:	9a 81       	ldd	r25, Y+2	; 0x02
    197c:	80 e0       	ldi	r24, 0x00	; 0
    197e:	2b 81       	ldd	r18, Y+3	; 0x03
    1980:	30 e0       	ldi	r19, 0x00	; 0
    1982:	82 2b       	or	r24, r18
    1984:	93 2b       	or	r25, r19
    1986:	60 e1       	ldi	r22, 0x10	; 16
    1988:	70 e0       	ldi	r23, 0x00	; 0
    198a:	0e 94 a4 26 	call	0x4d48	; 0x4d48 <serialPrintAndFlush(unsigned int, int)>
      if(stats.containsTempAndPower)
    198e:	89 81       	ldd	r24, Y+1	; 0x01
    1990:	81 ff       	sbrs	r24, 1
    1992:	2b c0       	rjmp	.+86     	; 0x19ea <loopOpenTRV()+0x144>
        {
        serialPrintAndFlush(F(";T"));
    1994:	8e ec       	ldi	r24, 0xCE	; 206
    1996:	90 e0       	ldi	r25, 0x00	; 0
    1998:	0e 94 16 27 	call	0x4e2c	; 0x4e2c <serialPrintAndFlush(__FlashStringHelper const*)>
        serialPrintAndFlush(stats.tempAndPower.tempC16 >> 4, DEC);
    199c:	8c 81       	ldd	r24, Y+4	; 0x04
    199e:	2d 81       	ldd	r18, Y+5	; 0x05
    19a0:	92 2f       	mov	r25, r18
    19a2:	9f 77       	andi	r25, 0x7F	; 127
    19a4:	88 0f       	add	r24, r24
    19a6:	99 1f       	adc	r25, r25
    19a8:	a5 e0       	ldi	r26, 0x05	; 5
    19aa:	95 95       	asr	r25
    19ac:	87 95       	ror	r24
    19ae:	aa 95       	dec	r26
    19b0:	e1 f7       	brne	.-8      	; 0x19aa <loopOpenTRV()+0x104>
    19b2:	6a e0       	ldi	r22, 0x0A	; 10
    19b4:	70 e0       	ldi	r23, 0x00	; 0
    19b6:	0e 94 e4 26 	call	0x4dc8	; 0x4dc8 <serialPrintAndFlush(int, int)>
        serialPrintAndFlush('C');
    19ba:	83 e4       	ldi	r24, 0x43	; 67
    19bc:	0e 94 c0 26 	call	0x4d80	; 0x4d80 <serialPrintAndFlush(char)>
        serialPrintAndFlush(stats.tempAndPower.tempC16 & 0xf, HEX);
    19c0:	8c 81       	ldd	r24, Y+4	; 0x04
    19c2:	2d 81       	ldd	r18, Y+5	; 0x05
    19c4:	92 2f       	mov	r25, r18
    19c6:	9f 77       	andi	r25, 0x7F	; 127
    19c8:	88 0f       	add	r24, r24
    19ca:	99 1f       	adc	r25, r25
    19cc:	95 95       	asr	r25
    19ce:	87 95       	ror	r24
    19d0:	8f 70       	andi	r24, 0x0F	; 15
    19d2:	90 70       	andi	r25, 0x00	; 0
    19d4:	60 e1       	ldi	r22, 0x10	; 16
    19d6:	70 e0       	ldi	r23, 0x00	; 0
    19d8:	0e 94 e4 26 	call	0x4dc8	; 0x4dc8 <serialPrintAndFlush(int, int)>
        if(stats.tempAndPower.powerLow) { serialPrintAndFlush(F(";P")); } // Insert power-low field if needed.
    19dc:	8d 81       	ldd	r24, Y+5	; 0x05
    19de:	87 ff       	sbrs	r24, 7
    19e0:	04 c0       	rjmp	.+8      	; 0x19ea <loopOpenTRV()+0x144>
    19e2:	8b ec       	ldi	r24, 0xCB	; 203
    19e4:	90 e0       	ldi	r25, 0x00	; 0
    19e6:	0e 94 16 27 	call	0x4e2c	; 0x4e2c <serialPrintAndFlush(__FlashStringHelper const*)>
        }
      if(stats.containsAmbL)
    19ea:	89 81       	ldd	r24, Y+1	; 0x01
    19ec:	82 ff       	sbrs	r24, 2
    19ee:	0a c0       	rjmp	.+20     	; 0x1a04 <loopOpenTRV()+0x15e>
        {
        serialPrintAndFlush(F(";L"));
    19f0:	88 ec       	ldi	r24, 0xC8	; 200
    19f2:	90 e0       	ldi	r25, 0x00	; 0
    19f4:	0e 94 16 27 	call	0x4e2c	; 0x4e2c <serialPrintAndFlush(__FlashStringHelper const*)>
        serialPrintAndFlush(stats.ambL);
    19f8:	8e 81       	ldd	r24, Y+6	; 0x06
    19fa:	90 e0       	ldi	r25, 0x00	; 0
    19fc:	6a e0       	ldi	r22, 0x0A	; 10
    19fe:	70 e0       	ldi	r23, 0x00	; 0
    1a00:	0e 94 e4 26 	call	0x4dc8	; 0x4dc8 <serialPrintAndFlush(int, int)>
        }
      if(0 != stats.occ)
    1a04:	8f 81       	ldd	r24, Y+7	; 0x07
    1a06:	83 70       	andi	r24, 0x03	; 3
    1a08:	c1 f0       	breq	.+48     	; 0x1a3a <loopOpenTRV()+0x194>
        {
        serialPrintAndFlush(F(";O"));
    1a0a:	85 ec       	ldi	r24, 0xC5	; 197
    1a0c:	90 e0       	ldi	r25, 0x00	; 0
    1a0e:	0e 94 16 27 	call	0x4e2c	; 0x4e2c <serialPrintAndFlush(__FlashStringHelper const*)>
        serialPrintAndFlush(stats.occ);
    1a12:	8f 81       	ldd	r24, Y+7	; 0x07
    1a14:	83 70       	andi	r24, 0x03	; 3
    1a16:	90 e0       	ldi	r25, 0x00	; 0
    1a18:	6a e0       	ldi	r22, 0x0A	; 10
    1a1a:	70 e0       	ldi	r23, 0x00	; 0
    1a1c:	0e 94 e4 26 	call	0x4dc8	; 0x4dc8 <serialPrintAndFlush(int, int)>
    1a20:	0c c0       	rjmp	.+24     	; 0x1a3a <loopOpenTRV()+0x194>
      }
    // Check for JSON/text-format message if no binary message waiting.
    else
      {
      char buf[MSG_JSON_MAX_LENGTH+1];
      getLastJSONStats(buf);
    1a22:	8e 01       	movw	r16, r28
    1a24:	08 5f       	subi	r16, 0xF8	; 248
    1a26:	1f 4f       	sbci	r17, 0xFF	; 255
    1a28:	c8 01       	movw	r24, r16
    1a2a:	0e 94 c3 1a 	call	0x3586	; 0x3586 <getLastJSONStats(char*)>
      if('\0' != *buf)
    1a2e:	88 85       	ldd	r24, Y+8	; 0x08
    1a30:	88 23       	and	r24, r24
    1a32:	29 f0       	breq	.+10     	; 0x1a3e <loopOpenTRV()+0x198>
        {
        // Dump contained JSON message as-is at start of line.
        serialPrintAndFlush(buf);
    1a34:	c8 01       	movw	r24, r16
    1a36:	0e 94 00 27 	call	0x4e00	; 0x4e00 <serialPrintAndFlush(char const*)>
        serialPrintlnAndFlush();
    1a3a:	0e 94 d4 26 	call	0x4da8	; 0x4da8 <serialPrintlnAndFlush()>
    1a3e:	ee 24       	eor	r14, r14
  // and could be disabled if no local valve is being run to provide better response to remote nodes.
  bool hubModeBoilerOn = false; // If true then remote call for heat is in progress.
#if defined(USE_MODULE_FHT8VSIMPLE)
  bool needsToEavesdrop = false; // By default assume no need to eavesdrop.
#endif
  if(hubMode)
    1a40:	cc 20       	and	r12, r12
    1a42:	11 f4       	brne	.+4      	; 0x1a48 <loopOpenTRV()+0x1a2>
    1a44:	ff 24       	eor	r15, r15
    1a46:	aa c0       	rjmp	.+340    	; 0x1b9c <loopOpenTRV()+0x2f6>
    {
#if defined(USE_MODULE_FHT8VSIMPLE)
    // Final poll to to cover up to end of previous minor loop.
    // Keep time from here to following SetupToEavesdropOnFHT8V() as short as possible to avoid missing remote calls.
    FHT8VCallForHeatPoll();
    1a48:	0e 94 97 12 	call	0x252e	; 0x252e <FHT8VCallForHeatPoll()>

    // Fetch and clear current pending sample house code calling for heat.
    const uint16_t hcRequest = FHT8VCallForHeatHeardGetAndClear();
    1a4c:	0e 94 2c 11 	call	0x2258	; 0x2258 <FHT8VCallForHeatHeardGetAndClear()>
    1a50:	8c 01       	movw	r16, r24
    const bool heardIt = (hcRequest != ((uint16_t)~0));
    1a52:	dd 24       	eor	r13, r13
    1a54:	8f ef       	ldi	r24, 0xFF	; 255
    1a56:	0f 3f       	cpi	r16, 0xFF	; 255
    1a58:	18 07       	cpc	r17, r24
    1a5a:	11 f0       	breq	.+4      	; 0x1a60 <loopOpenTRV()+0x1ba>
    1a5c:	dd 24       	eor	r13, r13
    1a5e:	d3 94       	inc	r13
    // Don't log call for hear if near overrun,
    // and leave any error queued for next time.
    if(getSubCycleTime() >= nearOverrunThreshold) { tooNearOverrun = true; }
    1a60:	80 91 b2 00 	lds	r24, 0x00B2
    1a64:	87 3f       	cpi	r24, 0xF7	; 247
    1a66:	50 f5       	brcc	.+84     	; 0x1abc <loopOpenTRV()+0x216>
    else
      {
      if(heardIt)
    1a68:	dd 20       	and	r13, r13
    1a6a:	b1 f0       	breq	.+44     	; 0x1a98 <loopOpenTRV()+0x1f2>
        {
//        DEBUG_SERIAL_TIMESTAMP();
//        DEBUG_SERIAL_PRINT(' ');
        serialPrintAndFlush(F("CfH ")); // Call for heat from 
    1a6c:	80 ec       	ldi	r24, 0xC0	; 192
    1a6e:	90 e0       	ldi	r25, 0x00	; 0
    1a70:	0e 94 16 27 	call	0x4e2c	; 0x4e2c <serialPrintAndFlush(__FlashStringHelper const*)>
        serialPrintAndFlush((hcRequest >> 8) & 0xff);
    1a74:	81 2f       	mov	r24, r17
    1a76:	90 e0       	ldi	r25, 0x00	; 0
    1a78:	6a e0       	ldi	r22, 0x0A	; 10
    1a7a:	70 e0       	ldi	r23, 0x00	; 0
    1a7c:	0e 94 a4 26 	call	0x4d48	; 0x4d48 <serialPrintAndFlush(unsigned int, int)>
        serialPrintAndFlush(' ');
    1a80:	80 e2       	ldi	r24, 0x20	; 32
    1a82:	0e 94 c0 26 	call	0x4d80	; 0x4d80 <serialPrintAndFlush(char)>
        serialPrintAndFlush(hcRequest & 0xff);
    1a86:	c8 01       	movw	r24, r16
    1a88:	90 70       	andi	r25, 0x00	; 0
    1a8a:	6a e0       	ldi	r22, 0x0A	; 10
    1a8c:	70 e0       	ldi	r23, 0x00	; 0
    1a8e:	0e 94 a4 26 	call	0x4d48	; 0x4d48 <serialPrintAndFlush(unsigned int, int)>
        serialPrintlnAndFlush();
    1a92:	0e 94 d4 26 	call	0x4da8	; 0x4da8 <serialPrintlnAndFlush()>
    1a96:	16 c0       	rjmp	.+44     	; 0x1ac4 <loopOpenTRV()+0x21e>
        }
      else
        {
        // Check for error if nothing received.
        const uint8_t err = FHT8VLastRXErrGetAndClear();
    1a98:	0e 94 3b 11 	call	0x2276	; 0x2276 <FHT8VLastRXErrGetAndClear()>
    1a9c:	18 2f       	mov	r17, r24
        if(0 != err)
    1a9e:	88 23       	and	r24, r24
    1aa0:	b1 f1       	breq	.+108    	; 0x1b0e <loopOpenTRV()+0x268>
          {
          serialPrintAndFlush(F("!RXerr F"));
    1aa2:	87 eb       	ldi	r24, 0xB7	; 183
    1aa4:	90 e0       	ldi	r25, 0x00	; 0
    1aa6:	0e 94 16 27 	call	0x4e2c	; 0x4e2c <serialPrintAndFlush(__FlashStringHelper const*)>
          serialPrintAndFlush(err);
    1aaa:	81 2f       	mov	r24, r17
    1aac:	90 e0       	ldi	r25, 0x00	; 0
    1aae:	6a e0       	ldi	r22, 0x0A	; 10
    1ab0:	70 e0       	ldi	r23, 0x00	; 0
    1ab2:	0e 94 e4 26 	call	0x4dc8	; 0x4dc8 <serialPrintAndFlush(int, int)>
          serialPrintlnAndFlush();
    1ab6:	0e 94 d4 26 	call	0x4da8	; 0x4da8 <serialPrintlnAndFlush()>
    1aba:	29 c0       	rjmp	.+82     	; 0x1b0e <loopOpenTRV()+0x268>
    1abc:	ee 24       	eor	r14, r14
    1abe:	e3 94       	inc	r14
        }
      }

    // Record call for heat, both to start boiler-on cycle and to defer need to listen again. 
    // Optimisation: may be able to stop RX if boiler is on for local demand (can measure local temp better: less self-heating).
    if(heardIt)
    1ac0:	dd 20       	and	r13, r13
    1ac2:	29 f1       	breq	.+74     	; 0x1b0e <loopOpenTRV()+0x268>
      {
      if(0 == boilerCountdownTicks)
    1ac4:	80 91 a9 02 	lds	r24, 0x02A9
    1ac8:	90 91 aa 02 	lds	r25, 0x02AA
    1acc:	89 2b       	or	r24, r25
    1ace:	59 f4       	brne	.+22     	; 0x1ae6 <loopOpenTRV()+0x240>
        {
        if(getSubCycleTime() >= nearOverrunThreshold) { tooNearOverrun = true; }
    1ad0:	80 91 b2 00 	lds	r24, 0x00B2
    1ad4:	87 3f       	cpi	r24, 0xF7	; 247
    1ad6:	18 f0       	brcs	.+6      	; 0x1ade <loopOpenTRV()+0x238>
    1ad8:	ee 24       	eor	r14, r14
    1ada:	e3 94       	inc	r14
    1adc:	04 c0       	rjmp	.+8      	; 0x1ae6 <loopOpenTRV()+0x240>
        else { serialPrintlnAndFlush(F("RCfH1")); } // Remote call for heat on.
    1ade:	81 eb       	ldi	r24, 0xB1	; 177
    1ae0:	90 e0       	ldi	r25, 0x00	; 0
    1ae2:	0e 94 2c 27 	call	0x4e58	; 0x4e58 <serialPrintlnAndFlush(__FlashStringHelper const*)>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    1ae6:	f9 99       	sbic	0x1f, 1	; 31
    1ae8:	fe cf       	rjmp	.-4      	; 0x1ae6 <loopOpenTRV()+0x240>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    1aea:	82 e1       	ldi	r24, 0x12	; 18
    1aec:	90 e0       	ldi	r25, 0x00	; 0
    1aee:	92 bd       	out	0x22, r25	; 34
    1af0:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    1af2:	f8 9a       	sbi	0x1f, 0	; 31
    1af4:	80 b5       	in	r24, 0x20	; 32
        }
      boilerCountdownTicks = getMinBoilerOnMinutes() * (60/MAIN_TICK_S);
    1af6:	80 95       	com	r24
    1af8:	2e e1       	ldi	r18, 0x1E	; 30
    1afa:	82 9f       	mul	r24, r18
    1afc:	c0 01       	movw	r24, r0
    1afe:	11 24       	eor	r1, r1
    1b00:	90 93 aa 02 	sts	0x02AA, r25
    1b04:	80 93 a9 02 	sts	0x02A9, r24
      boilerNoCallM = 0; // No time has passed since the last call.
    1b08:	10 92 ab 02 	sts	0x02AB, r1
    1b0c:	22 c0       	rjmp	.+68     	; 0x1b52 <loopOpenTRV()+0x2ac>
      }
    // Else count down towards boiler off.
    else if(boilerCountdownTicks > 0)
    1b0e:	80 91 a9 02 	lds	r24, 0x02A9
    1b12:	90 91 aa 02 	lds	r25, 0x02AA
    1b16:	00 97       	sbiw	r24, 0x00	; 0
    1b18:	99 f0       	breq	.+38     	; 0x1b40 <loopOpenTRV()+0x29a>
      {
      if(0 == --boilerCountdownTicks)
    1b1a:	01 97       	sbiw	r24, 0x01	; 1
    1b1c:	90 93 aa 02 	sts	0x02AA, r25
    1b20:	80 93 a9 02 	sts	0x02A9, r24
    1b24:	89 2b       	or	r24, r25
    1b26:	a9 f4       	brne	.+42     	; 0x1b52 <loopOpenTRV()+0x2ac>
        {
        if(getSubCycleTime() >= nearOverrunThreshold) { tooNearOverrun = true; }
    1b28:	80 91 b2 00 	lds	r24, 0x00B2
    1b2c:	87 3f       	cpi	r24, 0xF7	; 247
    1b2e:	18 f0       	brcs	.+6      	; 0x1b36 <loopOpenTRV()+0x290>
    1b30:	ee 24       	eor	r14, r14
    1b32:	e3 94       	inc	r14
    1b34:	0e c0       	rjmp	.+28     	; 0x1b52 <loopOpenTRV()+0x2ac>
        else { serialPrintlnAndFlush(F("RCfH0")); } // Remote call for heat off
    1b36:	8b ea       	ldi	r24, 0xAB	; 171
    1b38:	90 e0       	ldi	r25, 0x00	; 0
    1b3a:	0e 94 2c 27 	call	0x4e58	; 0x4e58 <serialPrintlnAndFlush(__FlashStringHelper const*)>
    1b3e:	09 c0       	rjmp	.+18     	; 0x1b52 <loopOpenTRV()+0x2ac>
        }
      }
    // Else already off so count up quiet minutes...
    else if(second0 && (boilerNoCallM < (uint8_t)~0)) { ++boilerNoCallM; }         
    1b40:	bb 20       	and	r11, r11
    1b42:	39 f0       	breq	.+14     	; 0x1b52 <loopOpenTRV()+0x2ac>
    1b44:	80 91 ab 02 	lds	r24, 0x02AB
    1b48:	8f 3f       	cpi	r24, 0xFF	; 255
    1b4a:	19 f0       	breq	.+6      	; 0x1b52 <loopOpenTRV()+0x2ac>
    1b4c:	8f 5f       	subi	r24, 0xFF	; 255
    1b4e:	80 93 ab 02 	sts	0x02AB, r24

    // Turn boiler output on or off in response to calls for heat.
    hubModeBoilerOn = (boilerCountdownTicks > 0);
    1b52:	ff 24       	eor	r15, r15
    1b54:	80 91 a9 02 	lds	r24, 0x02A9
    1b58:	90 91 aa 02 	lds	r25, 0x02AA
    1b5c:	89 2b       	or	r24, r25
    1b5e:	11 f0       	breq	.+4      	; 0x1b64 <loopOpenTRV()+0x2be>
    1b60:	ff 24       	eor	r15, r15
    1b62:	f3 94       	inc	r15
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    1b64:	f9 99       	sbic	0x1f, 1	; 31
    1b66:	fe cf       	rjmp	.-4      	; 0x1b64 <loopOpenTRV()+0x2be>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    1b68:	82 e1       	ldi	r24, 0x12	; 18
    1b6a:	90 e0       	ldi	r25, 0x00	; 0
    1b6c:	92 bd       	out	0x22, r25	; 34
    1b6e:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    1b70:	f8 9a       	sbi	0x1f, 0	; 31
    1b72:	80 b5       	in	r24, 0x20	; 32

    // If in stats hub mode then always listen; don't attempt to save power.
    if(inStatsHubMode())
    1b74:	8e 3f       	cpi	r24, 0xFE	; 254
    1b76:	09 f4       	brne	.+2      	; 0x1b7a <loopOpenTRV()+0x2d4>
    1b78:	f3 c1       	rjmp	.+998    	; 0x1f60 <loopOpenTRV()+0x6ba>
      { needsToEavesdrop = true; }
    // If not running a local TRV, and thus without local temperature measurement problems from self-heating,
    // then just listen all the time for maximum simplicity and responsiveness at some cost in extra power consumption.
    // (At least as long as power is not running low for some reason.)
    else if(!localFHT8VTRVEnabled() && !batteryLow)
    1b7a:	0e 94 fd 10 	call	0x21fa	; 0x21fa <localFHT8VTRVEnabled()>
    1b7e:	88 23       	and	r24, r24
    1b80:	09 f0       	breq	.+2      	; 0x1b84 <loopOpenTRV()+0x2de>
    1b82:	e5 c1       	rjmp	.+970    	; 0x1f4e <loopOpenTRV()+0x6a8>
    1b84:	aa 20       	and	r10, r10
    1b86:	09 f0       	breq	.+2      	; 0x1b8a <loopOpenTRV()+0x2e4>
    1b88:	e2 c1       	rjmp	.+964    	; 0x1f4e <loopOpenTRV()+0x6a8>
    1b8a:	ea c1       	rjmp	.+980    	; 0x1f60 <loopOpenTRV()+0x6ba>
    // Aim to listen in one stretch for greater than full FHT8V TX cycle of ~2m to avoid missing a call for heat.
    // MUST listen for all of final 2 mins of boiler-on to avoid missing TX (without forcing boiler over-run).
    else if((boilerCountdownTicks <= ((MAX_FHT8V_TX_CYCLE_HS+1)/(2*MAIN_TICK_S))) && // Don't miss a final TX that would keep the boiler on...
       (boilerCountdownTicks != 0)) // But don't force unit to listen/RX all the time if no recent call for heat.
      { needsToEavesdrop = true; }
    else if((!heardIt) &&
    1b8c:	dd 20       	and	r13, r13
    1b8e:	31 f4       	brne	.+12     	; 0x1b9c <loopOpenTRV()+0x2f6>
    1b90:	99 20       	and	r9, r9
    1b92:	21 f4       	brne	.+8      	; 0x1b9c <loopOpenTRV()+0x2f6>
    1b94:	29 55       	subi	r18, 0x59	; 89
    1b96:	32 40       	sbci	r19, 0x02	; 2
    1b98:	08 f4       	brcc	.+2      	; 0x1b9c <loopOpenTRV()+0x2f6>
    1b9a:	e2 c1       	rjmp	.+964    	; 0x1f60 <loopOpenTRV()+0x6ba>
#endif
    }
  else
    {
    // Power down and clear radio state (if currently eavesdropping).
    StopEavesdropOnFHT8V(second0);
    1b9c:	8b 2d       	mov	r24, r11
    1b9e:	0e 94 43 11 	call	0x2286	; 0x2286 <StopEavesdropOnFHT8V(bool)>
    // Clear any RX state so that nothing stale is carried forward.
    FHT8VCallForHeatHeardGetAndClear();
    1ba2:	0e 94 2c 11 	call	0x2258	; 0x2258 <FHT8VCallForHeatHeardGetAndClear()>
    1ba6:	10 e0       	ldi	r17, 0x00	; 0
    1ba8:	10 c0       	rjmp	.+32     	; 0x1bca <loopOpenTRV()+0x324>
#if 1 && defined(DEBUG)
    const uint16_t dropped = getInboundStatsQueueOverrun();
    static uint16_t oldDropped;
    if(dropped != oldDropped)
      {
      DEBUG_SERIAL_PRINT_FLASHSTRING("?DROPPED stats: ");
    1baa:	8a e9       	ldi	r24, 0x9A	; 154
    1bac:	90 e0       	ldi	r25, 0x00	; 0
    1bae:	0e 94 16 27 	call	0x4e2c	; 0x4e2c <serialPrintAndFlush(__FlashStringHelper const*)>
      DEBUG_SERIAL_PRINT(dropped);
    1bb2:	c8 01       	movw	r24, r16
    1bb4:	6a e0       	ldi	r22, 0x0A	; 10
    1bb6:	70 e0       	ldi	r23, 0x00	; 0
    1bb8:	0e 94 a4 26 	call	0x4d48	; 0x4d48 <serialPrintAndFlush(unsigned int, int)>
      DEBUG_SERIAL_PRINTLN();
    1bbc:	0e 94 d4 26 	call	0x4da8	; 0x4da8 <serialPrintlnAndFlush()>
      oldDropped = dropped;
    1bc0:	10 93 ae 02 	sts	0x02AE, r17
    1bc4:	00 93 ad 02 	sts	0x02AD, r16
    1bc8:	11 e0       	ldi	r17, 0x01	; 1


  // Set BOILER_OUT as appropriate for local and/or remote calls for heat.
  // FIXME: local valve-driven boiler on does not obey normal on/off run-time rules.
#if defined(ENABLE_BOILER_HUB)
  fastDigitalWrite(OUT_HEATCALL, ((hubModeBoilerOn || NominalRadValve.isControlledValveReallyOpen()) ? HIGH : LOW));
    1bca:	ff 20       	and	r15, r15
    1bcc:	41 f4       	brne	.+16     	; 0x1bde <loopOpenTRV()+0x338>
    1bce:	8f e2       	ldi	r24, 0x2F	; 47
    1bd0:	92 e0       	ldi	r25, 0x02	; 2
    1bd2:	0e 94 30 0c 	call	0x1860	; 0x1860 <ModelledRadValve::isControlledValveReallyOpen() const>
    1bd6:	88 23       	and	r24, r24
    1bd8:	11 f4       	brne	.+4      	; 0x1bde <loopOpenTRV()+0x338>
    1bda:	60 e0       	ldi	r22, 0x00	; 0
    1bdc:	01 c0       	rjmp	.+2      	; 0x1be0 <loopOpenTRV()+0x33a>
    1bde:	61 e0       	ldi	r22, 0x01	; 1
    1be0:	86 e0       	ldi	r24, 0x06	; 6
    1be2:	0e 94 c9 37 	call	0x6f92	; 0x6f92 <digitalWrite>
  // DHD20130425: waking up from sleep and getting to start processing below this block may take >10ms.
#if 0 && defined(DEBUG)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("*E"); // End-of-cycle sleep.
#endif
  // Ensure that serial I/O is off.
  powerDownSerial();
    1be6:	0e 94 5e 20 	call	0x40bc	; 0x40bc <powerDownSerial()>
  // Power down most stuff (except radio for hub RX).
  minimisePowerWithoutSleep();
    1bea:	0e 94 6a 1f 	call	0x3ed4	; 0x3ed4 <minimisePowerWithoutSleep()>
    1bee:	11 c0       	rjmp	.+34     	; 0x1c12 <loopOpenTRV()+0x36c>
  uint_fast8_t newTLSD;
  while(TIME_LSD == (newTLSD = getSecondsLT()))
    {
#if defined(ENABLE_BOILER_HUB) && defined(USE_MODULE_FHT8VSIMPLE) // Deal with FHT8V eavesdropping if needed.
    // Poll for RX of remote calls-for-heat if needed.
    if(needsToEavesdrop) { nap30AndPoll(); continue; }
    1bf0:	11 23       	and	r17, r17
    1bf2:	39 f0       	breq	.+14     	; 0x1c02 <loopOpenTRV()+0x35c>
//   * force if true then force full poll on every call (ie do not internally rate-limit)
// NOTE: implementation may not be in power-management module.
bool pollIO(bool force = false);
// Nap productively polling I/O, etc, across the system while spending time in low-power mode if possible.
// Typically sleeps for about 30ms; tries to allow ealier wakeup if interrupt is received, etc.
static void inline nap30AndPoll() { nap(WDTO_30MS); pollIO(true); }
    1bf4:	81 e0       	ldi	r24, 0x01	; 1
    1bf6:	0e 94 20 1d 	call	0x3a40	; 0x3a40 <nap(signed char)>
    1bfa:	81 e0       	ldi	r24, 0x01	; 1
    1bfc:	0e 94 87 07 	call	0xf0e	; 0xf0e <pollIO(bool)>
    1c00:	08 c0       	rjmp	.+16     	; 0x1c12 <loopOpenTRV()+0x36c>
#endif
#if defined(USE_MODULE_RFM22RADIOSIMPLE) // Force radio to power-saving standby state if appropriate.
    // Force radio to known-low-power state from time to time (not every time to avoid unnecessary SPI work, LED flicker, etc.)
    if(batteryLow || second0) { RFM22ModeStandbyAndClearState(); }
    1c02:	aa 20       	and	r10, r10
    1c04:	11 f4       	brne	.+4      	; 0x1c0a <loopOpenTRV()+0x364>
    1c06:	bb 20       	and	r11, r11
    1c08:	11 f0       	breq	.+4      	; 0x1c0e <loopOpenTRV()+0x368>
    1c0a:	0e 94 d7 23 	call	0x47ae	; 0x47ae <RFM22ModeStandbyAndClearState()>
#endif
    sleepUntilInt(); // Normal long minimal-power sleep until wake-up interrupt.
    1c0e:	0e 94 0c 1d 	call	0x3a18	; 0x3a18 <sleepPwrSaveWithBODDisabled()>
  // Ensure that serial I/O is off.
  powerDownSerial();
  // Power down most stuff (except radio for hub RX).
  minimisePowerWithoutSleep();
  uint_fast8_t newTLSD;
  while(TIME_LSD == (newTLSD = getSecondsLT()))
    1c12:	90 91 95 03 	lds	r25, 0x0395
    1c16:	80 91 a7 02 	lds	r24, 0x02A7
    1c1a:	89 17       	cp	r24, r25
    1c1c:	49 f3       	breq	.-46     	; 0x1bf0 <loopOpenTRV()+0x34a>
    // Force radio to known-low-power state from time to time (not every time to avoid unnecessary SPI work, LED flicker, etc.)
    if(batteryLow || second0) { RFM22ModeStandbyAndClearState(); }
#endif
    sleepUntilInt(); // Normal long minimal-power sleep until wake-up interrupt.
    }
  TIME_LSD = newTLSD;
    1c1e:	90 93 a7 02 	sts	0x02A7, r25
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("*S"); // Start-of-cycle wake.
#endif

#if defined(ENABLE_BOILER_HUB) && defined(USE_MODULE_FHT8VSIMPLE) // Deal with FHT8V eavesdropping if needed.
  // Check RSSI...
  if(needsToEavesdrop)
    1c22:	11 23       	and	r17, r17
    1c24:	79 f0       	breq	.+30     	; 0x1c44 <loopOpenTRV()+0x39e>
    {
    const uint8_t rssi = RFM22RSSI();
    1c26:	0e 94 9a 23 	call	0x4734	; 0x4734 <RFM22RSSI()>
    1c2a:	98 2f       	mov	r25, r24
    static uint8_t lastRSSI;
    if((rssi > 0) && (lastRSSI != rssi))
    1c2c:	88 23       	and	r24, r24
    1c2e:	51 f0       	breq	.+20     	; 0x1c44 <loopOpenTRV()+0x39e>
    1c30:	80 91 ac 02 	lds	r24, 0x02AC
    1c34:	89 17       	cp	r24, r25
    1c36:	31 f0       	breq	.+12     	; 0x1c44 <loopOpenTRV()+0x39e>
      {
      lastRSSI = rssi;
    1c38:	90 93 ac 02 	sts	0x02AC, r25
      addEntropyToPool(rssi, 0); // Probably some real entropy but don't assume it.
    1c3c:	89 2f       	mov	r24, r25
    1c3e:	60 e0       	ldi	r22, 0x00	; 0
    1c40:	0e 94 49 26 	call	0x4c92	; 0x4c92 <addEntropyToPool(unsigned char, unsigned char)>
  // START LOOP BODY
  // ===============


  // Warn if too near overrun before.
  if(tooNearOverrun) { serialPrintlnAndFlush(F("?near overrun")); }
    1c44:	ee 20       	and	r14, r14
    1c46:	21 f0       	breq	.+8      	; 0x1c50 <loopOpenTRV()+0x3aa>
    1c48:	8c e8       	ldi	r24, 0x8C	; 140
    1c4a:	90 e0       	ldi	r25, 0x00	; 0
    1c4c:	0e 94 2c 27 	call	0x4e58	; 0x4e58 <serialPrintlnAndFlush(__FlashStringHelper const*)>
  // Try for double TX for more robust conversation with valve unless:
  //   * battery is low
  //   * the valve is not required to be wide open (ie a reasonable temperature is currently being maintained).
  //   * this is a hub and has to listen as much as possible
  // to conserve battery and bandwidth.
  const bool doubleTXForFTH8V = !conserveBattery && !hubMode && (NominalRadValve.get() >= 50);
    1c50:	88 20       	and	r8, r8
    1c52:	51 f4       	brne	.+20     	; 0x1c68 <loopOpenTRV()+0x3c2>
    1c54:	cc 20       	and	r12, r12
    1c56:	41 f4       	brne	.+16     	; 0x1c68 <loopOpenTRV()+0x3c2>
  public:
    // Return last value fetched by read(); undefined before first read().
    // Usually fast.
    // Often likely to be thread-safe or usable within ISRs (Interrupt Service Routines),
    // BUT READ IMPLEMENTATION DOCUMENTATION BEFORE TREATING AS thread/ISR-safe.
    virtual uint8_t get() const { return(value); }
    1c58:	80 91 31 02 	lds	r24, 0x0231
    1c5c:	ff 24       	eor	r15, r15
    1c5e:	82 33       	cpi	r24, 0x32	; 50
    1c60:	20 f0       	brcs	.+8      	; 0x1c6a <loopOpenTRV()+0x3c4>
    1c62:	ff 24       	eor	r15, r15
    1c64:	f3 94       	inc	r15
    1c66:	01 c0       	rjmp	.+2      	; 0x1c6a <loopOpenTRV()+0x3c4>
    1c68:	ff 24       	eor	r15, r15
  // FHT8V is highest priority and runs first.
  // ---------- HALF SECOND #0 -----------
  bool useExtraFHT8VTXSlots = localFHT8VTRVEnabled() && FHT8VPollSyncAndTX_First(doubleTXForFTH8V); // Time for extra TX before UI.
    1c6a:	0e 94 fd 10 	call	0x21fa	; 0x21fa <localFHT8VTRVEnabled()>
    1c6e:	88 23       	and	r24, r24
    1c70:	39 f0       	breq	.+14     	; 0x1c80 <loopOpenTRV()+0x3da>
    1c72:	8f 2d       	mov	r24, r15
    1c74:	0e 94 06 16 	call	0x2c0c	; 0x2c0c <FHT8VPollSyncAndTX_First(bool)>
    1c78:	88 23       	and	r24, r24
    1c7a:	11 f0       	breq	.+4      	; 0x1c80 <loopOpenTRV()+0x3da>
    1c7c:	01 e0       	ldi	r16, 0x01	; 1
    1c7e:	01 c0       	rjmp	.+2      	; 0x1c82 <loopOpenTRV()+0x3dc>
    1c80:	00 e0       	ldi	r16, 0x00	; 0
  bool recompute = false; // Set true an extra recompute of target temperature should be done.
#if !defined(TWO_S_TICK_RTC_SUPPORT)
  if(0 == (TIME_LSD & 1))
#endif
    {
    if(tickUI(TIME_LSD))
    1c82:	80 91 a7 02 	lds	r24, 0x02A7
    1c86:	0e 94 28 2e 	call	0x5c50	; 0x5c50 <tickUI(unsigned char)>
    1c8a:	88 23       	and	r24, r24
    1c8c:	19 f0       	breq	.+6      	; 0x1c94 <loopOpenTRV()+0x3ee>
    1c8e:	ee 24       	eor	r14, r14
    1c90:	e3 94       	inc	r14
    1c92:	07 c0       	rjmp	.+14     	; 0x1ca2 <loopOpenTRV()+0x3fc>
      showStatus = true;
      recompute = true;
      }
    }

  if(recompute || veryRecentUIControlUse())
    1c94:	0e 94 5d 27 	call	0x4eba	; 0x4eba <veryRecentUIControlUse()>
    1c98:	88 23       	and	r24, r24
    1c9a:	11 f4       	brne	.+4      	; 0x1ca0 <loopOpenTRV()+0x3fa>
    1c9c:	ee 24       	eor	r14, r14
    1c9e:	05 c0       	rjmp	.+10     	; 0x1caa <loopOpenTRV()+0x404>
    1ca0:	ee 24       	eor	r14, r14
    {
    // Force immediate recompute of target temperature for (UI) responsiveness.
    NominalRadValve.computeTargetTemperature();
    1ca2:	8f e2       	ldi	r24, 0x2F	; 47
    1ca4:	92 e0       	ldi	r25, 0x02	; 2
    1ca6:	0e 94 ae 0b 	call	0x175c	; 0x175c <ModelledRadValve::computeTargetTemperature()>
    }


#if defined(USE_MODULE_FHT8VSIMPLE)
  if(useExtraFHT8VTXSlots)
    1caa:	00 23       	and	r16, r16
    1cac:	51 f0       	breq	.+20     	; 0x1cc2 <loopOpenTRV()+0x41c>
    {
    // Time for extra TX before other actions, but don't bother if minimising power in frost mode.
    // ---------- HALF SECOND #1 -----------
    useExtraFHT8VTXSlots = localFHT8VTRVEnabled() && FHT8VPollSyncAndTX_Next(doubleTXForFTH8V); 
    1cae:	0e 94 fd 10 	call	0x21fa	; 0x21fa <localFHT8VTRVEnabled()>
    1cb2:	88 23       	and	r24, r24
    1cb4:	29 f0       	breq	.+10     	; 0x1cc0 <loopOpenTRV()+0x41a>
    1cb6:	8f 2d       	mov	r24, r15
    1cb8:	0e 94 ce 15 	call	0x2b9c	; 0x2b9c <FHT8VPollSyncAndTX_Next(bool)>
    1cbc:	88 23       	and	r24, r24
    1cbe:	09 f4       	brne	.+2      	; 0x1cc2 <loopOpenTRV()+0x41c>
    1cc0:	00 e0       	ldi	r16, 0x00	; 0
  // Once-per-minute tasks: all must take << 0.3s.
  // Run tasks spread throughout the minute to be as kind to batteries (etc) as possible.
  // Only when runAll is true run less-critical tasks that be skipped sometimes when particularly conserving energy.
  // TODO: coordinate temperature reading with time when radio and other heat-generating items are off for more accurate readings.
  // TODO: ensure only take ambient light reading at times when all LEDs are off.
  const bool runAll = (!conserveBattery) || minute0From4ForSensors;
    1cc2:	88 20       	and	r8, r8
    1cc4:	11 f0       	breq	.+4      	; 0x1cca <loopOpenTRV()+0x424>
    1cc6:	19 2d       	mov	r17, r9
    1cc8:	01 c0       	rjmp	.+2      	; 0x1ccc <loopOpenTRV()+0x426>
    1cca:	11 e0       	ldi	r17, 0x01	; 1
  localTicks += 1;
#endif
  if(localTicks >= 60) { localTicks = 0; }
  switch(localTicks) // With TWO_S_TICK_RTC_SUPPORT only even seconds are available.
#else
  switch(TIME_LSD) // With TWO_S_TICK_RTC_SUPPORT only even seconds are available.
    1ccc:	80 91 a7 02 	lds	r24, 0x02A7
    1cd0:	80 33       	cpi	r24, 0x30	; 48
    1cd2:	09 f4       	brne	.+2      	; 0x1cd6 <loopOpenTRV()+0x430>
    1cd4:	9a c0       	rjmp	.+308    	; 0x1e0a <loopOpenTRV()+0x564>
    1cd6:	81 33       	cpi	r24, 0x31	; 49
    1cd8:	68 f4       	brcc	.+26     	; 0x1cf4 <loopOpenTRV()+0x44e>
    1cda:	82 30       	cpi	r24, 0x02	; 2
    1cdc:	29 f1       	breq	.+74     	; 0x1d28 <loopOpenTRV()+0x482>
    1cde:	83 30       	cpi	r24, 0x03	; 3
    1ce0:	18 f4       	brcc	.+6      	; 0x1ce8 <loopOpenTRV()+0x442>
    1ce2:	88 23       	and	r24, r24
    1ce4:	b9 f0       	breq	.+46     	; 0x1d14 <loopOpenTRV()+0x46e>
    1ce6:	ea c0       	rjmp	.+468    	; 0x1ebc <loopOpenTRV()+0x616>
    1ce8:	84 30       	cpi	r24, 0x04	; 4
    1cea:	91 f1       	breq	.+100    	; 0x1d50 <loopOpenTRV()+0x4aa>
    1cec:	8a 30       	cpi	r24, 0x0A	; 10
    1cee:	09 f0       	breq	.+2      	; 0x1cf2 <loopOpenTRV()+0x44c>
    1cf0:	e5 c0       	rjmp	.+458    	; 0x1ebc <loopOpenTRV()+0x616>
    1cf2:	36 c0       	rjmp	.+108    	; 0x1d60 <loopOpenTRV()+0x4ba>
    1cf4:	86 33       	cpi	r24, 0x36	; 54
    1cf6:	09 f4       	brne	.+2      	; 0x1cfa <loopOpenTRV()+0x454>
    1cf8:	92 c0       	rjmp	.+292    	; 0x1e1e <loopOpenTRV()+0x578>
    1cfa:	87 33       	cpi	r24, 0x37	; 55
    1cfc:	20 f4       	brcc	.+8      	; 0x1d06 <loopOpenTRV()+0x460>
    1cfe:	84 33       	cpi	r24, 0x34	; 52
    1d00:	09 f0       	breq	.+2      	; 0x1d04 <loopOpenTRV()+0x45e>
    1d02:	dc c0       	rjmp	.+440    	; 0x1ebc <loopOpenTRV()+0x616>
    1d04:	87 c0       	rjmp	.+270    	; 0x1e14 <loopOpenTRV()+0x56e>
    1d06:	88 33       	cpi	r24, 0x38	; 56
    1d08:	09 f4       	brne	.+2      	; 0x1d0c <loopOpenTRV()+0x466>
    1d0a:	8e c0       	rjmp	.+284    	; 0x1e28 <loopOpenTRV()+0x582>
    1d0c:	8a 33       	cpi	r24, 0x3A	; 58
    1d0e:	09 f0       	breq	.+2      	; 0x1d12 <loopOpenTRV()+0x46c>
    1d10:	d5 c0       	rjmp	.+426    	; 0x1ebc <loopOpenTRV()+0x616>
    1d12:	c1 c0       	rjmp	.+386    	; 0x1e96 <loopOpenTRV()+0x5f0>
#endif
    {
    case 0:
      {
      // Tasks that must be run every minute.
      ++minuteCount;
    1d14:	80 91 a8 02 	lds	r24, 0x02A8
    1d18:	8f 5f       	subi	r24, 0xFF	; 255
    1d1a:	80 93 a8 02 	sts	0x02A8, r24
      checkUserSchedule(); // Force to user's programmed settings, if any, at the correct time.
    1d1e:	0e 94 78 28 	call	0x50f0	; 0x50f0 <checkUserSchedule()>
      // Ensure that the RTC has been persisted promptly when necessary.
      persistRTC();
    1d22:	0e 94 d8 24 	call	0x49b0	; 0x49b0 <persistRTC()>
    1d26:	ca c0       	rjmp	.+404    	; 0x1ebc <loopOpenTRV()+0x616>
      break;
      }

    // Churn/reseed PRNG(s) a little to improve unpredictability in use: should be lightweight.
    case 2: { if(runAll) { seedRNG8(minuteCount ^ cycleCountCPU() ^ (uint8_t)Supply_mV.get(), _getSubCycleTime() ^ AmbLight.get(), (uint8_t)TemperatureC16.get()); } break; }
    1d28:	11 23       	and	r17, r17
    1d2a:	09 f4       	brne	.+2      	; 0x1d2e <loopOpenTRV()+0x488>
    1d2c:	c7 c0       	rjmp	.+398    	; 0x1ebc <loopOpenTRV()+0x616>
    1d2e:	86 b5       	in	r24, 0x26	; 38
    1d30:	20 91 b2 00 	lds	r18, 0x00B2
    1d34:	60 91 e3 03 	lds	r22, 0x03E3
    1d38:	90 91 a8 02 	lds	r25, 0x02A8
    1d3c:	89 27       	eor	r24, r25
    1d3e:	90 91 83 03 	lds	r25, 0x0383
    1d42:	62 27       	eor	r22, r18
    1d44:	89 27       	eor	r24, r25
    1d46:	40 91 ea 03 	lds	r20, 0x03EA
    1d4a:	0e 94 2e 21 	call	0x425c	; 0x425c <seedRNG8(unsigned char, unsigned char, unsigned char)>
    1d4e:	b6 c0       	rjmp	.+364    	; 0x1ebc <loopOpenTRV()+0x616>
    // Force read of supply/battery voltage; measure and recompute status (etc) less often when already thought to be low, eg when conserving.
    case 4: { if(runAll) { Supply_mV.read(); } break; }
    1d50:	11 23       	and	r17, r17
    1d52:	09 f4       	brne	.+2      	; 0x1d56 <loopOpenTRV()+0x4b0>
    1d54:	b3 c0       	rjmp	.+358    	; 0x1ebc <loopOpenTRV()+0x616>
    1d56:	8f e7       	ldi	r24, 0x7F	; 127
    1d58:	93 e0       	ldi	r25, 0x03	; 3
    1d5a:	0e 94 24 1e 	call	0x3c48	; 0x3c48 <SupplyVoltageMilliVolts::read()>
    1d5e:	ae c0       	rjmp	.+348    	; 0x1ebc <loopOpenTRV()+0x616>

    // Regular transmission of stats if NOT driving a local valve (else stats can be piggybacked onto that).
    case 10:
      {
      if(!enableTrailingStatsPayload()) { break; } // Not allowed to send stuff like this.
    1d60:	0e 94 3a 16 	call	0x2c74	; 0x2c74 <enableTrailingStatsPayload()>
    1d64:	88 23       	and	r24, r24
    1d66:	09 f4       	brne	.+2      	; 0x1d6a <loopOpenTRV()+0x4c4>
    1d68:	a9 c0       	rjmp	.+338    	; 0x1ebc <loopOpenTRV()+0x616>
#if defined(USE_MODULE_FHT8VSIMPLE)
      // Avoid transmit conflict with FS20; just drop the slot.
      // We should possibly choose between this and piggybacking stats to avoid busting duty-cycle rules.
      if(localFHT8VTRVEnabled() && useExtraFHT8VTXSlots) { break; }
    1d6a:	0e 94 fd 10 	call	0x21fa	; 0x21fa <localFHT8VTRVEnabled()>
    1d6e:	88 23       	and	r24, r24
    1d70:	09 f4       	brne	.+2      	; 0x1d74 <loopOpenTRV()+0x4ce>
    1d72:	05 c1       	rjmp	.+522    	; 0x1f7e <loopOpenTRV()+0x6d8>
    1d74:	00 23       	and	r16, r16
    1d76:	09 f4       	brne	.+2      	; 0x1d7a <loopOpenTRV()+0x4d4>
    1d78:	02 c1       	rjmp	.+516    	; 0x1f7e <loopOpenTRV()+0x6d8>
    1d7a:	a2 c0       	rjmp	.+324    	; 0x1ec0 <loopOpenTRV()+0x61a>
#endif

      // Generally only attempt stats TX in the minute after all sensors should have been polled (so that readings are fresh).
      if(minute1From4AfterSensors ||
    1d7c:	aa 20       	and	r10, r10
    1d7e:	09 f0       	breq	.+2      	; 0x1d82 <loopOpenTRV()+0x4dc>
    1d80:	9d c0       	rjmp	.+314    	; 0x1ebc <loopOpenTRV()+0x616>
    1d82:	0e 94 49 21 	call	0x4292	; 0x4292 <randRNG8()>
    1d86:	84 72       	andi	r24, 0x24	; 36
    1d88:	09 f0       	breq	.+2      	; 0x1d8c <loopOpenTRV()+0x4e6>
    1d8a:	98 c0       	rjmp	.+304    	; 0x1ebc <loopOpenTRV()+0x616>
        (!batteryLow && (0 == (0x24 & randRNG8())))) // Occasional additional TX when not conserving power.
        {
        pollIO(); // Deal with any pending I/O.
    1d8c:	80 e0       	ldi	r24, 0x00	; 0
    1d8e:	0e 94 87 07 	call	0xf0e	; 0xf0e <pollIO(bool)>
        // Sleep randomly up to 128ms to spread transmissions and thus help avoid collisions.
        sleepLowPowerLessThanMs(1 + (randRNG8() & 0x7f));
    1d92:	0e 94 49 21 	call	0x4292	; 0x4292 <randRNG8()>
// Should be good for values up to at least 1000, ie 1 second.
// Uses formulation likely to be quicker than sleepLowPowerMs() for non-constant argument values,
// and that results in a somewhat shorter sleep than sleepLowPowerMs(ms).
// Assumes MIN_CPU_HZ >> 4000.
// TODO: break out to non-inlined routine where arg is not constant (__builtin_constant_p).
static void inline sleepLowPowerLessThanMs(const uint16_t ms) { sleepLowPowerLoopsMinCPUSpeed(((MIN_CPU_HZ/4000) * (ms)) - ((MIN_CPU_HZ>=12000)?2:((MIN_CPU_HZ>=8000)?1:0))); }
    1d96:	90 e0       	ldi	r25, 0x00	; 0
    1d98:	8f 77       	andi	r24, 0x7F	; 127
    1d9a:	90 70       	andi	r25, 0x00	; 0
    1d9c:	01 96       	adiw	r24, 0x01	; 1
    1d9e:	a0 e0       	ldi	r26, 0x00	; 0
    1da0:	b0 e0       	ldi	r27, 0x00	; 0
    1da2:	9c 01       	movw	r18, r24
    1da4:	ad 01       	movw	r20, r26
    1da6:	73 e0       	ldi	r23, 0x03	; 3
    1da8:	22 0f       	add	r18, r18
    1daa:	33 1f       	adc	r19, r19
    1dac:	44 1f       	adc	r20, r20
    1dae:	55 1f       	adc	r21, r21
    1db0:	7a 95       	dec	r23
    1db2:	d1 f7       	brne	.-12     	; 0x1da8 <loopOpenTRV()+0x502>
    1db4:	28 1b       	sub	r18, r24
    1db6:	39 0b       	sbc	r19, r25
    1db8:	4a 0b       	sbc	r20, r26
    1dba:	5b 0b       	sbc	r21, r27
    1dbc:	22 50       	subi	r18, 0x02	; 2
    1dbe:	30 40       	sbci	r19, 0x00	; 0
    1dc0:	c9 01       	movw	r24, r18
    1dc2:	0e 94 f1 1c 	call	0x39e2	; 0x39e2 <sleepLowPowerLoopsMinCPUSpeed(unsigned int)>
        pollIO(); // Deal with any pending I/O.
    1dc6:	80 e0       	ldi	r24, 0x00	; 0
    1dc8:	0e 94 87 07 	call	0xf0e	; 0xf0e <pollIO(bool)>
        //   * battery is low
        //   * this node is a hub so needs to listen as much as possible
        // This doesn't generally/always need to send binary/both formats
        // if this is controlling a local FHT8V on which the binary stats can be piggybacked.
        // Ie, if doesn't have a local TRV then it must send binary some of the time.
        const bool doBinary = !localFHT8VTRVEnabled() && randRNG8NextBoolean();
    1dcc:	0e 94 fd 10 	call	0x21fa	; 0x21fa <localFHT8VTRVEnabled()>
    1dd0:	88 23       	and	r24, r24
    1dd2:	31 f4       	brne	.+12     	; 0x1de0 <loopOpenTRV()+0x53a>
void resetRNG8();
#endif

// Get a boolean from RNG8.
// Avoids suspect low-order bit(s).
static inline bool randRNG8NextBoolean() { return(0 != (0x8 & randRNG8())); }
    1dd4:	0e 94 49 21 	call	0x4292	; 0x4292 <randRNG8()>
    1dd8:	83 ff       	sbrs	r24, 3
    1dda:	02 c0       	rjmp	.+4      	; 0x1de0 <loopOpenTRV()+0x53a>
    1ddc:	11 e0       	ldi	r17, 0x01	; 1
    1dde:	01 c0       	rjmp	.+2      	; 0x1de2 <loopOpenTRV()+0x53c>
    1de0:	10 e0       	ldi	r17, 0x00	; 0
        bareStatsTX(hubMode, minute1From4AfterSensors && !batteryLow && !hubMode && ss1.changedValue(), doBinary);
    1de2:	77 20       	and	r7, r7
    1de4:	61 f0       	breq	.+24     	; 0x1dfe <loopOpenTRV()+0x558>
    1de6:	aa 20       	and	r10, r10
    1de8:	51 f4       	brne	.+20     	; 0x1dfe <loopOpenTRV()+0x558>
    1dea:	cc 20       	and	r12, r12
    1dec:	41 f4       	brne	.+16     	; 0x1dfe <loopOpenTRV()+0x558>
    1dee:	85 e6       	ldi	r24, 0x65	; 101
    1df0:	92 e0       	ldi	r25, 0x02	; 2
    1df2:	0e 94 86 16 	call	0x2d0c	; 0x2d0c <SimpleStatsRotationBase::changedValue()>
    1df6:	88 23       	and	r24, r24
    1df8:	11 f0       	breq	.+4      	; 0x1dfe <loopOpenTRV()+0x558>
    1dfa:	61 e0       	ldi	r22, 0x01	; 1
    1dfc:	01 c0       	rjmp	.+2      	; 0x1e00 <loopOpenTRV()+0x55a>
    1dfe:	60 e0       	ldi	r22, 0x00	; 0
    1e00:	8c 2d       	mov	r24, r12
    1e02:	41 2f       	mov	r20, r17
    1e04:	0e 94 93 08 	call	0x1126	; 0x1126 <bareStatsTX(bool, bool, bool)>
    1e08:	59 c0       	rjmp	.+178    	; 0x1ebc <loopOpenTRV()+0x616>
#endif

#ifdef TEMP_POT_AVAILABLE
    // Sample the user-selected WARM temperature target at a fixed rate.
    // This allows the unit to stay reasonably responsive to adjusting the temperature dial.
    case 48: { TempPot.read(); break; }
    1e0a:	8c ee       	ldi	r24, 0xEC	; 236
    1e0c:	93 e0       	ldi	r25, 0x03	; 3
    1e0e:	0e 94 ba 32 	call	0x6574	; 0x6574 <TemperaturePot::read()>
    1e12:	54 c0       	rjmp	.+168    	; 0x1ebc <loopOpenTRV()+0x616>
    case 50: { if(runAll) { RelHumidity.read(); } break; }
#endif

    // Poll ambient light level at a fixed rate.
    // This allows the unit to respond consistently to (eg) switching lights on (eg TODO-388).
    case 52: { AmbLight.read(); break; }
    1e14:	81 ee       	ldi	r24, 0xE1	; 225
    1e16:	93 e0       	ldi	r25, 0x03	; 3
    1e18:	0e 94 bb 33 	call	0x6776	; 0x6776 <AmbientLight::read()>
    1e1c:	4f c0       	rjmp	.+158    	; 0x1ebc <loopOpenTRV()+0x616>

    // At a hub, sample temperature regularly as late as possible in the minute just before recomputing valve position.
    // Force a regular read to make stats such as rate-of-change simple and to minimise lag.
    // TODO: optimise to reduce power consumption when not calling for heat.
    // TODO: optimise to reduce self-heating jitter when in hub/listen/RX mode.
    case 54: { TemperatureC16.read(); break; }
    1e1e:	88 ee       	ldi	r24, 0xE8	; 232
    1e20:	93 e0       	ldi	r25, 0x03	; 3
    1e22:	0e 94 02 33 	call	0x6604	; 0x6604 <RoomTemperatureC16::read()>
    1e26:	4a c0       	rjmp	.+148    	; 0x1ebc <loopOpenTRV()+0x616>
    // This should happen as soon after the latest readings as possible (temperature especially).
    case 56:
      {
#ifdef OCCUPANCY_SUPPORT
      // Update occupancy status (fresh for target recomputation) at a fixed rate.
      Occupancy.read();
    1e28:	88 e2       	ldi	r24, 0x28	; 40
    1e2a:	92 e0       	ldi	r25, 0x02	; 2
    1e2c:	0e 94 03 04 	call	0x806	; 0x806 <OccupancyTracker::read()>

    // Force a read/poll/recomputation of the target position and call for heat.
    // Sets/clears changed flag if computed valve position changed.
    // Call at a fixed rate (1/60s).
    // Potentially expensive/slow.
    virtual uint8_t read() { computeCallForHeat(); return(value); }
    1e30:	8f e2       	ldi	r24, 0x2F	; 47
    1e32:	92 e0       	ldi	r25, 0x02	; 2
    1e34:	0e 94 fc 0b 	call	0x17f8	; 0x17f8 <ModelledRadValve::computeCallForHeat()>
    1e38:	80 91 31 02 	lds	r24, 0x0231

#if defined(USE_MODULE_FHT8VSIMPLE)
      // If there was a change in target valve position,
      // or periodically in the minute after all sensors should have been read,
      // precompute some or all of any outgoing frame/stats/etc ready for the next transmission.
      if(NominalRadValve.isValveMoved() ||
    1e3c:	80 91 3d 02 	lds	r24, 0x023D
    1e40:	88 23       	and	r24, r24
    1e42:	31 f4       	brne	.+12     	; 0x1e50 <loopOpenTRV()+0x5aa>
    1e44:	77 20       	and	r7, r7
    1e46:	51 f0       	breq	.+20     	; 0x1e5c <loopOpenTRV()+0x5b6>
    1e48:	0e 94 3a 16 	call	0x2c74	; 0x2c74 <enableTrailingStatsPayload()>
    1e4c:	88 23       	and	r24, r24
    1e4e:	31 f0       	breq	.+12     	; 0x1e5c <loopOpenTRV()+0x5b6>
         (minute1From4AfterSensors && enableTrailingStatsPayload()))
        {
        if(localFHT8VTRVEnabled()) { FHT8VCreateValveSetCmdFrame(); }
    1e50:	0e 94 fd 10 	call	0x21fa	; 0x21fa <localFHT8VTRVEnabled()>
    1e54:	88 23       	and	r24, r24
    1e56:	11 f0       	breq	.+4      	; 0x1e5c <loopOpenTRV()+0x5b6>
    1e58:	0e 94 0c 15 	call	0x2a18	; 0x2a18 <FHT8VCreateValveSetCmdFrame()>
        }
#endif

#if defined(ENABLE_BOILER_HUB)
      // Track how long since remote call for heat last heard.
      if(hubMode)
    1e5c:	cc 20       	and	r12, r12
    1e5e:	b1 f0       	breq	.+44     	; 0x1e8c <loopOpenTRV()+0x5e6>
        {
        if(boilerCountdownTicks != 0)
    1e60:	80 91 a9 02 	lds	r24, 0x02A9
    1e64:	90 91 aa 02 	lds	r25, 0x02AA
    1e68:	89 2b       	or	r24, r25
    1e6a:	81 f0       	breq	.+32     	; 0x1e8c <loopOpenTRV()+0x5e6>
          {
#if 1 && defined(DEBUG)
          DEBUG_SERIAL_PRINT_FLASHSTRING("Boiler on, s: ");
    1e6c:	8d e7       	ldi	r24, 0x7D	; 125
    1e6e:	90 e0       	ldi	r25, 0x00	; 0
    1e70:	0e 94 16 27 	call	0x4e2c	; 0x4e2c <serialPrintAndFlush(__FlashStringHelper const*)>
          DEBUG_SERIAL_PRINT(boilerCountdownTicks * MAIN_TICK_S);
    1e74:	80 91 a9 02 	lds	r24, 0x02A9
    1e78:	90 91 aa 02 	lds	r25, 0x02AA
    1e7c:	88 0f       	add	r24, r24
    1e7e:	99 1f       	adc	r25, r25
    1e80:	6a e0       	ldi	r22, 0x0A	; 10
    1e82:	70 e0       	ldi	r23, 0x00	; 0
    1e84:	0e 94 a4 26 	call	0x4d48	; 0x4d48 <serialPrintAndFlush(unsigned int, int)>
          DEBUG_SERIAL_PRINTLN();
    1e88:	0e 94 d4 26 	call	0x4da8	; 0x4da8 <serialPrintlnAndFlush()>
          }
        }
#endif

      // Show current status if appropriate.
      if(runAll) { showStatus = true; }
    1e8c:	11 23       	and	r17, r17
    1e8e:	b1 f0       	breq	.+44     	; 0x1ebc <loopOpenTRV()+0x616>
    1e90:	ee 24       	eor	r14, r14
    1e92:	e3 94       	inc	r14
    1e94:	13 c0       	rjmp	.+38     	; 0x1ebc <loopOpenTRV()+0x616>
    case 58:
      {
      // Take full stats sample as near the end of the hour as reasonably possible (without danger of overrun),
      // and with other optional non-full samples evenly spaced throughout the hour (if not low on battery).
      // A small even number of samples (or 1 sample) is probably most efficient; the system supports 2 max as of 20150329.
      if(minute0From4ForSensors) // Use lowest-noise samples just taken in the special 0 minute out of each 4.
    1e96:	99 20       	and	r9, r9
    1e98:	89 f0       	breq	.+34     	; 0x1ebc <loopOpenTRV()+0x616>
        {
        const uint_least8_t mm = getMinutesLT();
    1e9a:	0e 94 6e 24 	call	0x48dc	; 0x48dc <getMinutesLT()>
        switch(mm)
    1e9e:	8a 31       	cpi	r24, 0x1A	; 26
    1ea0:	68 f0       	brcs	.+26     	; 0x1ebc <loopOpenTRV()+0x616>
    1ea2:	8e 31       	cpi	r24, 0x1E	; 30
    1ea4:	20 f0       	brcs	.+8      	; 0x1eae <loopOpenTRV()+0x608>
    1ea6:	88 53       	subi	r24, 0x38	; 56
    1ea8:	84 30       	cpi	r24, 0x04	; 4
    1eaa:	40 f4       	brcc	.+16     	; 0x1ebc <loopOpenTRV()+0x616>
    1eac:	04 c0       	rjmp	.+8      	; 0x1eb6 <loopOpenTRV()+0x610>
          {
          case 26: case 27: case 28: case 29:
            { if(!batteryLow) { sampleStats(false); } break; } // Skip sub-samples if short of energy.
    1eae:	aa 20       	and	r10, r10
    1eb0:	29 f4       	brne	.+10     	; 0x1ebc <loopOpenTRV()+0x616>
    1eb2:	80 e0       	ldi	r24, 0x00	; 0
    1eb4:	01 c0       	rjmp	.+2      	; 0x1eb8 <loopOpenTRV()+0x612>
          case 56: case 57: case 58: case 59:
            { sampleStats(true); break; } // Always take the full sample at the end of each hour.
    1eb6:	81 e0       	ldi	r24, 0x01	; 1
    1eb8:	0e 94 2b 0a 	call	0x1456	; 0x1456 <sampleStats(bool)>
      break;
      }
    }

#if defined(USE_MODULE_FHT8VSIMPLE) && defined(TWO_S_TICK_RTC_SUPPORT)
  if(useExtraFHT8VTXSlots)
    1ebc:	00 23       	and	r16, r16
    1ebe:	61 f0       	breq	.+24     	; 0x1ed8 <loopOpenTRV()+0x632>
    {
    // ---------- HALF SECOND #2 -----------
    useExtraFHT8VTXSlots = localFHT8VTRVEnabled() && FHT8VPollSyncAndTX_Next(doubleTXForFTH8V); 
    1ec0:	0e 94 fd 10 	call	0x21fa	; 0x21fa <localFHT8VTRVEnabled()>
    1ec4:	88 23       	and	r24, r24
    1ec6:	39 f0       	breq	.+14     	; 0x1ed6 <loopOpenTRV()+0x630>
    1ec8:	8f 2d       	mov	r24, r15
    1eca:	0e 94 ce 15 	call	0x2b9c	; 0x2b9c <FHT8VPollSyncAndTX_Next(bool)>
    1ece:	88 23       	and	r24, r24
    1ed0:	11 f0       	breq	.+4      	; 0x1ed6 <loopOpenTRV()+0x630>
    1ed2:	01 e0       	ldi	r16, 0x01	; 1
    1ed4:	01 c0       	rjmp	.+2      	; 0x1ed8 <loopOpenTRV()+0x632>
    1ed6:	00 e0       	ldi	r16, 0x00	; 0
//    if(useExtraFHT8VTXSlots) { DEBUG_SERIAL_PRINTLN_FLASHSTRING("ES@2"); }
    }
#endif

  // Generate periodic status reports.
  if(showStatus) { serialStatusReport(); }
    1ed8:	ee 20       	and	r14, r14
    1eda:	11 f0       	breq	.+4      	; 0x1ee0 <loopOpenTRV()+0x63a>
    1edc:	0e 94 c3 28 	call	0x5186	; 0x5186 <serialStatusReport()>

#if defined(USE_MODULE_FHT8VSIMPLE) && defined(TWO_S_TICK_RTC_SUPPORT)
  if(useExtraFHT8VTXSlots)
    1ee0:	00 23       	and	r16, r16
    1ee2:	39 f0       	breq	.+14     	; 0x1ef2 <loopOpenTRV()+0x64c>
    {
    // ---------- HALF SECOND #3 -----------
    useExtraFHT8VTXSlots = localFHT8VTRVEnabled() && FHT8VPollSyncAndTX_Next(doubleTXForFTH8V); 
    1ee4:	0e 94 fd 10 	call	0x21fa	; 0x21fa <localFHT8VTRVEnabled()>
    1ee8:	88 23       	and	r24, r24
    1eea:	19 f0       	breq	.+6      	; 0x1ef2 <loopOpenTRV()+0x64c>
    1eec:	8f 2d       	mov	r24, r15
    1eee:	0e 94 ce 15 	call	0x2b9c	; 0x2b9c <FHT8VPollSyncAndTX_Next(bool)>
  // AND the CLI is / should be active OR a status line has just been output
  // then poll/prompt the user for input
  // using a timeout which should safely avoid overrun, ie missing the next basic tick,
  // and which should also allow some energy-saving sleep.
#if 1 && defined(SUPPORT_CLI)
  const bool humanCLIUse = isCLIActive(); // Keeping CLI active for human interaction rather than for automated interaction.
    1ef2:	0e 94 46 27 	call	0x4e8c	; 0x4e8c <isCLIActive()>
    1ef6:	98 2f       	mov	r25, r24
  if(showStatus || humanCLIUse)
    1ef8:	ee 20       	and	r14, r14
    1efa:	11 f4       	brne	.+4      	; 0x1f00 <loopOpenTRV()+0x65a>
    1efc:	88 23       	and	r24, r24
    1efe:	59 f0       	breq	.+22     	; 0x1f16 <loopOpenTRV()+0x670>
    {
    const uint8_t sct = getSubCycleTime();
    1f00:	80 91 b2 00 	lds	r24, 0x00B2
    const uint8_t listenTime = max(GSCT_MAX/16, CLI_POLL_MIN_SCT);
    if(sct < (GSCT_MAX - 2*listenTime))
    1f04:	8d 3c       	cpi	r24, 0xCD	; 205
    1f06:	38 f4       	brcc	.+14     	; 0x1f16 <loopOpenTRV()+0x670>
      // Don't listen beyond the last 16th of the cycle,
      // or a minimal time if only prodding for interaction with automated front-end,
      // as listening for UART RX uses lots of power.
      { pollCLI(humanCLIUse ? (GSCT_MAX-listenTime) : (sct+CLI_POLL_MIN_SCT)); }
    1f08:	99 23       	and	r25, r25
    1f0a:	11 f0       	breq	.+4      	; 0x1f10 <loopOpenTRV()+0x66a>
    1f0c:	86 ee       	ldi	r24, 0xE6	; 230
    1f0e:	01 c0       	rjmp	.+2      	; 0x1f12 <loopOpenTRV()+0x66c>
    1f10:	87 5e       	subi	r24, 0xE7	; 231
    1f12:	0e 94 d9 2a 	call	0x55b2	; 0x55b2 <pollCLI(unsigned char)>
    DEBUG_SERIAL_PRINTLN();
    }
#endif

  // Detect and handle (actual or near) overrun, if it happens, though it should not.
  if(TIME_LSD != getSecondsLT())
    1f16:	90 91 95 03 	lds	r25, 0x0395
    1f1a:	80 91 a7 02 	lds	r24, 0x02A7
    1f1e:	89 17       	cp	r24, r25
    1f20:	91 f1       	breq	.+100    	; 0x1f86 <loopOpenTRV()+0x6e0>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    1f22:	f9 99       	sbic	0x1f, 1	; 31
    1f24:	fe cf       	rjmp	.-4      	; 0x1f22 <loopOpenTRV()+0x67c>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    1f26:	8d e1       	ldi	r24, 0x1D	; 29
    1f28:	90 e0       	ldi	r25, 0x00	; 0
    1f2a:	92 bd       	out	0x22, r25	; 34
    1f2c:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    1f2e:	f8 9a       	sbi	0x1f, 0	; 31
    1f30:	60 b5       	in	r22, 0x20	; 32
    {
    // Increment the overrun counter (stored inverted, so 0xff initialised => 0 overruns).
    const uint8_t orc = 1 + ~eeprom_read_byte((uint8_t *)EE_START_OVERRUN_COUNTER);
    eeprom_smart_update_byte((uint8_t *)EE_START_OVERRUN_COUNTER, ~orc);
    1f32:	61 50       	subi	r22, 0x01	; 1
    1f34:	0e 94 01 10 	call	0x2002	; 0x2002 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
#if 1 && defined(DEBUG)
    DEBUG_SERIAL_PRINTLN_FLASHSTRING("!ERROR: loop overrun");
    1f38:	88 e6       	ldi	r24, 0x68	; 104
    1f3a:	90 e0       	ldi	r25, 0x00	; 0
    1f3c:	0e 94 2c 27 	call	0x4e58	; 0x4e58 <serialPrintlnAndFlush(__FlashStringHelper const*)>
//    DEBUG_SERIAL_PRINT(orc);
//    DEBUG_SERIAL_PRINTLN();
#endif
#if defined(USE_MODULE_FHT8VSIMPLE)
    FHT8VSyncAndTXReset(); // Assume that sync with valve may have been lost, so re-sync.
    1f40:	0e 94 23 11 	call	0x2246	; 0x2246 <FHT8VSyncAndTXReset()>
#endif
    TIME_LSD = getSecondsLT(); // Prepare to sleep until start of next full minor cycle.
    1f44:	80 91 95 03 	lds	r24, 0x0395
    1f48:	80 93 a7 02 	sts	0x02A7, r24
    1f4c:	1c c0       	rjmp	.+56     	; 0x1f86 <loopOpenTRV()+0x6e0>
    // Optimisation: if just heard a call need not listen on this next cycle.
    // Optimisation: if boiler timeout is a long time away (>> one FHT8V TX cycle, ~2 minutes excl quiet minute), then can avoid listening for now.
    //    Longish period without any RX listening may allow hub unit to cool and get better sample of local temperature if marginal.
    // Aim to listen in one stretch for greater than full FHT8V TX cycle of ~2m to avoid missing a call for heat.
    // MUST listen for all of final 2 mins of boiler-on to avoid missing TX (without forcing boiler over-run).
    else if((boilerCountdownTicks <= ((MAX_FHT8V_TX_CYCLE_HS+1)/(2*MAIN_TICK_S))) && // Don't miss a final TX that would keep the boiler on...
    1f4e:	20 91 a9 02 	lds	r18, 0x02A9
    1f52:	30 91 aa 02 	lds	r19, 0x02AA
    1f56:	c9 01       	movw	r24, r18
    1f58:	01 97       	sbiw	r24, 0x01	; 1
    1f5a:	cb 97       	sbiw	r24, 0x3b	; 59
    1f5c:	08 f0       	brcs	.+2      	; 0x1f60 <loopOpenTRV()+0x6ba>
    1f5e:	16 ce       	rjmp	.-980    	; 0x1b8c <loopOpenTRV()+0x2e6>
#if defined(USE_MODULE_FHT8VSIMPLE)
  // Act on eavesdropping need, setting up or clearing down hooks as required.
  if(needsToEavesdrop)
    {
    // Ensure radio is in RX mode rather than standby, and possibly hook up interrupts if available (REV1 board).
    const bool startedRX = SetupToEavesdropOnFHT8V(second0); // Start listening (if not already so).
    1f60:	8b 2d       	mov	r24, r11
    1f62:	0e 94 56 11 	call	0x22ac	; 0x22ac <SetupToEavesdropOnFHT8V(bool)>
#if 0 && defined(DEBUG)
    if(startedRX) { DEBUG_SERIAL_PRINTLN_FLASHSTRING("STARTED eavesdropping"); }
#endif
#if 1 && defined(DEBUG)
    const uint16_t dropped = getInboundStatsQueueOverrun();
    1f66:	0e 94 32 16 	call	0x2c64	; 0x2c64 <getInboundStatsQueueOverrun()>
    1f6a:	8c 01       	movw	r16, r24
    static uint16_t oldDropped;
    if(dropped != oldDropped)
    1f6c:	80 91 ad 02 	lds	r24, 0x02AD
    1f70:	90 91 ae 02 	lds	r25, 0x02AE
    1f74:	08 17       	cp	r16, r24
    1f76:	19 07       	cpc	r17, r25
    1f78:	09 f0       	breq	.+2      	; 0x1f7c <loopOpenTRV()+0x6d6>
    1f7a:	17 ce       	rjmp	.-978    	; 0x1baa <loopOpenTRV()+0x304>
    1f7c:	25 ce       	rjmp	.-950    	; 0x1bc8 <loopOpenTRV()+0x322>
      // We should possibly choose between this and piggybacking stats to avoid busting duty-cycle rules.
      if(localFHT8VTRVEnabled() && useExtraFHT8VTXSlots) { break; }
#endif

      // Generally only attempt stats TX in the minute after all sensors should have been polled (so that readings are fresh).
      if(minute1From4AfterSensors ||
    1f7e:	77 20       	and	r7, r7
    1f80:	09 f0       	breq	.+2      	; 0x1f84 <loopOpenTRV()+0x6de>
    1f82:	04 cf       	rjmp	.-504    	; 0x1d8c <loopOpenTRV()+0x4e6>
    1f84:	fb ce       	rjmp	.-522    	; 0x1d7c <loopOpenTRV()+0x4d6>
  else if(getSubCycleTime() >= nearOverrunThreshold)
    {
    DEBUG_SERIAL_PRINTLN_FLASHSTRING("?O"); // Near overrun.  Note 2ms/char to send...
    }
#endif
  }
    1f86:	ef 96       	adiw	r28, 0x3f	; 63
    1f88:	0f b6       	in	r0, 0x3f	; 63
    1f8a:	f8 94       	cli
    1f8c:	de bf       	out	0x3e, r29	; 62
    1f8e:	0f be       	out	0x3f, r0	; 63
    1f90:	cd bf       	out	0x3d, r28	; 61
    1f92:	cf 91       	pop	r28
    1f94:	df 91       	pop	r29
    1f96:	1f 91       	pop	r17
    1f98:	0f 91       	pop	r16
    1f9a:	ff 90       	pop	r15
    1f9c:	ef 90       	pop	r14
    1f9e:	df 90       	pop	r13
    1fa0:	cf 90       	pop	r12
    1fa2:	bf 90       	pop	r11
    1fa4:	af 90       	pop	r10
    1fa6:	9f 90       	pop	r9
    1fa8:	8f 90       	pop	r8
    1faa:	7f 90       	pop	r7
    1fac:	08 95       	ret

00001fae <eeprom_smart_erase_byte(unsigned char*)>:
// If the target byte is already 0xff then this does nothing at all beyond an initial read.
// This saves a bit of time and power and possibly a little EEPROM cell wear also.
// Without split erase/write this degenerates to a specialised eeprom_update_byte().
// As with the AVR eeprom_XXX_byte() macros, not safe to use outside and within ISRs as-is.
// Returns true iff an erase was performed.
bool eeprom_smart_erase_byte(uint8_t *p)
    1fae:	9c 01       	movw	r18, r24
  eeprom_write_byte(p, 0xff); // Set to 0xff.
  return(true); // Performed an erase (and probably a write, too).
#else

  // Wait until EEPROM is idle/ready.
  eeprom_busy_wait();
    1fb0:	f9 99       	sbic	0x1f, 1	; 31
    1fb2:	fe cf       	rjmp	.-4      	; 0x1fb0 <eeprom_smart_erase_byte(unsigned char*)+0x2>
  //     if((uint8_t) 0xff == eeprom_read_byte(p)) { return; }
  // but leaves EEAR[L] set up appropriately for any erase or write.
#if E2END <= 0xFF
  EEARL = (uint8_t)p;
#else
  EEAR = (uint16_t)p;
    1fb4:	32 bd       	out	0x22, r19	; 34
    1fb6:	21 bd       	out	0x21, r18	; 33
#endif
  // Ignore problems that some AVRs have with EECR and STS instructions (ATmega64 errata).
  EECR = _BV(EERE); // Start EEPROM read operation.
    1fb8:	81 e0       	ldi	r24, 0x01	; 1
    1fba:	8f bb       	out	0x1f, r24	; 31
  const uint8_t oldValue = EEDR; // Get old EEPROM value.
    1fbc:	80 b5       	in	r24, 0x20	; 32
  if((uint8_t) 0xff != oldValue) // Needs erase...
    1fbe:	8f 3f       	cpi	r24, 0xFF	; 255
    1fc0:	11 f4       	brne	.+4      	; 0x1fc6 <eeprom_smart_erase_byte(unsigned char*)+0x18>
    1fc2:	80 e0       	ldi	r24, 0x00	; 0
    1fc4:	08 95       	ret
    {
    ATOMIC_BLOCK (ATOMIC_RESTORESTATE) // Avoid timing problems from interrupts.
    1fc6:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1fc8:	f8 94       	cli
      {
      // Erase to 0xff; no write needed.
      EECR = _BV(EEMPE) | _BV(EEPM0); // Set master write-enable bit and erase-only mode.
    1fca:	84 e1       	ldi	r24, 0x14	; 20
    1fcc:	8f bb       	out	0x1f, r24	; 31
      EECR |= _BV(EEPE);  // Start erase-only operation.
    1fce:	f9 9a       	sbi	0x1f, 1	; 31
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1fd0:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
    1fd2:	81 e0       	ldi	r24, 0x01	; 1
      }
    return(true); // Performed the erase.
    }
  return(false);
#endif
  }
    1fd4:	08 95       	ret

00001fd6 <eeprom_smart_clear_bits(unsigned char*, unsigned char)>:
// If ANDing in the mask has no effect then this does nothing at all beyond an initial read.
// This saves a bit of time and power and possibly a little EEPROM cell wear also.
// Without split erase/write this degenerates to a specialised eeprom_smart_update_byte().
// As with the AVR eeprom_XXX_byte() macros, not safe to use outside and within ISRs as-is.
// Returns true iff a write was performed.
bool eeprom_smart_clear_bits(uint8_t *p, uint8_t mask)
    1fd6:	9c 01       	movw	r18, r24
  eeprom_write_byte(p, newValue); // Set to masked value.
  return(true); // Performed a write (and probably an erase, too).
#else

  // Wait until EEPROM is idle/ready.
  eeprom_busy_wait();
    1fd8:	f9 99       	sbic	0x1f, 1	; 31
    1fda:	fe cf       	rjmp	.-4      	; 0x1fd8 <eeprom_smart_clear_bits(unsigned char*, unsigned char)+0x2>
  //     oldValue = eeprom_read_byte(p);
  // and leaves EEAR[L] set up appropriately for any erase or write.
#if E2END <= 0xFF
  EEARL = (uint8_t)p;
#else
  EEAR = (uint16_t)p;
    1fdc:	32 bd       	out	0x22, r19	; 34
    1fde:	21 bd       	out	0x21, r18	; 33
#endif
  // Ignore problems that some AVRs have with EECR and STS instructions (ATmega64 errata).
  EECR = _BV(EERE); // Start EEPROM read operation.
    1fe0:	81 e0       	ldi	r24, 0x01	; 1
    1fe2:	8f bb       	out	0x1f, r24	; 31
  const uint8_t oldValue = EEDR; // Get old EEPROM value.
    1fe4:	80 b5       	in	r24, 0x20	; 32
  const uint8_t newValue = oldValue & mask;
    1fe6:	68 23       	and	r22, r24
  if(oldValue != newValue) // Write is needed...
    1fe8:	86 17       	cp	r24, r22
    1fea:	11 f4       	brne	.+4      	; 0x1ff0 <eeprom_smart_clear_bits(unsigned char*, unsigned char)+0x1a>
    1fec:	80 e0       	ldi	r24, 0x00	; 0
    1fee:	08 95       	ret
    {
    // Do the write: no erase is needed.
    EEDR = newValue; // Set EEPROM data register to required new value.
    1ff0:	60 bd       	out	0x20, r22	; 32
    ATOMIC_BLOCK (ATOMIC_RESTORESTATE) // Avoid timing problems from interrupts.
    1ff2:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1ff4:	f8 94       	cli
      {
      EECR = _BV(EEMPE) | _BV(EEPM1); // Set master write-enable bit and write-only mode.
    1ff6:	84 e2       	ldi	r24, 0x24	; 36
    1ff8:	8f bb       	out	0x1f, r24	; 31
      EECR |= _BV(EEPE);  // Start write-only operation.
    1ffa:	f9 9a       	sbi	0x1f, 1	; 31
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1ffc:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
    1ffe:	81 e0       	ldi	r24, 0x01	; 1
      }
    return(true); // Performed the write.
    }
  return(false);
#endif
  }
    2000:	08 95       	ret

00002002 <eeprom_smart_update_byte(unsigned char*, unsigned char)>:
// Updates an EEEPROM byte iff not currently at the specified target value.
// May be able to selectively erase or write (ie reduce wear) to reach the desired value.
// As with the AVR eeprom_XXX_byte() macros, not safe to use outside and within ISRs as-is.
// Returns true iff an erase and/or write was performed.
// TODO: make smarter, eg don't wait/read twice...
bool eeprom_smart_update_byte(uint8_t *p, uint8_t value)
    2002:	78 2f       	mov	r23, r24
    2004:	e9 2f       	mov	r30, r25
  {
  // If target byte is 0xff then attempt smart erase rather than more generic write or erase+write.
  if((uint8_t) 0xff == value) { return(eeprom_smart_erase_byte(p)); }
    2006:	6f 3f       	cpi	r22, 0xFF	; 255
    2008:	19 f4       	brne	.+6      	; 0x2010 <eeprom_smart_update_byte(unsigned char*, unsigned char)+0xe>
    200a:	0e 94 d7 0f 	call	0x1fae	; 0x1fae <eeprom_smart_erase_byte(unsigned char*)>
    200e:	08 95       	ret
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    2010:	f9 99       	sbic	0x1f, 1	; 31
    2012:	fe cf       	rjmp	.-4      	; 0x2010 <eeprom_smart_update_byte(unsigned char*, unsigned char)+0xe>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    2014:	47 2f       	mov	r20, r23
    2016:	5e 2f       	mov	r21, r30
    2018:	52 bd       	out	0x22, r21	; 34
    201a:	41 bd       	out	0x21, r20	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    201c:	f8 9a       	sbi	0x1f, 0	; 31
    201e:	80 b5       	in	r24, 0x20	; 32
  // More than an erase might be required...
  const uint8_t oldValue = eeprom_read_byte(p);
  if(value == oldValue) { return(false); } // No change needed.
    2020:	68 17       	cp	r22, r24
    2022:	11 f4       	brne	.+4      	; 0x2028 <eeprom_smart_update_byte(unsigned char*, unsigned char)+0x26>
    2024:	80 e0       	ldi	r24, 0x00	; 0
    2026:	08 95       	ret
#ifdef EEPROM_SPLIT_ERASE_WRITE // Can do selective write.
  if(value == (value & oldValue)) { return(eeprom_smart_clear_bits(p, value)); } // Can use pure write to clear bits to zero.
    2028:	26 2f       	mov	r18, r22
    202a:	30 e0       	ldi	r19, 0x00	; 0
    202c:	90 e0       	ldi	r25, 0x00	; 0
    202e:	82 23       	and	r24, r18
    2030:	93 23       	and	r25, r19
    2032:	28 17       	cp	r18, r24
    2034:	39 07       	cpc	r19, r25
    2036:	29 f4       	brne	.+10     	; 0x2042 <eeprom_smart_update_byte(unsigned char*, unsigned char)+0x40>
    2038:	87 2f       	mov	r24, r23
    203a:	9e 2f       	mov	r25, r30
    203c:	0e 94 eb 0f 	call	0x1fd6	; 0x1fd6 <eeprom_smart_clear_bits(unsigned char*, unsigned char)>
    2040:	08 95       	ret
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
    2042:	f9 99       	sbic	0x1f, 1	; 31
    2044:	fe cf       	rjmp	.-4      	; 0x2042 <eeprom_smart_update_byte(unsigned char*, unsigned char)+0x40>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
    2046:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
    2048:	52 bd       	out	0x22, r21	; 34
    204a:	41 bd       	out	0x21, r20	; 33
#endif
    EEDR = __value;
    204c:	60 bd       	out	0x20, r22	; 32
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
    204e:	0f b6       	in	r0, 0x3f	; 63
    2050:	f8 94       	cli
    2052:	fa 9a       	sbi	0x1f, 2	; 31
    2054:	f9 9a       	sbi	0x1f, 1	; 31
    2056:	0f be       	out	0x3f, r0	; 63
    2058:	81 e0       	ldi	r24, 0x01	; 1
#endif
  eeprom_write_byte(p, value); // Needs to set some (but not all) bits to 1, so needs erase and write.
  return(true); // Performed an update.
  }
    205a:	08 95       	ret

0000205c <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)>:
// bptr must be pointing at the current byte to update on entry which must start off as 0xff;
// this will write the byte and increment bptr (and write 0xff to the new location) if one is filled up.
// Partial byte can only have even number of bits present, ie be in one of 4 states.
// Two least significant bits used to indicate how many bit pairs are still to be filled,
// so initial 0xff value (which is never a valid complete filled byte) indicates 'empty'.
static uint8_t *_FHT8VCreate200usAppendEncBit(uint8_t *bptr, const bool is1)
    205c:	fc 01       	movw	r30, r24
  {
  const uint8_t bitPairsLeft = (*bptr) & 3; // Find out how many bit pairs are left to fill in the current byte.
    205e:	80 81       	ld	r24, Z
    2060:	98 2f       	mov	r25, r24
    2062:	93 70       	andi	r25, 0x03	; 3
  if(!is1) // Appending 1100.
    2064:	66 23       	and	r22, r22
    2066:	b1 f4       	brne	.+44     	; 0x2094 <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x38>
    {
    switch(bitPairsLeft)
    2068:	92 30       	cpi	r25, 0x02	; 2
    206a:	51 f0       	breq	.+20     	; 0x2080 <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x24>
    206c:	93 30       	cpi	r25, 0x03	; 3
    206e:	31 f0       	breq	.+12     	; 0x207c <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x20>
    2070:	9f 01       	movw	r18, r30
    2072:	2f 5f       	subi	r18, 0xFF	; 255
    2074:	3f 4f       	sbci	r19, 0xFF	; 255
    2076:	91 30       	cpi	r25, 0x01	; 1
    2078:	59 f4       	brne	.+22     	; 0x2090 <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x34>
    207a:	05 c0       	rjmp	.+10     	; 0x2086 <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x2a>
      {
      case 3: // Empty target byte (should be 0xff currently).
        *bptr = 0xcd; // %11001101 Write back partial byte (msbits now 1100 and two bit pairs remain free).
    207c:	8d ec       	ldi	r24, 0xCD	; 205
    207e:	25 c0       	rjmp	.+74     	; 0x20ca <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x6e>
        break;
      case 2: // Top bit pair already filled.
        *bptr = (*bptr & 0xc0) | 0x30; // Preserve existing ms bit-pair, set middle four bits 1100, one bit pair remains free.
    2080:	80 7c       	andi	r24, 0xC0	; 192
    2082:	80 63       	ori	r24, 0x30	; 48
    2084:	22 c0       	rjmp	.+68     	; 0x20ca <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x6e>
        break;
      case 1: // Top two bit pairs already filled.
        *bptr = (*bptr & 0xf0) | 0xc; // Preserve existing ms (2) bit-pairs, set bottom four bits 1100, write back full byte.
    2086:	80 7f       	andi	r24, 0xF0	; 240
    2088:	8c 60       	ori	r24, 0x0C	; 12
    208a:	80 83       	st	Z, r24
        *++bptr = (uint8_t) ~0U; // Initialise next byte for next incremental update.
    208c:	f9 01       	movw	r30, r18
    208e:	11 c0       	rjmp	.+34     	; 0x20b2 <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x56>
        break;
      default: // Top three bit pairs already filled.
        *bptr |= 3; // Preserve existing ms (3) bit-pairs, OR in leading 11 bits, write back full byte.
    2090:	83 60       	ori	r24, 0x03	; 3
    2092:	13 c0       	rjmp	.+38     	; 0x20ba <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x5e>
        break;
      }
    }
  else // Appending 111000.
    {
    switch(bitPairsLeft)
    2094:	92 30       	cpi	r25, 0x02	; 2
    2096:	51 f0       	breq	.+20     	; 0x20ac <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x50>
    2098:	93 30       	cpi	r25, 0x03	; 3
    209a:	31 f0       	breq	.+12     	; 0x20a8 <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x4c>
    209c:	9f 01       	movw	r18, r30
    209e:	2f 5f       	subi	r18, 0xFF	; 255
    20a0:	3f 4f       	sbci	r19, 0xFF	; 255
    20a2:	91 30       	cpi	r25, 0x01	; 1
    20a4:	71 f4       	brne	.+28     	; 0x20c2 <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x66>
    20a6:	07 c0       	rjmp	.+14     	; 0x20b6 <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x5a>
      {
      case 3: // Empty target byte (should be 0xff currently).
        *bptr = 0xe0; // %11100000 Write back partial byte (msbits now 111000 and one bit pair remains free).
    20a8:	80 ee       	ldi	r24, 0xE0	; 224
    20aa:	0f c0       	rjmp	.+30     	; 0x20ca <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x6e>
        break;
      case 2: // Top bit pair already filled.
        *bptr = (*bptr & 0xc0) | 0x38; // Preserve existing ms bit-pair, set lsbits to 111000, write back full byte.
    20ac:	80 7c       	andi	r24, 0xC0	; 192
    20ae:	88 63       	ori	r24, 0x38	; 56
    20b0:	81 93       	st	Z+, r24
        *++bptr = (uint8_t) ~0U; // Initialise next byte for next incremental update.
    20b2:	8f ef       	ldi	r24, 0xFF	; 255
    20b4:	0a c0       	rjmp	.+20     	; 0x20ca <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x6e>
        break;
      case 1: // Top two bit pairs already filled.
        *bptr = (*bptr & 0xf0) | 0xe; // Preserve existing (2) ms bit-pairs, set bottom four bits to 1110, write back full byte.
    20b6:	80 7f       	andi	r24, 0xF0	; 240
    20b8:	8e 60       	ori	r24, 0x0E	; 14
    20ba:	80 83       	st	Z, r24
        *++bptr = 0x3e; // %00111110 Write trailing 00 bits to next byte and indicate 3 bit-pairs free for next incremental update.
    20bc:	f9 01       	movw	r30, r18
    20be:	8e e3       	ldi	r24, 0x3E	; 62
    20c0:	04 c0       	rjmp	.+8      	; 0x20ca <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)+0x6e>
        break;
      default: // Top three bit pairs already filled.
        *bptr |= 3; // Preserve existing ms (3) bit-pairs, OR in leading 11 bits, write back full byte.
    20c2:	83 60       	ori	r24, 0x03	; 3
    20c4:	80 83       	st	Z, r24
        *++bptr = 0x8d; // Write trailing 1000 bits to next byte and indicate 2 bit-pairs free for next incremental update.
    20c6:	f9 01       	movw	r30, r18
    20c8:	8d e8       	ldi	r24, 0x8D	; 141
    20ca:	80 83       	st	Z, r24
        break;
      }
    }
  return(bptr);
  }
    20cc:	cf 01       	movw	r24, r30
    20ce:	08 95       	ret

000020d0 <_FHT8VCreate200usAppendByteEP(unsigned char*, unsigned char)>:

// Appends encoded byte in b msbit first plus trailing even parity bit (9 bits total)
// to the byte stream being created by FHT8VCreate200usBitStreamBptr.
static uint8_t *_FHT8VCreate200usAppendByteEP(uint8_t *bptr, const uint8_t b)
    20d0:	ef 92       	push	r14
    20d2:	ff 92       	push	r15
    20d4:	0f 93       	push	r16
    20d6:	1f 93       	push	r17
    20d8:	cf 93       	push	r28
    20da:	df 93       	push	r29
    20dc:	9c 01       	movw	r18, r24
    20de:	16 2f       	mov	r17, r22
    20e0:	00 e8       	ldi	r16, 0x80	; 128
    20e2:	c0 e0       	ldi	r28, 0x00	; 0
    20e4:	d0 e0       	ldi	r29, 0x00	; 0
  {
  for(uint8_t mask = 0x80; mask != 0; mask >>= 1)
    { bptr = _FHT8VCreate200usAppendEncBit(bptr, 0 != (b & mask)); }
    20e6:	e6 2e       	mov	r14, r22
    20e8:	ff 24       	eor	r15, r15
    20ea:	60 e0       	ldi	r22, 0x00	; 0
    20ec:	80 2f       	mov	r24, r16
    20ee:	90 e0       	ldi	r25, 0x00	; 0
    20f0:	8e 21       	and	r24, r14
    20f2:	9f 21       	and	r25, r15
    20f4:	89 2b       	or	r24, r25
    20f6:	09 f0       	breq	.+2      	; 0x20fa <_FHT8VCreate200usAppendByteEP(unsigned char*, unsigned char)+0x2a>
    20f8:	61 e0       	ldi	r22, 0x01	; 1
    20fa:	c9 01       	movw	r24, r18
    20fc:	0e 94 2e 10 	call	0x205c	; 0x205c <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)>
    2100:	9c 01       	movw	r18, r24

// Appends encoded byte in b msbit first plus trailing even parity bit (9 bits total)
// to the byte stream being created by FHT8VCreate200usBitStreamBptr.
static uint8_t *_FHT8VCreate200usAppendByteEP(uint8_t *bptr, const uint8_t b)
  {
  for(uint8_t mask = 0x80; mask != 0; mask >>= 1)
    2102:	06 95       	lsr	r16
    2104:	21 96       	adiw	r28, 0x01	; 1
    2106:	c8 30       	cpi	r28, 0x08	; 8
    2108:	d1 05       	cpc	r29, r1
    210a:	79 f7       	brne	.-34     	; 0x20ea <_FHT8VCreate200usAppendByteEP(unsigned char*, unsigned char)+0x1a>
    { bptr = _FHT8VCreate200usAppendEncBit(bptr, 0 != (b & mask)); }
  return(_FHT8VCreate200usAppendEncBit(bptr, (bool) parity_even_bit(b))); // Append even parity bit.
    210c:	01 2e       	mov	r0, r17
    210e:	12 95       	swap	r17
    2110:	10 25       	eor	r17, r0
    2112:	01 2e       	mov	r0, r17
    2114:	16 95       	lsr	r17
    2116:	16 95       	lsr	r17
    2118:	10 25       	eor	r17, r0
    211a:	61 2f       	mov	r22, r17
    211c:	70 e0       	ldi	r23, 0x00	; 0
    211e:	6f 5f       	subi	r22, 0xFF	; 255
    2120:	7f 4f       	sbci	r23, 0xFF	; 255
    2122:	76 95       	lsr	r23
    2124:	67 95       	ror	r22
    2126:	61 70       	andi	r22, 0x01	; 1
    2128:	c9 01       	movw	r24, r18
    212a:	0e 94 2e 10 	call	0x205c	; 0x205c <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)>
  }
    212e:	df 91       	pop	r29
    2130:	cf 91       	pop	r28
    2132:	1f 91       	pop	r17
    2134:	0f 91       	pop	r16
    2136:	ff 90       	pop	r15
    2138:	ef 90       	pop	r14
    213a:	08 95       	ret

0000213c <FHT8VCreate200usBitStreamBptr(unsigned char*, fht8v_msg_t const*)>:
// On entry the populated FHT8V command struct is passed by pointer.
// On exit, the memory block starting at buffer contains the low-byte, msbit-first bit, 0xff-terminated TX sequence.
// The maximum and minimum possible encoded message sizes are 35 (all zero bytes) and 45 (all 0xff bytes) bytes long.
// Note that a buffer space of at least 46 bytes is needed to accommodate the longest-possible encoded message and terminator.
// Returns pointer to the terminating 0xff on exit.
uint8_t *FHT8VCreate200usBitStreamBptr(uint8_t *bptr, const fht8v_msg_t *command)
    213c:	ff 92       	push	r15
    213e:	0f 93       	push	r16
    2140:	1f 93       	push	r17
    2142:	dc 01       	movw	r26, r24
    2144:	8b 01       	movw	r16, r22
  {
  // Generate FHT8V preamble.
  // First 12 x 0 bits of preamble, pre-encoded as 6 x 0xcc bytes.
  *bptr++ = 0xcc;
    2146:	8c ec       	ldi	r24, 0xCC	; 204
    2148:	fd 01       	movw	r30, r26
    214a:	81 93       	st	Z+, r24
  *bptr++ = 0xcc;
    214c:	11 96       	adiw	r26, 0x01	; 1
    214e:	8c 93       	st	X, r24
    2150:	df 01       	movw	r26, r30
    2152:	11 96       	adiw	r26, 0x01	; 1
  *bptr++ = 0xcc;
    2154:	81 83       	std	Z+1, r24	; 0x01
    2156:	fd 01       	movw	r30, r26
    2158:	31 96       	adiw	r30, 0x01	; 1
  *bptr++ = 0xcc;
    215a:	11 96       	adiw	r26, 0x01	; 1
    215c:	8c 93       	st	X, r24
    215e:	df 01       	movw	r26, r30
    2160:	11 96       	adiw	r26, 0x01	; 1
  *bptr++ = 0xcc;
    2162:	81 83       	std	Z+1, r24	; 0x01
    2164:	fd 01       	movw	r30, r26
    2166:	31 96       	adiw	r30, 0x01	; 1
  *bptr++ = 0xcc;
    2168:	11 96       	adiw	r26, 0x01	; 1
    216a:	8c 93       	st	X, r24
  *bptr = (uint8_t) ~0U; // Initialise for _FHT8VCreate200usAppendEncBit routine.
    216c:	ff 24       	eor	r15, r15
    216e:	fa 94       	dec	r15
    2170:	f1 82       	std	Z+1, r15	; 0x01
  // Push remaining 1 of preamble.
  bptr = _FHT8VCreate200usAppendEncBit(bptr, true); // Encode 1.
    2172:	cf 01       	movw	r24, r30
    2174:	01 96       	adiw	r24, 0x01	; 1
    2176:	61 e0       	ldi	r22, 0x01	; 1
    2178:	0e 94 2e 10 	call	0x205c	; 0x205c <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)>

  // Generate body.
  bptr = _FHT8VCreate200usAppendByteEP(bptr, command->hc1);
    217c:	f8 01       	movw	r30, r16
    217e:	60 81       	ld	r22, Z
    2180:	0e 94 68 10 	call	0x20d0	; 0x20d0 <_FHT8VCreate200usAppendByteEP(unsigned char*, unsigned char)>
  bptr = _FHT8VCreate200usAppendByteEP(bptr, command->hc2);
    2184:	f8 01       	movw	r30, r16
    2186:	61 81       	ldd	r22, Z+1	; 0x01
    2188:	0e 94 68 10 	call	0x20d0	; 0x20d0 <_FHT8VCreate200usAppendByteEP(unsigned char*, unsigned char)>
#ifdef FHT8V_ADR_USED
  bptr = _FHT8VCreate200usAppendByteEP(bptr, command->address);
#else
  bptr = _FHT8VCreate200usAppendByteEP(bptr, 0); // Default/broadcast.  TODO: could possibly be further optimised to send 0 value more efficiently.
    218c:	60 e0       	ldi	r22, 0x00	; 0
    218e:	0e 94 68 10 	call	0x20d0	; 0x20d0 <_FHT8VCreate200usAppendByteEP(unsigned char*, unsigned char)>
#endif
  bptr = _FHT8VCreate200usAppendByteEP(bptr, command->command);
    2192:	f8 01       	movw	r30, r16
    2194:	62 81       	ldd	r22, Z+2	; 0x02
    2196:	0e 94 68 10 	call	0x20d0	; 0x20d0 <_FHT8VCreate200usAppendByteEP(unsigned char*, unsigned char)>
  bptr = _FHT8VCreate200usAppendByteEP(bptr, command->extension);
    219a:	f8 01       	movw	r30, r16
    219c:	63 81       	ldd	r22, Z+3	; 0x03
    219e:	0e 94 68 10 	call	0x20d0	; 0x20d0 <_FHT8VCreate200usAppendByteEP(unsigned char*, unsigned char)>
#ifdef FHT8V_ADR_USED
  const uint8_t checksum = 0xc + command->hc1 + command->hc2 + command->address + command->command + command->extension;
#else
  const uint8_t checksum = 0xc + command->hc1 + command->hc2 + command->command + command->extension;
#endif
  bptr = _FHT8VCreate200usAppendByteEP(bptr, checksum);
    21a2:	f8 01       	movw	r30, r16
    21a4:	60 81       	ld	r22, Z
    21a6:	21 81       	ldd	r18, Z+1	; 0x01
    21a8:	62 0f       	add	r22, r18
    21aa:	64 5f       	subi	r22, 0xF4	; 244
    21ac:	22 81       	ldd	r18, Z+2	; 0x02
    21ae:	62 0f       	add	r22, r18
    21b0:	23 81       	ldd	r18, Z+3	; 0x03
    21b2:	62 0f       	add	r22, r18
    21b4:	0e 94 68 10 	call	0x20d0	; 0x20d0 <_FHT8VCreate200usAppendByteEP(unsigned char*, unsigned char)>

  // Generate trailer.
  // Append 0 bit for trailer.
  bptr = _FHT8VCreate200usAppendEncBit(bptr, false);
    21b8:	60 e0       	ldi	r22, 0x00	; 0
    21ba:	0e 94 2e 10 	call	0x205c	; 0x205c <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)>
  // Append extra 0 bits to ensure that final required bits are flushed out.
  bptr = _FHT8VCreate200usAppendEncBit(bptr, false);
    21be:	60 e0       	ldi	r22, 0x00	; 0
    21c0:	0e 94 2e 10 	call	0x205c	; 0x205c <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)>
  bptr = _FHT8VCreate200usAppendEncBit(bptr, false);
    21c4:	60 e0       	ldi	r22, 0x00	; 0
    21c6:	0e 94 2e 10 	call	0x205c	; 0x205c <_FHT8VCreate200usAppendEncBit(unsigned char*, bool)>
    21ca:	fc 01       	movw	r30, r24
  *bptr = (uint8_t)0xff; // Terminate TX bytes.
    21cc:	f0 82       	st	Z, r15
  return(bptr);
  }
    21ce:	1f 91       	pop	r17
    21d0:	0f 91       	pop	r16
    21d2:	ff 90       	pop	r15
    21d4:	08 95       	ret

000021d6 <FHT8VGetHC1()>:
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    21d6:	f9 99       	sbic	0x1f, 1	; 31
    21d8:	fe cf       	rjmp	.-4      	; 0x21d6 <FHT8VGetHC1()>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    21da:	80 e1       	ldi	r24, 0x10	; 16
    21dc:	90 e0       	ldi	r25, 0x00	; 0
    21de:	92 bd       	out	0x22, r25	; 34
    21e0:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    21e2:	f8 9a       	sbi	0x1f, 0	; 31
    21e4:	80 b5       	in	r24, 0x20	; 32
// Set (non-volatile) HC1 and HC2 for single/primary FHT8V wireless valve under control.
void FHT8VSetHC1(uint8_t hc) { eeprom_smart_update_byte((uint8_t*)EE_START_FHT8V_HC1, hc); }
void FHT8VSetHC2(uint8_t hc) { eeprom_smart_update_byte((uint8_t*)EE_START_FHT8V_HC2, hc); }

// Get (non-volatile) HC1 and HC2 for single/primary FHT8V wireless valve under control (will be 0xff until set).
uint8_t FHT8VGetHC1() { return(eeprom_read_byte((uint8_t*)EE_START_FHT8V_HC1)); }
    21e6:	08 95       	ret

000021e8 <FHT8VGetHC2()>:
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    21e8:	f9 99       	sbic	0x1f, 1	; 31
    21ea:	fe cf       	rjmp	.-4      	; 0x21e8 <FHT8VGetHC2()>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    21ec:	81 e1       	ldi	r24, 0x11	; 17
    21ee:	90 e0       	ldi	r25, 0x00	; 0
    21f0:	92 bd       	out	0x22, r25	; 34
    21f2:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    21f4:	f8 9a       	sbi	0x1f, 0	; 31
    21f6:	80 b5       	in	r24, 0x20	; 32
uint8_t FHT8VGetHC2() { return(eeprom_read_byte((uint8_t*)EE_START_FHT8V_HC2)); }
    21f8:	08 95       	ret

000021fa <localFHT8VTRVEnabled()>:
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    21fa:	f9 99       	sbic	0x1f, 1	; 31
    21fc:	fe cf       	rjmp	.-4      	; 0x21fa <localFHT8VTRVEnabled()>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    21fe:	80 e1       	ldi	r24, 0x10	; 16
    2200:	90 e0       	ldi	r25, 0x00	; 0
    2202:	92 bd       	out	0x22, r25	; 34
    2204:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    2206:	f8 9a       	sbi	0x1f, 0	; 31
    2208:	80 b5       	in	r24, 0x20	; 32

#ifndef localFHT8VTRVEnabled
// Returns TRV if valve/radiator is to be controlled by this unit.
// Usually the case, but may not be for (a) a hub or (b) a not-yet-configured unit.
// Returns false if house code parts are set to invalid or uninitialised values (>99).
bool localFHT8VTRVEnabled() { return(((FHT8VGetHC1() <= 99) && (FHT8VGetHC2() <= 99))); }
    220a:	84 36       	cpi	r24, 0x64	; 100
    220c:	10 f0       	brcs	.+4      	; 0x2212 <localFHT8VTRVEnabled()+0x18>
    220e:	90 e0       	ldi	r25, 0x00	; 0
    2210:	0c c0       	rjmp	.+24     	; 0x222a <localFHT8VTRVEnabled()+0x30>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    2212:	f9 99       	sbic	0x1f, 1	; 31
    2214:	fe cf       	rjmp	.-4      	; 0x2212 <localFHT8VTRVEnabled()+0x18>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    2216:	81 e1       	ldi	r24, 0x11	; 17
    2218:	90 e0       	ldi	r25, 0x00	; 0
    221a:	92 bd       	out	0x22, r25	; 34
    221c:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    221e:	f8 9a       	sbi	0x1f, 0	; 31
    2220:	80 b5       	in	r24, 0x20	; 32
    2222:	90 e0       	ldi	r25, 0x00	; 0
    2224:	84 36       	cpi	r24, 0x64	; 100
    2226:	08 f4       	brcc	.+2      	; 0x222a <localFHT8VTRVEnabled()+0x30>
    2228:	91 e0       	ldi	r25, 0x01	; 1
    222a:	89 2f       	mov	r24, r25
    222c:	08 95       	ret

0000222e <isSyncedWithFHT8V()>:
  }

// True once/while this node is synced with and controlling the target FHT8V valve; initially false.
static bool syncedWithFHT8V;
#ifndef IGNORE_FHT_SYNC
bool isSyncedWithFHT8V() { return(syncedWithFHT8V); }
    222e:	80 91 fe 02 	lds	r24, 0x02FE
    2232:	08 95       	ret

00002234 <FHT8VisControlledValveOpen()>:
#endif


// True if FHT8V valve is believed to be open under instruction from this system; false if not in sync.
static bool FHT8V_isValveOpen;
bool getFHT8V_isValveOpen() { return(syncedWithFHT8V && FHT8V_isValveOpen); }
    2234:	80 91 fe 02 	lds	r24, 0x02FE
    2238:	88 23       	and	r24, r24
    223a:	21 f0       	breq	.+8      	; 0x2244 <FHT8VisControlledValveOpen()+0x10>
    223c:	80 91 3d 03 	lds	r24, 0x033D
    2240:	81 11       	cpse	r24, r1
    2242:	81 e0       	ldi	r24, 0x01	; 1


// GLOBAL NOTION OF CONTROLLED FHT8V VALVE STATE PROVIDED HERE
// True iff the FHT8V valve(s) (if any) controlled by this unit are really open.
// This waits until at least the command to open the FHT8Vhas been sent.
bool FHT8VisControlledValveOpen() { return(getFHT8V_isValveOpen()); }
    2244:	08 95       	ret

00002246 <FHT8VSyncAndTXReset()>:
//   FHT8V_isValveOpen (bit, true if this node has last sent command to open valve)
//   syncStateFHT8V (byte, internal)
//   halfSecondsToNextFHT8VTX (byte).
void FHT8VSyncAndTXReset()
  {
  syncedWithFHT8V = false;
    2246:	10 92 fe 02 	sts	0x02FE, r1
  syncStateFHT8V = 0;
    224a:	10 92 00 03 	sts	0x0300, r1
  halfSecondsToNextFHT8VTX = 0;
    224e:	10 92 ff 02 	sts	0x02FF, r1
  FHT8V_isValveOpen = false;
    2252:	10 92 3d 03 	sts	0x033D, r1
  }
    2256:	08 95       	ret

00002258 <FHT8VCallForHeatHeardGetAndClear()>:
  }

// Atomically returns and clears one housecode calling for heat heard since last call, or ~0 if none.
uint16_t FHT8VCallForHeatHeardGetAndClear()
  {
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    2258:	4f b7       	in	r20, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    225a:	f8 94       	cli
    {
    const uint16_t result = lastCallForHeatHC;
    225c:	20 91 35 01 	lds	r18, 0x0135
    2260:	30 91 36 01 	lds	r19, 0x0136
    lastCallForHeatHC = ~0;
    2264:	8f ef       	ldi	r24, 0xFF	; 255
    2266:	9f ef       	ldi	r25, 0xFF	; 255
    2268:	90 93 36 01 	sts	0x0136, r25
    226c:	80 93 35 01 	sts	0x0135, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    2270:	4f bf       	out	0x3f, r20	; 63
    return(result);
    }
    return(~0); // Not reachable.
  }
    2272:	c9 01       	movw	r24, r18
    2274:	08 95       	ret

00002276 <FHT8VLastRXErrGetAndClear()>:

// Atomically returns and clears last (FHT8V) RX error code, or 0 if none.
uint8_t FHT8VLastRXErrGetAndClear()
  {
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    2276:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    2278:	f8 94       	cli
    {
    const uint8_t result = lastRXerrno;
    227a:	80 91 bd 02 	lds	r24, 0x02BD
    lastRXerrno = 0;
    227e:	10 92 bd 02 	sts	0x02BD, r1
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    2282:	9f bf       	out	0x3f, r25	; 63
    return(result);
    }
  return(0); // Not reachable.
  }
    2284:	08 95       	ret

00002286 <StopEavesdropOnFHT8V(bool)>:
// Stop listening out for remote TRVs calling for heat iff currently eavesdropping, else does nothing.
// Puts radio in standby mode.
// DOES NOT clear flags which indicate that a call for heat has been heard.
void StopEavesdropOnFHT8V(bool force)
  {
  if(!force && !eavesdropping) { return; }
    2286:	88 23       	and	r24, r24
    2288:	21 f4       	brne	.+8      	; 0x2292 <StopEavesdropOnFHT8V(bool)+0xc>
    228a:	80 91 be 02 	lds	r24, 0x02BE
    228e:	88 23       	and	r24, r24
    2290:	21 f0       	breq	.+8      	; 0x229a <StopEavesdropOnFHT8V(bool)+0x14>
  eavesdropping = false;
    2292:	10 92 be 02 	sts	0x02BE, r1
  RFM22ModeStandbyAndClearState();
    2296:	0e 94 d7 23 	call	0x47ae	; 0x47ae <RFM22ModeStandbyAndClearState()>
    229a:	08 95       	ret

0000229c <_SetupRFM22ToEavesdropOnFHT8V()>:
static void setLastRXErr(const uint8_t err) { ATOMIC_BLOCK (ATOMIC_RESTORESTATE) { lastRXerrno = err; } }


static void _SetupRFM22ToEavesdropOnFHT8V()
  {
  RFM22ModeStandbyAndClearState();
    229c:	0e 94 d7 23 	call	0x47ae	; 0x47ae <RFM22ModeStandbyAndClearState()>
  RFM22SetUpRX(MIN_FHT8V_200US_BIT_STREAM_BUF_SIZE, true, true); // Set to RX longest-possible valid FS20 encoded frame.
    22a0:	8e e2       	ldi	r24, 0x2E	; 46
    22a2:	61 e0       	ldi	r22, 0x01	; 1
    22a4:	41 e0       	ldi	r20, 0x01	; 1
    22a6:	0e 94 56 22 	call	0x44ac	; 0x44ac <RFM22SetUpRX(unsigned char, bool, bool)>
#error Board revision not defined.
#endif
#if V0p2_REV > 0
// TODO: hook into interrupts?
#endif
  }
    22aa:	08 95       	ret

000022ac <SetupToEavesdropOnFHT8V(bool)>:

// Set up radio to listen for remote TRV nodes calling for heat iff not already eavesdropping, else does nothing.
// Only done if in central hub mode.
// May set up interrupts/handlers.
// Does NOT clear flags indicating receipt of call for heat for example.
bool SetupToEavesdropOnFHT8V(const bool force)
    22ac:	0f 93       	push	r16
    22ae:	1f 93       	push	r17
  {
  // DEBUG_SERIAL_PRINTLN_FLASHSTRING("rxs");
  if(!force && eavesdropping) { return(false); } // Already eavesdropping.
    22b0:	88 23       	and	r24, r24
    22b2:	41 f4       	brne	.+16     	; 0x22c4 <SetupToEavesdropOnFHT8V(bool)+0x18>
    22b4:	80 91 be 02 	lds	r24, 0x02BE
    22b8:	88 23       	and	r24, r24
    22ba:	21 f0       	breq	.+8      	; 0x22c4 <SetupToEavesdropOnFHT8V(bool)+0x18>
    22bc:	80 e0       	ldi	r24, 0x00	; 0
  _SetupRFM22ToEavesdropOnFHT8V();
#if 0 && defined(DEBUG)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("RX start");
#endif
  return(!wasEavesdropping);
  }
    22be:	1f 91       	pop	r17
    22c0:	0f 91       	pop	r16
    22c2:	08 95       	ret
// Does NOT clear flags indicating receipt of call for heat for example.
bool SetupToEavesdropOnFHT8V(const bool force)
  {
  // DEBUG_SERIAL_PRINTLN_FLASHSTRING("rxs");
  if(!force && eavesdropping) { return(false); } // Already eavesdropping.
  const bool wasEavesdropping = eavesdropping;
    22c4:	00 91 be 02 	lds	r16, 0x02BE
  eavesdropping = true;
    22c8:	11 e0       	ldi	r17, 0x01	; 1
    22ca:	10 93 be 02 	sts	0x02BE, r17
  _SetupRFM22ToEavesdropOnFHT8V();
    22ce:	0e 94 4e 11 	call	0x229c	; 0x229c <_SetupRFM22ToEavesdropOnFHT8V()>
#if 0 && defined(DEBUG)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("RX start");
#endif
  return(!wasEavesdropping);
    22d2:	80 2f       	mov	r24, r16
    22d4:	81 27       	eor	r24, r17
    22d6:	f3 cf       	rjmp	.-26     	; 0x22be <SetupToEavesdropOnFHT8V(bool)+0x12>

000022d8 <readOneBit(decode_state_t*)>:
  } decode_state_t;

// Decode bit pattern 1100 as 0, 111000 as 1.
// Returns 1 or 0 for the bit decoded, else marks the state as failed.
// Reads two bits at a time, MSB to LSB, advancing the byte pointer if necessary.
static uint8_t readOneBit(decode_state_t *const state)
    22d8:	cf 93       	push	r28
    22da:	df 93       	push	r29
    22dc:	ec 01       	movw	r28, r24
  {
  if(state->bitStream > state->lastByte) { state->failed = true; } // Stop if off the buffer end.
    22de:	28 81       	ld	r18, Y
    22e0:	39 81       	ldd	r19, Y+1	; 0x01
    22e2:	8a 81       	ldd	r24, Y+2	; 0x02
    22e4:	9b 81       	ldd	r25, Y+3	; 0x03
    22e6:	82 17       	cp	r24, r18
    22e8:	93 07       	cpc	r25, r19
    22ea:	10 f4       	brcc	.+4      	; 0x22f0 <readOneBit(decode_state_t*)+0x18>
    22ec:	81 e0       	ldi	r24, 0x01	; 1
    22ee:	8d 83       	std	Y+5, r24	; 0x05
  if(state->failed) { return(0); } // Refuse to do anything further once decoding has failed.
    22f0:	8d 81       	ldd	r24, Y+5	; 0x05
    22f2:	88 23       	and	r24, r24
    22f4:	09 f0       	breq	.+2      	; 0x22f8 <readOneBit(decode_state_t*)+0x20>
    22f6:	7e c0       	rjmp	.+252    	; 0x23f4 <readOneBit(decode_state_t*)+0x11c>

  if(0 == state->mask) { state->mask = 0xc0; } // Special treatment of 0 as equivalent to 0xc0 on entry.
    22f8:	8c 81       	ldd	r24, Y+4	; 0x04
    22fa:	88 23       	and	r24, r24
    22fc:	11 f4       	brne	.+4      	; 0x2302 <readOneBit(decode_state_t*)+0x2a>
    22fe:	80 ec       	ldi	r24, 0xC0	; 192
    2300:	8c 83       	std	Y+4, r24	; 0x04
#if defined(DEBUG)
  if((state->mask != 0xc0) && (state->mask != 0x30) && (state->mask != 0xc) && (state->mask != 3)) { panic(); }
    2302:	8c 81       	ldd	r24, Y+4	; 0x04
    2304:	80 3c       	cpi	r24, 0xC0	; 192
    2306:	41 f0       	breq	.+16     	; 0x2318 <readOneBit(decode_state_t*)+0x40>
    2308:	80 33       	cpi	r24, 0x30	; 48
    230a:	31 f0       	breq	.+12     	; 0x2318 <readOneBit(decode_state_t*)+0x40>
    230c:	8c 30       	cpi	r24, 0x0C	; 12
    230e:	21 f0       	breq	.+8      	; 0x2318 <readOneBit(decode_state_t*)+0x40>
    2310:	83 30       	cpi	r24, 0x03	; 3
    2312:	11 f0       	breq	.+4      	; 0x2318 <readOneBit(decode_state_t*)+0x40>
    2314:	0e 94 0d 30 	call	0x601a	; 0x601a <panic()>
#endif

  // First two bits read must be 11.
  if(state->mask != (state->mask & *(state->bitStream)))
    2318:	8c 81       	ldd	r24, Y+4	; 0x04
    231a:	28 2f       	mov	r18, r24
    231c:	30 e0       	ldi	r19, 0x00	; 0
    231e:	e8 81       	ld	r30, Y
    2320:	f9 81       	ldd	r31, Y+1	; 0x01
    2322:	80 81       	ld	r24, Z
    2324:	90 e0       	ldi	r25, 0x00	; 0
    2326:	82 23       	and	r24, r18
    2328:	93 23       	and	r25, r19
    232a:	28 17       	cp	r18, r24
    232c:	39 07       	cpc	r19, r25
    232e:	09 f0       	breq	.+2      	; 0x2332 <readOneBit(decode_state_t*)+0x5a>
    2330:	51 c0       	rjmp	.+162    	; 0x23d4 <readOneBit(decode_state_t*)+0xfc>
#endif
    state->failed = true; return(0);
    }

  // Advance the mask; if the mask becomes 0 (then 0xc0 again) then advance the byte pointer.
  if(0 == ((state->mask) >>= 2))
    2332:	c9 01       	movw	r24, r18
    2334:	95 95       	asr	r25
    2336:	87 95       	ror	r24
    2338:	95 95       	asr	r25
    233a:	87 95       	ror	r24
    233c:	8c 83       	std	Y+4, r24	; 0x04
    233e:	88 23       	and	r24, r24
    2340:	61 f4       	brne	.+24     	; 0x235a <readOneBit(decode_state_t*)+0x82>
    {
    state->mask = 0xc0;
    2342:	80 ec       	ldi	r24, 0xC0	; 192
    2344:	8c 83       	std	Y+4, r24	; 0x04
    // If end of stream is encountered this is an error since more bits need to be read.
    if(++(state->bitStream) > state->lastByte) { state->failed = true; return(0); }
    2346:	9f 01       	movw	r18, r30
    2348:	2f 5f       	subi	r18, 0xFF	; 255
    234a:	3f 4f       	sbci	r19, 0xFF	; 255
    234c:	39 83       	std	Y+1, r19	; 0x01
    234e:	28 83       	st	Y, r18
    2350:	8a 81       	ldd	r24, Y+2	; 0x02
    2352:	9b 81       	ldd	r25, Y+3	; 0x03
    2354:	82 17       	cp	r24, r18
    2356:	93 07       	cpc	r25, r19
    2358:	e8 f1       	brcs	.+122    	; 0x23d4 <readOneBit(decode_state_t*)+0xfc>
    }

  // Next two bits can be 00 to decode a zero,
  // or 10 (followed by 00) to decode a one.
  const uint8_t secondPair = (state->mask & *(state->bitStream));
    235a:	8c 81       	ldd	r24, Y+4	; 0x04
  switch(secondPair)
    235c:	e8 81       	ld	r30, Y
    235e:	f9 81       	ldd	r31, Y+1	; 0x01
    2360:	20 81       	ld	r18, Z
    2362:	28 23       	and	r18, r24
    2364:	28 30       	cpi	r18, 0x08	; 8
    2366:	c1 f0       	breq	.+48     	; 0x2398 <readOneBit(decode_state_t*)+0xc0>
    2368:	29 30       	cpi	r18, 0x09	; 9
    236a:	28 f4       	brcc	.+10     	; 0x2376 <readOneBit(decode_state_t*)+0x9e>
    236c:	22 23       	and	r18, r18
    236e:	41 f0       	breq	.+16     	; 0x2380 <readOneBit(decode_state_t*)+0xa8>
    2370:	22 30       	cpi	r18, 0x02	; 2
    2372:	81 f5       	brne	.+96     	; 0x23d4 <readOneBit(decode_state_t*)+0xfc>
    2374:	11 c0       	rjmp	.+34     	; 0x2398 <readOneBit(decode_state_t*)+0xc0>
    2376:	20 32       	cpi	r18, 0x20	; 32
    2378:	79 f0       	breq	.+30     	; 0x2398 <readOneBit(decode_state_t*)+0xc0>
    237a:	20 38       	cpi	r18, 0x80	; 128
    237c:	59 f5       	brne	.+86     	; 0x23d4 <readOneBit(decode_state_t*)+0xfc>
    237e:	0c c0       	rjmp	.+24     	; 0x2398 <readOneBit(decode_state_t*)+0xc0>
      {
#if 0 && defined(DEBUG)
      DEBUG_SERIAL_PRINTLN_FLASHSTRING("decoded 0");
#endif
      // Advance the mask; if the mask becomes 0 then advance the byte pointer.
      if(0 == ((state->mask) >>= 2)) { ++(state->bitStream); }
    2380:	90 e0       	ldi	r25, 0x00	; 0
    2382:	95 95       	asr	r25
    2384:	87 95       	ror	r24
    2386:	95 95       	asr	r25
    2388:	87 95       	ror	r24
    238a:	8c 83       	std	Y+4, r24	; 0x04
    238c:	88 23       	and	r24, r24
    238e:	91 f5       	brne	.+100    	; 0x23f4 <readOneBit(decode_state_t*)+0x11c>
    2390:	31 96       	adiw	r30, 0x01	; 1
    2392:	f9 83       	std	Y+1, r31	; 0x01
    2394:	e8 83       	st	Y, r30
    2396:	2f c0       	rjmp	.+94     	; 0x23f6 <readOneBit(decode_state_t*)+0x11e>
      state->failed = true; return(0);
      }
    }

  // Advance the mask; if the mask becomes 0 (then 0xc0 again) then advance the byte pointer.
  if(0 == ((state->mask) >>= 2))
    2398:	90 e0       	ldi	r25, 0x00	; 0
    239a:	95 95       	asr	r25
    239c:	87 95       	ror	r24
    239e:	95 95       	asr	r25
    23a0:	87 95       	ror	r24
    23a2:	8c 83       	std	Y+4, r24	; 0x04
    23a4:	88 23       	and	r24, r24
    23a6:	61 f4       	brne	.+24     	; 0x23c0 <readOneBit(decode_state_t*)+0xe8>
    {
    state->mask = 0xc0;
    23a8:	80 ec       	ldi	r24, 0xC0	; 192
    23aa:	8c 83       	std	Y+4, r24	; 0x04
    // If end of stream is encountered this is an error since more bits need to be read.
    if(++(state->bitStream) > state->lastByte) { state->failed = true; return(0); }
    23ac:	88 81       	ld	r24, Y
    23ae:	99 81       	ldd	r25, Y+1	; 0x01
    23b0:	01 96       	adiw	r24, 0x01	; 1
    23b2:	99 83       	std	Y+1, r25	; 0x01
    23b4:	88 83       	st	Y, r24
    23b6:	2a 81       	ldd	r18, Y+2	; 0x02
    23b8:	3b 81       	ldd	r19, Y+3	; 0x03
    23ba:	28 17       	cp	r18, r24
    23bc:	39 07       	cpc	r19, r25
    23be:	50 f0       	brcs	.+20     	; 0x23d4 <readOneBit(decode_state_t*)+0xfc>
    }

  // Third pair of bits must be 00.
  if(0 != (state->mask & *(state->bitStream)))
    23c0:	2c 81       	ldd	r18, Y+4	; 0x04
    23c2:	e8 81       	ld	r30, Y
    23c4:	f9 81       	ldd	r31, Y+1	; 0x01
    23c6:	80 81       	ld	r24, Z
    23c8:	90 e0       	ldi	r25, 0x00	; 0
    23ca:	30 e0       	ldi	r19, 0x00	; 0
    23cc:	82 23       	and	r24, r18
    23ce:	93 23       	and	r25, r19
    23d0:	89 2b       	or	r24, r25
    23d2:	19 f0       	breq	.+6      	; 0x23da <readOneBit(decode_state_t*)+0x102>
     {
#if 0 && defined(DEBUG)
    DEBUG_SERIAL_PRINTLN_FLASHSTRING("trailing 00 corrupt");
#endif
    state->failed = true; return(0);
    23d4:	81 e0       	ldi	r24, 0x01	; 1
    23d6:	8d 83       	std	Y+5, r24	; 0x05
    23d8:	0d c0       	rjmp	.+26     	; 0x23f4 <readOneBit(decode_state_t*)+0x11c>
    }

  // Advance the mask; if the mask becomes 0 then advance the byte pointer.
  if(0 == ((state->mask) >>= 2)) { ++(state->bitStream); }
    23da:	c9 01       	movw	r24, r18
    23dc:	95 95       	asr	r25
    23de:	87 95       	ror	r24
    23e0:	95 95       	asr	r25
    23e2:	87 95       	ror	r24
    23e4:	8c 83       	std	Y+4, r24	; 0x04
    23e6:	88 23       	and	r24, r24
    23e8:	19 f4       	brne	.+6      	; 0x23f0 <readOneBit(decode_state_t*)+0x118>
    23ea:	31 96       	adiw	r30, 0x01	; 1
    23ec:	f9 83       	std	Y+1, r31	; 0x01
    23ee:	e8 83       	st	Y, r30
    23f0:	81 e0       	ldi	r24, 0x01	; 1
    23f2:	01 c0       	rjmp	.+2      	; 0x23f6 <readOneBit(decode_state_t*)+0x11e>
    23f4:	80 e0       	ldi	r24, 0x00	; 0
#if 0 && defined(DEBUG)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("decoded 1");
#endif
  return(1); // Decoded a 1.
  }
    23f6:	df 91       	pop	r29
    23f8:	cf 91       	pop	r28
    23fa:	08 95       	ret

000023fc <readOneByteWithParity(decode_state_t*)>:

// Decodes a series of encoded bits plus parity (and checks the parity, failing if wrong).
// Returns the byte decoded, else marks the state as failed.
static uint8_t readOneByteWithParity(decode_state_t *const state)
    23fc:	ef 92       	push	r14
    23fe:	ff 92       	push	r15
    2400:	0f 93       	push	r16
    2402:	1f 93       	push	r17
    2404:	cf 93       	push	r28
    2406:	df 93       	push	r29
    2408:	7c 01       	movw	r14, r24
  {
  if(state->failed) { return(0); } // Refuse to do anything further once decoding has failed.
    240a:	fc 01       	movw	r30, r24
    240c:	85 81       	ldd	r24, Z+5	; 0x05
    240e:	88 23       	and	r24, r24
    2410:	11 f0       	breq	.+4      	; 0x2416 <readOneByteWithParity(decode_state_t*)+0x1a>
    2412:	10 e0       	ldi	r17, 0x00	; 0
    2414:	1b c0       	rjmp	.+54     	; 0x244c <readOneByteWithParity(decode_state_t*)+0x50>

  // Read first bit specially...
  const uint8_t b7 = readOneBit(state);
    2416:	c7 01       	movw	r24, r14
    2418:	0e 94 6c 11 	call	0x22d8	; 0x22d8 <readOneBit(decode_state_t*)>
    241c:	18 2f       	mov	r17, r24
    241e:	08 2f       	mov	r16, r24
    2420:	c7 e0       	ldi	r28, 0x07	; 7
    2422:	d0 e0       	ldi	r29, 0x00	; 0
    2424:	06 c0       	rjmp	.+12     	; 0x2432 <readOneByteWithParity(decode_state_t*)+0x36>
  uint8_t result = b7;
  uint8_t parity = b7;
  // Then remaining 7 bits...
  for(int i = 7; --i >= 0; )
    {
    const uint8_t bit = readOneBit(state);
    2426:	c7 01       	movw	r24, r14
    2428:	0e 94 6c 11 	call	0x22d8	; 0x22d8 <readOneBit(decode_state_t*)>
    parity ^= bit;
    242c:	08 27       	eor	r16, r24
    result = (result << 1) | bit;
    242e:	11 0f       	add	r17, r17
    2430:	18 2b       	or	r17, r24
  // Read first bit specially...
  const uint8_t b7 = readOneBit(state);
  uint8_t result = b7;
  uint8_t parity = b7;
  // Then remaining 7 bits...
  for(int i = 7; --i >= 0; )
    2432:	21 97       	sbiw	r28, 0x01	; 1
    2434:	ff ef       	ldi	r31, 0xFF	; 255
    2436:	cf 3f       	cpi	r28, 0xFF	; 255
    2438:	df 07       	cpc	r29, r31
    243a:	a9 f7       	brne	.-22     	; 0x2426 <readOneByteWithParity(decode_state_t*)+0x2a>
    const uint8_t bit = readOneBit(state);
    parity ^= bit;
    result = (result << 1) | bit;
    }
  // Then get parity bit and check.
  if(parity != readOneBit(state))
    243c:	c7 01       	movw	r24, r14
    243e:	0e 94 6c 11 	call	0x22d8	; 0x22d8 <readOneBit(decode_state_t*)>
    2442:	08 17       	cp	r16, r24
    2444:	19 f0       	breq	.+6      	; 0x244c <readOneByteWithParity(decode_state_t*)+0x50>
    {
#if 0 && defined(DEBUG)
    DEBUG_SERIAL_PRINTLN_FLASHSTRING("bad parity");
#endif
    state->failed = true;
    2446:	81 e0       	ldi	r24, 0x01	; 1
    2448:	f7 01       	movw	r30, r14
    244a:	85 83       	std	Z+5, r24	; 0x05
    }
  return(result);
  }
    244c:	81 2f       	mov	r24, r17
    244e:	df 91       	pop	r29
    2450:	cf 91       	pop	r28
    2452:	1f 91       	pop	r17
    2454:	0f 91       	pop	r16
    2456:	ff 90       	pop	r15
    2458:	ef 90       	pop	r14
    245a:	08 95       	ret

0000245c <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)>:

// Decode raw bitstream into non-null command structure passed in; returns true if successful.
// Will return true if OK, else false if anything obviously invalid is detected such as failing parity or checksum.
// Finds and discards leading encoded 1 and trailing 0.
// Returns NULL on failure, else pointer to next full byte after last decoded.
uint8_t const *FHT8VDecodeBitStream(uint8_t const *bitStream, uint8_t const *lastByte, fht8v_msg_t *command)
    245c:	df 92       	push	r13
    245e:	ef 92       	push	r14
    2460:	ff 92       	push	r15
    2462:	0f 93       	push	r16
    2464:	1f 93       	push	r17
    2466:	df 93       	push	r29
    2468:	cf 93       	push	r28
    246a:	00 d0       	rcall	.+0      	; 0x246c <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0x10>
    246c:	00 d0       	rcall	.+0      	; 0x246e <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0x12>
    246e:	00 d0       	rcall	.+0      	; 0x2470 <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0x14>
    2470:	cd b7       	in	r28, 0x3d	; 61
    2472:	de b7       	in	r29, 0x3e	; 62
    2474:	8a 01       	movw	r16, r20
  {
  decode_state_t state;
  state.bitStream = bitStream;
    2476:	9a 83       	std	Y+2, r25	; 0x02
    2478:	89 83       	std	Y+1, r24	; 0x01
  state.lastByte = lastByte;
    247a:	7c 83       	std	Y+4, r23	; 0x04
    247c:	6b 83       	std	Y+3, r22	; 0x03
  state.mask = 0;
    247e:	1d 82       	std	Y+5, r1	; 0x05
  state.failed = false;
    2480:	1e 82       	std	Y+6, r1	; 0x06
      }
  DEBUG_SERIAL_PRINTLN();
#endif

  // Find and absorb the leading encoded '1', else quit if not found by end of stream.
  while(0 == readOneBit(&state)) { if(state.failed) { return(NULL); } }
    2482:	7e 01       	movw	r14, r28
    2484:	08 94       	sec
    2486:	e1 1c       	adc	r14, r1
    2488:	f1 1c       	adc	r15, r1
    248a:	03 c0       	rjmp	.+6      	; 0x2492 <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0x36>
    248c:	8e 81       	ldd	r24, Y+6	; 0x06
    248e:	88 23       	and	r24, r24
    2490:	e9 f5       	brne	.+122    	; 0x250c <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0xb0>
    2492:	c7 01       	movw	r24, r14
    2494:	0e 94 6c 11 	call	0x22d8	; 0x22d8 <readOneBit(decode_state_t*)>
    2498:	88 23       	and	r24, r24
    249a:	c1 f3       	breq	.-16     	; 0x248c <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0x30>
#if 0 && defined(DEBUG)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("Read leading 1");
#endif

  command->hc1 = readOneByteWithParity(&state);
    249c:	c7 01       	movw	r24, r14
    249e:	0e 94 fe 11 	call	0x23fc	; 0x23fc <readOneByteWithParity(decode_state_t*)>
    24a2:	f8 01       	movw	r30, r16
    24a4:	80 83       	st	Z, r24
  command->hc2 = readOneByteWithParity(&state);
    24a6:	c7 01       	movw	r24, r14
    24a8:	0e 94 fe 11 	call	0x23fc	; 0x23fc <readOneByteWithParity(decode_state_t*)>
    24ac:	f8 01       	movw	r30, r16
    24ae:	81 83       	std	Z+1, r24	; 0x01
#ifdef FHT8V_ADR_USED
  command->address = readOneByteWithParity(&state);
#else
  const uint8_t address = readOneByteWithParity(&state);
    24b0:	c7 01       	movw	r24, r14
    24b2:	0e 94 fe 11 	call	0x23fc	; 0x23fc <readOneByteWithParity(decode_state_t*)>
    24b6:	d8 2e       	mov	r13, r24
#endif
  command->command = readOneByteWithParity(&state);
    24b8:	c7 01       	movw	r24, r14
    24ba:	0e 94 fe 11 	call	0x23fc	; 0x23fc <readOneByteWithParity(decode_state_t*)>
    24be:	f8 01       	movw	r30, r16
    24c0:	82 83       	std	Z+2, r24	; 0x02
  command->extension = readOneByteWithParity(&state);
    24c2:	c7 01       	movw	r24, r14
    24c4:	0e 94 fe 11 	call	0x23fc	; 0x23fc <readOneByteWithParity(decode_state_t*)>
    24c8:	f8 01       	movw	r30, r16
    24ca:	83 83       	std	Z+3, r24	; 0x03
  const uint8_t checksumRead = readOneByteWithParity(&state);
    24cc:	c7 01       	movw	r24, r14
    24ce:	0e 94 fe 11 	call	0x23fc	; 0x23fc <readOneByteWithParity(decode_state_t*)>
    24d2:	28 2f       	mov	r18, r24
  if(state.failed)
    24d4:	8e 81       	ldd	r24, Y+6	; 0x06
    24d6:	88 23       	and	r24, r24
    24d8:	c9 f4       	brne	.+50     	; 0x250c <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0xb0>
#ifdef FHT8V_ADR_USED
  const uint8_t checksum = 0xc + command->hc1 + command->hc2 + command->address + command->command + command->extension;
#else
  const uint8_t checksum = 0xc + command->hc1 + command->hc2 + address + command->command + command->extension;
#endif
  if(checksum != checksumRead)
    24da:	f8 01       	movw	r30, r16
    24dc:	80 81       	ld	r24, Z
    24de:	91 81       	ldd	r25, Z+1	; 0x01
    24e0:	89 0f       	add	r24, r25
    24e2:	84 5f       	subi	r24, 0xF4	; 244
    24e4:	92 81       	ldd	r25, Z+2	; 0x02
    24e6:	89 0f       	add	r24, r25
    24e8:	93 81       	ldd	r25, Z+3	; 0x03
    24ea:	89 0f       	add	r24, r25
    24ec:	8d 0d       	add	r24, r13
    24ee:	82 17       	cp	r24, r18
    24f0:	69 f4       	brne	.+26     	; 0x250c <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0xb0>
    DEBUG_SERIAL_PRINTLN_FLASHSTRING("Checksum OK");
    }
#endif

  // Check the trailing encoded '0'.
  if(0 != readOneBit(&state))
    24f2:	c7 01       	movw	r24, r14
    24f4:	0e 94 6c 11 	call	0x22d8	; 0x22d8 <readOneBit(decode_state_t*)>
    24f8:	88 23       	and	r24, r24
    24fa:	41 f4       	brne	.+16     	; 0x250c <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0xb0>
#if 0 && defined(DEBUG)
    DEBUG_SERIAL_PRINTLN_FLASHSTRING("Read of trailing 0 failed");
#endif
    state.failed = true; return(NULL);
    }
  if(state.failed) { return(NULL); }
    24fc:	8e 81       	ldd	r24, Y+6	; 0x06
    24fe:	88 23       	and	r24, r24
    2500:	29 f4       	brne	.+10     	; 0x250c <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0xb0>
#if 0 && defined(DEBUG)
    DEBUG_SERIAL_PRINTLN_FLASHSTRING("Read entire message");
#endif
  // Return pointer to where any trailing data may be
  // in next byte beyond end of FHT8V frame.
  return(state.bitStream + 1);
    2502:	29 81       	ldd	r18, Y+1	; 0x01
    2504:	3a 81       	ldd	r19, Y+2	; 0x02
    2506:	2f 5f       	subi	r18, 0xFF	; 255
    2508:	3f 4f       	sbci	r19, 0xFF	; 255
    250a:	02 c0       	rjmp	.+4      	; 0x2510 <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)+0xb4>
    250c:	20 e0       	ldi	r18, 0x00	; 0
    250e:	30 e0       	ldi	r19, 0x00	; 0
  }
    2510:	c9 01       	movw	r24, r18
    2512:	26 96       	adiw	r28, 0x06	; 6
    2514:	0f b6       	in	r0, 0x3f	; 63
    2516:	f8 94       	cli
    2518:	de bf       	out	0x3e, r29	; 62
    251a:	0f be       	out	0x3f, r0	; 63
    251c:	cd bf       	out	0x3d, r28	; 61
    251e:	cf 91       	pop	r28
    2520:	df 91       	pop	r29
    2522:	1f 91       	pop	r17
    2524:	0f 91       	pop	r16
    2526:	ff 90       	pop	r15
    2528:	ef 90       	pop	r14
    252a:	df 90       	pop	r13
    252c:	08 95       	ret

0000252e <FHT8VCallForHeatPoll()>:
    DEBUG_SERIAL_PRINTLN();
  }
#else
#define debugReportRSSI(id)
#endif
bool FHT8VCallForHeatPoll()
    252e:	ef 92       	push	r14
    2530:	ff 92       	push	r15
    2532:	0f 93       	push	r16
    2534:	1f 93       	push	r17
    2536:	df 93       	push	r29
    2538:	cf 93       	push	r28
    253a:	cd b7       	in	r28, 0x3d	; 61
    253c:	de b7       	in	r29, 0x3e	; 62
    253e:	2b 97       	sbiw	r28, 0x0b	; 11
    2540:	0f b6       	in	r0, 0x3f	; 63
    2542:	f8 94       	cli
    2544:	de bf       	out	0x3e, r29	; 62
    2546:	0f be       	out	0x3f, r0	; 63
    2548:	cd bf       	out	0x3d, r28	; 61
  {
  // Do nothing unless already in eavesdropping mode.
  if(!eavesdropping) { return(false); }
    254a:	80 91 be 02 	lds	r24, 0x02BE
    254e:	88 23       	and	r24, r24
    2550:	09 f4       	brne	.+2      	; 0x2554 <FHT8VCallForHeatPoll()+0x26>
    2552:	f0 c0       	rjmp	.+480    	; 0x2734 <FHT8VCallForHeatPoll()+0x206>
//  if(FHT8VCallForHeatHeard()) { return(false); }
//#endif

#if defined(PIN_RFM_NIRQ)
  // If nIRQ line is available then abort if it is not active (and thus spare the SPI bus).
  if(fastDigitalRead(PIN_RFM_NIRQ) != LOW) { return(false); }
    2554:	19 99       	sbic	0x03, 1	; 3
    2556:	ee c0       	rjmp	.+476    	; 0x2734 <FHT8VCallForHeatPoll()+0x206>
#if 0 && defined(DEBUG)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("RX IRQ");
#endif
#endif

  const uint16_t status = RFM22ReadStatusBoth(); // reg1:reg2, on V0.08 PICAXE tempB2:SPI_DATAB.
    2558:	0e 94 b2 23 	call	0x4764	; 0x4764 <RFM22ReadStatusBoth()>
    255c:	8c 01       	movw	r16, r24

  if(status & 0x1000) // Received frame.
    255e:	94 ff       	sbrs	r25, 4
    2560:	d3 c0       	rjmp	.+422    	; 0x2708 <FHT8VCallForHeatPoll()+0x1da>
    debugReportRSSI(1);
#endif
// Ensure that data from a previous frame is not trivially re-read by clearing the buffer explicitly.
//    for(uint8_t *p = FHT8VRXHubArea + FHT8V_200US_BIT_STREAM_FRAME_BUF_SIZE; --p >= FHT8VRXHubArea; )
//      { *p = 0; }
    memset(FHT8VRXHubArea, 0xff, sizeof(FHT8VRXHubArea));
    2562:	8f eb       	ldi	r24, 0xBF	; 191
    2564:	92 e0       	ldi	r25, 0x02	; 2
    2566:	6f ef       	ldi	r22, 0xFF	; 255
    2568:	70 e0       	ldi	r23, 0x00	; 0
    256a:	4e e3       	ldi	r20, 0x3E	; 62
    256c:	50 e0       	ldi	r21, 0x00	; 0
    256e:	0e 94 e0 02 	call	0x5c0	; 0x5c0 <memset>
    // Attempt to read the entire frame.
    RFM22RXFIFO(FHT8VRXHubArea, sizeof(FHT8VRXHubArea));
    2572:	8f eb       	ldi	r24, 0xBF	; 191
    2574:	92 e0       	ldi	r25, 0x02	; 2
    2576:	6e e3       	ldi	r22, 0x3E	; 62
    2578:	0e 94 ee 21 	call	0x43dc	; 0x43dc <RFM22RXFIFO(unsigned char*, unsigned char)>
    257c:	20 e0       	ldi	r18, 0x00	; 0
    257e:	30 e0       	ldi	r19, 0x00	; 0
    2580:	82 2f       	mov	r24, r18
    uint8_t pos; // Current byte position in RX buffer...
    // Validate FHT8V premable (zeros encoded as up to 6x 0xcc bytes), else abort/restart.
    // Insist on at least a couple of bytes of valid preamble being present.
    for(pos = 0; pos < 6; ++pos)
      {
      const uint8_t b = FHT8VRXHubArea[pos];
    2582:	f9 01       	movw	r30, r18
    2584:	e1 54       	subi	r30, 0x41	; 65
    2586:	fd 4f       	sbci	r31, 0xFD	; 253
    2588:	e0 81       	ld	r30, Z
      if(0xcc != b)
    258a:	ec 3c       	cpi	r30, 0xCC	; 204
    258c:	09 f4       	brne	.+2      	; 0x2590 <FHT8VCallForHeatPoll()+0x62>
    258e:	44 c0       	rjmp	.+136    	; 0x2618 <FHT8VCallForHeatPoll()+0xea>
        {
        if(MSG_JSON_LEADING_CHAR == b)
    2590:	eb 37       	cpi	r30, 0x7B	; 123
    2592:	a1 f4       	brne	.+40     	; 0x25bc <FHT8VCallForHeatPoll()+0x8e>
          {
          if(adjustJSONMsgForRXAndCheckCRC((char *)(FHT8VRXHubArea + pos), sizeof(FHT8VRXHubArea)-pos) > 0)
    2594:	02 2f       	mov	r16, r18
    2596:	10 e0       	ldi	r17, 0x00	; 0
    2598:	01 54       	subi	r16, 0x41	; 65
    259a:	1d 4f       	sbci	r17, 0xFD	; 253
    259c:	6e e3       	ldi	r22, 0x3E	; 62
    259e:	62 1b       	sub	r22, r18
    25a0:	c8 01       	movw	r24, r16
    25a2:	0e 94 9d 19 	call	0x333a	; 0x333a <adjustJSONMsgForRXAndCheckCRC(char*, unsigned char)>
    25a6:	18 16       	cp	r1, r24
    25a8:	2c f4       	brge	.+10     	; 0x25b4 <FHT8VCallForHeatPoll()+0x86>
            {
            recordJSONStats(false, (const char *)(FHT8VRXHubArea + pos));
    25aa:	80 e0       	ldi	r24, 0x00	; 0
    25ac:	b8 01       	movw	r22, r16
    25ae:	0e 94 d7 1a 	call	0x35ae	; 0x35ae <recordJSONStats(bool, char const*)>
    25b2:	a3 c0       	rjmp	.+326    	; 0x26fa <FHT8VCallForHeatPoll()+0x1cc>
// Useful to assess the noise enviromentment.
static volatile uint8_t lastRXerrno;

// Atomically returns and clears last (FHT8V) RX error code, or 0 if none.
// Set with such codes as FHT8VRXErr_GENERIC; never set to zero.
static void setLastRXErr(const uint8_t err) { ATOMIC_BLOCK (ATOMIC_RESTORESTATE) { lastRXerrno = err; } }
    25b4:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    25b6:	f8 94       	cli
    25b8:	85 e0       	ldi	r24, 0x05	; 5
    25ba:	b7 c0       	rjmp	.+366    	; 0x272a <FHT8VCallForHeatPoll()+0x1fc>
#endif
          setLastRXErr(FHT8VRXErr_BAD_RX_STATSFRAME);
          _SetupRFM22ToEavesdropOnFHT8V(); // Reset/restart RX.
          return(false); // Didn't look like valid JSON.
          }
        else if(MESSAGING_FULL_STATS_FLAGS_HEADER_MSBS == (b & MESSAGING_FULL_STATS_FLAGS_HEADER_MASK))
    25bc:	e0 7e       	andi	r30, 0xE0	; 224
    25be:	e0 36       	cpi	r30, 0x60	; 96
    25c0:	d1 f4       	brne	.+52     	; 0x25f6 <FHT8VCallForHeatPoll()+0xc8>
          {
          // May be binary stats frame, so attempt to decode...
          FullStatsMessageCore_t content;
          // (TODO: should reject non-secure messages when expecting secure ones...)
          const uint8_t *msg = decodeFullStatsMessageCore(FHT8VRXHubArea, sizeof(FHT8VRXHubArea)-pos, stTXalwaysAll, false, &content);
    25c2:	6e e3       	ldi	r22, 0x3E	; 62
    25c4:	62 1b       	sub	r22, r18
    25c6:	75 e0       	ldi	r23, 0x05	; 5
    25c8:	e7 2e       	mov	r14, r23
    25ca:	f1 2c       	mov	r15, r1
    25cc:	ec 0e       	add	r14, r28
    25ce:	fd 1e       	adc	r15, r29
    25d0:	8f eb       	ldi	r24, 0xBF	; 191
    25d2:	92 e0       	ldi	r25, 0x02	; 2
    25d4:	40 e0       	ldi	r20, 0x00	; 0
    25d6:	50 e0       	ldi	r21, 0x00	; 0
    25d8:	20 e0       	ldi	r18, 0x00	; 0
    25da:	87 01       	movw	r16, r14
    25dc:	0e 94 25 1b 	call	0x364a	; 0x364a <decodeFullStatsMessageCore(unsigned char const*, unsigned char, stats_TX_level, bool, FullStatsMessageCore*)>
          if(NULL != msg)
    25e0:	89 2b       	or	r24, r25
    25e2:	09 f4       	brne	.+2      	; 0x25e6 <FHT8VCallForHeatPoll()+0xb8>
    25e4:	a5 c0       	rjmp	.+330    	; 0x2730 <FHT8VCallForHeatPoll()+0x202>
             {
             if(content.containsID)
    25e6:	8d 81       	ldd	r24, Y+5	; 0x05
    25e8:	80 ff       	sbrs	r24, 0
    25ea:	87 c0       	rjmp	.+270    	; 0x26fa <FHT8VCallForHeatPoll()+0x1cc>
               DEBUG_SERIAL_PRINTFMT(content.id0, HEX);
               DEBUG_SERIAL_PRINT(' ');
               DEBUG_SERIAL_PRINTFMT(content.id1, HEX);
               DEBUG_SERIAL_PRINTLN();
#endif
               recordCoreStats(false, &content);
    25ec:	80 e0       	ldi	r24, 0x00	; 0
    25ee:	b7 01       	movw	r22, r14
    25f0:	0e 94 a7 1a 	call	0x354e	; 0x354e <recordCoreStats(bool, FullStatsMessageCore const*)>
    25f4:	82 c0       	rjmp	.+260    	; 0x26fa <FHT8VCallForHeatPoll()+0x1cc>

          _SetupRFM22ToEavesdropOnFHT8V(); // Reset/restart RX.
          return(false); // Nothing valid received.
          }

        if(pos < 2)
    25f6:	22 30       	cpi	r18, 0x02	; 2
    25f8:	b0 f4       	brcc	.+44     	; 0x2626 <FHT8VCallForHeatPoll()+0xf8>
// Useful to assess the noise enviromentment.
static volatile uint8_t lastRXerrno;

// Atomically returns and clears last (FHT8V) RX error code, or 0 if none.
// Set with such codes as FHT8VRXErr_GENERIC; never set to zero.
static void setLastRXErr(const uint8_t err) { ATOMIC_BLOCK (ATOMIC_RESTORESTATE) { lastRXerrno = err; } }
    25fa:	9f b7       	in	r25, 0x3f	; 63
    25fc:	f8 94       	cli
    25fe:	82 e0       	ldi	r24, 0x02	; 2
    2600:	80 93 bd 02 	sts	0x02BD, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    2604:	9f bf       	out	0x3f, r25	; 63
            DEBUG_SERIAL_PRINT_FLASHSTRING(" 0x");
            DEBUG_SERIAL_PRINTFMT(FHT8VRXHubArea[p], HEX);
            }
          DEBUG_SERIAL_PRINTLN();
#endif
          seedRNG8(FHT8VRXHubArea[pos], FHT8VRXHubArea[pos+2], FHT8VRXHubArea[pos+5]); // Attempt to gather some entropy from RX noise. (TODO-302).
    2606:	f9 01       	movw	r30, r18
    2608:	e1 54       	subi	r30, 0x41	; 65
    260a:	fd 4f       	sbci	r31, 0xFD	; 253
    260c:	80 81       	ld	r24, Z
    260e:	62 81       	ldd	r22, Z+2	; 0x02
    2610:	45 81       	ldd	r20, Z+5	; 0x05
    2612:	0e 94 2e 21 	call	0x425c	; 0x425c <seedRNG8(unsigned char, unsigned char, unsigned char)>
    2616:	8c c0       	rjmp	.+280    	; 0x2730 <FHT8VCallForHeatPoll()+0x202>
          _SetupRFM22ToEavesdropOnFHT8V(); // Reset/restart RX.
          return(false);
    2618:	8f 5f       	subi	r24, 0xFF	; 255
    261a:	2f 5f       	subi	r18, 0xFF	; 255
    261c:	3f 4f       	sbci	r19, 0xFF	; 255
    // Attempt to read the entire frame.
    RFM22RXFIFO(FHT8VRXHubArea, sizeof(FHT8VRXHubArea));
    uint8_t pos; // Current byte position in RX buffer...
    // Validate FHT8V premable (zeros encoded as up to 6x 0xcc bytes), else abort/restart.
    // Insist on at least a couple of bytes of valid preamble being present.
    for(pos = 0; pos < 6; ++pos)
    261e:	26 30       	cpi	r18, 0x06	; 6
    2620:	31 05       	cpc	r19, r1
    2622:	09 f0       	breq	.+2      	; 0x2626 <FHT8VCallForHeatPoll()+0xf8>
    2624:	ad cf       	rjmp	.-166    	; 0x2580 <FHT8VCallForHeatPoll()+0x52>
        break; // If enough preamble has been seen, move on to the body.
        }
      }
    fht8v_msg_t command;
    uint8_t const *lastByte = FHT8VRXHubArea + FHT8V_200US_BIT_STREAM_FRAME_BUF_SIZE - 1;
    uint8_t const *trailer = FHT8VDecodeBitStream(FHT8VRXHubArea + pos, lastByte, &command);
    2626:	90 e0       	ldi	r25, 0x00	; 0
    2628:	0a ef       	ldi	r16, 0xFA	; 250
    262a:	12 e0       	ldi	r17, 0x02	; 2
    262c:	81 54       	subi	r24, 0x41	; 65
    262e:	9d 4f       	sbci	r25, 0xFD	; 253
    2630:	b8 01       	movw	r22, r16
    2632:	ae 01       	movw	r20, r28
    2634:	4f 5f       	subi	r20, 0xFF	; 255
    2636:	5f 4f       	sbci	r21, 0xFF	; 255
    2638:	0e 94 2e 12 	call	0x245c	; 0x245c <FHT8VDecodeBitStream(unsigned char const*, unsigned char const*, fht8v_msg_t*)>
    263c:	fc 01       	movw	r30, r24
    if(NULL != trailer)
    263e:	00 97       	sbiw	r24, 0x00	; 0
    2640:	09 f4       	brne	.+2      	; 0x2644 <FHT8VCallForHeatPoll()+0x116>
    2642:	5e c0       	rjmp	.+188    	; 0x2700 <FHT8VCallForHeatPoll()+0x1d2>

#if defined(ALLOW_STATS_RX) // Only look for the trailer if supported.
      // If whole FHT8V frame was OK then check if there is a valid stats trailer.

      // Check for 'core' stats trailer.
      if((trailer + FullStatsMessageCore_MAX_BYTES_ON_WIRE <= lastByte) && // Enough space for minimum-stats trailer.
    2644:	08 96       	adiw	r24, 0x08	; 8
    2646:	08 17       	cp	r16, r24
    2648:	19 07       	cpc	r17, r25
    264a:	48 f1       	brcs	.+82     	; 0x269e <FHT8VCallForHeatPoll()+0x170>
    264c:	80 81       	ld	r24, Z
    264e:	80 7e       	andi	r24, 0xE0	; 224
    2650:	80 36       	cpi	r24, 0x60	; 96
    2652:	29 f5       	brne	.+74     	; 0x269e <FHT8VCallForHeatPoll()+0x170>
         (MESSAGING_FULL_STATS_FLAGS_HEADER_MSBS == (trailer[0] & MESSAGING_FULL_STATS_FLAGS_HEADER_MASK)))
        {
        FullStatsMessageCore_t content;
        const uint8_t *tail = decodeFullStatsMessageCore(trailer, lastByte - trailer, stTXalwaysAll, false, &content);
    2654:	60 2f       	mov	r22, r16
    2656:	6e 1b       	sub	r22, r30
    2658:	cf 01       	movw	r24, r30
    265a:	40 e0       	ldi	r20, 0x00	; 0
    265c:	50 e0       	ldi	r21, 0x00	; 0
    265e:	20 e0       	ldi	r18, 0x00	; 0
    2660:	8e 01       	movw	r16, r28
    2662:	0b 5f       	subi	r16, 0xFB	; 251
    2664:	1f 4f       	sbci	r17, 0xFF	; 255
    2666:	0e 94 25 1b 	call	0x364a	; 0x364a <decodeFullStatsMessageCore(unsigned char const*, unsigned char, stats_TX_level, bool, FullStatsMessageCore*)>
        if(NULL != tail)
    266a:	89 2b       	or	r24, r25
    266c:	c1 f0       	breq	.+48     	; 0x269e <FHT8VCallForHeatPoll()+0x170>
          // Received trailing stats frame!

          // If ID is present then make sure it matches that implied by the FHT8V frame (else reject this trailer)
          // else file it in from the FHT8C frame.
          bool allGood = true;
          if(content.containsID)
    266e:	9d 81       	ldd	r25, Y+5	; 0x05
    2670:	29 81       	ldd	r18, Y+1	; 0x01
    2672:	90 ff       	sbrs	r25, 0
    2674:	08 c0       	rjmp	.+16     	; 0x2686 <FHT8VCallForHeatPoll()+0x158>
            {
            if((content.id0 != command.hc1) || (content.id1 != command.hc2))
    2676:	8e 81       	ldd	r24, Y+6	; 0x06
    2678:	82 17       	cp	r24, r18
    267a:	59 f4       	brne	.+22     	; 0x2692 <FHT8VCallForHeatPoll()+0x164>
    267c:	9f 81       	ldd	r25, Y+7	; 0x07
    267e:	8a 81       	ldd	r24, Y+2	; 0x02
    2680:	98 17       	cp	r25, r24
    2682:	39 f4       	brne	.+14     	; 0x2692 <FHT8VCallForHeatPoll()+0x164>
    2684:	65 c0       	rjmp	.+202    	; 0x2750 <FHT8VCallForHeatPoll()+0x222>
              { allGood = false; }
            }
          else
            {
            content.id0 = command.hc1;
    2686:	2e 83       	std	Y+6, r18	; 0x06
            content.id1 = command.hc2;
    2688:	8a 81       	ldd	r24, Y+2	; 0x02
    268a:	8f 83       	std	Y+7, r24	; 0x07
            content.containsID = true;
    268c:	91 60       	ori	r25, 0x01	; 1
    268e:	9d 83       	std	Y+5, r25	; 0x05
    2690:	5f c0       	rjmp	.+190    	; 0x2750 <FHT8VCallForHeatPoll()+0x222>
// Useful to assess the noise enviromentment.
static volatile uint8_t lastRXerrno;

// Atomically returns and clears last (FHT8V) RX error code, or 0 if none.
// Set with such codes as FHT8VRXErr_GENERIC; never set to zero.
static void setLastRXErr(const uint8_t err) { ATOMIC_BLOCK (ATOMIC_RESTORESTATE) { lastRXerrno = err; } }
    2692:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    2694:	f8 94       	cli
    2696:	84 e0       	ldi	r24, 0x04	; 4
    2698:	80 93 bd 02 	sts	0x02BD, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    269c:	9f bf       	out	0x3f, r25	; 63
#endif

      // Potentially accept as call for heat only if command is 0x26 (38)
      // and the valve is open enough for some water flow to be likely
      // and the housecode is accepted.
      if(0x26 == command.command)
    269e:	8b 81       	ldd	r24, Y+3	; 0x03
    26a0:	86 32       	cpi	r24, 0x26	; 38
    26a2:	59 f5       	brne	.+86     	; 0x26fa <FHT8VCallForHeatPoll()+0x1cc>
        {
        // Initial fix for TODO-520: Bad comparison screening incoming calls for heat at boiler hub.
        const uint8_t mvro = NominalRadValve.getMinValvePcReallyOpen();
    26a4:	0e 94 5a 04 	call	0x8b4	; 0x8b4 <ModelledRadValve::getMinValvePcReallyOpen()>
        if((command.extension > (mvro << 1)) && // Quick approximation as filter with some false positives.
    26a8:	9c 81       	ldd	r25, Y+4	; 0x04
    26aa:	e9 2f       	mov	r30, r25
    26ac:	f0 e0       	ldi	r31, 0x00	; 0
    26ae:	28 2f       	mov	r18, r24
    26b0:	30 e0       	ldi	r19, 0x00	; 0
    26b2:	c9 01       	movw	r24, r18
    26b4:	88 0f       	add	r24, r24
    26b6:	99 1f       	adc	r25, r25
    26b8:	8e 17       	cp	r24, r30
    26ba:	9f 07       	cpc	r25, r31
    26bc:	f4 f4       	brge	.+60     	; 0x26fa <FHT8VCallForHeatPoll()+0x1cc>
    26be:	8f ef       	ldi	r24, 0xFF	; 255
    26c0:	90 e0       	ldi	r25, 0x00	; 0
    26c2:	ac 01       	movw	r20, r24
    26c4:	24 9f       	mul	r18, r20
    26c6:	c0 01       	movw	r24, r0
    26c8:	25 9f       	mul	r18, r21
    26ca:	90 0d       	add	r25, r0
    26cc:	34 9f       	mul	r19, r20
    26ce:	90 0d       	add	r25, r0
    26d0:	11 24       	eor	r1, r1
    26d2:	64 e6       	ldi	r22, 0x64	; 100
    26d4:	70 e0       	ldi	r23, 0x00	; 0
    26d6:	0e 94 7c 3d 	call	0x7af8	; 0x7af8 <__divmodhi4>
    26da:	e6 17       	cp	r30, r22
    26dc:	f7 07       	cpc	r31, r23
    26de:	6c f0       	brlt	.+26     	; 0x26fa <FHT8VCallForHeatPoll()+0x1cc>
           (command.extension >= ((255 * (int)mvro) / 100)) && // More accurate test, but slow.
           (FHT8VHubAcceptedHouseCode(command.hc1, command.hc2))) // Accept if house code not filtered out.
          {
          const uint16_t compoundHC = (command.hc1 << 8) | command.hc2;
    26e0:	99 81       	ldd	r25, Y+1	; 0x01
    26e2:	80 e0       	ldi	r24, 0x00	; 0
    26e4:	2a 81       	ldd	r18, Y+2	; 0x02
    26e6:	30 e0       	ldi	r19, 0x00	; 0
    26e8:	82 2b       	or	r24, r18
    26ea:	93 2b       	or	r25, r19
          ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    26ec:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    26ee:	f8 94       	cli
            { lastCallForHeatHC = compoundHC; } // Update atomically.
    26f0:	90 93 36 01 	sts	0x0136, r25
    26f4:	80 93 35 01 	sts	0x0135, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    26f8:	2f bf       	out	0x3f, r18	; 63
//#if defined(SAVE_RX_ENERGY)
//          StopEavesdropOnFHT8V(); // Need not eavesdrop for a while.
//#endif
          }
        }
      _SetupRFM22ToEavesdropOnFHT8V(); // Reset/restart RX.
    26fa:	0e 94 4e 11 	call	0x229c	; 0x229c <_SetupRFM22ToEavesdropOnFHT8V()>
    26fe:	0e c0       	rjmp	.+28     	; 0x271c <FHT8VCallForHeatPoll()+0x1ee>
// Useful to assess the noise enviromentment.
static volatile uint8_t lastRXerrno;

// Atomically returns and clears last (FHT8V) RX error code, or 0 if none.
// Set with such codes as FHT8VRXErr_GENERIC; never set to zero.
static void setLastRXErr(const uint8_t err) { ATOMIC_BLOCK (ATOMIC_RESTORESTATE) { lastRXerrno = err; } }
    2700:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    2702:	f8 94       	cli
    2704:	83 e0       	ldi	r24, 0x03	; 3
    2706:	11 c0       	rjmp	.+34     	; 0x272a <FHT8VCallForHeatPoll()+0x1fc>

    // Ensure that RX is re-enabled to avoid missing anything.
    _SetupRFM22ToEavesdropOnFHT8V(); // Reset/restart RX.
    return(false); // Nothing valid received.
    }
  else if(status & 0x80) // Got sync from incoming FHT8V message.
    2708:	87 ff       	sbrs	r24, 7
    270a:	0a c0       	rjmp	.+20     	; 0x2720 <FHT8VCallForHeatPoll()+0x1f2>
    {
#if 0 && defined(DEBUG)
    debugReportRSSI(2);
#endif
    // Capture some entropy from RSSI and timing...
    const uint8_t rssi = RFM22RSSI();
    270c:	0e 94 9a 23 	call	0x4734	; 0x4734 <RFM22RSSI()>
    // TODO adjust output power down a little if RX very loud.
    addEntropyToPool(rssi ^ (uint8_t)(status ^ (status >> 8)), 1); // Maybe ~1 real bit of entropy.
    2710:	91 2f       	mov	r25, r17
    2712:	90 27       	eor	r25, r16
    2714:	89 27       	eor	r24, r25
    2716:	61 e0       	ldi	r22, 0x01	; 1
    2718:	0e 94 49 26 	call	0x4c92	; 0x4c92 <addEntropyToPool(unsigned char, unsigned char)>
    271c:	81 e0       	ldi	r24, 0x01	; 1
    271e:	0b c0       	rjmp	.+22     	; 0x2736 <FHT8VCallForHeatPoll()+0x208>
      }
#endif
//    syncSeen = true;
    return(true);
    }
  else if(status & 0x8000) // RX FIFO overflow/underflow: give up and restart...
    2720:	97 ff       	sbrs	r25, 7
    2722:	08 c0       	rjmp	.+16     	; 0x2734 <FHT8VCallForHeatPoll()+0x206>
// Useful to assess the noise enviromentment.
static volatile uint8_t lastRXerrno;

// Atomically returns and clears last (FHT8V) RX error code, or 0 if none.
// Set with such codes as FHT8VRXErr_GENERIC; never set to zero.
static void setLastRXErr(const uint8_t err) { ATOMIC_BLOCK (ATOMIC_RESTORESTATE) { lastRXerrno = err; } }
    2724:	9f b7       	in	r25, 0x3f	; 63
    2726:	f8 94       	cli
    2728:	81 e0       	ldi	r24, 0x01	; 1
    272a:	80 93 bd 02 	sts	0x02BD, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    272e:	9f bf       	out	0x3f, r25	; 63
#endif
    setLastRXErr(FHT8VRXErr_GENERIC);
#if 0 && defined(DEBUG)
    DEBUG_SERIAL_PRINTLN_FLASHSTRING("RX FIFO problem");
#endif
    _SetupRFM22ToEavesdropOnFHT8V(); // Reset/restart RX.
    2730:	0e 94 4e 11 	call	0x229c	; 0x229c <_SetupRFM22ToEavesdropOnFHT8V()>
    return(false);
    2734:	80 e0       	ldi	r24, 0x00	; 0
    }

  return(false);
  }
    2736:	2b 96       	adiw	r28, 0x0b	; 11
    2738:	0f b6       	in	r0, 0x3f	; 63
    273a:	f8 94       	cli
    273c:	de bf       	out	0x3e, r29	; 62
    273e:	0f be       	out	0x3f, r0	; 63
    2740:	cd bf       	out	0x3d, r28	; 61
    2742:	cf 91       	pop	r28
    2744:	df 91       	pop	r29
    2746:	1f 91       	pop	r17
    2748:	0f 91       	pop	r16
    274a:	ff 90       	pop	r15
    274c:	ef 90       	pop	r14
    274e:	08 95       	ret
            content.id1 = command.hc2;
            content.containsID = true;
            }

          // If frame looks good then capture it.
          if(allGood) { recordCoreStats(false, &content); }
    2750:	80 e0       	ldi	r24, 0x00	; 0
    2752:	be 01       	movw	r22, r28
    2754:	6b 5f       	subi	r22, 0xFB	; 251
    2756:	7f 4f       	sbci	r23, 0xFF	; 255
    2758:	0e 94 a7 1a 	call	0x354e	; 0x354e <recordCoreStats(bool, FullStatsMessageCore const*)>
    275c:	a0 cf       	rjmp	.-192    	; 0x269e <FHT8VCallForHeatPoll()+0x170>

0000275e <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)>:
//
// Returns immediately without transmitting if the command buffer starts with 0xff (ie is empty).
// (If doubleTX is true, sends the bitstream twice, with a short (~8ms) pause between transmissions, to help ensure reliable delivery.)
//
// Note: single transmission time is up to about 80ms (without extra trailers), double up to about 170ms.
static void FHT8VTXFHTQueueAndSendCmd(uint8_t *bptr, const bool doubleTX)
    275e:	0f 93       	push	r16
    2760:	1f 93       	push	r17
    2762:	cf 93       	push	r28
    2764:	df 93       	push	r29
    2766:	ec 01       	movw	r28, r24
    2768:	06 2f       	mov	r16, r22
  {
  if(((uint8_t)0xff) == *bptr) { return; }
    276a:	88 81       	ld	r24, Y
    276c:	8f 3f       	cpi	r24, 0xFF	; 255
    276e:	01 f1       	breq	.+64     	; 0x27b0 <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)+0x52>
#if 0 && defined(DEBUG)
  if(0 == *bptr) { DEBUG_SERIAL_PRINTLN_FLASHSTRING("FHT8V frame not initialised"); panic(); }
#endif

#if defined(ENABLE_BOILER_HUB)
  const bool hubMode = inHubMode();
    2770:	0e 94 f9 03 	call	0x7f2	; 0x7f2 <getMinBoilerOnMinutes()>
    2774:	18 2f       	mov	r17, r24
    2776:	88 23       	and	r24, r24
    2778:	19 f0       	breq	.+6      	; 0x2780 <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)+0x22>
    277a:	11 e0       	ldi	r17, 0x01	; 1
  // Do a final poll for any call for heat that just arrived before doing TX.
  if(hubMode) { FHT8VCallForHeatPoll(); }
    277c:	0e 94 97 12 	call	0x252e	; 0x252e <FHT8VCallForHeatPoll()>
  StopEavesdropOnFHT8V(); // Unconditional cleardown of eavesdrop.
    2780:	80 e0       	ldi	r24, 0x00	; 0
    2782:	0e 94 43 11 	call	0x2286	; 0x2286 <StopEavesdropOnFHT8V(bool)>
#endif

  RFM22QueueCmdToFF(bptr);
    2786:	ce 01       	movw	r24, r28
    2788:	0e 94 c8 22 	call	0x4590	; 0x4590 <RFM22QueueCmdToFF(unsigned char*)>
  RFM22TXFIFO(); // Send it!  Approx 1.6ms/byte and < 80ms max.
    278c:	0e 94 fb 22 	call	0x45f6	; 0x45f6 <RFM22TXFIFO()>

  if(doubleTX)
    2790:	00 23       	and	r16, r16
    2792:	31 f0       	breq	.+12     	; 0x27a0 <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)+0x42>
// This may be achieved in part by dynamically slowing the CPU clock if possible.
// Macro to allow some constant folding at compile time where the sleep-time argument is constant.
// Should be good for values up to at least 1000, ie 1 second.
// Assumes MIN_CPU_HZ >> 4000.
// TODO: break out to non-inlined routine where arg is not constant (__builtin_constant_p).
static void inline sleepLowPowerMs(const uint16_t ms) { sleepLowPowerLoopsMinCPUSpeed((((MIN_CPU_HZ * (ms)) + 2000) / 4000) - ((MIN_CPU_HZ>=12000)?2:((MIN_CPU_HZ>=8000)?1:0))); }
    2794:	8d e3       	ldi	r24, 0x3D	; 61
    2796:	90 e0       	ldi	r25, 0x00	; 0
    2798:	0e 94 f1 1c 	call	0x39e2	; 0x39e2 <sleepLowPowerLoopsMinCPUSpeed(unsigned int)>
    {
    // Should nominally pause about 8--9ms or similar before retransmission...
    sleepLowPowerMs(8);
    RFM22TXFIFO(); // Re-send it!
    279c:	0e 94 fb 22 	call	0x45f6	; 0x45f6 <RFM22TXFIFO()>
    }

#if defined(ENABLE_BOILER_HUB)
  if(hubMode)
    27a0:	11 23       	and	r17, r17
    27a2:	21 f0       	breq	.+8      	; 0x27ac <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)+0x4e>
    { SetupToEavesdropOnFHT8V(); } // Revert to hub listening...
    27a4:	80 e0       	ldi	r24, 0x00	; 0
    27a6:	0e 94 56 11 	call	0x22ac	; 0x22ac <SetupToEavesdropOnFHT8V(bool)>
    27aa:	02 c0       	rjmp	.+4      	; 0x27b0 <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)+0x52>
  else
#endif
    { RFM22ModeStandbyAndClearState(); } // Go to standby to conserve energy.
    27ac:	0e 94 d7 23 	call	0x47ae	; 0x47ae <RFM22ModeStandbyAndClearState()>
  //DEBUG_SERIAL_PRINTLN_FLASHSTRING("SC");
  }
    27b0:	df 91       	pop	r29
    27b2:	cf 91       	pop	r28
    27b4:	1f 91       	pop	r17
    27b6:	0f 91       	pop	r16
    27b8:	08 95       	ret

000027ba <valveSettingTX(bool)>:

// Send current (assumed valve-setting) command and adjust FHT8V_isValveOpen as appropriate.
// Only appropriate when the command is going to be heard by the FHT8V valve itself, not just the hub.
static void valveSettingTX(const bool allowDoubleTX)
    27ba:	1f 93       	push	r17
    27bc:	68 2f       	mov	r22, r24
  {
  // Transmit correct valve-setting command that should already be in the buffer...
  FHT8VTXFHTQueueAndSendCmd(FHT8VTXCommandArea, allowDoubleTX);
    27be:	81 e0       	ldi	r24, 0x01	; 1
    27c0:	93 e0       	ldi	r25, 0x03	; 3
    27c2:	0e 94 af 13 	call	0x275e	; 0x275e <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)>
    27c6:	10 91 31 02 	lds	r17, 0x0231

// Call just after TX of valve-setting command which is assumed to reflect current TRVPercentOpen state.
// This helps avoiding calling for heat from a central boiler until the valve is really open,
// eg to avoid excess load on (or energy wasting by) the circulation pump.
static void setFHT8V_isValveOpen()
  { FHT8V_isValveOpen = (NominalRadValve.get() >= NominalRadValve.getMinValvePcReallyOpen()); }
    27ca:	0e 94 5a 04 	call	0x8b4	; 0x8b4 <ModelledRadValve::getMinValvePcReallyOpen()>
    27ce:	10 92 3d 03 	sts	0x033D, r1
    27d2:	18 17       	cp	r17, r24
    27d4:	18 f0       	brcs	.+6      	; 0x27dc <valveSettingTX(bool)+0x22>
    27d6:	81 e0       	ldi	r24, 0x01	; 1
    27d8:	80 93 3d 03 	sts	0x033D, r24
  {
  // Transmit correct valve-setting command that should already be in the buffer...
  FHT8VTXFHTQueueAndSendCmd(FHT8VTXCommandArea, allowDoubleTX);
  // Indicate state that valve should now actually be in (or physically moving to)...
  setFHT8V_isValveOpen();
  }
    27dc:	1f 91       	pop	r17
    27de:	08 95       	ret

000027e0 <sleepUntilSubCycleTimeOptionalRX(unsigned char)>:
// Returns true if OK, false if specified time already passed or significantly missed (eg by more than one tick).
// May use a combination of techniques to hit the required time.
// Requesting a sleep until at or near the end of the cycle risks overrun and may be unwise.
// Using this to sleep less then 2 ticks may prove unreliable as the RTC rolls on underneath...
// This is NOT intended to be used to sleep over the end of a minor cycle.
static void sleepUntilSubCycleTimeOptionalRX(const uint8_t sleepUntil)
    27e0:	8f 92       	push	r8
    27e2:	9f 92       	push	r9
    27e4:	af 92       	push	r10
    27e6:	bf 92       	push	r11
    27e8:	cf 92       	push	r12
    27ea:	df 92       	push	r13
    27ec:	ef 92       	push	r14
    27ee:	ff 92       	push	r15
    27f0:	0f 93       	push	r16
    27f2:	1f 93       	push	r17
    27f4:	98 2e       	mov	r9, r24
    {
#if defined(ENABLE_BOILER_HUB)
    const bool hubMode = inHubMode();
    27f6:	0e 94 f9 03 	call	0x7f2	; 0x7f2 <getMinBoilerOnMinutes()>
    27fa:	88 2e       	mov	r8, r24
    27fc:	88 23       	and	r24, r24
    27fe:	a9 f1       	breq	.+106    	; 0x286a <sleepUntilSubCycleTimeOptionalRX(unsigned char)+0x8a>
    2800:	88 24       	eor	r8, r8
    2802:	83 94       	inc	r8
      {
#if 0 && defined(DEBUG)
      DEBUG_SERIAL_PRINT_FLASHSTRING("TXwait");
#endif
      // Only do nap+poll if lots of time left.
      while(sleepUntil > fmax(getSubCycleTime() + (50/SUBCYCLE_TICK_MS_RD), GSCT_MAX))
    2804:	89 2d       	mov	r24, r9
    2806:	90 e0       	ldi	r25, 0x00	; 0
    2808:	5c 01       	movw	r10, r24
    280a:	cc 24       	eor	r12, r12
    280c:	b7 fc       	sbrc	r11, 7
    280e:	c0 94       	com	r12
    2810:	dc 2c       	mov	r13, r12
    2812:	06 c0       	rjmp	.+12     	; 0x2820 <sleepUntilSubCycleTimeOptionalRX(unsigned char)+0x40>
//   * force if true then force full poll on every call (ie do not internally rate-limit)
// NOTE: implementation may not be in power-management module.
bool pollIO(bool force = false);
// Nap productively polling I/O, etc, across the system while spending time in low-power mode if possible.
// Typically sleeps for about 30ms; tries to allow ealier wakeup if interrupt is received, etc.
static void inline nap30AndPoll() { nap(WDTO_30MS); pollIO(true); }
    2814:	81 e0       	ldi	r24, 0x01	; 1
    2816:	0e 94 20 1d 	call	0x3a40	; 0x3a40 <nap(signed char)>
    281a:	81 e0       	ldi	r24, 0x01	; 1
    281c:	0e 94 87 07 	call	0xf0e	; 0xf0e <pollIO(bool)>
    2820:	60 91 b2 00 	lds	r22, 0x00B2
    2824:	70 e0       	ldi	r23, 0x00	; 0
    2826:	69 5f       	subi	r22, 0xF9	; 249
    2828:	7f 4f       	sbci	r23, 0xFF	; 255
    282a:	88 27       	eor	r24, r24
    282c:	77 fd       	sbrc	r23, 7
    282e:	80 95       	com	r24
    2830:	98 2f       	mov	r25, r24
    2832:	0e 94 c7 3c 	call	0x798e	; 0x798e <__floatsisf>
    2836:	20 e0       	ldi	r18, 0x00	; 0
    2838:	30 e0       	ldi	r19, 0x00	; 0
    283a:	4f e7       	ldi	r20, 0x7F	; 127
    283c:	53 e4       	ldi	r21, 0x43	; 67
    283e:	0e 94 02 3d 	call	0x7a04	; 0x7a04 <fmax>
    2842:	7b 01       	movw	r14, r22
    2844:	8c 01       	movw	r16, r24
    2846:	c6 01       	movw	r24, r12
    2848:	b5 01       	movw	r22, r10
    284a:	0e 94 c7 3c 	call	0x798e	; 0x798e <__floatsisf>
    284e:	a8 01       	movw	r20, r16
    2850:	97 01       	movw	r18, r14
    2852:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <__gesf2>
    2856:	18 16       	cp	r1, r24
    2858:	ec f2       	brlt	.-70     	; 0x2814 <sleepUntilSubCycleTimeOptionalRX(unsigned char)+0x34>
    285a:	03 c0       	rjmp	.+6      	; 0x2862 <sleepUntilSubCycleTimeOptionalRX(unsigned char)+0x82>
        { nap30AndPoll(); } // Assumed ~30ms sleep max.
      // Poll in remaining time without nap.
      while(sleepUntil > getSubCycleTime())
        { pollIO(); }
    285c:	80 e0       	ldi	r24, 0x00	; 0
    285e:	0e 94 87 07 	call	0xf0e	; 0xf0e <pollIO(bool)>
#endif
      // Only do nap+poll if lots of time left.
      while(sleepUntil > fmax(getSubCycleTime() + (50/SUBCYCLE_TICK_MS_RD), GSCT_MAX))
        { nap30AndPoll(); } // Assumed ~30ms sleep max.
      // Poll in remaining time without nap.
      while(sleepUntil > getSubCycleTime())
    2862:	80 91 b2 00 	lds	r24, 0x00B2
    2866:	89 15       	cp	r24, r9
    2868:	c8 f3       	brcs	.-14     	; 0x285c <sleepUntilSubCycleTimeOptionalRX(unsigned char)+0x7c>
#endif
      }
#endif

    // Sleep until exactly the right time.
    sleepUntilSubCycleTime(sleepUntil);
    286a:	89 2d       	mov	r24, r9
    286c:	0e 94 be 20 	call	0x417c	; 0x417c <sleepUntilSubCycleTime(unsigned char)>

#if defined(ENABLE_BOILER_HUB)
    // Final quick poll for RX activity.
    if(hubMode) { FHT8VCallForHeatPoll(); }
    2870:	88 20       	and	r8, r8
    2872:	11 f0       	breq	.+4      	; 0x2878 <sleepUntilSubCycleTimeOptionalRX(unsigned char)+0x98>
    2874:	0e 94 97 12 	call	0x252e	; 0x252e <FHT8VCallForHeatPoll()>
#endif
    }
    2878:	1f 91       	pop	r17
    287a:	0f 91       	pop	r16
    287c:	ff 90       	pop	r15
    287e:	ef 90       	pop	r14
    2880:	df 90       	pop	r13
    2882:	cf 90       	pop	r12
    2884:	bf 90       	pop	r11
    2886:	af 90       	pop	r10
    2888:	9f 90       	pop	r9
    288a:	8f 90       	pop	r8
    288c:	08 95       	ret

0000288e <FHT8VSetHC2(unsigned char)>:
  eeprom_smart_erase_byte((uint8_t*)EE_START_FHT8V_HC2);
  }

// Set (non-volatile) HC1 and HC2 for single/primary FHT8V wireless valve under control.
void FHT8VSetHC1(uint8_t hc) { eeprom_smart_update_byte((uint8_t*)EE_START_FHT8V_HC1, hc); }
void FHT8VSetHC2(uint8_t hc) { eeprom_smart_update_byte((uint8_t*)EE_START_FHT8V_HC2, hc); }
    288e:	68 2f       	mov	r22, r24
    2890:	81 e1       	ldi	r24, 0x11	; 17
    2892:	90 e0       	ldi	r25, 0x00	; 0
    2894:	0e 94 01 10 	call	0x2002	; 0x2002 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
    2898:	08 95       	ret

0000289a <FHT8VSetHC1(unsigned char)>:
  eeprom_smart_erase_byte((uint8_t*)EE_START_FHT8V_HC1);
  eeprom_smart_erase_byte((uint8_t*)EE_START_FHT8V_HC2);
  }

// Set (non-volatile) HC1 and HC2 for single/primary FHT8V wireless valve under control.
void FHT8VSetHC1(uint8_t hc) { eeprom_smart_update_byte((uint8_t*)EE_START_FHT8V_HC1, hc); }
    289a:	68 2f       	mov	r22, r24
    289c:	80 e1       	ldi	r24, 0x10	; 16
    289e:	90 e0       	ldi	r25, 0x00	; 0
    28a0:	0e 94 01 10 	call	0x2002	; 0x2002 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
    28a4:	08 95       	ret

000028a6 <FHT8VClearHC()>:
  }

// Clear both housecode parts (and thus disable local valve).
void FHT8VClearHC()
  {
  eeprom_smart_erase_byte((uint8_t*)EE_START_FHT8V_HC1);
    28a6:	80 e1       	ldi	r24, 0x10	; 16
    28a8:	90 e0       	ldi	r25, 0x00	; 0
    28aa:	0e 94 d7 0f 	call	0x1fae	; 0x1fae <eeprom_smart_erase_byte(unsigned char*)>
  eeprom_smart_erase_byte((uint8_t*)EE_START_FHT8V_HC2);
    28ae:	81 e1       	ldi	r24, 0x11	; 17
    28b0:	90 e0       	ldi	r25, 0x00	; 0
    28b2:	0e 94 d7 0f 	call	0x1fae	; 0x1fae <eeprom_smart_erase_byte(unsigned char*)>
  }
    28b6:	08 95       	ret

000028b8 <FHT8VCreateValveSetCmdFrameHT_r(unsigned char*, bool, fht8v_msg_t*, unsigned char, FullStatsMessageCore const*)>:
//   * trailer  if not null then a stats trailer is appended, built from that info plus a CRC
//   * command  on entry hc1, hc2 (and addresss if used) must be set correctly, this sets the command and extension; never NULL
// The generated command frame can be resent indefinitely.
// The output buffer used must be (at least) FHT8V_200US_BIT_STREAM_FRAME_BUF_SIZE bytes.
// Returns pointer to the terminating 0xff on exit.
uint8_t *FHT8VCreateValveSetCmdFrameHT_r(uint8_t *const bptrInitial, const bool doHeader, fht8v_msg_t *const command, const uint8_t TRVPercentOpen, const FullStatsMessageCore_t *trailer)
    28b8:	cf 92       	push	r12
    28ba:	df 92       	push	r13
    28bc:	ef 92       	push	r14
    28be:	ff 92       	push	r15
    28c0:	0f 93       	push	r16
    28c2:	1f 93       	push	r17
    28c4:	cf 93       	push	r28
    28c6:	df 93       	push	r29
    28c8:	7c 01       	movw	r14, r24
    28ca:	36 2f       	mov	r19, r22
    28cc:	ea 01       	movw	r28, r20
  {
  uint8_t *bptr = bptrInitial;

  command->command = 0x26;
    28ce:	86 e2       	ldi	r24, 0x26	; 38
    28d0:	8a 83       	std	Y+2, r24	; 0x02
  command->extension = (TRVPercentOpen * 255) / 100;
    28d2:	8f ef       	ldi	r24, 0xFF	; 255
    28d4:	28 9f       	mul	r18, r24
    28d6:	c0 01       	movw	r24, r0
    28d8:	11 24       	eor	r1, r1
    28da:	64 e6       	ldi	r22, 0x64	; 100
    28dc:	70 e0       	ldi	r23, 0x00	; 0
    28de:	0e 94 7c 3d 	call	0x7af8	; 0x7af8 <__divmodhi4>
    28e2:	6b 83       	std	Y+3, r22	; 0x03

  // Add RFM22/32-friendly pre-preamble if requested, eg when calling for heat from the boiler (TRV actually open).
  // NOTE: this requires more buffer space.
  if(doHeader)
    28e4:	33 23       	and	r19, r19
    28e6:	11 f4       	brne	.+4      	; 0x28ec <FHT8VCreateValveSetCmdFrameHT_r(unsigned char*, bool, fht8v_msg_t*, unsigned char, FullStatsMessageCore const*)+0x34>
    28e8:	c7 01       	movw	r24, r14
    28ea:	09 c0       	rjmp	.+18     	; 0x28fe <FHT8VCreateValveSetCmdFrameHT_r(unsigned char*, bool, fht8v_msg_t*, unsigned char, FullStatsMessageCore const*)+0x46>
    {
    memset(bptr, RFM22_PREAMBLE_BYTE, RFM22_PREAMBLE_BYTES);
    28ec:	c7 01       	movw	r24, r14
    28ee:	6a ea       	ldi	r22, 0xAA	; 170
    28f0:	70 e0       	ldi	r23, 0x00	; 0
    28f2:	45 e0       	ldi	r20, 0x05	; 5
    28f4:	50 e0       	ldi	r21, 0x00	; 0
    28f6:	0e 94 e0 02 	call	0x5c0	; 0x5c0 <memset>
    bptr += RFM22_PREAMBLE_BYTES;
    28fa:	c7 01       	movw	r24, r14
    28fc:	05 96       	adiw	r24, 0x05	; 5
    }

  bptr = FHT8VCreate200usBitStreamBptr(bptr, command);
    28fe:	be 01       	movw	r22, r28
    2900:	0e 94 9e 10 	call	0x213c	; 0x213c <FHT8VCreate200usBitStreamBptr(unsigned char*, fht8v_msg_t const*)>
    2904:	d8 2e       	mov	r13, r24
    2906:	c9 2e       	mov	r12, r25

#if defined(ALLOW_STATS_TX)
  if(NULL != trailer)
    2908:	01 15       	cp	r16, r1
    290a:	11 05       	cpc	r17, r1
    290c:	79 f0       	breq	.+30     	; 0x292c <FHT8VCreateValveSetCmdFrameHT_r(unsigned char*, bool, fht8v_msg_t*, unsigned char, FullStatsMessageCore const*)+0x74>
      }
    else
#endif
      {
      // Assume enough space in buffer for largest possible stats message.
      uint8_t * const tail = encodeFullStatsMessageCore(bptr, FHT8V_200US_BIT_STREAM_FRAME_BUF_SIZE - (bptr - bptrInitial), getStatsTXLevel(), false, trailer);
    290e:	0e 94 3f 26 	call	0x4c7e	; 0x4c7e <getStatsTXLevel()>
    2912:	ac 01       	movw	r20, r24
    2914:	6e 2d       	mov	r22, r14
    2916:	64 5c       	subi	r22, 0xC4	; 196
    2918:	6d 19       	sub	r22, r13
    291a:	8d 2d       	mov	r24, r13
    291c:	9c 2d       	mov	r25, r12
    291e:	20 e0       	ldi	r18, 0x00	; 0
    2920:	0e 94 ea 1b 	call	0x37d4	; 0x37d4 <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)>
      if(NULL != tail) { bptr = tail; } // Encoding should not actually fail, but this copes gracefully if so!
    2924:	00 97       	sbiw	r24, 0x00	; 0
    2926:	11 f0       	breq	.+4      	; 0x292c <FHT8VCreateValveSetCmdFrameHT_r(unsigned char*, bool, fht8v_msg_t*, unsigned char, FullStatsMessageCore const*)+0x74>
    2928:	d8 2e       	mov	r13, r24
    292a:	c9 2e       	mov	r12, r25
  // Check that the buffer end was not overrun.
  if(bptr - bptrInitial >= FHT8V_200US_BIT_STREAM_FRAME_BUF_SIZE) { panic(F("TX gen too large")); }
#endif

  return(bptr);
  }
    292c:	8d 2d       	mov	r24, r13
    292e:	9c 2d       	mov	r25, r12
    2930:	df 91       	pop	r29
    2932:	cf 91       	pop	r28
    2934:	1f 91       	pop	r17
    2936:	0f 91       	pop	r16
    2938:	ff 90       	pop	r15
    293a:	ef 90       	pop	r14
    293c:	df 90       	pop	r13
    293e:	cf 90       	pop	r12
    2940:	08 95       	ret

00002942 <FHT8VCreateValveSetCmdFrame_r(unsigned char*, fht8v_msg_t*, unsigned char)>:
//
// Implicitly decides whether to add optional header and trailer components.
//
// NOTE: with SUPPORT_TEMP_TX defined will also insert trailing stats payload where appropriate.
// Also reports local stats as if remote.
uint8_t *FHT8VCreateValveSetCmdFrame_r(uint8_t *const bptr, fht8v_msg_t *command, const uint8_t TRVPercentOpen)
    2942:	bf 92       	push	r11
    2944:	cf 92       	push	r12
    2946:	df 92       	push	r13
    2948:	ef 92       	push	r14
    294a:	ff 92       	push	r15
    294c:	0f 93       	push	r16
    294e:	1f 93       	push	r17
    2950:	df 93       	push	r29
    2952:	cf 93       	push	r28
    2954:	cd b7       	in	r28, 0x3d	; 61
    2956:	de b7       	in	r29, 0x3e	; 62
    2958:	27 97       	sbiw	r28, 0x07	; 7
    295a:	0f b6       	in	r0, 0x3f	; 63
    295c:	f8 94       	cli
    295e:	de bf       	out	0x3e, r29	; 62
    2960:	0f be       	out	0x3f, r0	; 63
    2962:	cd bf       	out	0x3d, r28	; 61
    2964:	7c 01       	movw	r14, r24
    2966:	6b 01       	movw	r12, r22
    2968:	b4 2e       	mov	r11, r20
  {
  const bool etmsp = enableTrailingStatsPayload();
    296a:	0e 94 3a 16 	call	0x2c74	; 0x2c74 <enableTrailingStatsPayload()>
  // OR if adding a trailer that the hub should see.
  // NOTE: this requires more buffer space.
  const bool doHeader = etmsp
#if defined(RFM22_SYNC_BCFH)
  // NOTE: the percentage-open threshold to call for heat from the boiler is set to allow the valve to open significantly, etc.
      || (TRVPercentOpen >= NominalRadValve.getMinValvePcReallyOpen())
    296e:	88 23       	and	r24, r24
    2970:	49 f4       	brne	.+18     	; 0x2984 <FHT8VCreateValveSetCmdFrame_r(unsigned char*, fht8v_msg_t*, unsigned char)+0x42>
    2972:	0e 94 5a 04 	call	0x8b4	; 0x8b4 <ModelledRadValve::getMinValvePcReallyOpen()>
    2976:	60 e0       	ldi	r22, 0x00	; 0
    2978:	b8 16       	cp	r11, r24
    297a:	08 f0       	brcs	.+2      	; 0x297e <FHT8VCreateValveSetCmdFrame_r(unsigned char*, fht8v_msg_t*, unsigned char)+0x3c>
    297c:	61 e0       	ldi	r22, 0x01	; 1
    297e:	00 e0       	ldi	r16, 0x00	; 0
    2980:	10 e0       	ldi	r17, 0x00	; 0
    2982:	0e c0       	rjmp	.+28     	; 0x29a0 <FHT8VCreateValveSetCmdFrame_r(unsigned char*, fht8v_msg_t*, unsigned char)+0x5e>
//    trailer.tempC16 = getTemperatureC16(); // Use last value read.
//    }
  FullStatsMessageCore_t trailer;
  if(doTrailer)
    {
    populateCoreStats(&trailer);
    2984:	8e 01       	movw	r16, r28
    2986:	0f 5f       	subi	r16, 0xFF	; 255
    2988:	1f 4f       	sbci	r17, 0xFF	; 255
    298a:	c8 01       	movw	r24, r16
    298c:	0e 94 36 08 	call	0x106c	; 0x106c <populateCoreStats(FullStatsMessageCore*)>
    // Record stats as if remote, but secure, and with ID.
    recordCoreStats(true, &trailer);
    2990:	81 e0       	ldi	r24, 0x01	; 1
    2992:	b8 01       	movw	r22, r16
    2994:	0e 94 a7 1a 	call	0x354e	; 0x354e <recordCoreStats(bool, FullStatsMessageCore const*)>
    // Ensure that no ID is encoded in the message sent on the air since it would be a repeat from the FHT8V frame.
    trailer.containsID = false;
    2998:	89 81       	ldd	r24, Y+1	; 0x01
    299a:	8e 7f       	andi	r24, 0xFE	; 254
    299c:	89 83       	std	Y+1, r24	; 0x01
    299e:	61 e0       	ldi	r22, 0x01	; 1
    }

  return(FHT8VCreateValveSetCmdFrameHT_r(bptr, doHeader, command, TRVPercentOpen, (doTrailer ? &trailer : NULL)));
    29a0:	c7 01       	movw	r24, r14
    29a2:	a6 01       	movw	r20, r12
    29a4:	2b 2d       	mov	r18, r11
    29a6:	0e 94 5c 14 	call	0x28b8	; 0x28b8 <FHT8VCreateValveSetCmdFrameHT_r(unsigned char*, bool, fht8v_msg_t*, unsigned char, FullStatsMessageCore const*)>
  }
    29aa:	27 96       	adiw	r28, 0x07	; 7
    29ac:	0f b6       	in	r0, 0x3f	; 63
    29ae:	f8 94       	cli
    29b0:	de bf       	out	0x3e, r29	; 62
    29b2:	0f be       	out	0x3f, r0	; 63
    29b4:	cd bf       	out	0x3d, r28	; 61
    29b6:	cf 91       	pop	r28
    29b8:	df 91       	pop	r29
    29ba:	1f 91       	pop	r17
    29bc:	0f 91       	pop	r16
    29be:	ff 90       	pop	r15
    29c0:	ef 90       	pop	r14
    29c2:	df 90       	pop	r13
    29c4:	cf 90       	pop	r12
    29c6:	bf 90       	pop	r11
    29c8:	08 95       	ret

000029ca <FHT8VCreateValveSetCmdFrame(unsigned char)>:
// Create FHT8V TRV outgoing valve-setting command frame (terminated with 0xff) in the shared TX buffer.
//   * valvePC  the percentage open to set the valve [0,100]
// HC1 and HC2 are fetched with the FHT8VGetHC1() and FHT8VGetHC2() calls, and address is always 0.
// The generated command frame can be resent indefinitely.
// If no valve is set up then this may simply terminate an empty buffer with 0xff.
void FHT8VCreateValveSetCmdFrame(const uint8_t valvePC)
    29ca:	df 93       	push	r29
    29cc:	cf 93       	push	r28
    29ce:	00 d0       	rcall	.+0      	; 0x29d0 <FHT8VCreateValveSetCmdFrame(unsigned char)+0x6>
    29d0:	00 d0       	rcall	.+0      	; 0x29d2 <FHT8VCreateValveSetCmdFrame(unsigned char)+0x8>
    29d2:	cd b7       	in	r28, 0x3d	; 61
    29d4:	de b7       	in	r29, 0x3e	; 62
    29d6:	48 2f       	mov	r20, r24
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    29d8:	f9 99       	sbic	0x1f, 1	; 31
    29da:	fe cf       	rjmp	.-4      	; 0x29d8 <FHT8VCreateValveSetCmdFrame(unsigned char)+0xe>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    29dc:	80 e1       	ldi	r24, 0x10	; 16
    29de:	90 e0       	ldi	r25, 0x00	; 0
    29e0:	92 bd       	out	0x22, r25	; 34
    29e2:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    29e4:	f8 9a       	sbi	0x1f, 0	; 31
    29e6:	20 b5       	in	r18, 0x20	; 32
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    29e8:	f9 99       	sbic	0x1f, 1	; 31
    29ea:	fe cf       	rjmp	.-4      	; 0x29e8 <FHT8VCreateValveSetCmdFrame(unsigned char)+0x1e>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    29ec:	81 e1       	ldi	r24, 0x11	; 17
    29ee:	90 e0       	ldi	r25, 0x00	; 0
    29f0:	92 bd       	out	0x22, r25	; 34
    29f2:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    29f4:	f8 9a       	sbi	0x1f, 0	; 31
    29f6:	80 b5       	in	r24, 0x20	; 32
  {
  fht8v_msg_t command;
  command.hc1 = FHT8VGetHC1();
  command.hc2 = FHT8VGetHC2();
    29f8:	8a 83       	std	Y+2, r24	; 0x02
// The generated command frame can be resent indefinitely.
// If no valve is set up then this may simply terminate an empty buffer with 0xff.
void FHT8VCreateValveSetCmdFrame(const uint8_t valvePC)
  {
  fht8v_msg_t command;
  command.hc1 = FHT8VGetHC1();
    29fa:	29 83       	std	Y+1, r18	; 0x01
  command.hc2 = FHT8VGetHC2();
#ifdef FHT8V_ADR_USED
  command.address = 0;
#endif

  FHT8VCreateValveSetCmdFrame_r(FHT8VTXCommandArea, &command, valvePC);
    29fc:	81 e0       	ldi	r24, 0x01	; 1
    29fe:	93 e0       	ldi	r25, 0x03	; 3
    2a00:	be 01       	movw	r22, r28
    2a02:	6f 5f       	subi	r22, 0xFF	; 255
    2a04:	7f 4f       	sbci	r23, 0xFF	; 255
    2a06:	0e 94 a1 14 	call	0x2942	; 0x2942 <FHT8VCreateValveSetCmdFrame_r(unsigned char*, fht8v_msg_t*, unsigned char)>
  }
    2a0a:	0f 90       	pop	r0
    2a0c:	0f 90       	pop	r0
    2a0e:	0f 90       	pop	r0
    2a10:	0f 90       	pop	r0
    2a12:	cf 91       	pop	r28
    2a14:	df 91       	pop	r29
    2a16:	08 95       	ret

00002a18 <FHT8VCreateValveSetCmdFrame()>:
// HC1 and HC2 are fetched with the FHT8VGetHC1() and FHT8VGetHC2() calls, and address is always 0.
// The generated command frame can be resent indefinitely.
// If no valve is set up then this may simply terminate an empty buffer with 0xff.
void FHT8VCreateValveSetCmdFrame()
  {
  if(!localFHT8VTRVEnabled())
    2a18:	0e 94 fd 10 	call	0x21fa	; 0x21fa <localFHT8VTRVEnabled()>
    2a1c:	88 23       	and	r24, r24
    2a1e:	21 f4       	brne	.+8      	; 0x2a28 <FHT8VCreateValveSetCmdFrame()+0x10>
    {
    // Ensure that buffer is terminated, though empty.
    FHT8VTXCommandArea[0] = 0xff;
    2a20:	8f ef       	ldi	r24, 0xFF	; 255
    2a22:	80 93 01 03 	sts	0x0301, r24
    2a26:	08 95       	ret
    2a28:	80 91 31 02 	lds	r24, 0x0231
    return;
    }

  FHT8VCreateValveSetCmdFrame(NominalRadValve.get());
    2a2c:	0e 94 e5 14 	call	0x29ca	; 0x29ca <FHT8VCreateValveSetCmdFrame(unsigned char)>
    2a30:	08 95       	ret

00002a32 <doSync(bool)>:
    }

// Run the algorithm to get in sync with the receiver.
// Uses halfSecondCount.
// Iff this returns true then a(nother) call FHT8VPollSyncAndTX_Next() at or before each 0.5s from the cycle start should be made.
static bool doSync(const bool allowDoubleTX)
    2a32:	1f 93       	push	r17
    2a34:	df 93       	push	r29
    2a36:	cf 93       	push	r28
    2a38:	00 d0       	rcall	.+0      	; 0x2a3a <doSync(bool)+0x8>
    2a3a:	00 d0       	rcall	.+0      	; 0x2a3c <doSync(bool)+0xa>
    2a3c:	cd b7       	in	r28, 0x3d	; 61
    2a3e:	de b7       	in	r29, 0x3e	; 62
    2a40:	18 2f       	mov	r17, r24
  {
  // Do not attempt sync at all (and thus do not attempt any other TX) if local FHT8V valve disabled.
  if(!localFHT8VTRVEnabled())
    2a42:	0e 94 fd 10 	call	0x21fa	; 0x21fa <localFHT8VTRVEnabled()>
    2a46:	88 23       	and	r24, r24
    2a48:	19 f4       	brne	.+6      	; 0x2a50 <doSync(bool)+0x1e>
    { syncedWithFHT8V = false; return(false); }
    2a4a:	10 92 fe 02 	sts	0x02FE, r1
    2a4e:	9e c0       	rjmp	.+316    	; 0x2b8c <doSync(bool)+0x15a>

  if(0 == syncStateFHT8V)
    2a50:	80 91 00 03 	lds	r24, 0x0300
    2a54:	88 23       	and	r24, r24
    2a56:	39 f4       	brne	.+14     	; 0x2a66 <doSync(bool)+0x34>
    {
    // Starting sync process.
    syncStateFHT8V = 241;
    2a58:	81 ef       	ldi	r24, 0xF1	; 241
    2a5a:	80 93 00 03 	sts	0x0300, r24
#if 0 && defined(DEBUG)
    DEBUG_SERIAL_TIMESTAMP();
    DEBUG_SERIAL_PRINT(' ');
    //DEBUG_SERIAL_PRINTLN_FLASHSTRING("FHT8V syncing...");
#endif
    serialPrintlnAndFlush(F("FHT8V SYNC..."));
    2a5e:	87 e4       	ldi	r24, 0x47	; 71
    2a60:	91 e0       	ldi	r25, 0x01	; 1
    2a62:	0e 94 2c 27 	call	0x4e58	; 0x4e58 <serialPrintlnAndFlush(__FlashStringHelper const*)>
    }

  if(syncStateFHT8V >= 2)
    2a66:	20 91 00 03 	lds	r18, 0x0300
    2a6a:	22 30       	cpi	r18, 0x02	; 2
    2a6c:	08 f4       	brcc	.+2      	; 0x2a70 <doSync(bool)+0x3e>
    2a6e:	45 c0       	rjmp	.+138    	; 0x2afa <doSync(bool)+0xc8>
    {
    // Generate and send sync (command 12) message immediately for odd-numbered ticks, ie once per second.
    if(syncStateFHT8V & 1)
    2a70:	20 ff       	sbrs	r18, 0
    2a72:	2b c0       	rjmp	.+86     	; 0x2aca <doSync(bool)+0x98>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    2a74:	f9 99       	sbic	0x1f, 1	; 31
    2a76:	fe cf       	rjmp	.-4      	; 0x2a74 <doSync(bool)+0x42>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    2a78:	80 e1       	ldi	r24, 0x10	; 16
    2a7a:	90 e0       	ldi	r25, 0x00	; 0
    2a7c:	92 bd       	out	0x22, r25	; 34
    2a7e:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    2a80:	f8 9a       	sbi	0x1f, 0	; 31
    2a82:	30 b5       	in	r19, 0x20	; 32
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    2a84:	f9 99       	sbic	0x1f, 1	; 31
    2a86:	fe cf       	rjmp	.-4      	; 0x2a84 <doSync(bool)+0x52>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    2a88:	81 e1       	ldi	r24, 0x11	; 17
    2a8a:	90 e0       	ldi	r25, 0x00	; 0
    2a8c:	92 bd       	out	0x22, r25	; 34
    2a8e:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    2a90:	f8 9a       	sbi	0x1f, 0	; 31
    2a92:	80 b5       	in	r24, 0x20	; 32
      {
      fht8v_msg_t command;
      command.hc1 = FHT8VGetHC1();
      command.hc2 = FHT8VGetHC2();
    2a94:	8a 83       	std	Y+2, r24	; 0x02
      command.command = 0x2c; // Command 12, extension byte present.
    2a96:	8c e2       	ldi	r24, 0x2C	; 44
    2a98:	8b 83       	std	Y+3, r24	; 0x03
      command.extension = syncStateFHT8V;
    2a9a:	2c 83       	std	Y+4, r18	; 0x04
    {
    // Generate and send sync (command 12) message immediately for odd-numbered ticks, ie once per second.
    if(syncStateFHT8V & 1)
      {
      fht8v_msg_t command;
      command.hc1 = FHT8VGetHC1();
    2a9c:	39 83       	std	Y+1, r19	; 0x01
      command.hc2 = FHT8VGetHC2();
      command.command = 0x2c; // Command 12, extension byte present.
      command.extension = syncStateFHT8V;
      FHT8VCreate200usBitStreamBptr(FHT8VTXCommandArea, &command);
    2a9e:	81 e0       	ldi	r24, 0x01	; 1
    2aa0:	93 e0       	ldi	r25, 0x03	; 3
    2aa2:	be 01       	movw	r22, r28
    2aa4:	6f 5f       	subi	r22, 0xFF	; 255
    2aa6:	7f 4f       	sbci	r23, 0xFF	; 255
    2aa8:	0e 94 9e 10 	call	0x213c	; 0x213c <FHT8VCreate200usBitStreamBptr(unsigned char*, fht8v_msg_t const*)>
      if(halfSecondCount > 0)
    2aac:	80 91 fd 02 	lds	r24, 0x02FD
    2ab0:	88 23       	and	r24, r24
    2ab2:	31 f0       	breq	.+12     	; 0x2ac0 <doSync(bool)+0x8e>
        { sleepUntilSubCycleTimeOptionalRX((SUB_CYCLE_TICKS_PER_S/2) * halfSecondCount); }
    2ab4:	82 95       	swap	r24
    2ab6:	88 0f       	add	r24, r24
    2ab8:	88 0f       	add	r24, r24
    2aba:	80 7c       	andi	r24, 0xC0	; 192
    2abc:	0e 94 f0 13 	call	0x27e0	; 0x27e0 <sleepUntilSubCycleTimeOptionalRX(unsigned char)>
      FHT8VTXFHTQueueAndSendCmd(FHT8VTXCommandArea, allowDoubleTX); // SEND SYNC
    2ac0:	81 e0       	ldi	r24, 0x01	; 1
    2ac2:	93 e0       	ldi	r25, 0x03	; 3
    2ac4:	61 2f       	mov	r22, r17
    2ac6:	0e 94 af 13 	call	0x275e	; 0x275e <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)>
      DEBUG_SERIAL_PRINTLN();
#endif
      }

    // After penultimate sync TX set up time to sending of final sync command.
    if(1 == --syncStateFHT8V)
    2aca:	80 91 00 03 	lds	r24, 0x0300
    2ace:	81 50       	subi	r24, 0x01	; 1
    2ad0:	80 93 00 03 	sts	0x0300, r24
    2ad4:	81 30       	cpi	r24, 0x01	; 1
    2ad6:	09 f0       	breq	.+2      	; 0x2ada <doSync(bool)+0xa8>
    2ad8:	58 c0       	rjmp	.+176    	; 0x2b8a <doSync(bool)+0x158>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    2ada:	f9 99       	sbic	0x1f, 1	; 31
    2adc:	fe cf       	rjmp	.-4      	; 0x2ada <doSync(bool)+0xa8>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    2ade:	81 e1       	ldi	r24, 0x11	; 17
    2ae0:	90 e0       	ldi	r25, 0x00	; 0
    2ae2:	92 bd       	out	0x22, r25	; 34
    2ae4:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    2ae6:	f8 9a       	sbi	0x1f, 0	; 31
    2ae8:	90 b5       	in	r25, 0x20	; 32
      {
      // Set up timer to sent sync final (0) command
      // with formula: t = 0.5 * (HC2 & 7) + 4 seconds.
      halfSecondsToNextFHT8VTX = (FHT8VGetHC2() & 7) + 8; // Note units of half-seconds for this counter.
      halfSecondsToNextFHT8VTX -= (MAX_HSC - halfSecondCount);
    2aea:	80 91 fd 02 	lds	r24, 0x02FD
    2aee:	8b 5f       	subi	r24, 0xFB	; 251
    2af0:	97 70       	andi	r25, 0x07	; 7
    2af2:	89 0f       	add	r24, r25
    2af4:	80 93 ff 02 	sts	0x02FF, r24
    2af8:	46 c0       	rjmp	.+140    	; 0x2b86 <doSync(bool)+0x154>
      }
    }

  else // syncStateFHT8V == 1 so waiting to send sync final (0) command...
    {
    if(--halfSecondsToNextFHT8VTX == 0)
    2afa:	80 91 ff 02 	lds	r24, 0x02FF
    2afe:	81 50       	subi	r24, 0x01	; 1
    2b00:	80 93 ff 02 	sts	0x02FF, r24
    2b04:	88 23       	and	r24, r24
    2b06:	09 f0       	breq	.+2      	; 0x2b0a <doSync(bool)+0xd8>
    2b08:	40 c0       	rjmp	.+128    	; 0x2b8a <doSync(bool)+0x158>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    2b0a:	f9 99       	sbic	0x1f, 1	; 31
    2b0c:	fe cf       	rjmp	.-4      	; 0x2b0a <doSync(bool)+0xd8>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    2b0e:	80 e1       	ldi	r24, 0x10	; 16
    2b10:	90 e0       	ldi	r25, 0x00	; 0
    2b12:	92 bd       	out	0x22, r25	; 34
    2b14:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    2b16:	f8 9a       	sbi	0x1f, 0	; 31
    2b18:	20 b5       	in	r18, 0x20	; 32
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    2b1a:	f9 99       	sbic	0x1f, 1	; 31
    2b1c:	fe cf       	rjmp	.-4      	; 0x2b1a <doSync(bool)+0xe8>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    2b1e:	81 e1       	ldi	r24, 0x11	; 17
    2b20:	90 e0       	ldi	r25, 0x00	; 0
    2b22:	92 bd       	out	0x22, r25	; 34
    2b24:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    2b26:	f8 9a       	sbi	0x1f, 0	; 31
    2b28:	80 b5       	in	r24, 0x20	; 32
      {
      // Send sync final command.
      fht8v_msg_t command;
      command.hc1 = FHT8VGetHC1();
      command.hc2 = FHT8VGetHC2();
    2b2a:	8a 83       	std	Y+2, r24	; 0x02
      command.command = 0x20; // Command 0, extension byte present.
    2b2c:	80 e2       	ldi	r24, 0x20	; 32
    2b2e:	8b 83       	std	Y+3, r24	; 0x03
      command.extension = 0; // DHD20130324: could set to TRVPercentOpen, but anything other than zero seems to lock up FHT8V-3 units.
    2b30:	1c 82       	std	Y+4, r1	; 0x04
      FHT8V_isValveOpen = false; // Note that valve will be closed (0%) upon receipt.
    2b32:	10 92 3d 03 	sts	0x033D, r1
    {
    if(--halfSecondsToNextFHT8VTX == 0)
      {
      // Send sync final command.
      fht8v_msg_t command;
      command.hc1 = FHT8VGetHC1();
    2b36:	29 83       	std	Y+1, r18	; 0x01
      command.hc2 = FHT8VGetHC2();
      command.command = 0x20; // Command 0, extension byte present.
      command.extension = 0; // DHD20130324: could set to TRVPercentOpen, but anything other than zero seems to lock up FHT8V-3 units.
      FHT8V_isValveOpen = false; // Note that valve will be closed (0%) upon receipt.
      FHT8VCreate200usBitStreamBptr(FHT8VTXCommandArea, &command);
    2b38:	81 e0       	ldi	r24, 0x01	; 1
    2b3a:	93 e0       	ldi	r25, 0x03	; 3
    2b3c:	be 01       	movw	r22, r28
    2b3e:	6f 5f       	subi	r22, 0xFF	; 255
    2b40:	7f 4f       	sbci	r23, 0xFF	; 255
    2b42:	0e 94 9e 10 	call	0x213c	; 0x213c <FHT8VCreate200usBitStreamBptr(unsigned char*, fht8v_msg_t const*)>
      if(halfSecondCount > 0) { sleepUntilSubCycleTimeOptionalRX((SUB_CYCLE_TICKS_PER_S/2) * halfSecondCount); }
    2b46:	80 91 fd 02 	lds	r24, 0x02FD
    2b4a:	88 23       	and	r24, r24
    2b4c:	31 f0       	breq	.+12     	; 0x2b5a <doSync(bool)+0x128>
    2b4e:	82 95       	swap	r24
    2b50:	88 0f       	add	r24, r24
    2b52:	88 0f       	add	r24, r24
    2b54:	80 7c       	andi	r24, 0xC0	; 192
    2b56:	0e 94 f0 13 	call	0x27e0	; 0x27e0 <sleepUntilSubCycleTimeOptionalRX(unsigned char)>
      FHT8VTXFHTQueueAndSendCmd(FHT8VTXCommandArea, allowDoubleTX); // SEND SYNC FINAL
    2b5a:	81 e0       	ldi	r24, 0x01	; 1
    2b5c:	93 e0       	ldi	r25, 0x03	; 3
    2b5e:	61 2f       	mov	r22, r17
    2b60:	0e 94 af 13 	call	0x275e	; 0x275e <FHT8VTXFHTQueueAndSendCmd(unsigned char*, bool)>
#if 0 && defined(DEBUG)
      DEBUG_SERIAL_TIMESTAMP();
      DEBUG_SERIAL_PRINT(' ');
      //DEBUG_SERIAL_PRINTLN_FLASHSTRING(" FHT8V SYNC FINAL");
#endif
      serialPrintlnAndFlush(F("FHT8V SYNC FINAL"));
    2b64:	86 e3       	ldi	r24, 0x36	; 54
    2b66:	91 e0       	ldi	r25, 0x01	; 1
    2b68:	0e 94 2c 27 	call	0x4e58	; 0x4e58 <serialPrintlnAndFlush(__FlashStringHelper const*)>

      // Assume now in sync...
      syncedWithFHT8V = true;
    2b6c:	81 e0       	ldi	r24, 0x01	; 1
    2b6e:	80 93 fe 02 	sts	0x02FE, r24
      // On PICAXE there was no time to recompute valve-setting command immediately after SYNC FINAL SEND...
      // Mark buffer as empty to get it filled with the real TRV valve-setting command ASAP.
      //*FHT8VTXCommandArea = 0xff;

      // On ATmega there is plenty of CPU heft to fill command buffer immediately with valve-setting command.
      FHT8VCreateValveSetCmdFrame();
    2b72:	0e 94 0c 15 	call	0x2a18	; 0x2a18 <FHT8VCreateValveSetCmdFrame()>

      // Set up correct delay to next TX; no more this minor cycle...
      halfSecondsToNextFHT8VTX = FHT8VTXGapHalfSeconds(command.hc2, halfSecondCount);
    2b76:	90 91 fd 02 	lds	r25, 0x02FD
    2b7a:	9d 51       	subi	r25, 0x1D	; 29
    2b7c:	8a 81       	ldd	r24, Y+2	; 0x02
    2b7e:	87 70       	andi	r24, 0x07	; 7
    2b80:	98 0f       	add	r25, r24
    2b82:	90 93 ff 02 	sts	0x02FF, r25
    2b86:	80 e0       	ldi	r24, 0x00	; 0
    2b88:	01 c0       	rjmp	.+2      	; 0x2b8c <doSync(bool)+0x15a>
      return(false);
    2b8a:	81 e0       	ldi	r24, 0x01	; 1
    }

  // For simplicity, insist on being called every half-second during sync.
  // TODO: avoid forcing most of these calls to save some CPU/energy and improve responsiveness.
  return(true);
  }
    2b8c:	0f 90       	pop	r0
    2b8e:	0f 90       	pop	r0
    2b90:	0f 90       	pop	r0
    2b92:	0f 90       	pop	r0
    2b94:	cf 91       	pop	r28
    2b96:	df 91       	pop	r29
    2b98:	1f 91       	pop	r17
    2b9a:	08 95       	ret

00002b9c <FHT8VPollSyncAndTX_Next(bool)>:
//
// ALSO MANAGES RX FROM OTHER NODES WHEN ENABLED IN HUB MODE.
//
// Iff this returns false then no further TX slots will be needed
// (and thus this routine need not be called again) on this minor cycle
bool FHT8VPollSyncAndTX_Next(const bool allowDoubleTX)
    2b9c:	1f 93       	push	r17
    2b9e:	18 2f       	mov	r17, r24
  {
  ++halfSecondCount; // Reflects count of calls since _First(), ie how many
    2ba0:	90 91 fd 02 	lds	r25, 0x02FD
    2ba4:	9f 5f       	subi	r25, 0xFF	; 255
    2ba6:	90 93 fd 02 	sts	0x02FD, r25
#else

  // Give priority to getting in sync over all other tasks, though pass control to them afterwards...
  // NOTE: startup state, or state to force resync is: syncedWithFHT8V = 0 AND syncStateFHT8V = 0
  // Always make maximum effort to be heard by valve when syncing (ie do double TX).
  if(!syncedWithFHT8V) { return(doSync(true)); }
    2baa:	80 91 fe 02 	lds	r24, 0x02FE
    2bae:	88 23       	and	r24, r24
    2bb0:	21 f4       	brne	.+8      	; 0x2bba <FHT8VPollSyncAndTX_Next(bool)+0x1e>
    2bb2:	81 e0       	ldi	r24, 0x01	; 1
    2bb4:	0e 94 19 15 	call	0x2a32	; 0x2a32 <doSync(bool)>
    2bb8:	27 c0       	rjmp	.+78     	; 0x2c08 <FHT8VPollSyncAndTX_Next(bool)+0x6c>

  // TX is due this slot so do it (and no more will be needed this minor cycle).
  if(0 == --halfSecondsToNextFHT8VTX)
    2bba:	80 91 ff 02 	lds	r24, 0x02FF
    2bbe:	81 50       	subi	r24, 0x01	; 1
    2bc0:	80 93 ff 02 	sts	0x02FF, r24
    2bc4:	88 23       	and	r24, r24
    2bc6:	11 f0       	breq	.+4      	; 0x2bcc <FHT8VPollSyncAndTX_Next(bool)+0x30>
    2bc8:	81 e0       	ldi	r24, 0x01	; 1
    2bca:	1e c0       	rjmp	.+60     	; 0x2c08 <FHT8VPollSyncAndTX_Next(bool)+0x6c>
    {
    sleepUntilSubCycleTimeOptionalRX((SUB_CYCLE_TICKS_PER_S/2) * halfSecondCount); // Sleep.
    2bcc:	89 2f       	mov	r24, r25
    2bce:	82 95       	swap	r24
    2bd0:	88 0f       	add	r24, r24
    2bd2:	88 0f       	add	r24, r24
    2bd4:	80 7c       	andi	r24, 0xC0	; 192
    2bd6:	0e 94 f0 13 	call	0x27e0	; 0x27e0 <sleepUntilSubCycleTimeOptionalRX(unsigned char)>
    valveSettingTX(allowDoubleTX); // Should be heard by valve.
    2bda:	81 2f       	mov	r24, r17
    2bdc:	0e 94 dd 13 	call	0x27ba	; 0x27ba <valveSettingTX(bool)>
#if 0 && defined(DEBUG)
    DEBUG_SERIAL_TIMESTAMP();
    DEBUG_SERIAL_PRINT(' ');
    // DEBUG_SERIAL_PRINTLN_FLASHSTRING(" FHT8V TX");
#endif
    serialPrintlnAndFlush(F("FHT8V TX"));
    2be0:	8d e2       	ldi	r24, 0x2D	; 45
    2be2:	91 e0       	ldi	r25, 0x01	; 1
    2be4:	0e 94 2c 27 	call	0x4e58	; 0x4e58 <serialPrintlnAndFlush(__FlashStringHelper const*)>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    2be8:	f9 99       	sbic	0x1f, 1	; 31
    2bea:	fe cf       	rjmp	.-4      	; 0x2be8 <FHT8VPollSyncAndTX_Next(bool)+0x4c>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    2bec:	81 e1       	ldi	r24, 0x11	; 17
    2bee:	90 e0       	ldi	r25, 0x00	; 0
    2bf0:	92 bd       	out	0x22, r25	; 34
    2bf2:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    2bf4:	f8 9a       	sbi	0x1f, 0	; 31
    2bf6:	90 b5       	in	r25, 0x20	; 32

    // Set up correct delay to next TX.
    halfSecondsToNextFHT8VTX = FHT8VTXGapHalfSeconds(FHT8VGetHC2(), halfSecondCount);
    2bf8:	80 91 fd 02 	lds	r24, 0x02FD
    2bfc:	8d 51       	subi	r24, 0x1D	; 29
    2bfe:	97 70       	andi	r25, 0x07	; 7
    2c00:	89 0f       	add	r24, r25
    2c02:	80 93 ff 02 	sts	0x02FF, r24
    2c06:	80 e0       	ldi	r24, 0x00	; 0
    }

  // Will need to TX in a following slot in this minor cycle...
  return(true);
#endif
  }
    2c08:	1f 91       	pop	r17
    2c0a:	08 95       	ret

00002c0c <FHT8VPollSyncAndTX_First(bool)>:
//
// Iff this returns true then call FHT8VPollSyncAndTX_Next() at or before each 0.5s from the cycle start
// to allow for possible transmissions.
//
// See https://sourceforge.net/p/opentrv/wiki/FHT%20Protocol/ for the underlying protocol.
bool FHT8VPollSyncAndTX_First(const bool allowDoubleTX)
    2c0c:	98 2f       	mov	r25, r24
  {
  halfSecondCount = 0;
    2c0e:	10 92 fd 02 	sts	0x02FD, r1
#else

  // Give priority to getting in sync over all other tasks, though pass control to them afterwards...
  // NOTE: startup state, or state to force resync is: syncedWithFHT8V = 0 AND syncStateFHT8V = 0
  // Always make maximum effort to be heard by valve when syncing (ie do double TX).
  if(!syncedWithFHT8V) { return(doSync(true)); }
    2c12:	80 91 fe 02 	lds	r24, 0x02FE
    2c16:	88 23       	and	r24, r24
    2c18:	21 f4       	brne	.+8      	; 0x2c22 <FHT8VPollSyncAndTX_First(bool)+0x16>
    2c1a:	81 e0       	ldi	r24, 0x01	; 1
    2c1c:	0e 94 19 15 	call	0x2a32	; 0x2a32 <doSync(bool)>
    2c20:	08 95       	ret
#if 0 && defined(DEBUG)
   if(0 == halfSecondsToNextFHT8VTX) { panic(F("FHT8V hs count 0 too soon")); }
#endif

  // If no TX required in this minor cycle then can return false quickly (having decremented ticks-to-next-TX value suitably).
  if(halfSecondsToNextFHT8VTX > MAX_HSC+1)
    2c22:	80 91 ff 02 	lds	r24, 0x02FF
    2c26:	85 30       	cpi	r24, 0x05	; 5
    2c28:	28 f0       	brcs	.+10     	; 0x2c34 <FHT8VPollSyncAndTX_First(bool)+0x28>
    {
    halfSecondsToNextFHT8VTX -= (MAX_HSC+1);
    2c2a:	84 50       	subi	r24, 0x04	; 4
    2c2c:	80 93 ff 02 	sts	0x02FF, r24
    2c30:	80 e0       	ldi	r24, 0x00	; 0
    2c32:	08 95       	ret
    return(false); // No TX this minor cycle.
    }

  // TX is due this (first) slot so do it (and no more will be needed this minor cycle).
  if(0 == --halfSecondsToNextFHT8VTX)
    2c34:	81 50       	subi	r24, 0x01	; 1
    2c36:	80 93 ff 02 	sts	0x02FF, r24
    2c3a:	88 23       	and	r24, r24
    2c3c:	11 f0       	breq	.+4      	; 0x2c42 <FHT8VPollSyncAndTX_First(bool)+0x36>
    2c3e:	81 e0       	ldi	r24, 0x01	; 1
    2c40:	08 95       	ret
    {
    valveSettingTX(allowDoubleTX); // Should be heard by valve.
    2c42:	89 2f       	mov	r24, r25
    2c44:	0e 94 dd 13 	call	0x27ba	; 0x27ba <valveSettingTX(bool)>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    2c48:	f9 99       	sbic	0x1f, 1	; 31
    2c4a:	fe cf       	rjmp	.-4      	; 0x2c48 <FHT8VPollSyncAndTX_First(bool)+0x3c>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    2c4c:	81 e1       	ldi	r24, 0x11	; 17
    2c4e:	90 e0       	ldi	r25, 0x00	; 0
    2c50:	92 bd       	out	0x22, r25	; 34
    2c52:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    2c54:	f8 9a       	sbi	0x1f, 0	; 31
    2c56:	80 b5       	in	r24, 0x20	; 32
    DEBUG_SERIAL_PRINT(' ');
    // DEBUG_SERIAL_PRINTLN_FLASHSTRING(" FHT8V TX");
    serialPrintlnAndFlush(F("FHT8V TX"));
#endif
    // Set up correct delay to next TX.
    halfSecondsToNextFHT8VTX = FHT8VTXGapHalfSeconds(FHT8VGetHC2(), 0);
    2c58:	87 70       	andi	r24, 0x07	; 7
    2c5a:	8d 51       	subi	r24, 0x1D	; 29
    2c5c:	80 93 ff 02 	sts	0x02FF, r24
    2c60:	80 e0       	ldi	r24, 0x00	; 0
    }

  // Will need to TX in a following slot in this minor cycle...
  return(true);
#endif
  }
    2c62:	08 95       	ret

00002c64 <getInboundStatsQueueOverrun()>:
static uint16_t inboundStatsQueueOverrun = 0;

// Get count of dropped inbound stats messages due to insufficient queue space.
uint16_t getInboundStatsQueueOverrun()
  {
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    2c64:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    2c66:	f8 94       	cli
    { return(inboundStatsQueueOverrun); }
    2c68:	80 91 45 03 	lds	r24, 0x0345
    2c6c:	90 91 46 03 	lds	r25, 0x0346
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    2c70:	2f bf       	out	0x3f, r18	; 63
  }
    2c72:	08 95       	ret

00002c74 <enableTrailingStatsPayload()>:
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    2c74:	f9 99       	sbic	0x1f, 1	; 31
    2c76:	fe cf       	rjmp	.-4      	; 0x2c74 <enableTrailingStatsPayload()>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    2c78:	8c e1       	ldi	r24, 0x1C	; 28
    2c7a:	90 e0       	ldi	r25, 0x00	; 0
    2c7c:	92 bd       	out	0x22, r25	; 34
    2c7e:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    2c80:	f8 9a       	sbi	0x1f, 0	; 31
    2c82:	80 b5       	in	r24, 0x20	; 32
    2c84:	90 e0       	ldi	r25, 0x00	; 0
    2c86:	81 38       	cpi	r24, 0x81	; 129
    2c88:	08 f4       	brcc	.+2      	; 0x2c8c <enableTrailingStatsPayload()+0x18>
    2c8a:	91 e0       	ldi	r25, 0x01	; 1
#if !defined(enableTrailingStatsPayload)
// Returns true if an unencrypted minimal trailing static payload and similar (eg bare stats transmission) is permitted.
// True if the TX_ENABLE value is no higher than stTXmostUnsec.
// Some filtering may be required even if this is true.
// TODO: allow cacheing in RAM for speed.
bool enableTrailingStatsPayload() { return(eeprom_read_byte((uint8_t *)EE_START_STATS_TX_ENABLE) <= stTXmostUnsec); }
    2c8c:	89 2f       	mov	r24, r25
    2c8e:	08 95       	ret

00002c90 <quickValidateRawSimpleJSONMessage(char const*)>:
// Returns true unless the buffer clearly does not contain a possible valid raw JSON message.
// This message is expected to be one object wrapped in '{' and '}'
// and containing only ASCII printable/non-control characters in the range [32,126].
// The message must be no longer than MSG_JSON_MAX_LENGTH excluding trailing null.
// This only does a quick validation for egregious errors.
bool quickValidateRawSimpleJSONMessage(const char * const buf)
    2c90:	fc 01       	movw	r30, r24
  {
  if('{' != buf[0]) { return(false); }
    2c92:	80 81       	ld	r24, Z
    2c94:	8b 37       	cpi	r24, 0x7B	; 123
    2c96:	a9 f4       	brne	.+42     	; 0x2cc2 <quickValidateRawSimpleJSONMessage(char const*)+0x32>
  // Scan up to maximum length for terminating '}'.
  const char *p = buf + 1;
  for(int i = 1; i < MSG_JSON_MAX_LENGTH; ++i)
    2c98:	9f 01       	movw	r18, r30
    2c9a:	2a 5c       	subi	r18, 0xCA	; 202
    2c9c:	3f 4f       	sbci	r19, 0xFF	; 255
    {
    const char c = *p++;
    2c9e:	91 81       	ldd	r25, Z+1	; 0x01
    // With a terminating '}' (followed by '\0') the message is superficially valid.
    if(('}' == c) && ('\0' == *p)) { return(true); }
    2ca0:	9d 37       	cpi	r25, 0x7D	; 125
    2ca2:	29 f4       	brne	.+10     	; 0x2cae <quickValidateRawSimpleJSONMessage(char const*)+0x1e>
    2ca4:	82 81       	ldd	r24, Z+2	; 0x02
    2ca6:	88 23       	and	r24, r24
    2ca8:	11 f4       	brne	.+4      	; 0x2cae <quickValidateRawSimpleJSONMessage(char const*)+0x1e>
    2caa:	81 e0       	ldi	r24, 0x01	; 1
    2cac:	08 95       	ret
    // Non-printable/control character makes the message invalid.
    if((c < 32) || (c > 126)) { return(false); }
    2cae:	89 2f       	mov	r24, r25
    2cb0:	80 52       	subi	r24, 0x20	; 32
    2cb2:	8f 35       	cpi	r24, 0x5F	; 95
    2cb4:	30 f4       	brcc	.+12     	; 0x2cc2 <quickValidateRawSimpleJSONMessage(char const*)+0x32>
    // Premature end of message renders it invalid.
    if('\0' == c) { return(false); }
    2cb6:	99 23       	and	r25, r25
    2cb8:	21 f0       	breq	.+8      	; 0x2cc2 <quickValidateRawSimpleJSONMessage(char const*)+0x32>
    2cba:	31 96       	adiw	r30, 0x01	; 1
bool quickValidateRawSimpleJSONMessage(const char * const buf)
  {
  if('{' != buf[0]) { return(false); }
  // Scan up to maximum length for terminating '}'.
  const char *p = buf + 1;
  for(int i = 1; i < MSG_JSON_MAX_LENGTH; ++i)
    2cbc:	e2 17       	cp	r30, r18
    2cbe:	f3 07       	cpc	r31, r19
    2cc0:	71 f7       	brne	.-36     	; 0x2c9e <quickValidateRawSimpleJSONMessage(char const*)+0xe>
    2cc2:	80 e0       	ldi	r24, 0x00	; 0
    if((c < 32) || (c > 126)) { return(false); }
    // Premature end of message renders it invalid.
    if('\0' == c) { return(false); }
    }
  return(false); // Bad (unterminated) message.
  }
    2cc4:	08 95       	ret

00002cc6 <BufPrint::write(unsigned char)>:
  return(adjustJSONMsgForRXAndCheckCRC_ERR); // Bad (unterminated) message.
  }


// Print a single char to a bounded buffer; returns 1 if successful, else 0 if full.
size_t BufPrint::write(const uint8_t c)
    2cc6:	dc 01       	movw	r26, r24
  {
  if(size < capacity) { b[size++] = c; b[size] = '\0'; return(1); }
    2cc8:	17 96       	adiw	r26, 0x07	; 7
    2cca:	9c 91       	ld	r25, X
    2ccc:	17 97       	sbiw	r26, 0x07	; 7
    2cce:	16 96       	adiw	r26, 0x06	; 6
    2cd0:	8c 91       	ld	r24, X
    2cd2:	16 97       	sbiw	r26, 0x06	; 6
    2cd4:	98 17       	cp	r25, r24
    2cd6:	18 f0       	brcs	.+6      	; 0x2cde <BufPrint::write(unsigned char)+0x18>
    2cd8:	20 e0       	ldi	r18, 0x00	; 0
    2cda:	30 e0       	ldi	r19, 0x00	; 0
    2cdc:	15 c0       	rjmp	.+42     	; 0x2d08 <BufPrint::write(unsigned char)+0x42>
    2cde:	14 96       	adiw	r26, 0x04	; 4
    2ce0:	ed 91       	ld	r30, X+
    2ce2:	fc 91       	ld	r31, X
    2ce4:	15 97       	sbiw	r26, 0x05	; 5
    2ce6:	e9 0f       	add	r30, r25
    2ce8:	f1 1d       	adc	r31, r1
    2cea:	60 83       	st	Z, r22
    2cec:	89 2f       	mov	r24, r25
    2cee:	8f 5f       	subi	r24, 0xFF	; 255
    2cf0:	17 96       	adiw	r26, 0x07	; 7
    2cf2:	8c 93       	st	X, r24
    2cf4:	17 97       	sbiw	r26, 0x07	; 7
    2cf6:	14 96       	adiw	r26, 0x04	; 4
    2cf8:	ed 91       	ld	r30, X+
    2cfa:	fc 91       	ld	r31, X
    2cfc:	15 97       	sbiw	r26, 0x05	; 5
    2cfe:	e8 0f       	add	r30, r24
    2d00:	f1 1d       	adc	r31, r1
    2d02:	10 82       	st	Z, r1
    2d04:	21 e0       	ldi	r18, 0x01	; 1
    2d06:	30 e0       	ldi	r19, 0x00	; 0
  return(0);
  }
    2d08:	c9 01       	movw	r24, r18
    2d0a:	08 95       	ret

00002d0c <SimpleStatsRotationBase::changedValue()>:
  }
#endif


// True if any changed values are pending (not yet written out).
bool SimpleStatsRotationBase::changedValue()
    2d0c:	fc 01       	movw	r30, r24
  {
  DescValueTuple const *p = stats + nStats;
    2d0e:	23 81       	ldd	r18, Z+3	; 0x03
    2d10:	87 e0       	ldi	r24, 0x07	; 7
    2d12:	28 9f       	mul	r18, r24
    2d14:	c0 01       	movw	r24, r0
    2d16:	11 24       	eor	r1, r1
    2d18:	01 80       	ldd	r0, Z+1	; 0x01
    2d1a:	f2 81       	ldd	r31, Z+2	; 0x02
    2d1c:	e0 2d       	mov	r30, r0
    2d1e:	e8 0f       	add	r30, r24
    2d20:	f9 1f       	adc	r31, r25
    2d22:	06 c0       	rjmp	.+12     	; 0x2d30 <SimpleStatsRotationBase::changedValue()+0x24>
  for(int8_t i = nStats; --i > 0; )
    { if((--p)->flags.changed) { return(true); } }
    2d24:	37 97       	sbiw	r30, 0x07	; 7
    2d26:	86 81       	ldd	r24, Z+6	; 0x06
    2d28:	80 ff       	sbrs	r24, 0
    2d2a:	02 c0       	rjmp	.+4      	; 0x2d30 <SimpleStatsRotationBase::changedValue()+0x24>
    2d2c:	81 e0       	ldi	r24, 0x01	; 1
    2d2e:	08 95       	ret

// True if any changed values are pending (not yet written out).
bool SimpleStatsRotationBase::changedValue()
  {
  DescValueTuple const *p = stats + nStats;
  for(int8_t i = nStats; --i > 0; )
    2d30:	21 50       	subi	r18, 0x01	; 1
    2d32:	12 16       	cp	r1, r18
    2d34:	bc f3       	brlt	.-18     	; 0x2d24 <SimpleStatsRotationBase::changedValue()+0x18>
    2d36:	80 e0       	ldi	r24, 0x00	; 0
    { if((--p)->flags.changed) { return(true); } }
  return(false);
  }
    2d38:	08 95       	ret

00002d3a <SimpleStatsRotationBase::print(BufPrint&, SimpleStatsRotationBase::DescValueTuple const&, bool&) const>:
  return(false); // FAILED: full.
  }

#if defined(ALLOW_JSON_OUTPUT)
// Print an object field "name":value to the given buffer.
size_t SimpleStatsRotationBase::print(BufPrint &bp, const SimpleStatsRotationBase::DescValueTuple &s, bool &commaPending) const
    2d3a:	4f 92       	push	r4
    2d3c:	5f 92       	push	r5
    2d3e:	6f 92       	push	r6
    2d40:	7f 92       	push	r7
    2d42:	8f 92       	push	r8
    2d44:	9f 92       	push	r9
    2d46:	af 92       	push	r10
    2d48:	bf 92       	push	r11
    2d4a:	cf 92       	push	r12
    2d4c:	df 92       	push	r13
    2d4e:	ef 92       	push	r14
    2d50:	ff 92       	push	r15
    2d52:	0f 93       	push	r16
    2d54:	1f 93       	push	r17
    2d56:	cf 93       	push	r28
    2d58:	df 93       	push	r29
    2d5a:	96 2e       	mov	r9, r22
    2d5c:	87 2e       	mov	r8, r23
    2d5e:	3a 01       	movw	r6, r20
    2d60:	29 01       	movw	r4, r18
  {
  size_t w = 0;
  if(commaPending) { w += bp.print(','); }
    2d62:	f9 01       	movw	r30, r18
    2d64:	80 81       	ld	r24, Z
    2d66:	88 23       	and	r24, r24
    2d68:	19 f4       	brne	.+6      	; 0x2d70 <SimpleStatsRotationBase::print(BufPrint&, SimpleStatsRotationBase::DescValueTuple const&, bool&) const+0x36>
    2d6a:	c0 e0       	ldi	r28, 0x00	; 0
    2d6c:	d0 e0       	ldi	r29, 0x00	; 0
    2d6e:	06 c0       	rjmp	.+12     	; 0x2d7c <SimpleStatsRotationBase::print(BufPrint&, SimpleStatsRotationBase::DescValueTuple const&, bool&) const+0x42>
    2d70:	86 2f       	mov	r24, r22
    2d72:	97 2f       	mov	r25, r23
    2d74:	6c e2       	ldi	r22, 0x2C	; 44
    2d76:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
    2d7a:	ec 01       	movw	r28, r24
  w += bp.print('"');
    2d7c:	89 2d       	mov	r24, r9
    2d7e:	98 2d       	mov	r25, r8
    2d80:	62 e2       	ldi	r22, 0x22	; 34
    2d82:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
    2d86:	8c 01       	movw	r16, r24
  w += bp.print(s.descriptor.key); // Assumed not to need escaping in any way.
    2d88:	f3 01       	movw	r30, r6
    2d8a:	60 81       	ld	r22, Z
    2d8c:	71 81       	ldd	r23, Z+1	; 0x01
    2d8e:	89 2d       	mov	r24, r9
    2d90:	98 2d       	mov	r25, r8
    2d92:	0e 94 36 3c 	call	0x786c	; 0x786c <Print::print(char const*)>
    2d96:	5c 01       	movw	r10, r24
  w += bp.print('"');
    2d98:	89 2d       	mov	r24, r9
    2d9a:	98 2d       	mov	r25, r8
    2d9c:	62 e2       	ldi	r22, 0x22	; 34
    2d9e:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
    2da2:	6c 01       	movw	r12, r24
  w += bp.print(':');
    2da4:	89 2d       	mov	r24, r9
    2da6:	98 2d       	mov	r25, r8
    2da8:	6a e3       	ldi	r22, 0x3A	; 58
    2daa:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
    2dae:	7c 01       	movw	r14, r24
  w += bp.print(s.value);
    2db0:	f3 01       	movw	r30, r6
    2db2:	64 81       	ldd	r22, Z+4	; 0x04
    2db4:	75 81       	ldd	r23, Z+5	; 0x05
    2db6:	89 2d       	mov	r24, r9
    2db8:	98 2d       	mov	r25, r8
    2dba:	4a e0       	ldi	r20, 0x0A	; 10
    2dbc:	50 e0       	ldi	r21, 0x00	; 0
    2dbe:	0e 94 23 3c 	call	0x7846	; 0x7846 <Print::print(int, int)>
// Print an object field "name":value to the given buffer.
size_t SimpleStatsRotationBase::print(BufPrint &bp, const SimpleStatsRotationBase::DescValueTuple &s, bool &commaPending) const
  {
  size_t w = 0;
  if(commaPending) { w += bp.print(','); }
  w += bp.print('"');
    2dc2:	0c 0f       	add	r16, r28
    2dc4:	1d 1f       	adc	r17, r29
  w += bp.print(s.descriptor.key); // Assumed not to need escaping in any way.
    2dc6:	0a 0d       	add	r16, r10
    2dc8:	1b 1d       	adc	r17, r11
  w += bp.print('"');
    2dca:	0c 0d       	add	r16, r12
    2dcc:	1d 1d       	adc	r17, r13
  w += bp.print(':');
    2dce:	0e 0d       	add	r16, r14
    2dd0:	1f 1d       	adc	r17, r15
  w += bp.print(s.value);
  commaPending = true;
    2dd2:	21 e0       	ldi	r18, 0x01	; 1
    2dd4:	f2 01       	movw	r30, r4
    2dd6:	20 83       	st	Z, r18
    2dd8:	08 0f       	add	r16, r24
    2dda:	19 1f       	adc	r17, r25
  return(w);
  }
    2ddc:	c8 01       	movw	r24, r16
    2dde:	df 91       	pop	r29
    2de0:	cf 91       	pop	r28
    2de2:	1f 91       	pop	r17
    2de4:	0f 91       	pop	r16
    2de6:	ff 90       	pop	r15
    2de8:	ef 90       	pop	r14
    2dea:	df 90       	pop	r13
    2dec:	cf 90       	pop	r12
    2dee:	bf 90       	pop	r11
    2df0:	af 90       	pop	r10
    2df2:	9f 90       	pop	r9
    2df4:	8f 90       	pop	r8
    2df6:	7f 90       	pop	r7
    2df8:	6f 90       	pop	r6
    2dfa:	5f 90       	pop	r5
    2dfc:	4f 90       	pop	r4
    2dfe:	08 95       	ret

00002e00 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)>:
//   * maximise  if true attempt to maximise the number of stats squeezed into each frame,
//       potentially at the cost of signficant CPU time
//   * suppressClearChanged  if true then 'changed' flag for included fields is not cleared by this
//       allowing them to continue to be treated as higher priority
uint8_t SimpleStatsRotationBase::writeJSON(uint8_t *const buf, const uint8_t bufSize, const uint8_t sensitivity,
                                           const bool maximise, const bool suppressClearChanged)
    2e00:	2f 92       	push	r2
    2e02:	3f 92       	push	r3
    2e04:	4f 92       	push	r4
    2e06:	5f 92       	push	r5
    2e08:	6f 92       	push	r6
    2e0a:	7f 92       	push	r7
    2e0c:	8f 92       	push	r8
    2e0e:	9f 92       	push	r9
    2e10:	af 92       	push	r10
    2e12:	bf 92       	push	r11
    2e14:	cf 92       	push	r12
    2e16:	df 92       	push	r13
    2e18:	ef 92       	push	r14
    2e1a:	ff 92       	push	r15
    2e1c:	0f 93       	push	r16
    2e1e:	1f 93       	push	r17
    2e20:	df 93       	push	r29
    2e22:	cf 93       	push	r28
    2e24:	cd b7       	in	r28, 0x3d	; 61
    2e26:	de b7       	in	r29, 0x3e	; 62
    2e28:	2d 97       	sbiw	r28, 0x0d	; 13
    2e2a:	0f b6       	in	r0, 0x3f	; 63
    2e2c:	f8 94       	cli
    2e2e:	de bf       	out	0x3e, r29	; 62
    2e30:	0f be       	out	0x3f, r0	; 63
    2e32:	cd bf       	out	0x3d, r28	; 61
    2e34:	6c 01       	movw	r12, r24
    2e36:	1b 01       	movw	r2, r22
    2e38:	f4 2e       	mov	r15, r20
    2e3a:	2b 87       	std	Y+11, r18	; 0x0b
    2e3c:	0c 87       	std	Y+12, r16	; 0x0c
    2e3e:	ed 86       	std	Y+13, r14	; 0x0d
  {
#ifdef DEBUG
  if(NULL == buf) { panic(0); } // Should never happen.
    2e40:	61 15       	cp	r22, r1
    2e42:	71 05       	cpc	r23, r1
    2e44:	21 f4       	brne	.+8      	; 0x2e4e <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x4e>
    2e46:	80 e0       	ldi	r24, 0x00	; 0
    2e48:	90 e0       	ldi	r25, 0x00	; 0
    2e4a:	0e 94 28 30 	call	0x6050	; 0x6050 <panic(__FlashStringHelper const*)>
#endif
  // Minimum size is for {"@":""} plus null plus extra padding char/byte to check for overrun.
  if(bufSize < 10) { return(0); } // Failed.
    2e4e:	39 e0       	ldi	r19, 0x09	; 9
    2e50:	3f 15       	cp	r19, r15
    2e52:	08 f0       	brcs	.+2      	; 0x2e56 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x56>
    2e54:	80 c1       	rjmp	.+768    	; 0x3156 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x356>
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
    2e56:	1d 82       	std	Y+5, r1	; 0x05
    2e58:	1c 82       	std	Y+4, r1	; 0x04
    uint8_t mark;
  public:
    // Wrap around a buffer of size bufSize-1 chars and a trailing '\0'.
    // The buffer must be of at least size 1.
    // A buffer of size n can accommodate n-1 characters.
    BufPrint(char *buf, uint8_t bufSize) : b(buf), capacity(bufSize-1), size(0), mark(0) { buf[0] = '\0'; }
    2e5a:	82 e8       	ldi	r24, 0x82	; 130
    2e5c:	91 e0       	ldi	r25, 0x01	; 1
    2e5e:	9b 83       	std	Y+3, r25	; 0x03
    2e60:	8a 83       	std	Y+2, r24	; 0x02
    2e62:	3f 82       	std	Y+7, r3	; 0x07
    2e64:	2e 82       	std	Y+6, r2	; 0x06
    2e66:	fa 94       	dec	r15
    2e68:	f8 86       	std	Y+8, r15	; 0x08
    2e6a:	f3 94       	inc	r15
    2e6c:	19 86       	std	Y+9, r1	; 0x09
    2e6e:	1a 86       	std	Y+10, r1	; 0x0a
    2e70:	d1 01       	movw	r26, r2
    2e72:	1c 92       	st	X, r1

  // Write/print to buffer passed in.
  BufPrint bp((char *)buf, bufSize);
  // True if field has been written and will need a ',' if another field is written.
  bool commaPending = false;
    2e74:	19 82       	std	Y+1, r1	; 0x01

  // Start object.
  bp.print('{');
    2e76:	8e 01       	movw	r16, r28
    2e78:	0e 5f       	subi	r16, 0xFE	; 254
    2e7a:	1f 4f       	sbci	r17, 0xFF	; 255
    2e7c:	c8 01       	movw	r24, r16
    2e7e:	6b e7       	ldi	r22, 0x7B	; 123
    2e80:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>

  // Write ID first.
  // If an explicit ID is supplied then use it
  // else compute it taking the housecode by preference if it is set.
  bp.print(F("\"@\":\""));
    2e84:	c8 01       	movw	r24, r16
    2e86:	6a e5       	ldi	r22, 0x5A	; 90
    2e88:	71 e0       	ldi	r23, 0x01	; 1
    2e8a:	0e 94 d2 3a 	call	0x75a4	; 0x75a4 <Print::print(__FlashStringHelper const*)>

#ifdef USE_MODULE_FHT8VSIMPLE
  if(NULL != id) { bp.print(id); } // Value has to be 'safe' (eg no " nor \ in it).
    2e8e:	f6 01       	movw	r30, r12
    2e90:	67 81       	ldd	r22, Z+7	; 0x07
    2e92:	70 85       	ldd	r23, Z+8	; 0x08
    2e94:	61 15       	cp	r22, r1
    2e96:	71 05       	cpc	r23, r1
    2e98:	21 f0       	breq	.+8      	; 0x2ea2 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0xa2>
    2e9a:	c8 01       	movw	r24, r16
    2e9c:	0e 94 36 3c 	call	0x786c	; 0x786c <Print::print(char const*)>
    2ea0:	55 c0       	rjmp	.+170    	; 0x2f4c <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x14c>
  else
    {
    if(localFHT8VTRVEnabled())
    2ea2:	0e 94 fd 10 	call	0x21fa	; 0x21fa <localFHT8VTRVEnabled()>
    2ea6:	88 23       	and	r24, r24
    2ea8:	39 f0       	breq	.+14     	; 0x2eb8 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0xb8>
      {
      const uint8_t hc1 = FHT8VGetHC1();
    2eaa:	0e 94 eb 10 	call	0x21d6	; 0x21d6 <FHT8VGetHC1()>
    2eae:	18 2f       	mov	r17, r24
      const uint8_t hc2 = FHT8VGetHC2();
    2eb0:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <FHT8VGetHC2()>
    2eb4:	08 2f       	mov	r16, r24
    2eb6:	10 c0       	rjmp	.+32     	; 0x2ed8 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0xd8>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    2eb8:	f9 99       	sbic	0x1f, 1	; 31
    2eba:	fe cf       	rjmp	.-4      	; 0x2eb8 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0xb8>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    2ebc:	84 e1       	ldi	r24, 0x14	; 20
    2ebe:	90 e0       	ldi	r25, 0x00	; 0
    2ec0:	92 bd       	out	0x22, r25	; 34
    2ec2:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    2ec4:	f8 9a       	sbi	0x1f, 0	; 31
    2ec6:	10 b5       	in	r17, 0x20	; 32
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    2ec8:	f9 99       	sbic	0x1f, 1	; 31
    2eca:	fe cf       	rjmp	.-4      	; 0x2ec8 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0xc8>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    2ecc:	85 e1       	ldi	r24, 0x15	; 21
    2ece:	90 e0       	ldi	r25, 0x00	; 0
    2ed0:	92 bd       	out	0x22, r25	; 34
    2ed2:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    2ed4:	f8 9a       	sbi	0x1f, 0	; 31
    2ed6:	00 b5       	in	r16, 0x20	; 32


// Extract ASCII hex digit in range [0-9][a-f] (ie lowercase) from bottom 4 bits of argument.
// Eg, passing in 0xa (10) returns 'a'.
// The top 4 bits are ignored.
static inline char hexDigit(const uint8_t value) { const uint8_t v = 0xf&value; if(v<10) { return('0'+v); } return('a'+(v-10)); }
    2ed8:	81 2f       	mov	r24, r17
    2eda:	90 e0       	ldi	r25, 0x00	; 0
    2edc:	34 e0       	ldi	r19, 0x04	; 4
    2ede:	95 95       	asr	r25
    2ee0:	87 95       	ror	r24
    2ee2:	3a 95       	dec	r19
    2ee4:	e1 f7       	brne	.-8      	; 0x2ede <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0xde>
    2ee6:	68 2f       	mov	r22, r24
    2ee8:	6f 70       	andi	r22, 0x0F	; 15
    2eea:	6a 30       	cpi	r22, 0x0A	; 10
    2eec:	10 f4       	brcc	.+4      	; 0x2ef2 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0xf2>
    2eee:	60 5d       	subi	r22, 0xD0	; 208
    2ef0:	01 c0       	rjmp	.+2      	; 0x2ef4 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0xf4>
    2ef2:	69 5a       	subi	r22, 0xA9	; 169
    else
#endif
      {
      const uint8_t id1 = eeprom_read_byte(0 + (uint8_t *)EE_START_ID);
      const uint8_t id2 = eeprom_read_byte(1 + (uint8_t *)EE_START_ID);
      bp.print(hexDigit(id1 >> 4));
    2ef4:	ce 01       	movw	r24, r28
    2ef6:	02 96       	adiw	r24, 0x02	; 2
    2ef8:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
    2efc:	61 2f       	mov	r22, r17
    2efe:	6f 70       	andi	r22, 0x0F	; 15
    2f00:	6a 30       	cpi	r22, 0x0A	; 10
    2f02:	10 f4       	brcc	.+4      	; 0x2f08 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x108>
    2f04:	60 5d       	subi	r22, 0xD0	; 208
    2f06:	01 c0       	rjmp	.+2      	; 0x2f0a <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x10a>
    2f08:	69 5a       	subi	r22, 0xA9	; 169
      bp.print(hexDigit(id1));
    2f0a:	ce 01       	movw	r24, r28
    2f0c:	02 96       	adiw	r24, 0x02	; 2
    2f0e:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
    2f12:	80 2f       	mov	r24, r16
    2f14:	90 e0       	ldi	r25, 0x00	; 0
    2f16:	24 e0       	ldi	r18, 0x04	; 4
    2f18:	95 95       	asr	r25
    2f1a:	87 95       	ror	r24
    2f1c:	2a 95       	dec	r18
    2f1e:	e1 f7       	brne	.-8      	; 0x2f18 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x118>
    2f20:	68 2f       	mov	r22, r24
    2f22:	6f 70       	andi	r22, 0x0F	; 15
    2f24:	6a 30       	cpi	r22, 0x0A	; 10
    2f26:	10 f4       	brcc	.+4      	; 0x2f2c <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x12c>
    2f28:	60 5d       	subi	r22, 0xD0	; 208
    2f2a:	01 c0       	rjmp	.+2      	; 0x2f2e <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x12e>
    2f2c:	69 5a       	subi	r22, 0xA9	; 169
      bp.print(hexDigit(id2 >> 4));
    2f2e:	ce 01       	movw	r24, r28
    2f30:	02 96       	adiw	r24, 0x02	; 2
    2f32:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
    2f36:	60 2f       	mov	r22, r16
    2f38:	6f 70       	andi	r22, 0x0F	; 15
    2f3a:	6a 30       	cpi	r22, 0x0A	; 10
    2f3c:	10 f4       	brcc	.+4      	; 0x2f42 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x142>
    2f3e:	60 5d       	subi	r22, 0xD0	; 208
    2f40:	01 c0       	rjmp	.+2      	; 0x2f44 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x144>
    2f42:	69 5a       	subi	r22, 0xA9	; 169
      bp.print(hexDigit(id2));
    2f44:	ce 01       	movw	r24, r28
    2f46:	02 96       	adiw	r24, 0x02	; 2
    2f48:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
      }
    }

  bp.print('"');
    2f4c:	8e 01       	movw	r16, r28
    2f4e:	0e 5f       	subi	r16, 0xFE	; 254
    2f50:	1f 4f       	sbci	r17, 0xFF	; 255
    2f52:	c8 01       	movw	r24, r16
    2f54:	62 e2       	ldi	r22, 0x22	; 34
    2f56:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
  commaPending = true;
    2f5a:	bb 24       	eor	r11, r11
    2f5c:	b3 94       	inc	r11
    2f5e:	b9 82       	std	Y+1, r11	; 0x01

  // Write count next iff enabled.
  if(c.enabled)
    2f60:	d6 01       	movw	r26, r12
    2f62:	19 96       	adiw	r26, 0x09	; 9
    2f64:	8c 91       	ld	r24, X
    2f66:	80 ff       	sbrs	r24, 0
    2f68:	14 c0       	rjmp	.+40     	; 0x2f92 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x192>
    {
    if(commaPending) { bp.print(','); commaPending = false; }
    2f6a:	c8 01       	movw	r24, r16
    2f6c:	6c e2       	ldi	r22, 0x2C	; 44
    2f6e:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
    2f72:	19 82       	std	Y+1, r1	; 0x01
    bp.print(F("\"+\":"));
    2f74:	c8 01       	movw	r24, r16
    2f76:	65 e5       	ldi	r22, 0x55	; 85
    2f78:	71 e0       	ldi	r23, 0x01	; 1
    2f7a:	0e 94 d2 3a 	call	0x75a4	; 0x75a4 <Print::print(__FlashStringHelper const*)>
    bp.print(c.count);
    2f7e:	f6 01       	movw	r30, r12
    2f80:	61 85       	ldd	r22, Z+9	; 0x09
    2f82:	66 95       	lsr	r22
    2f84:	67 70       	andi	r22, 0x07	; 7
    2f86:	c8 01       	movw	r24, r16
    2f88:	4a e0       	ldi	r20, 0x0A	; 10
    2f8a:	50 e0       	ldi	r21, 0x00	; 0
    2f8c:	0e 94 d1 3b 	call	0x77a2	; 0x77a2 <Print::print(unsigned char, int)>
    commaPending = true;
    2f90:	b9 82       	std	Y+1, r11	; 0x01
    // True if buffer is completely full.
    bool isFull() const { return(size == capacity); }
    // Get size/chars already in the buffer, not including trailing '\0'.
    uint8_t getSize() const { return(size); }
    // Set to record good place to rewind to if necessary.
    void setMark() { mark = size; }
    2f92:	89 85       	ldd	r24, Y+9	; 0x09
    2f94:	8a 87       	std	Y+10, r24	; 0x0a

  bool gotHiPri = false;
  uint8_t hiPriIndex = 0;
  bool gotLoPri = false;
  uint8_t loPriIndex = 0;
  if(nStats != 0)
    2f96:	d6 01       	movw	r26, r12
    2f98:	13 96       	adiw	r26, 0x03	; 3
    2f9a:	6c 91       	ld	r22, X
    2f9c:	13 97       	sbiw	r26, 0x03	; 3
    2f9e:	66 23       	and	r22, r22
    2fa0:	09 f4       	brne	.+2      	; 0x2fa4 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x1a4>
    2fa2:	ce c0       	rjmp	.+412    	; 0x3140 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x340>
    {
    // High-pri/changed stats.
    // Only do this on a portion of runs to let 'normal' stats get a look-in.
    // This happens on even-numbered runs (eg including the first, typically).
    // Write at most one high-priority item.
    if(0 == (c.count & 1))
    2fa4:	19 96       	adiw	r26, 0x09	; 9
    2fa6:	8c 91       	ld	r24, X
    2fa8:	19 97       	sbiw	r26, 0x09	; 9
    2faa:	86 95       	lsr	r24
    2fac:	87 70       	andi	r24, 0x07	; 7
    2fae:	80 fd       	sbrc	r24, 0
    2fb0:	5a c0       	rjmp	.+180    	; 0x3066 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x266>
      {
      uint8_t next = lastTXedHiPri;
    2fb2:	16 96       	adiw	r26, 0x06	; 6
    2fb4:	1c 91       	ld	r17, X
    2fb6:	40 e0       	ldi	r20, 0x00	; 0
    2fb8:	50 e0       	ldi	r21, 0x00	; 0
      for(int i = nStats; --i >= 0; )
    2fba:	26 2f       	mov	r18, r22
    2fbc:	30 e0       	ldi	r19, 0x00	; 0
    2fbe:	21 50       	subi	r18, 0x01	; 1
    2fc0:	30 40       	sbci	r19, 0x00	; 0
        {
        // Wrap around the end of the stats.
        if(++next >= nStats) { next = 0; }
        // Skip stat if too sensitive to include in this output.
        DescValueTuple &s = stats[next];
    2fc2:	77 e0       	ldi	r23, 0x07	; 7
    2fc4:	49 c0       	rjmp	.+146    	; 0x3058 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x258>
      {
      uint8_t next = lastTXedHiPri;
      for(int i = nStats; --i >= 0; )
        {
        // Wrap around the end of the stats.
        if(++next >= nStats) { next = 0; }
    2fc6:	1f 5f       	subi	r17, 0xFF	; 255
    2fc8:	16 17       	cp	r17, r22
    2fca:	08 f0       	brcs	.+2      	; 0x2fce <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x1ce>
    2fcc:	10 e0       	ldi	r17, 0x00	; 0
        // Skip stat if too sensitive to include in this output.
        DescValueTuple &s = stats[next];
    2fce:	17 9f       	mul	r17, r23
    2fd0:	50 01       	movw	r10, r0
    2fd2:	11 24       	eor	r1, r1
    2fd4:	d6 01       	movw	r26, r12
    2fd6:	11 96       	adiw	r26, 0x01	; 1
    2fd8:	ed 91       	ld	r30, X+
    2fda:	fc 91       	ld	r31, X
    2fdc:	12 97       	sbiw	r26, 0x02	; 2
    2fde:	ea 0d       	add	r30, r10
    2fe0:	fb 1d       	adc	r31, r11
        if(sensitivity > s.descriptor.sensitivity) { continue; }
    2fe2:	82 81       	ldd	r24, Z+2	; 0x02
    2fe4:	bb 85       	ldd	r27, Y+11	; 0x0b
    2fe6:	8b 17       	cp	r24, r27
    2fe8:	a8 f1       	brcs	.+106    	; 0x3054 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x254>
        // Skip stat if neither changed nor high-priority.
        if(!s.descriptor.highPriority && !s.flags.changed) { continue; }
    2fea:	83 81       	ldd	r24, Z+3	; 0x03
    2fec:	88 23       	and	r24, r24
    2fee:	19 f4       	brne	.+6      	; 0x2ff6 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x1f6>
    2ff0:	86 81       	ldd	r24, Z+6	; 0x06
    2ff2:	80 ff       	sbrs	r24, 0
    2ff4:	2f c0       	rjmp	.+94     	; 0x3054 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x254>
        // Found suitable stat to include in output.
        hiPriIndex = next;
        gotHiPri = true;
        // Add to JSON output.
        print(bp, s, commaPending);
    2ff6:	c6 01       	movw	r24, r12
    2ff8:	be 01       	movw	r22, r28
    2ffa:	6e 5f       	subi	r22, 0xFE	; 254
    2ffc:	7f 4f       	sbci	r23, 0xFF	; 255
    2ffe:	af 01       	movw	r20, r30
    3000:	9e 01       	movw	r18, r28
    3002:	2f 5f       	subi	r18, 0xFF	; 255
    3004:	3f 4f       	sbci	r19, 0xFF	; 255
    3006:	0e 94 9d 16 	call	0x2d3a	; 0x2d3a <SimpleStatsRotationBase::print(BufPrint&, SimpleStatsRotationBase::DescValueTuple const&, bool&) const>
    BufPrint(char *buf, uint8_t bufSize) : b(buf), capacity(bufSize-1), size(0), mark(0) { buf[0] = '\0'; }
    virtual size_t write(uint8_t c);
    // True if buffer is completely full.
    bool isFull() const { return(size == capacity); }
    // Get size/chars already in the buffer, not including trailing '\0'.
    uint8_t getSize() const { return(size); }
    300a:	49 85       	ldd	r20, Y+9	; 0x09
        // If successful, ie still space for the closing "}\0" without running over-length
        // then mark this as a fall-back, else rewind and discard this item.
        if(bp.getSize() > bufSize - 3) { bp.rewind(); break; }
    300c:	8f 2d       	mov	r24, r15
    300e:	90 e0       	ldi	r25, 0x00	; 0
    3010:	02 97       	sbiw	r24, 0x02	; 2
    3012:	24 2f       	mov	r18, r20
    3014:	30 e0       	ldi	r19, 0x00	; 0
    3016:	28 17       	cp	r18, r24
    3018:	39 07       	cpc	r19, r25
    301a:	44 f0       	brlt	.+16     	; 0x302c <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x22c>
    // Set to record good place to rewind to if necessary.
    void setMark() { mark = size; }
    // Rewind to previous good position, clearing newer text.
    void rewind() { size = mark; b[size] = '\0'; }
    301c:	8a 85       	ldd	r24, Y+10	; 0x0a
    301e:	89 87       	std	Y+9, r24	; 0x09
    3020:	ee 81       	ldd	r30, Y+6	; 0x06
    3022:	ff 81       	ldd	r31, Y+7	; 0x07
    3024:	e8 0f       	add	r30, r24
    3026:	f1 1d       	adc	r31, r1
    3028:	10 82       	st	Z, r1
    302a:	11 c0       	rjmp	.+34     	; 0x304e <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x24e>
    // True if buffer is completely full.
    bool isFull() const { return(size == capacity); }
    // Get size/chars already in the buffer, not including trailing '\0'.
    uint8_t getSize() const { return(size); }
    // Set to record good place to rewind to if necessary.
    void setMark() { mark = size; }
    302c:	4a 87       	std	Y+10, r20	; 0x0a
        else
          {
          bp.setMark();
          lastTXed = lastTXedHiPri = hiPriIndex;
    302e:	f6 01       	movw	r30, r12
    3030:	16 83       	std	Z+6, r17	; 0x06
    3032:	14 83       	std	Z+4, r17	; 0x04
          if(!suppressClearChanged) { stats[hiPriIndex].flags.changed = false; }
    3034:	fd 85       	ldd	r31, Y+13	; 0x0d
    3036:	ff 23       	and	r31, r31
    3038:	51 f4       	brne	.+20     	; 0x304e <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x24e>
    303a:	d6 01       	movw	r26, r12
    303c:	11 96       	adiw	r26, 0x01	; 1
    303e:	ed 91       	ld	r30, X+
    3040:	fc 91       	ld	r31, X
    3042:	12 97       	sbiw	r26, 0x02	; 2
    3044:	ea 0d       	add	r30, r10
    3046:	fb 1d       	adc	r31, r11
    3048:	86 81       	ldd	r24, Z+6	; 0x06
    304a:	8e 7f       	andi	r24, 0xFE	; 254
    304c:	86 83       	std	Z+6, r24	; 0x06
    304e:	51 2e       	mov	r5, r17
    3050:	01 e0       	ldi	r16, 0x01	; 1
    3052:	0b c0       	rjmp	.+22     	; 0x306a <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x26a>
    3054:	4f 5f       	subi	r20, 0xFF	; 255
    3056:	5f 4f       	sbci	r21, 0xFF	; 255
    // This happens on even-numbered runs (eg including the first, typically).
    // Write at most one high-priority item.
    if(0 == (c.count & 1))
      {
      uint8_t next = lastTXedHiPri;
      for(int i = nStats; --i >= 0; )
    3058:	c9 01       	movw	r24, r18
    305a:	84 1b       	sub	r24, r20
    305c:	95 0b       	sbc	r25, r21
    305e:	8f 5f       	subi	r24, 0xFF	; 255
    3060:	9f 4f       	sbci	r25, 0xFF	; 255
    3062:	09 f0       	breq	.+2      	; 0x3066 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x266>
    3064:	b0 cf       	rjmp	.-160    	; 0x2fc6 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x1c6>
    3066:	00 e0       	ldi	r16, 0x00	; 0
    3068:	55 24       	eor	r5, r5
    // Rotate through all eligible stats round-robin,
    // adding one to the end of the current message if possible,
    // checking first the item indexed after the previous one sent.
//    if(!gotHiPri)
      {
      uint8_t next = lastTXedLoPri;
    306a:	f6 01       	movw	r30, r12
    306c:	25 81       	ldd	r18, Z+5	; 0x05
      for(int i = nStats; --i >= 0; )
    306e:	83 81       	ldd	r24, Z+3	; 0x03
    3070:	88 24       	eor	r8, r8
    3072:	99 24       	eor	r9, r9
    3074:	a8 2e       	mov	r10, r24
    3076:	bb 24       	eor	r11, r11
    3078:	08 94       	sec
    307a:	a1 08       	sbc	r10, r1
    307c:	b1 08       	sbc	r11, r1
        // Avoid re-transmitting the very last thing TXed unless there in only one item!
        if((lastTXed == next) && (nStats > 1)) { continue; }
        // Avoid transmitting the hi-pri item just sent if any.
        if(gotHiPri && (hiPriIndex == next)) { continue; }
        // Skip stat if too sensitive to include in this output.
        DescValueTuple &s = stats[next];
    307e:	87 e0       	ldi	r24, 0x07	; 7
    3080:	48 2e       	mov	r4, r24
        // Add to JSON output.
        print(bp, s, commaPending);
        // If successful then mark this as a fall-back, else rewind and discard this item.
        // If successful, ie still space for the closing "}\0" without running over-length
        // then mark this as a fall-back, else rewind and discard this item.
        if(bp.getSize() > bufSize - 3) { bp.rewind(); break; }
    3082:	ef 2c       	mov	r14, r15
    3084:	ff 24       	eor	r15, r15
    3086:	8e ef       	ldi	r24, 0xFE	; 254
    3088:	9f ef       	ldi	r25, 0xFF	; 255
    308a:	e8 0e       	add	r14, r24
    308c:	f9 1e       	adc	r15, r25
    308e:	51 c0       	rjmp	.+162    	; 0x3132 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x332>
      {
      uint8_t next = lastTXedLoPri;
      for(int i = nStats; --i >= 0; )
        {
        // Wrap around the end of the stats.
        if(++next >= nStats) { next = 0; }
    3090:	12 2f       	mov	r17, r18
    3092:	1f 5f       	subi	r17, 0xFF	; 255
    3094:	d6 01       	movw	r26, r12
    3096:	13 96       	adiw	r26, 0x03	; 3
    3098:	8c 91       	ld	r24, X
    309a:	18 17       	cp	r17, r24
    309c:	08 f0       	brcs	.+2      	; 0x30a0 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x2a0>
    309e:	10 e0       	ldi	r17, 0x00	; 0
        // Avoid re-transmitting the very last thing TXed unless there in only one item!
        if((lastTXed == next) && (nStats > 1)) { continue; }
    30a0:	f6 01       	movw	r30, r12
    30a2:	24 81       	ldd	r18, Z+4	; 0x04
    30a4:	21 17       	cp	r18, r17
    30a6:	19 f4       	brne	.+6      	; 0x30ae <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x2ae>
    30a8:	82 30       	cpi	r24, 0x02	; 2
    30aa:	08 f0       	brcs	.+2      	; 0x30ae <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x2ae>
    30ac:	3f c0       	rjmp	.+126    	; 0x312c <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x32c>
        // Avoid transmitting the hi-pri item just sent if any.
        if(gotHiPri && (hiPriIndex == next)) { continue; }
    30ae:	00 23       	and	r16, r16
    30b0:	11 f0       	breq	.+4      	; 0x30b6 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x2b6>
    30b2:	51 16       	cp	r5, r17
    30b4:	d1 f1       	breq	.+116    	; 0x312a <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x32a>
        // Skip stat if too sensitive to include in this output.
        DescValueTuple &s = stats[next];
    30b6:	14 9d       	mul	r17, r4
    30b8:	30 01       	movw	r6, r0
    30ba:	11 24       	eor	r1, r1
    30bc:	d6 01       	movw	r26, r12
    30be:	11 96       	adiw	r26, 0x01	; 1
    30c0:	ed 91       	ld	r30, X+
    30c2:	fc 91       	ld	r31, X
    30c4:	12 97       	sbiw	r26, 0x02	; 2
    30c6:	e6 0d       	add	r30, r6
    30c8:	f7 1d       	adc	r31, r7
        if(sensitivity > s.descriptor.sensitivity) { continue; }
    30ca:	82 81       	ldd	r24, Z+2	; 0x02
    30cc:	bb 85       	ldd	r27, Y+11	; 0x0b
    30ce:	8b 17       	cp	r24, r27
    30d0:	60 f1       	brcs	.+88     	; 0x312a <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x32a>
        // Found suitable stat to include in output.
        loPriIndex = next;
        gotLoPri = true;
        // Add to JSON output.
        print(bp, s, commaPending);
    30d2:	c6 01       	movw	r24, r12
    30d4:	be 01       	movw	r22, r28
    30d6:	6e 5f       	subi	r22, 0xFE	; 254
    30d8:	7f 4f       	sbci	r23, 0xFF	; 255
    30da:	af 01       	movw	r20, r30
    30dc:	9e 01       	movw	r18, r28
    30de:	2f 5f       	subi	r18, 0xFF	; 255
    30e0:	3f 4f       	sbci	r19, 0xFF	; 255
    30e2:	0e 94 9d 16 	call	0x2d3a	; 0x2d3a <SimpleStatsRotationBase::print(BufPrint&, SimpleStatsRotationBase::DescValueTuple const&, bool&) const>
    BufPrint(char *buf, uint8_t bufSize) : b(buf), capacity(bufSize-1), size(0), mark(0) { buf[0] = '\0'; }
    virtual size_t write(uint8_t c);
    // True if buffer is completely full.
    bool isFull() const { return(size == capacity); }
    // Get size/chars already in the buffer, not including trailing '\0'.
    uint8_t getSize() const { return(size); }
    30e6:	29 85       	ldd	r18, Y+9	; 0x09
        // If successful then mark this as a fall-back, else rewind and discard this item.
        // If successful, ie still space for the closing "}\0" without running over-length
        // then mark this as a fall-back, else rewind and discard this item.
        if(bp.getSize() > bufSize - 3) { bp.rewind(); break; }
    30e8:	82 2f       	mov	r24, r18
    30ea:	90 e0       	ldi	r25, 0x00	; 0
    30ec:	8e 15       	cp	r24, r14
    30ee:	9f 05       	cpc	r25, r15
    30f0:	44 f0       	brlt	.+16     	; 0x3102 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x302>
    // Set to record good place to rewind to if necessary.
    void setMark() { mark = size; }
    // Rewind to previous good position, clearing newer text.
    void rewind() { size = mark; b[size] = '\0'; }
    30f2:	8a 85       	ldd	r24, Y+10	; 0x0a
    30f4:	89 87       	std	Y+9, r24	; 0x09
    30f6:	ee 81       	ldd	r30, Y+6	; 0x06
    30f8:	ff 81       	ldd	r31, Y+7	; 0x07
    30fa:	e8 0f       	add	r30, r24
    30fc:	f1 1d       	adc	r31, r1
    30fe:	10 82       	st	Z, r1
    3100:	1f c0       	rjmp	.+62     	; 0x3140 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x340>
    // True if buffer is completely full.
    bool isFull() const { return(size == capacity); }
    // Get size/chars already in the buffer, not including trailing '\0'.
    uint8_t getSize() const { return(size); }
    // Set to record good place to rewind to if necessary.
    void setMark() { mark = size; }
    3102:	2a 87       	std	Y+10, r18	; 0x0a
        else
          {
          bp.setMark();
          lastTXed = lastTXedLoPri = loPriIndex;
    3104:	f6 01       	movw	r30, r12
    3106:	15 83       	std	Z+5, r17	; 0x05
    3108:	14 83       	std	Z+4, r17	; 0x04
          if(!suppressClearChanged) { stats[loPriIndex].flags.changed = false; }
    310a:	fd 85       	ldd	r31, Y+13	; 0x0d
    310c:	ff 23       	and	r31, r31
    310e:	51 f4       	brne	.+20     	; 0x3124 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x324>
    3110:	d6 01       	movw	r26, r12
    3112:	11 96       	adiw	r26, 0x01	; 1
    3114:	ed 91       	ld	r30, X+
    3116:	fc 91       	ld	r31, X
    3118:	12 97       	sbiw	r26, 0x02	; 2
    311a:	e6 0d       	add	r30, r6
    311c:	f7 1d       	adc	r31, r7
    311e:	86 81       	ldd	r24, Z+6	; 0x06
    3120:	8e 7f       	andi	r24, 0xFE	; 254
    3122:	86 83       	std	Z+6, r24	; 0x06
          }
        if(!maximise) { break; }
    3124:	bc 85       	ldd	r27, Y+12	; 0x0c
    3126:	bb 23       	and	r27, r27
    3128:	59 f0       	breq	.+22     	; 0x3140 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x340>
    312a:	21 2f       	mov	r18, r17
    312c:	08 94       	sec
    312e:	81 1c       	adc	r8, r1
    3130:	91 1c       	adc	r9, r1
    // adding one to the end of the current message if possible,
    // checking first the item indexed after the previous one sent.
//    if(!gotHiPri)
      {
      uint8_t next = lastTXedLoPri;
      for(int i = nStats; --i >= 0; )
    3132:	c5 01       	movw	r24, r10
    3134:	88 19       	sub	r24, r8
    3136:	99 09       	sbc	r25, r9
    3138:	8f 5f       	subi	r24, 0xFF	; 255
    313a:	9f 4f       	sbci	r25, 0xFF	; 255
    313c:	09 f0       	breq	.+2      	; 0x3140 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x340>
    313e:	a8 cf       	rjmp	.-176    	; 0x3090 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x290>
    }

  // TODO: maximise.

  // Terminate object.
  bp.print('}');
    3140:	ce 01       	movw	r24, r28
    3142:	02 96       	adiw	r24, 0x02	; 2
    3144:	6d e7       	ldi	r22, 0x7D	; 125
    3146:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
    // The buffer must be of at least size 1.
    // A buffer of size n can accommodate n-1 characters.
    BufPrint(char *buf, uint8_t bufSize) : b(buf), capacity(bufSize-1), size(0), mark(0) { buf[0] = '\0'; }
    virtual size_t write(uint8_t c);
    // True if buffer is completely full.
    bool isFull() const { return(size == capacity); }
    314a:	29 85       	ldd	r18, Y+9	; 0x09
  DEBUG_SERIAL_PRINT_FLASHSTRING("JSON: ");
  DEBUG_SERIAL_PRINT((char *)buf);
  DEBUG_SERIAL_PRINTLN();
#endif
//  if(w >= (size_t)(bufSize-1))
  if(bp.isFull())
    314c:	88 85       	ldd	r24, Y+8	; 0x08
    314e:	28 17       	cp	r18, r24
    3150:	21 f4       	brne	.+8      	; 0x315a <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x35a>
    {
    // Overrun, so failed/aborted.
    // Shouldn't really be possible unless buffer far far too small.
    *buf = '\0';
    3152:	d1 01       	movw	r26, r2
    3154:	1c 92       	st	X, r1
    3156:	20 e0       	ldi	r18, 0x00	; 0
    3158:	0a c0       	rjmp	.+20     	; 0x316e <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)+0x36e>
    return(0);
    }

  // On successfully creating output, update some internal state including success count.
  ++c.count;
    315a:	f6 01       	movw	r30, r12
    315c:	91 85       	ldd	r25, Z+9	; 0x09
    315e:	89 2f       	mov	r24, r25
    3160:	86 95       	lsr	r24
    3162:	8f 5f       	subi	r24, 0xFF	; 255
    3164:	87 70       	andi	r24, 0x07	; 7
    3166:	88 0f       	add	r24, r24
    3168:	91 7f       	andi	r25, 0xF1	; 241
    316a:	98 2b       	or	r25, r24
    316c:	91 87       	std	Z+9, r25	; 0x09

  return(bp.getSize()); // Success!
  }
    316e:	82 2f       	mov	r24, r18
    3170:	2d 96       	adiw	r28, 0x0d	; 13
    3172:	0f b6       	in	r0, 0x3f	; 63
    3174:	f8 94       	cli
    3176:	de bf       	out	0x3e, r29	; 62
    3178:	0f be       	out	0x3f, r0	; 63
    317a:	cd bf       	out	0x3d, r28	; 61
    317c:	cf 91       	pop	r28
    317e:	df 91       	pop	r29
    3180:	1f 91       	pop	r17
    3182:	0f 91       	pop	r16
    3184:	ff 90       	pop	r15
    3186:	ef 90       	pop	r14
    3188:	df 90       	pop	r13
    318a:	cf 90       	pop	r12
    318c:	bf 90       	pop	r11
    318e:	af 90       	pop	r10
    3190:	9f 90       	pop	r9
    3192:	8f 90       	pop	r8
    3194:	7f 90       	pop	r7
    3196:	6f 90       	pop	r6
    3198:	5f 90       	pop	r5
    319a:	4f 90       	pop	r4
    319c:	3f 90       	pop	r3
    319e:	2f 90       	pop	r2
    31a0:	08 95       	ret

000031a2 <SimpleStatsRotationBase::findByKey(char const*) const>:
  return(true);
  }

// Returns pointer to stats tuple with given (non-NULL) key if present, else NULL.
// Does a simple linear search.
SimpleStatsRotationBase::DescValueTuple * SimpleStatsRotationBase::findByKey(const SimpleStatsKey key) const
    31a2:	8f 92       	push	r8
    31a4:	9f 92       	push	r9
    31a6:	af 92       	push	r10
    31a8:	bf 92       	push	r11
    31aa:	cf 92       	push	r12
    31ac:	df 92       	push	r13
    31ae:	ef 92       	push	r14
    31b0:	ff 92       	push	r15
    31b2:	0f 93       	push	r16
    31b4:	1f 93       	push	r17
    31b6:	cf 93       	push	r28
    31b8:	df 93       	push	r29
    31ba:	6c 01       	movw	r12, r24
    31bc:	4b 01       	movw	r8, r22
  {
  for(int i = 0; i < nStats; ++i)
    31be:	fc 01       	movw	r30, r24
    31c0:	83 81       	ldd	r24, Z+3	; 0x03
    31c2:	a8 2e       	mov	r10, r24
    31c4:	bb 24       	eor	r11, r11
    31c6:	ee 24       	eor	r14, r14
    31c8:	ff 24       	eor	r15, r15
    31ca:	00 e0       	ldi	r16, 0x00	; 0
    31cc:	10 e0       	ldi	r17, 0x00	; 0
    31ce:	11 c0       	rjmp	.+34     	; 0x31f2 <SimpleStatsRotationBase::findByKey(char const*) const+0x50>
    {
    DescValueTuple * const p = stats + i;
    31d0:	f6 01       	movw	r30, r12
    31d2:	c1 81       	ldd	r28, Z+1	; 0x01
    31d4:	d2 81       	ldd	r29, Z+2	; 0x02
    31d6:	c0 0f       	add	r28, r16
    31d8:	d1 1f       	adc	r29, r17
    if(0 == strcmp(p->descriptor.key, key)) { return(p); }
    31da:	88 81       	ld	r24, Y
    31dc:	99 81       	ldd	r25, Y+1	; 0x01
    31de:	b4 01       	movw	r22, r8
    31e0:	0e 94 e7 02 	call	0x5ce	; 0x5ce <strcmp>
    31e4:	09 5f       	subi	r16, 0xF9	; 249
    31e6:	1f 4f       	sbci	r17, 0xFF	; 255
    31e8:	00 97       	sbiw	r24, 0x00	; 0
    31ea:	41 f0       	breq	.+16     	; 0x31fc <SimpleStatsRotationBase::findByKey(char const*) const+0x5a>

// Returns pointer to stats tuple with given (non-NULL) key if present, else NULL.
// Does a simple linear search.
SimpleStatsRotationBase::DescValueTuple * SimpleStatsRotationBase::findByKey(const SimpleStatsKey key) const
  {
  for(int i = 0; i < nStats; ++i)
    31ec:	08 94       	sec
    31ee:	e1 1c       	adc	r14, r1
    31f0:	f1 1c       	adc	r15, r1
    31f2:	ea 14       	cp	r14, r10
    31f4:	fb 04       	cpc	r15, r11
    31f6:	64 f3       	brlt	.-40     	; 0x31d0 <SimpleStatsRotationBase::findByKey(char const*) const+0x2e>
    31f8:	c0 e0       	ldi	r28, 0x00	; 0
    31fa:	d0 e0       	ldi	r29, 0x00	; 0
    {
    DescValueTuple * const p = stats + i;
    if(0 == strcmp(p->descriptor.key, key)) { return(p); }
    }
  return(NULL); // Not found.
  }
    31fc:	ce 01       	movw	r24, r28
    31fe:	df 91       	pop	r29
    3200:	cf 91       	pop	r28
    3202:	1f 91       	pop	r17
    3204:	0f 91       	pop	r16
    3206:	ff 90       	pop	r15
    3208:	ef 90       	pop	r14
    320a:	df 90       	pop	r13
    320c:	cf 90       	pop	r12
    320e:	bf 90       	pop	r11
    3210:	af 90       	pop	r10
    3212:	9f 90       	pop	r9
    3214:	8f 90       	pop	r8
    3216:	08 95       	ret

00003218 <SimpleStatsRotationBase::put(char const*, int)>:
    
// Create/update value for given stat/key.
// If properties not already set and not supplied then stat will get defaults.
// If descriptor is supplied then its key must match (and the descriptor will be copied).
// True if successful, false otherwise (eg capacity already reached).
bool SimpleStatsRotationBase::put(const SimpleStatsKey key, const int newValue)
    3218:	ef 92       	push	r14
    321a:	ff 92       	push	r15
    321c:	0f 93       	push	r16
    321e:	1f 93       	push	r17
    3220:	cf 93       	push	r28
    3222:	df 93       	push	r29
    3224:	ec 01       	movw	r28, r24
    3226:	8b 01       	movw	r16, r22
    3228:	7a 01       	movw	r14, r20
// Returns true iff if a valid key for our subset of JSON.
// Rejects keys containing " or \ or any chars outside the range [32,126]
// to avoid having to escape anything.
bool isValidKey(const SimpleStatsKey key)
  {
  if(NULL == key) { return(false); } 
    322a:	61 15       	cp	r22, r1
    322c:	71 05       	cpc	r23, r1
    322e:	e9 f1       	breq	.+122    	; 0x32aa <SimpleStatsRotationBase::put(char const*, int)+0x92>
    3230:	fb 01       	movw	r30, r22
    3232:	09 c0       	rjmp	.+18     	; 0x3246 <SimpleStatsRotationBase::put(char const*, int)+0x2e>
  for(const char *s = key; '\0' != *s; ++s)
    {
    const char c = *s;
    if((c < 32) || (c > 126) || ('"' == c) || ('\\' == c)) { return(false); }
    3234:	89 2f       	mov	r24, r25
    3236:	80 52       	subi	r24, 0x20	; 32
    3238:	8f 35       	cpi	r24, 0x5F	; 95
    323a:	b8 f5       	brcc	.+110    	; 0x32aa <SimpleStatsRotationBase::put(char const*, int)+0x92>
    323c:	92 32       	cpi	r25, 0x22	; 34
    323e:	a9 f1       	breq	.+106    	; 0x32aa <SimpleStatsRotationBase::put(char const*, int)+0x92>
    3240:	9c 35       	cpi	r25, 0x5C	; 92
    3242:	99 f1       	breq	.+102    	; 0x32aa <SimpleStatsRotationBase::put(char const*, int)+0x92>
// Rejects keys containing " or \ or any chars outside the range [32,126]
// to avoid having to escape anything.
bool isValidKey(const SimpleStatsKey key)
  {
  if(NULL == key) { return(false); } 
  for(const char *s = key; '\0' != *s; ++s)
    3244:	31 96       	adiw	r30, 0x01	; 1
    3246:	90 81       	ld	r25, Z
    3248:	99 23       	and	r25, r25
    324a:	a1 f7       	brne	.-24     	; 0x3234 <SimpleStatsRotationBase::put(char const*, int)+0x1c>
    324c:	36 c0       	rjmp	.+108    	; 0x32ba <SimpleStatsRotationBase::put(char const*, int)+0xa2>
  DescValueTuple *p = findByKey(key);
  // If item already exists, update it.
  if(NULL != p)
    {
    // Update the value and mark as changed if changed.
    if(p->value != newValue)
    324e:	84 81       	ldd	r24, Z+4	; 0x04
    3250:	95 81       	ldd	r25, Z+5	; 0x05
    3252:	8e 15       	cp	r24, r14
    3254:	9f 05       	cpc	r25, r15
    3256:	29 f0       	breq	.+10     	; 0x3262 <SimpleStatsRotationBase::put(char const*, int)+0x4a>
      {
      p->value = newValue;
    3258:	f5 82       	std	Z+5, r15	; 0x05
    325a:	e4 82       	std	Z+4, r14	; 0x04
      p->flags.changed = true;
    325c:	86 81       	ldd	r24, Z+6	; 0x06
    325e:	81 60       	ori	r24, 0x01	; 1
    3260:	86 83       	std	Z+6, r24	; 0x06
    3262:	81 e0       	ldi	r24, 0x01	; 1
    3264:	23 c0       	rjmp	.+70     	; 0x32ac <SimpleStatsRotationBase::put(char const*, int)+0x94>
    return(true);
    }

  // If not yet at capacity then add this new item at the end.
  // Mark it as changed to prioritise seeing it in the JSON output.
  if(nStats < capacity)
    3266:	2b 81       	ldd	r18, Y+3	; 0x03
    3268:	88 81       	ld	r24, Y
    326a:	28 17       	cp	r18, r24
    326c:	a8 f4       	brcc	.+42     	; 0x3298 <SimpleStatsRotationBase::put(char const*, int)+0x80>
    {
    p = stats + (nStats++);
    326e:	87 e0       	ldi	r24, 0x07	; 7
    3270:	28 9f       	mul	r18, r24
    3272:	c0 01       	movw	r24, r0
    3274:	11 24       	eor	r1, r1
    3276:	e9 81       	ldd	r30, Y+1	; 0x01
    3278:	fa 81       	ldd	r31, Y+2	; 0x02
    327a:	e8 0f       	add	r30, r24
    327c:	f9 1f       	adc	r31, r25
    327e:	2f 5f       	subi	r18, 0xFF	; 255
    3280:	2b 83       	std	Y+3, r18	; 0x03
    *p = DescValueTuple();
    p->value = newValue;
    3282:	f5 82       	std	Z+5, r15	; 0x05
    3284:	e4 82       	std	Z+4, r14	; 0x04
    p->flags.changed = true;
    3286:	86 81       	ldd	r24, Z+6	; 0x06
    3288:	81 60       	ori	r24, 0x01	; 1
    328a:	86 83       	std	Z+6, r24	; 0x06
    // Copy descriptor .
    p->descriptor = GenericStatsDescriptor(key);
    328c:	13 82       	std	Z+3, r1	; 0x03
    328e:	81 e0       	ldi	r24, 0x01	; 1
    3290:	82 83       	std	Z+2, r24	; 0x02
    3292:	11 83       	std	Z+1, r17	; 0x01
    3294:	00 83       	st	Z, r16
    3296:	0a c0       	rjmp	.+20     	; 0x32ac <SimpleStatsRotationBase::put(char const*, int)+0x94>
    // Addition of new field done!
    return(true);
    }

#if 1 && defined(DEBUG)
DEBUG_SERIAL_PRINT_FLASHSTRING("Too many keys: ");
    3298:	80 e6       	ldi	r24, 0x60	; 96
    329a:	91 e0       	ldi	r25, 0x01	; 1
    329c:	0e 94 16 27 	call	0x4e2c	; 0x4e2c <serialPrintAndFlush(__FlashStringHelper const*)>
DEBUG_SERIAL_PRINT(key);
    32a0:	c8 01       	movw	r24, r16
    32a2:	0e 94 00 27 	call	0x4e00	; 0x4e00 <serialPrintAndFlush(char const*)>
DEBUG_SERIAL_PRINTLN();
    32a6:	0e 94 d4 26 	call	0x4da8	; 0x4da8 <serialPrintlnAndFlush()>
#endif
  return(false); // FAILED: full.
    32aa:	80 e0       	ldi	r24, 0x00	; 0
  }
    32ac:	df 91       	pop	r29
    32ae:	cf 91       	pop	r28
    32b0:	1f 91       	pop	r17
    32b2:	0f 91       	pop	r16
    32b4:	ff 90       	pop	r15
    32b6:	ef 90       	pop	r14
    32b8:	08 95       	ret
DEBUG_SERIAL_PRINTLN();
#endif
    return(false);
    }

  DescValueTuple *p = findByKey(key);
    32ba:	ce 01       	movw	r24, r28
    32bc:	b8 01       	movw	r22, r16
    32be:	0e 94 d1 18 	call	0x31a2	; 0x31a2 <SimpleStatsRotationBase::findByKey(char const*) const>
    32c2:	fc 01       	movw	r30, r24
  // If item already exists, update it.
  if(NULL != p)
    32c4:	00 97       	sbiw	r24, 0x00	; 0
    32c6:	19 f6       	brne	.-122    	; 0x324e <SimpleStatsRotationBase::put(char const*, int)+0x36>
    32c8:	ce cf       	rjmp	.-100    	; 0x3266 <SimpleStatsRotationBase::put(char const*, int)+0x4e>

000032ca <SimpleStatsRotationBase::remove(char const*)>:
  return(NULL); // Not found.
  }

// Remove given stat and properties.
// True iff the item existed and was removed.
bool SimpleStatsRotationBase::remove(const SimpleStatsKey key)
    32ca:	cf 93       	push	r28
    32cc:	df 93       	push	r29
    32ce:	ec 01       	movw	r28, r24
  {
  DescValueTuple *p = findByKey(key);
    32d0:	0e 94 d1 18 	call	0x31a2	; 0x31a2 <SimpleStatsRotationBase::findByKey(char const*) const>
    32d4:	bc 01       	movw	r22, r24
  if(NULL == p) { return(false); }
    32d6:	00 97       	sbiw	r24, 0x00	; 0
    32d8:	11 f4       	brne	.+4      	; 0x32de <SimpleStatsRotationBase::remove(char const*)+0x14>
    32da:	80 e0       	ldi	r24, 0x00	; 0
    32dc:	2b c0       	rjmp	.+86     	; 0x3334 <SimpleStatsRotationBase::remove(char const*)+0x6a>
  // If it needs to be removed and is not the last item
  // then move the last item down into its slot.
  const bool lastItem = ((p - stats) == (nStats - 1));
    32de:	a9 81       	ldd	r26, Y+1	; 0x01
    32e0:	ba 81       	ldd	r27, Y+2	; 0x02
    32e2:	4b 81       	ldd	r20, Y+3	; 0x03
  if(!lastItem) { *p = stats[nStats-1]; }
    32e4:	9c 01       	movw	r18, r24
    32e6:	2a 1b       	sub	r18, r26
    32e8:	3b 0b       	sbc	r19, r27
    32ea:	87 eb       	ldi	r24, 0xB7	; 183
    32ec:	9d e6       	ldi	r25, 0x6D	; 109
    32ee:	f9 01       	movw	r30, r18
    32f0:	e8 9f       	mul	r30, r24
    32f2:	90 01       	movw	r18, r0
    32f4:	e9 9f       	mul	r30, r25
    32f6:	30 0d       	add	r19, r0
    32f8:	f8 9f       	mul	r31, r24
    32fa:	30 0d       	add	r19, r0
    32fc:	11 24       	eor	r1, r1
    32fe:	50 e0       	ldi	r21, 0x00	; 0
    3300:	ca 01       	movw	r24, r20
    3302:	01 97       	sbiw	r24, 0x01	; 1
    3304:	28 17       	cp	r18, r24
    3306:	39 07       	cpc	r19, r25
    3308:	89 f0       	breq	.+34     	; 0x332c <SimpleStatsRotationBase::remove(char const*)+0x62>
    330a:	fa 01       	movw	r30, r20
    330c:	83 e0       	ldi	r24, 0x03	; 3
    330e:	ee 0f       	add	r30, r30
    3310:	ff 1f       	adc	r31, r31
    3312:	8a 95       	dec	r24
    3314:	e1 f7       	brne	.-8      	; 0x330e <SimpleStatsRotationBase::remove(char const*)+0x44>
    3316:	e4 1b       	sub	r30, r20
    3318:	f5 0b       	sbc	r31, r21
    331a:	ea 0f       	add	r30, r26
    331c:	fb 1f       	adc	r31, r27
    331e:	db 01       	movw	r26, r22
    3320:	37 97       	sbiw	r30, 0x07	; 7
    3322:	87 e0       	ldi	r24, 0x07	; 7
    3324:	01 90       	ld	r0, Z+
    3326:	0d 92       	st	X+, r0
    3328:	81 50       	subi	r24, 0x01	; 1
    332a:	e1 f7       	brne	.-8      	; 0x3324 <SimpleStatsRotationBase::remove(char const*)+0x5a>
  // We got rid of one!
  // TODO: possibly explicitly destroy/overwrite the removed one at the end.
  --nStats;
    332c:	8b 81       	ldd	r24, Y+3	; 0x03
    332e:	81 50       	subi	r24, 0x01	; 1
    3330:	8b 83       	std	Y+3, r24	; 0x03
    3332:	81 e0       	ldi	r24, 0x01	; 1
  return(true);
  }
    3334:	df 91       	pop	r29
    3336:	cf 91       	pop	r28
    3338:	08 95       	ret

0000333a <adjustJSONMsgForRXAndCheckCRC(char*, unsigned char)>:
// to allow easy handling with string functions.
//  * bptr  pointer to first byte/char (which must be '{')
//  * bufLen  remaining bytes in buffer starting at bptr
// NOTE: adjusts content in place iff the message appears to be valid JSON.
#define adjustJSONMsgForRXAndCheckCRC_ERR -1
int8_t adjustJSONMsgForRXAndCheckCRC(char * const bptr, const uint8_t bufLen)
    333a:	af 92       	push	r10
    333c:	bf 92       	push	r11
    333e:	cf 92       	push	r12
    3340:	df 92       	push	r13
    3342:	ef 92       	push	r14
    3344:	ff 92       	push	r15
    3346:	0f 93       	push	r16
    3348:	1f 93       	push	r17
    334a:	df 93       	push	r29
    334c:	cf 93       	push	r28
    334e:	0f 92       	push	r0
    3350:	cd b7       	in	r28, 0x3d	; 61
    3352:	de b7       	in	r29, 0x3e	; 62
    3354:	fc 01       	movw	r30, r24
  {
  if('{' != *bptr) { return(adjustJSONMsgForRXAndCheckCRC_ERR); }
    3356:	80 81       	ld	r24, Z
    3358:	8b 37       	cpi	r24, 0x7B	; 123
    335a:	71 f5       	brne	.+92     	; 0x33b8 <adjustJSONMsgForRXAndCheckCRC(char*, unsigned char)+0x7e>
#if 0 && defined(DEBUG)
  DEBUG_SERIAL_PRINT_FLASHSTRING("adjustJSONMsgForRXAndCheckCRC()... {");
#endif
  uint8_t crc = '{';
  // Scan up to maximum length for terminating '}'-with-high-bit.
  const uint8_t ml = min(MSG_JSON_MAX_LENGTH, bufLen);
    335c:	68 33       	cpi	r22, 0x38	; 56
    335e:	08 f0       	brcs	.+2      	; 0x3362 <adjustJSONMsgForRXAndCheckCRC(char*, unsigned char)+0x28>
    3360:	67 e3       	ldi	r22, 0x37	; 55
  char *p = bptr + 1;
    3362:	8f 01       	movw	r16, r30
    3364:	0f 5f       	subi	r16, 0xFF	; 255
    3366:	1f 4f       	sbci	r17, 0xFF	; 255
    3368:	2b e7       	ldi	r18, 0x7B	; 123
    336a:	91 e0       	ldi	r25, 0x01	; 1
    336c:	e9 2e       	mov	r14, r25
    336e:	f1 2c       	mov	r15, r1
  for(int i = 1; i < ml; ++i)
    3370:	c6 2e       	mov	r12, r22
    3372:	dd 24       	eor	r13, r13
    3374:	1e c0       	rjmp	.+60     	; 0x33b2 <adjustJSONMsgForRXAndCheckCRC(char*, unsigned char)+0x78>
    {
    const char c = *p++;
    3376:	f8 01       	movw	r30, r16
    3378:	91 91       	ld	r25, Z+
    337a:	5f 01       	movw	r10, r30
    crc = OTRadioLink::crc7_5B_update(crc, (uint8_t)c); // Update CRC.
    337c:	82 2f       	mov	r24, r18
    337e:	69 2f       	mov	r22, r25
    3380:	99 83       	std	Y+1, r25	; 0x01
    3382:	0e 94 66 37 	call	0x6ecc	; 0x6ecc <OTRadioLink::crc7_5B_update(unsigned char, unsigned char)>
    3386:	28 2f       	mov	r18, r24
#endif
      return(i+1);
      }
#endif
    // With a terminating '}' (followed by '\0') the message is superficially valid.
    if((((char)('}' | 0x80)) == c) && (crc == (uint8_t)*p))
    3388:	99 81       	ldd	r25, Y+1	; 0x01
    338a:	9d 3f       	cpi	r25, 0xFD	; 253
    338c:	59 f4       	brne	.+22     	; 0x33a4 <adjustJSONMsgForRXAndCheckCRC(char*, unsigned char)+0x6a>
    338e:	f8 01       	movw	r30, r16
    3390:	81 81       	ldd	r24, Z+1	; 0x01
    3392:	28 17       	cp	r18, r24
    3394:	39 f4       	brne	.+14     	; 0x33a4 <adjustJSONMsgForRXAndCheckCRC(char*, unsigned char)+0x6a>
      {
      *(p - 1) = '}';
    3396:	8d e7       	ldi	r24, 0x7D	; 125
    3398:	80 83       	st	Z, r24
      *p = '\0'; // Null terminate for use as a text string.
    339a:	f5 01       	movw	r30, r10
    339c:	10 82       	st	Z, r1
#if 0 && defined(DEBUG)
      DEBUG_SERIAL_PRINTLN_FLASHSTRING("} OK with CRC");
#endif
      return(i+1);
    339e:	8e 2d       	mov	r24, r14
    33a0:	8f 5f       	subi	r24, 0xFF	; 255
    33a2:	0b c0       	rjmp	.+22     	; 0x33ba <adjustJSONMsgForRXAndCheckCRC(char*, unsigned char)+0x80>
      }
    // Non-printable/control character makes the message invalid.
    if((c < 32) || (c > 126))
    33a4:	90 52       	subi	r25, 0x20	; 32
    33a6:	9f 35       	cpi	r25, 0x5F	; 95
    33a8:	38 f4       	brcc	.+14     	; 0x33b8 <adjustJSONMsgForRXAndCheckCRC(char*, unsigned char)+0x7e>
#endif
  uint8_t crc = '{';
  // Scan up to maximum length for terminating '}'-with-high-bit.
  const uint8_t ml = min(MSG_JSON_MAX_LENGTH, bufLen);
  char *p = bptr + 1;
  for(int i = 1; i < ml; ++i)
    33aa:	08 94       	sec
    33ac:	e1 1c       	adc	r14, r1
    33ae:	f1 1c       	adc	r15, r1
    33b0:	85 01       	movw	r16, r10
    33b2:	ec 14       	cp	r14, r12
    33b4:	fd 04       	cpc	r15, r13
    33b6:	fc f2       	brlt	.-66     	; 0x3376 <adjustJSONMsgForRXAndCheckCRC(char*, unsigned char)+0x3c>
    33b8:	8f ef       	ldi	r24, 0xFF	; 255
    }
#if 0 && defined(DEBUG)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING(" bad: unterminated");
#endif
  return(adjustJSONMsgForRXAndCheckCRC_ERR); // Bad (unterminated) message.
  }
    33ba:	0f 90       	pop	r0
    33bc:	cf 91       	pop	r28
    33be:	df 91       	pop	r29
    33c0:	1f 91       	pop	r17
    33c2:	0f 91       	pop	r16
    33c4:	ff 90       	pop	r15
    33c6:	ef 90       	pop	r14
    33c8:	df 90       	pop	r13
    33ca:	cf 90       	pop	r12
    33cc:	bf 90       	pop	r11
    33ce:	af 90       	pop	r10
    33d0:	08 95       	ret

000033d2 <adjustJSONMsgForTXAndComputeCRC(char*)>:
// Computes and returns 0x5B 7-bit CRC in range [0,127]
// or 0xff if the JSON message obviously invalid and should not be TXed.
// The CRC is initialised with the initial '{' character.
// NOTE: adjusts content in place.
#define adjustJSONMsgForTXAndComputeCRC_ERR 0xff // Error return value.
uint8_t adjustJSONMsgForTXAndComputeCRC(char * const bptr)
    33d2:	0f 93       	push	r16
    33d4:	1f 93       	push	r17
    33d6:	cf 93       	push	r28
    33d8:	df 93       	push	r29
    33da:	18 2f       	mov	r17, r24
    33dc:	09 2f       	mov	r16, r25
  {
  // Do initial quick validation before computing CRC, etc,
  if(!quickValidateRawSimpleJSONMessage(bptr)) { return(adjustJSONMsgForTXAndComputeCRC_ERR); }
    33de:	0e 94 48 16 	call	0x2c90	; 0x2c90 <quickValidateRawSimpleJSONMessage(char const*)>
    33e2:	88 23       	and	r24, r24
    33e4:	d1 f0       	breq	.+52     	; 0x341a <adjustJSONMsgForTXAndComputeCRC(char*)+0x48>
    33e6:	81 2f       	mov	r24, r17
    33e8:	90 2f       	mov	r25, r16
    33ea:	9c 01       	movw	r18, r24
    33ec:	e9 01       	movw	r28, r18
    33ee:	9b e7       	ldi	r25, 0x7B	; 123
    33f0:	10 c0       	rjmp	.+32     	; 0x3412 <adjustJSONMsgForTXAndComputeCRC(char*)+0x40>
  uint8_t crc = '{';
  for(char *p = bptr; *++p; ) // Skip first char ('{'); loop until '\0'.
    {
    const char c = *p;
//    if(c & 0x80) { return(adjustJSONMsgForTXAndComputeCRC_ERR); } // No high-bits should be set!
    if(('}' == c) && ('\0' == *(p+1)))
    33f2:	6d 37       	cpi	r22, 0x7D	; 125
    33f4:	51 f4       	brne	.+20     	; 0x340a <adjustJSONMsgForTXAndComputeCRC(char*)+0x38>
    33f6:	89 81       	ldd	r24, Y+1	; 0x01
    33f8:	88 23       	and	r24, r24
    33fa:	39 f4       	brne	.+14     	; 0x340a <adjustJSONMsgForTXAndComputeCRC(char*)+0x38>
      {
      seenTrailingClosingBrace = true;
      const char newC = c | 0x80;
      *p = newC; // Set high bit.
    33fc:	8d ef       	ldi	r24, 0xFD	; 253
    33fe:	88 83       	st	Y, r24
      crc = OTRadioLink::crc7_5B_update(crc, (uint8_t)newC); // Update CRC.
    3400:	89 2f       	mov	r24, r25
    3402:	6d ef       	ldi	r22, 0xFD	; 253
    3404:	0e 94 66 37 	call	0x6ecc	; 0x6ecc <OTRadioLink::crc7_5B_update(unsigned char, unsigned char)>
    3408:	09 c0       	rjmp	.+18     	; 0x341c <adjustJSONMsgForTXAndComputeCRC(char*)+0x4a>
      return(crc);
      }
    crc = OTRadioLink::crc7_5B_update(crc, (uint8_t)c); // Update CRC.
    340a:	89 2f       	mov	r24, r25
    340c:	0e 94 66 37 	call	0x6ecc	; 0x6ecc <OTRadioLink::crc7_5B_update(unsigned char, unsigned char)>
    3410:	98 2f       	mov	r25, r24
  // Do initial quick validation before computing CRC, etc,
  if(!quickValidateRawSimpleJSONMessage(bptr)) { return(adjustJSONMsgForTXAndComputeCRC_ERR); }
//  if('{' != *bptr) { return(adjustJSONMsgForTXAndComputeCRC_ERR); }
  bool seenTrailingClosingBrace = false;
  uint8_t crc = '{';
  for(char *p = bptr; *++p; ) // Skip first char ('{'); loop until '\0'.
    3412:	21 96       	adiw	r28, 0x01	; 1
    3414:	68 81       	ld	r22, Y
    3416:	66 23       	and	r22, r22
    3418:	61 f7       	brne	.-40     	; 0x33f2 <adjustJSONMsgForTXAndComputeCRC(char*)+0x20>
    341a:	8f ef       	ldi	r24, 0xFF	; 255
      }
    crc = OTRadioLink::crc7_5B_update(crc, (uint8_t)c); // Update CRC.
    }
  if(!seenTrailingClosingBrace) { return(adjustJSONMsgForTXAndComputeCRC_ERR); } // Missing ending '}'.
  return(crc);
  }
    341c:	df 91       	pop	r29
    341e:	cf 91       	pop	r28
    3420:	1f 91       	pop	r17
    3422:	0f 91       	pop	r16
    3424:	08 95       	ret

00003426 <ensureIDCreated(bool)>:
// Coerce any ID bytes to valid values if unset (0xff) or if forced,
// by filling with valid values (0x80--0xfe) from decent entropy gathered on the fly.
// Will moan about invalid values and return false but not attempt to reset,
// eg in case underlying EEPROM cell is worn/failing.
// Returns true iff all values good.
bool ensureIDCreated(const bool force)
    3426:	af 92       	push	r10
    3428:	bf 92       	push	r11
    342a:	cf 92       	push	r12
    342c:	df 92       	push	r13
    342e:	ef 92       	push	r14
    3430:	ff 92       	push	r15
    3432:	0f 93       	push	r16
    3434:	1f 93       	push	r17
    3436:	cf 93       	push	r28
    3438:	df 93       	push	r29
    343a:	a8 2e       	mov	r10, r24
    343c:	bb 24       	eor	r11, r11
    343e:	b3 94       	inc	r11
    3440:	ee 24       	eor	r14, r14
    3442:	ff 24       	eor	r15, r15
    3444:	c4 e1       	ldi	r28, 0x14	; 20
    3446:	d0 e0       	ldi	r29, 0x00	; 0
    3448:	dc 2e       	mov	r13, r28
    344a:	cd 2e       	mov	r12, r29
  {
  bool allGood = true;
  for(uint8_t i = 0; i < EE_LEN_ID; ++i)
    {
    uint8_t * const loc = i + (uint8_t *)EE_START_ID;
    if(force || (0xff == eeprom_read_byte(loc))) // Byte is unset or change is being forced.
    344c:	aa 20       	and	r10, r10
    344e:	41 f4       	brne	.+16     	; 0x3460 <ensureIDCreated(bool)+0x3a>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    3450:	f9 99       	sbic	0x1f, 1	; 31
    3452:	fe cf       	rjmp	.-4      	; 0x3450 <ensureIDCreated(bool)+0x2a>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    3454:	d2 bd       	out	0x22, r29	; 34
    3456:	c1 bd       	out	0x21, r28	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    3458:	f8 9a       	sbi	0x1f, 0	; 31
    345a:	80 b5       	in	r24, 0x20	; 32
    345c:	8f 3f       	cpi	r24, 0xFF	; 255
    345e:	41 f5       	brne	.+80     	; 0x34b0 <ensureIDCreated(bool)+0x8a>
        {
        serialPrintAndFlush(F("Setting ID byte "));
    3460:	84 e8       	ldi	r24, 0x84	; 132
    3462:	91 e0       	ldi	r25, 0x01	; 1
    3464:	0e 94 16 27 	call	0x4e2c	; 0x4e2c <serialPrintAndFlush(__FlashStringHelper const*)>
        serialPrintAndFlush(i);
    3468:	c7 01       	movw	r24, r14
    346a:	6a e0       	ldi	r22, 0x0A	; 10
    346c:	70 e0       	ldi	r23, 0x00	; 0
    346e:	0e 94 e4 26 	call	0x4dc8	; 0x4dc8 <serialPrintAndFlush(int, int)>
        serialPrintAndFlush(' ');
    3472:	80 e2       	ldi	r24, 0x20	; 32
    3474:	0e 94 c0 26 	call	0x4d80	; 0x4d80 <serialPrintAndFlush(char)>
        const uint8_t envNoise = ((i & 1) ? TemperatureC16.get() : ((uint8_t)AmbLight.getRaw()));
    3478:	e0 fe       	sbrs	r14, 0
    347a:	03 c0       	rjmp	.+6      	; 0x3482 <ensureIDCreated(bool)+0x5c>
    347c:	00 91 ea 03 	lds	r16, 0x03EA
    3480:	02 c0       	rjmp	.+4      	; 0x3486 <ensureIDCreated(bool)+0x60>
    3482:	00 91 e4 03 	lds	r16, 0x03E4
        for( ; ; )
          {
          // Try to make decently-randomised 'unique-ish' ID with mixture of sources.
          // Is not confidential, and will be transmitted in the clear.
          // System will typically not have been running long when this is invoked.
          const uint8_t newValue = 0x80 | (getSecureRandomByte() ^ envNoise);
    3486:	81 e0       	ldi	r24, 0x01	; 1
    3488:	0e 94 4f 26 	call	0x4c9e	; 0x4c9e <getSecureRandomByte(bool)>
    348c:	18 2f       	mov	r17, r24
    348e:	10 27       	eor	r17, r16
    3490:	10 68       	ori	r17, 0x80	; 128
          if(0xff == newValue) { continue; } // Reject unusable value.
    3492:	1f 3f       	cpi	r17, 0xFF	; 255
    3494:	c1 f3       	breq	.-16     	; 0x3486 <ensureIDCreated(bool)+0x60>
          eeprom_smart_update_byte(loc, newValue);
    3496:	8d 2d       	mov	r24, r13
    3498:	9c 2d       	mov	r25, r12
    349a:	61 2f       	mov	r22, r17
    349c:	0e 94 01 10 	call	0x2002	; 0x2002 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
          serialPrintAndFlush(newValue, HEX);
    34a0:	81 2f       	mov	r24, r17
    34a2:	90 e0       	ldi	r25, 0x00	; 0
    34a4:	60 e1       	ldi	r22, 0x10	; 16
    34a6:	70 e0       	ldi	r23, 0x00	; 0
    34a8:	0e 94 e4 26 	call	0x4dc8	; 0x4dc8 <serialPrintAndFlush(int, int)>
          break;
          }
        serialPrintlnAndFlush();
    34ac:	0e 94 d4 26 	call	0x4da8	; 0x4da8 <serialPrintlnAndFlush()>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    34b0:	f9 99       	sbic	0x1f, 1	; 31
    34b2:	fe cf       	rjmp	.-4      	; 0x34b0 <ensureIDCreated(bool)+0x8a>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    34b4:	d2 bd       	out	0x22, r29	; 34
    34b6:	c1 bd       	out	0x21, r28	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    34b8:	f8 9a       	sbi	0x1f, 0	; 31
    34ba:	10 b5       	in	r17, 0x20	; 32
        }
    // Validate.
    const uint8_t v2 = eeprom_read_byte(loc);
    if(!validIDByte(v2))
    34bc:	81 2f       	mov	r24, r17
    34be:	80 58       	subi	r24, 0x80	; 128
    34c0:	8f 37       	cpi	r24, 0x7F	; 127
    34c2:	b0 f0       	brcs	.+44     	; 0x34f0 <ensureIDCreated(bool)+0xca>
        {
        allGood = false;
        serialPrintAndFlush(F("Invalid byte "));
    34c4:	86 e7       	ldi	r24, 0x76	; 118
    34c6:	91 e0       	ldi	r25, 0x01	; 1
    34c8:	0e 94 16 27 	call	0x4e2c	; 0x4e2c <serialPrintAndFlush(__FlashStringHelper const*)>
        serialPrintAndFlush(i);
    34cc:	c7 01       	movw	r24, r14
    34ce:	6a e0       	ldi	r22, 0x0A	; 10
    34d0:	70 e0       	ldi	r23, 0x00	; 0
    34d2:	0e 94 e4 26 	call	0x4dc8	; 0x4dc8 <serialPrintAndFlush(int, int)>
        serialPrintAndFlush(F(" ... "));
    34d6:	80 e7       	ldi	r24, 0x70	; 112
    34d8:	91 e0       	ldi	r25, 0x01	; 1
    34da:	0e 94 16 27 	call	0x4e2c	; 0x4e2c <serialPrintAndFlush(__FlashStringHelper const*)>
        serialPrintAndFlush(v2, HEX);
    34de:	81 2f       	mov	r24, r17
    34e0:	90 e0       	ldi	r25, 0x00	; 0
    34e2:	60 e1       	ldi	r22, 0x10	; 16
    34e4:	70 e0       	ldi	r23, 0x00	; 0
    34e6:	0e 94 e4 26 	call	0x4dc8	; 0x4dc8 <serialPrintAndFlush(int, int)>
        serialPrintlnAndFlush();
    34ea:	0e 94 d4 26 	call	0x4da8	; 0x4da8 <serialPrintlnAndFlush()>
    34ee:	bb 24       	eor	r11, r11
    34f0:	08 94       	sec
    34f2:	e1 1c       	adc	r14, r1
    34f4:	f1 1c       	adc	r15, r1
    34f6:	21 96       	adiw	r28, 0x01	; 1
// eg in case underlying EEPROM cell is worn/failing.
// Returns true iff all values good.
bool ensureIDCreated(const bool force)
  {
  bool allGood = true;
  for(uint8_t i = 0; i < EE_LEN_ID; ++i)
    34f8:	88 e0       	ldi	r24, 0x08	; 8
    34fa:	e8 16       	cp	r14, r24
    34fc:	f1 04       	cpc	r15, r1
    34fe:	09 f0       	breq	.+2      	; 0x3502 <ensureIDCreated(bool)+0xdc>
    3500:	a3 cf       	rjmp	.-186    	; 0x3448 <ensureIDCreated(bool)+0x22>
        serialPrintAndFlush(v2, HEX);
        serialPrintlnAndFlush();
        }
     }
  return(allGood);
  }
    3502:	8b 2d       	mov	r24, r11
    3504:	df 91       	pop	r29
    3506:	cf 91       	pop	r28
    3508:	1f 91       	pop	r17
    350a:	0f 91       	pop	r16
    350c:	ff 90       	pop	r15
    350e:	ef 90       	pop	r14
    3510:	df 90       	pop	r13
    3512:	cf 90       	pop	r12
    3514:	bf 90       	pop	r11
    3516:	af 90       	pop	r10
    3518:	08 95       	ret

0000351a <getLastCoreStats(FullStatsMessageCore*)>:

// Gets (and clears) the last core stats record received, if any, returning true and filling in the stats struct.
// If no minimal stats record has been received since the last call then the ID will be absent and the rest undefined.
#if defined(ALLOW_STATS_RX)
#ifndef getLastCoreStats
void getLastCoreStats(FullStatsMessageCore_t *stats)
    351a:	fc 01       	movw	r30, r24
  {
#if 0 && defined(DEBUG)
  if(NULL == stats) { panic(); }
#endif
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    351c:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    351e:	f8 94       	cli
    {
    if(!coreStats.containsID)
    3520:	80 91 3e 03 	lds	r24, 0x033E
    3524:	80 fd       	sbrc	r24, 0
    3526:	04 c0       	rjmp	.+8      	; 0x3530 <getLastCoreStats(FullStatsMessageCore*)+0x16>
      { stats->containsID = false; } // Nothing there; just clear containsID field in response for speed.
    3528:	80 81       	ld	r24, Z
    352a:	8e 7f       	andi	r24, 0xFE	; 254
    352c:	80 83       	st	Z, r24
    352e:	0d c0       	rjmp	.+26     	; 0x354a <getLastCoreStats(FullStatsMessageCore*)+0x30>
    else
      {
      // Copy everything.
      memcpy(stats, (void *)&coreStats, sizeof(*stats));
    3530:	df 01       	movw	r26, r30
    3532:	ee e3       	ldi	r30, 0x3E	; 62
    3534:	f3 e0       	ldi	r31, 0x03	; 3
    3536:	87 e0       	ldi	r24, 0x07	; 7
    3538:	01 90       	ld	r0, Z+
    353a:	0d 92       	st	X+, r0
    353c:	81 50       	subi	r24, 0x01	; 1
    353e:	e1 f7       	brne	.-8      	; 0x3538 <getLastCoreStats(FullStatsMessageCore*)+0x1e>
      coreStats.containsID = false; // Mark stats as read.
    3540:	80 91 3e 03 	lds	r24, 0x033E
    3544:	8e 7f       	andi	r24, 0xFE	; 254
    3546:	80 93 3e 03 	sts	0x033E, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    354a:	9f bf       	out	0x3f, r25	; 63
      }
    }
  }
    354c:	08 95       	ret

0000354e <recordCoreStats(bool, FullStatsMessageCore const*)>:
// Record core incoming stats; ID must be set as a minimum.
// Is thread/ISR-safe and fast.
// May be backed by a finite-depth queue, even zero-length (ie discarding); usually holds just one item.
#if defined(ALLOW_STATS_RX)
#ifndef recordCoreStats
void recordCoreStats(const bool secure, const FullStatsMessageCore_t * const stats)
    354e:	fb 01       	movw	r30, r22
  {
#if 0 && defined(DEBUG)
  if(NULL == payload) { panic(); }
#endif  // TODO
   if(!stats->containsID) { return; } // Ignore if no ID.
    3550:	80 81       	ld	r24, Z
    3552:	80 ff       	sbrs	r24, 0
    3554:	17 c0       	rjmp	.+46     	; 0x3584 <recordCoreStats(bool, FullStatsMessageCore const*)+0x36>
   ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    3556:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    3558:	f8 94       	cli
    {
    if(coreStats.containsID) { ++inboundStatsQueueOverrun; } // Dropped a frame.
    355a:	80 91 3e 03 	lds	r24, 0x033E
    355e:	80 ff       	sbrs	r24, 0
    3560:	09 c0       	rjmp	.+18     	; 0x3574 <recordCoreStats(bool, FullStatsMessageCore const*)+0x26>
    3562:	80 91 45 03 	lds	r24, 0x0345
    3566:	90 91 46 03 	lds	r25, 0x0346
    356a:	01 96       	adiw	r24, 0x01	; 1
    356c:	90 93 46 03 	sts	0x0346, r25
    3570:	80 93 45 03 	sts	0x0345, r24
    memcpy((void *)&coreStats, stats, sizeof(coreStats));
    3574:	ae e3       	ldi	r26, 0x3E	; 62
    3576:	b3 e0       	ldi	r27, 0x03	; 3
    3578:	87 e0       	ldi	r24, 0x07	; 7
    357a:	01 90       	ld	r0, Z+
    357c:	0d 92       	st	X+, r0
    357e:	81 50       	subi	r24, 0x01	; 1
    3580:	e1 f7       	brne	.-8      	; 0x357a <recordCoreStats(bool, FullStatsMessageCore const*)+0x2c>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    3582:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
    3584:	08 95       	ret

00003586 <getLastJSONStats(char*)>:
// filling in the supplied buffer
// else leaving it starting with '\0' if none available.
// The buffer must be at least MSG_JSON_MAX_LENGTH+1 chars.
#if defined(ALLOW_STATS_RX)
#ifndef getLastJSONStats
void getLastJSONStats(char *buf)
    3586:	1f 93       	push	r17
    3588:	fc 01       	movw	r30, r24
  {
#if 0 && defined(DEBUG)
  if(NULL == buf) { panic(); }
#endif
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    358a:	1f b7       	in	r17, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    358c:	f8 94       	cli
    {
    if('\0' == *jsonStats)
    358e:	80 91 47 03 	lds	r24, 0x0347
    3592:	88 23       	and	r24, r24
    3594:	11 f4       	brne	.+4      	; 0x359a <getLastJSONStats(char*)+0x14>
      { *buf = '\0'; } // No message available.
    3596:	10 82       	st	Z, r1
    3598:	07 c0       	rjmp	.+14     	; 0x35a8 <getLastJSONStats(char*)+0x22>
    else
      {
      // Copy the message to the receiver.
      strcpy(buf, jsonStats);
    359a:	cf 01       	movw	r24, r30
    359c:	67 e4       	ldi	r22, 0x47	; 71
    359e:	73 e0       	ldi	r23, 0x03	; 3
    35a0:	0e 94 f0 02 	call	0x5e0	; 0x5e0 <strcpy>
      // Clear the buffer.
      *jsonStats = '\0';
    35a4:	10 92 47 03 	sts	0x0347, r1
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    35a8:	1f bf       	out	0x3f, r17	; 63
      }
    }
  }
    35aa:	1f 91       	pop	r17
    35ac:	08 95       	ret

000035ae <recordJSONStats(bool, char const*)>:
// The supplied JSON should already have been somewhat validated.
// Is thread/ISR-safe and moderately fast (though will require a data copy).
// May be backed by a finite-depth queue, even zero-length (ie discarding); usually holds just one item.
#if defined(ALLOW_STATS_RX)
#ifndef recordJSONStats
void recordJSONStats(bool secure, const char *json)
    35ae:	1f 93       	push	r17
  {
#if 0 && defined(DEBUG)
  if(NULL == json) { panic(); }
  if('\0' == *json) { panic(); }
#endif
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    35b0:	1f b7       	in	r17, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    35b2:	f8 94       	cli
    {
    if('\0' != *jsonStats) { ++inboundStatsQueueOverrun; } // Dropped a frame.
    35b4:	80 91 47 03 	lds	r24, 0x0347
    35b8:	88 23       	and	r24, r24
    35ba:	49 f0       	breq	.+18     	; 0x35ce <recordJSONStats(bool, char const*)+0x20>
    35bc:	80 91 45 03 	lds	r24, 0x0345
    35c0:	90 91 46 03 	lds	r25, 0x0346
    35c4:	01 96       	adiw	r24, 0x01	; 1
    35c6:	90 93 46 03 	sts	0x0346, r25
    35ca:	80 93 45 03 	sts	0x0345, r24
    // Atomically overwrite existing buffer with new non-empty stats message.
    strncpy(jsonStats, json, MSG_JSON_MAX_LENGTH+1);
    35ce:	87 e4       	ldi	r24, 0x47	; 71
    35d0:	93 e0       	ldi	r25, 0x03	; 3
    35d2:	48 e3       	ldi	r20, 0x38	; 56
    35d4:	50 e0       	ldi	r21, 0x00	; 0
    35d6:	0e 94 f7 02 	call	0x5ee	; 0x5ee <strncpy>
    // Drop over-length message,
    if('\0' != jsonStats[sizeof(jsonStats) - 1]) { *jsonStats = '\0'; }
    35da:	80 91 7e 03 	lds	r24, 0x037E
    35de:	88 23       	and	r24, r24
    35e0:	11 f0       	breq	.+4      	; 0x35e6 <recordJSONStats(bool, char const*)+0x38>
    35e2:	10 92 47 03 	sts	0x0347, r1
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    35e6:	1f bf       	out	0x3f, r17	; 63
    }
  }
    35e8:	1f 91       	pop	r17
    35ea:	08 95       	ret

000035ec <extractTrailingMinimalStatsPayload(unsigned char const*, trailingMinimalStatsPayload*)>:
#endif
  }

// Extract payload from valid (3-byte) header+payload+CRC into payload struct; only 2 bytes are actually read.
// Input bytes (eg header and check value) must already have been validated.
void extractTrailingMinimalStatsPayload(const uint8_t *const buf, trailingMinimalStatsPayload_t *const payload)
    35ec:	0f 93       	push	r16
    35ee:	1f 93       	push	r17
    35f0:	cf 93       	push	r28
    35f2:	df 93       	push	r29
    35f4:	ec 01       	movw	r28, r24
    35f6:	8b 01       	movw	r16, r22
  {
#ifdef DEBUG
  if(NULL == payload) { panic(); }
    35f8:	61 15       	cp	r22, r1
    35fa:	71 05       	cpc	r23, r1
    35fc:	11 f4       	brne	.+4      	; 0x3602 <extractTrailingMinimalStatsPayload(unsigned char const*, trailingMinimalStatsPayload*)+0x16>
    35fe:	0e 94 0d 30 	call	0x601a	; 0x601a <panic()>
#endif
  payload->powerLow = (0 != (buf[0] & 0x10));
    3602:	88 81       	ld	r24, Y
    3604:	88 0f       	add	r24, r24
    3606:	88 0f       	add	r24, r24
    3608:	88 0f       	add	r24, r24
    360a:	80 78       	andi	r24, 0x80	; 128
    360c:	f8 01       	movw	r30, r16
    360e:	41 81       	ldd	r20, Z+1	; 0x01
    3610:	4f 77       	andi	r20, 0x7F	; 127
    3612:	48 2b       	or	r20, r24
    3614:	41 83       	std	Z+1, r20	; 0x01
  payload->tempC16 = ((((int16_t) buf[1]) << 4) | (buf[0] & 0xf)) + MESSAGING_TRAILING_MINIMAL_STATS_TEMP_BIAS;
    3616:	29 81       	ldd	r18, Y+1	; 0x01
    3618:	30 e0       	ldi	r19, 0x00	; 0
    361a:	54 e0       	ldi	r21, 0x04	; 4
    361c:	22 0f       	add	r18, r18
    361e:	33 1f       	adc	r19, r19
    3620:	5a 95       	dec	r21
    3622:	e1 f7       	brne	.-8      	; 0x361c <extractTrailingMinimalStatsPayload(unsigned char const*, trailingMinimalStatsPayload*)+0x30>
    3624:	88 81       	ld	r24, Y
    3626:	90 e0       	ldi	r25, 0x00	; 0
    3628:	8f 70       	andi	r24, 0x0F	; 15
    362a:	90 70       	andi	r25, 0x00	; 0
    362c:	28 2b       	or	r18, r24
    362e:	39 2b       	or	r19, r25
    3630:	20 54       	subi	r18, 0x40	; 64
    3632:	31 40       	sbci	r19, 0x01	; 1
    3634:	20 83       	st	Z, r18
    3636:	83 2f       	mov	r24, r19
    3638:	8f 77       	andi	r24, 0x7F	; 127
    363a:	40 78       	andi	r20, 0x80	; 128
    363c:	48 2b       	or	r20, r24
    363e:	41 83       	std	Z+1, r20	; 0x01
  }
    3640:	df 91       	pop	r29
    3642:	cf 91       	pop	r28
    3644:	1f 91       	pop	r17
    3646:	0f 91       	pop	r16
    3648:	08 95       	ret

0000364a <decodeFullStatsMessageCore(unsigned char const*, unsigned char, stats_TX_level, bool, FullStatsMessageCore*)>:
// If successful returns pointer to next byte of message, ie just after full stats message decoded.
// Returns null if failed (eg because of corrupt message data) and state of 'content' result is undefined.
// This will avoid copying into the result data (possibly tainted) that has arrived at an inappropriate security level.
//   * content will contain data decoded from the message; must be non-null
const uint8_t *decodeFullStatsMessageCore(const uint8_t * const buf, const uint8_t buflen, const stats_TX_level secLevel, const bool secureChannel,
    FullStatsMessageCore_t * const content)
    364a:	cf 92       	push	r12
    364c:	df 92       	push	r13
    364e:	ef 92       	push	r14
    3650:	ff 92       	push	r15
    3652:	0f 93       	push	r16
    3654:	1f 93       	push	r17
    3656:	cf 93       	push	r28
    3658:	df 93       	push	r29
    365a:	6c 01       	movw	r12, r24
  {
  if(NULL == buf) { return(NULL); } // Could be an assert/panic instead at a pinch.
    365c:	00 97       	sbiw	r24, 0x00	; 0
    365e:	09 f4       	brne	.+2      	; 0x3662 <decodeFullStatsMessageCore(unsigned char const*, unsigned char, stats_TX_level, bool, FullStatsMessageCore*)+0x18>
    3660:	75 c0       	rjmp	.+234    	; 0x374c <decodeFullStatsMessageCore(unsigned char const*, unsigned char, stats_TX_level, bool, FullStatsMessageCore*)+0x102>
  if(NULL == content) { return(NULL); } // Could be an assert/panic instead at a pinch.
    3662:	01 15       	cp	r16, r1
    3664:	11 05       	cpc	r17, r1
    3666:	09 f4       	brne	.+2      	; 0x366a <decodeFullStatsMessageCore(unsigned char const*, unsigned char, stats_TX_level, bool, FullStatsMessageCore*)+0x20>
    3668:	71 c0       	rjmp	.+226    	; 0x374c <decodeFullStatsMessageCore(unsigned char const*, unsigned char, stats_TX_level, bool, FullStatsMessageCore*)+0x102>
  if(buflen < FullStatsMessageCore_MIN_BYTES_ON_WIRE)
    366a:	63 30       	cpi	r22, 0x03	; 3
    366c:	08 f4       	brcc	.+2      	; 0x3670 <decodeFullStatsMessageCore(unsigned char const*, unsigned char, stats_TX_level, bool, FullStatsMessageCore*)+0x26>
    366e:	6e c0       	rjmp	.+220    	; 0x374c <decodeFullStatsMessageCore(unsigned char const*, unsigned char, stats_TX_level, bool, FullStatsMessageCore*)+0x102>
#define FullStatsMessageCore_MAX_BYTES_ON_WIRE 8
// Minimum size on wire including trailing CRC of core of FullStatsMessage.  TX message buffer should be one larger for trailing 0xff.
#define FullStatsMessageCore_MIN_BYTES_ON_WIRE 3

// Clear a FullStatsMessageCore_t, also indicating no optional fields present.
static inline void clearFullStatsMessageCore(FullStatsMessageCore_t *const p) { memset(p, 0, sizeof(FullStatsMessageCore_t)); }
    3670:	87 e0       	ldi	r24, 0x07	; 7
    3672:	f8 01       	movw	r30, r16
    3674:	11 92       	st	Z+, r1
    3676:	8a 95       	dec	r24
    3678:	e9 f7       	brne	.-6      	; 0x3674 <decodeFullStatsMessageCore(unsigned char const*, unsigned char, stats_TX_level, bool, FullStatsMessageCore*)+0x2a>
//#define MESSAGING_FULL_STATS_HEADER_MSBS 0x70
//#define MESSAGING_FULL_STATS_HEADER_MASK 0xf0
//#define MESSAGING_FULL_STATS_HEADER_BITS_ID_PRESENT 4
//#define MESSAGING_FULL_STATS_HEADER_BITS_ID_HIGH 2
//#define MESSAGING_FULL_STATS_HEADER_BITS_ID_SECURE 1
  if(MESSAGING_FULL_STATS_HEADER_MSBS != (header & MESSAGING_FULL_STATS_HEADER_MASK)) { return(NULL); } // Bad header.
    367a:	f6 01       	movw	r30, r12
    367c:	80 81       	ld	r24, Z
    367e:	28 2f       	mov	r18, r24
    3680:	30 e0       	ldi	r19, 0x00	; 0
    3682:	c9 01       	movw	r24, r18
    3684:	80 77       	andi	r24, 0x70	; 112
    3686:	90 70       	andi	r25, 0x00	; 0
    3688:	80 37       	cpi	r24, 0x70	; 112
    368a:	91 05       	cpc	r25, r1
    368c:	09 f0       	breq	.+2      	; 0x3690 <decodeFullStatsMessageCore(unsigned char const*, unsigned char, stats_TX_level, bool, FullStatsMessageCore*)+0x46>
    368e:	5e c0       	rjmp	.+188    	; 0x374c <decodeFullStatsMessageCore(unsigned char const*, unsigned char, stats_TX_level, bool, FullStatsMessageCore*)+0x102>
  if(0 != (header & MESSAGING_FULL_STATS_HEADER_BITS_ID_SECURE)) { return(NULL); } // TODO: cannot do secure messages yet.
    3690:	20 fd       	sbrc	r18, 0
    3692:	5c c0       	rjmp	.+184    	; 0x374c <decodeFullStatsMessageCore(unsigned char const*, unsigned char, stats_TX_level, bool, FullStatsMessageCore*)+0x102>
  // READ THE MESSAGE!
  // Pointer to next byte to read in message.
  register const uint8_t *b = buf;

  // Validate the message header and start to fill in structure.
  const uint8_t header = *b++;
    3694:	e6 01       	movw	r28, r12
    3696:	21 96       	adiw	r28, 0x01	; 1
//#define MESSAGING_FULL_STATS_HEADER_BITS_ID_SECURE 1
  if(MESSAGING_FULL_STATS_HEADER_MSBS != (header & MESSAGING_FULL_STATS_HEADER_MASK)) { return(NULL); } // Bad header.
  if(0 != (header & MESSAGING_FULL_STATS_HEADER_BITS_ID_SECURE)) { return(NULL); } // TODO: cannot do secure messages yet.
  // Extract ID if present.
  const bool containsID = (0 != (header & MESSAGING_FULL_STATS_HEADER_BITS_ID_PRESENT));
  if(containsID)
    3698:	22 ff       	sbrs	r18, 2
    369a:	12 c0       	rjmp	.+36     	; 0x36c0 <decodeFullStatsMessageCore(unsigned char const*, unsigned char, stats_TX_level, bool, FullStatsMessageCore*)+0x76>
    {
    content->containsID = true;
    369c:	f8 01       	movw	r30, r16
    369e:	80 81       	ld	r24, Z
    36a0:	81 60       	ori	r24, 0x01	; 1
    36a2:	80 83       	st	Z, r24
    const uint8_t idHigh = ((0 != (header & MESSAGING_FULL_STATS_HEADER_BITS_ID_HIGH)) ? 0x80 : 0);
    36a4:	21 fd       	sbrc	r18, 1
    36a6:	02 c0       	rjmp	.+4      	; 0x36ac <decodeFullStatsMessageCore(unsigned char const*, unsigned char, stats_TX_level, bool, FullStatsMessageCore*)+0x62>
    36a8:	90 e0       	ldi	r25, 0x00	; 0
    36aa:	01 c0       	rjmp	.+2      	; 0x36ae <decodeFullStatsMessageCore(unsigned char const*, unsigned char, stats_TX_level, bool, FullStatsMessageCore*)+0x64>
    36ac:	90 e8       	ldi	r25, 0x80	; 128
    content->id0 = *b++ | idHigh;
    36ae:	f6 01       	movw	r30, r12
    36b0:	81 81       	ldd	r24, Z+1	; 0x01
    36b2:	89 2b       	or	r24, r25
    36b4:	f8 01       	movw	r30, r16
    36b6:	81 83       	std	Z+1, r24	; 0x01
    content->id1 = *b++ | idHigh;
    36b8:	89 81       	ldd	r24, Y+1	; 0x01
    36ba:	98 2b       	or	r25, r24
    36bc:	92 83       	std	Z+2, r25	; 0x02
    36be:	22 96       	adiw	r28, 0x02	; 2
    }

  // If next header is temp/power then extract it, else must be the flags header.
  if(MESSAGING_TRAILING_MINIMAL_STATS_HEADER_MSBS == (*b & MESSAGING_TRAILING_MINIMAL_STATS_HEADER_MASK))
    36c0:	88 81       	ld	r24, Y
    36c2:	80 7e       	andi	r24, 0xE0	; 224
    36c4:	80 34       	cpi	r24, 0x40	; 64
    36c6:	71 f4       	brne	.+28     	; 0x36e4 <decodeFullStatsMessageCore(unsigned char const*, unsigned char, stats_TX_level, bool, FullStatsMessageCore*)+0x9a>
    {
    if(0 != (0x80 & b[1])) { return(NULL); } // Following byte does not have msb correctly cleared.
    36c8:	89 81       	ldd	r24, Y+1	; 0x01
    36ca:	87 fd       	sbrc	r24, 7
    36cc:	3f c0       	rjmp	.+126    	; 0x374c <decodeFullStatsMessageCore(unsigned char const*, unsigned char, stats_TX_level, bool, FullStatsMessageCore*)+0x102>
    extractTrailingMinimalStatsPayload(b, &(content->tempAndPower));
    36ce:	b8 01       	movw	r22, r16
    36d0:	6d 5f       	subi	r22, 0xFD	; 253
    36d2:	7f 4f       	sbci	r23, 0xFF	; 255
    36d4:	ce 01       	movw	r24, r28
    36d6:	0e 94 f6 1a 	call	0x35ec	; 0x35ec <extractTrailingMinimalStatsPayload(unsigned char const*, trailingMinimalStatsPayload*)>
    b += 2;
    36da:	22 96       	adiw	r28, 0x02	; 2
    content->containsTempAndPower = true;
    36dc:	f8 01       	movw	r30, r16
    36de:	80 81       	ld	r24, Z
    36e0:	82 60       	ori	r24, 0x02	; 2
    36e2:	80 83       	st	Z, r24
    }

  // If next header is flags then extract it.
  // FIXME: risk of misinterpretting CRC.
  if(MESSAGING_FULL_STATS_FLAGS_HEADER_MSBS != (*b & MESSAGING_FULL_STATS_FLAGS_HEADER_MASK)) { return(NULL); } // Corrupt message.
    36e4:	28 81       	ld	r18, Y
    36e6:	42 2f       	mov	r20, r18
    36e8:	50 e0       	ldi	r21, 0x00	; 0
    36ea:	ca 01       	movw	r24, r20
    36ec:	80 7e       	andi	r24, 0xE0	; 224
    36ee:	90 70       	andi	r25, 0x00	; 0
    36f0:	80 36       	cpi	r24, 0x60	; 96
    36f2:	91 05       	cpc	r25, r1
    36f4:	59 f5       	brne	.+86     	; 0x374c <decodeFullStatsMessageCore(unsigned char const*, unsigned char, stats_TX_level, bool, FullStatsMessageCore*)+0x102>
  const uint8_t flagsHeader = *b++;
    36f6:	7e 01       	movw	r14, r28
    36f8:	08 94       	sec
    36fa:	e1 1c       	adc	r14, r1
    36fc:	f1 1c       	adc	r15, r1
  content->occ = flagsHeader & 3;
    36fe:	23 70       	andi	r18, 0x03	; 3
    3700:	f8 01       	movw	r30, r16
    3702:	86 81       	ldd	r24, Z+6	; 0x06
    3704:	8c 7f       	andi	r24, 0xFC	; 252
    3706:	82 2b       	or	r24, r18
    3708:	86 83       	std	Z+6, r24	; 0x06
  const bool containsAmbL = (0 != (flagsHeader & MESSAGING_FULL_STATS_FLAGS_HEADER_AMBL));
  if(containsAmbL)
    370a:	43 ff       	sbrs	r20, 3
    370c:	0c c0       	rjmp	.+24     	; 0x3726 <decodeFullStatsMessageCore(unsigned char const*, unsigned char, stats_TX_level, bool, FullStatsMessageCore*)+0xdc>
    {
    const uint8_t ambL = *b++;
    370e:	99 81       	ldd	r25, Y+1	; 0x01
    if((0 == ambL) || (ambL == (uint8_t)0xff)) { return(NULL); } // Illegal value.
    3710:	89 2f       	mov	r24, r25
    3712:	81 50       	subi	r24, 0x01	; 1
    3714:	8e 3f       	cpi	r24, 0xFE	; 254
    3716:	d0 f4       	brcc	.+52     	; 0x374c <decodeFullStatsMessageCore(unsigned char const*, unsigned char, stats_TX_level, bool, FullStatsMessageCore*)+0x102>
  const uint8_t flagsHeader = *b++;
  content->occ = flagsHeader & 3;
  const bool containsAmbL = (0 != (flagsHeader & MESSAGING_FULL_STATS_FLAGS_HEADER_AMBL));
  if(containsAmbL)
    {
    const uint8_t ambL = *b++;
    3718:	08 94       	sec
    371a:	e1 1c       	adc	r14, r1
    371c:	f1 1c       	adc	r15, r1
    if((0 == ambL) || (ambL == (uint8_t)0xff)) { return(NULL); } // Illegal value.
    content->ambL = ambL;
    371e:	95 83       	std	Z+5, r25	; 0x05
    content->containsAmbL = true;
    3720:	80 81       	ld	r24, Z
    3722:	84 60       	ori	r24, 0x04	; 4
    3724:	80 83       	st	Z, r24
    3726:	e6 01       	movw	r28, r12
    3728:	9f e7       	ldi	r25, 0x7F	; 127
    372a:	05 c0       	rjmp	.+10     	; 0x3736 <decodeFullStatsMessageCore(unsigned char const*, unsigned char, stats_TX_level, bool, FullStatsMessageCore*)+0xec>
    }

  // Finish off by computing and checking the CRC (and return pointer to just after CRC).
  // Assumes that b now points just beyond the end of the payload.
  uint8_t crc = MESSAGING_FULL_STATS_CRC_INIT; // Initialisation.
  for(const uint8_t *p = buf; p < b; ) { crc = OTRadioLink::crc7_5B_update(crc, *p++); }
    372c:	69 91       	ld	r22, Y+
    372e:	89 2f       	mov	r24, r25
    3730:	0e 94 66 37 	call	0x6ecc	; 0x6ecc <OTRadioLink::crc7_5B_update(unsigned char, unsigned char)>
    3734:	98 2f       	mov	r25, r24
    3736:	ce 15       	cp	r28, r14
    3738:	df 05       	cpc	r29, r15
    373a:	c0 f3       	brcs	.-16     	; 0x372c <decodeFullStatsMessageCore(unsigned char const*, unsigned char, stats_TX_level, bool, FullStatsMessageCore*)+0xe2>
  if(crc != *b++) { return(NULL); } // Bad CRC.
    373c:	f7 01       	movw	r30, r14
    373e:	80 81       	ld	r24, Z
    3740:	98 17       	cp	r25, r24
    3742:	21 f4       	brne	.+8      	; 0x374c <decodeFullStatsMessageCore(unsigned char const*, unsigned char, stats_TX_level, bool, FullStatsMessageCore*)+0x102>
    3744:	97 01       	movw	r18, r14
    3746:	2f 5f       	subi	r18, 0xFF	; 255
    3748:	3f 4f       	sbci	r19, 0xFF	; 255
    374a:	02 c0       	rjmp	.+4      	; 0x3750 <decodeFullStatsMessageCore(unsigned char const*, unsigned char, stats_TX_level, bool, FullStatsMessageCore*)+0x106>

  return(b); // Point to just after CRC.
    374c:	20 e0       	ldi	r18, 0x00	; 0
    374e:	30 e0       	ldi	r19, 0x00	; 0
  }
    3750:	c9 01       	movw	r24, r18
    3752:	df 91       	pop	r29
    3754:	cf 91       	pop	r28
    3756:	1f 91       	pop	r17
    3758:	0f 91       	pop	r16
    375a:	ff 90       	pop	r15
    375c:	ef 90       	pop	r14
    375e:	df 90       	pop	r13
    3760:	cf 90       	pop	r12
    3762:	08 95       	ret

00003764 <writeTrailingMinimalStatsPayloadBody(unsigned char*, trailingMinimalStatsPayload const*)>:
  }

// Store minimal stats payload into (2-byte) buffer from payload struct (without CRC); values are coerced to fit as necessary..
//   * payload  must be non-null
// Used for minimal and full packet forms,
void writeTrailingMinimalStatsPayloadBody(uint8_t *buf, const trailingMinimalStatsPayload_t *payload)
    3764:	0f 93       	push	r16
    3766:	1f 93       	push	r17
    3768:	cf 93       	push	r28
    376a:	df 93       	push	r29
    376c:	8c 01       	movw	r16, r24
    376e:	eb 01       	movw	r28, r22
  {
#ifdef DEBUG
  if(NULL == payload) { panic(); }
    3770:	61 15       	cp	r22, r1
    3772:	71 05       	cpc	r23, r1
    3774:	11 f4       	brne	.+4      	; 0x377a <writeTrailingMinimalStatsPayloadBody(unsigned char*, trailingMinimalStatsPayload const*)+0x16>
    3776:	0e 94 0d 30 	call	0x601a	; 0x601a <panic()>
  DEBUG_SERIAL_PRINTFMT(minTempRepresentable, DEC);
  DEBUG_SERIAL_PRINT_FLASHSTRING(" max=");
  DEBUG_SERIAL_PRINTFMT(maxTempRepresentable, DEC);
  DEBUG_SERIAL_PRINTLN();
#endif
  int16_t temp16Cbiased = payload->tempC16;
    377a:	88 81       	ld	r24, Y
    377c:	29 81       	ldd	r18, Y+1	; 0x01
    377e:	92 2f       	mov	r25, r18
    3780:	9f 77       	andi	r25, 0x7F	; 127
    3782:	88 0f       	add	r24, r24
    3784:	99 1f       	adc	r25, r25
    3786:	95 95       	asr	r25
    3788:	87 95       	ror	r24
    378a:	26 e0       	ldi	r18, 0x06	; 6
    378c:	80 3c       	cpi	r24, 0xC0	; 192
    378e:	92 07       	cpc	r25, r18
    3790:	14 f0       	brlt	.+4      	; 0x3796 <writeTrailingMinimalStatsPayloadBody(unsigned char*, trailingMinimalStatsPayload const*)+0x32>
    3792:	8f eb       	ldi	r24, 0xBF	; 191
    3794:	96 e0       	ldi	r25, 0x06	; 6
    3796:	ee ef       	ldi	r30, 0xFE	; 254
    3798:	80 3c       	cpi	r24, 0xC0	; 192
    379a:	9e 07       	cpc	r25, r30
    379c:	14 f4       	brge	.+4      	; 0x37a2 <writeTrailingMinimalStatsPayloadBody(unsigned char*, trailingMinimalStatsPayload const*)+0x3e>
    379e:	80 ec       	ldi	r24, 0xC0	; 192
    37a0:	9e ef       	ldi	r25, 0xFE	; 254
  if(temp16Cbiased < minTempRepresentable) { temp16Cbiased = minTempRepresentable; }
  else if(temp16Cbiased > maxTempRepresentable) { temp16Cbiased = maxTempRepresentable; }
  temp16Cbiased -= MESSAGING_TRAILING_MINIMAL_STATS_TEMP_BIAS; // Should now be strictly positive.
    37a2:	9c 01       	movw	r18, r24
    37a4:	20 5c       	subi	r18, 0xC0	; 192
    37a6:	3e 4f       	sbci	r19, 0xFE	; 254
#if 0 && defined(DEBUG)
  DEBUG_SERIAL_PRINT_FLASHSTRING("temp16Cbiased: ");
  DEBUG_SERIAL_PRINTFMT(temp16Cbiased, DEC);
  DEBUG_SERIAL_PRINTLN();
#endif
  const uint8_t byte0 = MESSAGING_TRAILING_MINIMAL_STATS_HEADER_MSBS | (payload->powerLow ? 0x10 : 0) | (temp16Cbiased & 0xf);
    37a8:	89 81       	ldd	r24, Y+1	; 0x01
    37aa:	87 fd       	sbrc	r24, 7
    37ac:	02 c0       	rjmp	.+4      	; 0x37b2 <writeTrailingMinimalStatsPayloadBody(unsigned char*, trailingMinimalStatsPayload const*)+0x4e>
    37ae:	90 e4       	ldi	r25, 0x40	; 64
    37b0:	01 c0       	rjmp	.+2      	; 0x37b4 <writeTrailingMinimalStatsPayloadBody(unsigned char*, trailingMinimalStatsPayload const*)+0x50>
    37b2:	90 e5       	ldi	r25, 0x50	; 80
  const uint8_t byte1 = (uint8_t) (temp16Cbiased >> 4);
  buf[0] = byte0;
    37b4:	82 2f       	mov	r24, r18
    37b6:	8f 70       	andi	r24, 0x0F	; 15
    37b8:	98 2b       	or	r25, r24
    37ba:	f8 01       	movw	r30, r16
    37bc:	90 83       	st	Z, r25
  buf[1] = byte1;
    37be:	64 e0       	ldi	r22, 0x04	; 4
    37c0:	35 95       	asr	r19
    37c2:	27 95       	ror	r18
    37c4:	6a 95       	dec	r22
    37c6:	e1 f7       	brne	.-8      	; 0x37c0 <writeTrailingMinimalStatsPayloadBody(unsigned char*, trailingMinimalStatsPayload const*)+0x5c>
    37c8:	21 83       	std	Z+1, r18	; 0x01
#if 0 && defined(DEBUG)
  for(uint8_t i = 0; i < 2; ++i) { if(0 != (buf[i] & 0x80)) { panic(); } } // MSBits should be clear.
#endif
  }
    37ca:	df 91       	pop	r29
    37cc:	cf 91       	pop	r28
    37ce:	1f 91       	pop	r17
    37d0:	0f 91       	pop	r16
    37d2:	08 95       	ret

000037d4 <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)>:
// Note that up to 7 bytes of payload is optimal for the CRC used.
// If successful, returns pointer to terminating 0xff at end of message.
// Returns null if failed (eg because of bad inputs or insufficient buffer space);
// part of the message may have have been written in this case and in particular the previous terminating 0xff may have been overwritten.
uint8_t *encodeFullStatsMessageCore(uint8_t * const buf, const uint8_t buflen, const stats_TX_level secLevel, const bool secureChannel,
    const FullStatsMessageCore_t * const content)
    37d4:	cf 92       	push	r12
    37d6:	df 92       	push	r13
    37d8:	ef 92       	push	r14
    37da:	ff 92       	push	r15
    37dc:	0f 93       	push	r16
    37de:	1f 93       	push	r17
    37e0:	cf 93       	push	r28
    37e2:	df 93       	push	r29
    37e4:	6c 01       	movw	r12, r24
    37e6:	ea 01       	movw	r28, r20
    37e8:	78 01       	movw	r14, r16
  {
  if(NULL == buf) { return(NULL); } // Could be an assert/panic instead at a pinch.
    37ea:	00 97       	sbiw	r24, 0x00	; 0
    37ec:	09 f4       	brne	.+2      	; 0x37f0 <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0x1c>
    37ee:	93 c0       	rjmp	.+294    	; 0x3916 <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0x142>
  if(NULL == content) { return(NULL); } // Could be an assert/panic instead at a pinch.
    37f0:	01 15       	cp	r16, r1
    37f2:	11 05       	cpc	r17, r1
    37f4:	09 f4       	brne	.+2      	; 0x37f8 <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0x24>
    37f6:	8f c0       	rjmp	.+286    	; 0x3916 <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0x142>
  if(secureChannel) { return(NULL); } // TODO: cannot create secure message yet.
    37f8:	22 23       	and	r18, r18
    37fa:	09 f0       	breq	.+2      	; 0x37fe <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0x2a>
    37fc:	8c c0       	rjmp	.+280    	; 0x3916 <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0x142>
  const uint8_t payloadLength =
      1 + // Initial header.
      (content->containsID ? 2 : 0) +
      (content->containsTempAndPower ? 2 : 0) +
      1 + // Flags header.
      (content->containsAmbL ? 1 : 0);
    37fe:	f8 01       	movw	r30, r16
    3800:	80 81       	ld	r24, Z
    3802:	58 2f       	mov	r21, r24
    3804:	51 70       	andi	r21, 0x01	; 1
    3806:	80 fd       	sbrc	r24, 0
    3808:	02 c0       	rjmp	.+4      	; 0x380e <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0x3a>
    380a:	21 e0       	ldi	r18, 0x01	; 1
    380c:	01 c0       	rjmp	.+2      	; 0x3810 <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0x3c>
    380e:	23 e0       	ldi	r18, 0x03	; 3
    3810:	f7 01       	movw	r30, r14
    3812:	80 81       	ld	r24, Z
    3814:	81 fd       	sbrc	r24, 1
    3816:	02 c0       	rjmp	.+4      	; 0x381c <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0x48>
    3818:	90 e0       	ldi	r25, 0x00	; 0
    381a:	01 c0       	rjmp	.+2      	; 0x381e <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0x4a>
    381c:	92 e0       	ldi	r25, 0x02	; 2
    381e:	f7 01       	movw	r30, r14
    3820:	40 81       	ld	r20, Z
    3822:	46 95       	lsr	r20
    3824:	46 95       	lsr	r20
    3826:	41 70       	andi	r20, 0x01	; 1
  if(buflen < payloadLength + 2)  { return(NULL); }
    3828:	84 2f       	mov	r24, r20
    382a:	8f 5f       	subi	r24, 0xFF	; 255
    382c:	82 0f       	add	r24, r18
    382e:	89 0f       	add	r24, r25
    3830:	90 e0       	ldi	r25, 0x00	; 0
    3832:	01 96       	adiw	r24, 0x01	; 1
    3834:	26 2f       	mov	r18, r22
    3836:	30 e0       	ldi	r19, 0x00	; 0
    3838:	82 17       	cp	r24, r18
    383a:	93 07       	cpc	r25, r19
    383c:	0c f0       	brlt	.+2      	; 0x3840 <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0x6c>
    383e:	6b c0       	rjmp	.+214    	; 0x3916 <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0x142>

  // Validate some more detail.
  // ID
  if(content->containsID)
    3840:	55 23       	and	r21, r21
    3842:	59 f0       	breq	.+22     	; 0x385a <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0x86>
    {
    if((content->id0 == (uint8_t)0xff) || (content->id1 == (uint8_t)0xff)) { return(NULL); } // ID bytes cannot be 0xff.
    3844:	91 81       	ldd	r25, Z+1	; 0x01
    3846:	9f 3f       	cpi	r25, 0xFF	; 255
    3848:	09 f4       	brne	.+2      	; 0x384c <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0x78>
    384a:	65 c0       	rjmp	.+202    	; 0x3916 <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0x142>
    384c:	82 81       	ldd	r24, Z+2	; 0x02
    384e:	8f 3f       	cpi	r24, 0xFF	; 255
    3850:	09 f4       	brne	.+2      	; 0x3854 <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0x80>
    3852:	61 c0       	rjmp	.+194    	; 0x3916 <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0x142>
    if((content->id0 & 0x80) != (content->id1 & 0x80)) { return(NULL); } // ID top bits don't match.
    3854:	89 27       	eor	r24, r25
    3856:	87 fd       	sbrc	r24, 7
    3858:	5e c0       	rjmp	.+188    	; 0x3916 <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0x142>
    }
  // Ambient light.
  if(content->containsAmbL)
    385a:	44 23       	and	r20, r20
    385c:	31 f0       	breq	.+12     	; 0x386a <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0x96>
    {
    if((content->ambL == 0) || (content->ambL == (uint8_t)0xff)) { return(NULL); } // Forbidden values.
    385e:	f7 01       	movw	r30, r14
    3860:	85 81       	ldd	r24, Z+5	; 0x05
    3862:	81 50       	subi	r24, 0x01	; 1
    3864:	8e 3f       	cpi	r24, 0xFE	; 254
    3866:	08 f0       	brcs	.+2      	; 0x386a <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0x96>
    3868:	56 c0       	rjmp	.+172    	; 0x3916 <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0x142>
//#define MESSAGING_FULL_STATS_HEADER_BITS_ID_HIGH 2
//#define MESSAGING_FULL_STATS_HEADER_BITS_ID_SECURE 1
  const uint8_t header = MESSAGING_FULL_STATS_HEADER_MSBS |
      (content->containsID ? MESSAGING_FULL_STATS_HEADER_BITS_ID_PRESENT : 0) |
      ((content->containsID && (0 != (content->id0 & 0x80))) ? MESSAGING_FULL_STATS_HEADER_BITS_ID_HIGH : 0) |
      0; // TODO: cannot do secure messages yet.
    386a:	55 23       	and	r21, r21
    386c:	11 f4       	brne	.+4      	; 0x3872 <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0x9e>
    386e:	80 e7       	ldi	r24, 0x70	; 112
    3870:	08 c0       	rjmp	.+16     	; 0x3882 <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0xae>
    3872:	f7 01       	movw	r30, r14
    3874:	81 81       	ldd	r24, Z+1	; 0x01
    3876:	87 ff       	sbrs	r24, 7
    3878:	03 c0       	rjmp	.+6      	; 0x3880 <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0xac>
    387a:	92 e0       	ldi	r25, 0x02	; 2
    387c:	84 e7       	ldi	r24, 0x74	; 116
    387e:	02 c0       	rjmp	.+4      	; 0x3884 <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0xb0>
    3880:	84 e7       	ldi	r24, 0x74	; 116
    3882:	90 e0       	ldi	r25, 0x00	; 0
  *b++ = header;
    3884:	89 2b       	or	r24, r25
    3886:	f6 01       	movw	r30, r12
    3888:	81 93       	st	Z+, r24
    388a:	8f 01       	movw	r16, r30
 
  // Insert ID if requested.
  if(content->containsID)
    388c:	f7 01       	movw	r30, r14
    388e:	80 81       	ld	r24, Z
    3890:	80 ff       	sbrs	r24, 0
    3892:	0b c0       	rjmp	.+22     	; 0x38aa <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0xd6>
    {
    *b++ = content->id0 & 0x7f;
    3894:	81 81       	ldd	r24, Z+1	; 0x01
    3896:	8f 77       	andi	r24, 0x7F	; 127
    3898:	f6 01       	movw	r30, r12
    389a:	81 83       	std	Z+1, r24	; 0x01
    *b++ = content->id1 & 0x7f;
    389c:	f7 01       	movw	r30, r14
    389e:	82 81       	ldd	r24, Z+2	; 0x02
    38a0:	8f 77       	andi	r24, 0x7F	; 127
    38a2:	f8 01       	movw	r30, r16
    38a4:	81 83       	std	Z+1, r24	; 0x01
    38a6:	0e 5f       	subi	r16, 0xFE	; 254
    38a8:	1f 4f       	sbci	r17, 0xFF	; 255
    }

  // Insert basic temperature and power status if requested.
  if(content->containsTempAndPower)
    38aa:	f7 01       	movw	r30, r14
    38ac:	80 81       	ld	r24, Z
    38ae:	81 ff       	sbrs	r24, 1
    38b0:	08 c0       	rjmp	.+16     	; 0x38c2 <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0xee>
    {
    writeTrailingMinimalStatsPayloadBody(b, &(content->tempAndPower));
    38b2:	b7 01       	movw	r22, r14
    38b4:	6d 5f       	subi	r22, 0xFD	; 253
    38b6:	7f 4f       	sbci	r23, 0xFF	; 255
    38b8:	c8 01       	movw	r24, r16
    38ba:	0e 94 b2 1b 	call	0x3764	; 0x3764 <writeTrailingMinimalStatsPayloadBody(unsigned char*, trailingMinimalStatsPayload const*)>
    b += 2;
    38be:	0e 5f       	subi	r16, 0xFE	; 254
    38c0:	1f 4f       	sbci	r17, 0xFF	; 255
//#define MESSAGING_FULL_STATS_FLAGS_HEADER_AMBL 8
//#define MESSAGING_FULL_STATS_FLAGS_HEADER_RHP 4
  // Omit occupancy data unless encoding for a secure channel or at a very permissive stats TX security level.
  const uint8_t flagsHeader = MESSAGING_FULL_STATS_FLAGS_HEADER_MSBS |
    (content->containsAmbL ? MESSAGING_FULL_STATS_FLAGS_HEADER_AMBL : 0) |
    ((secureChannel || (secLevel <= stTXalwaysAll)) ? (content->occ & 3) : 0);
    38c2:	f7 01       	movw	r30, r14
    38c4:	80 81       	ld	r24, Z
    38c6:	82 fd       	sbrc	r24, 2
    38c8:	02 c0       	rjmp	.+4      	; 0x38ce <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0xfa>
    38ca:	90 e6       	ldi	r25, 0x60	; 96
    38cc:	01 c0       	rjmp	.+2      	; 0x38d0 <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0xfc>
    38ce:	98 e6       	ldi	r25, 0x68	; 104
    38d0:	1c 16       	cp	r1, r28
    38d2:	1d 06       	cpc	r1, r29
    38d4:	14 f4       	brge	.+4      	; 0x38da <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0x106>
    38d6:	80 e0       	ldi	r24, 0x00	; 0
    38d8:	03 c0       	rjmp	.+6      	; 0x38e0 <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0x10c>
    38da:	f7 01       	movw	r30, r14
    38dc:	86 81       	ldd	r24, Z+6	; 0x06
    38de:	83 70       	andi	r24, 0x03	; 3
  *b++ = flagsHeader;
    38e0:	89 2b       	or	r24, r25
    38e2:	e8 01       	movw	r28, r16
    38e4:	89 93       	st	Y+, r24
  // Now insert extra fields as flagged.
  if(content->containsAmbL)
    38e6:	f7 01       	movw	r30, r14
    38e8:	80 81       	ld	r24, Z
    38ea:	82 ff       	sbrs	r24, 2
    38ec:	04 c0       	rjmp	.+8      	; 0x38f6 <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0x122>
    { *b++ = content->ambL; }
    38ee:	85 81       	ldd	r24, Z+5	; 0x05
    38f0:	f8 01       	movw	r30, r16
    38f2:	81 83       	std	Z+1, r24	; 0x01
    38f4:	21 96       	adiw	r28, 0x01	; 1
    38f6:	86 01       	movw	r16, r12
    38f8:	8f e7       	ldi	r24, 0x7F	; 127
    38fa:	05 c0       	rjmp	.+10     	; 0x3906 <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0x132>
  // TODO: RH% etc

  // Finish off message by computing and appending the CRC and then terminating 0xff (and return pointer to 0xff).
  // Assumes that b now points just beyond the end of the payload.
  uint8_t crc = MESSAGING_FULL_STATS_CRC_INIT; // Initialisation.
  for(const uint8_t *p = buf; p < b; ) { crc = OTRadioLink::crc7_5B_update(crc, *p++); }
    38fc:	f8 01       	movw	r30, r16
    38fe:	61 91       	ld	r22, Z+
    3900:	8f 01       	movw	r16, r30
    3902:	0e 94 66 37 	call	0x6ecc	; 0x6ecc <OTRadioLink::crc7_5B_update(unsigned char, unsigned char)>
    3906:	0c 17       	cp	r16, r28
    3908:	1d 07       	cpc	r17, r29
    390a:	c0 f3       	brcs	.-16     	; 0x38fc <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0x128>
  *b++ = crc;
    390c:	fe 01       	movw	r30, r28
    390e:	81 93       	st	Z+, r24
  *b = 0xff;
    3910:	8f ef       	ldi	r24, 0xFF	; 255
    3912:	89 83       	std	Y+1, r24	; 0x01
    3914:	02 c0       	rjmp	.+4      	; 0x391a <encodeFullStatsMessageCore(unsigned char*, unsigned char, stats_TX_level, bool, FullStatsMessageCore const*)+0x146>
#if 0 && defined(DEBUG)
  if(b - buf != payloadLength + 1) { panic(F("msg gen err")); }
#endif
  return(b);
    3916:	e0 e0       	ldi	r30, 0x00	; 0
    3918:	f0 e0       	ldi	r31, 0x00	; 0
  }
    391a:	cf 01       	movw	r24, r30
    391c:	df 91       	pop	r29
    391e:	cf 91       	pop	r28
    3920:	1f 91       	pop	r17
    3922:	0f 91       	pop	r16
    3924:	ff 90       	pop	r15
    3926:	ef 90       	pop	r14
    3928:	df 90       	pop	r13
    392a:	cf 90       	pop	r12
    392c:	08 95       	ret

0000392e <SupplyVoltageMilliVolts::get() const>:
    virtual uint16_t read();

    // Return last value fetched by read(); undefined before first read()).
    // Fast.
    // NOT thread-safe nor usable within ISRs (Interrupt Service Routines).
    virtual uint16_t get() const { return(mV); }
    392e:	fc 01       	movw	r30, r24
    3930:	84 81       	ldd	r24, Z+4	; 0x04
    3932:	95 81       	ldd	r25, Z+5	; 0x05
    3934:	08 95       	ret

00003936 <SupplyVoltageMilliVolts::tag() const>:

    // Returns a suggested (JSON) tag/field/key name including units of get(); NULL means no recommended tag.
    // The lifetime of the pointed-to text must be at least that of the Sensor instance.
    virtual const char *tag() const { return("B|mV"); }
    3936:	81 e2       	ldi	r24, 0x21	; 33
    3938:	91 e0       	ldi	r25, 0x01	; 1
    393a:	08 95       	ret

0000393c <__vector_9>:
  timer2XtalIntSetup();
#endif
  }

#ifdef WAKEUP_32768HZ_XTAL
ISR(TIMER2_OVF_vect)
    393c:	1f 92       	push	r1
    393e:	0f 92       	push	r0
    3940:	0f b6       	in	r0, 0x3f	; 63
    3942:	0f 92       	push	r0
    3944:	11 24       	eor	r1, r1
    3946:	2f 93       	push	r18
    3948:	8f 93       	push	r24
    394a:	9f 93       	push	r25
// must not enable interrupts, and must leave interrupt state as was on entry.
// If not being called from an ISR then locking round this call that works with the getXXX() functions should be considered.
static inline void tickSecondISR()
#endif
  {
  register uint_fast8_t sTemp = _secondsLT; // Avoid some redundant memory accesses.
    394c:	80 91 95 03 	lds	r24, 0x0395
  sTemp += MAIN_TICK_S;
    3950:	8e 5f       	subi	r24, 0xFE	; 254
  if(sTemp > 59)
    3952:	8c 33       	cpi	r24, 0x3C	; 60
    3954:	c8 f0       	brcs	.+50     	; 0x3988 <__vector_9+0x4c>
    {
    sTemp = 0; // Seconds roll.
    register uint_least16_t mTemp = _minutesSinceMidnightLT + 1; // Avoid some redundant memory accesses.
    3956:	80 91 96 03 	lds	r24, 0x0396
    395a:	90 91 97 03 	lds	r25, 0x0397
    395e:	01 96       	adiw	r24, 0x01	; 1
    if(mTemp > 1439)
    3960:	25 e0       	ldi	r18, 0x05	; 5
    3962:	80 3a       	cpi	r24, 0xA0	; 160
    3964:	92 07       	cpc	r25, r18
    3966:	58 f0       	brcs	.+22     	; 0x397e <__vector_9+0x42>
      {
      mTemp = 0; // Minutes/hours roll.
      // Increment the day.
      ++_daysSince1999LT; // Don't currently prevent roll.
    3968:	80 91 98 03 	lds	r24, 0x0398
    396c:	90 91 99 03 	lds	r25, 0x0399
    3970:	01 96       	adiw	r24, 0x01	; 1
    3972:	90 93 99 03 	sts	0x0399, r25
    3976:	80 93 98 03 	sts	0x0398, r24
    397a:	80 e0       	ldi	r24, 0x00	; 0
    397c:	90 e0       	ldi	r25, 0x00	; 0
      }
    _minutesSinceMidnightLT = mTemp;
    397e:	90 93 97 03 	sts	0x0397, r25
    3982:	80 93 96 03 	sts	0x0396, r24
    3986:	80 e0       	ldi	r24, 0x00	; 0
    }
  _secondsLT = sTemp;
    3988:	80 93 95 03 	sts	0x0395, r24
#if defined(TWO_S_TICK_RTC_SUPPORT)
  tickDoubleSecondISR();
#else
  tickSecondISR();
#endif
  }
    398c:	9f 91       	pop	r25
    398e:	8f 91       	pop	r24
    3990:	2f 91       	pop	r18
    3992:	0f 90       	pop	r0
    3994:	0f be       	out	0x3f, r0	; 63
    3996:	0f 90       	pop	r0
    3998:	1f 90       	pop	r1
    399a:	18 95       	reti

0000399c <__vector_6>:
// May contain a little entropy concentrated in the least-significant bits, in part from WDT-vs-CPU-clock jitter, especially if not sleeping.
static volatile uint8_t _watchdogFired;

// Catch watchdog timer interrupt to automatically clear WDIE and WDIF.
// This allows use of watchdog for low-power timed sleep.
ISR(WDT_vect)
    399c:	1f 92       	push	r1
    399e:	0f 92       	push	r0
    39a0:	0f b6       	in	r0, 0x3f	; 63
    39a2:	0f 92       	push	r0
    39a4:	11 24       	eor	r1, r1
    39a6:	8f 93       	push	r24
    39a8:	9f 93       	push	r25
    39aa:	df 93       	push	r29
    39ac:	cf 93       	push	r28
    39ae:	0f 92       	push	r0
    39b0:	cd b7       	in	r28, 0x3d	; 61
    39b2:	de b7       	in	r29, 0x3e	; 62
  {
  // WDIE and WDIF are cleared in hardware upon entering this ISR.
  wdt_disable();
    39b4:	88 e1       	ldi	r24, 0x18	; 24
    39b6:	0f b6       	in	r0, 0x3f	; 63
    39b8:	f8 94       	cli
    39ba:	80 93 60 00 	sts	0x0060, r24
    39be:	10 92 60 00 	sts	0x0060, r1
    39c2:	0f be       	out	0x3f, r0	; 63
  // Note: be careful of what is accessed from this ISR.
  // Capture some marginal entropy from the stack position.
  // 
  uint8_t x;
  _watchdogFired = ((uint8_t) 0x80) | ((uint8_t) (int) &x); // Ensure non-zero, retaining any entropy in ls bits.
    39c4:	ce 01       	movw	r24, r28
    39c6:	01 96       	adiw	r24, 0x01	; 1
    39c8:	80 68       	ori	r24, 0x80	; 128
    39ca:	80 93 86 03 	sts	0x0386, r24
  }
    39ce:	0f 90       	pop	r0
    39d0:	cf 91       	pop	r28
    39d2:	df 91       	pop	r29
    39d4:	9f 91       	pop	r25
    39d6:	8f 91       	pop	r24
    39d8:	0f 90       	pop	r0
    39da:	0f be       	out	0x3f, r0	; 63
    39dc:	0f 90       	pop	r0
    39de:	1f 90       	pop	r1
    39e0:	18 95       	reti

000039e2 <sleepLowPowerLoopsMinCPUSpeed(unsigned int)>:
// Note: inlining is prevented so as to avoid migrating anything into the section where the CPU is running slowly.
//
// Note: may be dubious to run CPU clock less than 4x 32768Hz crystal speed,
// eg at 31250Hz for 8MHz RC clock and max prescale.
// Don't access timer 2 regs at low CPU speed, eg in ISRs.
__attribute__ ((noinline)) void sleepLowPowerLoopsMinCPUSpeed(uint16_t loops)
    39e2:	fc 01       	movw	r30, r24
  {
  const clock_div_t prescale = clock_prescale_get(); // Capture current prescale value.
    39e4:	80 91 61 00 	lds	r24, 0x0061
  clock_prescale_set(MAX_CPU_PRESCALE); // Reduce clock speed (increase prescale) as far as possible.
    39e8:	28 e0       	ldi	r18, 0x08	; 8
    39ea:	30 e0       	ldi	r19, 0x00	; 0
    39ec:	40 e8       	ldi	r20, 0x80	; 128
    39ee:	0f b6       	in	r0, 0x3f	; 63
    39f0:	f8 94       	cli
    39f2:	40 93 61 00 	sts	0x0061, r20
    39f6:	20 93 61 00 	sts	0x0061, r18
    39fa:	0f be       	out	0x3f, r0	; 63
	__asm__ volatile (
		"1: sbiw %0,1" "\n\t"
		"brne 1b"
		: "=w" (__count)
		: "0" (__count)
	);
    39fc:	31 97       	sbiw	r30, 0x01	; 1
    39fe:	f1 f7       	brne	.-4      	; 0x39fc <sleepLowPowerLoopsMinCPUSpeed(unsigned int)+0x1a>
  _delay_loop_2(loops); // Burn cycles...
  clock_prescale_set(prescale); // Restore clock prescale.
    3a00:	90 e0       	ldi	r25, 0x00	; 0
    3a02:	8f 70       	andi	r24, 0x0F	; 15
    3a04:	90 70       	andi	r25, 0x00	; 0
    3a06:	20 e8       	ldi	r18, 0x80	; 128
    3a08:	0f b6       	in	r0, 0x3f	; 63
    3a0a:	f8 94       	cli
    3a0c:	20 93 61 00 	sts	0x0061, r18
    3a10:	80 93 61 00 	sts	0x0061, r24
    3a14:	0f be       	out	0x3f, r0	; 63
  }
    3a16:	08 95       	ret

00003a18 <sleepPwrSaveWithBODDisabled()>:
#endif

// Sleep with BOD disabled in power-save mode; will wake on any interrupt.
void sleepPwrSaveWithBODDisabled()
  {
  set_sleep_mode(SLEEP_MODE_PWR_SAVE); // Stop all but timer 2 and watchdog when sleeping.
    3a18:	83 b7       	in	r24, 0x33	; 51
    3a1a:	81 7f       	andi	r24, 0xF1	; 241
    3a1c:	86 60       	ori	r24, 0x06	; 6
    3a1e:	83 bf       	out	0x33, r24	; 51
  cli();
    3a20:	f8 94       	cli
  sleep_enable();
    3a22:	83 b7       	in	r24, 0x33	; 51
    3a24:	81 60       	ori	r24, 0x01	; 1
    3a26:	83 bf       	out	0x33, r24	; 51
  sleep_bod_disable();
    3a28:	85 b7       	in	r24, 0x35	; 53
    3a2a:	80 66       	ori	r24, 0x60	; 96
    3a2c:	85 bf       	out	0x35, r24	; 53
    3a2e:	8f 7d       	andi	r24, 0xDF	; 223
    3a30:	85 bf       	out	0x35, r24	; 53
  sei();
    3a32:	78 94       	sei
  sleep_cpu();
    3a34:	88 95       	sleep
  sleep_disable();
    3a36:	83 b7       	in	r24, 0x33	; 51
    3a38:	8e 7f       	andi	r24, 0xFE	; 254
    3a3a:	83 bf       	out	0x33, r24	; 51
  sei();
    3a3c:	78 94       	sei
  }
    3a3e:	08 95       	ret

00003a40 <nap(signed char)>:
//   * watchdogSleep is one of the WDTO_XX values from <avr/wdt.h>
// May be useful to call minimsePowerWithoutSleep() first, when not needing any modules left on.
void nap(int_fast8_t watchdogSleep)
  {
  // Watchdog should (already) be disabled on entry.
  _watchdogFired = 0;
    3a40:	10 92 86 03 	sts	0x0386, r1

  wdt_enable(watchdogSleep);
    3a44:	83 fd       	sbrc	r24, 3
    3a46:	02 c0       	rjmp	.+4      	; 0x3a4c <nap(signed char)+0xc>
    3a48:	28 e0       	ldi	r18, 0x08	; 8
    3a4a:	01 c0       	rjmp	.+2      	; 0x3a4e <nap(signed char)+0xe>
    3a4c:	28 e2       	ldi	r18, 0x28	; 40
    3a4e:	87 70       	andi	r24, 0x07	; 7
    3a50:	28 2b       	or	r18, r24
    3a52:	88 e1       	ldi	r24, 0x18	; 24
    3a54:	90 e0       	ldi	r25, 0x00	; 0
    3a56:	0f b6       	in	r0, 0x3f	; 63
    3a58:	f8 94       	cli
    3a5a:	a8 95       	wdr
    3a5c:	80 93 60 00 	sts	0x0060, r24
    3a60:	0f be       	out	0x3f, r0	; 63
    3a62:	20 93 60 00 	sts	0x0060, r18
  WDTCSR |= (1 << WDIE);
    3a66:	80 91 60 00 	lds	r24, 0x0060
    3a6a:	80 64       	ori	r24, 0x40	; 64
    3a6c:	80 93 60 00 	sts	0x0060, r24
#endif

// Sleep with BOD disabled in power-save mode; will wake on any interrupt.
void sleepPwrSaveWithBODDisabled()
  {
  set_sleep_mode(SLEEP_MODE_PWR_SAVE); // Stop all but timer 2 and watchdog when sleeping.
    3a70:	83 b7       	in	r24, 0x33	; 51
    3a72:	81 7f       	andi	r24, 0xF1	; 241
    3a74:	86 60       	ori	r24, 0x06	; 6
    3a76:	83 bf       	out	0x33, r24	; 51
  cli();
    3a78:	f8 94       	cli
  sleep_enable();
    3a7a:	83 b7       	in	r24, 0x33	; 51
    3a7c:	81 60       	ori	r24, 0x01	; 1
    3a7e:	83 bf       	out	0x33, r24	; 51
  sleep_bod_disable();
    3a80:	85 b7       	in	r24, 0x35	; 53
    3a82:	80 66       	ori	r24, 0x60	; 96
    3a84:	85 bf       	out	0x35, r24	; 53
    3a86:	8f 7d       	andi	r24, 0xDF	; 223
    3a88:	85 bf       	out	0x35, r24	; 53
  sei();
    3a8a:	78 94       	sei
  sleep_cpu();
    3a8c:	88 95       	sleep
  sleep_disable();
    3a8e:	83 b7       	in	r24, 0x33	; 51
    3a90:	8e 7f       	andi	r24, 0xFE	; 254
    3a92:	83 bf       	out	0x33, r24	; 51
  sei();
    3a94:	78 94       	sei

  // Keep sleeping until watchdog actually fires.
  for( ; ; )
    {
    sleepPwrSaveWithBODDisabled();
    if(0 != _watchdogFired)
    3a96:	80 91 86 03 	lds	r24, 0x0386
    3a9a:	88 23       	and	r24, r24
    3a9c:	49 f3       	breq	.-46     	; 0x3a70 <nap(signed char)+0x30>
      {
      wdt_disable(); // Avoid spurious wakeup later.
    3a9e:	88 e1       	ldi	r24, 0x18	; 24
    3aa0:	0f b6       	in	r0, 0x3f	; 63
    3aa2:	f8 94       	cli
    3aa4:	80 93 60 00 	sts	0x0060, r24
    3aa8:	10 92 60 00 	sts	0x0060, r1
    3aac:	0f be       	out	0x3f, r0	; 63
      return; // All done!
      }
    }
 }
    3aae:	08 95       	ret

00003ab0 <idleCPU(signed char)>:
// Should reduce power consumption vs spinning the CPU >> 3x, though not nearly as much as nap().
// True iff watchdog timer expired; false if something else woke the CPU.
bool idleCPU(const int_fast8_t watchdogSleep)
  {
  // Watchdog should (already) be disabled on entry.
  _watchdogFired = 0;
    3ab0:	10 92 86 03 	sts	0x0386, r1
  wdt_enable(watchdogSleep);
    3ab4:	83 fd       	sbrc	r24, 3
    3ab6:	02 c0       	rjmp	.+4      	; 0x3abc <idleCPU(signed char)+0xc>
    3ab8:	28 e0       	ldi	r18, 0x08	; 8
    3aba:	01 c0       	rjmp	.+2      	; 0x3abe <idleCPU(signed char)+0xe>
    3abc:	28 e2       	ldi	r18, 0x28	; 40
    3abe:	87 70       	andi	r24, 0x07	; 7
    3ac0:	28 2b       	or	r18, r24
    3ac2:	88 e1       	ldi	r24, 0x18	; 24
    3ac4:	90 e0       	ldi	r25, 0x00	; 0
    3ac6:	0f b6       	in	r0, 0x3f	; 63
    3ac8:	f8 94       	cli
    3aca:	a8 95       	wdr
    3acc:	80 93 60 00 	sts	0x0060, r24
    3ad0:	0f be       	out	0x3f, r0	; 63
    3ad2:	20 93 60 00 	sts	0x0060, r18
  WDTCSR |= (1 << WDIE);
    3ad6:	80 91 60 00 	lds	r24, 0x0060
    3ada:	80 64       	ori	r24, 0x40	; 64
    3adc:	80 93 60 00 	sts	0x0060, r24
  set_sleep_mode(SLEEP_MODE_IDLE); // Leave everything running but the CPU...
    3ae0:	83 b7       	in	r24, 0x33	; 51
    3ae2:	81 7f       	andi	r24, 0xF1	; 241
    3ae4:	83 bf       	out	0x33, r24	; 51
  sleep_mode();
    3ae6:	83 b7       	in	r24, 0x33	; 51
    3ae8:	81 60       	ori	r24, 0x01	; 1
    3aea:	83 bf       	out	0x33, r24	; 51
    3aec:	88 95       	sleep
    3aee:	83 b7       	in	r24, 0x33	; 51
    3af0:	8e 7f       	andi	r24, 0xFE	; 254
    3af2:	83 bf       	out	0x33, r24	; 51
  //sleep_disable();
  wdt_disable();
    3af4:	88 e1       	ldi	r24, 0x18	; 24
    3af6:	0f b6       	in	r0, 0x3f	; 63
    3af8:	f8 94       	cli
    3afa:	80 93 60 00 	sts	0x0060, r24
    3afe:	10 92 60 00 	sts	0x0060, r1
    3b02:	0f be       	out	0x3f, r0	; 63
  return(0 != _watchdogFired);
    3b04:	80 91 86 03 	lds	r24, 0x0386
    3b08:	81 11       	cpse	r24, r1
    3b0a:	81 e0       	ldi	r24, 0x01	; 1
  }
    3b0c:	08 95       	ret

00003b0e <__vector_21>:
  }


// Allow wake from (lower-power) sleep while ADC is running.
static volatile bool ADC_complete;
ISR(ADC_vect) { ADC_complete = true; }
    3b0e:	1f 92       	push	r1
    3b10:	0f 92       	push	r0
    3b12:	0f b6       	in	r0, 0x3f	; 63
    3b14:	0f 92       	push	r0
    3b16:	11 24       	eor	r1, r1
    3b18:	8f 93       	push	r24
    3b1a:	81 e0       	ldi	r24, 0x01	; 1
    3b1c:	80 93 88 03 	sts	0x0388, r24
    3b20:	8f 91       	pop	r24
    3b22:	0f 90       	pop	r0
    3b24:	0f be       	out	0x3f, r0	; 63
    3b26:	0f 90       	pop	r0
    3b28:	1f 90       	pop	r1
    3b2a:	18 95       	reti

00003b2c <_analogueNoiseReducedReadM(unsigned char, signed char)>:

// Read ADC/analogue input with reduced noise if possible, in range [0,1023].
//   * admux  is the value to set ADMUX to
//   * samples  maximum number of samples to take (if one, nap() before); strictly positive
// Sets sleep mode to SLEEP_MODE_ADC, and disables sleep on exit.
static uint16_t _analogueNoiseReducedReadM(const uint8_t admux, int8_t samples = 3)
    3b2c:	0f 93       	push	r16
    3b2e:	1f 93       	push	r17
    3b30:	98 2f       	mov	r25, r24
    3b32:	16 2f       	mov	r17, r22
// If already powered up then do nothing other than return false.
// This does not power up the analogue comparator; this needs to be manually enabled if required.
// If this returns true then a matching powerDownADC() may be advisable.
bool powerUpADCIfDisabled()
  {
  if(!(PRR & _BV(PRADC))) { return(false); }
    3b34:	80 91 64 00 	lds	r24, 0x0064
    3b38:	80 fd       	sbrc	r24, 0
    3b3a:	02 c0       	rjmp	.+4      	; 0x3b40 <_analogueNoiseReducedReadM(unsigned char, signed char)+0x14>
    3b3c:	00 e0       	ldi	r16, 0x00	; 0
    3b3e:	0b c0       	rjmp	.+22     	; 0x3b56 <_analogueNoiseReducedReadM(unsigned char, signed char)+0x2a>
  PRR &= ~_BV(PRADC); // Enable the ADC.
    3b40:	80 91 64 00 	lds	r24, 0x0064
    3b44:	8e 7f       	andi	r24, 0xFE	; 254
    3b46:	80 93 64 00 	sts	0x0064, r24
  ADCSRA |= _BV(ADEN);
    3b4a:	80 91 7a 00 	lds	r24, 0x007A
    3b4e:	80 68       	ori	r24, 0x80	; 128
    3b50:	80 93 7a 00 	sts	0x007A, r24
    3b54:	01 e0       	ldi	r16, 0x01	; 1
//   * samples  maximum number of samples to take (if one, nap() before); strictly positive
// Sets sleep mode to SLEEP_MODE_ADC, and disables sleep on exit.
static uint16_t _analogueNoiseReducedReadM(const uint8_t admux, int8_t samples = 3)
  {
  const bool neededEnable = powerUpADCIfDisabled();
  ACSR |= _BV(ACD); // Disable the analogue comparator.
    3b56:	80 b7       	in	r24, 0x30	; 48
    3b58:	80 68       	ori	r24, 0x80	; 128
    3b5a:	80 bf       	out	0x30, r24	; 48
  ADMUX = admux;
    3b5c:	90 93 7c 00 	sts	0x007C, r25
  if(samples < 2) { nap(WDTO_15MS); } // Allow plenty of time for things to settle if not taking multiple samples.
    3b60:	12 30       	cpi	r17, 0x02	; 2
    3b62:	1c f4       	brge	.+6      	; 0x3b6a <_analogueNoiseReducedReadM(unsigned char, signed char)+0x3e>
    3b64:	80 e0       	ldi	r24, 0x00	; 0
    3b66:	0e 94 20 1d 	call	0x3a40	; 0x3a40 <nap(signed char)>
  set_sleep_mode(SLEEP_MODE_ADC);
    3b6a:	83 b7       	in	r24, 0x33	; 51
    3b6c:	81 7f       	andi	r24, 0xF1	; 241
    3b6e:	82 60       	ori	r24, 0x02	; 2
    3b70:	83 bf       	out	0x33, r24	; 51
  ADCSRB = 0; // Enable free-running mode.
    3b72:	10 92 7b 00 	sts	0x007B, r1
  bitWrite(ADCSRA, ADATE, (samples>1)); // Enable ADC auto-trigger iff wanting multiple samples.
    3b76:	12 30       	cpi	r17, 0x02	; 2
    3b78:	24 f0       	brlt	.+8      	; 0x3b82 <_analogueNoiseReducedReadM(unsigned char, signed char)+0x56>
    3b7a:	80 91 7a 00 	lds	r24, 0x007A
    3b7e:	80 62       	ori	r24, 0x20	; 32
    3b80:	03 c0       	rjmp	.+6      	; 0x3b88 <_analogueNoiseReducedReadM(unsigned char, signed char)+0x5c>
    3b82:	80 91 7a 00 	lds	r24, 0x007A
    3b86:	8f 7d       	andi	r24, 0xDF	; 223
    3b88:	80 93 7a 00 	sts	0x007A, r24
  bitSet(ADCSRA, ADIE); // Turn on ADC interrupt.
    3b8c:	80 91 7a 00 	lds	r24, 0x007A
    3b90:	88 60       	ori	r24, 0x08	; 8
    3b92:	80 93 7a 00 	sts	0x007A, r24
  bitSet(ADCSRA, ADSC); // Start conversion(s).
    3b96:	80 91 7a 00 	lds	r24, 0x007A
    3b9a:	80 64       	ori	r24, 0x40	; 64
    3b9c:	80 93 7a 00 	sts	0x007A, r24
    3ba0:	4f ef       	ldi	r20, 0xFF	; 255
    3ba2:	9f ef       	ldi	r25, 0xFF	; 255
    3ba4:	21 c0       	rjmp	.+66     	; 0x3be8 <_analogueNoiseReducedReadM(unsigned char, signed char)+0xbc>
  uint8_t oldADCL = 0xff;
  uint8_t oldADCH = 0xff; // Ensure that a second sample will get taken if multiple samples have been requested.
  // Usually take several readings to improve accuracy.  Discard all but the last...
  while(--samples >= 0)
      {
      ADC_complete = false;
    3ba6:	10 92 88 03 	sts	0x0388, r1
    3baa:	07 c0       	rjmp	.+14     	; 0x3bba <_analogueNoiseReducedReadM(unsigned char, signed char)+0x8e>
      while(!ADC_complete) { sleep_mode(); }
    3bac:	83 b7       	in	r24, 0x33	; 51
    3bae:	81 60       	ori	r24, 0x01	; 1
    3bb0:	83 bf       	out	0x33, r24	; 51
    3bb2:	88 95       	sleep
    3bb4:	83 b7       	in	r24, 0x33	; 51
    3bb6:	8e 7f       	andi	r24, 0xFE	; 254
    3bb8:	83 bf       	out	0x33, r24	; 51
    3bba:	80 91 88 03 	lds	r24, 0x0388
    3bbe:	88 23       	and	r24, r24
    3bc0:	a9 f3       	breq	.-22     	; 0x3bac <_analogueNoiseReducedReadM(unsigned char, signed char)+0x80>
      const uint8_t l = ADCL; // Capture the low byte and latch the high byte.
    3bc2:	30 91 78 00 	lds	r19, 0x0078
      const uint8_t h = ADCH; // Capture the high byte.
    3bc6:	20 91 79 00 	lds	r18, 0x0079
      if((h == oldADCH) && (l == oldADCL)) { break; } // Stop now if result seems to have settled.
    3bca:	29 17       	cp	r18, r25
    3bcc:	11 f4       	brne	.+4      	; 0x3bd2 <_analogueNoiseReducedReadM(unsigned char, signed char)+0xa6>
    3bce:	34 17       	cp	r19, r20
    3bd0:	71 f0       	breq	.+28     	; 0x3bee <_analogueNoiseReducedReadM(unsigned char, signed char)+0xc2>
      oldADCL = l;
      oldADCH = h;
      _adcNoise = (_adcNoise >> 1) + (l ^ h) + (__TIME__[7] & 0xf); // Capture a little entropy.
    3bd2:	90 91 87 03 	lds	r25, 0x0387
    3bd6:	82 2f       	mov	r24, r18
    3bd8:	83 27       	eor	r24, r19
    3bda:	88 5f       	subi	r24, 0xF8	; 248
    3bdc:	96 95       	lsr	r25
    3bde:	98 0f       	add	r25, r24
    3be0:	90 93 87 03 	sts	0x0387, r25
    3be4:	92 2f       	mov	r25, r18
    3be6:	43 2f       	mov	r20, r19
  bitSet(ADCSRA, ADIE); // Turn on ADC interrupt.
  bitSet(ADCSRA, ADSC); // Start conversion(s).
  uint8_t oldADCL = 0xff;
  uint8_t oldADCH = 0xff; // Ensure that a second sample will get taken if multiple samples have been requested.
  // Usually take several readings to improve accuracy.  Discard all but the last...
  while(--samples >= 0)
    3be8:	11 50       	subi	r17, 0x01	; 1
    3bea:	17 ff       	sbrs	r17, 7
    3bec:	dc cf       	rjmp	.-72     	; 0x3ba6 <_analogueNoiseReducedReadM(unsigned char, signed char)+0x7a>
      if((h == oldADCH) && (l == oldADCL)) { break; } // Stop now if result seems to have settled.
      oldADCL = l;
      oldADCH = h;
      _adcNoise = (_adcNoise >> 1) + (l ^ h) + (__TIME__[7] & 0xf); // Capture a little entropy.
      }
  bitClear(ADCSRA, ADIE); // Turn off ADC interrupt.
    3bee:	80 91 7a 00 	lds	r24, 0x007A
    3bf2:	87 7f       	andi	r24, 0xF7	; 247
    3bf4:	80 93 7a 00 	sts	0x007A, r24
  bitClear(ADCSRA, ADATE); // Turn off ADC auto-trigger.
    3bf8:	80 91 7a 00 	lds	r24, 0x007A
    3bfc:	8f 7d       	andi	r24, 0xDF	; 223
    3bfe:	80 93 7a 00 	sts	0x007A, r24
  //sleep_disable();
  const uint8_t l = ADCL; // Capture the low byte and latch the high byte.
    3c02:	20 91 78 00 	lds	r18, 0x0078
  const uint8_t h = ADCH; // Capture the high byte.
    3c06:	40 91 79 00 	lds	r20, 0x0079
  if(neededEnable) { powerDownADC(); }
    3c0a:	00 23       	and	r16, r16
    3c0c:	51 f0       	breq	.+20     	; 0x3c22 <_analogueNoiseReducedReadM(unsigned char, signed char)+0xf6>
  }
    
// Power ADC down.
void powerDownADC()
  {
  ADCSRA &= ~_BV(ADEN); // Do before power_[adc|all]_disable() to avoid freezing the ADC in an active state!
    3c0e:	80 91 7a 00 	lds	r24, 0x007A
    3c12:	8f 77       	andi	r24, 0x7F	; 127
    3c14:	80 93 7a 00 	sts	0x007A, r24
  PRR |= _BV(PRADC); // Disable the ADC.
    3c18:	80 91 64 00 	lds	r24, 0x0064
    3c1c:	81 60       	ori	r24, 0x01	; 1
    3c1e:	80 93 64 00 	sts	0x0064, r24
    3c22:	94 2f       	mov	r25, r20
    3c24:	80 e0       	ldi	r24, 0x00	; 0
    3c26:	30 e0       	ldi	r19, 0x00	; 0
    3c28:	28 2b       	or	r18, r24
    3c2a:	39 2b       	or	r19, r25
  //sleep_disable();
  const uint8_t l = ADCL; // Capture the low byte and latch the high byte.
  const uint8_t h = ADCH; // Capture the high byte.
  if(neededEnable) { powerDownADC(); }
  return((h << 8) | l);
  }
    3c2c:	c9 01       	movw	r24, r18
    3c2e:	1f 91       	pop	r17
    3c30:	0f 91       	pop	r16
    3c32:	08 95       	ret

00003c34 <analogueNoiseReducedRead(unsigned char, unsigned char)>:
//   * aiNumber is the analogue input number [0,7] for ATMega328P
//   * mode  is the analogue reference, eg DEFAULT (Vcc).
// May set sleep mode to SLEEP_MODE_ADC, and disable sleep on exit.
// Nominally equivalent to analogReference(mode); return(analogRead(pinNumber));
uint16_t analogueNoiseReducedRead(const uint8_t aiNumber, const uint8_t mode)
  { return(_analogueNoiseReducedReadM((mode << 6) | (aiNumber & 7))); }
    3c34:	62 95       	swap	r22
    3c36:	66 0f       	add	r22, r22
    3c38:	66 0f       	add	r22, r22
    3c3a:	60 7c       	andi	r22, 0xC0	; 192
    3c3c:	87 70       	andi	r24, 0x07	; 7
    3c3e:	86 2b       	or	r24, r22
    3c40:	63 e0       	ldi	r22, 0x03	; 3
    3c42:	0e 94 96 1d 	call	0x3b2c	; 0x3b2c <_analogueNoiseReducedReadM(unsigned char, signed char)>
    3c46:	08 95       	ret

00003c48 <SupplyVoltageMilliVolts::read()>:


// Force a read/poll of the supply voltage and return the value sensed.
// Expensive/slow.
// NOT thread-safe nor usable within ISRs (Interrupt Service Routines).
uint16_t SupplyVoltageMilliVolts::read()
    3c48:	cf 93       	push	r28
    3c4a:	df 93       	push	r29
    3c4c:	ec 01       	movw	r28, r24
  return(result);
  }


// Measure internal bandgap (1.1V nominal, 1.0--1.2V) as fraction of Vcc [0,1023].
static uint16_t read1V1wrtBattery() { return(_analogueNoiseReducedReadM(_BV(REFS0) | 14)); }
    3c4e:	8e e4       	ldi	r24, 0x4E	; 78
    3c50:	63 e0       	ldi	r22, 0x03	; 3
    3c52:	0e 94 96 1d 	call	0x3b2c	; 0x3b2c <_analogueNoiseReducedReadM(unsigned char, signed char)>
    3c56:	9c 01       	movw	r18, r24
  {
  // Measure internal bandgap (1.1V nominal, 1.0--1.2V) as fraction of Vcc.
  const uint16_t raw = read1V1wrtBattery();
  // If Vcc was 1.1V ADC would give 1023.
  // If Vcc was 2.2V ADC would give 511.
  const uint16_t result = ((1023U<<6) / raw) * (1100U>>6);
    3c58:	80 ec       	ldi	r24, 0xC0	; 192
    3c5a:	9f ef       	ldi	r25, 0xFF	; 255
    3c5c:	b9 01       	movw	r22, r18
    3c5e:	0e 94 68 3d 	call	0x7ad0	; 0x7ad0 <__udivmodhi4>
    3c62:	ab 01       	movw	r20, r22
    3c64:	e4 e0       	ldi	r30, 0x04	; 4
    3c66:	44 0f       	add	r20, r20
    3c68:	55 1f       	adc	r21, r21
    3c6a:	ea 95       	dec	r30
    3c6c:	e1 f7       	brne	.-8      	; 0x3c66 <SupplyVoltageMilliVolts::read()+0x1e>
    3c6e:	46 0f       	add	r20, r22
    3c70:	57 1f       	adc	r21, r23
  rawInv = raw;
    3c72:	3b 83       	std	Y+3, r19	; 0x03
    3c74:	2a 83       	std	Y+2, r18	; 0x02
  mV = result;
    3c76:	5d 83       	std	Y+5, r21	; 0x05
    3c78:	4c 83       	std	Y+4, r20	; 0x04
  isLow = (result < BATTERY_LOW_MV);
    3c7a:	1e 82       	std	Y+6, r1	; 0x06
    3c7c:	87 e0       	ldi	r24, 0x07	; 7
    3c7e:	40 3d       	cpi	r20, 0xD0	; 208
    3c80:	58 07       	cpc	r21, r24
    3c82:	10 f4       	brcc	.+4      	; 0x3c88 <SupplyVoltageMilliVolts::read()+0x40>
    3c84:	81 e0       	ldi	r24, 0x01	; 1
    3c86:	8e 83       	std	Y+6, r24	; 0x06
  DEBUG_SERIAL_PRINT(raw);
  if(batteryLow) { DEBUG_SERIAL_PRINT_FLASHSTRING(" LOW"); }
  DEBUG_SERIAL_PRINTLN();
#endif
  return(result);
  }
    3c88:	ca 01       	movw	r24, r20
    3c8a:	df 91       	pop	r29
    3c8c:	cf 91       	pop	r28
    3c8e:	08 95       	ret

00003c90 <readInternalTemperatureC16()>:
// May set sleep mode to SLEEP_MODE_ADC, and disables sleep on exit.
int readInternalTemperatureC16()
  {
  // Measure internal temperature sensor against internal voltage source.
  // Response is ~1mv/C with 0C at ~289mV according to the data sheet.
  const uint16_t raw = _analogueNoiseReducedReadM(_BV(REFS1) | _BV(REFS0) | _BV(MUX3), 1);
    3c90:	88 ec       	ldi	r24, 0xC8	; 200
    3c92:	61 e0       	ldi	r22, 0x01	; 1
    3c94:	0e 94 96 1d 	call	0x3b2c	; 0x3b2c <_analogueNoiseReducedReadM(unsigned char, signed char)>
    3c98:	84 54       	subi	r24, 0x44	; 68
    3c9a:	91 40       	sbci	r25, 0x01	; 1
    3c9c:	22 ed       	ldi	r18, 0xD2	; 210
    3c9e:	30 e0       	ldi	r19, 0x00	; 0
    3ca0:	a9 01       	movw	r20, r18
    3ca2:	84 9f       	mul	r24, r20
    3ca4:	90 01       	movw	r18, r0
    3ca6:	85 9f       	mul	r24, r21
    3ca8:	30 0d       	add	r19, r0
    3caa:	94 9f       	mul	r25, r20
    3cac:	30 0d       	add	r19, r0
    3cae:	11 24       	eor	r1, r1
    3cb0:	f4 e0       	ldi	r31, 0x04	; 4
    3cb2:	35 95       	asr	r19
    3cb4:	27 95       	ror	r18
    3cb6:	fa 95       	dec	r31
    3cb8:	e1 f7       	brne	.-8      	; 0x3cb2 <readInternalTemperatureC16()+0x22>
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("");
#endif
  //const int degC = (raw - 328) ; // Crude fast adjustment for one sensor at ~20C (DHD20130429).
  const int degC = ((((int)raw) - 324) * 210) >> 4; // Slightly less crude adjustment, see http://playground.arduino.cc//Main/InternalTemperatureSensor
  return(degC);
  }
    3cba:	c9 01       	movw	r24, r18
    3cbc:	08 95       	ret

00003cbe <powerDownTWI()>:
  }

// Power down TWI (I2C).
void powerDownTWI()
  {
  TWCR &= ~_BV(TWEN); // Disable TWI.
    3cbe:	ec eb       	ldi	r30, 0xBC	; 188
    3cc0:	f0 e0       	ldi	r31, 0x00	; 0
    3cc2:	80 81       	ld	r24, Z
    3cc4:	8b 7f       	andi	r24, 0xFB	; 251
    3cc6:	80 83       	st	Z, r24
  PRR |= _BV(PRTWI); // Disable TWI power.
    3cc8:	e4 e6       	ldi	r30, 0x64	; 100
    3cca:	f0 e0       	ldi	r31, 0x00	; 0
    3ccc:	80 81       	ld	r24, Z
    3cce:	80 68       	ori	r24, 0x80	; 128
    3cd0:	80 83       	st	Z, r24
  //digitalWrite(SCL, 0);

  // Convert to hi-Z inputs.
  //pinMode(SDA, INPUT);
  //pinMode(SCL, INPUT);
  }
    3cd2:	08 95       	ret

00003cd4 <clockJitterWDT()>:
// Expensive in terms of CPU time and thus energy.
// TODO: may be able to reduce clock speed to lower energy cost while still detecting useful jitter.
uint_fast8_t clockJitterWDT()
  {
  // Watchdog should be (already) be disabled on entry.
  _watchdogFired = false;
    3cd4:	10 92 86 03 	sts	0x0386, r1
  wdt_enable(WDTO_15MS); // Set watchdog for minimum time.
    3cd8:	88 e0       	ldi	r24, 0x08	; 8
    3cda:	28 e1       	ldi	r18, 0x18	; 24
    3cdc:	30 e0       	ldi	r19, 0x00	; 0
    3cde:	0f b6       	in	r0, 0x3f	; 63
    3ce0:	f8 94       	cli
    3ce2:	a8 95       	wdr
    3ce4:	20 93 60 00 	sts	0x0060, r18
    3ce8:	0f be       	out	0x3f, r0	; 63
    3cea:	80 93 60 00 	sts	0x0060, r24
  WDTCSR |= (1 << WDIE);
    3cee:	80 91 60 00 	lds	r24, 0x0060
    3cf2:	80 64       	ori	r24, 0x40	; 64
    3cf4:	80 93 60 00 	sts	0x0060, r24
    3cf8:	90 e0       	ldi	r25, 0x00	; 0
    3cfa:	01 c0       	rjmp	.+2      	; 0x3cfe <clockJitterWDT()+0x2a>
  uint_fast8_t count = 0;
  while(!_watchdogFired) { ++count; } // Effectively count CPU cycles until WDT fires.
    3cfc:	9f 5f       	subi	r25, 0xFF	; 255
    3cfe:	80 91 86 03 	lds	r24, 0x0386
    3d02:	88 23       	and	r24, r24
    3d04:	d9 f3       	breq	.-10     	; 0x3cfc <clockJitterWDT()+0x28>
  return(count);
  }
    3d06:	89 2f       	mov	r24, r25
    3d08:	08 95       	ret

00003d0a <clockJitterEntropyByte()>:
// Internally this uses a CRC as a relatively fast and hopefully effective hash over intermediate values.
// Note the that rejection of repeat values will be less effective with two interleaved gathering mechanisms
// as the interaction while not necessarily adding genuine entropy, will make counts differ between runs.
// DHD20130519: measured as taking ~63ms to run, ie ~8ms per bit gathered.
#ifdef WAKEUP_32768HZ_XTAL
uint_fast8_t clockJitterEntropyByte()
    3d0a:	1f 93       	push	r17

  uint_fast8_t result = 0;
  uint_fast8_t countR = 0, lastCountR = 0;
  uint_fast8_t countW = 0, lastCountW = 0;

  const uint8_t t0 = TCNT2; // Wait for sub-cycle timer to roll.
    3d0c:	90 91 b2 00 	lds	r25, 0x00B2
    3d10:	40 e0       	ldi	r20, 0x00	; 0
    3d12:	50 e0       	ldi	r21, 0x00	; 0
    3d14:	02 c0       	rjmp	.+4      	; 0x3d1a <clockJitterEntropyByte()+0x10>
  while(t0 == TCNT2) { ++hash; } // Possibly capture some entropy from recent program activity/timing.
    3d16:	4f 5f       	subi	r20, 0xFF	; 255
    3d18:	5f 4f       	sbci	r21, 0xFF	; 255
    3d1a:	80 91 b2 00 	lds	r24, 0x00B2
    3d1e:	98 17       	cp	r25, r24
    3d20:	d1 f3       	breq	.-12     	; 0x3d16 <clockJitterEntropyByte()+0xc>
  uint8_t t1 = TCNT2;
    3d22:	f0 91 b2 00 	lds	r31, 0x00B2

  _watchdogFired = 0;
    3d26:	10 92 86 03 	sts	0x0386, r1
  wdt_enable(WDTO_15MS); // Start watchdog, with minimum timeout.
    3d2a:	88 e0       	ldi	r24, 0x08	; 8
    3d2c:	28 e1       	ldi	r18, 0x18	; 24
    3d2e:	30 e0       	ldi	r19, 0x00	; 0
    3d30:	0f b6       	in	r0, 0x3f	; 63
    3d32:	f8 94       	cli
    3d34:	a8 95       	wdr
    3d36:	20 93 60 00 	sts	0x0060, r18
    3d3a:	0f be       	out	0x3f, r0	; 63
    3d3c:	80 93 60 00 	sts	0x0060, r24
  WDTCSR |= (1 << WDIE);
    3d40:	80 91 60 00 	lds	r24, 0x0060
    3d44:	80 64       	ori	r24, 0x40	; 64
    3d46:	80 93 60 00 	sts	0x0060, r24
    3d4a:	60 e0       	ldi	r22, 0x00	; 0
    3d4c:	90 e0       	ldi	r25, 0x00	; 0
    3d4e:	e0 e0       	ldi	r30, 0x00	; 0
    3d50:	20 e0       	ldi	r18, 0x00	; 0
    3d52:	70 e0       	ldi	r23, 0x00	; 0
    3d54:	38 e0       	ldi	r19, 0x08	; 8
        if(--bitsLeft <= 0) { break; } // Got enough bits; stop now.
        lastCountW = countW;
        }
      countW = 0;
      _watchdogFired = 0;
      wdt_enable(WDTO_15MS); // Restart watchdog, with minimum timeout.
    3d56:	a8 e1       	ldi	r26, 0x18	; 24
    3d58:	b0 e0       	ldi	r27, 0x00	; 0
    3d5a:	18 e0       	ldi	r17, 0x08	; 8
  WDTCSR |= (1 << WDIE);
  int_fast8_t bitsLeft = 8; // Decrement when a bit is harvested...
  for( ; ; )
    {
    // Extract watchdog jitter vs CPU.
    if(!_watchdogFired) { ++countW; }
    3d5c:	80 91 86 03 	lds	r24, 0x0386
    3d60:	88 23       	and	r24, r24
    3d62:	11 f4       	brne	.+4      	; 0x3d68 <clockJitterEntropyByte()+0x5e>
    3d64:	2f 5f       	subi	r18, 0xFF	; 255
    3d66:	2a c0       	rjmp	.+84     	; 0x3dbc <clockJitterEntropyByte()+0xb2>
    else // Watchdog fired.
      {
      if(countW != lastCountW) // Got a different value from last; assume one bit of entropy.
    3d68:	27 17       	cp	r18, r23
    3d6a:	c1 f0       	breq	.+48     	; 0x3d9c <clockJitterEntropyByte()+0x92>
        "eor    %A0,__tmp_reg__"

        : "=d" (__ret)
        : "r" (__data), "0" (__crc)
        : "r0"
    );
    3d6c:	42 27       	eor	r20, r18
    3d6e:	04 2e       	mov	r0, r20
    3d70:	42 95       	swap	r20
    3d72:	40 7f       	andi	r20, 0xF0	; 240
    3d74:	40 25       	eor	r20, r0
    3d76:	05 2e       	mov	r0, r21
    3d78:	54 2f       	mov	r21, r20
    3d7a:	42 95       	swap	r20
    3d7c:	4f 70       	andi	r20, 0x0F	; 15
    3d7e:	04 26       	eor	r0, r20
    3d80:	46 95       	lsr	r20
    3d82:	54 27       	eor	r21, r20
    3d84:	45 27       	eor	r20, r21
    3d86:	44 0f       	add	r20, r20
    3d88:	44 0f       	add	r20, r20
    3d8a:	44 0f       	add	r20, r20
    3d8c:	40 25       	eor	r20, r0
        {
        hash = _crc_ccitt_update(hash, countW);
        result = (result << 1) ^ ((uint_fast8_t)hash); // Nominally capturing (at least) lsb of hash.
    3d8e:	99 0f       	add	r25, r25
    3d90:	94 27       	eor	r25, r20
        if(--bitsLeft <= 0) { break; } // Got enough bits; stop now.
    3d92:	31 50       	subi	r19, 0x01	; 1
    3d94:	13 16       	cp	r1, r19
    3d96:	0c f0       	brlt	.+2      	; 0x3d9a <clockJitterEntropyByte()+0x90>
    3d98:	34 c0       	rjmp	.+104    	; 0x3e02 <clockJitterEntropyByte()+0xf8>
    3d9a:	72 2f       	mov	r23, r18
        lastCountW = countW;
        }
      countW = 0;
      _watchdogFired = 0;
    3d9c:	10 92 86 03 	sts	0x0386, r1
      wdt_enable(WDTO_15MS); // Restart watchdog, with minimum timeout.
    3da0:	0f b6       	in	r0, 0x3f	; 63
    3da2:	f8 94       	cli
    3da4:	a8 95       	wdr
    3da6:	a0 93 60 00 	sts	0x0060, r26
    3daa:	0f be       	out	0x3f, r0	; 63
    3dac:	10 93 60 00 	sts	0x0060, r17
      WDTCSR |= (1 << WDIE);
    3db0:	80 91 60 00 	lds	r24, 0x0060
    3db4:	80 64       	ori	r24, 0x40	; 64
    3db6:	80 93 60 00 	sts	0x0060, r24
    3dba:	20 e0       	ldi	r18, 0x00	; 0
      }

    // Extract RTC jitter vs CPU.
    if(t1 == TCNT2) { --countR; }
    3dbc:	80 91 b2 00 	lds	r24, 0x00B2
    3dc0:	f8 17       	cp	r31, r24
    3dc2:	11 f4       	brne	.+4      	; 0x3dc8 <clockJitterEntropyByte()+0xbe>
    3dc4:	61 50       	subi	r22, 0x01	; 1
    3dc6:	ca cf       	rjmp	.-108    	; 0x3d5c <clockJitterEntropyByte()+0x52>
    else // Sub-cycle timer rolled.
      {
      if(countR != lastCountR) // Got a different value from last; assume one bit of entropy.
    3dc8:	6e 17       	cp	r22, r30
    3dca:	b9 f0       	breq	.+46     	; 0x3dfa <clockJitterEntropyByte()+0xf0>
    3dcc:	46 27       	eor	r20, r22
    3dce:	04 2e       	mov	r0, r20
    3dd0:	42 95       	swap	r20
    3dd2:	40 7f       	andi	r20, 0xF0	; 240
    3dd4:	40 25       	eor	r20, r0
    3dd6:	05 2e       	mov	r0, r21
    3dd8:	54 2f       	mov	r21, r20
    3dda:	42 95       	swap	r20
    3ddc:	4f 70       	andi	r20, 0x0F	; 15
    3dde:	04 26       	eor	r0, r20
    3de0:	46 95       	lsr	r20
    3de2:	54 27       	eor	r21, r20
    3de4:	45 27       	eor	r20, r21
    3de6:	44 0f       	add	r20, r20
    3de8:	44 0f       	add	r20, r20
    3dea:	44 0f       	add	r20, r20
    3dec:	40 25       	eor	r20, r0
        {
        hash = _crc_ccitt_update(hash, countR);
        result = (result << 1) ^ ((uint_fast8_t)hash); // Nominally capturing (at least) lsb of hash.
    3dee:	99 0f       	add	r25, r25
    3df0:	94 27       	eor	r25, r20
        if(--bitsLeft <= 0) { break; } // Got enough bits; stop now.
    3df2:	31 50       	subi	r19, 0x01	; 1
    3df4:	13 16       	cp	r1, r19
    3df6:	2c f4       	brge	.+10     	; 0x3e02 <clockJitterEntropyByte()+0xf8>
    3df8:	e6 2f       	mov	r30, r22
        lastCountR = countR;
        }
      countR = 0;
      t1 = TCNT2; // Set to look for next roll.
    3dfa:	f0 91 b2 00 	lds	r31, 0x00B2
    3dfe:	60 e0       	ldi	r22, 0x00	; 0
    3e00:	ad cf       	rjmp	.-166    	; 0x3d5c <clockJitterEntropyByte()+0x52>
      }
    }

  wdt_disable(); // Ensure no spurious WDT wakeup pending.
    3e02:	88 e1       	ldi	r24, 0x18	; 24
    3e04:	0f b6       	in	r0, 0x3f	; 63
    3e06:	f8 94       	cli
    3e08:	80 93 60 00 	sts	0x0060, r24
    3e0c:	10 92 60 00 	sts	0x0060, r1
    3e10:	0f be       	out	0x3f, r0	; 63
  return(result);
  }
    3e12:	89 2f       	mov	r24, r25
    3e14:	1f 91       	pop	r17
    3e16:	08 95       	ret

00003e18 <Sensor<unsigned int>::isValid(unsigned int) const>:
    // BUT READ IMPLEMENTATION DOCUMENTATION BEFORE TREATING AS thread/ISR-safe.
    virtual T get() const = 0;

    // Returns true if this sensor reading value passed is potentially valid, eg in-range.
    // Default is to always return true, ie all values potentially valid.
    virtual bool isValid(T value) const { return(true); }
    3e18:	81 e0       	ldi	r24, 0x01	; 1
    3e1a:	08 95       	ret

00003e1c <Sensor<unsigned int>::isUnavailable() const>:

    // Returns true if this sensor is definitely unavailable or behaving incorrectly.
    // The default case is to assume that if the code is wired in then the device will work.
    virtual bool isUnavailable() const { return(false); }
    3e1c:	80 e0       	ldi	r24, 0x00	; 0
    3e1e:	08 95       	ret

00003e20 <Sensor<unsigned int>::preferredPollInterval_s() const>:
 
    // Returns non-zero if this implementation requires a regular call to read() to operate correctly.
    // Preferred poll interval (in seconds) or 0 if no regular poll() call required.
    // Default returns 0 indicating regular call to read() not required,
    // only as required to fetch new values from the underlying sensor.
    virtual uint8_t preferredPollInterval_s() const { return(0); }
    3e20:	80 e0       	ldi	r24, 0x00	; 0
    3e22:	08 95       	ret

00003e24 <Sensor<unsigned int>::handleInterruptSimple()>:
    // Must be fast and ISR (Interrupt Service Routine) safe.
    // Returns true if interrupt was successfully handled and cleared
    // else another interrupt handler in the chain may be called
    // to attempt to clear the interrupt.
    // By default does nothing (and returns false).
    virtual bool handleInterruptSimple() { return(false); }
    3e24:	80 e0       	ldi	r24, 0x00	; 0
    3e26:	08 95       	ret

00003e28 <Sensor<unsigned int>::begin()>:

    // Begin access to this sensor if applicable and not already begun.
    // Returns true if it needed to be begun.
    // Allows logic to end() if required at the end of a block, etc.
    // Defaults to do nothing (and return false).
    virtual bool begin() { return(false); }
    3e28:	80 e0       	ldi	r24, 0x00	; 0
    3e2a:	08 95       	ret

00003e2c <Sensor<unsigned int>::isAvailable() const>:

    // Returns true if this sensor is currently available.
    // True by default unless implementation overrides.
    // For those sensors that need starting this will be false before begin().
    virtual bool isAvailable() const { return(true); }
    3e2c:	81 e0       	ldi	r24, 0x01	; 1
    3e2e:	08 95       	ret

00003e30 <Sensor<unsigned int>::end()>:

    // End access to this sensor if applicable and not already ended.
    // Returns true if it needed to be ended.
    // Defaults to do nothing (and return false).
    virtual bool end() { return(false); }
    3e30:	80 e0       	ldi	r24, 0x00	; 0
    3e32:	08 95       	ret

00003e34 <global constructors keyed to _Z25minimisePowerWithoutSleepv>:
    // True if last-measured voltage was low.
    bool isLow;
 
  public:
    // Initialise to cautious values.
    SupplyVoltageMilliVolts() : mV(0), isLow(true) { }
    3e34:	8a e8       	ldi	r24, 0x8A	; 138
    3e36:	91 e0       	ldi	r25, 0x01	; 1
    3e38:	90 93 80 03 	sts	0x0380, r25
    3e3c:	80 93 7f 03 	sts	0x037F, r24
    3e40:	10 92 84 03 	sts	0x0384, r1
    3e44:	10 92 83 03 	sts	0x0383, r1
    3e48:	81 e0       	ldi	r24, 0x01	; 1
    3e4a:	80 93 85 03 	sts	0x0385, r24
    3e4e:	08 95       	ret

00003e50 <captureEntropy1()>:
// Capture a little system entropy.
// This call should typically take << 1ms at 1MHz CPU.
// Does not change CPU clock speeds, mess with interrupts (other than possible brief blocking), or do I/O, or sleep.
// Should inject some noise into secure (TBD) and non-secure (RNG8) PRNGs.
void captureEntropy1()
  { seedRNG8(_getSubCycleTime() ^ _adcNoise, cycleCountCPU() ^ Supply_mV.get(), _watchdogFired); }
    3e50:	20 91 b2 00 	lds	r18, 0x00B2
    3e54:	80 91 87 03 	lds	r24, 0x0387
    3e58:	66 b5       	in	r22, 0x26	; 38
    3e5a:	40 91 86 03 	lds	r20, 0x0386
    3e5e:	90 91 83 03 	lds	r25, 0x0383
    3e62:	69 27       	eor	r22, r25
    3e64:	82 27       	eor	r24, r18
    3e66:	0e 94 2e 21 	call	0x425c	; 0x425c <seedRNG8(unsigned char, unsigned char, unsigned char)>
    3e6a:	08 95       	ret

00003e6c <powerDownSPI()>:
  }

// Power down SPI.
void powerDownSPI()
  {
  SPCR &= ~_BV(SPE); // Disable SPI.
    3e6c:	8c b5       	in	r24, 0x2c	; 44
    3e6e:	8f 7b       	andi	r24, 0xBF	; 191
    3e70:	8c bd       	out	0x2c, r24	; 44
  PRR |= _BV(PRSPI); // Power down...
    3e72:	e4 e6       	ldi	r30, 0x64	; 100
    3e74:	f0 e0       	ldi	r31, 0x00	; 0
    3e76:	80 81       	ld	r24, Z
    3e78:	84 60       	ori	r24, 0x04	; 4
    3e7a:	80 83       	st	Z, r24

  pinMode(PIN_SPI_nSS, OUTPUT); // Ensure that nSS is an output to avoid forcing SPI to slave mode by accident.
    3e7c:	8a e0       	ldi	r24, 0x0A	; 10
    3e7e:	61 e0       	ldi	r22, 0x01	; 1
    3e80:	0e 94 8a 37 	call	0x6f14	; 0x6f14 <pinMode>
  fastDigitalWrite(PIN_SPI_nSS, HIGH); // Ensure that nSS is HIGH and thus any slave deselected when powering up SPI.
    3e84:	2a 9a       	sbi	0x05, 2	; 5

  // Avoid pins from floating when SPI is disabled.
  // Try to preserve general I/O direction and restore previous output values for outputs.
  pinMode(PIN_SPI_SCK, OUTPUT);
    3e86:	8d e0       	ldi	r24, 0x0D	; 13
    3e88:	61 e0       	ldi	r22, 0x01	; 1
    3e8a:	0e 94 8a 37 	call	0x6f14	; 0x6f14 <pinMode>
  pinMode(PIN_SPI_MOSI, OUTPUT);
    3e8e:	8b e0       	ldi	r24, 0x0B	; 11
    3e90:	61 e0       	ldi	r22, 0x01	; 1
    3e92:	0e 94 8a 37 	call	0x6f14	; 0x6f14 <pinMode>
  pinMode(PIN_SPI_MISO, INPUT_PULLUP);
    3e96:	8c e0       	ldi	r24, 0x0C	; 12
    3e98:	62 e0       	ldi	r22, 0x02	; 2
    3e9a:	0e 94 8a 37 	call	0x6f14	; 0x6f14 <pinMode>

  // If sharing SPI SCK with LED indicator then return this pin to being an output (retaining previous value).
  //if(LED_HEATCALL == PIN_SPI_SCK) { pinMode(LED_HEATCALL, OUTPUT); }
  }
    3e9e:	08 95       	ret

00003ea0 <powerUpSPIIfDisabled()>:
// If SPI was disabled, power it up, enable it as master and with a sensible clock speed, etc, and return true.
// If already powered up then do nothing other than return false.
// If this returns true then a matching powerDownSPI() may be advisable.
bool powerUpSPIIfDisabled()
  {
  if(!(PRR & _BV(PRSPI))) { return(false); }
    3ea0:	80 91 64 00 	lds	r24, 0x0064
    3ea4:	82 fd       	sbrc	r24, 2
    3ea6:	02 c0       	rjmp	.+4      	; 0x3eac <powerUpSPIIfDisabled()+0xc>
    3ea8:	80 e0       	ldi	r24, 0x00	; 0
    3eaa:	08 95       	ret

  pinMode(PIN_SPI_nSS, OUTPUT); // Ensure that nSS is an output to avoid forcing SPI to slave mode by accident.
    3eac:	8a e0       	ldi	r24, 0x0A	; 10
    3eae:	61 e0       	ldi	r22, 0x01	; 1
    3eb0:	0e 94 8a 37 	call	0x6f14	; 0x6f14 <pinMode>
  fastDigitalWrite(PIN_SPI_nSS, HIGH); // Ensure that nSS is HIGH and thus any slave deselected when powering up SPI.
    3eb4:	2a 9a       	sbi	0x05, 2	; 5

  PRR &= ~_BV(PRSPI); // Enable SPI power.
    3eb6:	80 91 64 00 	lds	r24, 0x0064
    3eba:	8b 7f       	andi	r24, 0xFB	; 251
    3ebc:	80 93 64 00 	sts	0x0064, r24
  // Configure raw SPI to match better how it was used in PICAXE V0.09 code.
  // CPOL = 0, CPHA = 0
  // Enable SPI, set master mode, set speed.
  const uint8_t ENABLE_MASTER =  _BV(SPE) | _BV(MSTR);
#if F_CPU <= 2000000 // Needs minimum prescale (x2) with slow (<=2MHz) CPU clock.
  SPCR = ENABLE_MASTER; // 2x clock prescale for <=1MHz SPI clock from <=2MHz CPU clock (500kHz SPI @ 1MHz CPU).
    3ec0:	80 e5       	ldi	r24, 0x50	; 80
    3ec2:	8c bd       	out	0x2c, r24	; 44
  SPSR = _BV(SPI2X);
    3ec4:	81 e0       	ldi	r24, 0x01	; 1
    3ec6:	8d bd       	out	0x2d, r24	; 45
#else // Needs setting for fast (~16MHz) CPU clock.
  SPCR = _BV(SPR0) | ENABLE_MASTER; // 8x clock prescale for ~2MHz SPI clock from nominal ~16MHz CPU clock.
  SPSR = _BV(SPI2X);
#endif
  return(true);
  }
    3ec8:	08 95       	ret

00003eca <power_intermittent_peripherals_disable()>:
// Disable/remove power to intermittent peripherals.
// Switches the digital line to input with no pull-up (ie high-Z).
// There should be some sort of load to stop this floating.
void power_intermittent_peripherals_disable()
  {
  pinMode(IO_POWER_UP, INPUT);
    3eca:	87 e0       	ldi	r24, 0x07	; 7
    3ecc:	60 e0       	ldi	r22, 0x00	; 0
    3ece:	0e 94 8a 37 	call	0x6f14	; 0x6f14 <pinMode>
  }
    3ed2:	08 95       	ret

00003ed4 <minimisePowerWithoutSleep()>:
// to ensure that nothing power-hungry is accidentally left on.
// Any module that may need to run all the time should not be turned off here.
// May be called from panic(), so do not be too clever.
// Does NOT attempt to power down the radio, eg in case that needs to be left in RX mode.
// Does NOT attempt to power down the UART/serial.
void minimisePowerWithoutSleep()
    3ed4:	0f 93       	push	r16
    3ed6:	1f 93       	push	r17
  {
  // Disable the watchdog timer.
  wdt_disable();
    3ed8:	88 e1       	ldi	r24, 0x18	; 24
    3eda:	0f b6       	in	r0, 0x3f	; 63
    3edc:	f8 94       	cli
    3ede:	80 93 60 00 	sts	0x0060, r24
    3ee2:	10 92 60 00 	sts	0x0060, r1
    3ee6:	0f be       	out	0x3f, r0	; 63
  
  // Ensure that external peripherals are powered down.
  power_intermittent_peripherals_disable();
    3ee8:	0e 94 65 1f 	call	0x3eca	; 0x3eca <power_intermittent_peripherals_disable()>

  // Turn off analogue stuff that eats power.
  ADCSRA = 0; // Do before power_[adc|all]_disable() to avoid freezing the ADC in an active state!
    3eec:	10 92 7a 00 	sts	0x007A, r1
  ACSR = (1<<ACD); // Disable the analog comparator.
    3ef0:	80 e8       	ldi	r24, 0x80	; 128
    3ef2:	80 bf       	out	0x30, r24	; 48
  DIDR0 = 0x3F; // Disable digital input buffers on all ADC0-ADC5 pins.
    3ef4:	8f e3       	ldi	r24, 0x3F	; 63
    3ef6:	80 93 7e 00 	sts	0x007E, r24
    //#endif
    //#if defined(LDR_SENSOR_AIN)
    //    | (1 << LDR_SENSOR_AIN)
    //#endif
    //    ;
  DIDR1 = (1<<AIN1D)|(1<<AIN0D); // Disable digital input buffer on AIN1/0.
    3efa:	83 e0       	ldi	r24, 0x03	; 3
    3efc:	80 93 7f 00 	sts	0x007F, r24
  power_adc_disable();
    3f00:	04 e6       	ldi	r16, 0x64	; 100
    3f02:	10 e0       	ldi	r17, 0x00	; 0
    3f04:	f8 01       	movw	r30, r16
    3f06:	80 81       	ld	r24, Z
    3f08:	81 60       	ori	r24, 0x01	; 1
    3f0a:	80 83       	st	Z, r24

  // Ensure that SPI is powered down.
  powerDownSPI();
    3f0c:	0e 94 36 1f 	call	0x3e6c	; 0x3e6c <powerDownSPI()>
  }

// Power down TWI (I2C).
void powerDownTWI()
  {
  TWCR &= ~_BV(TWEN); // Disable TWI.
    3f10:	ec eb       	ldi	r30, 0xBC	; 188
    3f12:	f0 e0       	ldi	r31, 0x00	; 0
    3f14:	80 81       	ld	r24, Z
    3f16:	8b 7f       	andi	r24, 0xFB	; 251
    3f18:	80 83       	st	Z, r24
  PRR |= _BV(PRTWI); // Disable TWI power.
    3f1a:	f8 01       	movw	r30, r16
    3f1c:	80 81       	ld	r24, Z
    3f1e:	80 68       	ori	r24, 0x80	; 128
    3f20:	80 83       	st	Z, r24

#if defined(DONT_USE_TIMER0)
  power_timer0_disable();
#endif

  power_timer1_disable();
    3f22:	80 81       	ld	r24, Z
    3f24:	88 60       	ori	r24, 0x08	; 8
    3f26:	80 83       	st	Z, r24

#ifndef WAKEUP_32768HZ_XTAL
  power_timer2_disable();
#endif
  }
    3f28:	1f 91       	pop	r17
    3f2a:	0f 91       	pop	r16
    3f2c:	08 95       	ret

00003f2e <power_intermittent_peripherals_enable(bool)>:
// items powered direct from IO_POWER_UP may need no such wait.
//
// Switches the digital line to high then output (to avoid ever *discharging* the output cap).
// Note that with 100nF cap, and 330R (or lower) resistor from the output pin,
// then 1ms delay should be plenty for the voltage on the cap to settle.
void power_intermittent_peripherals_enable(bool waitUntilStable)
    3f2e:	1f 93       	push	r17
    3f30:	18 2f       	mov	r17, r24
  {
  fastDigitalWrite(IO_POWER_UP, HIGH);
    3f32:	5f 9a       	sbi	0x0b, 7	; 11
  pinMode(IO_POWER_UP, OUTPUT);
    3f34:	87 e0       	ldi	r24, 0x07	; 7
    3f36:	61 e0       	ldi	r22, 0x01	; 1
    3f38:	0e 94 8a 37 	call	0x6f14	; 0x6f14 <pinMode>
  // If requested, wait long enough that I/O peripheral power should be stable.
  // Wait in a relatively low-power way...
  if(waitUntilStable) { sleepLowPowerMs(1); }
    3f3c:	11 23       	and	r17, r17
    3f3e:	21 f0       	breq	.+8      	; 0x3f48 <power_intermittent_peripherals_enable(bool)+0x1a>
// This may be achieved in part by dynamically slowing the CPU clock if possible.
// Macro to allow some constant folding at compile time where the sleep-time argument is constant.
// Should be good for values up to at least 1000, ie 1 second.
// Assumes MIN_CPU_HZ >> 4000.
// TODO: break out to non-inlined routine where arg is not constant (__builtin_constant_p).
static void inline sleepLowPowerMs(const uint16_t ms) { sleepLowPowerLoopsMinCPUSpeed((((MIN_CPU_HZ * (ms)) + 2000) / 4000) - ((MIN_CPU_HZ>=12000)?2:((MIN_CPU_HZ>=8000)?1:0))); }
    3f40:	86 e0       	ldi	r24, 0x06	; 6
    3f42:	90 e0       	ldi	r25, 0x00	; 0
    3f44:	0e 94 f1 1c 	call	0x39e2	; 0x39e2 <sleepLowPowerLoopsMinCPUSpeed(unsigned int)>
  }
    3f48:	1f 91       	pop	r17
    3f4a:	08 95       	ret

00003f4c <noisyADCRead(bool)>:
// If requested (and needed) powers up extra I/O during the reads.
//   powerUpIO if true then power up I/O (and power down after if so)
//
// If defined, update _adcNoise value to make noisyADCRead() output at least a poor PRNG if called in a loop, though might disguise underlying problems.
//#define CATCH_OTHER_NOISE_DURING_NAR // May hide underlying weakness if defined.
uint8_t noisyADCRead(const bool powerUpIO)
    3f4c:	ef 92       	push	r14
    3f4e:	ff 92       	push	r15
    3f50:	0f 93       	push	r16
    3f52:	1f 93       	push	r17
    3f54:	f8 2e       	mov	r15, r24
// If already powered up then do nothing other than return false.
// This does not power up the analogue comparator; this needs to be manually enabled if required.
// If this returns true then a matching powerDownADC() may be advisable.
bool powerUpADCIfDisabled()
  {
  if(!(PRR & _BV(PRADC))) { return(false); }
    3f56:	80 91 64 00 	lds	r24, 0x0064
    3f5a:	80 fd       	sbrc	r24, 0
    3f5c:	02 c0       	rjmp	.+4      	; 0x3f62 <noisyADCRead(bool)+0x16>
    3f5e:	00 e0       	ldi	r16, 0x00	; 0
    3f60:	0b c0       	rjmp	.+22     	; 0x3f78 <noisyADCRead(bool)+0x2c>
  PRR &= ~_BV(PRADC); // Enable the ADC.
    3f62:	80 91 64 00 	lds	r24, 0x0064
    3f66:	8e 7f       	andi	r24, 0xFE	; 254
    3f68:	80 93 64 00 	sts	0x0064, r24
  ADCSRA |= _BV(ADEN);
    3f6c:	80 91 7a 00 	lds	r24, 0x007A
    3f70:	80 68       	ori	r24, 0x80	; 128
    3f72:	80 93 7a 00 	sts	0x007A, r24
    3f76:	01 e0       	ldi	r16, 0x01	; 1
//#define CATCH_OTHER_NOISE_DURING_NAR // May hide underlying weakness if defined.
uint8_t noisyADCRead(const bool powerUpIO)
  {
  const bool neededEnable = powerUpADCIfDisabled();
  const bool poweredUpIO = powerUpIO;
  if(powerUpIO) { power_intermittent_peripherals_enable(false); }
    3f78:	ff 20       	and	r15, r15
    3f7a:	19 f0       	breq	.+6      	; 0x3f82 <noisyADCRead(bool)+0x36>
    3f7c:	80 e0       	ldi	r24, 0x00	; 0
    3f7e:	0e 94 97 1f 	call	0x3f2e	; 0x3f2e <power_intermittent_peripherals_enable(bool)>
  // Sample supply voltage.
  ADMUX = _BV(REFS0) | 14; // Bandgap vs Vcc.
    3f82:	8e e4       	ldi	r24, 0x4E	; 78
    3f84:	80 93 7c 00 	sts	0x007C, r24
  ADCSRB = 0; // Enable free-running mode.
    3f88:	10 92 7b 00 	sts	0x007B, r1
  bitWrite(ADCSRA, ADATE, 0); // Multiple samples NOT required.
    3f8c:	80 91 7a 00 	lds	r24, 0x007A
    3f90:	8f 7d       	andi	r24, 0xDF	; 223
    3f92:	80 93 7a 00 	sts	0x007A, r24
  ADC_complete = false;
    3f96:	10 92 88 03 	sts	0x0388, r1
  bitSet(ADCSRA, ADIE); // Turn on ADC interrupt.
    3f9a:	80 91 7a 00 	lds	r24, 0x007A
    3f9e:	88 60       	ori	r24, 0x08	; 8
    3fa0:	80 93 7a 00 	sts	0x007A, r24
  bitSet(ADCSRA, ADSC); // Start conversion.
    3fa4:	80 91 7a 00 	lds	r24, 0x007A
    3fa8:	80 64       	ori	r24, 0x40	; 64
    3faa:	80 93 7a 00 	sts	0x007A, r24
    3fae:	20 e0       	ldi	r18, 0x00	; 0
    3fb0:	01 c0       	rjmp	.+2      	; 0x3fb4 <noisyADCRead(bool)+0x68>
  uint8_t count = 0;
  while(!ADC_complete) { ++count; } // Busy wait while 'timing' the ADC conversion.
    3fb2:	2f 5f       	subi	r18, 0xFF	; 255
    3fb4:	80 91 88 03 	lds	r24, 0x0388
    3fb8:	88 23       	and	r24, r24
    3fba:	d9 f3       	breq	.-10     	; 0x3fb2 <noisyADCRead(bool)+0x66>
  const uint8_t l1 = ADCL; // Capture the low byte and latch the high byte.
    3fbc:	e0 90 78 00 	lds	r14, 0x0078
  const uint8_t h1 = ADCH; // Capture the high byte.
    3fc0:	90 91 79 00 	lds	r25, 0x0079
  DEBUG_SERIAL_PRINT(' ');
  DEBUG_SERIAL_PRINTFMT(l1, HEX);
  DEBUG_SERIAL_PRINTLN();
#endif
  // Sample internal temperature.
  ADMUX = _BV(REFS1) | _BV(REFS0) | _BV(MUX3); // Temp vs bandgap.
    3fc4:	88 ec       	ldi	r24, 0xC8	; 200
    3fc6:	80 93 7c 00 	sts	0x007C, r24
  ADC_complete = false;
    3fca:	10 92 88 03 	sts	0x0388, r1
  bitSet(ADCSRA, ADSC); // Start conversion.
    3fce:	80 91 7a 00 	lds	r24, 0x007A
    3fd2:	80 64       	ori	r24, 0x40	; 64
    3fd4:	80 93 7a 00 	sts	0x007A, r24
    3fd8:	01 c0       	rjmp	.+2      	; 0x3fdc <noisyADCRead(bool)+0x90>
  while(!ADC_complete) { ++count; } // Busy wait while 'timing' the ADC conversion.
    3fda:	2f 5f       	subi	r18, 0xFF	; 255
    3fdc:	80 91 88 03 	lds	r24, 0x0388
    3fe0:	88 23       	and	r24, r24
    3fe2:	d9 f3       	breq	.-10     	; 0x3fda <noisyADCRead(bool)+0x8e>
  const uint8_t l2 = ADCL; // Capture the low byte and latch the high byte.
    3fe4:	80 91 78 00 	lds	r24, 0x0078
  const uint8_t h2 = ADCH; // Capture the high byte.
    3fe8:	10 91 79 00 	lds	r17, 0x0079
  DEBUG_SERIAL_PRINTFMT(h2, HEX);
  DEBUG_SERIAL_PRINT(' ');
  DEBUG_SERIAL_PRINTFMT(l2, HEX);
  DEBUG_SERIAL_PRINTLN();
#endif
  uint8_t result = (h1 << 5) ^ (l2) ^ (h2 << 3) ^ count;
    3fec:	92 95       	swap	r25
    3fee:	99 0f       	add	r25, r25
    3ff0:	90 7e       	andi	r25, 0xE0	; 224
    3ff2:	11 0f       	add	r17, r17
    3ff4:	11 0f       	add	r17, r17
    3ff6:	11 0f       	add	r17, r17
    3ff8:	19 27       	eor	r17, r25
    3ffa:	18 27       	eor	r17, r24
    3ffc:	12 27       	eor	r17, r18
    3ffe:	30 e0       	ldi	r19, 0x00	; 0
#endif
  // Sample all possible ADC inputs relative to Vcc, whatever the inputs may be connected to.
  // Assumed never to do any harm, eg physical damage, nor to disturb I/O setup.
  for(uint8_t i = 0; i < 8; ++i)
    {
    ADMUX = (i & 7) | (DEFAULT << 6); // Switching MUX after sample has started may add further noise.
    4000:	83 2f       	mov	r24, r19
    4002:	87 70       	andi	r24, 0x07	; 7
    4004:	80 64       	ori	r24, 0x40	; 64
    4006:	80 93 7c 00 	sts	0x007C, r24
    ADC_complete = false;
    400a:	10 92 88 03 	sts	0x0388, r1
    bitSet(ADCSRA, ADSC); // Start conversion.
    400e:	80 91 7a 00 	lds	r24, 0x007A
    4012:	80 64       	ori	r24, 0x40	; 64
    4014:	80 93 7a 00 	sts	0x007A, r24
    4018:	01 c0       	rjmp	.+2      	; 0x401c <noisyADCRead(bool)+0xd0>
    while(!ADC_complete) { ++count; }
    401a:	2f 5f       	subi	r18, 0xFF	; 255
    401c:	80 91 88 03 	lds	r24, 0x0388
    4020:	88 23       	and	r24, r24
    4022:	d9 f3       	breq	.-10     	; 0x401a <noisyADCRead(bool)+0xce>
    const uint8_t l = ADCL; // Capture the low byte and latch the high byte.
    4024:	90 91 78 00 	lds	r25, 0x0078
    const uint8_t h = ADCH; // Capture the high byte.
    4028:	80 91 79 00 	lds	r24, 0x0079
    DEBUG_SERIAL_PRINTFMT(l, HEX);
    DEBUG_SERIAL_PRINT(' ');
    DEBUG_SERIAL_PRINT(count);
    DEBUG_SERIAL_PRINTLN();
#endif
    result = _crc_ibutton_update(result ^ h, l ^ count); // A thorough hash.
    402c:	81 27       	eor	r24, r17
		"	brtc	2f" "\n\t"
		"	eor	%0, %2" "\n\t"
		"2:	dec	%1" "\n\t"
		"	brne	1b" "\n\t"
		: "=r" (__crc), "=d" (__i), "=d" (__pattern)
		: "0" (__crc), "r" (__data));
    402e:	92 27       	eor	r25, r18
    4030:	18 2f       	mov	r17, r24
    4032:	19 27       	eor	r17, r25
    4034:	88 e0       	ldi	r24, 0x08	; 8
    4036:	9c e8       	ldi	r25, 0x8C	; 140
    4038:	10 fb       	bst	r17, 0
    403a:	16 95       	lsr	r17
    403c:	0e f4       	brtc	.+2      	; 0x4040 <noisyADCRead(bool)+0xf4>
    403e:	19 27       	eor	r17, r25
    4040:	8a 95       	dec	r24
    4042:	d1 f7       	brne	.-12     	; 0x4038 <noisyADCRead(bool)+0xec>
#if defined(CATCH_OTHER_NOISE_DURING_NAR)
  result = _crc_ibutton_update(_adcNoise++, result);
#endif
  // Sample all possible ADC inputs relative to Vcc, whatever the inputs may be connected to.
  // Assumed never to do any harm, eg physical damage, nor to disturb I/O setup.
  for(uint8_t i = 0; i < 8; ++i)
    4044:	3f 5f       	subi	r19, 0xFF	; 255
    4046:	38 30       	cpi	r19, 0x08	; 8
    4048:	d9 f6       	brne	.-74     	; 0x4000 <noisyADCRead(bool)+0xb4>
    DEBUG_SERIAL_PRINT_FLASHSTRING("NAR R: ");
    DEBUG_SERIAL_PRINTFMT(result, HEX);
    DEBUG_SERIAL_PRINTLN();
#endif
    }
  bitClear(ADCSRA, ADIE); // Turn off ADC interrupt.
    404a:	80 91 7a 00 	lds	r24, 0x007A
    404e:	87 7f       	andi	r24, 0xF7	; 247
    4050:	80 93 7a 00 	sts	0x007A, r24
  bitClear(ADCSRA, ADATE); // Turn off ADC auto-trigger.
    4054:	80 91 7a 00 	lds	r24, 0x007A
    4058:	8f 7d       	andi	r24, 0xDF	; 223
    405a:	80 93 7a 00 	sts	0x007A, r24
  if(poweredUpIO) { power_intermittent_peripherals_disable(); }
    405e:	ff 20       	and	r15, r15
    4060:	11 f0       	breq	.+4      	; 0x4066 <noisyADCRead(bool)+0x11a>
    4062:	0e 94 65 1f 	call	0x3eca	; 0x3eca <power_intermittent_peripherals_disable()>
  if(neededEnable) { powerDownADC(); }
    4066:	00 23       	and	r16, r16
    4068:	51 f0       	breq	.+20     	; 0x407e <noisyADCRead(bool)+0x132>
  }
    
// Power ADC down.
void powerDownADC()
  {
  ADCSRA &= ~_BV(ADEN); // Do before power_[adc|all]_disable() to avoid freezing the ADC in an active state!
    406a:	80 91 7a 00 	lds	r24, 0x007A
    406e:	8f 77       	andi	r24, 0x7F	; 127
    4070:	80 93 7a 00 	sts	0x007A, r24
  PRR |= _BV(PRADC); // Disable the ADC.
    4074:	80 91 64 00 	lds	r24, 0x0064
    4078:	81 60       	ori	r24, 0x01	; 1
    407a:	80 93 64 00 	sts	0x0064, r24
  DEBUG_SERIAL_PRINT_FLASHSTRING("NAR: ");
  DEBUG_SERIAL_PRINTFMT(result, HEX);
  DEBUG_SERIAL_PRINTLN();
#endif
  return(result); // Use all the bits collected.
  }
    407e:	81 2f       	mov	r24, r17
    4080:	8e 25       	eor	r24, r14
    4082:	1f 91       	pop	r17
    4084:	0f 91       	pop	r16
    4086:	ff 90       	pop	r15
    4088:	ef 90       	pop	r14
    408a:	08 95       	ret

0000408c <powerUpTWIIfDisabled()>:
// If TWI (I2C) was disabled, power it up, do Wire.begin(), and return true.
// If already powered up then do nothing other than return false.
// If this returns true then a matching powerDownRWI() may be advisable.
bool powerUpTWIIfDisabled()
  {
  if(!(PRR & _BV(PRTWI))) { return(false); }
    408c:	80 91 64 00 	lds	r24, 0x0064
    4090:	87 fd       	sbrc	r24, 7
    4092:	02 c0       	rjmp	.+4      	; 0x4098 <powerUpTWIIfDisabled()+0xc>
    4094:	80 e0       	ldi	r24, 0x00	; 0
    4096:	08 95       	ret

  PRR &= ~_BV(PRTWI); // Enable TWI power.
    4098:	80 91 64 00 	lds	r24, 0x0064
    409c:	8f 77       	andi	r24, 0x7F	; 127
    409e:	80 93 64 00 	sts	0x0064, r24
  TWCR |= _BV(TWEN); // Enable TWI.
    40a2:	80 91 bc 00 	lds	r24, 0x00BC
    40a6:	84 60       	ori	r24, 0x04	; 4
    40a8:	80 93 bc 00 	sts	0x00BC, r24
  Wire.begin(); // Set it going.
    40ac:	89 e3       	ldi	r24, 0x39	; 57
    40ae:	94 e0       	ldi	r25, 0x04	; 4
    40b0:	0e 94 f3 34 	call	0x69e6	; 0x69e6 <TwoWire::begin()>
  // TODO: reset TWBR and prescaler for our low CPU frequency     (TWBR = ((F_CPU / TWI_FREQ) - 16) / 2 gives -3!)
#if F_CPU <= 1000000
  TWBR = 0; // Implies SCL freq of F_CPU / (16 + 2 * TBWR * PRESC) = 62.5kHz @ F_CPU==1MHz and PRESC==1 (from Wire/TWI code).
    40b4:	10 92 b8 00 	sts	0x00B8, r1
    40b8:	81 e0       	ldi	r24, 0x01	; 1
#endif
  return(true);
  }
    40ba:	08 95       	ret

000040bc <powerDownSerial()>:
  PRR |= _BV(PRADC); // Disable the ADC.
  }


// Check if serial is (already) powered up.
static bool _serialIsPoweredUp() { return(!(PRR & _BV(PRUSART0))); }
    40bc:	80 91 64 00 	lds	r24, 0x0064


// Flush any pending serial output and power it down if up.
void powerDownSerial()
  {
  if(_serialIsPoweredUp())
    40c0:	81 fd       	sbrc	r24, 1
    40c2:	08 c0       	rjmp	.+16     	; 0x40d4 <powerDownSerial()+0x18>
    {
    // Flush serial output and shut down if apparently active.
    Serial.flush();
    40c4:	8b e3       	ldi	r24, 0x3B	; 59
    40c6:	95 e0       	ldi	r25, 0x05	; 5
    40c8:	0e 94 e5 39 	call	0x73ca	; 0x73ca <HardwareSerial::flush()>
    //flushSerialHW();
    Serial.end();
    40cc:	8b e3       	ldi	r24, 0x3B	; 59
    40ce:	95 e0       	ldi	r25, 0x05	; 5
    40d0:	0e 94 25 39 	call	0x724a	; 0x724a <HardwareSerial::end()>
    }
  pinMode(PIN_SERIAL_RX, INPUT_PULLUP);
    40d4:	80 e0       	ldi	r24, 0x00	; 0
    40d6:	62 e0       	ldi	r22, 0x02	; 2
    40d8:	0e 94 8a 37 	call	0x6f14	; 0x6f14 <pinMode>
  pinMode(PIN_SERIAL_TX, INPUT_PULLUP);
    40dc:	81 e0       	ldi	r24, 0x01	; 1
    40de:	62 e0       	ldi	r22, 0x02	; 2
    40e0:	0e 94 8a 37 	call	0x6f14	; 0x6f14 <pinMode>
  PRR |= _BV(PRUSART0); // Disable the UART module.
    40e4:	80 91 64 00 	lds	r24, 0x0064
    40e8:	82 60       	ori	r24, 0x02	; 2
    40ea:	80 93 64 00 	sts	0x0064, r24
  }
    40ee:	08 95       	ret

000040f0 <burnHundredsOfCyclesProductivelyAndPoll()>:
// This call should typically take << 1ms at 1MHz CPU.
// Does not change CPU clock speeds, mess with interrupts (other than possible brief blocking), or sleep.
// May capture some entropy in secure and non-secure PRNGs.
void burnHundredsOfCyclesProductivelyAndPoll()
  {
  if(pollIO()) { seedRNG8(cycleCountCPU(), _watchdogFired, _getSubCycleTime()); }
    40f0:	80 e0       	ldi	r24, 0x00	; 0
    40f2:	0e 94 87 07 	call	0xf0e	; 0xf0e <pollIO(bool)>
    40f6:	88 23       	and	r24, r24
    40f8:	41 f0       	breq	.+16     	; 0x410a <burnHundredsOfCyclesProductivelyAndPoll()+0x1a>
    40fa:	86 b5       	in	r24, 0x26	; 38
    40fc:	60 91 86 03 	lds	r22, 0x0386
    4100:	40 91 b2 00 	lds	r20, 0x00B2
    4104:	0e 94 2e 21 	call	0x425c	; 0x425c <seedRNG8(unsigned char, unsigned char, unsigned char)>
    4108:	08 95       	ret
  else { captureEntropy1(); }
    410a:	0e 94 28 1f 	call	0x3e50	; 0x3e50 <captureEntropy1()>
    410e:	08 95       	ret

00004110 <flushSerialProductive()>:

#ifndef flushSerialProductive
// Does a Serial.flush() attempting to do some useful work (eg I/O polling) while waiting for output to drain.
// Assumes hundreds of CPU cycles available for each character queued for TX.
// Does not change CPU clock speed or disable or mess with USART0, though may poll it.
void flushSerialProductive()
    4110:	02 c0       	rjmp	.+4      	; 0x4116 <flushSerialProductive()+0x6>
#if 0 && defined(DEBUG)
  if(!_serialIsPoweredUp()) { panic(); } // Trying to operate serial without it powered up.
#endif
  // Can productively spin here churning PRNGs or the like before the flush(), checking for the UART TX buffer to empty...
  // An occasional premature exit to flush() due to Serial interrupt handler interaction is benign, and indeed more grist to the mill.
  while(serialTXInProgress()) { burnHundredsOfCyclesProductivelyAndPoll(); }
    4112:	0e 94 78 20 	call	0x40f0	; 0x40f0 <burnHundredsOfCyclesProductivelyAndPoll()>
    4116:	80 91 c0 00 	lds	r24, 0x00C0
    411a:	85 ff       	sbrs	r24, 5
    411c:	fa cf       	rjmp	.-12     	; 0x4112 <flushSerialProductive()+0x2>
  Serial.flush(); // Wait for all output to have been sent.
    411e:	8b e3       	ldi	r24, 0x3B	; 59
    4120:	95 e0       	ldi	r25, 0x05	; 5
    4122:	0e 94 e5 39 	call	0x73ca	; 0x73ca <HardwareSerial::flush()>
  }
    4126:	08 95       	ret

00004128 <flushSerialSCTSensitive()>:
// Does not change CPU clock speed or disable or mess with USART0, though may poll it.
// Sleeps in IDLE mode for ~15ms at a time (backtopped by watchdog) waking on any interrupt
// so that the caller must be sure RX overrun (etc) will not be an issue.
// Switches to flushSerialProductive() behaviour
// if in danger of overrunning a minor cycle while idling.
void flushSerialSCTSensitive()
    4128:	1f 93       	push	r17
#ifdef ENABLE_AVR_IDLE_MODE
// Idle productively polling I/O, etc, across the system while spending time in low-power mode if possible.
// Typically sleeps for nominally up to 30ms; tries to allow ealier wakeup if interrupt is received, etc.
// (Will often be prematurely woken by timer0 with ~16ms interval.)
// True iff watchdog timer expired; false if something else woke the CPU.
static bool inline idle15AndPoll() { const bool wd = idleCPU(WDTO_15MS); pollIO(!wd); return(wd); }
    412a:	11 e0       	ldi	r17, 0x01	; 1
  {
#if 0 && defined(DEBUG)
  if(!_serialIsPoweredUp()) { panic(); } // Trying to operate serial without it powered up.
#endif
#ifdef ENABLE_AVR_IDLE_MODE
  while(serialTXInProgress() && (getSubCycleTime() < GSCT_MAX - 2 - (20/SUBCYCLE_TICK_MS_RD)))
    412c:	80 91 c0 00 	lds	r24, 0x00C0
    4130:	85 fd       	sbrc	r24, 5
    4132:	0b c0       	rjmp	.+22     	; 0x414a <flushSerialSCTSensitive()+0x22>
    4134:	80 91 b2 00 	lds	r24, 0x00B2
    4138:	8b 3f       	cpi	r24, 0xFB	; 251
    413a:	38 f4       	brcc	.+14     	; 0x414a <flushSerialSCTSensitive()+0x22>
    413c:	80 e0       	ldi	r24, 0x00	; 0
    413e:	0e 94 58 1d 	call	0x3ab0	; 0x3ab0 <idleCPU(signed char)>
    4142:	81 27       	eor	r24, r17
    4144:	0e 94 87 07 	call	0xf0e	; 0xf0e <pollIO(bool)>
    4148:	f1 cf       	rjmp	.-30     	; 0x412c <flushSerialSCTSensitive()+0x4>
    { idle15AndPoll(); } // Save much power by idling CPU, though everything else runs.
#endif
  flushSerialProductive();
    414a:	0e 94 88 20 	call	0x4110	; 0x4110 <flushSerialProductive()>
  }
    414e:	1f 91       	pop	r17
    4150:	08 95       	ret

00004152 <powerUpSerialIfDisabled()>:
  PRR |= _BV(PRADC); // Disable the ADC.
  }


// Check if serial is (already) powered up.
static bool _serialIsPoweredUp() { return(!(PRR & _BV(PRUSART0))); }
    4152:	80 91 64 00 	lds	r24, 0x0064
// If serial was disabled, power it up, do Serial.begin(), and return true.
// If already powered up then do nothing other than return false.
// If this returns true then a matching powerDownSerial() may be advisable.
bool powerUpSerialIfDisabled()
  {
  if(_serialIsPoweredUp()) { return(false); }
    4156:	81 fd       	sbrc	r24, 1
    4158:	02 c0       	rjmp	.+4      	; 0x415e <powerUpSerialIfDisabled()+0xc>
    415a:	80 e0       	ldi	r24, 0x00	; 0
    415c:	08 95       	ret
  PRR &= ~_BV(PRUSART0); // Enable the UART.
    415e:	80 91 64 00 	lds	r24, 0x0064
    4162:	8d 7f       	andi	r24, 0xFD	; 253
    4164:	80 93 64 00 	sts	0x0064, r24
  Serial.begin(BAUD); // Set it going.
    4168:	8b e3       	ldi	r24, 0x3B	; 59
    416a:	95 e0       	ldi	r25, 0x05	; 5
    416c:	40 ec       	ldi	r20, 0xC0	; 192
    416e:	52 e1       	ldi	r21, 0x12	; 18
    4170:	60 e0       	ldi	r22, 0x00	; 0
    4172:	70 e0       	ldi	r23, 0x00	; 0
    4174:	0e 94 a7 38 	call	0x714e	; 0x714e <HardwareSerial::begin(unsigned long)>
    4178:	81 e0       	ldi	r24, 0x01	; 1
  return(true);
  }
    417a:	08 95       	ret

0000417c <sleepUntilSubCycleTime(unsigned char)>:
// May use a combination of techniques to hit the required time.
// Requesting a sleep until at or near the end of the cycle risks overrun and may be unwise.
// Using this to sleep less then 2 ticks may prove unreliable as the RTC rolls on underneath...
// This is NOT intended to be used to sleep over the end of a minor cycle.
// May poll I/O.
bool sleepUntilSubCycleTime(const uint8_t sleepUntil)
    417c:	0f 93       	push	r16
    417e:	1f 93       	push	r17
    4180:	cf 93       	push	r28
    4182:	df 93       	push	r29
    4184:	18 2f       	mov	r17, r24
      sleepLowPowerLessThanMs(max(SUBCYCLE_TICK_MS_RD / 2, 1)); // Assumed to be a constant expression.
      continue;
      }

    // Compute remaining time in milliseconds, rounded down...
    const uint16_t msLeft = ((uint16_t)SUBCYCLE_TICK_MS_RD) * ticksLeft;
    4186:	07 e0       	ldi	r16, 0x07	; 7
// May poll I/O.
bool sleepUntilSubCycleTime(const uint8_t sleepUntil)
  {
  for( ; ; )
    {
    const uint8_t now = getSubCycleTime();
    4188:	80 91 b2 00 	lds	r24, 0x00B2
    if(now == sleepUntil) { return(true); } // Done it!
    418c:	81 17       	cp	r24, r17
    418e:	e1 f1       	breq	.+120    	; 0x4208 <sleepUntilSubCycleTime(unsigned char)+0x8c>
    if(now > sleepUntil) { return(false); } // Too late...
    4190:	18 17       	cp	r17, r24
    4192:	10 f4       	brcc	.+4      	; 0x4198 <sleepUntilSubCycleTime(unsigned char)+0x1c>
    4194:	80 e0       	ldi	r24, 0x00	; 0
    4196:	39 c0       	rjmp	.+114    	; 0x420a <sleepUntilSubCycleTime(unsigned char)+0x8e>

    // Compute time left to sleep.
    // It is easy to sleep a bit more later if necessary, but oversleeping is bad.
    const uint8_t ticksLeft = sleepUntil - now;
    4198:	21 2f       	mov	r18, r17
    419a:	28 1b       	sub	r18, r24
    // Deal with shortest sleep specially to avoid missing target from overheads...
    if(1 == ticksLeft)
    419c:	21 30       	cpi	r18, 0x01	; 1
    419e:	19 f4       	brne	.+6      	; 0x41a6 <sleepUntilSubCycleTime(unsigned char)+0x2a>
// Should be good for values up to at least 1000, ie 1 second.
// Uses formulation likely to be quicker than sleepLowPowerMs() for non-constant argument values,
// and that results in a somewhat shorter sleep than sleepLowPowerMs(ms).
// Assumes MIN_CPU_HZ >> 4000.
// TODO: break out to non-inlined routine where arg is not constant (__builtin_constant_p).
static void inline sleepLowPowerLessThanMs(const uint16_t ms) { sleepLowPowerLoopsMinCPUSpeed(((MIN_CPU_HZ/4000) * (ms)) - ((MIN_CPU_HZ>=12000)?2:((MIN_CPU_HZ>=8000)?1:0))); }
    41a0:	83 e1       	ldi	r24, 0x13	; 19
    41a2:	90 e0       	ldi	r25, 0x00	; 0
    41a4:	2e c0       	rjmp	.+92     	; 0x4202 <sleepUntilSubCycleTime(unsigned char)+0x86>
      sleepLowPowerLessThanMs(max(SUBCYCLE_TICK_MS_RD / 2, 1)); // Assumed to be a constant expression.
      continue;
      }

    // Compute remaining time in milliseconds, rounded down...
    const uint16_t msLeft = ((uint16_t)SUBCYCLE_TICK_MS_RD) * ticksLeft;
    41a6:	20 9f       	mul	r18, r16
    41a8:	e0 01       	movw	r28, r0
    41aa:	11 24       	eor	r1, r1

    // If comfortably in the area of nap()s then use one of them for improved energy savings.
    // Allow for nap() to overrun a little as its timing can vary with temperature and supply voltage,
    // and the bulk of energy savings should still be available without pushing the timing to the wire.
    // Note that during nap() timer0 should be stopped and thus not cause premature wakeup (from overflow interrupt).
    if(msLeft >= 20)
    41ac:	c4 31       	cpi	r28, 0x14	; 20
    41ae:	d1 05       	cpc	r29, r1
    41b0:	70 f0       	brcs	.+28     	; 0x41ce <sleepUntilSubCycleTime(unsigned char)+0x52>
      {
      if(msLeft >= 80)
    41b2:	c0 35       	cpi	r28, 0x50	; 80
    41b4:	d1 05       	cpc	r29, r1
    41b6:	38 f0       	brcs	.+14     	; 0x41c6 <sleepUntilSubCycleTime(unsigned char)+0x4a>
        {
        if(msLeft >= 333)
    41b8:	cd 54       	subi	r28, 0x4D	; 77
    41ba:	d1 40       	sbci	r29, 0x01	; 1
    41bc:	10 f0       	brcs	.+4      	; 0x41c2 <sleepUntilSubCycleTime(unsigned char)+0x46>
          {
          nap(WDTO_250MS); // Nominal 250ms sleep.
    41be:	84 e0       	ldi	r24, 0x04	; 4
    41c0:	03 c0       	rjmp	.+6      	; 0x41c8 <sleepUntilSubCycleTime(unsigned char)+0x4c>
          continue;
          }
        nap(WDTO_60MS); // Nominal 60ms sleep.
    41c2:	82 e0       	ldi	r24, 0x02	; 2
    41c4:	01 c0       	rjmp	.+2      	; 0x41c8 <sleepUntilSubCycleTime(unsigned char)+0x4c>
        continue;
        }
      nap(WDTO_15MS); // Nominal 15ms sleep.
    41c6:	80 e0       	ldi	r24, 0x00	; 0
    41c8:	0e 94 20 1d 	call	0x3a40	; 0x3a40 <nap(signed char)>
    41cc:	dd cf       	rjmp	.-70     	; 0x4188 <sleepUntilSubCycleTime(unsigned char)+0xc>
    // Use low-power CPU sleep for residual time, but being very careful not to oversleep.
    // Aim to sleep somewhat under residual time, eg to allow for overheads, interrupts, and other slippages.
    // Assumed to be > 1 else would have been special-cased above.
    // Assumed to be << 1s else a nap() would have been used above.
#ifdef DEBUG
    if((msLeft < 2) || (msLeft > 1000)) { panic(); }
    41ce:	ce 01       	movw	r24, r28
    41d0:	02 97       	sbiw	r24, 0x02	; 2
    41d2:	87 5e       	subi	r24, 0xE7	; 231
    41d4:	93 40       	sbci	r25, 0x03	; 3
    41d6:	10 f0       	brcs	.+4      	; 0x41dc <sleepUntilSubCycleTime(unsigned char)+0x60>
    41d8:	0e 94 0d 30 	call	0x601a	; 0x601a <panic()>
    41dc:	9e 01       	movw	r18, r28
    41de:	21 50       	subi	r18, 0x01	; 1
    41e0:	30 40       	sbci	r19, 0x00	; 0
    41e2:	40 e0       	ldi	r20, 0x00	; 0
    41e4:	50 e0       	ldi	r21, 0x00	; 0
    41e6:	da 01       	movw	r26, r20
    41e8:	c9 01       	movw	r24, r18
    41ea:	63 e0       	ldi	r22, 0x03	; 3
    41ec:	88 0f       	add	r24, r24
    41ee:	99 1f       	adc	r25, r25
    41f0:	aa 1f       	adc	r26, r26
    41f2:	bb 1f       	adc	r27, r27
    41f4:	6a 95       	dec	r22
    41f6:	d1 f7       	brne	.-12     	; 0x41ec <sleepUntilSubCycleTime(unsigned char)+0x70>
    41f8:	82 1b       	sub	r24, r18
    41fa:	93 0b       	sbc	r25, r19
    41fc:	a4 0b       	sbc	r26, r20
    41fe:	b5 0b       	sbc	r27, r21
    4200:	02 97       	sbiw	r24, 0x02	; 2
    4202:	0e 94 f1 1c 	call	0x39e2	; 0x39e2 <sleepLowPowerLoopsMinCPUSpeed(unsigned int)>
    4206:	c0 cf       	rjmp	.-128    	; 0x4188 <sleepUntilSubCycleTime(unsigned char)+0xc>
    4208:	81 e0       	ldi	r24, 0x01	; 1
#endif
    sleepLowPowerLessThanMs(msLeft - 1);
    }
  }
    420a:	df 91       	pop	r29
    420c:	cf 91       	pop	r28
    420e:	1f 91       	pop	r17
    4210:	0f 91       	pop	r16
    4212:	08 95       	ret

00004214 <powerSetup()>:
// Call from setup() to turn off unused modules, set up timers and interrupts, etc.
// I/O pin setting is not done here.
void powerSetup()
  {
#ifdef DEBUG
  assert(DEFAULT_CPU_PRESCALE == clock_prescale_get()); // Verify that CPU prescaling is as expected.
    4214:	80 91 61 00 	lds	r24, 0x0061
    4218:	8f 70       	andi	r24, 0x0F	; 15
    421a:	83 30       	cpi	r24, 0x03	; 3
    421c:	11 f0       	breq	.+4      	; 0x4222 <powerSetup()+0xe>
    421e:	0e 94 b4 02 	call	0x568	; 0x568 <abort>
#endif

  // Do normal gentle switch off, including analogue module/control in correct order.
  minimisePowerWithoutSleep();
    4222:	0e 94 6a 1f 	call	0x3ed4	; 0x3ed4 <minimisePowerWithoutSleep()>

  // Brutally force off all modules, then re-enable explicitly below any still needed.
  power_all_disable(); 
    4226:	80 91 64 00 	lds	r24, 0x0064
    422a:	8f 6e       	ori	r24, 0xEF	; 239
    422c:	80 93 64 00 	sts	0x0064, r24

#if !defined(DONT_USE_TIMER0)
  power_timer0_enable(); // Turning timer 0 off messes up some standard Arduino support such as delay() and millis().
    4230:	80 91 64 00 	lds	r24, 0x0064
    4234:	8f 7d       	andi	r24, 0xDF	; 223
    4236:	80 93 64 00 	sts	0x0064, r24
#endif
  
#if defined(WAKEUP_32768HZ_XTAL)
  power_timer2_enable();
    423a:	80 91 64 00 	lds	r24, 0x0064
    423e:	8f 7b       	andi	r24, 0xBF	; 191
    4240:	80 93 64 00 	sts	0x0064, r24
#ifdef WAKEUP_32768HZ_XTAL
static void timer2XtalIntSetup()
 {
  // Set up TIMER2 to wake CPU out of sleep regularly using external 32768Hz crystal.
  // See http://www.atmel.com/Images/doc2505.pdf
  TCCR2A = 0x00;
    4244:	10 92 b0 00 	sts	0x00B0, r1

#if defined(HALF_SECOND_RTC_SUPPORT)
  TCCR2B = (1<<CS22); // Set CLK/64 for overflow interrupt every 0.5s.
#elif defined(TWO_S_TICK_RTC_SUPPORT)
  TCCR2B = (1<<CS22)|(1<<CS21); // Set CLK/128 for overflow interrupt every 2s.
    4248:	86 e0       	ldi	r24, 0x06	; 6
    424a:	80 93 b1 00 	sts	0x00B1, r24
#else
  TCCR2B = (1<<CS22)|(1<<CS20); // Set CLK/128 for overflow interrupt every 1s.
#endif
  //TCCR2B = (1<<CS22)|(1<<CS21)|(1<<CS20); // Set CLK/1024 for overflow interrupt every 8s (slowest possible).

  ASSR = (1<<AS2); // Enable asynchronous operation.
    424e:	80 e2       	ldi	r24, 0x20	; 32
    4250:	80 93 b6 00 	sts	0x00B6, r24
  TIMSK2 = (1<<TOIE2); // Enable the timer 2 interrupt.
    4254:	81 e0       	ldi	r24, 0x01	; 1
    4256:	80 93 70 00 	sts	0x0070, r24
  
#if defined(WAKEUP_32768HZ_XTAL)
  power_timer2_enable();
  timer2XtalIntSetup();
#endif
  }
    425a:	08 95       	ret

0000425c <seedRNG8(unsigned char, unsigned char, unsigned char)>:
//2 ADDs, one bit shift right , and one increment. Difficult or slow operations like multiply, etc 
//were avoided for maximum speed on ultra low power devices.
void seedRNG8(uint8_t s1, uint8_t s2, uint8_t s3) // Originally init_rng(s1,s2,s3) //Can also be used to seed the rng with more entropy during use.
  {
  //XOR new entropy into key state
  a ^=s1;
    425c:	20 91 8b 03 	lds	r18, 0x038B
  b ^=s2;
    4260:	90 91 8c 03 	lds	r25, 0x038C
    4264:	69 27       	eor	r22, r25
  c ^=s3;
    4266:	90 91 89 03 	lds	r25, 0x0389
    426a:	49 27       	eor	r20, r25
  x++;
    426c:	90 91 8a 03 	lds	r25, 0x038A
    4270:	9f 5f       	subi	r25, 0xFF	; 255
    4272:	90 93 8a 03 	sts	0x038A, r25
  a = (a^c^x);
    4276:	28 27       	eor	r18, r24
    4278:	24 27       	eor	r18, r20
    427a:	29 27       	eor	r18, r25
    427c:	20 93 8b 03 	sts	0x038B, r18
  b = (b+a);
    4280:	62 0f       	add	r22, r18
    4282:	60 93 8c 03 	sts	0x038C, r22
  c = ((c+(b>>1))^a);
    4286:	66 95       	lsr	r22
    4288:	64 0f       	add	r22, r20
    428a:	62 27       	eor	r22, r18
    428c:	60 93 89 03 	sts	0x0389, r22
  }
    4290:	08 95       	ret

00004292 <randRNG8()>:
//
uint8_t randRNG8() // Originally unsigned char randomize().
  {
  x++;               //x is incremented every round and is not affected by any other variable
    4292:	80 91 8a 03 	lds	r24, 0x038A
    4296:	8f 5f       	subi	r24, 0xFF	; 255
    4298:	80 93 8a 03 	sts	0x038A, r24
  a = (a^c^x);       //note the mix of addition and XOR
    429c:	20 91 89 03 	lds	r18, 0x0389
    42a0:	90 91 8b 03 	lds	r25, 0x038B
    42a4:	92 27       	eor	r25, r18
    42a6:	98 27       	eor	r25, r24
    42a8:	90 93 8b 03 	sts	0x038B, r25
  b = (b+a);         //And the use of very few instructions
    42ac:	80 91 8c 03 	lds	r24, 0x038C
    42b0:	89 0f       	add	r24, r25
    42b2:	80 93 8c 03 	sts	0x038C, r24
  c = ((c+(b>>1))^a);  //the right shift is to ensure that high-order bits from b can affect  
    42b6:	86 95       	lsr	r24
    42b8:	82 0f       	add	r24, r18
    42ba:	89 27       	eor	r24, r25
    42bc:	80 93 89 03 	sts	0x0389, r24
  return(c);         //low order bits of other variables
  }
    42c0:	08 95       	ret

000042c2 <global constructors keyed to _Z8seedRNG8hhh>:
uint8_t randRNG8(); // Originally called 'randomize()'.
// RNG8 working state.
static uint8_t a, b, c;
// DHD20130603: avoid the hidden counter always starting at zero c/o some per-build state.
// Derived from linker-driven pointer base plus hash of compilation timestamp, with little run-time cost.
static uint8_t x = (uint8_t)(intptr_t) ((&c) + (uint8_t)((__TIME__[7] * 17) ^ (__TIME__[6]) ^ (__TIME__[4] << 11)));
    42c2:	84 e8       	ldi	r24, 0x84	; 132
    42c4:	94 e0       	ldi	r25, 0x04	; 4
    42c6:	80 93 8a 03 	sts	0x038A, r24
  x++;               //x is incremented every round and is not affected by any other variable
  a = (a^c^x);       //note the mix of addition and XOR
  b = (b+a);         //And the use of very few instructions
  c = ((c+(b>>1))^a);  //the right shift is to ensure that high-order bits from b can affect  
  return(c);         //low order bits of other variables
  }
    42ca:	08 95       	ret

000042cc <OTRadioLink::OTRadioLink::panicShutdown()>:

            // Emergency shutdown of radio to save power on system panic.
            // Defaults to call preinit(NULL).
            virtual void panicShutdown() { preinit(NULL); }
    42cc:	fc 01       	movw	r30, r24
    42ce:	a0 81       	ld	r26, Z
    42d0:	b1 81       	ldd	r27, Z+1	; 0x01
    42d2:	14 96       	adiw	r26, 0x04	; 4
    42d4:	2d 91       	ld	r18, X+
    42d6:	3c 91       	ld	r19, X
    42d8:	15 97       	sbiw	r26, 0x05	; 5
    42da:	60 e0       	ldi	r22, 0x00	; 0
    42dc:	70 e0       	ldi	r23, 0x00	; 0
    42de:	f9 01       	movw	r30, r18
    42e0:	09 95       	icall
    42e2:	08 95       	ret

000042e4 <OTRadioLink::OTRadioLink::isAvailable() const>:
            virtual bool begin() { return(false); }

            // Returns true if this radio link is currently available.
            // True by default unless implementation overrides.
            // For those radios that need starting this will be false before begin().
            virtual bool isAvailable() const { return(true); }
    42e4:	81 e0       	ldi	r24, 0x01	; 1
    42e6:	08 95       	ret

000042e8 <OTRadioLink::OTRadioLink::getRXRerr()>:

            // Returns the current receive error state; 0 indicates no error, +ve is the error value.
            // RX errors may be queued with depth greater than one,
            // or only the last RX error may be retained.
            // Higher-numbered error states may be more severe.
            virtual uint8_t getRXRerr() { return(0); }
    42e8:	80 e0       	ldi	r24, 0x00	; 0
    42ea:	08 95       	ret

000042ec <OTRFM23BLink::OTRFM23BLink<(unsigned char)10>::_doconfig()>:
        protected:
            // Configure the hardware.
            // Called from configure() once nChannels and channelConfig is set.
            // Returns false if hardware not present or config is invalid.
            // Defaults to do nothing.
            virtual bool _doconfig() { return(false); } // FIXME
    42ec:	80 e0       	ldi	r24, 0x00	; 0
    42ee:	08 95       	ret

000042f0 <OTRFM23BLink::OTRFM23BLink<(unsigned char)10>::_dolisten()>:

            // Switch listening on or off.
            // listenChannel will have been set when this is called.
            virtual void _dolisten() { } // FIXME
    42f0:	08 95       	ret

000042f2 <OTRFM23BLink::OTRFM23BLink<(unsigned char)10>::begin()>:

            // Begin access to (initialise) this radio link if applicable and not already begun.
            // Returns true if it needed to be begun.
            // Allows logic to end() if required at the end of a block, etc.
            // Defaults to do nothing (and return false).
            virtual bool begin() { return(false); } // FIXME
    42f2:	80 e0       	ldi	r24, 0x00	; 0
    42f4:	08 95       	ret

000042f6 <OTRFM23BLink::OTRFM23BLink<(unsigned char)10>::getCapacity(unsigned char&, unsigned char&, unsigned char&)>:

            // Fetches the current inbound RX queue capacity and maximum raw message size.
            static const int QueueRXMsgsMax = 1;
            static const int MaxRXMsgLen = 64;
            static const int MaxTXMsgLen = 64;
            virtual void getCapacity(uint8_t &queueRXMsgsMax, uint8_t &maxRXMsgLen, uint8_t &maxTXMsgLen)
    42f6:	fb 01       	movw	r30, r22
    42f8:	da 01       	movw	r26, r20
                { queueRXMsgsMax = QueueRXMsgsMax; maxRXMsgLen = MaxRXMsgLen; maxTXMsgLen = MaxTXMsgLen; }
    42fa:	81 e0       	ldi	r24, 0x01	; 1
    42fc:	80 83       	st	Z, r24
    42fe:	80 e4       	ldi	r24, 0x40	; 64
    4300:	8c 93       	st	X, r24
    4302:	f9 01       	movw	r30, r18
    4304:	80 83       	st	Z, r24
    4306:	08 95       	ret

00004308 <OTRFM23BLink::OTRFM23BLink<(unsigned char)10>::getRXMsgsQueued()>:

            // Fetches the current count of queued messages for RX.
            virtual uint8_t getRXMsgsQueued() { return(0); } // FIXME
    4308:	80 e0       	ldi	r24, 0x00	; 0
    430a:	08 95       	ret

0000430c <OTRFM23BLink::OTRFM23BLink<(unsigned char)10>::getRXMsg(unsigned char*, unsigned char)>:

            // Fetches the first (oldest) queued RX message, returning its length, or 0 if no message waiting.
            // If the waiting message is too long it is truncated to fit,
            // so allocating a buffer at least one longer than any valid message
            // should indicate an oversize inbound message.
            virtual uint8_t getRXMsg(uint8_t *buf, uint8_t buflen) { return(0); } // FIXME
    430c:	80 e0       	ldi	r24, 0x00	; 0
    430e:	08 95       	ret

00004310 <OTRFM23BLink::OTRFM23BLink<(unsigned char)10>::send(int, unsigned char const*, unsigned char, bool)>:
            // else usually power down the radio if not listening.
            // Can optionally be sent quietly (eg if the receiver is known to be close by)
            // to make better use of bandwidth; this hint may be ignored.
            // Returns true if the transmission was made, else false.
            // May block to transmit (eg to avoid copying the buffer).
            virtual bool send(int channel, const uint8_t *buf, uint8_t buflen, bool quiet = false) { return(false); } // FIXME
    4310:	80 e0       	ldi	r24, 0x00	; 0
    4312:	08 95       	ret

00004314 <OTRFM23BLink::OTRFM23BLink<(unsigned char)10>::poll()>:
            // Will only have any effect when listen(true, ...) is active.
            // Can be used safely in addition to handling inbound interrupts.
            // Where interrupts are not available should be called at least as often
            // and messages are expected to arrive to avoid radio receiver overrun.
            // Default is to do nothing.
            virtual void poll() { } // FIXME
    4314:	08 95       	ret

00004316 <OTRFM23BLink::OTRFM23BLink<(unsigned char)10>::handleInterruptSimple()>:
            // else another interrupt handler in the chain may be called
            // to attempt to clear the interrupt.
            // Loosely has the effect of calling poll(),
            // but may respond to and deal with things other than inbound messages.
            // By default does nothing (and returns false).
            virtual bool handleInterruptSimple() { return(false); } // FIXME
    4316:	80 e0       	ldi	r24, 0x00	; 0
    4318:	08 95       	ret

0000431a <OTRFM23BLink::OTRFM23BLink<(unsigned char)10>::end()>:

            // End access to this radio link if applicable and not already ended.
            // Returns true if it needed to be ended.
            // Shuts down radio in safe low-power state.
            virtual bool end() { return(false); } // FIXME
    431a:	80 e0       	ldi	r24, 0x00	; 0
    431c:	08 95       	ret

0000431e <OTRFM23BLink::OTRFM23BLink<(unsigned char)10>::isAvailable()>:
            virtual bool begin() { return(false); } // FIXME

            // Returns true if this radio link is currently available.
            // True by default unless implementation overrides.
            // For those radios that need starting this will be false before begin().
            virtual bool isAvailable() { return(false); } // FIXME
    431e:	80 e0       	ldi	r24, 0x00	; 0
    4320:	08 95       	ret

00004322 <global constructors keyed to RFM23B>:
            // Switch listening on or off.
            // listenChannel will have been set when this is called.
            virtual void _dolisten() = 0;

        public:
            OTRadioLink() : listenChannel(-1), nChannels(0), channelConfig(NULL) { }
    4322:	8f ef       	ldi	r24, 0xFF	; 255
    4324:	9f ef       	ldi	r25, 0xFF	; 255
    4326:	90 93 90 03 	sts	0x0390, r25
    432a:	80 93 8f 03 	sts	0x038F, r24
    432e:	10 92 92 03 	sts	0x0392, r1
    4332:	10 92 91 03 	sts	0x0391, r1
    4336:	10 92 94 03 	sts	0x0394, r1
    433a:	10 92 93 03 	sts	0x0393, r1
            // Switch listening on or off.
            // listenChannel will have been set when this is called.
            virtual void _dolisten() { } // FIXME

        public:
            OTRFM23BLink() { }
    433e:	82 ea       	ldi	r24, 0xA2	; 162
    4340:	91 e0       	ldi	r25, 0x01	; 1
    4342:	90 93 8e 03 	sts	0x038E, r25
    4346:	80 93 8d 03 	sts	0x038D, r24
    {
    nap(WDTO_15MS);
    RFM22TXFIFO(); // Re-send it!
    }
  //DEBUG_SERIAL_PRINTLN_FLASHSTRING("RS");
  }
    434a:	08 95       	ret

0000434c <OTRFM23BLink::OTRFM23BLink<(unsigned char)10>::preinit(void const*)>:
// If already powered up then do nothing other than return false.
// If this returns true then a matching powerDownSPI() may be advisable.
template <uint8_t SPI_nSS>
bool t_powerUpSPIIfDisabled()
  {
  if(!(PRR & _BV(PRSPI))) { return(false); }
    434c:	80 91 64 00 	lds	r24, 0x0064
    4350:	82 fd       	sbrc	r24, 2
    4352:	02 c0       	rjmp	.+4      	; 0x4358 <OTRFM23BLink::OTRFM23BLink<(unsigned char)10>::preinit(void const*)+0xc>
    4354:	90 e0       	ldi	r25, 0x00	; 0
    4356:	0f c0       	rjmp	.+30     	; 0x4376 <OTRFM23BLink::OTRFM23BLink<(unsigned char)10>::preinit(void const*)+0x2a>

  pinMode(SPI_nSS, OUTPUT); // Ensure that nSS is an output to avoid forcing SPI to slave mode by accident.
    4358:	8a e0       	ldi	r24, 0x0A	; 10
    435a:	61 e0       	ldi	r22, 0x01	; 1
    435c:	0e 94 8a 37 	call	0x6f14	; 0x6f14 <pinMode>
  fastDigitalWrite(SPI_nSS, HIGH); // Ensure that nSS is HIGH and thus any slave deselected when powering up SPI.
    4360:	2a 9a       	sbi	0x05, 2	; 5

  PRR &= ~_BV(PRSPI); // Enable SPI power.
    4362:	80 91 64 00 	lds	r24, 0x0064
    4366:	8b 7f       	andi	r24, 0xFB	; 251
    4368:	80 93 64 00 	sts	0x0064, r24
  // Configure raw SPI to match better how it was used in PICAXE V0.09 code.
  // CPOL = 0, CPHA = 0
  // Enable SPI, set master mode, set speed.
  const uint8_t ENABLE_MASTER =  _BV(SPE) | _BV(MSTR);
#if F_CPU <= 2000000 // Needs minimum prescale (x2) with slow (<=2MHz) CPU clock.
  SPCR = ENABLE_MASTER; // 2x clock prescale for <=1MHz SPI clock from <=2MHz CPU clock (500kHz SPI @ 1MHz CPU).
    436c:	80 e5       	ldi	r24, 0x50	; 80
    436e:	8c bd       	out	0x2c, r24	; 44
  SPSR = _BV(SPI2X);
    4370:	81 e0       	ldi	r24, 0x01	; 1
    4372:	8d bd       	out	0x2d, r24	; 45
    4374:	91 e0       	ldi	r25, 0x01	; 1
        {
        private:
            // Internal routines to enable/disable RFM23B on the the SPI bus.
            // These depend only on the (constant) SPI_nSS_DigitalPin template parameter
            // so these should turn into single assembler instructions in principle.
            inline void _SELECT() { fastDigitalWrite(SPI_nSS_DigitalPin, LOW); } // Select/enable RFM23B.
    4376:	2a 98       	cbi	0x05, 2	; 5
            inline uint8_t _io(const uint8_t data) { SPDR = data; while (!(SPSR & _BV(SPIF))) { } return(SPDR); }
            // Write one byte over SPI (ignoring the value read back).
            // SPI must already be configured and running.
            // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
            // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
            inline void _wr(const uint8_t data) { SPDR = data; while (!(SPSR & _BV(SPIF))) { } }
    4378:	87 e8       	ldi	r24, 0x87	; 135
    437a:	8e bd       	out	0x2e, r24	; 46
    437c:	0d b4       	in	r0, 0x2d	; 45
    437e:	07 fe       	sbrs	r0, 7
    4380:	fd cf       	rjmp	.-6      	; 0x437c <OTRFM23BLink::OTRFM23BLink<(unsigned char)10>::preinit(void const*)+0x30>
        private:
            // Internal routines to enable/disable RFM23B on the the SPI bus.
            // These depend only on the (constant) SPI_nSS_DigitalPin template parameter
            // so these should turn into single assembler instructions in principle.
            inline void _SELECT() { fastDigitalWrite(SPI_nSS_DigitalPin, LOW); } // Select/enable RFM23B.
            inline void _DESELECT() { fastDigitalWrite(SPI_nSS_DigitalPin, HIGH); } // Deselect/disable RFM23B.
    4382:	80 e8       	ldi	r24, 0x80	; 128
    4384:	8e bd       	out	0x2e, r24	; 46
    4386:	0d b4       	in	r0, 0x2d	; 45
    4388:	07 fe       	sbrs	r0, 7
    438a:	fd cf       	rjmp	.-6      	; 0x4386 <OTRFM23BLink::OTRFM23BLink<(unsigned char)10>::preinit(void const*)+0x3a>
    438c:	2a 9a       	sbi	0x05, 2	; 5
        {
        private:
            // Internal routines to enable/disable RFM23B on the the SPI bus.
            // These depend only on the (constant) SPI_nSS_DigitalPin template parameter
            // so these should turn into single assembler instructions in principle.
            inline void _SELECT() { fastDigitalWrite(SPI_nSS_DigitalPin, LOW); } // Select/enable RFM23B.
    438e:	2a 98       	cbi	0x05, 2	; 5
            inline uint8_t _io(const uint8_t data) { SPDR = data; while (!(SPSR & _BV(SPIF))) { } return(SPDR); }
            // Write one byte over SPI (ignoring the value read back).
            // SPI must already be configured and running.
            // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
            // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
            inline void _wr(const uint8_t data) { SPDR = data; while (!(SPSR & _BV(SPIF))) { } }
    4390:	87 e8       	ldi	r24, 0x87	; 135
    4392:	8e bd       	out	0x2e, r24	; 46
    4394:	0d b4       	in	r0, 0x2d	; 45
    4396:	07 fe       	sbrs	r0, 7
    4398:	fd cf       	rjmp	.-6      	; 0x4394 <OTRFM23BLink::OTRFM23BLink<(unsigned char)10>::preinit(void const*)+0x48>
        private:
            // Internal routines to enable/disable RFM23B on the the SPI bus.
            // These depend only on the (constant) SPI_nSS_DigitalPin template parameter
            // so these should turn into single assembler instructions in principle.
            inline void _SELECT() { fastDigitalWrite(SPI_nSS_DigitalPin, LOW); } // Select/enable RFM23B.
            inline void _DESELECT() { fastDigitalWrite(SPI_nSS_DigitalPin, HIGH); } // Deselect/disable RFM23B.
    439a:	1e bc       	out	0x2e, r1	; 46
    439c:	0d b4       	in	r0, 0x2d	; 45
    439e:	07 fe       	sbrs	r0, 7
    43a0:	fd cf       	rjmp	.-6      	; 0x439c <OTRFM23BLink::OTRFM23BLink<(unsigned char)10>::preinit(void const*)+0x50>
    43a2:	2a 9a       	sbi	0x05, 2	; 5
DEBUG_SERIAL_PRINTLN_FLASHSTRING("RFM23 reset...");
#endif
                const bool neededEnable = _upSPI();
                _writeReg8Bit(REG_OP_CTRL1, REG_OP_CTRL1_SWRES);
                _modeStandby();
                if(neededEnable) { _downSPI(); }
    43a4:	99 23       	and	r25, r25
    43a6:	c9 f0       	breq	.+50     	; 0x43da <OTRFM23BLink::OTRFM23BLink<(unsigned char)10>::preinit(void const*)+0x8e>
//
// Power down SPI.
template <uint8_t SPI_nSS, uint8_t SPI_SCK, uint8_t SPI_MOSI, uint8_t SPI_MISO>
void t_powerDownSPI()
  {
  SPCR &= ~_BV(SPE); // Disable SPI.
    43a8:	8c b5       	in	r24, 0x2c	; 44
    43aa:	8f 7b       	andi	r24, 0xBF	; 191
    43ac:	8c bd       	out	0x2c, r24	; 44
  PRR |= _BV(PRSPI); // Power down...
    43ae:	80 91 64 00 	lds	r24, 0x0064
    43b2:	84 60       	ori	r24, 0x04	; 4
    43b4:	80 93 64 00 	sts	0x0064, r24

  pinMode(SPI_nSS, OUTPUT); // Ensure that nSS is an output to avoid forcing SPI to slave mode by accident.
    43b8:	8a e0       	ldi	r24, 0x0A	; 10
    43ba:	61 e0       	ldi	r22, 0x01	; 1
    43bc:	0e 94 8a 37 	call	0x6f14	; 0x6f14 <pinMode>
  fastDigitalWrite(SPI_nSS, HIGH); // Ensure that nSS is HIGH and thus any slave deselected when powering up SPI.
    43c0:	2a 9a       	sbi	0x05, 2	; 5

  // Avoid pins from floating when SPI is disabled.
  // Try to preserve general I/O direction and restore previous output values for outputs.
  pinMode(SPI_SCK, OUTPUT);
    43c2:	8d e0       	ldi	r24, 0x0D	; 13
    43c4:	61 e0       	ldi	r22, 0x01	; 1
    43c6:	0e 94 8a 37 	call	0x6f14	; 0x6f14 <pinMode>
  pinMode(SPI_MOSI, OUTPUT);
    43ca:	8b e0       	ldi	r24, 0x0B	; 11
    43cc:	61 e0       	ldi	r22, 0x01	; 1
    43ce:	0e 94 8a 37 	call	0x6f14	; 0x6f14 <pinMode>
  pinMode(SPI_MISO, INPUT_PULLUP);
    43d2:	8c e0       	ldi	r24, 0x0C	; 12
    43d4:	62 e0       	ldi	r22, 0x02	; 2
    43d6:	0e 94 8a 37 	call	0x6f14	; 0x6f14 <pinMode>
    43da:	08 95       	ret

000043dc <RFM22RXFIFO(unsigned char*, unsigned char)>:


// Put RFM22 into standby, attempt to read specified number of bytes from FIFO to buffer.
// Leaves RFM22 in low-power standby mode.
// Trailing bytes (more than were actually sent) undefined.
void RFM22RXFIFO(uint8_t *buf, const uint8_t bufSize)
    43dc:	ff 92       	push	r15
    43de:	0f 93       	push	r16
    43e0:	1f 93       	push	r17
    43e2:	18 2f       	mov	r17, r24
    43e4:	09 2f       	mov	r16, r25
    43e6:	f6 2e       	mov	r15, r22
  {
  const bool neededEnable = powerUpSPIIfDisabled();
    43e8:	0e 94 50 1f 	call	0x3ea0	; 0x3ea0 <powerUpSPIIfDisabled()>
    43ec:	48 2f       	mov	r20, r24

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    43ee:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    43f0:	87 e8       	ldi	r24, 0x87	; 135
    43f2:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    43f4:	0d b4       	in	r0, 0x2d	; 45
    43f6:	07 fe       	sbrs	r0, 7
    43f8:	fd cf       	rjmp	.-6      	; 0x43f4 <RFM22RXFIFO(unsigned char*, unsigned char)+0x18>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    43fa:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    43fc:	0d b4       	in	r0, 0x2d	; 45
    43fe:	07 fe       	sbrs	r0, 7
    4400:	fd cf       	rjmp	.-6      	; 0x43fc <RFM22RXFIFO(unsigned char*, unsigned char)+0x20>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    4402:	2a 9a       	sbi	0x05, 2	; 5
  {
  const bool neededEnable = powerUpSPIIfDisabled();

  _RFM22ModeStandby();

  _RFM22_SELECT();
    4404:	2a 98       	cbi	0x05, 2	; 5

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    4406:	8f e7       	ldi	r24, 0x7F	; 127
    4408:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    440a:	0d b4       	in	r0, 0x2d	; 45
    440c:	07 fe       	sbrs	r0, 7
    440e:	fd cf       	rjmp	.-6      	; 0x440a <RFM22RXFIFO(unsigned char*, unsigned char)+0x2e>
  return(SPDR);
    4410:	8e b5       	in	r24, 0x2e	; 46
    4412:	81 2f       	mov	r24, r17
    4414:	90 2f       	mov	r25, r16
    4416:	9c 01       	movw	r18, r24
    4418:	f9 01       	movw	r30, r18
    441a:	90 e0       	ldi	r25, 0x00	; 0
    441c:	07 c0       	rjmp	.+14     	; 0x442c <RFM22RXFIFO(unsigned char*, unsigned char)+0x50>

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    441e:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4420:	0d b4       	in	r0, 0x2d	; 45
    4422:	07 fe       	sbrs	r0, 7
    4424:	fd cf       	rjmp	.-6      	; 0x4420 <RFM22RXFIFO(unsigned char*, unsigned char)+0x44>
  return(SPDR);
    4426:	8e b5       	in	r24, 0x2e	; 46

  _RFM22_SELECT();
  _RFM22_io(RFM22REG_FIFO & 0x7F); // Start burst read from RX FIFO.
//  uint8_t val;
  for(uint8_t i = 0; i < bufSize; ++i)
    { buf[i] = _RFM22_io(0);  }
    4428:	81 93       	st	Z+, r24
  _RFM22ModeStandby();

  _RFM22_SELECT();
  _RFM22_io(RFM22REG_FIFO & 0x7F); // Start burst read from RX FIFO.
//  uint8_t val;
  for(uint8_t i = 0; i < bufSize; ++i)
    442a:	9f 5f       	subi	r25, 0xFF	; 255
    442c:	9f 15       	cp	r25, r15
    442e:	b8 f3       	brcs	.-18     	; 0x441e <RFM22RXFIFO(unsigned char*, unsigned char)+0x42>
    { buf[i] = _RFM22_io(0);  }
  _RFM22_DESELECT();
    4430:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    4432:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    4434:	88 e8       	ldi	r24, 0x88	; 136
    4436:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4438:	0d b4       	in	r0, 0x2d	; 45
    443a:	07 fe       	sbrs	r0, 7
    443c:	fd cf       	rjmp	.-6      	; 0x4438 <RFM22RXFIFO(unsigned char*, unsigned char)+0x5c>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    443e:	83 e0       	ldi	r24, 0x03	; 3
    4440:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4442:	0d b4       	in	r0, 0x2d	; 45
    4444:	07 fe       	sbrs	r0, 7
    4446:	fd cf       	rjmp	.-6      	; 0x4442 <RFM22RXFIFO(unsigned char*, unsigned char)+0x66>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    4448:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    444a:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    444c:	88 e8       	ldi	r24, 0x88	; 136
    444e:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4450:	0d b4       	in	r0, 0x2d	; 45
    4452:	07 fe       	sbrs	r0, 7
    4454:	fd cf       	rjmp	.-6      	; 0x4450 <RFM22RXFIFO(unsigned char*, unsigned char)+0x74>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    4456:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4458:	0d b4       	in	r0, 0x2d	; 45
    445a:	07 fe       	sbrs	r0, 7
    445c:	fd cf       	rjmp	.-6      	; 0x4458 <RFM22RXFIFO(unsigned char*, unsigned char)+0x7c>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    445e:	2a 9a       	sbi	0x05, 2	; 5

// Write 0 to 16-bit register on RFM22 as burst.
// SPI must already be configured and running.
static void _RFM22WriteReg16Bit0(const uint8_t addr)
  {
  _RFM22_SELECT();
    4460:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    4462:	85 e8       	ldi	r24, 0x85	; 133
    4464:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4466:	0d b4       	in	r0, 0x2d	; 45
    4468:	07 fe       	sbrs	r0, 7
    446a:	fd cf       	rjmp	.-6      	; 0x4466 <RFM22RXFIFO(unsigned char*, unsigned char)+0x8a>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    446c:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    446e:	0d b4       	in	r0, 0x2d	; 45
    4470:	07 fe       	sbrs	r0, 7
    4472:	fd cf       	rjmp	.-6      	; 0x446e <RFM22RXFIFO(unsigned char*, unsigned char)+0x92>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    4474:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4476:	0d b4       	in	r0, 0x2d	; 45
    4478:	07 fe       	sbrs	r0, 7
    447a:	fd cf       	rjmp	.-6      	; 0x4476 <RFM22RXFIFO(unsigned char*, unsigned char)+0x9a>
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(0);
  _RFM22_wr(0);
  _RFM22_DESELECT();
    447c:	2a 9a       	sbi	0x05, 2	; 5

// Write 0 to 16-bit register on RFM22 as burst.
// SPI must already be configured and running.
static void _RFM22WriteReg16Bit0(const uint8_t addr)
  {
  _RFM22_SELECT();
    447e:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    4480:	83 e8       	ldi	r24, 0x83	; 131
    4482:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4484:	0d b4       	in	r0, 0x2d	; 45
    4486:	07 fe       	sbrs	r0, 7
    4488:	fd cf       	rjmp	.-6      	; 0x4484 <RFM22RXFIFO(unsigned char*, unsigned char)+0xa8>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    448a:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    448c:	0d b4       	in	r0, 0x2d	; 45
    448e:	07 fe       	sbrs	r0, 7
    4490:	fd cf       	rjmp	.-6      	; 0x448c <RFM22RXFIFO(unsigned char*, unsigned char)+0xb0>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    4492:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4494:	0d b4       	in	r0, 0x2d	; 45
    4496:	07 fe       	sbrs	r0, 7
    4498:	fd cf       	rjmp	.-6      	; 0x4494 <RFM22RXFIFO(unsigned char*, unsigned char)+0xb8>
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(0);
  _RFM22_wr(0);
  _RFM22_DESELECT();
    449a:	2a 9a       	sbi	0x05, 2	; 5
  _RFM22WriteReg16Bit0(RFM22REG_INT_ENABLE1);
  // Clear any interrupts already/still pending...
  _RFM22ClearInterrupts();
  //_RFM22WriteReg8Bit(0xd, 0x1f); // Drive GPIO2 to ground as output... (Move to general register settings.)

  if(neededEnable) { powerDownSPI(); }
    449c:	44 23       	and	r20, r20
    449e:	11 f0       	breq	.+4      	; 0x44a4 <RFM22RXFIFO(unsigned char*, unsigned char)+0xc8>
    44a0:	0e 94 36 1f 	call	0x3e6c	; 0x3e6c <powerDownSPI()>
  }
    44a4:	1f 91       	pop	r17
    44a6:	0f 91       	pop	r16
    44a8:	ff 90       	pop	r15
    44aa:	08 95       	ret

000044ac <RFM22SetUpRX(unsigned char, bool, bool)>:
  _RFM22_DESELECT();
  if(neededEnable) { powerDownSPI(); }
  }

// Put RFM22 into RX mode with given RX FIFO 'nearly-full' threshold and optional interrupts enabled.
void RFM22SetUpRX(const uint8_t nearlyFullThreshold, const bool syncInt, const bool dataInt)
    44ac:	ff 92       	push	r15
    44ae:	0f 93       	push	r16
    44b0:	1f 93       	push	r17
    44b2:	18 2f       	mov	r17, r24
    44b4:	f6 2e       	mov	r15, r22
    44b6:	04 2f       	mov	r16, r20
  {
  const bool neededEnable = powerUpSPIIfDisabled();
    44b8:	0e 94 50 1f 	call	0x3ea0	; 0x3ea0 <powerUpSPIIfDisabled()>
    44bc:	28 2f       	mov	r18, r24

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    44be:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    44c0:	88 e8       	ldi	r24, 0x88	; 136
    44c2:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    44c4:	0d b4       	in	r0, 0x2d	; 45
    44c6:	07 fe       	sbrs	r0, 7
    44c8:	fd cf       	rjmp	.-6      	; 0x44c4 <RFM22SetUpRX(unsigned char, bool, bool)+0x18>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    44ca:	83 e0       	ldi	r24, 0x03	; 3
    44cc:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    44ce:	0d b4       	in	r0, 0x2d	; 45
    44d0:	07 fe       	sbrs	r0, 7
    44d2:	fd cf       	rjmp	.-6      	; 0x44ce <RFM22SetUpRX(unsigned char, bool, bool)+0x22>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    44d4:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    44d6:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    44d8:	88 e8       	ldi	r24, 0x88	; 136
    44da:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    44dc:	0d b4       	in	r0, 0x2d	; 45
    44de:	07 fe       	sbrs	r0, 7
    44e0:	fd cf       	rjmp	.-6      	; 0x44dc <RFM22SetUpRX(unsigned char, bool, bool)+0x30>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    44e2:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    44e4:	0d b4       	in	r0, 0x2d	; 45
    44e6:	07 fe       	sbrs	r0, 7
    44e8:	fd cf       	rjmp	.-6      	; 0x44e4 <RFM22SetUpRX(unsigned char, bool, bool)+0x38>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    44ea:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    44ec:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    44ee:	8e ef       	ldi	r24, 0xFE	; 254
    44f0:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    44f2:	0d b4       	in	r0, 0x2d	; 45
    44f4:	07 fe       	sbrs	r0, 7
    44f6:	fd cf       	rjmp	.-6      	; 0x44f2 <RFM22SetUpRX(unsigned char, bool, bool)+0x46>
  // Clear RX and TX FIFOs.
  _RFM22WriteReg8Bit(RFM22REG_OP_CTRL2, 3); // FFCLRTX | FFCLRTX
  _RFM22WriteReg8Bit(RFM22REG_OP_CTRL2, 0);

  // Set FIFO RX almost-full threshold as specified.
  _RFM22WriteReg8Bit(RFM22REG_RX_FIFO_CTRL, min(nearlyFullThreshold, 63));
    44f8:	81 2f       	mov	r24, r17
    44fa:	10 34       	cpi	r17, 0x40	; 64
    44fc:	08 f0       	brcs	.+2      	; 0x4500 <RFM22SetUpRX(unsigned char, bool, bool)+0x54>
    44fe:	8f e3       	ldi	r24, 0x3F	; 63

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    4500:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4502:	0d b4       	in	r0, 0x2d	; 45
    4504:	07 fe       	sbrs	r0, 7
    4506:	fd cf       	rjmp	.-6      	; 0x4502 <RFM22SetUpRX(unsigned char, bool, bool)+0x56>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    4508:	2a 9a       	sbi	0x05, 2	; 5

  // Set FIFO RX almost-full threshold as specified.
  _RFM22WriteReg8Bit(RFM22REG_RX_FIFO_CTRL, min(nearlyFullThreshold, 63));

  // Enable requested RX-related interrupts.
  _RFM22WriteReg8Bit(RFM22REG_INT_ENABLE1, (dataInt?0x10:0)); // enrxffafull: Enable RX FIFO Almost Full.
    450a:	00 23       	and	r16, r16
    450c:	11 f4       	brne	.+4      	; 0x4512 <RFM22SetUpRX(unsigned char, bool, bool)+0x66>
    450e:	90 e0       	ldi	r25, 0x00	; 0
    4510:	01 c0       	rjmp	.+2      	; 0x4514 <RFM22SetUpRX(unsigned char, bool, bool)+0x68>
    4512:	90 e1       	ldi	r25, 0x10	; 16

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    4514:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    4516:	85 e8       	ldi	r24, 0x85	; 133
    4518:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    451a:	0d b4       	in	r0, 0x2d	; 45
    451c:	07 fe       	sbrs	r0, 7
    451e:	fd cf       	rjmp	.-6      	; 0x451a <RFM22SetUpRX(unsigned char, bool, bool)+0x6e>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    4520:	9e bd       	out	0x2e, r25	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4522:	0d b4       	in	r0, 0x2d	; 45
    4524:	07 fe       	sbrs	r0, 7
    4526:	fd cf       	rjmp	.-6      	; 0x4522 <RFM22SetUpRX(unsigned char, bool, bool)+0x76>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    4528:	2a 9a       	sbi	0x05, 2	; 5
  // Set FIFO RX almost-full threshold as specified.
  _RFM22WriteReg8Bit(RFM22REG_RX_FIFO_CTRL, min(nearlyFullThreshold, 63));

  // Enable requested RX-related interrupts.
  _RFM22WriteReg8Bit(RFM22REG_INT_ENABLE1, (dataInt?0x10:0)); // enrxffafull: Enable RX FIFO Almost Full.
  _RFM22WriteReg8Bit(RFM22REG_INT_ENABLE2, (syncInt?0x80:0)); // enswdet: Enable Sync Word Detected.
    452a:	ff 20       	and	r15, r15
    452c:	11 f4       	brne	.+4      	; 0x4532 <RFM22SetUpRX(unsigned char, bool, bool)+0x86>
    452e:	90 e0       	ldi	r25, 0x00	; 0
    4530:	01 c0       	rjmp	.+2      	; 0x4534 <RFM22SetUpRX(unsigned char, bool, bool)+0x88>
    4532:	90 e8       	ldi	r25, 0x80	; 128

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    4534:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    4536:	86 e8       	ldi	r24, 0x86	; 134
    4538:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    453a:	0d b4       	in	r0, 0x2d	; 45
    453c:	07 fe       	sbrs	r0, 7
    453e:	fd cf       	rjmp	.-6      	; 0x453a <RFM22SetUpRX(unsigned char, bool, bool)+0x8e>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    4540:	9e bd       	out	0x2e, r25	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4542:	0d b4       	in	r0, 0x2d	; 45
    4544:	07 fe       	sbrs	r0, 7
    4546:	fd cf       	rjmp	.-6      	; 0x4542 <RFM22SetUpRX(unsigned char, bool, bool)+0x96>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    4548:	2a 9a       	sbi	0x05, 2	; 5

// Write 0 to 16-bit register on RFM22 as burst.
// SPI must already be configured and running.
static void _RFM22WriteReg16Bit0(const uint8_t addr)
  {
  _RFM22_SELECT();
    454a:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    454c:	83 e8       	ldi	r24, 0x83	; 131
    454e:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4550:	0d b4       	in	r0, 0x2d	; 45
    4552:	07 fe       	sbrs	r0, 7
    4554:	fd cf       	rjmp	.-6      	; 0x4550 <RFM22SetUpRX(unsigned char, bool, bool)+0xa4>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    4556:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4558:	0d b4       	in	r0, 0x2d	; 45
    455a:	07 fe       	sbrs	r0, 7
    455c:	fd cf       	rjmp	.-6      	; 0x4558 <RFM22SetUpRX(unsigned char, bool, bool)+0xac>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    455e:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4560:	0d b4       	in	r0, 0x2d	; 45
    4562:	07 fe       	sbrs	r0, 7
    4564:	fd cf       	rjmp	.-6      	; 0x4560 <RFM22SetUpRX(unsigned char, bool, bool)+0xb4>
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(0);
  _RFM22_wr(0);
  _RFM22_DESELECT();
    4566:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    4568:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    456a:	87 e8       	ldi	r24, 0x87	; 135
    456c:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    456e:	0d b4       	in	r0, 0x2d	; 45
    4570:	07 fe       	sbrs	r0, 7
    4572:	fd cf       	rjmp	.-6      	; 0x456e <RFM22SetUpRX(unsigned char, bool, bool)+0xc2>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    4574:	85 e0       	ldi	r24, 0x05	; 5
    4576:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4578:	0d b4       	in	r0, 0x2d	; 45
    457a:	07 fe       	sbrs	r0, 7
    457c:	fd cf       	rjmp	.-6      	; 0x4578 <RFM22SetUpRX(unsigned char, bool, bool)+0xcc>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    457e:	2a 9a       	sbi	0x05, 2	; 5
  _RFM22ClearInterrupts();

  // Start listening.
  _RFM22ModeRX();

  if(neededEnable) { powerDownSPI(); }
    4580:	22 23       	and	r18, r18
    4582:	11 f0       	breq	.+4      	; 0x4588 <RFM22SetUpRX(unsigned char, bool, bool)+0xdc>
    4584:	0e 94 36 1f 	call	0x3e6c	; 0x3e6c <powerDownSPI()>
  }
    4588:	1f 91       	pop	r17
    458a:	0f 91       	pop	r16
    458c:	ff 90       	pop	r15
    458e:	08 95       	ret

00004590 <RFM22QueueCmdToFF(unsigned char*)>:

// Clears the RFM22 TX FIFO and queues up ready to send via the TXFIFO the 0xff-terminated bytes starting at bptr.
// This routine does not change the command area.
// This uses an efficient burst write.
// For DEBUG can abort after (over-)filling the 64-byte FIFO at no extra cost with a check before spinning waiting for SPI byte to be sent.
void RFM22QueueCmdToFF(uint8_t *bptr)
    4590:	cf 93       	push	r28
    4592:	df 93       	push	r29
    4594:	ec 01       	movw	r28, r24
  {
#if 0 && defined(DEBUG)
  if(0 == *bptr) { DEBUG_SERIAL_PRINTLN_FLASHSTRING("RFM22QueueCmdToFF: buffer uninitialised"); panic(); }
#endif
  const bool neededEnable = powerUpSPIIfDisabled();
    4596:	0e 94 50 1f 	call	0x3ea0	; 0x3ea0 <powerUpSPIIfDisabled()>
    459a:	98 2f       	mov	r25, r24

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    459c:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    459e:	88 e8       	ldi	r24, 0x88	; 136
    45a0:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    45a2:	0d b4       	in	r0, 0x2d	; 45
    45a4:	07 fe       	sbrs	r0, 7
    45a6:	fd cf       	rjmp	.-6      	; 0x45a2 <RFM22QueueCmdToFF(unsigned char*)+0x12>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    45a8:	81 e0       	ldi	r24, 0x01	; 1
    45aa:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    45ac:	0d b4       	in	r0, 0x2d	; 45
    45ae:	07 fe       	sbrs	r0, 7
    45b0:	fd cf       	rjmp	.-6      	; 0x45ac <RFM22QueueCmdToFF(unsigned char*)+0x1c>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    45b2:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    45b4:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    45b6:	88 e8       	ldi	r24, 0x88	; 136
    45b8:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    45ba:	0d b4       	in	r0, 0x2d	; 45
    45bc:	07 fe       	sbrs	r0, 7
    45be:	fd cf       	rjmp	.-6      	; 0x45ba <RFM22QueueCmdToFF(unsigned char*)+0x2a>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    45c0:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    45c2:	0d b4       	in	r0, 0x2d	; 45
    45c4:	07 fe       	sbrs	r0, 7
    45c6:	fd cf       	rjmp	.-6      	; 0x45c2 <RFM22QueueCmdToFF(unsigned char*)+0x32>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    45c8:	2a 9a       	sbi	0x05, 2	; 5
  if(0 == *bptr) { DEBUG_SERIAL_PRINTLN_FLASHSTRING("RFM22QueueCmdToFF: buffer uninitialised"); panic(); }
#endif
  const bool neededEnable = powerUpSPIIfDisabled();
  // Clear the TX FIFO.
  _RFM22ClearTXFIFO();
  _RFM22_SELECT();
    45ca:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    45cc:	8f ef       	ldi	r24, 0xFF	; 255
    45ce:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    45d0:	0d b4       	in	r0, 0x2d	; 45
    45d2:	07 fe       	sbrs	r0, 7
    45d4:	fd cf       	rjmp	.-6      	; 0x45d0 <RFM22QueueCmdToFF(unsigned char*)+0x40>
    45d6:	04 c0       	rjmp	.+8      	; 0x45e0 <RFM22QueueCmdToFF(unsigned char*)+0x50>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    45d8:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    45da:	0d b4       	in	r0, 0x2d	; 45
    45dc:	07 fe       	sbrs	r0, 7
    45de:	fd cf       	rjmp	.-6      	; 0x45da <RFM22QueueCmdToFF(unsigned char*)+0x4a>
    SPDR = val;
    if(--i < 0) { DEBUG_SERIAL_PRINTLN_FLASHSTRING("RFM22QueueCmdToFF: buffer unterminated"); panic(); }
    while (!(SPSR & _BV(SPIF))) { }
    }
#else
  while((uint8_t)0xff != (val = *bptr++)) { _RFM22_wr(val); }
    45e0:	89 91       	ld	r24, Y+
    45e2:	8f 3f       	cpi	r24, 0xFF	; 255
    45e4:	c9 f7       	brne	.-14     	; 0x45d8 <RFM22QueueCmdToFF(unsigned char*)+0x48>
#endif
  _RFM22_DESELECT();
    45e6:	2a 9a       	sbi	0x05, 2	; 5
  if(neededEnable) { powerDownSPI(); }
    45e8:	99 23       	and	r25, r25
    45ea:	11 f0       	breq	.+4      	; 0x45f0 <RFM22QueueCmdToFF(unsigned char*)+0x60>
    45ec:	0e 94 36 1f 	call	0x3e6c	; 0x3e6c <powerDownSPI()>
  }
    45f0:	df 91       	pop	r29
    45f2:	cf 91       	pop	r28
    45f4:	08 95       	ret

000045f6 <RFM22TXFIFO()>:

// Transmit contents of on-chip TX FIFO: caller should revert to low-power standby mode (etc) if required.
// Returns true if packet apparently sent correctly/fully.
// Does not clear TX FIFO (so possible to re-send immediately).
// Note: Reliability possibly helped by early move to 'tune' mode to work other than with default (4MHz) lowish PICAXE clock speeds.
bool RFM22TXFIFO()
    45f6:	ff 92       	push	r15
    45f8:	0f 93       	push	r16
    45fa:	1f 93       	push	r17
  {
  const bool neededEnable = powerUpSPIIfDisabled();
    45fc:	0e 94 50 1f 	call	0x3ea0	; 0x3ea0 <powerUpSPIIfDisabled()>
    4600:	f8 2e       	mov	r15, r24

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    4602:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    4604:	85 e8       	ldi	r24, 0x85	; 133
    4606:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4608:	0d b4       	in	r0, 0x2d	; 45
    460a:	07 fe       	sbrs	r0, 7
    460c:	fd cf       	rjmp	.-6      	; 0x4608 <RFM22TXFIFO()+0x12>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    460e:	84 e0       	ldi	r24, 0x04	; 4
    4610:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4612:	0d b4       	in	r0, 0x2d	; 45
    4614:	07 fe       	sbrs	r0, 7
    4616:	fd cf       	rjmp	.-6      	; 0x4612 <RFM22TXFIFO()+0x1c>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    4618:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    461a:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    461c:	86 e8       	ldi	r24, 0x86	; 134
    461e:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4620:	0d b4       	in	r0, 0x2d	; 45
    4622:	07 fe       	sbrs	r0, 7
    4624:	fd cf       	rjmp	.-6      	; 0x4620 <RFM22TXFIFO()+0x2a>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    4626:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4628:	0d b4       	in	r0, 0x2d	; 45
    462a:	07 fe       	sbrs	r0, 7
    462c:	fd cf       	rjmp	.-6      	; 0x4628 <RFM22TXFIFO()+0x32>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    462e:	2a 9a       	sbi	0x05, 2	; 5

// Write 0 to 16-bit register on RFM22 as burst.
// SPI must already be configured and running.
static void _RFM22WriteReg16Bit0(const uint8_t addr)
  {
  _RFM22_SELECT();
    4630:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    4632:	83 e8       	ldi	r24, 0x83	; 131
    4634:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4636:	0d b4       	in	r0, 0x2d	; 45
    4638:	07 fe       	sbrs	r0, 7
    463a:	fd cf       	rjmp	.-6      	; 0x4636 <RFM22TXFIFO()+0x40>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    463c:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    463e:	0d b4       	in	r0, 0x2d	; 45
    4640:	07 fe       	sbrs	r0, 7
    4642:	fd cf       	rjmp	.-6      	; 0x463e <RFM22TXFIFO()+0x48>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    4644:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4646:	0d b4       	in	r0, 0x2d	; 45
    4648:	07 fe       	sbrs	r0, 7
    464a:	fd cf       	rjmp	.-6      	; 0x4646 <RFM22TXFIFO()+0x50>
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(0);
  _RFM22_wr(0);
  _RFM22_DESELECT();
    464c:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    464e:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    4650:	87 e8       	ldi	r24, 0x87	; 135
    4652:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4654:	0d b4       	in	r0, 0x2d	; 45
    4656:	07 fe       	sbrs	r0, 7
    4658:	fd cf       	rjmp	.-6      	; 0x4654 <RFM22TXFIFO()+0x5e>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    465a:	89 e0       	ldi	r24, 0x09	; 9
    465c:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    465e:	0d b4       	in	r0, 0x2d	; 45
    4660:	07 fe       	sbrs	r0, 7
    4662:	fd cf       	rjmp	.-6      	; 0x465e <RFM22TXFIFO()+0x68>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    4664:	2a 9a       	sbi	0x05, 2	; 5
    4666:	18 e0       	ldi	r17, 0x08	; 8

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    4668:	03 e0       	ldi	r16, 0x03	; 3
    466a:	13 c0       	rjmp	.+38     	; 0x4692 <RFM22TXFIFO()+0x9c>
  // Repeately nap until packet sent, with upper bound of ~120ms on TX time in case there is a problem.
  // TX time is ~1.6ms per byte at 5000bps.
  bool result = false; // Usual case is success.
  for(int8_t i = 8; --i >= 0; )
    {
    nap(WDTO_15MS); // Sleep in low power mode for a short time waiting for bits to be sent...
    466c:	80 e0       	ldi	r24, 0x00	; 0
    466e:	0e 94 20 1d 	call	0x3a40	; 0x3a40 <nap(signed char)>

// Read from 8-bit register on RFM22.
// SPI must already be configured and running.
static uint8_t _RFM22ReadReg8Bit(const uint8_t addr)
  {
  _RFM22_SELECT();
    4672:	2a 98       	cbi	0x05, 2	; 5

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    4674:	0e bd       	out	0x2e, r16	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4676:	0d b4       	in	r0, 0x2d	; 45
    4678:	07 fe       	sbrs	r0, 7
    467a:	fd cf       	rjmp	.-6      	; 0x4676 <RFM22TXFIFO()+0x80>
  return(SPDR);
    467c:	8e b5       	in	r24, 0x2e	; 46

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    467e:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4680:	0d b4       	in	r0, 0x2d	; 45
    4682:	07 fe       	sbrs	r0, 7
    4684:	fd cf       	rjmp	.-6      	; 0x4680 <RFM22TXFIFO()+0x8a>
  return(SPDR);
    4686:	8e b5       	in	r24, 0x2e	; 46
static uint8_t _RFM22ReadReg8Bit(const uint8_t addr)
  {
  _RFM22_SELECT();
  _RFM22_io(addr & 0x7f); // Force to read.
  const uint8_t result = _RFM22_io(0); // Dummy value...
  _RFM22_DESELECT();
    4688:	2a 9a       	sbi	0x05, 2	; 5
  bool result = false; // Usual case is success.
  for(int8_t i = 8; --i >= 0; )
    {
    nap(WDTO_15MS); // Sleep in low power mode for a short time waiting for bits to be sent...
    const uint8_t status = _RFM22ReadReg8Bit(RFM22REG_INT_STATUS1); // TODO: could use nIRQ instead if available.
    if(status & 4) { result = true; break; } // Packet sent!
    468a:	82 ff       	sbrs	r24, 2
    468c:	02 c0       	rjmp	.+4      	; 0x4692 <RFM22TXFIFO()+0x9c>
    468e:	11 e0       	ldi	r17, 0x01	; 1
    4690:	03 c0       	rjmp	.+6      	; 0x4698 <RFM22TXFIFO()+0xa2>
  _RFM22ModeTX(); // Enable TX mode and transmit TX FIFO contents.

  // Repeately nap until packet sent, with upper bound of ~120ms on TX time in case there is a problem.
  // TX time is ~1.6ms per byte at 5000bps.
  bool result = false; // Usual case is success.
  for(int8_t i = 8; --i >= 0; )
    4692:	11 50       	subi	r17, 0x01	; 1
    4694:	58 f7       	brcc	.-42     	; 0x466c <RFM22TXFIFO()+0x76>
    4696:	10 e0       	ldi	r17, 0x00	; 0
    nap(WDTO_15MS); // Sleep in low power mode for a short time waiting for bits to be sent...
    const uint8_t status = _RFM22ReadReg8Bit(RFM22REG_INT_STATUS1); // TODO: could use nIRQ instead if available.
    if(status & 4) { result = true; break; } // Packet sent!
    }

  if(neededEnable) { powerDownSPI(); }
    4698:	ff 20       	and	r15, r15
    469a:	11 f0       	breq	.+4      	; 0x46a0 <RFM22TXFIFO()+0xaa>
    469c:	0e 94 36 1f 	call	0x3e6c	; 0x3e6c <powerDownSPI()>
  return(result);
  }
    46a0:	81 2f       	mov	r24, r17
    46a2:	1f 91       	pop	r17
    46a4:	0f 91       	pop	r16
    46a6:	ff 90       	pop	r15
    46a8:	08 95       	ret

000046aa <RFM22RawStatsTX(bool, unsigned char*, bool)>:
//   * isBinary  message type; if true then is nominally binary else text (JSON)
//   * doubleTX  double TX to increase chance of successful reception
// This will use whichever transmission medium/carrier/etc is available.
#define STATS_MSG_START_OFFSET (RFM22_PREAMBLE_BYTES + RFM22_SYNC_MIN_BYTES)
#define STATS_MSG_MAX_LEN (64 - STATS_MSG_START_OFFSET)
void RFM22RawStatsTX(const bool isBinary, uint8_t * const buf, const bool doubleTX)
    46aa:	ff 92       	push	r15
    46ac:	0f 93       	push	r16
    46ae:	1f 93       	push	r17
    46b0:	8b 01       	movw	r16, r22
    46b2:	f4 2e       	mov	r15, r20
  {
  // Write in the preamble/sync bytes.
  uint8_t *bptr = buf;
  // Start with RFM23-friendly preamble which ends with with the aacccccc sync word.
  memset(bptr, RFM22_PREAMBLE_BYTE, RFM22_PREAMBLE_BYTES);
    46b4:	cb 01       	movw	r24, r22
    46b6:	6a ea       	ldi	r22, 0xAA	; 170
    46b8:	70 e0       	ldi	r23, 0x00	; 0
    46ba:	45 e0       	ldi	r20, 0x05	; 5
    46bc:	50 e0       	ldi	r21, 0x00	; 0
    46be:	0e 94 e0 02 	call	0x5c0	; 0x5c0 <memset>
  bptr += RFM22_PREAMBLE_BYTES;
  memset(bptr, RFM22_SYNC_BYTE, RFM22_SYNC_MIN_BYTES);
    46c2:	c8 01       	movw	r24, r16
    46c4:	05 96       	adiw	r24, 0x05	; 5
    46c6:	6c ec       	ldi	r22, 0xCC	; 204
    46c8:	70 e0       	ldi	r23, 0x00	; 0
    46ca:	43 e0       	ldi	r20, 0x03	; 3
    46cc:	50 e0       	ldi	r21, 0x00	; 0
    46ce:	0e 94 e0 02 	call	0x5c0	; 0x5c0 <memset>
  bptr += RFM22_SYNC_MIN_BYTES;

  // TODO: put in listen before TX to reduce collisions (CSMA).
  // Send message starting will preamble.
  // Assume RFM22/23 support for now.
  RFM22QueueCmdToFF(buf);
    46d2:	c8 01       	movw	r24, r16
    46d4:	0e 94 c8 22 	call	0x4590	; 0x4590 <RFM22QueueCmdToFF(unsigned char*)>
  RFM22TXFIFO(); // Send it!  Approx 1.6ms/byte.
    46d8:	0e 94 fb 22 	call	0x45f6	; 0x45f6 <RFM22TXFIFO()>
  if(doubleTX)
    46dc:	ff 20       	and	r15, r15
    46de:	29 f0       	breq	.+10     	; 0x46ea <RFM22RawStatsTX(bool, unsigned char*, bool)+0x40>
    {
    nap(WDTO_15MS);
    46e0:	80 e0       	ldi	r24, 0x00	; 0
    46e2:	0e 94 20 1d 	call	0x3a40	; 0x3a40 <nap(signed char)>
    RFM22TXFIFO(); // Re-send it!
    46e6:	0e 94 fb 22 	call	0x45f6	; 0x45f6 <RFM22TXFIFO()>
    }
  //DEBUG_SERIAL_PRINTLN_FLASHSTRING("RS");
  }
    46ea:	1f 91       	pop	r17
    46ec:	0f 91       	pop	r16
    46ee:	ff 90       	pop	r15
    46f0:	08 95       	ret

000046f2 <RFM22RegisterBlockSetup(unsigned char const (*) [2])>:


// Configure the radio from a list of register/value pairs in readonly PROGMEM/Flash, terminating with an 0xff register value.
// NOTE: argument is not a pointer into SRAM, it is into PROGMEM!
// Could optimise case where multiple values are for successive RFM22 registers by using burst write.
void RFM22RegisterBlockSetup(const uint8_t registerValues[][2])
    46f2:	cf 93       	push	r28
    46f4:	df 93       	push	r29
    46f6:	ec 01       	movw	r28, r24
  {
  const bool neededEnable = powerUpSPIIfDisabled();
    46f8:	0e 94 50 1f 	call	0x3ea0	; 0x3ea0 <powerUpSPIIfDisabled()>
  for( ; ; )
    {
    const uint8_t reg = pgm_read_byte(&(registerValues[0][0]));
    46fc:	fe 01       	movw	r30, r28
    46fe:	94 91       	lpm	r25, Z+
    const uint8_t val = pgm_read_byte(&(registerValues[0][1]));
    4700:	21 96       	adiw	r28, 0x01	; 1
    4702:	fe 01       	movw	r30, r28
    4704:	24 91       	lpm	r18, Z+
    4706:	21 97       	sbiw	r28, 0x01	; 1
    if(0xff == reg) { break; }
    4708:	9f 3f       	cpi	r25, 0xFF	; 255
    470a:	69 f0       	breq	.+26     	; 0x4726 <RFM22RegisterBlockSetup(unsigned char const (*) [2])+0x34>

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    470c:	2a 98       	cbi	0x05, 2	; 5
  _RFM22_wr(addr | 0x80); // Force to write.
    470e:	90 68       	ori	r25, 0x80	; 128

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    4710:	9e bd       	out	0x2e, r25	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4712:	0d b4       	in	r0, 0x2d	; 45
    4714:	07 fe       	sbrs	r0, 7
    4716:	fd cf       	rjmp	.-6      	; 0x4712 <RFM22RegisterBlockSetup(unsigned char const (*) [2])+0x20>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    4718:	2e bd       	out	0x2e, r18	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    471a:	0d b4       	in	r0, 0x2d	; 45
    471c:	07 fe       	sbrs	r0, 7
    471e:	fd cf       	rjmp	.-6      	; 0x471a <RFM22RegisterBlockSetup(unsigned char const (*) [2])+0x28>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    4720:	2a 9a       	sbi	0x05, 2	; 5
    DEBUG_SERIAL_PRINT_FLASHSTRING(" = 0x");
    DEBUG_SERIAL_PRINTFMT(val, HEX);
    DEBUG_SERIAL_PRINTLN();
#endif
    _RFM22WriteReg8Bit(reg, val);
    ++registerValues;
    4722:	22 96       	adiw	r28, 0x02	; 2
    4724:	eb cf       	rjmp	.-42     	; 0x46fc <RFM22RegisterBlockSetup(unsigned char const (*) [2])+0xa>
    }
  if(neededEnable) { powerDownSPI(); }
    4726:	88 23       	and	r24, r24
    4728:	11 f0       	breq	.+4      	; 0x472e <RFM22RegisterBlockSetup(unsigned char const (*) [2])+0x3c>
    472a:	0e 94 36 1f 	call	0x3e6c	; 0x3e6c <powerDownSPI()>
  }
    472e:	df 91       	pop	r29
    4730:	cf 91       	pop	r28
    4732:	08 95       	ret

00004734 <RFM22RSSI()>:
  return(result);
  }

// Get current RSSI.
// Only valid when in RX mode.
uint8_t RFM22RSSI()
    4734:	1f 93       	push	r17
  {
  const bool neededEnable = powerUpSPIIfDisabled();
    4736:	0e 94 50 1f 	call	0x3ea0	; 0x3ea0 <powerUpSPIIfDisabled()>
    473a:	98 2f       	mov	r25, r24

// Read from 8-bit register on RFM22.
// SPI must already be configured and running.
static uint8_t _RFM22ReadReg8Bit(const uint8_t addr)
  {
  _RFM22_SELECT();
    473c:	2a 98       	cbi	0x05, 2	; 5

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    473e:	86 e2       	ldi	r24, 0x26	; 38
    4740:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4742:	0d b4       	in	r0, 0x2d	; 45
    4744:	07 fe       	sbrs	r0, 7
    4746:	fd cf       	rjmp	.-6      	; 0x4742 <RFM22RSSI()+0xe>
  return(SPDR);
    4748:	8e b5       	in	r24, 0x2e	; 46

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    474a:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    474c:	0d b4       	in	r0, 0x2d	; 45
    474e:	07 fe       	sbrs	r0, 7
    4750:	fd cf       	rjmp	.-6      	; 0x474c <RFM22RSSI()+0x18>
  return(SPDR);
    4752:	1e b5       	in	r17, 0x2e	; 46
static uint8_t _RFM22ReadReg8Bit(const uint8_t addr)
  {
  _RFM22_SELECT();
  _RFM22_io(addr & 0x7f); // Force to read.
  const uint8_t result = _RFM22_io(0); // Dummy value...
  _RFM22_DESELECT();
    4754:	2a 9a       	sbi	0x05, 2	; 5
// Only valid when in RX mode.
uint8_t RFM22RSSI()
  {
  const bool neededEnable = powerUpSPIIfDisabled();
  const uint8_t rssi = _RFM22ReadReg8Bit(RFM22REG_RSSI);
  if(neededEnable) { powerDownSPI(); }
    4756:	99 23       	and	r25, r25
    4758:	11 f0       	breq	.+4      	; 0x475e <RFM22RSSI()+0x2a>
    475a:	0e 94 36 1f 	call	0x3e6c	; 0x3e6c <powerDownSPI()>
  return(rssi);
  }
    475e:	81 2f       	mov	r24, r17
    4760:	1f 91       	pop	r17
    4762:	08 95       	ret

00004764 <RFM22ReadStatusBoth()>:
}

// Read status (both registers) and clear interrupts.
// Status register 1 is returned in the top 8 bits, register 2 in the bottom 8 bits.
// Zero indicates no pending interrupts or other status flags set.
uint16_t RFM22ReadStatusBoth()
    4764:	0f 93       	push	r16
    4766:	1f 93       	push	r17
  {
  const bool neededEnable = powerUpSPIIfDisabled();
    4768:	0e 94 50 1f 	call	0x3ea0	; 0x3ea0 <powerUpSPIIfDisabled()>
    476c:	98 2f       	mov	r25, r24

// Read from 16-bit big-endian register pair.
// The result has the first (lower-numbered) register in the most significant byte.
static uint16_t _RFM22ReadReg16Bit(const uint8_t addr)
{
  _RFM22_SELECT();
    476e:	2a 98       	cbi	0x05, 2	; 5

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    4770:	83 e0       	ldi	r24, 0x03	; 3
    4772:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4774:	0d b4       	in	r0, 0x2d	; 45
    4776:	07 fe       	sbrs	r0, 7
    4778:	fd cf       	rjmp	.-6      	; 0x4774 <RFM22ReadStatusBoth()+0x10>
  return(SPDR);
    477a:	8e b5       	in	r24, 0x2e	; 46

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    477c:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    477e:	0d b4       	in	r0, 0x2d	; 45
    4780:	07 fe       	sbrs	r0, 7
    4782:	fd cf       	rjmp	.-6      	; 0x477e <RFM22ReadStatusBoth()+0x1a>
  return(SPDR);
    4784:	0e b5       	in	r16, 0x2e	; 46

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    4786:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4788:	0d b4       	in	r0, 0x2d	; 45
    478a:	07 fe       	sbrs	r0, 7
    478c:	fd cf       	rjmp	.-6      	; 0x4788 <RFM22ReadStatusBoth()+0x24>
  return(SPDR);
    478e:	1e b5       	in	r17, 0x2e	; 46
{
  _RFM22_SELECT();
  _RFM22_io(addr & 0x7f); // Force to read.
  uint16_t result = ((uint16_t)_RFM22_io(0)) << 8;
  result |= ((uint16_t)_RFM22_io(0));
  _RFM22_DESELECT();
    4790:	2a 9a       	sbi	0x05, 2	; 5
// Zero indicates no pending interrupts or other status flags set.
uint16_t RFM22ReadStatusBoth()
  {
  const bool neededEnable = powerUpSPIIfDisabled();
  const uint16_t result = _RFM22ReadReg16Bit(RFM22REG_INT_STATUS1);
  if(neededEnable) { powerDownSPI(); }
    4792:	99 23       	and	r25, r25
    4794:	11 f0       	breq	.+4      	; 0x479a <RFM22ReadStatusBoth()+0x36>
    4796:	0e 94 36 1f 	call	0x3e6c	; 0x3e6c <powerDownSPI()>
    479a:	90 2f       	mov	r25, r16
    479c:	80 e0       	ldi	r24, 0x00	; 0
    479e:	21 2f       	mov	r18, r17
    47a0:	30 e0       	ldi	r19, 0x00	; 0
    47a2:	28 2b       	or	r18, r24
    47a4:	39 2b       	or	r19, r25
  return(result);
  }
    47a6:	c9 01       	movw	r24, r18
    47a8:	1f 91       	pop	r17
    47aa:	0f 91       	pop	r16
    47ac:	08 95       	ret

000047ae <RFM22ModeStandbyAndClearState()>:
// Enter standby mode (consume least possible power but retain register contents).
// FIFO state and pending interrupts are cleared.
// Typical consumption in standby 450nA (cf 15nA when shut down, 8.5mA TUNE, 18--80mA RX/TX).
void RFM22ModeStandbyAndClearState()
  {
  const bool neededEnable = powerUpSPIIfDisabled();
    47ae:	0e 94 50 1f 	call	0x3ea0	; 0x3ea0 <powerUpSPIIfDisabled()>
    47b2:	98 2f       	mov	r25, r24

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    47b4:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    47b6:	87 e8       	ldi	r24, 0x87	; 135
    47b8:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    47ba:	0d b4       	in	r0, 0x2d	; 45
    47bc:	07 fe       	sbrs	r0, 7
    47be:	fd cf       	rjmp	.-6      	; 0x47ba <RFM22ModeStandbyAndClearState()+0xc>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    47c0:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    47c2:	0d b4       	in	r0, 0x2d	; 45
    47c4:	07 fe       	sbrs	r0, 7
    47c6:	fd cf       	rjmp	.-6      	; 0x47c2 <RFM22ModeStandbyAndClearState()+0x14>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    47c8:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    47ca:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    47cc:	88 e8       	ldi	r24, 0x88	; 136
    47ce:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    47d0:	0d b4       	in	r0, 0x2d	; 45
    47d2:	07 fe       	sbrs	r0, 7
    47d4:	fd cf       	rjmp	.-6      	; 0x47d0 <RFM22ModeStandbyAndClearState()+0x22>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    47d6:	83 e0       	ldi	r24, 0x03	; 3
    47d8:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    47da:	0d b4       	in	r0, 0x2d	; 45
    47dc:	07 fe       	sbrs	r0, 7
    47de:	fd cf       	rjmp	.-6      	; 0x47da <RFM22ModeStandbyAndClearState()+0x2c>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    47e0:	2a 9a       	sbi	0x05, 2	; 5

// Write to 8-bit register on RFM22.
// SPI must already be configured and running.
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
    47e2:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    47e4:	88 e8       	ldi	r24, 0x88	; 136
    47e6:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    47e8:	0d b4       	in	r0, 0x2d	; 45
    47ea:	07 fe       	sbrs	r0, 7
    47ec:	fd cf       	rjmp	.-6      	; 0x47e8 <RFM22ModeStandbyAndClearState()+0x3a>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    47ee:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    47f0:	0d b4       	in	r0, 0x2d	; 45
    47f2:	07 fe       	sbrs	r0, 7
    47f4:	fd cf       	rjmp	.-6      	; 0x47f0 <RFM22ModeStandbyAndClearState()+0x42>
static void _RFM22WriteReg8Bit(const uint8_t addr, const uint8_t val)
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(val);
  _RFM22_DESELECT();
    47f6:	2a 9a       	sbi	0x05, 2	; 5

// Write 0 to 16-bit register on RFM22 as burst.
// SPI must already be configured and running.
static void _RFM22WriteReg16Bit0(const uint8_t addr)
  {
  _RFM22_SELECT();
    47f8:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    47fa:	85 e8       	ldi	r24, 0x85	; 133
    47fc:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    47fe:	0d b4       	in	r0, 0x2d	; 45
    4800:	07 fe       	sbrs	r0, 7
    4802:	fd cf       	rjmp	.-6      	; 0x47fe <RFM22ModeStandbyAndClearState()+0x50>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    4804:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4806:	0d b4       	in	r0, 0x2d	; 45
    4808:	07 fe       	sbrs	r0, 7
    480a:	fd cf       	rjmp	.-6      	; 0x4806 <RFM22ModeStandbyAndClearState()+0x58>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    480c:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    480e:	0d b4       	in	r0, 0x2d	; 45
    4810:	07 fe       	sbrs	r0, 7
    4812:	fd cf       	rjmp	.-6      	; 0x480e <RFM22ModeStandbyAndClearState()+0x60>
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(0);
  _RFM22_wr(0);
  _RFM22_DESELECT();
    4814:	2a 9a       	sbi	0x05, 2	; 5

// Write 0 to 16-bit register on RFM22 as burst.
// SPI must already be configured and running.
static void _RFM22WriteReg16Bit0(const uint8_t addr)
  {
  _RFM22_SELECT();
    4816:	2a 98       	cbi	0x05, 2	; 5

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    4818:	83 e8       	ldi	r24, 0x83	; 131
    481a:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    481c:	0d b4       	in	r0, 0x2d	; 45
    481e:	07 fe       	sbrs	r0, 7
    4820:	fd cf       	rjmp	.-6      	; 0x481c <RFM22ModeStandbyAndClearState()+0x6e>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    4822:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4824:	0d b4       	in	r0, 0x2d	; 45
    4826:	07 fe       	sbrs	r0, 7
    4828:	fd cf       	rjmp	.-6      	; 0x4824 <RFM22ModeStandbyAndClearState()+0x76>

// Write one byte over SPI (ignoring the value read back).
// SPI must already be configured and running.
static void _RFM22_wr(const uint8_t data)
  {
  SPDR = data;
    482a:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    482c:	0d b4       	in	r0, 0x2d	; 45
    482e:	07 fe       	sbrs	r0, 7
    4830:	fd cf       	rjmp	.-6      	; 0x482c <RFM22ModeStandbyAndClearState()+0x7e>
  {
  _RFM22_SELECT();
  _RFM22_wr(addr | 0x80); // Force to write.
  _RFM22_wr(0);
  _RFM22_wr(0);
  _RFM22_DESELECT();
    4832:	2a 9a       	sbi	0x05, 2	; 5
//  _RFM22WriteReg8Bit(RFM22REG_INT_ENABLE2, 0); // TODO: combine in burst write with previous...
  _RFM22WriteReg16Bit0(RFM22REG_INT_ENABLE1);
  // Clear any interrupts already/still pending...
  _RFM22ClearInterrupts();
  //_RFM22WriteReg8Bit(0xd, 0x1f); // Drive GPIO2 to ground as output... (Move to general register settings.)
  if(neededEnable) { powerDownSPI(); }
    4834:	99 23       	and	r25, r25
    4836:	11 f0       	breq	.+4      	; 0x483c <RFM22ModeStandbyAndClearState()+0x8e>
    4838:	0e 94 36 1f 	call	0x3e6c	; 0x3e6c <powerDownSPI()>
    483c:	08 95       	ret

0000483e <RFM22CheckConnected()>:
//  _RFM22ModeStandby();
//  if(neededEnable) { powerDownSPI(); }
//  }

// Returns true iff RFM22 (or RFM23) appears to be correctly connected.
bool RFM22CheckConnected()
    483e:	0f 93       	push	r16
    4840:	1f 93       	push	r17
  {
  const bool neededEnable = powerUpSPIIfDisabled();
    4842:	0e 94 50 1f 	call	0x3ea0	; 0x3ea0 <powerUpSPIIfDisabled()>
    4846:	08 2f       	mov	r16, r24

// Read from 8-bit register on RFM22.
// SPI must already be configured and running.
static uint8_t _RFM22ReadReg8Bit(const uint8_t addr)
  {
  _RFM22_SELECT();
    4848:	2a 98       	cbi	0x05, 2	; 5

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    484a:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    484c:	0d b4       	in	r0, 0x2d	; 45
    484e:	07 fe       	sbrs	r0, 7
    4850:	fd cf       	rjmp	.-6      	; 0x484c <RFM22CheckConnected()+0xe>
  return(SPDR);
    4852:	8e b5       	in	r24, 0x2e	; 46

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    4854:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4856:	0d b4       	in	r0, 0x2d	; 45
    4858:	07 fe       	sbrs	r0, 7
    485a:	fd cf       	rjmp	.-6      	; 0x4856 <RFM22CheckConnected()+0x18>
  return(SPDR);
    485c:	8e b5       	in	r24, 0x2e	; 46
static uint8_t _RFM22ReadReg8Bit(const uint8_t addr)
  {
  _RFM22_SELECT();
  _RFM22_io(addr & 0x7f); // Force to read.
  const uint8_t result = _RFM22_io(0); // Dummy value...
  _RFM22_DESELECT();
    485e:	2a 9a       	sbi	0x05, 2	; 5
bool RFM22CheckConnected()
  {
  const bool neededEnable = powerUpSPIIfDisabled();
  bool isOK = false;
  const uint8_t rType = _RFM22ReadReg8Bit(0); // May read as 0 if not connected at all.
  if(RFM22_SUPPORTED_DEVICE_TYPE == rType)
    4860:	88 30       	cpi	r24, 0x08	; 8
    4862:	89 f4       	brne	.+34     	; 0x4886 <RFM22CheckConnected()+0x48>

// Read from 8-bit register on RFM22.
// SPI must already be configured and running.
static uint8_t _RFM22ReadReg8Bit(const uint8_t addr)
  {
  _RFM22_SELECT();
    4864:	2a 98       	cbi	0x05, 2	; 5

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    4866:	81 e0       	ldi	r24, 0x01	; 1
    4868:	8e bd       	out	0x2e, r24	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    486a:	0d b4       	in	r0, 0x2d	; 45
    486c:	07 fe       	sbrs	r0, 7
    486e:	fd cf       	rjmp	.-6      	; 0x486a <RFM22CheckConnected()+0x2c>
  return(SPDR);
    4870:	8e b5       	in	r24, 0x2e	; 46

// Write/read one byte over SPI...
// SPI must already be configured and running.
static uint8_t _RFM22_io(const uint8_t data)
  {
  SPDR = data;
    4872:	1e bc       	out	0x2e, r1	; 46
  // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
  // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
  while (!(SPSR & _BV(SPIF))) { }
    4874:	0d b4       	in	r0, 0x2d	; 45
    4876:	07 fe       	sbrs	r0, 7
    4878:	fd cf       	rjmp	.-6      	; 0x4874 <RFM22CheckConnected()+0x36>
  return(SPDR);
    487a:	8e b5       	in	r24, 0x2e	; 46
static uint8_t _RFM22ReadReg8Bit(const uint8_t addr)
  {
  _RFM22_SELECT();
  _RFM22_io(addr & 0x7f); // Force to read.
  const uint8_t result = _RFM22_io(0); // Dummy value...
  _RFM22_DESELECT();
    487c:	2a 9a       	sbi	0x05, 2	; 5
  bool isOK = false;
  const uint8_t rType = _RFM22ReadReg8Bit(0); // May read as 0 if not connected at all.
  if(RFM22_SUPPORTED_DEVICE_TYPE == rType)
    {
    const uint8_t rVersion = _RFM22ReadReg8Bit(1);
    if(RFM22_SUPPORTED_DEVICE_VERSION == rVersion)
    487e:	86 30       	cpi	r24, 0x06	; 6
    4880:	11 f4       	brne	.+4      	; 0x4886 <RFM22CheckConnected()+0x48>
    4882:	11 e0       	ldi	r17, 0x01	; 1
    4884:	05 c0       	rjmp	.+10     	; 0x4890 <RFM22CheckConnected()+0x52>
    DEBUG_SERIAL_PRINTFMT(rType, HEX);
    DEBUG_SERIAL_PRINTLN();
    }
#endif
#if 1 && defined(DEBUG)
  if(!isOK) { DEBUG_SERIAL_PRINTLN_FLASHSTRING("RFM22 bad"); }
    4886:	85 e9       	ldi	r24, 0x95	; 149
    4888:	91 e0       	ldi	r25, 0x01	; 1
    488a:	0e 94 2c 27 	call	0x4e58	; 0x4e58 <serialPrintlnAndFlush(__FlashStringHelper const*)>
    488e:	10 e0       	ldi	r17, 0x00	; 0
#endif
  if(neededEnable) { powerDownSPI(); }
    4890:	00 23       	and	r16, r16
    4892:	11 f0       	breq	.+4      	; 0x4898 <RFM22CheckConnected()+0x5a>
    4894:	0e 94 36 1f 	call	0x3e6c	; 0x3e6c <powerDownSPI()>
  return(isOK);
  }
    4898:	81 2f       	mov	r24, r17
    489a:	1f 91       	pop	r17
    489c:	0f 91       	pop	r16
    489e:	08 95       	ret

000048a0 <eeprom_read_byte>:


/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
    48a0:	9c 01       	movw	r18, r24
{
    do {} while (!eeprom_is_ready ());
    48a2:	f9 99       	sbic	0x1f, 1	; 31
    48a4:	fe cf       	rjmp	.-4      	; 0x48a2 <eeprom_read_byte+0x2>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    48a6:	32 bd       	out	0x22, r19	; 34
    48a8:	21 bd       	out	0x21, r18	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    48aa:	f8 9a       	sbi	0x1f, 0	; 31
    48ac:	80 b5       	in	r24, 0x20	; 32
    return __result;
}
    48ae:	08 95       	ret

000048b0 <eeprom_write_byte>:
}

/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
    48b0:	9c 01       	movw	r18, r24
{
    do {} while (!eeprom_is_ready ());
    48b2:	f9 99       	sbic	0x1f, 1	; 31
    48b4:	fe cf       	rjmp	.-4      	; 0x48b2 <eeprom_write_byte+0x2>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
    48b6:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
    48b8:	32 bd       	out	0x22, r19	; 34
    48ba:	21 bd       	out	0x21, r18	; 33
#endif
    EEDR = __value;
    48bc:	60 bd       	out	0x20, r22	; 32
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
    48be:	0f b6       	in	r0, 0x3f	; 63
    48c0:	f8 94       	cli
    48c2:	fa 9a       	sbi	0x1f, 2	; 31
    48c4:	f9 9a       	sbi	0x1f, 1	; 31
    48c6:	0f be       	out	0x3f, r0	; 63
}
    48c8:	08 95       	ret

000048ca <getMinutesSinceMidnightLT()>:
// Thread-safe and ISR-safe.
#ifndef getMinutesSinceMidnightLT
uint_least16_t getMinutesSinceMidnightLT()
  {
  uint_least16_t result;
  ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    48ca:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    48cc:	f8 94       	cli
    { result = _minutesSinceMidnightLT; }
    48ce:	20 91 96 03 	lds	r18, 0x0396
    48d2:	30 91 97 03 	lds	r19, 0x0397
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    48d6:	8f bf       	out	0x3f, r24	; 63
  return(result);
  }
    48d8:	c9 01       	movw	r24, r18
    48da:	08 95       	ret

000048dc <getMinutesLT()>:
// Thread-safe and ISR-safe.
#ifndef getMinutesSinceMidnightLT
uint_least16_t getMinutesSinceMidnightLT()
  {
  uint_least16_t result;
  ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    48dc:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    48de:	f8 94       	cli
    { result = _minutesSinceMidnightLT; }
    48e0:	80 91 96 03 	lds	r24, 0x0396
    48e4:	90 91 97 03 	lds	r25, 0x0397
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    48e8:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
    48ea:	6c e3       	ldi	r22, 0x3C	; 60
    48ec:	70 e0       	ldi	r23, 0x00	; 0
    48ee:	0e 94 68 3d 	call	0x7ad0	; 0x7ad0 <__udivmodhi4>
#endif

// Get local time minutes from RTC [0,59].
// Relatively slow.
// Thread-safe and ISR-safe.
uint_least8_t getMinutesLT() { return(getMinutesSinceMidnightLT() % 60); }
    48f2:	08 95       	ret

000048f4 <getHoursLT()>:
// Thread-safe and ISR-safe.
#ifndef getMinutesSinceMidnightLT
uint_least16_t getMinutesSinceMidnightLT()
  {
  uint_least16_t result;
  ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    48f4:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    48f6:	f8 94       	cli
    { result = _minutesSinceMidnightLT; }
    48f8:	80 91 96 03 	lds	r24, 0x0396
    48fc:	90 91 97 03 	lds	r25, 0x0397
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    4900:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
    4902:	6c e3       	ldi	r22, 0x3C	; 60
    4904:	70 e0       	ldi	r23, 0x00	; 0
    4906:	0e 94 68 3d 	call	0x7ad0	; 0x7ad0 <__udivmodhi4>
    490a:	86 2f       	mov	r24, r22
uint_least8_t getMinutesLT() { return(getMinutesSinceMidnightLT() % 60); }

// Get local time hours from RTC [0,23].
// Relatively slow.
// Thread-safe and ISR-safe.
uint_least8_t getHoursLT() { return(getMinutesSinceMidnightLT() / 60); }
    490c:	08 95       	ret

0000490e <restoreRTC()>:

// Restore software RTC information from non-volatile (EEPROM) store, if possible.
// Returns true if the persisted data seemed valid and was restored, in full or part.
// To void on average using 15/2 minutes at each reset/restart,
// this starts the internal time a little over half way into the restored 15-minute slot.
bool restoreRTC()
    490e:	1f 93       	push	r17
  {
  uint8_t persistedValue;
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    4910:	1f b7       	in	r17, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    4912:	f8 94       	cli
    Read one 16-bit word (little endian) from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint16_t eeprom_read_word (const uint16_t *__p)
{
#if (! (defined(__AVR_ATmega2560__) || defined(__AVR_ATmega2561__)) )
    return __eerd_word (__p, eeprom_read_byte);
    4914:	88 e0       	ldi	r24, 0x08	; 8
    4916:	90 e0       	ldi	r25, 0x00	; 0
    4918:	60 e5       	ldi	r22, 0x50	; 80
    491a:	74 e2       	ldi	r23, 0x24	; 36
    491c:	0e 94 38 03 	call	0x670	; 0x670 <__eerd_word>
    {
    // Restore the persisted days, though ignore if apparently unset (all 1s).
    const uint16_t days = eeprom_read_word((uint16_t*)EE_START_RTC_DAY_PERSIST);
    if(days != (uint16_t)~0U) { _daysSince1999LT = days; }
    4920:	2f ef       	ldi	r18, 0xFF	; 255
    4922:	8f 3f       	cpi	r24, 0xFF	; 255
    4924:	92 07       	cpc	r25, r18
    4926:	21 f0       	breq	.+8      	; 0x4930 <restoreRTC()+0x22>
    4928:	90 93 99 03 	sts	0x0399, r25
    492c:	80 93 98 03 	sts	0x0398, r24
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    4930:	f9 99       	sbic	0x1f, 1	; 31
    4932:	fe cf       	rjmp	.-4      	; 0x4930 <restoreRTC()+0x22>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    4934:	8a e0       	ldi	r24, 0x0A	; 10
    4936:	90 e0       	ldi	r25, 0x00	; 0
    4938:	92 bd       	out	0x22, r25	; 34
    493a:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    493c:	f8 9a       	sbi	0x1f, 0	; 31
    493e:	60 b5       	in	r22, 0x20	; 32
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    4940:	1f bf       	out	0x3f, r17	; 63
    // Now recover persisted HH:MM value.
    persistedValue = eeprom_read_byte((uint8_t*)EE_START_RTC_HHMM_PERSIST);
    }

  // Abort if value clearly invalid, eg likely an unprogrammed (0xff) byte.
  if(persistedValue >= (24 << 3)) { return(false); }
    4942:	60 3c       	cpi	r22, 0xC0	; 192
    4944:	90 f5       	brcc	.+100    	; 0x49aa <restoreRTC()+0x9c>

  uint_least16_t minutesSinceMidnight = (persistedValue >> 3) * 60;
    4946:	86 2f       	mov	r24, r22
    4948:	90 e0       	ldi	r25, 0x00	; 0
    494a:	23 e0       	ldi	r18, 0x03	; 3
    494c:	95 95       	asr	r25
    494e:	87 95       	ror	r24
    4950:	2a 95       	dec	r18
    4952:	e1 f7       	brne	.-8      	; 0x494c <restoreRTC()+0x3e>
    4954:	2c e3       	ldi	r18, 0x3C	; 60
    4956:	30 e0       	ldi	r19, 0x00	; 0
    4958:	82 9f       	mul	r24, r18
    495a:	a0 01       	movw	r20, r0
    495c:	83 9f       	mul	r24, r19
    495e:	50 0d       	add	r21, r0
    4960:	92 9f       	mul	r25, r18
    4962:	50 0d       	add	r21, r0
    4964:	11 24       	eor	r1, r1
  minutesSinceMidnight += 8; // Start just over half-way into one quantum to minimise average time lost on restart.
    4966:	9a 01       	movw	r18, r20
    4968:	28 5f       	subi	r18, 0xF8	; 248
    496a:	3f 4f       	sbci	r19, 0xFF	; 255
  const uint8_t lowBits = persistedValue & 7; // Extract quarter-hour bits.
  switch(lowBits)
    496c:	86 2f       	mov	r24, r22
    496e:	87 70       	andi	r24, 0x07	; 7
    4970:	81 30       	cpi	r24, 0x01	; 1
    4972:	59 f0       	breq	.+22     	; 0x498a <restoreRTC()+0x7c>
    4974:	81 30       	cpi	r24, 0x01	; 1
    4976:	28 f0       	brcs	.+10     	; 0x4982 <restoreRTC()+0x74>
    4978:	83 30       	cpi	r24, 0x03	; 3
    497a:	59 f0       	breq	.+22     	; 0x4992 <restoreRTC()+0x84>
    497c:	87 30       	cpi	r24, 0x07	; 7
    497e:	a9 f4       	brne	.+42     	; 0x49aa <restoreRTC()+0x9c>
    4980:	0b c0       	rjmp	.+22     	; 0x4998 <restoreRTC()+0x8a>
    {
    case 0: minutesSinceMidnight += 45; break;
    4982:	9a 01       	movw	r18, r20
    4984:	2b 5c       	subi	r18, 0xCB	; 203
    4986:	3f 4f       	sbci	r19, 0xFF	; 255
    4988:	07 c0       	rjmp	.+14     	; 0x4998 <restoreRTC()+0x8a>
    case 1: minutesSinceMidnight += 30; break;
    498a:	9a 01       	movw	r18, r20
    498c:	2a 5d       	subi	r18, 0xDA	; 218
    498e:	3f 4f       	sbci	r19, 0xFF	; 255
    4990:	03 c0       	rjmp	.+6      	; 0x4998 <restoreRTC()+0x8a>
    case 3: minutesSinceMidnight += 15; break;
    4992:	9a 01       	movw	r18, r20
    4994:	29 5e       	subi	r18, 0xE9	; 233
    4996:	3f 4f       	sbci	r19, 0xFF	; 255
    default: return(false); // Invalid bit pattern: abort.
    }

  // Set the hours and minutes (atomically).
  // Deliberately leave the seconds unset to avoid units becoming too synchronised with one another, increasing TX collisions, etc.
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    4998:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    499a:	f8 94       	cli
    { _minutesSinceMidnightLT = minutesSinceMidnight; }
    499c:	30 93 97 03 	sts	0x0397, r19
    49a0:	20 93 96 03 	sts	0x0396, r18
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    49a4:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
    49a6:	81 e0       	ldi	r24, 0x01	; 1
    49a8:	01 c0       	rjmp	.+2      	; 0x49ac <restoreRTC()+0x9e>

  return(true);
    49aa:	80 e0       	ldi	r24, 0x00	; 0
  }
    49ac:	1f 91       	pop	r17
    49ae:	08 95       	ret

000049b0 <persistRTC()>:
// but enough to help avoid the clock slipping too much during (say) a battery change.
// There is no point calling this more than (say) once per minute,
// though it will simply return relatively quickly from redundant calls.
// The RTC data is stored so as not to wear out AVR EEPROM for at least several years.
// IMPLEMENTATION OF THIS AND THE eeprom_smart_xxx_byte() ROUTINES IS CRITICAL TO PERFORMANCE AND LONGEVITY.
void persistRTC()
    49b0:	1f 93       	push	r17
  {
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    49b2:	1f b7       	in	r17, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    49b4:	f8 94       	cli
    {
    uint8_t quarterHours = (_minutesSinceMidnightLT / 15);
    49b6:	80 91 96 03 	lds	r24, 0x0396
    49ba:	90 91 97 03 	lds	r25, 0x0397
    49be:	6f e0       	ldi	r22, 0x0F	; 15
    49c0:	70 e0       	ldi	r23, 0x00	; 0
    49c2:	0e 94 68 3d 	call	0x7ad0	; 0x7ad0 <__udivmodhi4>
    uint8_t targetByte = (quarterHours << 1) & ~7U; // Bit pattern now hhhhh000 where hhhhh is whole hours [0,23].
    49c6:	46 2f       	mov	r20, r22
    49c8:	44 0f       	add	r20, r20
    49ca:	48 7f       	andi	r20, 0xF8	; 248
    switch(quarterHours & 3)
    49cc:	70 e0       	ldi	r23, 0x00	; 0
    49ce:	63 70       	andi	r22, 0x03	; 3
    49d0:	70 70       	andi	r23, 0x00	; 0
    49d2:	61 30       	cpi	r22, 0x01	; 1
    49d4:	71 05       	cpc	r23, r1
    49d6:	39 f0       	breq	.+14     	; 0x49e6 <persistRTC()+0x36>
    49d8:	62 30       	cpi	r22, 0x02	; 2
    49da:	71 05       	cpc	r23, r1
    49dc:	31 f0       	breq	.+12     	; 0x49ea <persistRTC()+0x3a>
    49de:	67 2b       	or	r22, r23
    49e0:	29 f4       	brne	.+10     	; 0x49ec <persistRTC()+0x3c>
      {
      case 0: targetByte |= 7; break;
    49e2:	47 60       	ori	r20, 0x07	; 7
    49e4:	03 c0       	rjmp	.+6      	; 0x49ec <persistRTC()+0x3c>
      case 1: targetByte |= 3; break;
    49e6:	43 60       	ori	r20, 0x03	; 3
    49e8:	01 c0       	rjmp	.+2      	; 0x49ec <persistRTC()+0x3c>
      case 2: targetByte |= 1; break;
    49ea:	41 60       	ori	r20, 0x01	; 1
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    49ec:	f9 99       	sbic	0x1f, 1	; 31
    49ee:	fe cf       	rjmp	.-4      	; 0x49ec <persistRTC()+0x3c>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    49f0:	8a e0       	ldi	r24, 0x0A	; 10
    49f2:	90 e0       	ldi	r25, 0x00	; 0
    49f4:	92 bd       	out	0x22, r25	; 34
    49f6:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    49f8:	f8 9a       	sbi	0x1f, 0	; 31
    49fa:	80 b5       	in	r24, 0x20	; 32
      }

    // Update if target HH:MM not already correct.
    const uint8_t persistedValue = eeprom_read_byte((uint8_t*)EE_START_RTC_HHMM_PERSIST);
    if(persistedValue != targetByte)
    49fc:	84 17       	cp	r24, r20
    49fe:	91 f1       	breq	.+100    	; 0x4a64 <persistRTC()+0xb4>
      {
      // Where it is not possible to get the target value just by setting bits to 0,
      // eg for a new hour (ie completely different hour to that in EEPROM and on roll to new hour),
      // then do a full erase/write...
      //if((0 == quarterHours) || ((persistedValue & 0xf8) != (targetByte & 0xf8)))
      if(targetByte != (persistedValue & targetByte))
    4a00:	24 2f       	mov	r18, r20
    4a02:	30 e0       	ldi	r19, 0x00	; 0
    4a04:	90 e0       	ldi	r25, 0x00	; 0
    4a06:	82 23       	and	r24, r18
    4a08:	93 23       	and	r25, r19
    4a0a:	28 17       	cp	r18, r24
    4a0c:	39 07       	cpc	r19, r25
    4a0e:	71 f0       	breq	.+28     	; 0x4a2c <persistRTC()+0x7c>
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
    4a10:	f9 99       	sbic	0x1f, 1	; 31
    4a12:	fe cf       	rjmp	.-4      	; 0x4a10 <persistRTC()+0x60>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
    4a14:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
    4a16:	8a e0       	ldi	r24, 0x0A	; 10
    4a18:	90 e0       	ldi	r25, 0x00	; 0
    4a1a:	92 bd       	out	0x22, r25	; 34
    4a1c:	81 bd       	out	0x21, r24	; 33
#endif
    EEDR = __value;
    4a1e:	40 bd       	out	0x20, r20	; 32
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
    4a20:	0f b6       	in	r0, 0x3f	; 63
    4a22:	f8 94       	cli
    4a24:	fa 9a       	sbi	0x1f, 2	; 31
    4a26:	f9 9a       	sbi	0x1f, 1	; 31
    4a28:	0f be       	out	0x3f, r0	; 63
    4a2a:	05 c0       	rjmp	.+10     	; 0x4a36 <persistRTC()+0x86>
        { eeprom_write_byte((uint8_t*)EE_START_RTC_HHMM_PERSIST, targetByte); }
      // Else do a write without erase, typically clearing the quarter bits one at a time...
      else
        { eeprom_smart_clear_bits((uint8_t*)EE_START_RTC_HHMM_PERSIST, targetByte); }
    4a2c:	8a e0       	ldi	r24, 0x0A	; 10
    4a2e:	90 e0       	ldi	r25, 0x00	; 0
    4a30:	64 2f       	mov	r22, r20
    4a32:	0e 94 eb 0f 	call	0x1fd6	; 0x1fd6 <eeprom_smart_clear_bits(unsigned char*, unsigned char)>
    Read one 16-bit word (little endian) from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint16_t eeprom_read_word (const uint16_t *__p)
{
#if (! (defined(__AVR_ATmega2560__) || defined(__AVR_ATmega2561__)) )
    return __eerd_word (__p, eeprom_read_byte);
    4a36:	88 e0       	ldi	r24, 0x08	; 8
    4a38:	90 e0       	ldi	r25, 0x00	; 0
    4a3a:	60 e5       	ldi	r22, 0x50	; 80
    4a3c:	74 e2       	ldi	r23, 0x24	; 36
    4a3e:	0e 94 38 03 	call	0x670	; 0x670 <__eerd_word>

      // Also persist the current days if not up to date.
      const uint16_t days = eeprom_read_word((uint16_t*)EE_START_RTC_DAY_PERSIST);
      if(days != _daysSince1999LT) { eeprom_write_word((uint16_t*)EE_START_RTC_DAY_PERSIST, _daysSince1999LT); }
    4a42:	20 91 98 03 	lds	r18, 0x0398
    4a46:	30 91 99 03 	lds	r19, 0x0399
    4a4a:	82 17       	cp	r24, r18
    4a4c:	93 07       	cpc	r25, r19
    4a4e:	51 f0       	breq	.+20     	; 0x4a64 <persistRTC()+0xb4>
    4a50:	60 91 98 03 	lds	r22, 0x0398
    4a54:	70 91 99 03 	lds	r23, 0x0399
    Write a word \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_word (uint16_t *__p, uint16_t __value)
{
#if (! (defined(__AVR_ATmega2560__) || defined(__AVR_ATmega2561__)) )
    __eewr_word (__p, __value, eeprom_write_byte);
    4a58:	88 e0       	ldi	r24, 0x08	; 8
    4a5a:	90 e0       	ldi	r25, 0x00	; 0
    4a5c:	48 e5       	ldi	r20, 0x58	; 88
    4a5e:	54 e2       	ldi	r21, 0x24	; 36
    4a60:	0e 94 4e 03 	call	0x69c	; 0x69c <__eewr_word>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    4a64:	1f bf       	out	0x3f, r17	; 63
      }
    }
  }
    4a66:	1f 91       	pop	r17
    4a68:	08 95       	ret

00004a6a <setHoursMinutesLT(int, int)>:
// Will ignore attempts to set bad values and return false in that case.
// Returns true if all OK and the time has been set.
// Does not attempt to set seconds.
// Thread/interrupt safe, but do not call this from an ISR.
// Will persist time to survive reset as neceessary.
bool setHoursMinutesLT(int hours, int minutes)
    4a6a:	1f 93       	push	r17
    4a6c:	ac 01       	movw	r20, r24
  {
  if((hours < 0) || (hours > 23) || (minutes < 0) || (minutes > 59)) { return(false); } // Invalid time.
    4a6e:	88 31       	cpi	r24, 0x18	; 24
    4a70:	91 05       	cpc	r25, r1
    4a72:	10 f5       	brcc	.+68     	; 0x4ab8 <setHoursMinutesLT(int, int)+0x4e>
    4a74:	77 fd       	sbrc	r23, 7
    4a76:	20 c0       	rjmp	.+64     	; 0x4ab8 <setHoursMinutesLT(int, int)+0x4e>
    4a78:	6c 33       	cpi	r22, 0x3C	; 60
    4a7a:	71 05       	cpc	r23, r1
    4a7c:	ec f4       	brge	.+58     	; 0x4ab8 <setHoursMinutesLT(int, int)+0x4e>
  const uint_least16_t computedMinutesSinceMidnightLT = (uint_least16_t) ((60 * hours) + minutes);
    4a7e:	8c e3       	ldi	r24, 0x3C	; 60
    4a80:	90 e0       	ldi	r25, 0x00	; 0
    4a82:	48 9f       	mul	r20, r24
    4a84:	90 01       	movw	r18, r0
    4a86:	49 9f       	mul	r20, r25
    4a88:	30 0d       	add	r19, r0
    4a8a:	58 9f       	mul	r21, r24
    4a8c:	30 0d       	add	r19, r0
    4a8e:	11 24       	eor	r1, r1
    4a90:	26 0f       	add	r18, r22
    4a92:	37 1f       	adc	r19, r23
  ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    4a94:	1f b7       	in	r17, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    4a96:	f8 94       	cli
    {
    if(computedMinutesSinceMidnightLT != _minutesSinceMidnightLT)
    4a98:	80 91 96 03 	lds	r24, 0x0396
    4a9c:	90 91 97 03 	lds	r25, 0x0397
    4aa0:	28 17       	cp	r18, r24
    4aa2:	39 07       	cpc	r19, r25
    4aa4:	31 f0       	breq	.+12     	; 0x4ab2 <setHoursMinutesLT(int, int)+0x48>
      {
      // If time has changed then store it locally and persist it if need be.
      _minutesSinceMidnightLT = computedMinutesSinceMidnightLT;
    4aa6:	30 93 97 03 	sts	0x0397, r19
    4aaa:	20 93 96 03 	sts	0x0396, r18
      persistRTC();
    4aae:	0e 94 d8 24 	call	0x49b0	; 0x49b0 <persistRTC()>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    4ab2:	1f bf       	out	0x3f, r17	; 63
    __asm__ volatile ("" ::: "memory");
    4ab4:	81 e0       	ldi	r24, 0x01	; 1
    4ab6:	01 c0       	rjmp	.+2      	; 0x4aba <setHoursMinutesLT(int, int)+0x50>
      }
    }
  return(true); // Assume set and persisted OK.
    4ab8:	80 e0       	ldi	r24, 0x00	; 0
  }
    4aba:	1f 91       	pop	r17
    4abc:	08 95       	ret

00004abe <getSimpleScheduleOn(unsigned char)>:
// Will usually include a pre-warm time before the actual time set.
// Note that unprogrammed EEPROM value will result in invalid time, ie schedule not set.
//   * which  schedule number, counting from 0
uint_least16_t getSimpleScheduleOn(const uint8_t which)
  {
  if(which >= MAX_SIMPLE_SCHEDULES) { return(~0); } // Invalid schedule number.
    4abe:	82 30       	cpi	r24, 0x02	; 2
    4ac0:	d0 f4       	brcc	.+52     	; 0x4af6 <getSimpleScheduleOn(unsigned char)+0x38>
  uint8_t startMM;
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    4ac2:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    4ac4:	f8 94       	cli
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    4ac6:	f9 99       	sbic	0x1f, 1	; 31
    4ac8:	fe cf       	rjmp	.-4      	; 0x4ac6 <getSimpleScheduleOn(unsigned char)+0x8>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    4aca:	90 e0       	ldi	r25, 0x00	; 0
    4acc:	0c 96       	adiw	r24, 0x0c	; 12
    4ace:	92 bd       	out	0x22, r25	; 34
    4ad0:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    4ad2:	f8 9a       	sbi	0x1f, 0	; 31
    4ad4:	90 b5       	in	r25, 0x20	; 32
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    4ad6:	2f bf       	out	0x3f, r18	; 63
    { startMM = eeprom_read_byte((uint8_t*)(EE_START_SIMPLE_SCHEDULE0_ON + which)); }
  if(startMM > MAX_COMPRESSED_MINS_AFTER_MIDNIGHT) { return(~0); } // No schedule set.
    4ad8:	90 3f       	cpi	r25, 0xF0	; 240
    4ada:	68 f4       	brcc	.+26     	; 0x4af6 <getSimpleScheduleOn(unsigned char)+0x38>
  // Compute start time from stored shedule value.
  uint_least16_t startTime = SIMPLE_SCHEDULE_GRANULARITY_MINS * startMM;
    4adc:	86 e0       	ldi	r24, 0x06	; 6
    4ade:	98 9f       	mul	r25, r24
    4ae0:	c0 01       	movw	r24, r0
    4ae2:	11 24       	eor	r1, r1
// If LEARN_BUTTON_AVAILABLE then in the absence of anything better SUPPORT_SINGLETON_SCHEDULE should be supported.
#ifdef LEARN_BUTTON_AVAILABLE
  const uint8_t windBackM = PREWARM_MINS; // Wind back start time by about 25% of full interval.
  if(windBackM > startTime) { startTime += MINS_PER_DAY; } // Allow for wrap-around at midnight.
    4ae4:	82 31       	cpi	r24, 0x12	; 18
    4ae6:	91 05       	cpc	r25, r1
    4ae8:	10 f4       	brcc	.+4      	; 0x4aee <getSimpleScheduleOn(unsigned char)+0x30>
    4aea:	80 56       	subi	r24, 0x60	; 96
    4aec:	9a 4f       	sbci	r25, 0xFA	; 250
  startTime -= windBackM;
    4aee:	9c 01       	movw	r18, r24
    4af0:	22 51       	subi	r18, 0x12	; 18
    4af2:	30 40       	sbci	r19, 0x00	; 0
    4af4:	02 c0       	rjmp	.+4      	; 0x4afa <getSimpleScheduleOn(unsigned char)+0x3c>
#endif
  return(startTime);
    4af6:	2f ef       	ldi	r18, 0xFF	; 255
    4af8:	3f ef       	ldi	r19, 0xFF	; 255
  }
    4afa:	c9 01       	movw	r24, r18
    4afc:	08 95       	ret

00004afe <clearSimpleSchedule(unsigned char)>:
  }

// Clear a simple schedule.
// There will be neither on nor off events from the selected simple schedule once this is called.
//   * which  schedule number, counting from 0
void clearSimpleSchedule(const uint8_t which)
    4afe:	1f 93       	push	r17
  {
  if(which >= MAX_SIMPLE_SCHEDULES) { return; } // Invalid schedule number.
    4b00:	82 30       	cpi	r24, 0x02	; 2
    4b02:	38 f4       	brcc	.+14     	; 0x4b12 <clearSimpleSchedule(unsigned char)+0x14>
  // Clear the schedule back to 'unprogrammed' values, minimising wear.
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    4b04:	1f b7       	in	r17, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    4b06:	f8 94       	cli
    { eeprom_smart_erase_byte((uint8_t*)(EE_START_SIMPLE_SCHEDULE0_ON + which)); }
    4b08:	90 e0       	ldi	r25, 0x00	; 0
    4b0a:	0c 96       	adiw	r24, 0x0c	; 12
    4b0c:	0e 94 d7 0f 	call	0x1fae	; 0x1fae <eeprom_smart_erase_byte(unsigned char*)>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    4b10:	1f bf       	out	0x3f, r17	; 63
  }
    4b12:	1f 91       	pop	r17
    4b14:	08 95       	ret

00004b16 <setSimpleSchedule(unsigned int, unsigned char)>:
//   * startMinutesSinceMidnightLT  is start/on time in minutes after midnight [0,1439]
//   * which  schedule number, counting from 0
// Invalid parameters will be ignored and false returned,
// else this will return true and isSimpleScheduleSet() will return true after this.
// NOTE: over-use of this routine can prematurely wear out the EEPROM.
bool setSimpleSchedule(const uint_least16_t startMinutesSinceMidnightLT, const uint8_t which)
    4b16:	1f 93       	push	r17
  {
  if(which >= MAX_SIMPLE_SCHEDULES) { return(false); } // Invalid schedule number.
    4b18:	62 30       	cpi	r22, 0x02	; 2
    4b1a:	98 f4       	brcc	.+38     	; 0x4b42 <setSimpleSchedule(unsigned int, unsigned char)+0x2c>
  if(startMinutesSinceMidnightLT >= MINS_PER_DAY) { return(false); } // Invalid time.
    4b1c:	25 e0       	ldi	r18, 0x05	; 5
    4b1e:	80 3a       	cpi	r24, 0xA0	; 160
    4b20:	92 07       	cpc	r25, r18
    4b22:	78 f4       	brcc	.+30     	; 0x4b42 <setSimpleSchedule(unsigned int, unsigned char)+0x2c>

  // Set the schedule, minimising wear.
  const uint8_t startMM = startMinutesSinceMidnightLT / SIMPLE_SCHEDULE_GRANULARITY_MINS; // Round down...
  ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    4b24:	1f b7       	in	r17, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    4b26:	f8 94       	cli
    { eeprom_smart_update_byte((uint8_t*)(EE_START_SIMPLE_SCHEDULE0_ON + which), startMM); }
    4b28:	26 2f       	mov	r18, r22
    4b2a:	30 e0       	ldi	r19, 0x00	; 0
    4b2c:	66 e0       	ldi	r22, 0x06	; 6
    4b2e:	70 e0       	ldi	r23, 0x00	; 0
    4b30:	0e 94 68 3d 	call	0x7ad0	; 0x7ad0 <__udivmodhi4>
    4b34:	c9 01       	movw	r24, r18
    4b36:	0c 96       	adiw	r24, 0x0c	; 12
    4b38:	0e 94 01 10 	call	0x2002	; 0x2002 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    4b3c:	1f bf       	out	0x3f, r17	; 63
    __asm__ volatile ("" ::: "memory");
    4b3e:	81 e0       	ldi	r24, 0x01	; 1
    4b40:	01 c0       	rjmp	.+2      	; 0x4b44 <setSimpleSchedule(unsigned int, unsigned char)+0x2e>
  return(true); // Assume EEPROM programmed OK...
    4b42:	80 e0       	ldi	r24, 0x00	; 0
  }
    4b44:	1f 91       	pop	r17
    4b46:	08 95       	ret

00004b48 <getSimpleScheduleOff(unsigned char)>:
  }

// Get the simple/primary schedule off time, as minutes after midnight [0,1439]; invalid (eg ~0) if none set.
// This is based on specifed start time and some element of the current eco/comfort bias.
//   * which  schedule number, counting from 0
uint_least16_t getSimpleScheduleOff(const uint8_t which)
    4b48:	cf 93       	push	r28
    4b4a:	df 93       	push	r29
  {
  const uint_least16_t startMins = getSimpleScheduleOn(which);
    4b4c:	0e 94 5f 25 	call	0x4abe	; 0x4abe <getSimpleScheduleOn(unsigned char)>
    4b50:	ec 01       	movw	r28, r24
  if(startMins == (uint_least16_t)~0) { return(~0); }
    4b52:	8f ef       	ldi	r24, 0xFF	; 255
    4b54:	cf 3f       	cpi	r28, 0xFF	; 255
    4b56:	d8 07       	cpc	r29, r24
    4b58:	19 f4       	brne	.+6      	; 0x4b60 <getSimpleScheduleOff(unsigned char)+0x18>
    4b5a:	2f ef       	ldi	r18, 0xFF	; 255
    4b5c:	3f ef       	ldi	r19, 0xFF	; 255
    4b5e:	16 c0       	rjmp	.+44     	; 0x4b8c <getSimpleScheduleOff(unsigned char)+0x44>
  {
//  // Simple and fast binary choice.
//  return(hasEcoBias() ? LEARNED_ON_PERIOD_M : LEARNED_ON_PERIOD_COMFORT_M);

  // Three-way split based on current WARM target temperature.
  const uint8_t wt = getWARMTargetC();
    4b60:	0e 94 b9 03 	call	0x772	; 0x772 <getWARMTargetC()>
  if(isEcoTemperature(wt)) { return(LEARNED_ON_PERIOD_M); }
    4b64:	82 31       	cpi	r24, 0x12	; 18
    4b66:	10 f4       	brcc	.+4      	; 0x4b6c <getSimpleScheduleOff(unsigned char)+0x24>
    4b68:	8c e3       	ldi	r24, 0x3C	; 60
    4b6a:	05 c0       	rjmp	.+10     	; 0x4b76 <getSimpleScheduleOff(unsigned char)+0x2e>
  else if(isComfortTemperature(wt)) { return(LEARNED_ON_PERIOD_COMFORT_M); }
    4b6c:	85 31       	cpi	r24, 0x15	; 21
    4b6e:	10 f4       	brcc	.+4      	; 0x4b74 <getSimpleScheduleOff(unsigned char)+0x2c>
    4b70:	8a e5       	ldi	r24, 0x5A	; 90
    4b72:	01 c0       	rjmp	.+2      	; 0x4b76 <getSimpleScheduleOff(unsigned char)+0x2e>
    4b74:	88 e7       	ldi	r24, 0x78	; 120
uint_least16_t getSimpleScheduleOff(const uint8_t which)
  {
  const uint_least16_t startMins = getSimpleScheduleOn(which);
  if(startMins == (uint_least16_t)~0) { return(~0); }
  // Compute end from start, allowing for wrap-around at midnight.
  uint_least16_t endTime = startMins + PREWARM_MINS + onTime();
    4b76:	9e 01       	movw	r18, r28
    4b78:	2e 5e       	subi	r18, 0xEE	; 238
    4b7a:	3f 4f       	sbci	r19, 0xFF	; 255
    4b7c:	28 0f       	add	r18, r24
    4b7e:	31 1d       	adc	r19, r1
  if(endTime >= MINS_PER_DAY) { endTime -= MINS_PER_DAY; } // Allow for wrap-around at midnight.
    4b80:	85 e0       	ldi	r24, 0x05	; 5
    4b82:	20 3a       	cpi	r18, 0xA0	; 160
    4b84:	38 07       	cpc	r19, r24
    4b86:	10 f0       	brcs	.+4      	; 0x4b8c <getSimpleScheduleOff(unsigned char)+0x44>
    4b88:	20 5a       	subi	r18, 0xA0	; 160
    4b8a:	35 40       	sbci	r19, 0x05	; 5
  return(endTime);
  }
    4b8c:	c9 01       	movw	r24, r18
    4b8e:	df 91       	pop	r29
    4b90:	cf 91       	pop	r28
    4b92:	08 95       	ret

00004b94 <isAnyScheduleOnWARMSoon()>:
// True iff any schedule is due 'on'/'WARM' soon even when schedules overlap.
// May be relatively slow/expensive.
// Can be used to allow room to be brought up to at least a set-back temperature
// if very cold when a WARM period is due soon (to help ensure that WARM target is met on time).
// In unit-test override mode is true for soon, false for now/off.
bool isAnyScheduleOnWARMSoon()
    4b94:	0f 93       	push	r16
    4b96:	1f 93       	push	r17
    4b98:	cf 93       	push	r28
    4b9a:	df 93       	push	r29
    case _soUT_soon: return(true);
    case _soUT_now: return(false);
    }
#endif

  const uint_least16_t mm0 = getMinutesSinceMidnightLT() + PREPREWARM_MINS; // Look forward...
    4b9c:	0e 94 65 24 	call	0x48ca	; 0x48ca <getMinutesSinceMidnightLT()>
    4ba0:	9c 01       	movw	r18, r24
    4ba2:	2e 5e       	subi	r18, 0xEE	; 238
    4ba4:	3f 4f       	sbci	r19, 0xFF	; 255
  const uint_least16_t mm = (mm0 >= MINS_PER_DAY) ? (mm0 - MINS_PER_DAY) : mm0;
    4ba6:	45 e0       	ldi	r20, 0x05	; 5
    4ba8:	20 3a       	cpi	r18, 0xA0	; 160
    4baa:	34 07       	cpc	r19, r20
    4bac:	10 f4       	brcc	.+4      	; 0x4bb2 <isAnyScheduleOnWARMSoon()+0x1e>
    4bae:	89 01       	movw	r16, r18
    4bb0:	03 c0       	rjmp	.+6      	; 0x4bb8 <isAnyScheduleOnWARMSoon()+0x24>
    4bb2:	8c 01       	movw	r16, r24
    4bb4:	0e 58       	subi	r16, 0x8E	; 142
    4bb6:	15 40       	sbci	r17, 0x05	; 5

  for(uint8_t which = 0; which < MAX_SIMPLE_SCHEDULES; ++which)
    {
    const uint_least16_t s = getSimpleScheduleOn(which);
    4bb8:	80 e0       	ldi	r24, 0x00	; 0
    4bba:	0e 94 5f 25 	call	0x4abe	; 0x4abe <getSimpleScheduleOn(unsigned char)>
    4bbe:	ec 01       	movw	r28, r24
    if(mm < s) { continue; } // Also deals with case where this schedule is not set at all (s == ~0);
    4bc0:	08 17       	cp	r16, r24
    4bc2:	19 07       	cpc	r17, r25
    4bc4:	68 f0       	brcs	.+26     	; 0x4be0 <isAnyScheduleOnWARMSoon()+0x4c>
    uint_least16_t e = getSimpleScheduleOff(which);
    4bc6:	80 e0       	ldi	r24, 0x00	; 0
    4bc8:	0e 94 a4 25 	call	0x4b48	; 0x4b48 <getSimpleScheduleOff(unsigned char)>
    if(e < s) { e += MINS_PER_DAY; } // Cope with schedule wrap around midnight.
    4bcc:	8c 17       	cp	r24, r28
    4bce:	9d 07       	cpc	r25, r29
    4bd0:	20 f0       	brcs	.+8      	; 0x4bda <isAnyScheduleOnWARMSoon()+0x46>
    if(mm < e) { return(true); }
    4bd2:	08 17       	cp	r16, r24
    4bd4:	19 07       	cpc	r17, r25
    4bd6:	20 f4       	brcc	.+8      	; 0x4be0 <isAnyScheduleOnWARMSoon()+0x4c>
    4bd8:	17 c0       	rjmp	.+46     	; 0x4c08 <isAnyScheduleOnWARMSoon()+0x74>
  for(uint8_t which = 0; which < MAX_SIMPLE_SCHEDULES; ++which)
    {
    const uint_least16_t s = getSimpleScheduleOn(which);
    if(mm < s) { continue; } // Also deals with case where this schedule is not set at all (s == ~0);
    uint_least16_t e = getSimpleScheduleOff(which);
    if(e < s) { e += MINS_PER_DAY; } // Cope with schedule wrap around midnight.
    4bda:	80 56       	subi	r24, 0x60	; 96
    4bdc:	9a 4f       	sbci	r25, 0xFA	; 250
    4bde:	f9 cf       	rjmp	.-14     	; 0x4bd2 <isAnyScheduleOnWARMSoon()+0x3e>
  const uint_least16_t mm0 = getMinutesSinceMidnightLT() + PREPREWARM_MINS; // Look forward...
  const uint_least16_t mm = (mm0 >= MINS_PER_DAY) ? (mm0 - MINS_PER_DAY) : mm0;

  for(uint8_t which = 0; which < MAX_SIMPLE_SCHEDULES; ++which)
    {
    const uint_least16_t s = getSimpleScheduleOn(which);
    4be0:	81 e0       	ldi	r24, 0x01	; 1
    4be2:	0e 94 5f 25 	call	0x4abe	; 0x4abe <getSimpleScheduleOn(unsigned char)>
    4be6:	ec 01       	movw	r28, r24
    if(mm < s) { continue; } // Also deals with case where this schedule is not set at all (s == ~0);
    4be8:	08 17       	cp	r16, r24
    4bea:	19 07       	cpc	r17, r25
    4bec:	58 f0       	brcs	.+22     	; 0x4c04 <isAnyScheduleOnWARMSoon()+0x70>
    uint_least16_t e = getSimpleScheduleOff(which);
    4bee:	81 e0       	ldi	r24, 0x01	; 1
    4bf0:	0e 94 a4 25 	call	0x4b48	; 0x4b48 <getSimpleScheduleOff(unsigned char)>
    if(e < s) { e += MINS_PER_DAY; } // Cope with schedule wrap around midnight.
    4bf4:	8c 17       	cp	r24, r28
    4bf6:	9d 07       	cpc	r25, r29
    4bf8:	10 f4       	brcc	.+4      	; 0x4bfe <isAnyScheduleOnWARMSoon()+0x6a>
    4bfa:	80 56       	subi	r24, 0x60	; 96
    4bfc:	9a 4f       	sbci	r25, 0xFA	; 250
    if(mm < e) { return(true); }
    4bfe:	08 17       	cp	r16, r24
    4c00:	19 07       	cpc	r17, r25
    4c02:	10 f0       	brcs	.+4      	; 0x4c08 <isAnyScheduleOnWARMSoon()+0x74>
    4c04:	80 e0       	ldi	r24, 0x00	; 0
    4c06:	01 c0       	rjmp	.+2      	; 0x4c0a <isAnyScheduleOnWARMSoon()+0x76>
#endif

  const uint_least16_t mm0 = getMinutesSinceMidnightLT() + PREPREWARM_MINS; // Look forward...
  const uint_least16_t mm = (mm0 >= MINS_PER_DAY) ? (mm0 - MINS_PER_DAY) : mm0;

  for(uint8_t which = 0; which < MAX_SIMPLE_SCHEDULES; ++which)
    4c08:	81 e0       	ldi	r24, 0x01	; 1
    if(e < s) { e += MINS_PER_DAY; } // Cope with schedule wrap around midnight.
    if(mm < e) { return(true); }
    }

  return(false);
  }
    4c0a:	df 91       	pop	r29
    4c0c:	cf 91       	pop	r28
    4c0e:	1f 91       	pop	r17
    4c10:	0f 91       	pop	r16
    4c12:	08 95       	ret

00004c14 <isAnyScheduleOnWARMNow()>:
// True iff any schedule is currently 'on'/'WARM' even when schedules overlap.
// May be relatively slow/expensive.
// Can be used to suppress all 'off' activity except for the final one.
// Can be used to suppress set-backs during on times.
// In unit-test override mode is true for now, false for soon/off.
bool isAnyScheduleOnWARMNow()
    4c14:	0f 93       	push	r16
    4c16:	1f 93       	push	r17
    4c18:	cf 93       	push	r28
    4c1a:	df 93       	push	r29
    case _soUT_soon: return(false);
    case _soUT_now: return(true);
    }
#endif

  const uint_least16_t mm = getMinutesSinceMidnightLT();
    4c1c:	0e 94 65 24 	call	0x48ca	; 0x48ca <getMinutesSinceMidnightLT()>
    4c20:	8c 01       	movw	r16, r24

  for(uint8_t which = 0; which < MAX_SIMPLE_SCHEDULES; ++which)
    {
    const uint_least16_t s = getSimpleScheduleOn(which);
    4c22:	80 e0       	ldi	r24, 0x00	; 0
    4c24:	0e 94 5f 25 	call	0x4abe	; 0x4abe <getSimpleScheduleOn(unsigned char)>
    4c28:	ec 01       	movw	r28, r24
    if(mm < s) { continue; } // Also deals with case where this schedule is not set at all (s == ~0);
    4c2a:	08 17       	cp	r16, r24
    4c2c:	19 07       	cpc	r17, r25
    4c2e:	68 f0       	brcs	.+26     	; 0x4c4a <isAnyScheduleOnWARMNow()+0x36>
    uint_least16_t e = getSimpleScheduleOff(which);
    4c30:	80 e0       	ldi	r24, 0x00	; 0
    4c32:	0e 94 a4 25 	call	0x4b48	; 0x4b48 <getSimpleScheduleOff(unsigned char)>
    if(e < s) { e += MINS_PER_DAY; } // Cope with schedule wrap around midnight.
    4c36:	8c 17       	cp	r24, r28
    4c38:	9d 07       	cpc	r25, r29
    4c3a:	20 f0       	brcs	.+8      	; 0x4c44 <isAnyScheduleOnWARMNow()+0x30>
    if(mm < e) { return(true); }
    4c3c:	08 17       	cp	r16, r24
    4c3e:	19 07       	cpc	r17, r25
    4c40:	20 f4       	brcc	.+8      	; 0x4c4a <isAnyScheduleOnWARMNow()+0x36>
    4c42:	17 c0       	rjmp	.+46     	; 0x4c72 <isAnyScheduleOnWARMNow()+0x5e>
  for(uint8_t which = 0; which < MAX_SIMPLE_SCHEDULES; ++which)
    {
    const uint_least16_t s = getSimpleScheduleOn(which);
    if(mm < s) { continue; } // Also deals with case where this schedule is not set at all (s == ~0);
    uint_least16_t e = getSimpleScheduleOff(which);
    if(e < s) { e += MINS_PER_DAY; } // Cope with schedule wrap around midnight.
    4c44:	80 56       	subi	r24, 0x60	; 96
    4c46:	9a 4f       	sbci	r25, 0xFA	; 250
    4c48:	f9 cf       	rjmp	.-14     	; 0x4c3c <isAnyScheduleOnWARMNow()+0x28>

  const uint_least16_t mm = getMinutesSinceMidnightLT();

  for(uint8_t which = 0; which < MAX_SIMPLE_SCHEDULES; ++which)
    {
    const uint_least16_t s = getSimpleScheduleOn(which);
    4c4a:	81 e0       	ldi	r24, 0x01	; 1
    4c4c:	0e 94 5f 25 	call	0x4abe	; 0x4abe <getSimpleScheduleOn(unsigned char)>
    4c50:	ec 01       	movw	r28, r24
    if(mm < s) { continue; } // Also deals with case where this schedule is not set at all (s == ~0);
    4c52:	08 17       	cp	r16, r24
    4c54:	19 07       	cpc	r17, r25
    4c56:	58 f0       	brcs	.+22     	; 0x4c6e <isAnyScheduleOnWARMNow()+0x5a>
    uint_least16_t e = getSimpleScheduleOff(which);
    4c58:	81 e0       	ldi	r24, 0x01	; 1
    4c5a:	0e 94 a4 25 	call	0x4b48	; 0x4b48 <getSimpleScheduleOff(unsigned char)>
    if(e < s) { e += MINS_PER_DAY; } // Cope with schedule wrap around midnight.
    4c5e:	8c 17       	cp	r24, r28
    4c60:	9d 07       	cpc	r25, r29
    4c62:	10 f4       	brcc	.+4      	; 0x4c68 <isAnyScheduleOnWARMNow()+0x54>
    4c64:	80 56       	subi	r24, 0x60	; 96
    4c66:	9a 4f       	sbci	r25, 0xFA	; 250
    if(mm < e) { return(true); }
    4c68:	08 17       	cp	r16, r24
    4c6a:	19 07       	cpc	r17, r25
    4c6c:	10 f0       	brcs	.+4      	; 0x4c72 <isAnyScheduleOnWARMNow()+0x5e>
    4c6e:	80 e0       	ldi	r24, 0x00	; 0
    4c70:	01 c0       	rjmp	.+2      	; 0x4c74 <isAnyScheduleOnWARMNow()+0x60>
    }
#endif

  const uint_least16_t mm = getMinutesSinceMidnightLT();

  for(uint8_t which = 0; which < MAX_SIMPLE_SCHEDULES; ++which)
    4c72:	81 e0       	ldi	r24, 0x01	; 1
    if(e < s) { e += MINS_PER_DAY; } // Cope with schedule wrap around midnight.
    if(mm < e) { return(true); }
    }

  return(false);
  }
    4c74:	df 91       	pop	r29
    4c76:	cf 91       	pop	r28
    4c78:	1f 91       	pop	r17
    4c7a:	0f 91       	pop	r16
    4c7c:	08 95       	ret

00004c7e <getStatsTXLevel()>:
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    4c7e:	f9 99       	sbic	0x1f, 1	; 31
    4c80:	fe cf       	rjmp	.-4      	; 0x4c7e <getStatsTXLevel()>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    4c82:	8c e1       	ldi	r24, 0x1C	; 28
    4c84:	90 e0       	ldi	r25, 0x00	; 0
    4c86:	92 bd       	out	0x22, r25	; 34
    4c88:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    4c8a:	f8 9a       	sbi	0x1f, 0	; 31
    4c8c:	80 b5       	in	r24, 0x20	; 32


// Get the current stats transmission level (for data outbound from this node).
// May not exactly match enumerated levels; use inequalities.
// Not thread-/ISR- safe.
stats_TX_level getStatsTXLevel() { return((stats_TX_level)eeprom_read_byte((uint8_t *)EE_START_STATS_TX_ENABLE)); }
    4c8e:	90 e0       	ldi	r25, 0x00	; 0
    4c90:	08 95       	ret

00004c92 <addEntropyToPool(unsigned char, unsigned char)>:
//   * estBits estimated number of truely securely random bits in range [0,8].
// Not thread-/ISR- safe.
void addEntropyToPool(uint8_t data, uint8_t estBits)
  {
  // TODO: no real entropy pool yet.
  seedRNG8(data, cycleCountCPU(), getSubCycleTime());
    4c92:	66 b5       	in	r22, 0x26	; 38
    4c94:	40 91 b2 00 	lds	r20, 0x00B2
    4c98:	0e 94 2e 21 	call	0x425c	; 0x425c <seedRNG8(unsigned char, unsigned char, unsigned char)>
  }
    4c9c:	08 95       	ret

00004c9e <getSecureRandomByte(bool)>:
// Likely to be slow and may force some peripheral I/O.
// Runtime details are likely to be intimately dependent on hardware implementation.
// Not thread-/ISR- safe.
//  * whiten  if true whiten the output a little more, but little or no extra entropy is added;
//      if false then it is easier to test if the underlying source provides new entropy reliably
uint8_t getSecureRandomByte(const bool whiten)
    4c9e:	ff 92       	push	r15
    4ca0:	0f 93       	push	r16
    4ca2:	1f 93       	push	r17
    4ca4:	df 93       	push	r29
    4ca6:	cf 93       	push	r28
    4ca8:	00 d0       	rcall	.+0      	; 0x4caa <getSecureRandomByte(bool)+0xc>
    4caa:	cd b7       	in	r28, 0x3d	; 61
    4cac:	de b7       	in	r29, 0x3e	; 62
    4cae:	f8 2e       	mov	r15, r24
  {
#ifdef WAKEUP_32768HZ_XTAL
  // Use various real noise sources and whiten with PRNG and other counters.
  // Mix the bits also to help ensure good distribution.
  uint8_t w1 = clockJitterEntropyByte(); // Real noise.
    4cb0:	0e 94 85 1e 	call	0x3d0a	; 0x3d0a <clockJitterEntropyByte()>
  w1 ^= (w1 << 2); // Mix.
  w1 ^= clockJitterWDT();
  w1 ^= (w1 >> 1); // Mix.
  w1 ^= clockJitterWDT();
#endif
  const uint8_t v1 = w1;
    4cb4:	89 83       	std	Y+1, r24	; 0x01
  w1 ^= (w1 << 3); // Mix.
    4cb6:	08 2f       	mov	r16, r24
    4cb8:	00 0f       	add	r16, r16
    4cba:	00 0f       	add	r16, r16
    4cbc:	00 0f       	add	r16, r16
    4cbe:	08 27       	eor	r16, r24
  w1 ^= noisyADCRead(true); // Some more real noise, possibly ~1 bit.
    4cc0:	81 e0       	ldi	r24, 0x01	; 1
    4cc2:	0e 94 a6 1f 	call	0x3f4c	; 0x3f4c <noisyADCRead(bool)>
    4cc6:	08 27       	eor	r16, r24
  w1 ^= (w1 << 4); // Mix.
    4cc8:	10 2f       	mov	r17, r16
    4cca:	12 95       	swap	r17
    4ccc:	10 7f       	andi	r17, 0xF0	; 240
    4cce:	10 27       	eor	r17, r16
  const uint8_t v2 = w1;
    4cd0:	1a 83       	std	Y+2, r17	; 0x02
  w1 ^= clockJitterWDT(); // Possibly ~1 bit more of entropy.
    4cd2:	0e 94 6a 1e 	call	0x3cd4	; 0x3cd4 <clockJitterWDT()>
    4cd6:	18 27       	eor	r17, r24
  w1 ^= (w1 >> 4); // Mix.
    4cd8:	01 2f       	mov	r16, r17
    4cda:	02 95       	swap	r16
    4cdc:	0f 70       	andi	r16, 0x0F	; 15
    4cde:	01 27       	eor	r16, r17
  if(whiten)
    4ce0:	ff 20       	and	r15, r15
    4ce2:	f1 f0       	breq	.+60     	; 0x4d20 <getSecureRandomByte(bool)+0x82>
    {
    w1 ^= randRNG8(); // Whiten.
    4ce4:	0e 94 49 21 	call	0x4292	; 0x4292 <randRNG8()>
    4ce8:	80 27       	eor	r24, r16
    w1 ^= (w1 << 3); // Mix.
    4cea:	08 2f       	mov	r16, r24
    4cec:	00 0f       	add	r16, r16
    4cee:	00 0f       	add	r16, r16
    4cf0:	00 0f       	add	r16, r16
    4cf2:	08 27       	eor	r16, r24
    w1 ^= _crc_ibutton_update(cycleCountCPU() ^ (uint8_t)(intptr_t)&v1, ++count8 - (uint8_t)(intptr_t)&v2); // Whiten.
    4cf4:	26 b5       	in	r18, 0x26	; 38
    4cf6:	30 91 9a 03 	lds	r19, 0x039A
    4cfa:	3f 5f       	subi	r19, 0xFF	; 255
    4cfc:	30 93 9a 03 	sts	0x039A, r19
    4d00:	ce 01       	movw	r24, r28
    4d02:	01 96       	adiw	r24, 0x01	; 1
    4d04:	28 27       	eor	r18, r24
    4d06:	ce 01       	movw	r24, r28
    4d08:	02 96       	adiw	r24, 0x02	; 2
    4d0a:	38 1b       	sub	r19, r24
    4d0c:	23 27       	eor	r18, r19
    4d0e:	88 e0       	ldi	r24, 0x08	; 8
    4d10:	9c e8       	ldi	r25, 0x8C	; 140
    4d12:	20 fb       	bst	r18, 0
    4d14:	26 95       	lsr	r18
    4d16:	0e f4       	brtc	.+2      	; 0x4d1a <getSecureRandomByte(bool)+0x7c>
    4d18:	29 27       	eor	r18, r25
    4d1a:	8a 95       	dec	r24
    4d1c:	d1 f7       	brne	.-12     	; 0x4d12 <getSecureRandomByte(bool)+0x74>
    4d1e:	02 27       	eor	r16, r18
    4d20:	89 81       	ldd	r24, Y+1	; 0x01
    4d22:	9a 81       	ldd	r25, Y+2	; 0x02
    4d24:	89 27       	eor	r24, r25
    4d26:	98 e0       	ldi	r25, 0x08	; 8
    4d28:	2c e8       	ldi	r18, 0x8C	; 140
    4d2a:	80 fb       	bst	r24, 0
    4d2c:	86 95       	lsr	r24
    4d2e:	0e f4       	brtc	.+2      	; 0x4d32 <getSecureRandomByte(bool)+0x94>
    4d30:	82 27       	eor	r24, r18
    4d32:	9a 95       	dec	r25
    4d34:	d1 f7       	brne	.-12     	; 0x4d2a <getSecureRandomByte(bool)+0x8c>
    }
  w1 ^= _crc_ibutton_update(v1, v2); // Complex hash.
  return(w1);
  }
    4d36:	80 27       	eor	r24, r16
    4d38:	0f 90       	pop	r0
    4d3a:	0f 90       	pop	r0
    4d3c:	cf 91       	pop	r28
    4d3e:	df 91       	pop	r29
    4d40:	1f 91       	pop	r17
    4d42:	0f 91       	pop	r16
    4d44:	ff 90       	pop	r15
    4d46:	08 95       	ret

00004d48 <serialPrintAndFlush(unsigned int, int)>:
  if(neededWaking) { powerDownSerial(); }
  }

// Write a single (Flash-resident) number to serial and wait for transmission to complete.
// This enables the serial if required and shuts it down afterwards if it wasn't enabled.
void serialPrintAndFlush(const unsigned u, const int fmt)
    4d48:	df 92       	push	r13
    4d4a:	ef 92       	push	r14
    4d4c:	ff 92       	push	r15
    4d4e:	0f 93       	push	r16
    4d50:	1f 93       	push	r17
    4d52:	8c 01       	movw	r16, r24
    4d54:	7b 01       	movw	r14, r22
  {
  const bool neededWaking = powerUpSerialIfDisabled();
    4d56:	0e 94 a9 20 	call	0x4152	; 0x4152 <powerUpSerialIfDisabled()>
    4d5a:	d8 2e       	mov	r13, r24
  // Send the character.
  Serial.print(u, fmt);
    4d5c:	8b e3       	ldi	r24, 0x3B	; 59
    4d5e:	95 e0       	ldi	r25, 0x05	; 5
    4d60:	b8 01       	movw	r22, r16
    4d62:	a7 01       	movw	r20, r14
    4d64:	0e 94 c0 3b 	call	0x7780	; 0x7780 <Print::print(unsigned int, int)>
  // Ensure that all text is sent before this routine returns, in case any sleep/powerdown follows that kills the UART.
  _flush();
    4d68:	0e 94 94 20 	call	0x4128	; 0x4128 <flushSerialSCTSensitive()>
  if(neededWaking) { powerDownSerial(); }
    4d6c:	dd 20       	and	r13, r13
    4d6e:	11 f0       	breq	.+4      	; 0x4d74 <serialPrintAndFlush(unsigned int, int)+0x2c>
    4d70:	0e 94 5e 20 	call	0x40bc	; 0x40bc <powerDownSerial()>
  }
    4d74:	1f 91       	pop	r17
    4d76:	0f 91       	pop	r16
    4d78:	ff 90       	pop	r15
    4d7a:	ef 90       	pop	r14
    4d7c:	df 90       	pop	r13
    4d7e:	08 95       	ret

00004d80 <serialPrintAndFlush(char)>:
  if(neededWaking) { powerDownSerial(); }
  }

// Write a single (Flash-resident) character to serial and wait for transmission to complete.
// This enables the serial if required and shuts it down afterwards if it wasn't enabled.
void serialPrintAndFlush(const char c)
    4d80:	0f 93       	push	r16
    4d82:	1f 93       	push	r17
    4d84:	18 2f       	mov	r17, r24
  {
  const bool neededWaking = powerUpSerialIfDisabled();
    4d86:	0e 94 a9 20 	call	0x4152	; 0x4152 <powerUpSerialIfDisabled()>
    4d8a:	08 2f       	mov	r16, r24
  // Send the character.
  Serial.print(c);
    4d8c:	8b e3       	ldi	r24, 0x3B	; 59
    4d8e:	95 e0       	ldi	r25, 0x05	; 5
    4d90:	61 2f       	mov	r22, r17
    4d92:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
  // Ensure that all text is sent before this routine returns, in case any sleep/powerdown follows that kills the UART.
  _flush();
    4d96:	0e 94 94 20 	call	0x4128	; 0x4128 <flushSerialSCTSensitive()>
  if(neededWaking) { powerDownSerial(); }
    4d9a:	00 23       	and	r16, r16
    4d9c:	11 f0       	breq	.+4      	; 0x4da2 <serialPrintAndFlush(char)+0x22>
    4d9e:	0e 94 5e 20 	call	0x40bc	; 0x40bc <powerDownSerial()>
  }
    4da2:	1f 91       	pop	r17
    4da4:	0f 91       	pop	r16
    4da6:	08 95       	ret

00004da8 <serialPrintlnAndFlush()>:
  if(neededWaking) { powerDownSerial(); }
  }

// Write line-end to serial and wait for transmission to complete.
// This enables the serial if required and shuts it down afterwards if it wasn't enabled.
void serialPrintlnAndFlush()
    4da8:	1f 93       	push	r17
  {
  const bool neededWaking = powerUpSerialIfDisabled();
    4daa:	0e 94 a9 20 	call	0x4152	; 0x4152 <powerUpSerialIfDisabled()>
    4dae:	18 2f       	mov	r17, r24
  // Send the text.
  Serial.println();
    4db0:	8b e3       	ldi	r24, 0x3B	; 59
    4db2:	95 e0       	ldi	r25, 0x05	; 5
    4db4:	0e 94 fd 3a 	call	0x75fa	; 0x75fa <Print::println()>
  // Ensure that all text is sent before this routine returns, in case any sleep/powerdown follows that kills the UART.
  _flush();
    4db8:	0e 94 94 20 	call	0x4128	; 0x4128 <flushSerialSCTSensitive()>
  if(neededWaking) { powerDownSerial(); }
    4dbc:	11 23       	and	r17, r17
    4dbe:	11 f0       	breq	.+4      	; 0x4dc4 <serialPrintlnAndFlush()+0x1c>
    4dc0:	0e 94 5e 20 	call	0x40bc	; 0x40bc <powerDownSerial()>
  }
    4dc4:	1f 91       	pop	r17
    4dc6:	08 95       	ret

00004dc8 <serialPrintAndFlush(int, int)>:
  if(neededWaking) { powerDownSerial(); }
  }

// Write a single (Flash-resident) number to serial and wait for transmission to complete.
// This enables the serial if required and shuts it down afterwards if it wasn't enabled.
void serialPrintAndFlush(const int i, const int fmt)
    4dc8:	df 92       	push	r13
    4dca:	ef 92       	push	r14
    4dcc:	ff 92       	push	r15
    4dce:	0f 93       	push	r16
    4dd0:	1f 93       	push	r17
    4dd2:	8c 01       	movw	r16, r24
    4dd4:	7b 01       	movw	r14, r22
  {
  const bool neededWaking = powerUpSerialIfDisabled();
    4dd6:	0e 94 a9 20 	call	0x4152	; 0x4152 <powerUpSerialIfDisabled()>
    4dda:	d8 2e       	mov	r13, r24
  // Send the character.
  Serial.print(i, fmt);
    4ddc:	8b e3       	ldi	r24, 0x3B	; 59
    4dde:	95 e0       	ldi	r25, 0x05	; 5
    4de0:	b8 01       	movw	r22, r16
    4de2:	a7 01       	movw	r20, r14
    4de4:	0e 94 23 3c 	call	0x7846	; 0x7846 <Print::print(int, int)>
  // Ensure that all text is sent before this routine returns, in case any sleep/powerdown follows that kills the UART.
  _flush();
    4de8:	0e 94 94 20 	call	0x4128	; 0x4128 <flushSerialSCTSensitive()>
  if(neededWaking) { powerDownSerial(); }
    4dec:	dd 20       	and	r13, r13
    4dee:	11 f0       	breq	.+4      	; 0x4df4 <serialPrintAndFlush(int, int)+0x2c>
    4df0:	0e 94 5e 20 	call	0x40bc	; 0x40bc <powerDownSerial()>
  }
    4df4:	1f 91       	pop	r17
    4df6:	0f 91       	pop	r16
    4df8:	ff 90       	pop	r15
    4dfa:	ef 90       	pop	r14
    4dfc:	df 90       	pop	r13
    4dfe:	08 95       	ret

00004e00 <serialPrintAndFlush(char const*)>:
  if(neededWaking) { powerDownSerial(); }
  }

// Write a single (read-only) string to serial and wait for transmission to complete.
// This enables the serial if required and shuts it down afterwards if it wasn't enabled.
void serialPrintAndFlush(const char * const text)
    4e00:	ff 92       	push	r15
    4e02:	0f 93       	push	r16
    4e04:	1f 93       	push	r17
    4e06:	8c 01       	movw	r16, r24
  {
  const bool neededWaking = powerUpSerialIfDisabled();
    4e08:	0e 94 a9 20 	call	0x4152	; 0x4152 <powerUpSerialIfDisabled()>
    4e0c:	f8 2e       	mov	r15, r24
  // Send the text.
  Serial.print(text);
    4e0e:	8b e3       	ldi	r24, 0x3B	; 59
    4e10:	95 e0       	ldi	r25, 0x05	; 5
    4e12:	b8 01       	movw	r22, r16
    4e14:	0e 94 36 3c 	call	0x786c	; 0x786c <Print::print(char const*)>
  // Ensure that all text is sent before this routine returns, in case any sleep/powerdown follows that kills the UART.
  _flush();
    4e18:	0e 94 94 20 	call	0x4128	; 0x4128 <flushSerialSCTSensitive()>
  if(neededWaking) { powerDownSerial(); }
    4e1c:	ff 20       	and	r15, r15
    4e1e:	11 f0       	breq	.+4      	; 0x4e24 <serialPrintAndFlush(char const*)+0x24>
    4e20:	0e 94 5e 20 	call	0x40bc	; 0x40bc <powerDownSerial()>
  }
    4e24:	1f 91       	pop	r17
    4e26:	0f 91       	pop	r16
    4e28:	ff 90       	pop	r15
    4e2a:	08 95       	ret

00004e2c <serialPrintAndFlush(__FlashStringHelper const*)>:
  if(neededWaking) { powerDownSerial(); }
  }

// Write a single (Flash-resident) string to serial and wait for transmission to complete.
// This enables the serial if required and shuts it down afterwards if it wasn't enabled.
void serialPrintAndFlush(__FlashStringHelper const * const text)
    4e2c:	ff 92       	push	r15
    4e2e:	0f 93       	push	r16
    4e30:	1f 93       	push	r17
    4e32:	8c 01       	movw	r16, r24
  {
  const bool neededWaking = powerUpSerialIfDisabled();
    4e34:	0e 94 a9 20 	call	0x4152	; 0x4152 <powerUpSerialIfDisabled()>
    4e38:	f8 2e       	mov	r15, r24
  // Send the text.
  Serial.print(text);
    4e3a:	8b e3       	ldi	r24, 0x3B	; 59
    4e3c:	95 e0       	ldi	r25, 0x05	; 5
    4e3e:	b8 01       	movw	r22, r16
    4e40:	0e 94 d2 3a 	call	0x75a4	; 0x75a4 <Print::print(__FlashStringHelper const*)>
  // Ensure that all text is sent before this routine returns, in case any sleep/powerdown follows that kills the UART.
  _flush();
    4e44:	0e 94 94 20 	call	0x4128	; 0x4128 <flushSerialSCTSensitive()>
  if(neededWaking) { powerDownSerial(); }
    4e48:	ff 20       	and	r15, r15
    4e4a:	11 f0       	breq	.+4      	; 0x4e50 <serialPrintAndFlush(__FlashStringHelper const*)+0x24>
    4e4c:	0e 94 5e 20 	call	0x40bc	; 0x40bc <powerDownSerial()>
  }
    4e50:	1f 91       	pop	r17
    4e52:	0f 91       	pop	r16
    4e54:	ff 90       	pop	r15
    4e56:	08 95       	ret

00004e58 <serialPrintlnAndFlush(__FlashStringHelper const*)>:
// Flush to use for all serialPrintXXX() and DEBUG_PRINTXXX routines.
#define _flush() flushSerialSCTSensitive()

// Write a single (Flash-resident) string to serial followed by line-end and wait for transmission to complete.
// This enables the serial if required and shuts it down afterwards if it wasn't enabled.
void serialPrintlnAndFlush(__FlashStringHelper const * const line)
    4e58:	ff 92       	push	r15
    4e5a:	0f 93       	push	r16
    4e5c:	1f 93       	push	r17
    4e5e:	8c 01       	movw	r16, r24
  {
  const bool neededWaking = powerUpSerialIfDisabled();
    4e60:	0e 94 a9 20 	call	0x4152	; 0x4152 <powerUpSerialIfDisabled()>
    4e64:	f8 2e       	mov	r15, r24
  // Send the line of text followed by line end.
  Serial.println(line);
    4e66:	8b e3       	ldi	r24, 0x3B	; 59
    4e68:	95 e0       	ldi	r25, 0x05	; 5
    4e6a:	b8 01       	movw	r22, r16
    4e6c:	0e 94 1d 3b 	call	0x763a	; 0x763a <Print::println(__FlashStringHelper const*)>
  // Ensure that all text is sent before this routine returns, in case any sleep/powerdown follows that kills the UART.
  _flush();
    4e70:	0e 94 94 20 	call	0x4128	; 0x4128 <flushSerialSCTSensitive()>
  if(neededWaking) { powerDownSerial(); }
    4e74:	ff 20       	and	r15, r15
    4e76:	11 f0       	breq	.+4      	; 0x4e7c <serialPrintlnAndFlush(__FlashStringHelper const*)+0x24>
    4e78:	0e 94 5e 20 	call	0x40bc	; 0x40bc <powerDownSerial()>
  }
    4e7c:	1f 91       	pop	r17
    4e7e:	0f 91       	pop	r16
    4e80:	ff 90       	pop	r15
    4e82:	08 95       	ret

00004e84 <resetCLIActiveTimer()>:
#define CLI_DEFAULT_TIMEOUT_M 2
static volatile uint8_t CLITimeoutM = CLI_DEFAULT_TIMEOUT_M;

// Reset CLI active timer to the full whack before it goes inactive again (ie makes CLI active for a while).
// Thread-safe.
void resetCLIActiveTimer() { CLITimeoutM = CLI_DEFAULT_TIMEOUT_M; }
    4e84:	82 e0       	ldi	r24, 0x02	; 2
    4e86:	80 93 37 01 	sts	0x0137, r24
    4e8a:	08 95       	ret

00004e8c <isCLIActive()>:

// Returns true if the CLI is active, at least intermittently.
// Thread-safe.
bool isCLIActive() { return(0 != CLITimeoutM); }
    4e8c:	80 91 37 01 	lds	r24, 0x0137
    4e90:	81 11       	cpse	r24, r1
    4e92:	81 e0       	ldi	r24, 0x01	; 1
    4e94:	08 95       	ret

00004e96 <markUIControlUsed()>:
// Record local manual operation of a local physical UI control, eg not remote or via CLI.
// To be thread-safe, everything that this touches or calls must be.
// Thread-safe.
void markUIControlUsed()
  {
  statusChange = true; // Note user interaction with the system.
    4e96:	81 e0       	ldi	r24, 0x01	; 1
    4e98:	80 93 dc 03 	sts	0x03DC, r24
  uiTimeoutM = UI_DEFAULT_RECENT_USE_TIMEOUT_M; // Ensure that UI controls are kept 'warm' for a little while.
    4e9c:	8f e1       	ldi	r24, 0x1F	; 31
    4e9e:	80 93 da 03 	sts	0x03DA, r24
#define CLI_DEFAULT_TIMEOUT_M 2
static volatile uint8_t CLITimeoutM = CLI_DEFAULT_TIMEOUT_M;

// Reset CLI active timer to the full whack before it goes inactive again (ie makes CLI active for a while).
// Thread-safe.
void resetCLIActiveTimer() { CLITimeoutM = CLI_DEFAULT_TIMEOUT_M; }
    4ea2:	92 e0       	ldi	r25, 0x02	; 2
    4ea4:	90 93 37 01 	sts	0x0137, r25
    // Do not call based on internal/synthetic events.
    // Such evidence may include operation of buttons (etc) on the unit or PIR.
    // Do not call from (for example) 'on' schedule change.
    // Makes occupation immediately visible.
    // Thread-safe and ISR-safe.
    void markAsOccupied() { value = 100; occupationCountdownM = OCCUPATION_TIMEOUT_M; activityCountdownM = 2; }
    4ea8:	84 e6       	ldi	r24, 0x64	; 100
    4eaa:	80 93 2a 02 	sts	0x022A, r24
    4eae:	82 e3       	ldi	r24, 0x32	; 50
    4eb0:	80 93 2b 02 	sts	0x022B, r24
    4eb4:	90 93 2c 02 	sts	0x022C, r25
  uiTimeoutM = UI_DEFAULT_RECENT_USE_TIMEOUT_M; // Ensure that UI controls are kept 'warm' for a little while.
  // Make CLI active for a while (at some slight possibly-significant energy cost).
  resetCLIActiveTimer(); // Thread-safe.
  // User operation of controls locally is strong indication of presence.
  Occupancy.markAsOccupied(); // Thread-safe.
  }
    4eb8:	08 95       	ret

00004eba <veryRecentUIControlUse()>:

// True if a manual UI control has been very recently (seconds to minutes ago) operated.
// The user may still be interacting with the control and the UI etc should probably be extra responsive.
// Thread-safe.
bool veryRecentUIControlUse() { return(uiTimeoutM >= (UI_DEFAULT_RECENT_USE_TIMEOUT_M - UI_DEFAULT_VERY_RECENT_USE_TIMEOUT_M)); }
    4eba:	80 91 da 03 	lds	r24, 0x03DA
    4ebe:	90 e0       	ldi	r25, 0x00	; 0
    4ec0:	8d 31       	cpi	r24, 0x1D	; 29
    4ec2:	08 f0       	brcs	.+2      	; 0x4ec6 <veryRecentUIControlUse()+0xc>
    4ec4:	91 e0       	ldi	r25, 0x01	; 1
    4ec6:	89 2f       	mov	r24, r25
    4ec8:	08 95       	ret

00004eca <recentUIControlUse()>:

// True if a manual UI control has been recently (tens of minutes ago) operated.
// If true then local manual settings should 'win' in any conflict with programmed or remote ones.
// For example, remote requests to override settings may be ignored while this is true.
// Thread-safe....
bool recentUIControlUse() { return(0 != uiTimeoutM); }
    4eca:	80 91 da 03 	lds	r24, 0x03DA
    4ece:	81 11       	cpse	r24, r1
    4ed0:	81 e0       	ldi	r24, 0x01	; 1
    4ed2:	08 95       	ret

00004ed4 <Serial_print_space()>:
    }
  }


// Prints a single space to Serial (which must be up and running).
static void Serial_print_space() { Serial.print(' '); }
    4ed4:	8b e3       	ldi	r24, 0x3B	; 59
    4ed6:	95 e0       	ldi	r25, 0x05	; 5
    4ed8:	60 e2       	ldi	r22, 0x20	; 32
    4eda:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
    4ede:	08 95       	ret

00004ee0 <InvalidIgnored()>:
  Serial.println();
  }

// Prints warning to serial (that must be up and running) that invalid (CLI) input has been ignored.
// Probably should not be inlined, to avoid creating duplicate strings in Flash.
static void InvalidIgnored() { Serial.println(F("Invalid, ignored.")); }
    4ee0:	8b e3       	ldi	r24, 0x3B	; 59
    4ee2:	95 e0       	ldi	r25, 0x05	; 5
    4ee4:	6d e9       	ldi	r22, 0x9D	; 157
    4ee6:	73 e0       	ldi	r23, 0x03	; 3
    4ee8:	0e 94 1d 3b 	call	0x763a	; 0x763a <Print::println(__FlashStringHelper const*)>
    4eec:	08 95       	ret

00004eee <printCLILine(unsigned char, char, __FlashStringHelper const*)>:
  for(int8_t padding = SYNTAX_COL_WIDTH - strlen_P((const char *)syntax); --padding >= 0; ) { Serial_print_space(); }
  Serial.println(description);
  }
// Efficiently print a single line given a single-char syntax element and the description, both non-null.
// NOTE: will skip the description if getting close to the end of the time deadline to avoid overrun.
static void printCLILine(const uint8_t deadline, const char syntax, __FlashStringHelper const *description)
    4eee:	1f 93       	push	r17
    4ef0:	cf 93       	push	r28
    4ef2:	df 93       	push	r29
    4ef4:	18 2f       	mov	r17, r24
    4ef6:	ea 01       	movw	r28, r20
  {
  Serial.print(syntax);
    4ef8:	8b e3       	ldi	r24, 0x3B	; 59
    4efa:	95 e0       	ldi	r25, 0x05	; 5
    4efc:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
  flushSerialProductive(); // Ensure all pending output is flushed before sampling current position in minor cycle.
    4f00:	0e 94 88 20 	call	0x4110	; 0x4110 <flushSerialProductive()>
  if(getSubCycleTime() >= deadline) { Serial.println(); return; }
    4f04:	80 91 b2 00 	lds	r24, 0x00B2
    4f08:	81 17       	cp	r24, r17
    4f0a:	10 f4       	brcc	.+4      	; 0x4f10 <printCLILine(unsigned char, char, __FlashStringHelper const*)+0x22>
    4f0c:	19 e0       	ldi	r17, 0x09	; 9
    4f0e:	07 c0       	rjmp	.+14     	; 0x4f1e <printCLILine(unsigned char, char, __FlashStringHelper const*)+0x30>
    4f10:	8b e3       	ldi	r24, 0x3B	; 59
    4f12:	95 e0       	ldi	r25, 0x05	; 5
    4f14:	0e 94 fd 3a 	call	0x75fa	; 0x75fa <Print::println()>
    4f18:	09 c0       	rjmp	.+18     	; 0x4f2c <printCLILine(unsigned char, char, __FlashStringHelper const*)+0x3e>
  for(int8_t padding = SYNTAX_COL_WIDTH - 1; --padding >= 0; ) { Serial_print_space(); }
    4f1a:	0e 94 6a 27 	call	0x4ed4	; 0x4ed4 <Serial_print_space()>
    4f1e:	11 50       	subi	r17, 0x01	; 1
    4f20:	e0 f7       	brcc	.-8      	; 0x4f1a <printCLILine(unsigned char, char, __FlashStringHelper const*)+0x2c>
  Serial.println(description);
    4f22:	8b e3       	ldi	r24, 0x3B	; 59
    4f24:	95 e0       	ldi	r25, 0x05	; 5
    4f26:	be 01       	movw	r22, r28
    4f28:	0e 94 1d 3b 	call	0x763a	; 0x763a <Print::println(__FlashStringHelper const*)>
  }
    4f2c:	df 91       	pop	r29
    4f2e:	cf 91       	pop	r28
    4f30:	1f 91       	pop	r17
    4f32:	08 95       	ret

00004f34 <printCLILine(unsigned char, __FlashStringHelper const*, __FlashStringHelper const*)>:
#define CLI_PRINT_OH_SCT ((uint8_t)(GSCT_MAX/4))
// Deadline in minor cycle by which to stop printing description.
#define STOP_PRINTING_DESCRIPTION_AT ((uint8_t)(GSCT_MAX-CLI_PRINT_OH_SCT))
// Efficiently print a single line given the syntax element and the description, both non-null.
// NOTE: will skip the description if getting close to the end of the time deadline, in order to avoid overrun.
static void printCLILine(const uint8_t deadline, __FlashStringHelper const *syntax, __FlashStringHelper const *description)
    4f34:	ef 92       	push	r14
    4f36:	ff 92       	push	r15
    4f38:	1f 93       	push	r17
    4f3a:	cf 93       	push	r28
    4f3c:	df 93       	push	r29
    4f3e:	18 2f       	mov	r17, r24
    4f40:	eb 01       	movw	r28, r22
    4f42:	7a 01       	movw	r14, r20
  {
  Serial.print(syntax);
    4f44:	8b e3       	ldi	r24, 0x3B	; 59
    4f46:	95 e0       	ldi	r25, 0x05	; 5
    4f48:	0e 94 d2 3a 	call	0x75a4	; 0x75a4 <Print::print(__FlashStringHelper const*)>
  flushSerialProductive(); // Ensure all pending output is flushed before sampling current position in minor cycle.
    4f4c:	0e 94 88 20 	call	0x4110	; 0x4110 <flushSerialProductive()>
  if(getSubCycleTime() >= deadline) { Serial.println(); return; }
    4f50:	80 91 b2 00 	lds	r24, 0x00B2
    4f54:	81 17       	cp	r24, r17
    4f56:	28 f0       	brcs	.+10     	; 0x4f62 <printCLILine(unsigned char, __FlashStringHelper const*, __FlashStringHelper const*)+0x2e>
    4f58:	8b e3       	ldi	r24, 0x3B	; 59
    4f5a:	95 e0       	ldi	r25, 0x05	; 5
    4f5c:	0e 94 fd 3a 	call	0x75fa	; 0x75fa <Print::println()>
    4f60:	10 c0       	rjmp	.+32     	; 0x4f82 <printCLILine(unsigned char, __FlashStringHelper const*, __FlashStringHelper const*)+0x4e>
  for(int8_t padding = SYNTAX_COL_WIDTH - strlen_P((const char *)syntax); --padding >= 0; ) { Serial_print_space(); }
    4f62:	ce 01       	movw	r24, r28
    4f64:	0e 94 d7 02 	call	0x5ae	; 0x5ae <strlen_P>
    4f68:	1a e0       	ldi	r17, 0x0A	; 10
    4f6a:	18 1b       	sub	r17, r24
    4f6c:	02 c0       	rjmp	.+4      	; 0x4f72 <printCLILine(unsigned char, __FlashStringHelper const*, __FlashStringHelper const*)+0x3e>
    4f6e:	0e 94 6a 27 	call	0x4ed4	; 0x4ed4 <Serial_print_space()>
    4f72:	11 50       	subi	r17, 0x01	; 1
    4f74:	17 ff       	sbrs	r17, 7
    4f76:	fb cf       	rjmp	.-10     	; 0x4f6e <printCLILine(unsigned char, __FlashStringHelper const*, __FlashStringHelper const*)+0x3a>
  Serial.println(description);
    4f78:	8b e3       	ldi	r24, 0x3B	; 59
    4f7a:	95 e0       	ldi	r25, 0x05	; 5
    4f7c:	b7 01       	movw	r22, r14
    4f7e:	0e 94 1d 3b 	call	0x763a	; 0x763a <Print::println(__FlashStringHelper const*)>
  }
    4f82:	df 91       	pop	r29
    4f84:	cf 91       	pop	r28
    4f86:	1f 91       	pop	r17
    4f88:	ff 90       	pop	r15
    4f8a:	ef 90       	pop	r14
    4f8c:	08 95       	ret

00004f8e <dumpCLIUsage(unsigned char)>:
  Serial.println(description);
  }

// Dump some brief CLI usage instructions to serial TX, which must be up and running.
// If this gets too big there is a risk of overrunning and missing the next tick...
static void dumpCLIUsage(const uint8_t stopBy)
    4f8e:	1f 93       	push	r17
    4f90:	df 93       	push	r29
    4f92:	cf 93       	push	r28
    4f94:	00 d0       	rcall	.+0      	; 0x4f96 <dumpCLIUsage(unsigned char)+0x8>
    4f96:	00 d0       	rcall	.+0      	; 0x4f98 <dumpCLIUsage(unsigned char)+0xa>
    4f98:	cd b7       	in	r28, 0x3d	; 61
    4f9a:	de b7       	in	r29, 0x3e	; 62
    4f9c:	8c 83       	std	Y+4, r24	; 0x04
  {
  const uint8_t deadline = fnmin((uint8_t)(stopBy - fnmin(stopBy,CLI_PRINT_OH_SCT)), STOP_PRINTING_DESCRIPTION_AT);
    4f9e:	98 2f       	mov	r25, r24
    4fa0:	8f e3       	ldi	r24, 0x3F	; 63
    4fa2:	89 83       	std	Y+1, r24	; 0x01
    4fa4:	89 2f       	mov	r24, r25
    4fa6:	90 34       	cpi	r25, 0x40	; 64
    4fa8:	08 f0       	brcs	.+2      	; 0x4fac <dumpCLIUsage(unsigned char)+0x1e>
    4faa:	8f e3       	ldi	r24, 0x3F	; 63
    4fac:	98 1b       	sub	r25, r24
    4fae:	9a 83       	std	Y+2, r25	; 0x02
    4fb0:	80 ec       	ldi	r24, 0xC0	; 192
    4fb2:	8b 83       	std	Y+3, r24	; 0x03
    4fb4:	19 2f       	mov	r17, r25
    4fb6:	91 3c       	cpi	r25, 0xC1	; 193
    4fb8:	08 f0       	brcs	.+2      	; 0x4fbc <dumpCLIUsage(unsigned char)+0x2e>
    4fba:	10 ec       	ldi	r17, 0xC0	; 192
  Serial.println();
    4fbc:	8b e3       	ldi	r24, 0x3B	; 59
    4fbe:	95 e0       	ldi	r25, 0x05	; 5
    4fc0:	0e 94 fd 3a 	call	0x75fa	; 0x75fa <Print::println()>
  //Serial.println(F("CLI usage:"));
  printCLILine(deadline, '?', F("this help"));
    4fc4:	81 2f       	mov	r24, r17
    4fc6:	6f e3       	ldi	r22, 0x3F	; 63
    4fc8:	43 e9       	ldi	r20, 0x93	; 147
    4fca:	53 e0       	ldi	r21, 0x03	; 3
    4fcc:	0e 94 77 27 	call	0x4eee	; 0x4eee <printCLILine(unsigned char, char, __FlashStringHelper const*)>
#if defined(ENABLE_BOILER_HUB) || defined(ALLOW_STATS_RX)
  printCLILine(deadline, F("C M"), F("Central hub >=M mins on, 0 off"));
    4fd0:	81 2f       	mov	r24, r17
    4fd2:	6f e8       	ldi	r22, 0x8F	; 143
    4fd4:	73 e0       	ldi	r23, 0x03	; 3
    4fd6:	40 e7       	ldi	r20, 0x70	; 112
    4fd8:	53 e0       	ldi	r21, 0x03	; 3
    4fda:	0e 94 9a 27 	call	0x4f34	; 0x4f34 <printCLILine(unsigned char, __FlashStringHelper const*, __FlashStringHelper const*)>
#endif
  printCLILine(deadline, F("D N"), F("Dump stats set N"));
    4fde:	81 2f       	mov	r24, r17
    4fe0:	6c e6       	ldi	r22, 0x6C	; 108
    4fe2:	73 e0       	ldi	r23, 0x03	; 3
    4fe4:	4b e5       	ldi	r20, 0x5B	; 91
    4fe6:	53 e0       	ldi	r21, 0x03	; 3
    4fe8:	0e 94 9a 27 	call	0x4f34	; 0x4f34 <printCLILine(unsigned char, __FlashStringHelper const*, __FlashStringHelper const*)>
  printCLILine(deadline, 'E', F("Exit CLI"));
    4fec:	81 2f       	mov	r24, r17
    4fee:	65 e4       	ldi	r22, 0x45	; 69
    4ff0:	42 e5       	ldi	r20, 0x52	; 82
    4ff2:	53 e0       	ldi	r21, 0x03	; 3
    4ff4:	0e 94 77 27 	call	0x4eee	; 0x4eee <printCLILine(unsigned char, char, __FlashStringHelper const*)>
  printCLILine(deadline, 'F', F("Frost"));
    4ff8:	81 2f       	mov	r24, r17
    4ffa:	66 e4       	ldi	r22, 0x46	; 70
    4ffc:	4c e4       	ldi	r20, 0x4C	; 76
    4ffe:	53 e0       	ldi	r21, 0x03	; 3
    5000:	0e 94 77 27 	call	0x4eee	; 0x4eee <printCLILine(unsigned char, char, __FlashStringHelper const*)>
#if defined(SETTABLE_TARGET_TEMPERATURES) && !defined(TEMP_POT_AVAILABLE)
  printCLILine(deadline, F("F CC"), F("set Frost/setback temp CC"));
#endif
#if defined(USE_MODULE_FHT8VSIMPLE) && defined(LOCAL_TRV)
  printCLILine(deadline, F("H H1 H2"), F("set FHT8V House codes 1&2"));
    5004:	81 2f       	mov	r24, r17
    5006:	64 e4       	ldi	r22, 0x44	; 68
    5008:	73 e0       	ldi	r23, 0x03	; 3
    500a:	4a e2       	ldi	r20, 0x2A	; 42
    500c:	53 e0       	ldi	r21, 0x03	; 3
    500e:	0e 94 9a 27 	call	0x4f34	; 0x4f34 <printCLILine(unsigned char, __FlashStringHelper const*, __FlashStringHelper const*)>
  printCLILine(deadline, 'H', F("clear House codes"));
    5012:	81 2f       	mov	r24, r17
    5014:	68 e4       	ldi	r22, 0x48	; 72
    5016:	48 e1       	ldi	r20, 0x18	; 24
    5018:	53 e0       	ldi	r21, 0x03	; 3
    501a:	0e 94 77 27 	call	0x4eee	; 0x4eee <printCLILine(unsigned char, char, __FlashStringHelper const*)>
#endif
  printCLILine(deadline, 'I', F("new ID"));
    501e:	81 2f       	mov	r24, r17
    5020:	69 e4       	ldi	r22, 0x49	; 73
    5022:	41 e1       	ldi	r20, 0x11	; 17
    5024:	53 e0       	ldi	r21, 0x03	; 3
    5026:	0e 94 77 27 	call	0x4eee	; 0x4eee <printCLILine(unsigned char, char, __FlashStringHelper const*)>
  //printCLILine(deadline, 'L', F("Learn to warm every 24h from now, clear if in frost mode, schedule 0"));
  printCLILine(deadline, F("L S"), F("Learn daily warm now, clear if in frost mode, schedule S"));
    502a:	81 2f       	mov	r24, r17
    502c:	6d e0       	ldi	r22, 0x0D	; 13
    502e:	73 e0       	ldi	r23, 0x03	; 3
    5030:	44 ed       	ldi	r20, 0xD4	; 212
    5032:	52 e0       	ldi	r21, 0x02	; 2
    5034:	0e 94 9a 27 	call	0x4f34	; 0x4f34 <printCLILine(unsigned char, __FlashStringHelper const*, __FlashStringHelper const*)>
  //printCLILine(deadline, F("P HH MM"), F("Program: warm daily starting at HH MM schedule 0"));
  printCLILine(deadline, F("P HH MM S"), F("Program: warm daily starting at HH MM schedule S"));
    5038:	81 2f       	mov	r24, r17
    503a:	6a ec       	ldi	r22, 0xCA	; 202
    503c:	72 e0       	ldi	r23, 0x02	; 2
    503e:	49 e9       	ldi	r20, 0x99	; 153
    5040:	52 e0       	ldi	r21, 0x02	; 2
    5042:	0e 94 9a 27 	call	0x4f34	; 0x4f34 <printCLILine(unsigned char, __FlashStringHelper const*, __FlashStringHelper const*)>
  printCLILine(deadline, F("O PP"), F("min % for valve to be Open"));
    5046:	81 2f       	mov	r24, r17
    5048:	64 e9       	ldi	r22, 0x94	; 148
    504a:	72 e0       	ldi	r23, 0x02	; 2
    504c:	49 e7       	ldi	r20, 0x79	; 121
    504e:	52 e0       	ldi	r21, 0x02	; 2
    5050:	0e 94 9a 27 	call	0x4f34	; 0x4f34 <printCLILine(unsigned char, __FlashStringHelper const*, __FlashStringHelper const*)>
  printCLILine(deadline, 'O', F("reset Open %"));
    5054:	81 2f       	mov	r24, r17
    5056:	6f e4       	ldi	r22, 0x4F	; 79
    5058:	4c e6       	ldi	r20, 0x6C	; 108
    505a:	52 e0       	ldi	r21, 0x02	; 2
    505c:	0e 94 77 27 	call	0x4eee	; 0x4eee <printCLILine(unsigned char, char, __FlashStringHelper const*)>
#ifdef SUPPORT_BAKE
  printCLILine(deadline, 'Q', F("Quick Heat"));
    5060:	81 2f       	mov	r24, r17
    5062:	61 e5       	ldi	r22, 0x51	; 81
    5064:	41 e6       	ldi	r20, 0x61	; 97
    5066:	52 e0       	ldi	r21, 0x02	; 2
    5068:	0e 94 77 27 	call	0x4eee	; 0x4eee <printCLILine(unsigned char, char, __FlashStringHelper const*)>
#endif
//  printCLILine(deadline, F("R N"), F("dump Raw stats set N"));
  printCLILine(deadline, 'S', F("show Status"));
    506c:	81 2f       	mov	r24, r17
    506e:	63 e5       	ldi	r22, 0x53	; 83
    5070:	45 e5       	ldi	r20, 0x55	; 85
    5072:	52 e0       	ldi	r21, 0x02	; 2
    5074:	0e 94 77 27 	call	0x4eee	; 0x4eee <printCLILine(unsigned char, char, __FlashStringHelper const*)>
  printCLILine(deadline, F("T HH MM"), F("set 24h Time"));
    5078:	81 2f       	mov	r24, r17
    507a:	6d e4       	ldi	r22, 0x4D	; 77
    507c:	72 e0       	ldi	r23, 0x02	; 2
    507e:	40 e4       	ldi	r20, 0x40	; 64
    5080:	52 e0       	ldi	r21, 0x02	; 2
    5082:	0e 94 9a 27 	call	0x4f34	; 0x4f34 <printCLILine(unsigned char, __FlashStringHelper const*, __FlashStringHelper const*)>
  printCLILine(deadline, 'V', F("sys Version"));
    5086:	81 2f       	mov	r24, r17
    5088:	66 e5       	ldi	r22, 0x56	; 86
    508a:	44 e3       	ldi	r20, 0x34	; 52
    508c:	52 e0       	ldi	r21, 0x02	; 2
    508e:	0e 94 77 27 	call	0x4eee	; 0x4eee <printCLILine(unsigned char, char, __FlashStringHelper const*)>
  printCLILine(deadline, 'W', F("Warm"));
    5092:	81 2f       	mov	r24, r17
    5094:	67 e5       	ldi	r22, 0x57	; 87
    5096:	4f e2       	ldi	r20, 0x2F	; 47
    5098:	52 e0       	ldi	r21, 0x02	; 2
    509a:	0e 94 77 27 	call	0x4eee	; 0x4eee <printCLILine(unsigned char, char, __FlashStringHelper const*)>
#if defined(SETTABLE_TARGET_TEMPERATURES) && !defined(TEMP_POT_AVAILABLE)
  printCLILine(deadline, F("W CC"), F("set Warm temp CC"));
#endif
  printCLILine(deadline, 'X', F("Xmit security level; 0 always, 255 never"));
    509e:	81 2f       	mov	r24, r17
    50a0:	68 e5       	ldi	r22, 0x58	; 88
    50a2:	46 e0       	ldi	r20, 0x06	; 6
    50a4:	52 e0       	ldi	r21, 0x02	; 2
    50a6:	0e 94 77 27 	call	0x4eee	; 0x4eee <printCLILine(unsigned char, char, __FlashStringHelper const*)>
  printCLILine(deadline, 'Z', F("Zap stats"));
    50aa:	81 2f       	mov	r24, r17
    50ac:	6a e5       	ldi	r22, 0x5A	; 90
    50ae:	4c ef       	ldi	r20, 0xFC	; 252
    50b0:	51 e0       	ldi	r21, 0x01	; 1
    50b2:	0e 94 77 27 	call	0x4eee	; 0x4eee <printCLILine(unsigned char, char, __FlashStringHelper const*)>
  Serial.println();
    50b6:	8b e3       	ldi	r24, 0x3B	; 59
    50b8:	95 e0       	ldi	r25, 0x05	; 5
    50ba:	0e 94 fd 3a 	call	0x75fa	; 0x75fa <Print::println()>
  }
    50be:	0f 90       	pop	r0
    50c0:	0f 90       	pop	r0
    50c2:	0f 90       	pop	r0
    50c4:	0f 90       	pop	r0
    50c6:	cf 91       	pop	r28
    50c8:	df 91       	pop	r29
    50ca:	1f 91       	pop	r17
    50cc:	08 95       	ret

000050ce <handleLEARN(unsigned char)>:
#ifdef LEARN_BUTTON_AVAILABLE
// Handle learn button(s).
// First/primary button is 0, second is 1, etc.
// In simple mode: if in frost mode clear simple schedule else set repeat for every 24h from now.
// May be called from pushbutton or CLI UI components.
static void handleLEARN(const uint8_t which)
    50ce:	1f 93       	push	r17
    50d0:	18 2f       	mov	r17, r24
  {
  // Set simple schedule starting every 24h from a little before now and running for an hour or so.  
  if(inWarmMode()) { setSimpleSchedule(getMinutesSinceMidnightLT(), which); }
    50d2:	0e 94 9c 03 	call	0x738	; 0x738 <inWarmMode()>
    50d6:	88 23       	and	r24, r24
    50d8:	31 f0       	breq	.+12     	; 0x50e6 <handleLEARN(unsigned char)+0x18>
    50da:	0e 94 65 24 	call	0x48ca	; 0x48ca <getMinutesSinceMidnightLT()>
    50de:	61 2f       	mov	r22, r17
    50e0:	0e 94 8b 25 	call	0x4b16	; 0x4b16 <setSimpleSchedule(unsigned int, unsigned char)>
    50e4:	03 c0       	rjmp	.+6      	; 0x50ec <handleLEARN(unsigned char)+0x1e>
  // Clear simple schedule.
  else { clearSimpleSchedule(which); }
    50e6:	81 2f       	mov	r24, r17
    50e8:	0e 94 7f 25 	call	0x4afe	; 0x4afe <clearSimpleSchedule(unsigned char)>
  }
    50ec:	1f 91       	pop	r17
    50ee:	08 95       	ret

000050f0 <checkUserSchedule()>:
  return(statusChanged);
  }


// Check/apply the user's schedule, at least once each minute, and act on any timed events.
void checkUserSchedule()
    50f0:	1f 93       	push	r17
    50f2:	cf 93       	push	r28
    50f4:	df 93       	push	r29
  {
  // Get minutes since midnight local time [0,1439].
  const uint_least16_t msm = getMinutesSinceMidnightLT();
    50f6:	0e 94 65 24 	call	0x48ca	; 0x48ca <getMinutesSinceMidnightLT()>
    50fa:	ec 01       	movw	r28, r24
    50fc:	10 e0       	ldi	r17, 0x00	; 0
  for(uint8_t which = 0; which < MAX_SIMPLE_SCHEDULES; ++which)
    {
    // Check if now is the simple scheduled off time, as minutes after midnight [0,1439]; invalid (eg ~0) if none set.
    // Programmed off/frost takes priority over on/warm if same to bias towards energy-saving.
    // Note that in the presence of multiple overlapping schedules only the last 'off' applies however.
    if(((MAX_SIMPLE_SCHEDULES < 1) || !isAnyScheduleOnWARMNow()) &&
    50fe:	0e 94 0a 26 	call	0x4c14	; 0x4c14 <isAnyScheduleOnWARMNow()>
    5102:	88 23       	and	r24, r24
    5104:	79 f4       	brne	.+30     	; 0x5124 <checkUserSchedule()+0x34>
    5106:	81 2f       	mov	r24, r17
    5108:	0e 94 a4 25 	call	0x4b48	; 0x4b48 <getSimpleScheduleOff(unsigned char)>
    510c:	c8 17       	cp	r28, r24
    510e:	d9 07       	cpc	r29, r25
    5110:	49 f4       	brne	.+18     	; 0x5124 <checkUserSchedule()+0x34>
       (msm == getSimpleScheduleOff(which)))
      { setWarmModeDebounced(false); }
    5112:	80 e0       	ldi	r24, 0x00	; 0
    5114:	01 c0       	rjmp	.+2      	; 0x5118 <checkUserSchedule()+0x28>
    // Check if now is the simple scheduled on time.
    else if(msm == getSimpleScheduleOn(which))
      { setWarmModeDebounced(true); }
    5116:	81 e0       	ldi	r24, 0x01	; 1
    5118:	0e 94 9f 03 	call	0x73e	; 0x73e <setWarmModeDebounced(bool)>
  // Get minutes since midnight local time [0,1439].
  const uint_least16_t msm = getMinutesSinceMidnightLT();

  // Check all available schedules.
  // FIXME: probably will NOT work as expected for overlapping schedules (ie will got to FROST at end of first one).
  for(uint8_t which = 0; which < MAX_SIMPLE_SCHEDULES; ++which)
    511c:	1f 5f       	subi	r17, 0xFF	; 255
    511e:	12 30       	cpi	r17, 0x02	; 2
    5120:	71 f7       	brne	.-36     	; 0x50fe <checkUserSchedule()+0xe>
    5122:	07 c0       	rjmp	.+14     	; 0x5132 <checkUserSchedule()+0x42>
    // Note that in the presence of multiple overlapping schedules only the last 'off' applies however.
    if(((MAX_SIMPLE_SCHEDULES < 1) || !isAnyScheduleOnWARMNow()) &&
       (msm == getSimpleScheduleOff(which)))
      { setWarmModeDebounced(false); }
    // Check if now is the simple scheduled on time.
    else if(msm == getSimpleScheduleOn(which))
    5124:	81 2f       	mov	r24, r17
    5126:	0e 94 5f 25 	call	0x4abe	; 0x4abe <getSimpleScheduleOn(unsigned char)>
    512a:	c8 17       	cp	r28, r24
    512c:	d9 07       	cpc	r29, r25
    512e:	b1 f7       	brne	.-20     	; 0x511c <checkUserSchedule()+0x2c>
    5130:	f2 cf       	rjmp	.-28     	; 0x5116 <checkUserSchedule()+0x26>
      { setWarmModeDebounced(true); }
    }
  }
    5132:	df 91       	pop	r29
    5134:	cf 91       	pop	r28
    5136:	1f 91       	pop	r17
    5138:	08 95       	ret

0000513a <bool SimpleStatsRotationBase::put<unsigned char>(Sensor<unsigned char> const&)>:
    // True if successful, false otherwise (eg capacity already reached).
    bool put(SimpleStatsKey key, int newValue);

    // Create/update value for the given sensor.
    // True if successful, false otherwise (eg capacity already reached).
    template <class T> bool put(const Sensor<T> &s) { return(put(s.tag(), s.get())); }
    513a:	cf 92       	push	r12
    513c:	df 92       	push	r13
    513e:	ef 92       	push	r14
    5140:	ff 92       	push	r15
    5142:	0f 93       	push	r16
    5144:	1f 93       	push	r17
    5146:	6c 01       	movw	r12, r24
    5148:	8b 01       	movw	r16, r22
    514a:	db 01       	movw	r26, r22
    514c:	ed 91       	ld	r30, X+
    514e:	fc 91       	ld	r31, X
    5150:	02 84       	ldd	r0, Z+10	; 0x0a
    5152:	f3 85       	ldd	r31, Z+11	; 0x0b
    5154:	e0 2d       	mov	r30, r0
    5156:	cb 01       	movw	r24, r22
    5158:	09 95       	icall
    515a:	7c 01       	movw	r14, r24
    515c:	d8 01       	movw	r26, r16
    515e:	ed 91       	ld	r30, X+
    5160:	fc 91       	ld	r31, X
    5162:	02 80       	ldd	r0, Z+2	; 0x02
    5164:	f3 81       	ldd	r31, Z+3	; 0x03
    5166:	e0 2d       	mov	r30, r0
    5168:	c8 01       	movw	r24, r16
    516a:	09 95       	icall
    516c:	48 2f       	mov	r20, r24
    516e:	c6 01       	movw	r24, r12
    5170:	b7 01       	movw	r22, r14
    5172:	50 e0       	ldi	r21, 0x00	; 0
    5174:	0e 94 0c 19 	call	0x3218	; 0x3218 <SimpleStatsRotationBase::put(char const*, int)>
    5178:	1f 91       	pop	r17
    517a:	0f 91       	pop	r16
    517c:	ff 90       	pop	r15
    517e:	ef 90       	pop	r14
    5180:	df 90       	pop	r13
    5182:	cf 90       	pop	r12
    5184:	08 95       	ret

00005186 <serialStatusReport()>:

'HC' introduces the optional FHT8V house codes section, if supported and codes are set.
eg 'HC99 99'
HChc1 hc2 are the house codes 1 and 2 for an FHT8V valve.
*/
void serialStatusReport()
    5186:	bf 92       	push	r11
    5188:	cf 92       	push	r12
    518a:	df 92       	push	r13
    518c:	ef 92       	push	r14
    518e:	ff 92       	push	r15
    5190:	0f 93       	push	r16
    5192:	1f 93       	push	r17
    5194:	df 93       	push	r29
    5196:	cf 93       	push	r28
    5198:	cd b7       	in	r28, 0x3d	; 61
    519a:	de b7       	in	r29, 0x3e	; 62
    519c:	c0 55       	subi	r28, 0x50	; 80
    519e:	d0 40       	sbci	r29, 0x00	; 0
    51a0:	0f b6       	in	r0, 0x3f	; 63
    51a2:	f8 94       	cli
    51a4:	de bf       	out	0x3e, r29	; 62
    51a6:	0f be       	out	0x3f, r0	; 63
    51a8:	cd bf       	out	0x3d, r28	; 61
  {
  const bool neededWaking = powerUpSerialIfDisabled();
    51aa:	0e 94 a9 20 	call	0x4152	; 0x4152 <powerUpSerialIfDisabled()>
    51ae:	b8 2e       	mov	r11, r24

  // Aim to overlap CPU usage with characters being TXed for throughput determined primarily by output size and baud.

  // Stats line starts with distingushed marker character.
  // Initial '=' section with common essentials.
  Serial.print(LINE_START_CHAR_STATS);
    51b0:	8b e3       	ldi	r24, 0x3B	; 59
    51b2:	95 e0       	ldi	r25, 0x05	; 5
    51b4:	6d e3       	ldi	r22, 0x3D	; 61
    51b6:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
#ifdef SUPPORT_BAKE
  Serial.print(inWarmMode() ? (inBakeMode() ? 'B' : 'W') : 'F');
    51ba:	0e 94 9c 03 	call	0x738	; 0x738 <inWarmMode()>
    51be:	88 23       	and	r24, r24
    51c0:	11 f4       	brne	.+4      	; 0x51c6 <serialStatusReport()+0x40>
    51c2:	66 e4       	ldi	r22, 0x46	; 70
    51c4:	07 c0       	rjmp	.+14     	; 0x51d4 <serialStatusReport()+0x4e>
    51c6:	0e 94 a6 03 	call	0x74c	; 0x74c <inBakeMode()>
    51ca:	88 23       	and	r24, r24
    51cc:	11 f4       	brne	.+4      	; 0x51d2 <serialStatusReport()+0x4c>
    51ce:	67 e5       	ldi	r22, 0x57	; 87
    51d0:	01 c0       	rjmp	.+2      	; 0x51d4 <serialStatusReport()+0x4e>
    51d2:	62 e4       	ldi	r22, 0x42	; 66
    51d4:	8b e3       	ldi	r24, 0x3B	; 59
    51d6:	95 e0       	ldi	r25, 0x05	; 5
    51d8:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
    51dc:	60 91 31 02 	lds	r22, 0x0231
#else
  Serial.print(inWarmMode() ? 'W' : 'F');
#endif
  Serial.print(NominalRadValve.get()); Serial.print('%'); // Target valve position.
    51e0:	8b e3       	ldi	r24, 0x3B	; 59
    51e2:	95 e0       	ldi	r25, 0x05	; 5
    51e4:	4a e0       	ldi	r20, 0x0A	; 10
    51e6:	50 e0       	ldi	r21, 0x00	; 0
    51e8:	0e 94 d1 3b 	call	0x77a2	; 0x77a2 <Print::print(unsigned char, int)>
    51ec:	8b e3       	ldi	r24, 0x3B	; 59
    51ee:	95 e0       	ldi	r25, 0x05	; 5
    51f0:	65 e2       	ldi	r22, 0x25	; 37
    51f2:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
    virtual uint8_t preferredPollInterval_s() const { return(60); }

    // Return last value fetched by read(); undefined before first read().
    // Fast.
    // Not thread-safe nor usable within ISRs (Interrupt Service Routines).
    virtual int get() const { return(value); }
    51f6:	00 91 ea 03 	lds	r16, 0x03EA
    51fa:	10 91 eb 03 	lds	r17, 0x03EB
  const int temp = TemperatureC16.get();
  Serial.print('@'); Serial.print(temp >> 4); Serial.print('C'); // Unrounded whole degrees C.
    51fe:	8b e3       	ldi	r24, 0x3B	; 59
    5200:	95 e0       	ldi	r25, 0x05	; 5
    5202:	60 e4       	ldi	r22, 0x40	; 64
    5204:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
    5208:	b8 01       	movw	r22, r16
    520a:	24 e0       	ldi	r18, 0x04	; 4
    520c:	75 95       	asr	r23
    520e:	67 95       	ror	r22
    5210:	2a 95       	dec	r18
    5212:	e1 f7       	brne	.-8      	; 0x520c <serialStatusReport()+0x86>
    5214:	8b e3       	ldi	r24, 0x3B	; 59
    5216:	95 e0       	ldi	r25, 0x05	; 5
    5218:	4a e0       	ldi	r20, 0x0A	; 10
    521a:	50 e0       	ldi	r21, 0x00	; 0
    521c:	0e 94 23 3c 	call	0x7846	; 0x7846 <Print::print(int, int)>
    5220:	8b e3       	ldi	r24, 0x3B	; 59
    5222:	95 e0       	ldi	r25, 0x05	; 5
    5224:	63 e4       	ldi	r22, 0x43	; 67
    5226:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
      Serial.print(temp & 0xf, HEX); // Show 16ths in hex.
    522a:	0f 70       	andi	r16, 0x0F	; 15
    522c:	10 70       	andi	r17, 0x00	; 0
    522e:	8b e3       	ldi	r24, 0x3B	; 59
    5230:	95 e0       	ldi	r25, 0x05	; 5
    5232:	b8 01       	movw	r22, r16
    5234:	40 e1       	ldi	r20, 0x10	; 16
    5236:	50 e0       	ldi	r21, 0x00	; 0
    5238:	0e 94 23 3c 	call	0x7846	; 0x7846 <Print::print(int, int)>
//  if(Supply_mV.isSupplyVoltageLow()) { Serial.print(F(";Plow")); }
//#endif

#if 1
  // *X* section: Xmit security level shown only if some non-essential TX potentially allowed.
  const stats_TX_level xmitLevel = getStatsTXLevel();
    523c:	0e 94 3f 26 	call	0x4c7e	; 0x4c7e <getStatsTXLevel()>
  if(xmitLevel < stTXnever) { Serial.print(F(";X")); Serial.print(xmitLevel); }
    5240:	8c 01       	movw	r16, r24
    5242:	8f 3f       	cpi	r24, 0xFF	; 255
    5244:	91 05       	cpc	r25, r1
    5246:	6c f4       	brge	.+26     	; 0x5262 <serialStatusReport()+0xdc>
    5248:	8b e3       	ldi	r24, 0x3B	; 59
    524a:	95 e0       	ldi	r25, 0x05	; 5
    524c:	66 eb       	ldi	r22, 0xB6	; 182
    524e:	73 e0       	ldi	r23, 0x03	; 3
    5250:	0e 94 d2 3a 	call	0x75a4	; 0x75a4 <Print::print(__FlashStringHelper const*)>
    5254:	8b e3       	ldi	r24, 0x3B	; 59
    5256:	95 e0       	ldi	r25, 0x05	; 5
    5258:	b8 01       	movw	r22, r16
    525a:	4a e0       	ldi	r20, 0x0A	; 10
    525c:	50 e0       	ldi	r21, 0x00	; 0
    525e:	0e 94 23 3c 	call	0x7846	; 0x7846 <Print::print(int, int)>
#endif

  // *T* section: time and schedules.
  const uint_least8_t hh = getHoursLT();
    5262:	0e 94 7a 24 	call	0x48f4	; 0x48f4 <getHoursLT()>
    5266:	18 2f       	mov	r17, r24
  const uint_least8_t mm = getMinutesLT();
    5268:	0e 94 6e 24 	call	0x48dc	; 0x48dc <getMinutesLT()>
    526c:	08 2f       	mov	r16, r24
  Serial.print(';'); // End previous section.
    526e:	8b e3       	ldi	r24, 0x3B	; 59
    5270:	95 e0       	ldi	r25, 0x05	; 5
    5272:	6b e3       	ldi	r22, 0x3B	; 59
    5274:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
  Serial.print('T'); Serial.print(hh); Serial_print_space(); Serial.print(mm);
    5278:	8b e3       	ldi	r24, 0x3B	; 59
    527a:	95 e0       	ldi	r25, 0x05	; 5
    527c:	64 e5       	ldi	r22, 0x54	; 84
    527e:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
    5282:	8b e3       	ldi	r24, 0x3B	; 59
    5284:	95 e0       	ldi	r25, 0x05	; 5
    5286:	61 2f       	mov	r22, r17
    5288:	4a e0       	ldi	r20, 0x0A	; 10
    528a:	50 e0       	ldi	r21, 0x00	; 0
    528c:	0e 94 d1 3b 	call	0x77a2	; 0x77a2 <Print::print(unsigned char, int)>
    5290:	0e 94 6a 27 	call	0x4ed4	; 0x4ed4 <Serial_print_space()>
    5294:	8b e3       	ldi	r24, 0x3B	; 59
    5296:	95 e0       	ldi	r25, 0x05	; 5
    5298:	60 2f       	mov	r22, r16
    529a:	4a e0       	ldi	r20, 0x0A	; 10
    529c:	50 e0       	ldi	r21, 0x00	; 0
    529e:	0e 94 d1 3b 	call	0x77a2	; 0x77a2 <Print::print(unsigned char, int)>
    52a2:	dd 24       	eor	r13, r13
  // Show all schedules set.
  for(uint8_t scheduleNumber = 0; scheduleNumber < MAX_SIMPLE_SCHEDULES; ++scheduleNumber)
    {
    Serial_print_space();
    52a4:	0e 94 6a 27 	call	0x4ed4	; 0x4ed4 <Serial_print_space()>
    uint_least16_t startMinutesSinceMidnightLT = getSimpleScheduleOn(scheduleNumber);
    52a8:	8d 2d       	mov	r24, r13
    52aa:	0e 94 5f 25 	call	0x4abe	; 0x4abe <getSimpleScheduleOn(unsigned char)>
    52ae:	fc 01       	movw	r30, r24
    const bool invalidStartTime = startMinutesSinceMidnightLT >= MINS_PER_DAY;
    const int startH = invalidStartTime ? 255 : (startMinutesSinceMidnightLT / 60);
    52b0:	85 e0       	ldi	r24, 0x05	; 5
    52b2:	e0 3a       	cpi	r30, 0xA0	; 160
    52b4:	f8 07       	cpc	r31, r24
    52b6:	30 f0       	brcs	.+12     	; 0x52c4 <serialStatusReport()+0x13e>
    52b8:	00 e0       	ldi	r16, 0x00	; 0
    52ba:	10 e0       	ldi	r17, 0x00	; 0
    52bc:	9f ef       	ldi	r25, 0xFF	; 255
    52be:	e9 2e       	mov	r14, r25
    52c0:	f1 2c       	mov	r15, r1
    52c2:	0c c0       	rjmp	.+24     	; 0x52dc <serialStatusReport()+0x156>
    52c4:	cf 01       	movw	r24, r30
    52c6:	6c e3       	ldi	r22, 0x3C	; 60
    52c8:	70 e0       	ldi	r23, 0x00	; 0
    52ca:	0e 94 68 3d 	call	0x7ad0	; 0x7ad0 <__udivmodhi4>
    52ce:	7b 01       	movw	r14, r22
    const int startM = invalidStartTime ? 0 : (startMinutesSinceMidnightLT % 60);
    52d0:	cf 01       	movw	r24, r30
    52d2:	6c e3       	ldi	r22, 0x3C	; 60
    52d4:	70 e0       	ldi	r23, 0x00	; 0
    52d6:	0e 94 68 3d 	call	0x7ad0	; 0x7ad0 <__udivmodhi4>
    52da:	8c 01       	movw	r16, r24
    Serial.print('W'); Serial.print(startH); Serial_print_space(); Serial.print(startM);
    52dc:	8b e3       	ldi	r24, 0x3B	; 59
    52de:	95 e0       	ldi	r25, 0x05	; 5
    52e0:	67 e5       	ldi	r22, 0x57	; 87
    52e2:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
    52e6:	8b e3       	ldi	r24, 0x3B	; 59
    52e8:	95 e0       	ldi	r25, 0x05	; 5
    52ea:	b7 01       	movw	r22, r14
    52ec:	4a e0       	ldi	r20, 0x0A	; 10
    52ee:	50 e0       	ldi	r21, 0x00	; 0
    52f0:	0e 94 23 3c 	call	0x7846	; 0x7846 <Print::print(int, int)>
    52f4:	0e 94 6a 27 	call	0x4ed4	; 0x4ed4 <Serial_print_space()>
    52f8:	8b e3       	ldi	r24, 0x3B	; 59
    52fa:	95 e0       	ldi	r25, 0x05	; 5
    52fc:	b8 01       	movw	r22, r16
    52fe:	4a e0       	ldi	r20, 0x0A	; 10
    5300:	50 e0       	ldi	r21, 0x00	; 0
    5302:	0e 94 23 3c 	call	0x7846	; 0x7846 <Print::print(int, int)>
    Serial_print_space();
    5306:	0e 94 6a 27 	call	0x4ed4	; 0x4ed4 <Serial_print_space()>
    uint_least16_t endMinutesSinceMidnightLT = getSimpleScheduleOff(scheduleNumber);
    530a:	8d 2d       	mov	r24, r13
    530c:	0e 94 a4 25 	call	0x4b48	; 0x4b48 <getSimpleScheduleOff(unsigned char)>
    5310:	fc 01       	movw	r30, r24
    const bool invalidEndTime = endMinutesSinceMidnightLT >= MINS_PER_DAY;
    const int endH = invalidEndTime ? 255 : (endMinutesSinceMidnightLT / 60);
    5312:	85 e0       	ldi	r24, 0x05	; 5
    5314:	e0 3a       	cpi	r30, 0xA0	; 160
    5316:	f8 07       	cpc	r31, r24
    5318:	30 f0       	brcs	.+12     	; 0x5326 <serialStatusReport()+0x1a0>
    531a:	00 e0       	ldi	r16, 0x00	; 0
    531c:	10 e0       	ldi	r17, 0x00	; 0
    531e:	8f ef       	ldi	r24, 0xFF	; 255
    5320:	e8 2e       	mov	r14, r24
    5322:	f1 2c       	mov	r15, r1
    5324:	0c c0       	rjmp	.+24     	; 0x533e <serialStatusReport()+0x1b8>
    5326:	cf 01       	movw	r24, r30
    5328:	6c e3       	ldi	r22, 0x3C	; 60
    532a:	70 e0       	ldi	r23, 0x00	; 0
    532c:	0e 94 68 3d 	call	0x7ad0	; 0x7ad0 <__udivmodhi4>
    5330:	7b 01       	movw	r14, r22
    const int endM = invalidEndTime ? 0 : (endMinutesSinceMidnightLT % 60);
    5332:	cf 01       	movw	r24, r30
    5334:	6c e3       	ldi	r22, 0x3C	; 60
    5336:	70 e0       	ldi	r23, 0x00	; 0
    5338:	0e 94 68 3d 	call	0x7ad0	; 0x7ad0 <__udivmodhi4>
    533c:	8c 01       	movw	r16, r24
    Serial.print('F'); Serial.print(endH); Serial_print_space(); Serial.print(endM);
    533e:	8b e3       	ldi	r24, 0x3B	; 59
    5340:	95 e0       	ldi	r25, 0x05	; 5
    5342:	66 e4       	ldi	r22, 0x46	; 70
    5344:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
    5348:	8b e3       	ldi	r24, 0x3B	; 59
    534a:	95 e0       	ldi	r25, 0x05	; 5
    534c:	b7 01       	movw	r22, r14
    534e:	4a e0       	ldi	r20, 0x0A	; 10
    5350:	50 e0       	ldi	r21, 0x00	; 0
    5352:	0e 94 23 3c 	call	0x7846	; 0x7846 <Print::print(int, int)>
    5356:	0e 94 6a 27 	call	0x4ed4	; 0x4ed4 <Serial_print_space()>
    535a:	8b e3       	ldi	r24, 0x3B	; 59
    535c:	95 e0       	ldi	r25, 0x05	; 5
    535e:	b8 01       	movw	r22, r16
    5360:	4a e0       	ldi	r20, 0x0A	; 10
    5362:	50 e0       	ldi	r21, 0x00	; 0
    5364:	0e 94 23 3c 	call	0x7846	; 0x7846 <Print::print(int, int)>
  const uint_least8_t hh = getHoursLT();
  const uint_least8_t mm = getMinutesLT();
  Serial.print(';'); // End previous section.
  Serial.print('T'); Serial.print(hh); Serial_print_space(); Serial.print(mm);
  // Show all schedules set.
  for(uint8_t scheduleNumber = 0; scheduleNumber < MAX_SIMPLE_SCHEDULES; ++scheduleNumber)
    5368:	d3 94       	inc	r13
    536a:	82 e0       	ldi	r24, 0x02	; 2
    536c:	d8 16       	cp	r13, r24
    536e:	09 f0       	breq	.+2      	; 0x5372 <serialStatusReport()+0x1ec>
    5370:	99 cf       	rjmp	.-206    	; 0x52a4 <serialStatusReport()+0x11e>
    const bool invalidEndTime = endMinutesSinceMidnightLT >= MINS_PER_DAY;
    const int endH = invalidEndTime ? 255 : (endMinutesSinceMidnightLT / 60);
    const int endM = invalidEndTime ? 0 : (endMinutesSinceMidnightLT % 60);
    Serial.print('F'); Serial.print(endH); Serial_print_space(); Serial.print(endM);
    }
  if(isAnyScheduleOnWARMNow()) { Serial.print('*'); } // Indicate that at least one schedule is active now.
    5372:	0e 94 0a 26 	call	0x4c14	; 0x4c14 <isAnyScheduleOnWARMNow()>
    5376:	88 23       	and	r24, r24
    5378:	29 f0       	breq	.+10     	; 0x5384 <serialStatusReport()+0x1fe>
    537a:	8b e3       	ldi	r24, 0x3B	; 59
    537c:	95 e0       	ldi	r25, 0x05	; 5
    537e:	6a e2       	ldi	r22, 0x2A	; 42
    5380:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>

  // *S* section: settable target/threshold temperatures, current target, and eco/smart/occupied flags.
#ifdef SETTABLE_TARGET_TEMPERATURES // Show thresholds and current target since no longer so easily deduced.
  Serial.print(';'); // Terminate previous section.
    5384:	8b e3       	ldi	r24, 0x3B	; 59
    5386:	95 e0       	ldi	r25, 0x05	; 5
    5388:	6b e3       	ldi	r22, 0x3B	; 59
    538a:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
  Serial.print('S'); // Current settable temperature target, and FROST and WARM settings.
    538e:	8b e3       	ldi	r24, 0x3B	; 59
    5390:	95 e0       	ldi	r25, 0x05	; 5
    5392:	63 e5       	ldi	r22, 0x53	; 83
    5394:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
  Serial.print(NominalRadValve.getTargetTempC());
    5398:	8b e3       	ldi	r24, 0x3B	; 59
    539a:	95 e0       	ldi	r25, 0x05	; 5
    539c:	60 91 32 02 	lds	r22, 0x0232
    53a0:	4a e0       	ldi	r20, 0x0A	; 10
    53a2:	50 e0       	ldi	r21, 0x00	; 0
    53a4:	0e 94 d1 3b 	call	0x77a2	; 0x77a2 <Print::print(unsigned char, int)>
  Serial_print_space();
    53a8:	0e 94 6a 27 	call	0x4ed4	; 0x4ed4 <Serial_print_space()>
  Serial.print(getFROSTTargetC());
    53ac:	0e 94 df 03 	call	0x7be	; 0x7be <getFROSTTargetC()>
    53b0:	68 2f       	mov	r22, r24
    53b2:	8b e3       	ldi	r24, 0x3B	; 59
    53b4:	95 e0       	ldi	r25, 0x05	; 5
    53b6:	4a e0       	ldi	r20, 0x0A	; 10
    53b8:	50 e0       	ldi	r21, 0x00	; 0
    53ba:	0e 94 d1 3b 	call	0x77a2	; 0x77a2 <Print::print(unsigned char, int)>
  Serial_print_space();
    53be:	0e 94 6a 27 	call	0x4ed4	; 0x4ed4 <Serial_print_space()>
  Serial.print(getWARMTargetC());
    53c2:	0e 94 b9 03 	call	0x772	; 0x772 <getWARMTargetC()>
    53c6:	68 2f       	mov	r22, r24
    53c8:	8b e3       	ldi	r24, 0x3B	; 59
    53ca:	95 e0       	ldi	r25, 0x05	; 5
    53cc:	4a e0       	ldi	r20, 0x0A	; 10
    53ce:	50 e0       	ldi	r21, 0x00	; 0
    53d0:	0e 94 d1 3b 	call	0x77a2	; 0x77a2 <Print::print(unsigned char, int)>
#endif

  // *C* section: central hub values.
#if defined(ENABLE_BOILER_HUB)
  // Print optional hub boiler-on-time section if apparently set (non-zero) and thus in hub mode.
  const uint8_t boilerOnMinutes = getMinBoilerOnMinutes();
    53d4:	0e 94 f9 03 	call	0x7f2	; 0x7f2 <getMinBoilerOnMinutes()>
    53d8:	18 2f       	mov	r17, r24
  if(boilerOnMinutes != 0)
    53da:	88 23       	and	r24, r24
    53dc:	89 f0       	breq	.+34     	; 0x5400 <serialStatusReport()+0x27a>
    {
    Serial.print(';'); // Terminate previous section.
    53de:	8b e3       	ldi	r24, 0x3B	; 59
    53e0:	95 e0       	ldi	r25, 0x05	; 5
    53e2:	6b e3       	ldi	r22, 0x3B	; 59
    53e4:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
    Serial.print('C'); // Indicate central hub mode available.
    53e8:	8b e3       	ldi	r24, 0x3B	; 59
    53ea:	95 e0       	ldi	r25, 0x05	; 5
    53ec:	63 e4       	ldi	r22, 0x43	; 67
    53ee:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
    Serial.print(boilerOnMinutes); // Show min 'on' time, or zero if disabled.
    53f2:	8b e3       	ldi	r24, 0x3B	; 59
    53f4:	95 e0       	ldi	r25, 0x05	; 5
    53f6:	61 2f       	mov	r22, r17
    53f8:	4a e0       	ldi	r20, 0x0A	; 10
    53fa:	50 e0       	ldi	r21, 0x00	; 0
    53fc:	0e 94 d1 3b 	call	0x77a2	; 0x77a2 <Print::print(unsigned char, int)>
#endif

  // *H* section: house codes for local FHT8V valve and if syncing, iff set.
#if defined(USE_MODULE_FHT8VSIMPLE)
  // Print optional house code section if codes set.
  const uint8_t hc1 = FHT8VGetHC1();
    5400:	0e 94 eb 10 	call	0x21d6	; 0x21d6 <FHT8VGetHC1()>
    5404:	18 2f       	mov	r17, r24
  if(hc1 != 255)
    5406:	8f 3f       	cpi	r24, 0xFF	; 255
    5408:	19 f1       	breq	.+70     	; 0x5450 <serialStatusReport()+0x2ca>
    {
    Serial.print(F(";HC"));
    540a:	8b e3       	ldi	r24, 0x3B	; 59
    540c:	95 e0       	ldi	r25, 0x05	; 5
    540e:	62 eb       	ldi	r22, 0xB2	; 178
    5410:	73 e0       	ldi	r23, 0x03	; 3
    5412:	0e 94 d2 3a 	call	0x75a4	; 0x75a4 <Print::print(__FlashStringHelper const*)>
    Serial.print(hc1);
    5416:	8b e3       	ldi	r24, 0x3B	; 59
    5418:	95 e0       	ldi	r25, 0x05	; 5
    541a:	61 2f       	mov	r22, r17
    541c:	4a e0       	ldi	r20, 0x0A	; 10
    541e:	50 e0       	ldi	r21, 0x00	; 0
    5420:	0e 94 d1 3b 	call	0x77a2	; 0x77a2 <Print::print(unsigned char, int)>
    Serial_print_space();
    5424:	0e 94 6a 27 	call	0x4ed4	; 0x4ed4 <Serial_print_space()>
    Serial.print(FHT8VGetHC2());
    5428:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <FHT8VGetHC2()>
    542c:	68 2f       	mov	r22, r24
    542e:	8b e3       	ldi	r24, 0x3B	; 59
    5430:	95 e0       	ldi	r25, 0x05	; 5
    5432:	4a e0       	ldi	r20, 0x0A	; 10
    5434:	50 e0       	ldi	r21, 0x00	; 0
    5436:	0e 94 d1 3b 	call	0x77a2	; 0x77a2 <Print::print(unsigned char, int)>
    if(!isSyncedWithFHT8V())
    543a:	0e 94 17 11 	call	0x222e	; 0x222e <isSyncedWithFHT8V()>
    543e:	88 23       	and	r24, r24
    5440:	39 f4       	brne	.+14     	; 0x5450 <serialStatusReport()+0x2ca>
      {
      Serial_print_space();
    5442:	0e 94 6a 27 	call	0x4ed4	; 0x4ed4 <Serial_print_space()>
      Serial.print('s'); // Indicate syncing with trailing lower-case 's' in field...
    5446:	8b e3       	ldi	r24, 0x3B	; 59
    5448:	95 e0       	ldi	r25, 0x05	; 5
    544a:	63 e7       	ldi	r22, 0x73	; 115
    544c:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
    }
#endif

#if 1
  // *M* section: min-valve-percentage open section, iff not at default value.
  const uint8_t minValvePcOpen = NominalRadValve.getMinValvePcReallyOpen();
    5450:	0e 94 5a 04 	call	0x8b4	; 0x8b4 <ModelledRadValve::getMinValvePcReallyOpen()>
    5454:	18 2f       	mov	r17, r24
  if(DEFAULT_MIN_VALVE_PC_REALLY_OPEN != minValvePcOpen) { Serial.print(F(";M")); Serial.print(minValvePcOpen); }
    5456:	8f 30       	cpi	r24, 0x0F	; 15
    5458:	69 f0       	breq	.+26     	; 0x5474 <serialStatusReport()+0x2ee>
    545a:	8b e3       	ldi	r24, 0x3B	; 59
    545c:	95 e0       	ldi	r25, 0x05	; 5
    545e:	6f ea       	ldi	r22, 0xAF	; 175
    5460:	73 e0       	ldi	r23, 0x03	; 3
    5462:	0e 94 d2 3a 	call	0x75a4	; 0x75a4 <Print::print(__FlashStringHelper const*)>
    5466:	8b e3       	ldi	r24, 0x3B	; 59
    5468:	95 e0       	ldi	r25, 0x05	; 5
    546a:	61 2f       	mov	r22, r17
    546c:	4a e0       	ldi	r20, 0x0A	; 10
    546e:	50 e0       	ldi	r21, 0x00	; 0
    5470:	0e 94 d1 3b 	call	0x77a2	; 0x77a2 <Print::print(unsigned char, int)>
#endif

#if 1 && defined(ALLOW_JSON_OUTPUT)
  Serial.print(';'); // Terminate previous section.
    5474:	8b e3       	ldi	r24, 0x3B	; 59
    5476:	95 e0       	ldi	r25, 0x05	; 5
    5478:	6b e3       	ldi	r22, 0x3B	; 59
    547a:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
  char buf[80];
  static SimpleStatsRotation<5> ss1; // Configured for maximum different stats.
    547e:	80 91 a5 03 	lds	r24, 0x03A5
    5482:	88 23       	and	r24, r24
    5484:	a9 f5       	brne	.+106    	; 0x54f0 <serialStatusReport()+0x36a>
    5486:	85 ea       	ldi	r24, 0xA5	; 165
    5488:	93 e0       	ldi	r25, 0x03	; 3
    548a:	0e 94 9a 3a 	call	0x7534	; 0x7534 <__cxa_guard_acquire>
    548e:	89 2b       	or	r24, r25
    5490:	79 f1       	breq	.+94     	; 0x54f0 <serialStatusReport()+0x36a>

    // Initialise base with appropriate storage (non-null) and capacity knowledge.
    SimpleStatsRotationBase(DescValueTuple *_stats, const uint8_t _capacity)
      : capacity(_capacity), stats(_stats), nStats(0),
        lastTXed(~0), lastTXedLoPri(~0), lastTXedHiPri(~0), // Show the first item on the first pass...
        id(NULL)
    5492:	85 e0       	ldi	r24, 0x05	; 5
    5494:	80 93 ad 03 	sts	0x03AD, r24
    5498:	27 eb       	ldi	r18, 0xB7	; 183
    549a:	33 e0       	ldi	r19, 0x03	; 3
    549c:	30 93 af 03 	sts	0x03AF, r19
    54a0:	20 93 ae 03 	sts	0x03AE, r18
    54a4:	10 92 b0 03 	sts	0x03B0, r1
    54a8:	8f ef       	ldi	r24, 0xFF	; 255
    54aa:	80 93 b1 03 	sts	0x03B1, r24
    54ae:	80 93 b2 03 	sts	0x03B2, r24
    54b2:	80 93 b3 03 	sts	0x03B3, r24
    54b6:	10 92 b5 03 	sts	0x03B5, r1
    54ba:	10 92 b4 03 	sts	0x03B4, r1
    // is displayed immediately after the @/ID field when enabled,
    // and missing count values suggest a lost transmission somewhere.
    // Takes minimal space (1 byte).
    struct WriteCount
      {
      WriteCount() : enabled(0), count(0) { }
    54be:	80 91 b6 03 	lds	r24, 0x03B6
    54c2:	80 7f       	andi	r24, 0xF0	; 240
    54c4:	80 93 b6 03 	sts	0x03B6, r24
    54c8:	f9 01       	movw	r30, r18
    // The default sensitivity is set to forbid transmission at all but minimum (0) leaf TX security settings.
    // By default the stat is normal priority.
    GenericStatsDescriptor(const char * const statKey,
                           const uint8_t statSensitivity = 1,
                           const bool statHighPriority = false)
      : key(statKey), sensitivity(statSensitivity), highPriority(statHighPriority)
    54ca:	91 e0       	ldi	r25, 0x01	; 1
    54cc:	11 82       	std	Z+1, r1	; 0x01
    54ce:	10 82       	st	Z, r1
    54d0:	92 83       	std	Z+2, r25	; 0x02
    54d2:	13 82       	std	Z+3, r1	; 0x03
#endif

  protected:
    struct DescValueTuple
      {
      DescValueTuple() : descriptor(NULL), value(0) { }
    54d4:	15 82       	std	Z+5, r1	; 0x05
    54d6:	14 82       	std	Z+4, r1	; 0x04
      int value;

      // Various run-time flags.
      struct Flags
        {
        Flags() : changed(false) { }
    54d8:	86 81       	ldd	r24, Z+6	; 0x06
    54da:	8e 7f       	andi	r24, 0xFE	; 254
    54dc:	86 83       	std	Z+6, r24	; 0x06
    54de:	37 96       	adiw	r30, 0x07	; 7
    // Stats to be tracked and sent; mandatory/priority items must be first.
    // A copy is taken of the user-supplied set of descriptions, preserving order.
    DescValueTuple stats[MaxStats];

  public:
    SimpleStatsRotation() : SimpleStatsRotationBase(stats, MaxStats) { }
    54e0:	83 e0       	ldi	r24, 0x03	; 3
    54e2:	ea 3d       	cpi	r30, 0xDA	; 218
    54e4:	f8 07       	cpc	r31, r24
    54e6:	91 f7       	brne	.-28     	; 0x54cc <serialStatusReport()+0x346>
    54e8:	85 ea       	ldi	r24, 0xA5	; 165
    54ea:	93 e0       	ldi	r25, 0x03	; 3
    54ec:	0e 94 a4 3a 	call	0x7548	; 0x7548 <__cxa_guard_release>
//  ss1.put(TemperatureC16);
#if defined(HUMIDITY_SENSOR_SUPPORT)
  ss1.put(RelHumidity);
#endif
  ss1.put(AmbLight);
    54f0:	8d ea       	ldi	r24, 0xAD	; 173
    54f2:	93 e0       	ldi	r25, 0x03	; 3
    54f4:	61 ee       	ldi	r22, 0xE1	; 225
    54f6:	73 e0       	ldi	r23, 0x03	; 3
    54f8:	0e 94 9d 28 	call	0x513a	; 0x513a <bool SimpleStatsRotationBase::put<unsigned char>(Sensor<unsigned char> const&)>
    // True if successful, false otherwise (eg capacity already reached).
    bool put(SimpleStatsKey key, int newValue);

    // Create/update value for the given sensor.
    // True if successful, false otherwise (eg capacity already reached).
    template <class T> bool put(const Sensor<T> &s) { return(put(s.tag(), s.get())); }
    54fc:	e0 91 7f 03 	lds	r30, 0x037F
    5500:	f0 91 80 03 	lds	r31, 0x0380
    5504:	02 84       	ldd	r0, Z+10	; 0x0a
    5506:	f3 85       	ldd	r31, Z+11	; 0x0b
    5508:	e0 2d       	mov	r30, r0
    550a:	8f e7       	ldi	r24, 0x7F	; 127
    550c:	93 e0       	ldi	r25, 0x03	; 3
    550e:	09 95       	icall
    5510:	8c 01       	movw	r16, r24
    5512:	e0 91 7f 03 	lds	r30, 0x037F
    5516:	f0 91 80 03 	lds	r31, 0x0380
    551a:	02 80       	ldd	r0, Z+2	; 0x02
    551c:	f3 81       	ldd	r31, Z+3	; 0x03
    551e:	e0 2d       	mov	r30, r0
    5520:	8f e7       	ldi	r24, 0x7F	; 127
    5522:	93 e0       	ldi	r25, 0x03	; 3
    5524:	09 95       	icall
    5526:	ac 01       	movw	r20, r24
    5528:	8d ea       	ldi	r24, 0xAD	; 173
    552a:	93 e0       	ldi	r25, 0x03	; 3
    552c:	b8 01       	movw	r22, r16
    552e:	0e 94 0c 19 	call	0x3218	; 0x3218 <SimpleStatsRotationBase::put(char const*, int)>
  ss1.put(Supply_mV);
#if defined(OCCUPANCY_SUPPORT)
  ss1.put(Occupancy);
    5532:	8d ea       	ldi	r24, 0xAD	; 173
    5534:	93 e0       	ldi	r25, 0x03	; 3
    5536:	68 e2       	ldi	r22, 0x28	; 40
    5538:	72 e0       	ldi	r23, 0x02	; 2
    553a:	0e 94 9d 28 	call	0x513a	; 0x513a <bool SimpleStatsRotationBase::put<unsigned char>(Sensor<unsigned char> const&)>
//  ss1.put(Occupancy.vacHTag(), Occupancy.getVacancyH()); // EXPERIMENTAL
#endif
#if 1 && defined(DEBUG)
    ss1.put(NominalRadValve.tagCMPC(), NominalRadValve.getCumulativeMovementPC()); // EXPERIMENTAL
    553e:	40 91 3e 02 	lds	r20, 0x023E
    5542:	50 91 3f 02 	lds	r21, 0x023F
    5546:	5f 70       	andi	r21, 0x0F	; 15
    5548:	8d ea       	ldi	r24, 0xAD	; 173
    554a:	93 e0       	ldi	r25, 0x03	; 3
    554c:	66 e2       	ldi	r22, 0x26	; 38
    554e:	71 e0       	ldi	r23, 0x01	; 1
    5550:	0e 94 0c 19 	call	0x3218	; 0x3218 <SimpleStatsRotationBase::put(char const*, int)>
#endif
  const uint8_t wrote = ss1.writeJSON((uint8_t *)buf, sizeof(buf), 0, true);
    5554:	8d ea       	ldi	r24, 0xAD	; 173
    5556:	93 e0       	ldi	r25, 0x03	; 3
    5558:	6e 01       	movw	r12, r28
    555a:	08 94       	sec
    555c:	c1 1c       	adc	r12, r1
    555e:	d1 1c       	adc	r13, r1
    5560:	b6 01       	movw	r22, r12
    5562:	40 e5       	ldi	r20, 0x50	; 80
    5564:	20 e0       	ldi	r18, 0x00	; 0
    5566:	01 e0       	ldi	r16, 0x01	; 1
    5568:	ee 24       	eor	r14, r14
    556a:	0e 94 00 17 	call	0x2e00	; 0x2e00 <SimpleStatsRotationBase::writeJSON(unsigned char*, unsigned char, unsigned char, bool, bool)>
  if(0 != wrote) { Serial.print(buf); }
    556e:	88 23       	and	r24, r24
    5570:	29 f0       	breq	.+10     	; 0x557c <serialStatusReport()+0x3f6>
    5572:	8b e3       	ldi	r24, 0x3B	; 59
    5574:	95 e0       	ldi	r25, 0x05	; 5
    5576:	b6 01       	movw	r22, r12
    5578:	0e 94 36 3c 	call	0x786c	; 0x786c <Print::print(char const*)>
#endif

  // Terminate line.
  Serial.println();
    557c:	8b e3       	ldi	r24, 0x3B	; 59
    557e:	95 e0       	ldi	r25, 0x05	; 5
    5580:	0e 94 fd 3a 	call	0x75fa	; 0x75fa <Print::println()>

  // Ensure that all text is sent before this routine returns, in case any sleep/powerdown follows that kills the UART.
  flushSerialSCTSensitive();
    5584:	0e 94 94 20 	call	0x4128	; 0x4128 <flushSerialSCTSensitive()>

  if(neededWaking) { powerDownSerial(); }
    5588:	bb 20       	and	r11, r11
    558a:	11 f0       	breq	.+4      	; 0x5590 <serialStatusReport()+0x40a>
    558c:	0e 94 5e 20 	call	0x40bc	; 0x40bc <powerDownSerial()>
  }
    5590:	c0 5b       	subi	r28, 0xB0	; 176
    5592:	df 4f       	sbci	r29, 0xFF	; 255
    5594:	0f b6       	in	r0, 0x3f	; 63
    5596:	f8 94       	cli
    5598:	de bf       	out	0x3e, r29	; 62
    559a:	0f be       	out	0x3f, r0	; 63
    559c:	cd bf       	out	0x3d, r28	; 61
    559e:	cf 91       	pop	r28
    55a0:	df 91       	pop	r29
    55a2:	1f 91       	pop	r17
    55a4:	0f 91       	pop	r16
    55a6:	ff 90       	pop	r15
    55a8:	ef 90       	pop	r14
    55aa:	df 90       	pop	r13
    55ac:	cf 90       	pop	r12
    55ae:	bf 90       	pop	r11
    55b0:	08 95       	ret

000055b2 <pollCLI(unsigned char)>:
// Used to poll user side for CLI input until specified sub-cycle time.
// Commands should be sent terminated by CR *or* LF; both may prevent 'E' (exit) from working properly.
// A period of less than (say) 500ms will be difficult for direct human response on a raw terminal.
// A period of less than (say) 100ms is not recommended to avoid possibility of overrun on long interactions.
// NOT RENTRANT (eg uses static state for speed and code space).
void pollCLI(const uint8_t maxSCT)
    55b2:	bf 92       	push	r11
    55b4:	cf 92       	push	r12
    55b6:	df 92       	push	r13
    55b8:	ef 92       	push	r14
    55ba:	ff 92       	push	r15
    55bc:	0f 93       	push	r16
    55be:	1f 93       	push	r17
    55c0:	df 93       	push	r29
    55c2:	cf 93       	push	r28
    55c4:	00 d0       	rcall	.+0      	; 0x55c6 <pollCLI(unsigned char)+0x14>
    55c6:	00 d0       	rcall	.+0      	; 0x55c8 <pollCLI(unsigned char)+0x16>
    55c8:	00 d0       	rcall	.+0      	; 0x55ca <pollCLI(unsigned char)+0x18>
    55ca:	cd b7       	in	r28, 0x3d	; 61
    55cc:	de b7       	in	r29, 0x3e	; 62
    55ce:	d8 2e       	mov	r13, r24
  {
  // Compute safe limit time given granularity of sleep and buffer fill.
  const uint8_t targetMaxSCT = (maxSCT <= MIN_POLL_SCT) ? ((uint8_t) 0) : ((uint8_t) (maxSCT - 1 - MIN_POLL_SCT));
    55d0:	22 e0       	ldi	r18, 0x02	; 2
    55d2:	28 17       	cp	r18, r24
    55d4:	10 f0       	brcs	.+4      	; 0x55da <pollCLI(unsigned char)+0x28>
    55d6:	00 e0       	ldi	r16, 0x00	; 0
    55d8:	02 c0       	rjmp	.+4      	; 0x55de <pollCLI(unsigned char)+0x2c>
    55da:	08 2f       	mov	r16, r24
    55dc:	03 50       	subi	r16, 0x03	; 3
  if(getSubCycleTime() >= targetMaxSCT) { return; } // Too short to try.
    55de:	80 91 b2 00 	lds	r24, 0x00B2
    55e2:	80 17       	cp	r24, r16
    55e4:	08 f0       	brcs	.+2      	; 0x55e8 <pollCLI(unsigned char)+0x36>
    55e6:	1d c3       	rjmp	.+1594   	; 0x5c22 <pollCLI(unsigned char)+0x670>

  const bool neededWaking = powerUpSerialIfDisabled();
    55e8:	0e 94 a9 20 	call	0x4152	; 0x4152 <powerUpSerialIfDisabled()>
    55ec:	b8 2e       	mov	r11, r24
    55ee:	04 c0       	rjmp	.+8      	; 0x55f8 <pollCLI(unsigned char)+0x46>

  // Purge any stray pending input, such as a trailing LF from previous input.
  while(Serial.available() > 0) { Serial.read(); }
    55f0:	8b e3       	ldi	r24, 0x3B	; 59
    55f2:	95 e0       	ldi	r25, 0x05	; 5
    55f4:	0e 94 bc 39 	call	0x7378	; 0x7378 <HardwareSerial::read()>
    55f8:	8b e3       	ldi	r24, 0x3B	; 59
    55fa:	95 e0       	ldi	r25, 0x05	; 5
    55fc:	0e 94 8b 39 	call	0x7316	; 0x7316 <HardwareSerial::available()>
    5600:	18 16       	cp	r1, r24
    5602:	19 06       	cpc	r1, r25
    5604:	ac f3       	brlt	.-22     	; 0x55f0 <pollCLI(unsigned char)+0x3e>

  // Generate and flush prompt character to the user, after a CRLF to reduce ambiguity.
  // Do this AFTER flushing the input so that sending command immediately after prompt should work.
  Serial.println();
    5606:	8b e3       	ldi	r24, 0x3B	; 59
    5608:	95 e0       	ldi	r25, 0x05	; 5
    560a:	0e 94 fd 3a 	call	0x75fa	; 0x75fa <Print::println()>
  Serial.print(CLIPromptChar);
    560e:	8b e3       	ldi	r24, 0x3B	; 59
    5610:	95 e0       	ldi	r25, 0x05	; 5
    5612:	6e e3       	ldi	r22, 0x3E	; 62
    5614:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
  // Idle a short while to try to save energy, waiting for serial TX end and possible RX response start.
  flushSerialSCTSensitive();
    5618:	0e 94 94 20 	call	0x4128	; 0x4128 <flushSerialSCTSensitive()>
    561c:	10 e0       	ldi	r17, 0x00	; 0
    // Idle waiting for input, to save power, then/else do something useful with some CPU cycles...
#if CAN_IDLE_30MS
    // Minimise power consumption leaving CPU/UART clock running, if no danger of RX overrun.
    // Don't do this too close to end of target end time to avoid missing it.
    // Note: may get woken on timer0 interrupts as well as RX and watchdog.
    if(sct < targetMaxSCT-2) { idle15AndPoll(); continue; }
    561e:	e0 2e       	mov	r14, r16
    5620:	ff 24       	eor	r15, r15
    5622:	8e ef       	ldi	r24, 0xFE	; 254
    5624:	9f ef       	ldi	r25, 0xFF	; 255
    5626:	e8 0e       	add	r14, r24
    5628:	f9 1e       	adc	r15, r25
#ifdef ENABLE_AVR_IDLE_MODE
// Idle productively polling I/O, etc, across the system while spending time in low-power mode if possible.
// Typically sleeps for nominally up to 30ms; tries to allow ealier wakeup if interrupt is received, etc.
// (Will often be prematurely woken by timer0 with ~16ms interval.)
// True iff watchdog timer expired; false if something else woke the CPU.
static bool inline idle15AndPoll() { const bool wd = idleCPU(WDTO_15MS); pollIO(!wd); return(wd); }
    562a:	cc 24       	eor	r12, r12
    562c:	c3 94       	inc	r12
  //Serial.setTimeout(timeoutms); const int n = Serial.readBytesUntil('\r', buf, MAXIMUM_CLI_RESPONSE_CHARS);
  uint8_t n = 0;
  while(n < MAXIMUM_CLI_RESPONSE_CHARS)
    {
    // Read next character if immediately available.
    if(Serial.available() > 0)
    562e:	8b e3       	ldi	r24, 0x3B	; 59
    5630:	95 e0       	ldi	r25, 0x05	; 5
    5632:	0e 94 8b 39 	call	0x7316	; 0x7316 <HardwareSerial::available()>
    5636:	18 16       	cp	r1, r24
    5638:	19 06       	cpc	r1, r25
    563a:	0c f0       	brlt	.+2      	; 0x563e <pollCLI(unsigned char)+0x8c>
    563c:	43 c0       	rjmp	.+134    	; 0x56c4 <pollCLI(unsigned char)+0x112>
      {
      int ic = Serial.read();
    563e:	8b e3       	ldi	r24, 0x3B	; 59
    5640:	95 e0       	ldi	r25, 0x05	; 5
    5642:	0e 94 bc 39 	call	0x7378	; 0x7378 <HardwareSerial::read()>
    5646:	bc 01       	movw	r22, r24
      if(('\r' == ic) || ('\n' == ic)) { break; } // Stop at CR, eg from CRLF, or LF.
    5648:	8d 30       	cpi	r24, 0x0D	; 13
    564a:	91 05       	cpc	r25, r1
    564c:	09 f4       	brne	.+2      	; 0x5650 <pollCLI(unsigned char)+0x9e>
    564e:	50 c0       	rjmp	.+160    	; 0x56f0 <pollCLI(unsigned char)+0x13e>
    5650:	8a 30       	cpi	r24, 0x0A	; 10
    5652:	91 05       	cpc	r25, r1
    5654:	09 f4       	brne	.+2      	; 0x5658 <pollCLI(unsigned char)+0xa6>
    5656:	4c c0       	rjmp	.+152    	; 0x56f0 <pollCLI(unsigned char)+0x13e>
#ifdef CLI_INTERACTIVE_ECHO
      if(('\b' == ic) || (127 == ic))
    5658:	88 30       	cpi	r24, 0x08	; 8
    565a:	91 05       	cpc	r25, r1
    565c:	19 f0       	breq	.+6      	; 0x5664 <pollCLI(unsigned char)+0xb2>
    565e:	8f 37       	cpi	r24, 0x7F	; 127
    5660:	91 05       	cpc	r25, r1
    5662:	99 f4       	brne	.+38     	; 0x568a <pollCLI(unsigned char)+0xd8>
        {
        // Handle backspace or delete as delete...
        if(n > 0) // Ignore unless something to delete...
    5664:	11 23       	and	r17, r17
    5666:	19 f3       	breq	.-58     	; 0x562e <pollCLI(unsigned char)+0x7c>
          {
          Serial.print('\b');
    5668:	8b e3       	ldi	r24, 0x3B	; 59
    566a:	95 e0       	ldi	r25, 0x05	; 5
    566c:	68 e0       	ldi	r22, 0x08	; 8
    566e:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
          Serial.print(' ');
    5672:	8b e3       	ldi	r24, 0x3B	; 59
    5674:	95 e0       	ldi	r25, 0x05	; 5
    5676:	60 e2       	ldi	r22, 0x20	; 32
    5678:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
          Serial.print('\b');
    567c:	8b e3       	ldi	r24, 0x3B	; 59
    567e:	95 e0       	ldi	r25, 0x05	; 5
    5680:	68 e0       	ldi	r22, 0x08	; 8
    5682:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
          --n;
    5686:	11 50       	subi	r17, 0x01	; 1
    5688:	2f c0       	rjmp	.+94     	; 0x56e8 <pollCLI(unsigned char)+0x136>
          }
        continue;
        }
#endif
      if((ic < 32) || (ic > 126)) { continue; } // Drop bogus characters.
    568a:	80 97       	sbiw	r24, 0x20	; 32
    568c:	8f 35       	cpi	r24, 0x5F	; 95
    568e:	91 05       	cpc	r25, r1
    5690:	58 f5       	brcc	.+86     	; 0x56e8 <pollCLI(unsigned char)+0x136>
      // Ignore any leading char that is not a letter (or '?'),
      // and force leading (command) char to upper case.
      if(0 == n)
    5692:	11 23       	and	r17, r17
    5694:	61 f4       	brne	.+24     	; 0x56ae <pollCLI(unsigned char)+0xfc>
        {
        ic = toupper(ic);
    5696:	cb 01       	movw	r24, r22
    5698:	0e 94 d2 3d 	call	0x7ba4	; 0x7ba4 <toupper>
    569c:	bc 01       	movw	r22, r24
        if(('?' != ic) && ((ic < 'A') || (ic > 'Z'))) { continue; }
    569e:	8f 33       	cpi	r24, 0x3F	; 63
    56a0:	91 05       	cpc	r25, r1
    56a2:	29 f0       	breq	.+10     	; 0x56ae <pollCLI(unsigned char)+0xfc>
    56a4:	81 54       	subi	r24, 0x41	; 65
    56a6:	90 40       	sbci	r25, 0x00	; 0
    56a8:	4a 97       	sbiw	r24, 0x1a	; 26
    56aa:	08 f0       	brcs	.+2      	; 0x56ae <pollCLI(unsigned char)+0xfc>
    56ac:	c0 cf       	rjmp	.-128    	; 0x562e <pollCLI(unsigned char)+0x7c>
        }
      // Store the incoming char.
      buf[n++] = (char) ic;
    56ae:	e1 2f       	mov	r30, r17
    56b0:	f0 e0       	ldi	r31, 0x00	; 0
    56b2:	e5 56       	subi	r30, 0x65	; 101
    56b4:	fc 4f       	sbci	r31, 0xFC	; 252
    56b6:	60 83       	st	Z, r22
    56b8:	1f 5f       	subi	r17, 0xFF	; 255
#ifdef CLI_INTERACTIVE_ECHO
      Serial.print((char) ic); // Echo immediately.
    56ba:	8b e3       	ldi	r24, 0x3B	; 59
    56bc:	95 e0       	ldi	r25, 0x05	; 5
    56be:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
    56c2:	12 c0       	rjmp	.+36     	; 0x56e8 <pollCLI(unsigned char)+0x136>
#endif
      continue;
      }
    // Quit WITHOUT PROCESSING THE POSSIBLY-INCOMPLETE INPUT if time limit is hit (or very close).
    const uint8_t sct = getSubCycleTime();
    56c4:	80 91 b2 00 	lds	r24, 0x00B2
    if(sct >= targetMaxSCT)
    56c8:	80 17       	cp	r24, r16
    56ca:	08 f0       	brcs	.+2      	; 0x56ce <pollCLI(unsigned char)+0x11c>
    56cc:	90 c2       	rjmp	.+1312   	; 0x5bee <pollCLI(unsigned char)+0x63c>
    // Idle waiting for input, to save power, then/else do something useful with some CPU cycles...
#if CAN_IDLE_30MS
    // Minimise power consumption leaving CPU/UART clock running, if no danger of RX overrun.
    // Don't do this too close to end of target end time to avoid missing it.
    // Note: may get woken on timer0 interrupts as well as RX and watchdog.
    if(sct < targetMaxSCT-2) { idle15AndPoll(); continue; }
    56ce:	90 e0       	ldi	r25, 0x00	; 0
    56d0:	8e 15       	cp	r24, r14
    56d2:	9f 05       	cpc	r25, r15
    56d4:	3c f4       	brge	.+14     	; 0x56e4 <pollCLI(unsigned char)+0x132>
    56d6:	80 e0       	ldi	r24, 0x00	; 0
    56d8:	0e 94 58 1d 	call	0x3ab0	; 0x3ab0 <idleCPU(signed char)>
    56dc:	8c 25       	eor	r24, r12
    56de:	0e 94 87 07 	call	0xf0e	; 0xf0e <pollIO(bool)>
    56e2:	02 c0       	rjmp	.+4      	; 0x56e8 <pollCLI(unsigned char)+0x136>
#endif
    burnHundredsOfCyclesProductivelyAndPoll(); // Use time time to poll for I/O, etc.
    56e4:	0e 94 78 20 	call	0x40f0	; 0x40f0 <burnHundredsOfCyclesProductivelyAndPoll()>
  // Read a line up to a terminating CR, either on its own or as part of CRLF.
  // (Note that command content and timing may be useful to fold into PRNG entropy pool.)
  static char buf[MAXIMUM_CLI_RESPONSE_CHARS+1]; // Note: static state, efficient for small command lines.  Space for terminating '\0'.
  //Serial.setTimeout(timeoutms); const int n = Serial.readBytesUntil('\r', buf, MAXIMUM_CLI_RESPONSE_CHARS);
  uint8_t n = 0;
  while(n < MAXIMUM_CLI_RESPONSE_CHARS)
    56e8:	19 30       	cpi	r17, 0x09	; 9
    56ea:	08 f4       	brcc	.+2      	; 0x56ee <pollCLI(unsigned char)+0x13c>
    56ec:	a0 cf       	rjmp	.-192    	; 0x562e <pollCLI(unsigned char)+0x7c>
    56ee:	03 c0       	rjmp	.+6      	; 0x56f6 <pollCLI(unsigned char)+0x144>
    if(sct < targetMaxSCT-2) { idle15AndPoll(); continue; }
#endif
    burnHundredsOfCyclesProductivelyAndPoll(); // Use time time to poll for I/O, etc.
    }

  if(n > 0)
    56f0:	11 23       	and	r17, r17
    56f2:	09 f4       	brne	.+2      	; 0x56f6 <pollCLI(unsigned char)+0x144>
    56f4:	7c c2       	rjmp	.+1272   	; 0x5bee <pollCLI(unsigned char)+0x63c>
    {
    // Restart the CLI timer on receipt of plausible (ASCII) input (cf noise from UART floating or starting up),
    // Else print a very brief low-CPU-cost help message and give up as efficiently and safely and quickly as possible.
    const char firstChar = buf[0];
    const bool plausibleCommand = ((firstChar >= '?') && (firstChar <= 'z'));
    if(plausibleCommand) { resetCLIActiveTimer(); }
    56f6:	80 91 9b 03 	lds	r24, 0x039B
    56fa:	8f 53       	subi	r24, 0x3F	; 63
    56fc:	8c 33       	cpi	r24, 0x3C	; 60
    56fe:	08 f0       	brcs	.+2      	; 0x5702 <pollCLI(unsigned char)+0x150>
    5700:	46 c0       	rjmp	.+140    	; 0x578e <pollCLI(unsigned char)+0x1dc>
#define CLI_DEFAULT_TIMEOUT_M 2
static volatile uint8_t CLITimeoutM = CLI_DEFAULT_TIMEOUT_M;

// Reset CLI active timer to the full whack before it goes inactive again (ie makes CLI active for a while).
// Thread-safe.
void resetCLIActiveTimer() { CLITimeoutM = CLI_DEFAULT_TIMEOUT_M; }
    5702:	82 e0       	ldi	r24, 0x02	; 2
    5704:	80 93 37 01 	sts	0x0137, r24
      if(neededWaking) { powerDownSerial(); }
      return;
      }

    // Null-terminate the received command line.
    buf[n] = '\0';
    5708:	e1 2f       	mov	r30, r17
    570a:	f0 e0       	ldi	r31, 0x00	; 0
    570c:	e5 56       	subi	r30, 0x65	; 101
    570e:	fc 4f       	sbci	r31, 0xFC	; 252
    5710:	10 82       	st	Z, r1

    // strupr(buf); // Force to upper-case
#ifdef CLI_INTERACTIVE_ECHO
    Serial.println(); // ACK user's end-of-line.
    5712:	8b e3       	ldi	r24, 0x3B	; 59
    5714:	95 e0       	ldi	r25, 0x05	; 5
    5716:	0e 94 fd 3a 	call	0x75fa	; 0x75fa <Print::println()>
    Serial.println(buf); // Echo the line received (asynchronously).
#endif

    // Process the input received, with action based on the first char...
    bool showStatus = true; // Default to showing status.
    switch(buf[0])
    571a:	80 91 9b 03 	lds	r24, 0x039B
    571e:	8f 34       	cpi	r24, 0x4F	; 79
    5720:	09 f4       	brne	.+2      	; 0x5724 <pollCLI(unsigned char)+0x172>
    5722:	5a c1       	rjmp	.+692    	; 0x59d8 <pollCLI(unsigned char)+0x426>
    5724:	80 35       	cpi	r24, 0x50	; 80
    5726:	bc f4       	brge	.+46     	; 0x5756 <pollCLI(unsigned char)+0x1a4>
    5728:	86 34       	cpi	r24, 0x46	; 70
    572a:	09 f4       	brne	.+2      	; 0x572e <pollCLI(unsigned char)+0x17c>
    572c:	d7 c0       	rjmp	.+430    	; 0x58dc <pollCLI(unsigned char)+0x32a>
    572e:	87 34       	cpi	r24, 0x47	; 71
    5730:	4c f4       	brge	.+18     	; 0x5744 <pollCLI(unsigned char)+0x192>
    5732:	84 34       	cpi	r24, 0x44	; 68
    5734:	09 f4       	brne	.+2      	; 0x5738 <pollCLI(unsigned char)+0x186>
    5736:	4b c0       	rjmp	.+150    	; 0x57ce <pollCLI(unsigned char)+0x21c>
    5738:	85 34       	cpi	r24, 0x45	; 69
    573a:	0c f0       	brlt	.+2      	; 0x573e <pollCLI(unsigned char)+0x18c>
    573c:	45 c0       	rjmp	.+138    	; 0x57c8 <pollCLI(unsigned char)+0x216>
    573e:	83 34       	cpi	r24, 0x43	; 67
    5740:	59 f5       	brne	.+86     	; 0x5798 <pollCLI(unsigned char)+0x1e6>
    5742:	2e c0       	rjmp	.+92     	; 0x57a0 <pollCLI(unsigned char)+0x1ee>
    5744:	89 34       	cpi	r24, 0x49	; 73
    5746:	09 f4       	brne	.+2      	; 0x574a <pollCLI(unsigned char)+0x198>
    5748:	2f c1       	rjmp	.+606    	; 0x59a8 <pollCLI(unsigned char)+0x3f6>
    574a:	8c 34       	cpi	r24, 0x4C	; 76
    574c:	09 f4       	brne	.+2      	; 0x5750 <pollCLI(unsigned char)+0x19e>
    574e:	30 c1       	rjmp	.+608    	; 0x59b0 <pollCLI(unsigned char)+0x3fe>
    5750:	88 34       	cpi	r24, 0x48	; 72
    5752:	11 f5       	brne	.+68     	; 0x5798 <pollCLI(unsigned char)+0x1e6>
    5754:	ed c0       	rjmp	.+474    	; 0x5930 <pollCLI(unsigned char)+0x37e>
    5756:	84 35       	cpi	r24, 0x54	; 84
    5758:	09 f4       	brne	.+2      	; 0x575c <pollCLI(unsigned char)+0x1aa>
    575a:	cb c1       	rjmp	.+918    	; 0x5af2 <pollCLI(unsigned char)+0x540>
    575c:	85 35       	cpi	r24, 0x55	; 85
    575e:	4c f4       	brge	.+18     	; 0x5772 <pollCLI(unsigned char)+0x1c0>
    5760:	81 35       	cpi	r24, 0x51	; 81
    5762:	09 f4       	brne	.+2      	; 0x5766 <pollCLI(unsigned char)+0x1b4>
    5764:	91 c1       	rjmp	.+802    	; 0x5a88 <pollCLI(unsigned char)+0x4d6>
    5766:	81 35       	cpi	r24, 0x51	; 81
    5768:	0c f4       	brge	.+2      	; 0x576c <pollCLI(unsigned char)+0x1ba>
    576a:	4a c1       	rjmp	.+660    	; 0x5a00 <pollCLI(unsigned char)+0x44e>
    576c:	83 35       	cpi	r24, 0x53	; 83
    576e:	a1 f4       	brne	.+40     	; 0x5798 <pollCLI(unsigned char)+0x1e6>
    5770:	8e c1       	rjmp	.+796    	; 0x5a8e <pollCLI(unsigned char)+0x4dc>
    5772:	87 35       	cpi	r24, 0x57	; 87
    5774:	09 f4       	brne	.+2      	; 0x5778 <pollCLI(unsigned char)+0x1c6>
    5776:	ee c1       	rjmp	.+988    	; 0x5b54 <pollCLI(unsigned char)+0x5a2>
    5778:	88 35       	cpi	r24, 0x58	; 88
    577a:	1c f4       	brge	.+6      	; 0x5782 <pollCLI(unsigned char)+0x1d0>
    577c:	86 35       	cpi	r24, 0x56	; 86
    577e:	61 f4       	brne	.+24     	; 0x5798 <pollCLI(unsigned char)+0x1e6>
    5780:	e6 c1       	rjmp	.+972    	; 0x5b4e <pollCLI(unsigned char)+0x59c>
    5782:	88 35       	cpi	r24, 0x58	; 88
    5784:	09 f4       	brne	.+2      	; 0x5788 <pollCLI(unsigned char)+0x1d6>
    5786:	ea c1       	rjmp	.+980    	; 0x5b5c <pollCLI(unsigned char)+0x5aa>
    5788:	8a 35       	cpi	r24, 0x5A	; 90
    578a:	31 f4       	brne	.+12     	; 0x5798 <pollCLI(unsigned char)+0x1e6>
    578c:	fe c1       	rjmp	.+1020   	; 0x5b8a <pollCLI(unsigned char)+0x5d8>
    const char firstChar = buf[0];
    const bool plausibleCommand = ((firstChar >= '?') && (firstChar <= 'z'));
    if(plausibleCommand) { resetCLIActiveTimer(); }
    else
      {
      Serial.println(F("? for CLI help"));
    578e:	8b e3       	ldi	r24, 0x3B	; 59
    5790:	95 e0       	ldi	r25, 0x05	; 5
    5792:	6d ee       	ldi	r22, 0xED	; 237
    5794:	71 e0       	ldi	r23, 0x01	; 1
    5796:	28 c2       	rjmp	.+1104   	; 0x5be8 <pollCLI(unsigned char)+0x636>
    bool showStatus = true; // Default to showing status.
    switch(buf[0])
      {
      // Explicit request for help, or unrecognised first character.
      // Avoid showing status as may already be rather a lot of output.
      default: case '?': { dumpCLIUsage(maxSCT); showStatus = false; break; }
    5798:	8d 2d       	mov	r24, r13
    579a:	0e 94 c7 27 	call	0x4f8e	; 0x4f8e <dumpCLIUsage(unsigned char)>
    579e:	20 c2       	rjmp	.+1088   	; 0x5be0 <pollCLI(unsigned char)+0x62e>
      case 'C':
        {
        char *last; // Used by strtok_r().
        char *tok1;
        // Minimum 3 character sequence makes sense and is safe to tokenise, eg "C 0".
        if((n >= 3) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
    57a0:	13 30       	cpi	r17, 0x03	; 3
    57a2:	08 f4       	brcc	.+2      	; 0x57a6 <pollCLI(unsigned char)+0x1f4>
    57a4:	3b c2       	rjmp	.+1142   	; 0x5c1c <pollCLI(unsigned char)+0x66a>
    57a6:	8d e9       	ldi	r24, 0x9D	; 157
    57a8:	93 e0       	ldi	r25, 0x03	; 3
    57aa:	6b e2       	ldi	r22, 0x2B	; 43
    57ac:	71 e0       	ldi	r23, 0x01	; 1
    57ae:	ae 01       	movw	r20, r28
    57b0:	4f 5f       	subi	r20, 0xFF	; 255
    57b2:	5f 4f       	sbci	r21, 0xFF	; 255
    57b4:	0e 94 06 03 	call	0x60c	; 0x60c <strtok_r>
    57b8:	00 97       	sbiw	r24, 0x00	; 0
    57ba:	09 f4       	brne	.+2      	; 0x57be <pollCLI(unsigned char)+0x20c>
    57bc:	2f c2       	rjmp	.+1118   	; 0x5c1c <pollCLI(unsigned char)+0x66a>
          {
          const uint8_t m = (uint8_t) atoi(tok1);
    57be:	0e 94 b9 02 	call	0x572	; 0x572 <atoi>
          setMinBoilerOnMinutes(m);
    57c2:	0e 94 f0 07 	call	0xfe0	; 0xfe0 <setMinBoilerOnMinutes(unsigned char)>
    57c6:	2a c2       	rjmp	.+1108   	; 0x5c1c <pollCLI(unsigned char)+0x66a>
#endif

      // Exit/deactivate CLI immediately.
      // This should be followed by JUST CR ('\r') OR LF ('\b')
      // else the second will wake the CLI up again.
      case 'E': { CLITimeoutM = 0; break; }
    57c8:	10 92 37 01 	sts	0x0137, r1
    57cc:	27 c2       	rjmp	.+1102   	; 0x5c1c <pollCLI(unsigned char)+0x66a>
          }
#endif
        char *last; // Used by strtok_r().
        char *tok1;
        // Minimum 3 character sequence makes sense and is safe to tokenise, eg "D 0".
        if((n >= 3) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
    57ce:	13 30       	cpi	r17, 0x03	; 3
    57d0:	08 f4       	brcc	.+2      	; 0x57d4 <pollCLI(unsigned char)+0x222>
    57d2:	06 c2       	rjmp	.+1036   	; 0x5be0 <pollCLI(unsigned char)+0x62e>
    57d4:	8d e9       	ldi	r24, 0x9D	; 157
    57d6:	93 e0       	ldi	r25, 0x03	; 3
    57d8:	6b e2       	ldi	r22, 0x2B	; 43
    57da:	71 e0       	ldi	r23, 0x01	; 1
    57dc:	ae 01       	movw	r20, r28
    57de:	4f 5f       	subi	r20, 0xFF	; 255
    57e0:	5f 4f       	sbci	r21, 0xFF	; 255
    57e2:	0e 94 06 03 	call	0x60c	; 0x60c <strtok_r>
    57e6:	00 97       	sbiw	r24, 0x00	; 0
    57e8:	09 f4       	brne	.+2      	; 0x57ec <pollCLI(unsigned char)+0x23a>
    57ea:	fa c1       	rjmp	.+1012   	; 0x5be0 <pollCLI(unsigned char)+0x62e>
          {
          const uint8_t setN = (uint8_t) atoi(tok1);
    57ec:	0e 94 b9 02 	call	0x572	; 0x572 <atoi>
    57f0:	08 2f       	mov	r16, r24
          const uint8_t thisHH = getHoursLT();
    57f2:	0e 94 7a 24 	call	0x48f4	; 0x48f4 <getHoursLT()>
    57f6:	f8 2e       	mov	r15, r24
//          const uint8_t lastHH = (thisHH > 0) ? (thisHH-1) : 23;
          // Print label.
          switch(setN)
    57f8:	06 30       	cpi	r16, 0x06	; 6
    57fa:	28 f4       	brcc	.+10     	; 0x5806 <pollCLI(unsigned char)+0x254>
    57fc:	04 30       	cpi	r16, 0x04	; 4
    57fe:	a0 f4       	brcc	.+40     	; 0x5828 <pollCLI(unsigned char)+0x276>
    5800:	02 30       	cpi	r16, 0x02	; 2
    5802:	48 f0       	brcs	.+18     	; 0x5816 <pollCLI(unsigned char)+0x264>
    5804:	0c c0       	rjmp	.+24     	; 0x581e <pollCLI(unsigned char)+0x26c>
    5806:	08 30       	cpi	r16, 0x08	; 8
    5808:	a0 f0       	brcs	.+40     	; 0x5832 <pollCLI(unsigned char)+0x280>
    580a:	0a 30       	cpi	r16, 0x0A	; 10
    580c:	c8 f0       	brcs	.+50     	; 0x5840 <pollCLI(unsigned char)+0x28e>
            {
            default: { Serial.print('?'); break; }
    580e:	8b e3       	ldi	r24, 0x3B	; 59
    5810:	95 e0       	ldi	r25, 0x05	; 5
    5812:	6f e3       	ldi	r22, 0x3F	; 63
    5814:	18 c0       	rjmp	.+48     	; 0x5846 <pollCLI(unsigned char)+0x294>
            case EE_STATS_SET_TEMP_BY_HOUR: case EE_STATS_SET_TEMP_BY_HOUR_SMOOTHED: { Serial.print('C'); break; }
    5816:	8b e3       	ldi	r24, 0x3B	; 59
    5818:	95 e0       	ldi	r25, 0x05	; 5
    581a:	63 e4       	ldi	r22, 0x43	; 67
    581c:	14 c0       	rjmp	.+40     	; 0x5846 <pollCLI(unsigned char)+0x294>
            case EE_STATS_SET_AMBLIGHT_BY_HOUR: case EE_STATS_SET_AMBLIGHT_BY_HOUR_SMOOTHED: { Serial.print(F("ambl")); break; }
    581e:	8b e3       	ldi	r24, 0x3B	; 59
    5820:	95 e0       	ldi	r25, 0x05	; 5
    5822:	68 ee       	ldi	r22, 0xE8	; 232
    5824:	71 e0       	ldi	r23, 0x01	; 1
    5826:	09 c0       	rjmp	.+18     	; 0x583a <pollCLI(unsigned char)+0x288>
            case EE_STATS_SET_OCCPC_BY_HOUR: case EE_STATS_SET_OCCPC_BY_HOUR_SMOOTHED: { Serial.print(F("occ%")); break; }
    5828:	8b e3       	ldi	r24, 0x3B	; 59
    582a:	95 e0       	ldi	r25, 0x05	; 5
    582c:	63 ee       	ldi	r22, 0xE3	; 227
    582e:	71 e0       	ldi	r23, 0x01	; 1
    5830:	04 c0       	rjmp	.+8      	; 0x583a <pollCLI(unsigned char)+0x288>
            case EE_STATS_SET_RHPC_BY_HOUR: case EE_STATS_SET_RHPC_BY_HOUR_SMOOTHED: { Serial.print(F("RH%")); break; }
    5832:	8b e3       	ldi	r24, 0x3B	; 59
    5834:	95 e0       	ldi	r25, 0x05	; 5
    5836:	6f ed       	ldi	r22, 0xDF	; 223
    5838:	71 e0       	ldi	r23, 0x01	; 1
    583a:	0e 94 d2 3a 	call	0x75a4	; 0x75a4 <Print::print(__FlashStringHelper const*)>
    583e:	05 c0       	rjmp	.+10     	; 0x584a <pollCLI(unsigned char)+0x298>
            case EE_STATS_SET_USER1_BY_HOUR: case EE_STATS_SET_USER1_BY_HOUR_SMOOTHED: { Serial.print('u'); break; }
    5840:	8b e3       	ldi	r24, 0x3B	; 59
    5842:	95 e0       	ldi	r25, 0x05	; 5
    5844:	65 e7       	ldi	r22, 0x75	; 117
    5846:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
#if defined(EE_STATS_SET_WARMMODE_BY_HOUR_OF_WK)
            case EE_STATS_SET_WARMMODE_BY_HOUR_OF_WK: { Serial.print('W'); break; }
#endif
            }
          Serial_print_space();
    584a:	0e 94 6a 27 	call	0x4ed4	; 0x4ed4 <Serial_print_space()>
          if(setN & 1) { Serial.print(F("smoothed")); } else { Serial.print(F("last")); }
    584e:	00 ff       	sbrs	r16, 0
    5850:	05 c0       	rjmp	.+10     	; 0x585c <pollCLI(unsigned char)+0x2aa>
    5852:	8b e3       	ldi	r24, 0x3B	; 59
    5854:	95 e0       	ldi	r25, 0x05	; 5
    5856:	66 ed       	ldi	r22, 0xD6	; 214
    5858:	71 e0       	ldi	r23, 0x01	; 1
    585a:	04 c0       	rjmp	.+8      	; 0x5864 <pollCLI(unsigned char)+0x2b2>
    585c:	8b e3       	ldi	r24, 0x3B	; 59
    585e:	95 e0       	ldi	r25, 0x05	; 5
    5860:	61 ed       	ldi	r22, 0xD1	; 209
    5862:	71 e0       	ldi	r23, 0x01	; 1
    5864:	0e 94 d2 3a 	call	0x75a4	; 0x75a4 <Print::print(__FlashStringHelper const*)>
          Serial_print_space();
    5868:	0e 94 6a 27 	call	0x4ed4	; 0x4ed4 <Serial_print_space()>
    586c:	10 e0       	ldi	r17, 0x00	; 0
          // Now print values.
          for(uint8_t hh = 0; hh < 24; ++hh)
            {
            const uint8_t statRaw = getByHourStat(hh, setN);
    586e:	81 2f       	mov	r24, r17
    5870:	60 2f       	mov	r22, r16
    5872:	0e 94 a4 06 	call	0xd48	; 0xd48 <getByHourStat(unsigned char, unsigned char)>
    5876:	68 2f       	mov	r22, r24
            // For unset stat show '-'...
            if(STATS_UNSET_BYTE == statRaw) { Serial.print('-'); }
    5878:	8f 3f       	cpi	r24, 0xFF	; 255
    587a:	31 f4       	brne	.+12     	; 0x5888 <pollCLI(unsigned char)+0x2d6>
    587c:	8b e3       	ldi	r24, 0x3B	; 59
    587e:	95 e0       	ldi	r25, 0x05	; 5
    5880:	6d e2       	ldi	r22, 0x2D	; 45
    5882:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
    5886:	19 c0       	rjmp	.+50     	; 0x58ba <pollCLI(unsigned char)+0x308>
            // ...else print more human-friendly version of stat.
            else switch(setN)
    5888:	02 30       	cpi	r16, 0x02	; 2
    588a:	38 f0       	brcs	.+14     	; 0x589a <pollCLI(unsigned char)+0x2e8>
              {
              default: { Serial.print(statRaw); break; } // Generic decimal stats.
    588c:	8b e3       	ldi	r24, 0x3B	; 59
    588e:	95 e0       	ldi	r25, 0x05	; 5
    5890:	4a e0       	ldi	r20, 0x0A	; 10
    5892:	50 e0       	ldi	r21, 0x00	; 0
    5894:	0e 94 d1 3b 	call	0x77a2	; 0x77a2 <Print::print(unsigned char, int)>
    5898:	10 c0       	rjmp	.+32     	; 0x58ba <pollCLI(unsigned char)+0x308>

              // Special formatting cases.
              case EE_STATS_SET_TEMP_BY_HOUR: case EE_STATS_SET_TEMP_BY_HOUR_SMOOTHED:
                // Uncompanded temperature, rounded.
                { Serial.print((expandTempC16(statRaw)+8) >> 4); break; }
    589a:	0e 94 e3 06 	call	0xdc6	; 0xdc6 <expandTempC16(unsigned char)>
    589e:	bc 01       	movw	r22, r24
    58a0:	68 5f       	subi	r22, 0xF8	; 248
    58a2:	7f 4f       	sbci	r23, 0xFF	; 255
    58a4:	54 e0       	ldi	r21, 0x04	; 4
    58a6:	75 95       	asr	r23
    58a8:	67 95       	ror	r22
    58aa:	5a 95       	dec	r21
    58ac:	e1 f7       	brne	.-8      	; 0x58a6 <pollCLI(unsigned char)+0x2f4>
    58ae:	8b e3       	ldi	r24, 0x3B	; 59
    58b0:	95 e0       	ldi	r25, 0x05	; 5
    58b2:	4a e0       	ldi	r20, 0x0A	; 10
    58b4:	50 e0       	ldi	r21, 0x00	; 0
    58b6:	0e 94 23 3c 	call	0x7846	; 0x7846 <Print::print(int, int)>
              case EE_STATS_SET_WARMMODE_BY_HOUR_OF_WK:
                // Warm mode usage bitmap by hour over week.
                { Serial.print(statRaw, HEX); break; }
#endif
              }
            if(hh == thisHH) { Serial.print('<'); } // Highlight current stat in this set.
    58ba:	1f 15       	cp	r17, r15
    58bc:	29 f4       	brne	.+10     	; 0x58c8 <pollCLI(unsigned char)+0x316>
    58be:	8b e3       	ldi	r24, 0x3B	; 59
    58c0:	95 e0       	ldi	r25, 0x05	; 5
    58c2:	6c e3       	ldi	r22, 0x3C	; 60
    58c4:	0e 94 f5 3a 	call	0x75ea	; 0x75ea <Print::print(char)>
#if 0 && defined(DEBUG)
            if(inOutlierQuartile(false, setN, hh)) { Serial.print('B'); } // In bottom quartile.
            if(inOutlierQuartile(true, setN, hh)) { Serial.print('T'); } // In top quartile.
#endif
            Serial_print_space();
    58c8:	0e 94 6a 27 	call	0x4ed4	; 0x4ed4 <Serial_print_space()>
            }
          Serial_print_space();
          if(setN & 1) { Serial.print(F("smoothed")); } else { Serial.print(F("last")); }
          Serial_print_space();
          // Now print values.
          for(uint8_t hh = 0; hh < 24; ++hh)
    58cc:	1f 5f       	subi	r17, 0xFF	; 255
    58ce:	18 31       	cpi	r17, 0x18	; 24
    58d0:	71 f6       	brne	.-100    	; 0x586e <pollCLI(unsigned char)+0x2bc>
            if(inOutlierQuartile(false, setN, hh)) { Serial.print('B'); } // In bottom quartile.
            if(inOutlierQuartile(true, setN, hh)) { Serial.print('T'); } // In top quartile.
#endif
            Serial_print_space();
            }
          Serial.println();
    58d2:	8b e3       	ldi	r24, 0x3B	; 59
    58d4:	95 e0       	ldi	r25, 0x05	; 5
    58d6:	0e 94 fd 3a 	call	0x75fa	; 0x75fa <Print::println()>
    58da:	82 c1       	rjmp	.+772    	; 0x5be0 <pollCLI(unsigned char)+0x62e>

      // Switch to FROST mode OR set FROST/setback temperature (even with temp pot available).
      // With F! force to frost and holiday (long-vacant) mode.  Useful for testing and for remote CLI use.
      case 'F':
        {
        if(n == 2)
    58dc:	12 30       	cpi	r17, 0x02	; 2
    58de:	a1 f4       	brne	.+40     	; 0x5908 <pollCLI(unsigned char)+0x356>
          {
          if('!' == buf[1]) { Serial.println(F("hols")); }
    58e0:	80 91 9c 03 	lds	r24, 0x039C
    58e4:	81 32       	cpi	r24, 0x21	; 33
    58e6:	31 f4       	brne	.+12     	; 0x58f4 <pollCLI(unsigned char)+0x342>
    58e8:	8b e3       	ldi	r24, 0x3B	; 59
    58ea:	95 e0       	ldi	r25, 0x05	; 5
    58ec:	6c ec       	ldi	r22, 0xCC	; 204
    58ee:	71 e0       	ldi	r23, 0x01	; 1
    58f0:	0e 94 1d 3b 	call	0x763a	; 0x763a <Print::println(__FlashStringHelper const*)>

    // Put directly into energy-conserving 'holiday mode' by making room appear to be 'long vacant'.
    // Be careful of retriggering presence immediately if this is set locally.
    // Set apparent vacancy to maximum to make setting obvious and to hide further vacancy from snooping.
    // Code elsewhere may wish to put the system in FROST mode also.
    void setHolidayMode() { activityCountdownM = 0; value = 0; occupationCountdownM = 0; vacancyH = 255U; }
    58f4:	10 92 2c 02 	sts	0x022C, r1
    58f8:	10 92 2a 02 	sts	0x022A, r1
    58fc:	10 92 2b 02 	sts	0x022B, r1
    5900:	8f ef       	ldi	r24, 0xFF	; 255
    5902:	80 93 2d 02 	sts	0x022D, r24
    5906:	7e c1       	rjmp	.+764    	; 0x5c04 <pollCLI(unsigned char)+0x652>
          break;
          }
#if defined(SETTABLE_TARGET_TEMPERATURES)
        char *last; // Used by strtok_r().
        char *tok1;
        if((n >= 3) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
    5908:	13 30       	cpi	r17, 0x03	; 3
    590a:	08 f4       	brcc	.+2      	; 0x590e <pollCLI(unsigned char)+0x35c>
    590c:	7b c1       	rjmp	.+758    	; 0x5c04 <pollCLI(unsigned char)+0x652>
    590e:	8d e9       	ldi	r24, 0x9D	; 157
    5910:	93 e0       	ldi	r25, 0x03	; 3
    5912:	6b e2       	ldi	r22, 0x2B	; 43
    5914:	71 e0       	ldi	r23, 0x01	; 1
    5916:	ae 01       	movw	r20, r28
    5918:	4f 5f       	subi	r20, 0xFF	; 255
    591a:	5f 4f       	sbci	r21, 0xFF	; 255
    591c:	0e 94 06 03 	call	0x60c	; 0x60c <strtok_r>
    5920:	00 97       	sbiw	r24, 0x00	; 0
    5922:	09 f4       	brne	.+2      	; 0x5926 <pollCLI(unsigned char)+0x374>
    5924:	6f c1       	rjmp	.+734    	; 0x5c04 <pollCLI(unsigned char)+0x652>
          {
          const uint8_t tempC = (uint8_t) atoi(tok1);
    5926:	0e 94 b9 02 	call	0x572	; 0x572 <atoi>
          if(!setFROSTTargetC(tempC)) { InvalidIgnored(); }
    592a:	0e 94 f7 07 	call	0xfee	; 0xfee <setFROSTTargetC(unsigned char)>
    592e:	09 c1       	rjmp	.+530    	; 0x5b42 <pollCLI(unsigned char)+0x590>
      case 'H':
        {
        char *last; // Used by strtok_r().
        char *tok1;
        // Minimum 5 character sequence makes sense and is safe to tokenise, eg "H 1 2".
        if((n >= 5) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
    5930:	15 30       	cpi	r17, 0x05	; 5
    5932:	08 f4       	brcc	.+2      	; 0x5936 <pollCLI(unsigned char)+0x384>
    5934:	6b c1       	rjmp	.+726    	; 0x5c0c <pollCLI(unsigned char)+0x65a>
    5936:	8d e9       	ldi	r24, 0x9D	; 157
    5938:	93 e0       	ldi	r25, 0x03	; 3
    593a:	6b e2       	ldi	r22, 0x2B	; 43
    593c:	71 e0       	ldi	r23, 0x01	; 1
    593e:	ae 01       	movw	r20, r28
    5940:	4f 5f       	subi	r20, 0xFF	; 255
    5942:	5f 4f       	sbci	r21, 0xFF	; 255
    5944:	0e 94 06 03 	call	0x60c	; 0x60c <strtok_r>
    5948:	7c 01       	movw	r14, r24
    594a:	00 97       	sbiw	r24, 0x00	; 0
    594c:	09 f4       	brne	.+2      	; 0x5950 <pollCLI(unsigned char)+0x39e>
    594e:	5e c1       	rjmp	.+700    	; 0x5c0c <pollCLI(unsigned char)+0x65a>
          {
          char *tok2 = strtok_r(NULL, " ", &last);
    5950:	80 e0       	ldi	r24, 0x00	; 0
    5952:	90 e0       	ldi	r25, 0x00	; 0
    5954:	6b e2       	ldi	r22, 0x2B	; 43
    5956:	71 e0       	ldi	r23, 0x01	; 1
    5958:	ae 01       	movw	r20, r28
    595a:	4f 5f       	subi	r20, 0xFF	; 255
    595c:	5f 4f       	sbci	r21, 0xFF	; 255
    595e:	0e 94 06 03 	call	0x60c	; 0x60c <strtok_r>
    5962:	8c 01       	movw	r16, r24
          if(NULL != tok2)
    5964:	00 97       	sbiw	r24, 0x00	; 0
    5966:	09 f4       	brne	.+2      	; 0x596a <pollCLI(unsigned char)+0x3b8>
    5968:	59 c1       	rjmp	.+690    	; 0x5c1c <pollCLI(unsigned char)+0x66a>
            {
            const int hc1 = atoi(tok1);
    596a:	c7 01       	movw	r24, r14
    596c:	0e 94 b9 02 	call	0x572	; 0x572 <atoi>
    5970:	7c 01       	movw	r14, r24
            const int hc2 = atoi(tok2);
    5972:	c8 01       	movw	r24, r16
    5974:	0e 94 b9 02 	call	0x572	; 0x572 <atoi>
    5978:	8c 01       	movw	r16, r24
            if((hc1 < 0) || (hc1 > 99) || (hc2 < 0) || (hc2 > 99)) { InvalidIgnored(); }
    597a:	94 e6       	ldi	r25, 0x64	; 100
    597c:	e9 16       	cp	r14, r25
    597e:	f1 04       	cpc	r15, r1
    5980:	08 f0       	brcs	.+2      	; 0x5984 <pollCLI(unsigned char)+0x3d2>
    5982:	e2 c0       	rjmp	.+452    	; 0x5b48 <pollCLI(unsigned char)+0x596>
    5984:	17 fd       	sbrc	r17, 7
    5986:	e0 c0       	rjmp	.+448    	; 0x5b48 <pollCLI(unsigned char)+0x596>
    5988:	04 36       	cpi	r16, 0x64	; 100
    598a:	11 05       	cpc	r17, r1
    598c:	0c f0       	brlt	.+2      	; 0x5990 <pollCLI(unsigned char)+0x3de>
    598e:	dc c0       	rjmp	.+440    	; 0x5b48 <pollCLI(unsigned char)+0x596>
            else
              {
              FHT8VSetHC1(hc1);
    5990:	8e 2d       	mov	r24, r14
    5992:	0e 94 4d 14 	call	0x289a	; 0x289a <FHT8VSetHC1(unsigned char)>
              FHT8VSetHC2(hc2);
    5996:	80 2f       	mov	r24, r16
    5998:	0e 94 47 14 	call	0x288e	; 0x288e <FHT8VSetHC2(unsigned char)>
    599c:	02 c0       	rjmp	.+4      	; 0x59a2 <pollCLI(unsigned char)+0x3f0>
              }
            }
          }
        else if(n < 2) // Just 'H', possibly with trailing whitespace.
          {
          FHT8VClearHC();
    599e:	0e 94 53 14 	call	0x28a6	; 0x28a6 <FHT8VClearHC()>
          FHT8VSyncAndTXReset(); // Force into unsynchronized state.
    59a2:	0e 94 23 11 	call	0x2246	; 0x2246 <FHT8VSyncAndTXReset()>
    59a6:	3a c1       	rjmp	.+628    	; 0x5c1c <pollCLI(unsigned char)+0x66a>

      // Set new random ID.
      // Should possibly restart afterwards.
      case 'I':
        {
        ensureIDCreated(true); // Force ID.
    59a8:	81 e0       	ldi	r24, 0x01	; 1
    59aa:	0e 94 13 1a 	call	0x3426	; 0x3426 <ensureIDCreated(bool)>
    59ae:	36 c1       	rjmp	.+620    	; 0x5c1c <pollCLI(unsigned char)+0x66a>
        int s = 0;
//#if MAX_SIMPLE_SCHEDULES > 1
        char *last; // Used by strtok_r().
        char *tok1;
        // Minimum 3 character sequence makes sense and is safe to tokenise, eg "L 0".
        if((n >= 3) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
    59b0:	13 30       	cpi	r17, 0x03	; 3
    59b2:	08 f4       	brcc	.+2      	; 0x59b6 <pollCLI(unsigned char)+0x404>
    59b4:	2e c1       	rjmp	.+604    	; 0x5c12 <pollCLI(unsigned char)+0x660>
    59b6:	8d e9       	ldi	r24, 0x9D	; 157
    59b8:	93 e0       	ldi	r25, 0x03	; 3
    59ba:	6b e2       	ldi	r22, 0x2B	; 43
    59bc:	71 e0       	ldi	r23, 0x01	; 1
    59be:	ae 01       	movw	r20, r28
    59c0:	4f 5f       	subi	r20, 0xFF	; 255
    59c2:	5f 4f       	sbci	r21, 0xFF	; 255
    59c4:	0e 94 06 03 	call	0x60c	; 0x60c <strtok_r>
    59c8:	00 97       	sbiw	r24, 0x00	; 0
    59ca:	09 f4       	brne	.+2      	; 0x59ce <pollCLI(unsigned char)+0x41c>
    59cc:	22 c1       	rjmp	.+580    	; 0x5c12 <pollCLI(unsigned char)+0x660>
          {
          s = atoi(tok1);
    59ce:	0e 94 b9 02 	call	0x572	; 0x572 <atoi>
          }
//#endif
        handleLEARN((uint8_t) s); break;
    59d2:	0e 94 67 28 	call	0x50ce	; 0x50ce <handleLEARN(unsigned char)>
    59d6:	22 c1       	rjmp	.+580    	; 0x5c1c <pollCLI(unsigned char)+0x66a>
      case 'O':
        {
        uint8_t minPcOpen = 0; // Will clear override and use default threshold.
        char *last; // Used by strtok_r().
        char *tok1;
        if((n > 1) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
    59d8:	12 30       	cpi	r17, 0x02	; 2
    59da:	08 f4       	brcc	.+2      	; 0x59de <pollCLI(unsigned char)+0x42c>
    59dc:	1d c1       	rjmp	.+570    	; 0x5c18 <pollCLI(unsigned char)+0x666>
    59de:	8d e9       	ldi	r24, 0x9D	; 157
    59e0:	93 e0       	ldi	r25, 0x03	; 3
    59e2:	6b e2       	ldi	r22, 0x2B	; 43
    59e4:	71 e0       	ldi	r23, 0x01	; 1
    59e6:	ae 01       	movw	r20, r28
    59e8:	4f 5f       	subi	r20, 0xFF	; 255
    59ea:	5f 4f       	sbci	r21, 0xFF	; 255
    59ec:	0e 94 06 03 	call	0x60c	; 0x60c <strtok_r>
    59f0:	00 97       	sbiw	r24, 0x00	; 0
    59f2:	09 f4       	brne	.+2      	; 0x59f6 <pollCLI(unsigned char)+0x444>
    59f4:	11 c1       	rjmp	.+546    	; 0x5c18 <pollCLI(unsigned char)+0x666>
          { minPcOpen = (uint8_t) atoi(tok1); }
    59f6:	0e 94 b9 02 	call	0x572	; 0x572 <atoi>
        NominalRadValve.setMinValvePcReallyOpen(minPcOpen);
    59fa:	0e 94 13 0a 	call	0x1426	; 0x1426 <ModelledRadValve::setMinValvePcReallyOpen(unsigned char)>
    59fe:	0e c1       	rjmp	.+540    	; 0x5c1c <pollCLI(unsigned char)+0x66a>
      case 'P':
        {
        char *last; // Used by strtok_r().
        char *tok1;
        // Minimum 5 character sequence makes sense and is safe to tokenise, eg "P 1 2".
        if((n >= 5) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
    5a00:	15 30       	cpi	r17, 0x05	; 5
    5a02:	08 f4       	brcc	.+2      	; 0x5a06 <pollCLI(unsigned char)+0x454>
    5a04:	0b c1       	rjmp	.+534    	; 0x5c1c <pollCLI(unsigned char)+0x66a>
    5a06:	8d e9       	ldi	r24, 0x9D	; 157
    5a08:	93 e0       	ldi	r25, 0x03	; 3
    5a0a:	6b e2       	ldi	r22, 0x2B	; 43
    5a0c:	71 e0       	ldi	r23, 0x01	; 1
    5a0e:	8e 01       	movw	r16, r28
    5a10:	0f 5f       	subi	r16, 0xFF	; 255
    5a12:	1f 4f       	sbci	r17, 0xFF	; 255
    5a14:	a8 01       	movw	r20, r16
    5a16:	0e 94 06 03 	call	0x60c	; 0x60c <strtok_r>
    5a1a:	7c 01       	movw	r14, r24
    5a1c:	00 97       	sbiw	r24, 0x00	; 0
    5a1e:	09 f4       	brne	.+2      	; 0x5a22 <pollCLI(unsigned char)+0x470>
    5a20:	fd c0       	rjmp	.+506    	; 0x5c1c <pollCLI(unsigned char)+0x66a>
          {
          char *tok2 = strtok_r(NULL, " ", &last);
    5a22:	80 e0       	ldi	r24, 0x00	; 0
    5a24:	90 e0       	ldi	r25, 0x00	; 0
    5a26:	6b e2       	ldi	r22, 0x2B	; 43
    5a28:	71 e0       	ldi	r23, 0x01	; 1
    5a2a:	a8 01       	movw	r20, r16
    5a2c:	0e 94 06 03 	call	0x60c	; 0x60c <strtok_r>
    5a30:	8c 01       	movw	r16, r24
          if(NULL != tok2)
    5a32:	00 97       	sbiw	r24, 0x00	; 0
    5a34:	09 f4       	brne	.+2      	; 0x5a38 <pollCLI(unsigned char)+0x486>
    5a36:	f2 c0       	rjmp	.+484    	; 0x5c1c <pollCLI(unsigned char)+0x66a>
            {
            const int hh = atoi(tok1);
    5a38:	c7 01       	movw	r24, r14
    5a3a:	0e 94 b9 02 	call	0x572	; 0x572 <atoi>
    5a3e:	7c 01       	movw	r14, r24
            const int mm = atoi(tok2);
    5a40:	c8 01       	movw	r24, r16
    5a42:	0e 94 b9 02 	call	0x572	; 0x572 <atoi>
    5a46:	8c 01       	movw	r16, r24
            int s = 0;
//#if MAX_SIMPLE_SCHEDULES > 1         
            char *tok3 = strtok_r(NULL, " ", &last);
    5a48:	80 e0       	ldi	r24, 0x00	; 0
    5a4a:	90 e0       	ldi	r25, 0x00	; 0
    5a4c:	6b e2       	ldi	r22, 0x2B	; 43
    5a4e:	71 e0       	ldi	r23, 0x01	; 1
    5a50:	ae 01       	movw	r20, r28
    5a52:	4f 5f       	subi	r20, 0xFF	; 255
    5a54:	5f 4f       	sbci	r21, 0xFF	; 255
    5a56:	0e 94 06 03 	call	0x60c	; 0x60c <strtok_r>
            if(NULL != tok3)
    5a5a:	00 97       	sbiw	r24, 0x00	; 0
    5a5c:	19 f4       	brne	.+6      	; 0x5a64 <pollCLI(unsigned char)+0x4b2>
    5a5e:	60 e0       	ldi	r22, 0x00	; 0
    5a60:	70 e0       	ldi	r23, 0x00	; 0
    5a62:	03 c0       	rjmp	.+6      	; 0x5a6a <pollCLI(unsigned char)+0x4b8>
              {
              s = atoi(tok3);
    5a64:	0e 94 b9 02 	call	0x572	; 0x572 <atoi>
    5a68:	bc 01       	movw	r22, r24
              }
//#endif
            // Does not fully validate user inputs (eg for -ve values), but cannot set impossible values.
            if(!setSimpleSchedule((uint_least16_t) ((60 * hh) + mm), (uint8_t)s)) { InvalidIgnored(); }
    5a6a:	8c e3       	ldi	r24, 0x3C	; 60
    5a6c:	90 e0       	ldi	r25, 0x00	; 0
    5a6e:	9c 01       	movw	r18, r24
    5a70:	e2 9e       	mul	r14, r18
    5a72:	c0 01       	movw	r24, r0
    5a74:	e3 9e       	mul	r14, r19
    5a76:	90 0d       	add	r25, r0
    5a78:	f2 9e       	mul	r15, r18
    5a7a:	90 0d       	add	r25, r0
    5a7c:	11 24       	eor	r1, r1
    5a7e:	80 0f       	add	r24, r16
    5a80:	91 1f       	adc	r25, r17
    5a82:	0e 94 8b 25 	call	0x4b16	; 0x4b16 <setSimpleSchedule(unsigned int, unsigned char)>
    5a86:	5d c0       	rjmp	.+186    	; 0x5b42 <pollCLI(unsigned char)+0x590>
        break;
        }

#ifdef SUPPORT_BAKE
      // Switch to (or restart) BAKE (Quick Heat) mode: Q
      case 'Q': { startBakeDebounced(); break; }
    5a88:	0e 94 b2 03 	call	0x764	; 0x764 <startBakeDebounced()>
    5a8c:	c7 c0       	rjmp	.+398    	; 0x5c1c <pollCLI(unsigned char)+0x66a>
#endif

      // Status line and optional smart/scheduled warming prediction request.
      case 'S':
        {
        Serial.print(F("Resets: "));
    5a8e:	8b e3       	ldi	r24, 0x3B	; 59
    5a90:	95 e0       	ldi	r25, 0x05	; 5
    5a92:	63 ec       	ldi	r22, 0xC3	; 195
    5a94:	71 e0       	ldi	r23, 0x01	; 1
    5a96:	0e 94 d2 3a 	call	0x75a4	; 0x75a4 <Print::print(__FlashStringHelper const*)>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    5a9a:	f9 99       	sbic	0x1f, 1	; 31
    5a9c:	fe cf       	rjmp	.-4      	; 0x5a9a <pollCLI(unsigned char)+0x4e8>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    5a9e:	86 e0       	ldi	r24, 0x06	; 6
    5aa0:	90 e0       	ldi	r25, 0x00	; 0
    5aa2:	92 bd       	out	0x22, r25	; 34
    5aa4:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    5aa6:	f8 9a       	sbi	0x1f, 0	; 31
    5aa8:	60 b5       	in	r22, 0x20	; 32
        const uint8_t resetCount = eeprom_read_byte((uint8_t *)EE_START_RESET_COUNT);
        Serial.print(resetCount);
    5aaa:	8b e3       	ldi	r24, 0x3B	; 59
    5aac:	95 e0       	ldi	r25, 0x05	; 5
    5aae:	4a e0       	ldi	r20, 0x0A	; 10
    5ab0:	50 e0       	ldi	r21, 0x00	; 0
    5ab2:	0e 94 d1 3b 	call	0x77a2	; 0x77a2 <Print::print(unsigned char, int)>
        Serial.println();
    5ab6:	8b e3       	ldi	r24, 0x3B	; 59
    5ab8:	95 e0       	ldi	r25, 0x05	; 5
    5aba:	0e 94 fd 3a 	call	0x75fa	; 0x75fa <Print::println()>
        Serial.print(F("Overruns: "));
    5abe:	8b e3       	ldi	r24, 0x3B	; 59
    5ac0:	95 e0       	ldi	r25, 0x05	; 5
    5ac2:	68 eb       	ldi	r22, 0xB8	; 184
    5ac4:	71 e0       	ldi	r23, 0x01	; 1
    5ac6:	0e 94 d2 3a 	call	0x75a4	; 0x75a4 <Print::print(__FlashStringHelper const*)>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    5aca:	f9 99       	sbic	0x1f, 1	; 31
    5acc:	fe cf       	rjmp	.-4      	; 0x5aca <pollCLI(unsigned char)+0x518>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    5ace:	8d e1       	ldi	r24, 0x1D	; 29
    5ad0:	90 e0       	ldi	r25, 0x00	; 0
    5ad2:	92 bd       	out	0x22, r25	; 34
    5ad4:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    5ad6:	f8 9a       	sbi	0x1f, 0	; 31
    5ad8:	60 b5       	in	r22, 0x20	; 32
        const uint8_t overrunCount = (~eeprom_read_byte((uint8_t *)EE_START_OVERRUN_COUNTER)) & 0xff;
        Serial.print(overrunCount);
    5ada:	60 95       	com	r22
    5adc:	8b e3       	ldi	r24, 0x3B	; 59
    5ade:	95 e0       	ldi	r25, 0x05	; 5
    5ae0:	4a e0       	ldi	r20, 0x0A	; 10
    5ae2:	50 e0       	ldi	r21, 0x00	; 0
    5ae4:	0e 94 d1 3b 	call	0x77a2	; 0x77a2 <Print::print(unsigned char, int)>
        Serial.println();
    5ae8:	8b e3       	ldi	r24, 0x3B	; 59
    5aea:	95 e0       	ldi	r25, 0x05	; 5
    5aec:	0e 94 fd 3a 	call	0x75fa	; 0x75fa <Print::println()>
    5af0:	95 c0       	rjmp	.+298    	; 0x5c1c <pollCLI(unsigned char)+0x66a>
      case 'T':
        {
        char *last; // Used by strtok_r().
        char *tok1;
        // Minimum 5 character sequence makes sense and is safe to tokenise, eg "T 1 2".
        if((n >= 5) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
    5af2:	15 30       	cpi	r17, 0x05	; 5
    5af4:	08 f4       	brcc	.+2      	; 0x5af8 <pollCLI(unsigned char)+0x546>
    5af6:	92 c0       	rjmp	.+292    	; 0x5c1c <pollCLI(unsigned char)+0x66a>
    5af8:	8d e9       	ldi	r24, 0x9D	; 157
    5afa:	93 e0       	ldi	r25, 0x03	; 3
    5afc:	6b e2       	ldi	r22, 0x2B	; 43
    5afe:	71 e0       	ldi	r23, 0x01	; 1
    5b00:	7e 01       	movw	r14, r28
    5b02:	08 94       	sec
    5b04:	e1 1c       	adc	r14, r1
    5b06:	f1 1c       	adc	r15, r1
    5b08:	a7 01       	movw	r20, r14
    5b0a:	0e 94 06 03 	call	0x60c	; 0x60c <strtok_r>
    5b0e:	8c 01       	movw	r16, r24
    5b10:	00 97       	sbiw	r24, 0x00	; 0
    5b12:	09 f4       	brne	.+2      	; 0x5b16 <pollCLI(unsigned char)+0x564>
    5b14:	83 c0       	rjmp	.+262    	; 0x5c1c <pollCLI(unsigned char)+0x66a>
          {
          char *tok2 = strtok_r(NULL, " ", &last);
    5b16:	80 e0       	ldi	r24, 0x00	; 0
    5b18:	90 e0       	ldi	r25, 0x00	; 0
    5b1a:	6b e2       	ldi	r22, 0x2B	; 43
    5b1c:	71 e0       	ldi	r23, 0x01	; 1
    5b1e:	a7 01       	movw	r20, r14
    5b20:	0e 94 06 03 	call	0x60c	; 0x60c <strtok_r>
    5b24:	7c 01       	movw	r14, r24
          if(NULL != tok2)
    5b26:	00 97       	sbiw	r24, 0x00	; 0
    5b28:	09 f4       	brne	.+2      	; 0x5b2c <pollCLI(unsigned char)+0x57a>
    5b2a:	78 c0       	rjmp	.+240    	; 0x5c1c <pollCLI(unsigned char)+0x66a>
            {
            const int hh = atoi(tok1);
    5b2c:	c8 01       	movw	r24, r16
    5b2e:	0e 94 b9 02 	call	0x572	; 0x572 <atoi>
    5b32:	8c 01       	movw	r16, r24
            const int mm = atoi(tok2);
    5b34:	c7 01       	movw	r24, r14
    5b36:	0e 94 b9 02 	call	0x572	; 0x572 <atoi>
    5b3a:	bc 01       	movw	r22, r24
            // TODO: zap collected stats if time change too large (eg >> 1h).
            if(!setHoursMinutesLT(hh, mm)) { InvalidIgnored(); }
    5b3c:	c8 01       	movw	r24, r16
    5b3e:	0e 94 35 25 	call	0x4a6a	; 0x4a6a <setHoursMinutesLT(int, int)>
    5b42:	88 23       	and	r24, r24
    5b44:	09 f0       	breq	.+2      	; 0x5b48 <pollCLI(unsigned char)+0x596>
    5b46:	6a c0       	rjmp	.+212    	; 0x5c1c <pollCLI(unsigned char)+0x66a>
    5b48:	0e 94 70 27 	call	0x4ee0	; 0x4ee0 <InvalidIgnored()>
    5b4c:	67 c0       	rjmp	.+206    	; 0x5c1c <pollCLI(unsigned char)+0x66a>
        }

      // Version information printed as one line to serial, machine- and human- parseable.
      case 'V':
        {
        serialPrintlnBuildVersion();
    5b4e:	0e 94 f4 2f 	call	0x5fe8	; 0x5fe8 <serialPrintlnBuildVersion()>
    5b52:	64 c0       	rjmp	.+200    	; 0x5c1c <pollCLI(unsigned char)+0x66a>
          }
        else
#endif
          {
#ifdef SUPPORT_BAKE
          cancelBakeDebounced(); // Ensure BAKE mode not entered.
    5b54:	0e 94 af 03 	call	0x75e	; 0x75e <cancelBakeDebounced()>
#endif
          setWarmModeDebounced(true); // No parameter supplied; switch to WARM mode.
    5b58:	81 e0       	ldi	r24, 0x01	; 1
    5b5a:	55 c0       	rjmp	.+170    	; 0x5c06 <pollCLI(unsigned char)+0x654>
      case 'X':
        {
        char *last; // Used by strtok_r().
        char *tok1;
        // Minimum 3 character sequence makes sense and is safe to tokenise, eg "X 0".
        if((n >= 3) && (NULL != (tok1 = strtok_r(buf+2, " ", &last))))
    5b5c:	13 30       	cpi	r17, 0x03	; 3
    5b5e:	08 f4       	brcc	.+2      	; 0x5b62 <pollCLI(unsigned char)+0x5b0>
    5b60:	5d c0       	rjmp	.+186    	; 0x5c1c <pollCLI(unsigned char)+0x66a>
    5b62:	8d e9       	ldi	r24, 0x9D	; 157
    5b64:	93 e0       	ldi	r25, 0x03	; 3
    5b66:	6b e2       	ldi	r22, 0x2B	; 43
    5b68:	71 e0       	ldi	r23, 0x01	; 1
    5b6a:	ae 01       	movw	r20, r28
    5b6c:	4f 5f       	subi	r20, 0xFF	; 255
    5b6e:	5f 4f       	sbci	r21, 0xFF	; 255
    5b70:	0e 94 06 03 	call	0x60c	; 0x60c <strtok_r>
    5b74:	00 97       	sbiw	r24, 0x00	; 0
    5b76:	09 f4       	brne	.+2      	; 0x5b7a <pollCLI(unsigned char)+0x5c8>
    5b78:	51 c0       	rjmp	.+162    	; 0x5c1c <pollCLI(unsigned char)+0x66a>
          {
          const uint8_t nn = (uint8_t) atoi(tok1);
    5b7a:	0e 94 b9 02 	call	0x572	; 0x572 <atoi>
    5b7e:	68 2f       	mov	r22, r24
          eeprom_smart_update_byte((uint8_t *)EE_START_STATS_TX_ENABLE, nn);
    5b80:	8c e1       	ldi	r24, 0x1C	; 28
    5b82:	90 e0       	ldi	r25, 0x00	; 0
    5b84:	0e 94 01 10 	call	0x2002	; 0x2002 <eeprom_smart_update_byte(unsigned char*, unsigned char)>
    5b88:	49 c0       	rjmp	.+146    	; 0x5c1c <pollCLI(unsigned char)+0x66a>

      // Zap/erase learned statistics.
      case 'Z':
        {
        // Try to avoid causing an overrun if near the end of the minor cycle (even allowing for the warning message if unfinished!).
        if(zapStats((uint16_t) fnmax(1, ((int)msRemainingThisBasicCycle()/2) - 20)))
    5b8a:	81 e0       	ldi	r24, 0x01	; 1
    5b8c:	90 e0       	ldi	r25, 0x00	; 0
    5b8e:	9c 83       	std	Y+4, r25	; 0x04
    5b90:	8b 83       	std	Y+3, r24	; 0x03
    5b92:	80 91 b2 00 	lds	r24, 0x00B2
    5b96:	2f ef       	ldi	r18, 0xFF	; 255
    5b98:	30 e0       	ldi	r19, 0x00	; 0
    5b9a:	28 1b       	sub	r18, r24
    5b9c:	31 09       	sbc	r19, r1
    5b9e:	c9 01       	movw	r24, r18
    5ba0:	43 e0       	ldi	r20, 0x03	; 3
    5ba2:	88 0f       	add	r24, r24
    5ba4:	99 1f       	adc	r25, r25
    5ba6:	4a 95       	dec	r20
    5ba8:	e1 f7       	brne	.-8      	; 0x5ba2 <pollCLI(unsigned char)+0x5f0>
    5baa:	82 1b       	sub	r24, r18
    5bac:	93 0b       	sbc	r25, r19
    5bae:	95 95       	asr	r25
    5bb0:	87 95       	ror	r24
    5bb2:	44 97       	sbiw	r24, 0x14	; 20
    5bb4:	9e 83       	std	Y+6, r25	; 0x06
    5bb6:	8d 83       	std	Y+5, r24	; 0x05
    5bb8:	81 30       	cpi	r24, 0x01	; 1
    5bba:	91 05       	cpc	r25, r1
    5bbc:	14 f4       	brge	.+4      	; 0x5bc2 <pollCLI(unsigned char)+0x610>
    5bbe:	81 e0       	ldi	r24, 0x01	; 1
    5bc0:	90 e0       	ldi	r25, 0x00	; 0
    5bc2:	0e 94 f7 09 	call	0x13ee	; 0x13ee <zapStats(unsigned int)>
    5bc6:	88 23       	and	r24, r24
    5bc8:	29 f0       	breq	.+10     	; 0x5bd4 <pollCLI(unsigned char)+0x622>
          { Serial.println(F("Zapped.")); }
    5bca:	8b e3       	ldi	r24, 0x3B	; 59
    5bcc:	95 e0       	ldi	r25, 0x05	; 5
    5bce:	60 eb       	ldi	r22, 0xB0	; 176
    5bd0:	71 e0       	ldi	r23, 0x01	; 1
    5bd2:	04 c0       	rjmp	.+8      	; 0x5bdc <pollCLI(unsigned char)+0x62a>
        else
          { Serial.println(F("Not finished.")); }
    5bd4:	8b e3       	ldi	r24, 0x3B	; 59
    5bd6:	95 e0       	ldi	r25, 0x05	; 5
    5bd8:	62 ea       	ldi	r22, 0xA2	; 162
    5bda:	71 e0       	ldi	r23, 0x01	; 1
    5bdc:	0e 94 1d 3b 	call	0x763a	; 0x763a <Print::println(__FlashStringHelper const*)>
      }

    // Almost always show status line afterwards as feedback of command received and new state.
    if(showStatus) { serialStatusReport(); }
    // Else show ack of command received.
    else { Serial.println(F("OK")); }
    5be0:	8b e3       	ldi	r24, 0x3B	; 59
    5be2:	95 e0       	ldi	r25, 0x05	; 5
    5be4:	6f e9       	ldi	r22, 0x9F	; 159
    5be6:	71 e0       	ldi	r23, 0x01	; 1
    5be8:	0e 94 1d 3b 	call	0x763a	; 0x763a <Print::println(__FlashStringHelper const*)>
    5bec:	04 c0       	rjmp	.+8      	; 0x5bf6 <pollCLI(unsigned char)+0x644>
    }
  else { Serial.println(); } // Terminate empty/partial CLI input line after timeout.
    5bee:	8b e3       	ldi	r24, 0x3B	; 59
    5bf0:	95 e0       	ldi	r25, 0x05	; 5
    5bf2:	0e 94 fd 3a 	call	0x75fa	; 0x75fa <Print::println()>

  // Force any pending output before return / possible UART power-down.
  flushSerialSCTSensitive();
    5bf6:	0e 94 94 20 	call	0x4128	; 0x4128 <flushSerialSCTSensitive()>

  if(neededWaking) { powerDownSerial(); }
    5bfa:	bb 20       	and	r11, r11
    5bfc:	91 f0       	breq	.+36     	; 0x5c22 <pollCLI(unsigned char)+0x670>
    5bfe:	0e 94 5e 20 	call	0x40bc	; 0x40bc <powerDownSerial()>
    5c02:	0f c0       	rjmp	.+30     	; 0x5c22 <pollCLI(unsigned char)+0x670>
          const uint8_t tempC = (uint8_t) atoi(tok1);
          if(!setFROSTTargetC(tempC)) { InvalidIgnored(); }
          }
        else
#endif
          { setWarmModeDebounced(false); } // No parameter supplied; switch to FROST mode.
    5c04:	80 e0       	ldi	r24, 0x00	; 0
    5c06:	0e 94 9f 03 	call	0x73e	; 0x73e <setWarmModeDebounced(bool)>
    5c0a:	08 c0       	rjmp	.+16     	; 0x5c1c <pollCLI(unsigned char)+0x66a>
              FHT8VSetHC2(hc2);
              FHT8VSyncAndTXReset(); // Force re-sync with FHT8V valve.
              }
            }
          }
        else if(n < 2) // Just 'H', possibly with trailing whitespace.
    5c0c:	12 30       	cpi	r17, 0x02	; 2
    5c0e:	30 f4       	brcc	.+12     	; 0x5c1c <pollCLI(unsigned char)+0x66a>
    5c10:	c6 ce       	rjmp	.-628    	; 0x599e <pollCLI(unsigned char)+0x3ec>
    5c12:	80 e0       	ldi	r24, 0x00	; 0
    5c14:	90 e0       	ldi	r25, 0x00	; 0
    5c16:	dd ce       	rjmp	.-582    	; 0x59d2 <pollCLI(unsigned char)+0x420>
    5c18:	80 e0       	ldi	r24, 0x00	; 0
    5c1a:	ef ce       	rjmp	.-546    	; 0x59fa <pollCLI(unsigned char)+0x448>
        break;
        }
      }

    // Almost always show status line afterwards as feedback of command received and new state.
    if(showStatus) { serialStatusReport(); }
    5c1c:	0e 94 c3 28 	call	0x5186	; 0x5186 <serialStatusReport()>
    5c20:	ea cf       	rjmp	.-44     	; 0x5bf6 <pollCLI(unsigned char)+0x644>

  // Force any pending output before return / possible UART power-down.
  flushSerialSCTSensitive();

  if(neededWaking) { powerDownSerial(); }
  }
    5c22:	26 96       	adiw	r28, 0x06	; 6
    5c24:	0f b6       	in	r0, 0x3f	; 63
    5c26:	f8 94       	cli
    5c28:	de bf       	out	0x3e, r29	; 62
    5c2a:	0f be       	out	0x3f, r0	; 63
    5c2c:	cd bf       	out	0x3d, r28	; 61
    5c2e:	cf 91       	pop	r28
    5c30:	df 91       	pop	r29
    5c32:	1f 91       	pop	r17
    5c34:	0f 91       	pop	r16
    5c36:	ff 90       	pop	r15
    5c38:	ef 90       	pop	r14
    5c3a:	df 90       	pop	r13
    5c3c:	cf 90       	pop	r12
    5c3e:	bf 90       	pop	r11
    5c40:	08 95       	ret

00005c42 <offPause()>:
// Medium low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define MEDIUM_PAUSE_MS 60
static void inline mediumPause() { nap(WDTO_60MS); } // 60ms vs 144ms nominal for PICAXE V0.09 impl.
// Big low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define BIG_PAUSE_MS 120
static void inline bigPause() { nap(WDTO_120MS); } // 120ms vs 288ms nominal for PICAXE V0.09 impl.
    5c42:	83 e0       	ldi	r24, 0x03	; 3
    5c44:	0e 94 20 1d 	call	0x3a40	; 0x3a40 <nap(signed char)>

// Pause between flashes to allow them to be distinguished (>100ms); was mediumPause() for PICAXE V0.09 impl.
static void inline offPause()
  {
  bigPause(); // 120ms, was V0.09 144ms mediumPause() for PICAXE V0.09 impl.
  pollIO(); // Slip in an I/O poll.
    5c48:	80 e0       	ldi	r24, 0x00	; 0
    5c4a:	0e 94 87 07 	call	0xf0e	; 0xf0e <pollIO(bool)>
  }
    5c4e:	08 95       	ret

00005c50 <tickUI(unsigned char)>:
// Should never be skipped, so as to allow the UI to remain responsive.
// Runs in 350ms or less; usually takes only a few milliseconds or microseconds.
// Returns true iff the user interacted with the system, and maybe caused a status change.
// NOTE: since this is on the minimum idle-loop code path, minimise CPU cycles, esp in frost mode.
// Also re-activates CLI on main button push.
bool tickUI(const uint_fast8_t sec)
    5c50:	1f 93       	push	r17
  {
  // Perform any once-per-minute operations.
  const bool sec0 = (0 == sec);
  if(sec0)
    5c52:	88 23       	and	r24, r24
    5c54:	a9 f4       	brne	.+42     	; 0x5c80 <tickUI(unsigned char)+0x30>
    {
    ATOMIC_BLOCK (ATOMIC_RESTORESTATE)
    5c56:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    5c58:	f8 94       	cli
      {
      // Run down UI iteraction timer if need be, one tick per minute.
      if(uiTimeoutM > 0) { --uiTimeoutM; }
    5c5a:	80 91 da 03 	lds	r24, 0x03DA
    5c5e:	88 23       	and	r24, r24
    5c60:	29 f0       	breq	.+10     	; 0x5c6c <tickUI(unsigned char)+0x1c>
    5c62:	80 91 da 03 	lds	r24, 0x03DA
    5c66:	81 50       	subi	r24, 0x01	; 1
    5c68:	80 93 da 03 	sts	0x03DA, r24
      // Run down CLI timer if need be.
      if(CLITimeoutM > 0) { --CLITimeoutM; }
    5c6c:	80 91 37 01 	lds	r24, 0x0137
    5c70:	88 23       	and	r24, r24
    5c72:	29 f0       	breq	.+10     	; 0x5c7e <tickUI(unsigned char)+0x2e>
    5c74:	80 91 37 01 	lds	r24, 0x0137
    5c78:	81 50       	subi	r24, 0x01	; 1
    5c7a:	80 93 37 01 	sts	0x0137, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    5c7e:	9f bf       	out	0x3f, r25	; 63
    virtual const char *tag() const { return("occ|%"); }

    // True if activity/occupancy recently reported (within last couple of minutes).
    // Includes weak and strong reports.
    // Thread-safe.
    bool reportedRecently() { return(0 != activityCountdownM); }
    5c80:	80 91 2c 02 	lds	r24, 0x022C
  if(reportedRecently) { LED_UI2_ON(); veryTinyPause(); }
  LED_UI2_OFF(); // Generally force 2nd LED off.
#endif

  // True on every 4th tick/call, ie about once every 8 seconds.
  const bool forthTick = !((++tickCount) & 3); // True on every 4th tick.
    5c84:	80 91 db 03 	lds	r24, 0x03DB
    5c88:	8f 5f       	subi	r24, 0xFF	; 255
    5c8a:	80 93 db 03 	sts	0x03DB, r24
    5c8e:	10 e0       	ldi	r17, 0x00	; 0
    5c90:	90 e0       	ldi	r25, 0x00	; 0
    5c92:	83 70       	andi	r24, 0x03	; 3
    5c94:	90 70       	andi	r25, 0x00	; 0
    5c96:	89 2b       	or	r24, r25
    5c98:	09 f4       	brne	.+2      	; 0x5c9c <tickUI(unsigned char)+0x4c>
    5c9a:	11 e0       	ldi	r17, 0x01	; 1
  }

// True if a manual UI control has been very recently (seconds to minutes ago) operated.
// The user may still be interacting with the control and the UI etc should probably be extra responsive.
// Thread-safe.
bool veryRecentUIControlUse() { return(uiTimeoutM >= (UI_DEFAULT_RECENT_USE_TIMEOUT_M - UI_DEFAULT_VERY_RECENT_USE_TIMEOUT_M)); }
    5c9c:	80 91 da 03 	lds	r24, 0x03DA
  // True on every 4th tick/call, ie about once every 8 seconds.
  const bool forthTick = !((++tickCount) & 3); // True on every 4th tick.

#ifdef TEMP_POT_AVAILABLE
  const bool rUIcu = veryRecentUIControlUse();
  if(rUIcu || forthTick) // If recent UI activity, and periodically.
    5ca0:	8d 31       	cpi	r24, 0x1D	; 29
    5ca2:	10 f4       	brcc	.+4      	; 0x5ca8 <tickUI(unsigned char)+0x58>
    5ca4:	11 23       	and	r17, r17
    5ca6:	21 f0       	breq	.+8      	; 0x5cb0 <tickUI(unsigned char)+0x60>
    {
    // Force relatively-frequent re-read of temp pot UI device.
    TempPot.read();
    5ca8:	8c ee       	ldi	r24, 0xEC	; 236
    5caa:	93 e0       	ldi	r25, 0x03	; 3
    5cac:	0e 94 ba 32 	call	0x6574	; 0x6574 <TemperaturePot::read()>
    5cb0:	80 91 de 03 	lds	r24, 0x03DE
#ifdef SUPPORT_BAKE
  static bool isBakeModePutative;
#endif

  static bool modeButtonWasPressed;
  if(fastDigitalRead(BUTTON_MODE_L) == LOW)
    5cb4:	4d 99       	sbic	0x09, 5	; 9
    5cb6:	4b c0       	rjmp	.+150    	; 0x5d4e <tickUI(unsigned char)+0xfe>
    {
    if(!modeButtonWasPressed)
    5cb8:	88 23       	and	r24, r24
    5cba:	59 f4       	brne	.+22     	; 0x5cd2 <tickUI(unsigned char)+0x82>
      {
      // Capture real mode variable as button is pressed.
      isWarmModePutative = inWarmMode();
    5cbc:	0e 94 9c 03 	call	0x738	; 0x738 <inWarmMode()>
    5cc0:	80 93 e0 03 	sts	0x03E0, r24
#ifdef SUPPORT_BAKE
      isBakeModePutative = inBakeMode();
    5cc4:	0e 94 a6 03 	call	0x74c	; 0x74c <inBakeMode()>
    5cc8:	80 93 df 03 	sts	0x03DF, r24
#endif      
      modeButtonWasPressed = true;
    5ccc:	81 e0       	ldi	r24, 0x01	; 1
    5cce:	80 93 de 03 	sts	0x03DE, r24
// Record local manual operation of a local physical UI control, eg not remote or via CLI.
// To be thread-safe, everything that this touches or calls must be.
// Thread-safe.
void markUIControlUsed()
  {
  statusChange = true; // Note user interaction with the system.
    5cd2:	11 e0       	ldi	r17, 0x01	; 1
    5cd4:	10 93 dc 03 	sts	0x03DC, r17
  uiTimeoutM = UI_DEFAULT_RECENT_USE_TIMEOUT_M; // Ensure that UI controls are kept 'warm' for a little while.
    5cd8:	8f e1       	ldi	r24, 0x1F	; 31
    5cda:	80 93 da 03 	sts	0x03DA, r24
#define CLI_DEFAULT_TIMEOUT_M 2
static volatile uint8_t CLITimeoutM = CLI_DEFAULT_TIMEOUT_M;

// Reset CLI active timer to the full whack before it goes inactive again (ie makes CLI active for a while).
// Thread-safe.
void resetCLIActiveTimer() { CLITimeoutM = CLI_DEFAULT_TIMEOUT_M; }
    5cde:	92 e0       	ldi	r25, 0x02	; 2
    5ce0:	90 93 37 01 	sts	0x0137, r25
    // Do not call based on internal/synthetic events.
    // Such evidence may include operation of buttons (etc) on the unit or PIR.
    // Do not call from (for example) 'on' schedule change.
    // Makes occupation immediately visible.
    // Thread-safe and ISR-safe.
    void markAsOccupied() { value = 100; occupationCountdownM = OCCUPATION_TIMEOUT_M; activityCountdownM = 2; }
    5ce4:	84 e6       	ldi	r24, 0x64	; 100
    5ce6:	80 93 2a 02 	sts	0x022A, r24
    5cea:	82 e3       	ldi	r24, 0x32	; 50
    5cec:	80 93 2b 02 	sts	0x022B, r24
    5cf0:	90 93 2c 02 	sts	0x022C, r25

    // User is pressing the mode button: cycle through FROST | WARM [ | BAKE ].
    // Mark controls used and room as currently occupied given button press.
    markUIControlUsed();
    // LED on...
    LED_HEATCALL_ON();
    5cf4:	5c 98       	cbi	0x0b, 4	; 11
// Very tiny low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define VERYTINY_PAUSE_MS 5
static void inline veryTinyPause() { sleepLowPowerMs(VERYTINY_PAUSE_MS); }
// Tiny low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define TINY_PAUSE_MS 15
static void inline tinyPause() { nap(WDTO_15MS); } // 15ms vs 18ms nominal for PICAXE V0.09 impl.
    5cf6:	80 e0       	ldi	r24, 0x00	; 0
    5cf8:	0e 94 20 1d 	call	0x3a40	; 0x3a40 <nap(signed char)>
    tinyPause(); // Leading tiny pause...
    if(!isWarmModePutative) // Was in FROST mode; moving to WARM mode.
    5cfc:	80 91 e0 03 	lds	r24, 0x03E0
    5d00:	88 23       	and	r24, r24
    5d02:	51 f4       	brne	.+20     	; 0x5d18 <tickUI(unsigned char)+0xc8>
      {
      isWarmModePutative = true;
    5d04:	10 93 e0 03 	sts	0x03E0, r17
#ifdef SUPPORT_BAKE
      isBakeModePutative = false;
    5d08:	10 92 df 03 	sts	0x03DF, r1
#endif
      // 2 x flash 'heat call' to indicate now in WARM mode.
      LED_HEATCALL_OFF();
    5d0c:	5c 9a       	sbi	0x0b, 4	; 11
      offPause();
    5d0e:	0e 94 21 2e 	call	0x5c42	; 0x5c42 <offPause()>
      LED_HEATCALL_ON();
    5d12:	5c 98       	cbi	0x0b, 4	; 11
    5d14:	80 e0       	ldi	r24, 0x00	; 0
    5d16:	13 c0       	rjmp	.+38     	; 0x5d3e <tickUI(unsigned char)+0xee>
      tinyPause();
      }
#ifdef SUPPORT_BAKE
    else if(!isBakeModePutative) // Was in WARM mode, move to BAKE (with full timeout to run).
    5d18:	80 91 df 03 	lds	r24, 0x03DF
    5d1c:	88 23       	and	r24, r24
    5d1e:	91 f4       	brne	.+36     	; 0x5d44 <tickUI(unsigned char)+0xf4>
      {
      isBakeModePutative = true;
    5d20:	10 93 df 03 	sts	0x03DF, r17
      // 2 x flash + one longer flash 'heat call' to indicate now in BAKE mode.
      LED_HEATCALL_OFF();
    5d24:	5c 9a       	sbi	0x0b, 4	; 11
      offPause();
    5d26:	0e 94 21 2e 	call	0x5c42	; 0x5c42 <offPause()>
      LED_HEATCALL_ON();
    5d2a:	5c 98       	cbi	0x0b, 4	; 11
    5d2c:	80 e0       	ldi	r24, 0x00	; 0
    5d2e:	0e 94 20 1d 	call	0x3a40	; 0x3a40 <nap(signed char)>
      tinyPause();
      LED_HEATCALL_OFF();
    5d32:	5c 9a       	sbi	0x0b, 4	; 11
// Small low-power sleep.
#define SMALL_PAUSE_MS 30
static void inline smallPause() { nap(WDTO_30MS); }
// Medium low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define MEDIUM_PAUSE_MS 60
static void inline mediumPause() { nap(WDTO_60MS); } // 60ms vs 144ms nominal for PICAXE V0.09 impl.
    5d34:	82 e0       	ldi	r24, 0x02	; 2
    5d36:	0e 94 20 1d 	call	0x3a40	; 0x3a40 <nap(signed char)>
      mediumPause(); // Note different flash on/off duty cycle to try to distinguish this last flash.
      LED_HEATCALL_ON();
    5d3a:	5c 98       	cbi	0x0b, 4	; 11
    5d3c:	82 e0       	ldi	r24, 0x02	; 2
    5d3e:	0e 94 20 1d 	call	0x3a40	; 0x3a40 <nap(signed char)>
    5d42:	ae c0       	rjmp	.+348    	; 0x5ea0 <tickUI(unsigned char)+0x250>
      mediumPause();
      }
#endif
    else // Was in BAKE (if supported, else was in WARM), move to FROST.
      {
      isWarmModePutative = false;
    5d44:	10 92 e0 03 	sts	0x03E0, r1
#ifdef SUPPORT_BAKE
      isBakeModePutative = false;
    5d48:	10 92 df 03 	sts	0x03DF, r1
    5d4c:	a9 c0       	rjmp	.+338    	; 0x5ea0 <tickUI(unsigned char)+0x250>
      }
    }
  else
    {
    // Update real control variables for mode when button is released.
    if(modeButtonWasPressed)
    5d4e:	88 23       	and	r24, r24
    5d50:	01 f1       	breq	.+64     	; 0x5d92 <tickUI(unsigned char)+0x142>
      {
      // Don't update the debounced WARM mode while button held down.
      // Will also capture programmatic changes to isWarmMode, eg from schedules.
      const bool isWarmModeDebounced = isWarmModePutative;
      setWarmModeDebounced(isWarmModeDebounced);
    5d52:	80 91 e0 03 	lds	r24, 0x03E0
    5d56:	0e 94 9f 03 	call	0x73e	; 0x73e <setWarmModeDebounced(bool)>
#ifdef SUPPORT_BAKE
      if(isBakeModePutative) { startBakeDebounced(); } else { cancelBakeDebounced(); }
    5d5a:	80 91 df 03 	lds	r24, 0x03DF
    5d5e:	88 23       	and	r24, r24
    5d60:	19 f0       	breq	.+6      	; 0x5d68 <tickUI(unsigned char)+0x118>
    5d62:	0e 94 b2 03 	call	0x764	; 0x764 <startBakeDebounced()>
    5d66:	02 c0       	rjmp	.+4      	; 0x5d6c <tickUI(unsigned char)+0x11c>
    5d68:	0e 94 af 03 	call	0x75e	; 0x75e <cancelBakeDebounced()>
// Record local manual operation of a local physical UI control, eg not remote or via CLI.
// To be thread-safe, everything that this touches or calls must be.
// Thread-safe.
void markUIControlUsed()
  {
  statusChange = true; // Note user interaction with the system.
    5d6c:	81 e0       	ldi	r24, 0x01	; 1
    5d6e:	80 93 dc 03 	sts	0x03DC, r24
  uiTimeoutM = UI_DEFAULT_RECENT_USE_TIMEOUT_M; // Ensure that UI controls are kept 'warm' for a little while.
    5d72:	8f e1       	ldi	r24, 0x1F	; 31
    5d74:	80 93 da 03 	sts	0x03DA, r24
#define CLI_DEFAULT_TIMEOUT_M 2
static volatile uint8_t CLITimeoutM = CLI_DEFAULT_TIMEOUT_M;

// Reset CLI active timer to the full whack before it goes inactive again (ie makes CLI active for a while).
// Thread-safe.
void resetCLIActiveTimer() { CLITimeoutM = CLI_DEFAULT_TIMEOUT_M; }
    5d78:	92 e0       	ldi	r25, 0x02	; 2
    5d7a:	90 93 37 01 	sts	0x0137, r25
    5d7e:	84 e6       	ldi	r24, 0x64	; 100
    5d80:	80 93 2a 02 	sts	0x022A, r24
    5d84:	82 e3       	ldi	r24, 0x32	; 50
    5d86:	80 93 2b 02 	sts	0x022B, r24
    5d8a:	90 93 2c 02 	sts	0x022C, r25
#ifdef SUPPORT_BAKE
      if(isBakeModePutative) { startBakeDebounced(); } else { cancelBakeDebounced(); }
#endif

      markUIControlUsed(); // Note activity on release of MODE button...
      modeButtonWasPressed = false;
    5d8e:	10 92 de 03 	sts	0x03DE, r1
      }

    // Keep reporting UI status if the user has just touched the unit in some way.
    // (Or if occupancy/activity was just detected, to give the use some feedback for indirectly interacting.)
    const bool justTouched = statusChange || veryRecentUIControlUse() || Occupancy.reportedRecently();
    5d92:	80 91 dc 03 	lds	r24, 0x03DC
    5d96:	88 23       	and	r24, r24
    5d98:	c9 f4       	brne	.+50     	; 0x5dcc <tickUI(unsigned char)+0x17c>
  }

// True if a manual UI control has been very recently (seconds to minutes ago) operated.
// The user may still be interacting with the control and the UI etc should probably be extra responsive.
// Thread-safe.
bool veryRecentUIControlUse() { return(uiTimeoutM >= (UI_DEFAULT_RECENT_USE_TIMEOUT_M - UI_DEFAULT_VERY_RECENT_USE_TIMEOUT_M)); }
    5d9a:	80 91 da 03 	lds	r24, 0x03DA
      modeButtonWasPressed = false;
      }

    // Keep reporting UI status if the user has just touched the unit in some way.
    // (Or if occupancy/activity was just detected, to give the use some feedback for indirectly interacting.)
    const bool justTouched = statusChange || veryRecentUIControlUse() || Occupancy.reportedRecently();
    5d9e:	8d 31       	cpi	r24, 0x1D	; 29
    5da0:	a8 f4       	brcc	.+42     	; 0x5dcc <tickUI(unsigned char)+0x17c>
    virtual const char *tag() const { return("occ|%"); }

    // True if activity/occupancy recently reported (within last couple of minutes).
    // Includes weak and strong reports.
    // Thread-safe.
    bool reportedRecently() { return(0 != activityCountdownM); }
    5da2:	80 91 2c 02 	lds	r24, 0x022C
    5da6:	88 23       	and	r24, r24
    5da8:	89 f4       	brne	.+34     	; 0x5dcc <tickUI(unsigned char)+0x17c>
    5daa:	9c c0       	rjmp	.+312    	; 0x5ee4 <tickUI(unsigned char)+0x294>
      // DHD20131223: do not flash if the room is dark so as to save energy and avoid disturbing sleep, etc.
      // In this case force resample of light level frequently in case user turns light on eg to operate unit.
      // Do show LED flash if user has recently operated controls (other than mode button) manually.
      // Flash infrequently if no recently operated controls and not in BAKE mode and not actually calling for heat;
      // this is to conserve batteries for those people who leave the valves in WARM mode all the time.
      if(justTouched ||
    5dac:	11 23       	and	r17, r17
    5dae:	49 f4       	brne	.+18     	; 0x5dc2 <tickUI(unsigned char)+0x172>
    // Can be used to trigger rebuild of messages, force updates to actuators, etc.
    bool isValveMoved() const { return(retainedState.valveMoved); }

    // True if this unit is nominally calling for heat (temperature is under target).
    // Thread-safe and ISR safe.
    bool isCallingForHeat() const { return(callingForHeat); }
    5db0:	80 91 62 02 	lds	r24, 0x0262
    5db4:	88 23       	and	r24, r24
    5db6:	29 f4       	brne	.+10     	; 0x5dc2 <tickUI(unsigned char)+0x172>
    5db8:	0e 94 a6 03 	call	0x74c	; 0x74c <inBakeMode()>
    5dbc:	88 23       	and	r24, r24
    5dbe:	09 f4       	brne	.+2      	; 0x5dc2 <tickUI(unsigned char)+0x172>
    5dc0:	5f c0       	rjmp	.+190    	; 0x5e80 <tickUI(unsigned char)+0x230>
    bool isRoomLit() const { return(isRoomLitFlag); }

    // Returns true if room is light enough for someone to be active.
    // False if unknown.
    // Thread-safe and usable within ISRs (Interrupt Service Routines).
    bool isRoomDark() const { return(!isRoomLitFlag); }
    5dc2:	80 91 e6 03 	lds	r24, 0x03E6
    5dc6:	88 23       	and	r24, r24
    5dc8:	09 f4       	brne	.+2      	; 0x5dcc <tickUI(unsigned char)+0x17c>
    5dca:	5a c0       	rjmp	.+180    	; 0x5e80 <tickUI(unsigned char)+0x230>
         ((forthTick || NominalRadValve.isCallingForHeat() || inBakeMode()) && !AmbLight.isRoomDark()))
        {
        // First flash to indicate WARM mode (or pot being twiddled).
        LED_HEATCALL_ON();
    5dcc:	5c 98       	cbi	0x0b, 4	; 11
        // LED on stepwise proportional to temp pot setting.
        // Small number of steps (3) should help make positioning more obvious.
        const uint8_t wt = getWARMTargetC();
    5dce:	0e 94 b9 03 	call	0x772	; 0x772 <getWARMTargetC()>
    5dd2:	18 2f       	mov	r17, r24
        // Makes vtiny|tiny|medium flash for cool|OK|warm temperature target.
        if(isEcoTemperature(wt)) { veryTinyPause(); }
    5dd4:	82 31       	cpi	r24, 0x12	; 18
    5dd6:	28 f4       	brcc	.+10     	; 0x5de2 <tickUI(unsigned char)+0x192>
// This may be achieved in part by dynamically slowing the CPU clock if possible.
// Macro to allow some constant folding at compile time where the sleep-time argument is constant.
// Should be good for values up to at least 1000, ie 1 second.
// Assumes MIN_CPU_HZ >> 4000.
// TODO: break out to non-inlined routine where arg is not constant (__builtin_constant_p).
static void inline sleepLowPowerMs(const uint16_t ms) { sleepLowPowerLoopsMinCPUSpeed((((MIN_CPU_HZ * (ms)) + 2000) / 4000) - ((MIN_CPU_HZ>=12000)?2:((MIN_CPU_HZ>=8000)?1:0))); }
    5dd8:	85 e2       	ldi	r24, 0x25	; 37
    5dda:	90 e0       	ldi	r25, 0x00	; 0
    5ddc:	0e 94 f1 1c 	call	0x39e2	; 0x39e2 <sleepLowPowerLoopsMinCPUSpeed(unsigned int)>
    5de0:	07 c0       	rjmp	.+14     	; 0x5df0 <tickUI(unsigned char)+0x1a0>
        else if(!isComfortTemperature(wt)) { tinyPause(); }
    5de2:	85 31       	cpi	r24, 0x15	; 21
    5de4:	10 f4       	brcc	.+4      	; 0x5dea <tickUI(unsigned char)+0x19a>
// Very tiny low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define VERYTINY_PAUSE_MS 5
static void inline veryTinyPause() { sleepLowPowerMs(VERYTINY_PAUSE_MS); }
// Tiny low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define TINY_PAUSE_MS 15
static void inline tinyPause() { nap(WDTO_15MS); } // 15ms vs 18ms nominal for PICAXE V0.09 impl.
    5de6:	80 e0       	ldi	r24, 0x00	; 0
    5de8:	01 c0       	rjmp	.+2      	; 0x5dec <tickUI(unsigned char)+0x19c>
// Small low-power sleep.
#define SMALL_PAUSE_MS 30
static void inline smallPause() { nap(WDTO_30MS); }
// Medium low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define MEDIUM_PAUSE_MS 60
static void inline mediumPause() { nap(WDTO_60MS); } // 60ms vs 144ms nominal for PICAXE V0.09 impl.
    5dea:	82 e0       	ldi	r24, 0x02	; 2
    5dec:	0e 94 20 1d 	call	0x3a40	; 0x3a40 <nap(signed char)>
    5df0:	80 91 62 02 	lds	r24, 0x0262
        else { mediumPause(); }

        // Second flash to indicate actually calling for heat.
        if(NominalRadValve.isCallingForHeat())
    5df4:	88 23       	and	r24, r24
    5df6:	09 f4       	brne	.+2      	; 0x5dfa <tickUI(unsigned char)+0x1aa>
    5df8:	43 c0       	rjmp	.+134    	; 0x5e80 <tickUI(unsigned char)+0x230>
          {
          LED_HEATCALL_OFF();
    5dfa:	5c 9a       	sbi	0x0b, 4	; 11
          offPause(); // V0.09 was mediumPause().
    5dfc:	0e 94 21 2e 	call	0x5c42	; 0x5c42 <offPause()>
          LED_HEATCALL_ON(); // flash
    5e00:	5c 98       	cbi	0x0b, 4	; 11
          if(isEcoTemperature(wt)) { veryTinyPause(); }
    5e02:	12 31       	cpi	r17, 0x12	; 18
    5e04:	18 f4       	brcc	.+6      	; 0x5e0c <tickUI(unsigned char)+0x1bc>
// This may be achieved in part by dynamically slowing the CPU clock if possible.
// Macro to allow some constant folding at compile time where the sleep-time argument is constant.
// Should be good for values up to at least 1000, ie 1 second.
// Assumes MIN_CPU_HZ >> 4000.
// TODO: break out to non-inlined routine where arg is not constant (__builtin_constant_p).
static void inline sleepLowPowerMs(const uint16_t ms) { sleepLowPowerLoopsMinCPUSpeed((((MIN_CPU_HZ * (ms)) + 2000) / 4000) - ((MIN_CPU_HZ>=12000)?2:((MIN_CPU_HZ>=8000)?1:0))); }
    5e06:	85 e2       	ldi	r24, 0x25	; 37
    5e08:	90 e0       	ldi	r25, 0x00	; 0
    5e0a:	04 c0       	rjmp	.+8      	; 0x5e14 <tickUI(unsigned char)+0x1c4>
          else if(!isComfortTemperature(wt)) { sleepLowPowerMs((VERYTINY_PAUSE_MS + TINY_PAUSE_MS) / 2); }
    5e0c:	15 31       	cpi	r17, 0x15	; 21
    5e0e:	28 f4       	brcc	.+10     	; 0x5e1a <tickUI(unsigned char)+0x1ca>
    5e10:	8c e4       	ldi	r24, 0x4C	; 76
    5e12:	90 e0       	ldi	r25, 0x00	; 0
    5e14:	0e 94 f1 1c 	call	0x39e2	; 0x39e2 <sleepLowPowerLoopsMinCPUSpeed(unsigned int)>
    5e18:	03 c0       	rjmp	.+6      	; 0x5e20 <tickUI(unsigned char)+0x1d0>
// Very tiny low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define VERYTINY_PAUSE_MS 5
static void inline veryTinyPause() { sleepLowPowerMs(VERYTINY_PAUSE_MS); }
// Tiny low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define TINY_PAUSE_MS 15
static void inline tinyPause() { nap(WDTO_15MS); } // 15ms vs 18ms nominal for PICAXE V0.09 impl.
    5e1a:	80 e0       	ldi	r24, 0x00	; 0
    5e1c:	0e 94 20 1d 	call	0x3a40	; 0x3a40 <nap(signed char)>
          else { tinyPause(); }

#ifdef SUPPORT_BAKE
          if(inBakeMode())
    5e20:	0e 94 a6 03 	call	0x74c	; 0x74c <inBakeMode()>
    5e24:	88 23       	and	r24, r24
    5e26:	61 f1       	breq	.+88     	; 0x5e80 <tickUI(unsigned char)+0x230>
            {
            // Third (lengthened) flash to indicate BAKE mode.
            LED_HEATCALL_OFF();
    5e28:	5c 9a       	sbi	0x0b, 4	; 11
// Small low-power sleep.
#define SMALL_PAUSE_MS 30
static void inline smallPause() { nap(WDTO_30MS); }
// Medium low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define MEDIUM_PAUSE_MS 60
static void inline mediumPause() { nap(WDTO_60MS); } // 60ms vs 144ms nominal for PICAXE V0.09 impl.
    5e2a:	82 e0       	ldi	r24, 0x02	; 2
    5e2c:	0e 94 20 1d 	call	0x3a40	; 0x3a40 <nap(signed char)>
            mediumPause(); // Note different flash off time to try to distinguish this last flash.
            LED_HEATCALL_ON();
    5e30:	5c 98       	cbi	0x0b, 4	; 11
            // Makes tiny|small|medium flash for eco|OK|comfort temperature target.
            if(isEcoTemperature(wt)) { tinyPause(); }
    5e32:	12 31       	cpi	r17, 0x12	; 18
    5e34:	10 f4       	brcc	.+4      	; 0x5e3a <tickUI(unsigned char)+0x1ea>
// Very tiny low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define VERYTINY_PAUSE_MS 5
static void inline veryTinyPause() { sleepLowPowerMs(VERYTINY_PAUSE_MS); }
// Tiny low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define TINY_PAUSE_MS 15
static void inline tinyPause() { nap(WDTO_15MS); } // 15ms vs 18ms nominal for PICAXE V0.09 impl.
    5e36:	80 e0       	ldi	r24, 0x00	; 0
    5e38:	05 c0       	rjmp	.+10     	; 0x5e44 <tickUI(unsigned char)+0x1f4>
            else if(!isComfortTemperature(wt)) { smallPause(); }
    5e3a:	15 31       	cpi	r17, 0x15	; 21
    5e3c:	10 f4       	brcc	.+4      	; 0x5e42 <tickUI(unsigned char)+0x1f2>
// Small low-power sleep.
#define SMALL_PAUSE_MS 30
static void inline smallPause() { nap(WDTO_30MS); }
    5e3e:	81 e0       	ldi	r24, 0x01	; 1
    5e40:	01 c0       	rjmp	.+2      	; 0x5e44 <tickUI(unsigned char)+0x1f4>
// Medium low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define MEDIUM_PAUSE_MS 60
static void inline mediumPause() { nap(WDTO_60MS); } // 60ms vs 144ms nominal for PICAXE V0.09 impl.
    5e42:	82 e0       	ldi	r24, 0x02	; 2
    5e44:	0e 94 20 1d 	call	0x3a40	; 0x3a40 <nap(signed char)>
    5e48:	1b c0       	rjmp	.+54     	; 0x5e80 <tickUI(unsigned char)+0x230>
    5e4a:	80 91 e6 03 	lds	r24, 0x03E6
    // Even in FROST mode, and if actually calling for heat (eg opening the rad valve significantly, etc)
    // then emit a tiny double flash on every 4th tick.
    // This call for heat may be frost protection or pre-warming / anticipating demand.
    // DHD20130528: new 4th-tick flash in FROST mode...
    // DHD20131223: do not flash if the room is dark so as to save energy and avoid disturbing sleep, etc.
    else if(forthTick &&
    5e4e:	88 23       	and	r24, r24
    5e50:	b9 f0       	breq	.+46     	; 0x5e80 <tickUI(unsigned char)+0x230>
    5e52:	80 91 62 02 	lds	r24, 0x0262
    5e56:	88 23       	and	r24, r24
    5e58:	99 f0       	breq	.+38     	; 0x5e80 <tickUI(unsigned char)+0x230>
    5e5a:	8f e2       	ldi	r24, 0x2F	; 47
    5e5c:	92 e0       	ldi	r25, 0x02	; 2
    5e5e:	0e 94 30 0c 	call	0x1860	; 0x1860 <ModelledRadValve::isControlledValveReallyOpen() const>
    5e62:	88 23       	and	r24, r24
    5e64:	69 f0       	breq	.+26     	; 0x5e80 <tickUI(unsigned char)+0x230>
            !AmbLight.isRoomDark() &&
            NominalRadValve.isCallingForHeat() &&
            NominalRadValve.isControlledValveReallyOpen())
      {
      // Double flash every 4th tick indicates call for heat while in FROST MODE (matches call for heat in WARM mode).
      LED_HEATCALL_ON(); // flash
    5e66:	5c 98       	cbi	0x0b, 4	; 11
// This may be achieved in part by dynamically slowing the CPU clock if possible.
// Macro to allow some constant folding at compile time where the sleep-time argument is constant.
// Should be good for values up to at least 1000, ie 1 second.
// Assumes MIN_CPU_HZ >> 4000.
// TODO: break out to non-inlined routine where arg is not constant (__builtin_constant_p).
static void inline sleepLowPowerMs(const uint16_t ms) { sleepLowPowerLoopsMinCPUSpeed((((MIN_CPU_HZ * (ms)) + 2000) / 4000) - ((MIN_CPU_HZ>=12000)?2:((MIN_CPU_HZ>=8000)?1:0))); }
    5e68:	85 e2       	ldi	r24, 0x25	; 37
    5e6a:	90 e0       	ldi	r25, 0x00	; 0
    5e6c:	0e 94 f1 1c 	call	0x39e2	; 0x39e2 <sleepLowPowerLoopsMinCPUSpeed(unsigned int)>
      veryTinyPause();
      LED_HEATCALL_OFF();
    5e70:	5c 9a       	sbi	0x0b, 4	; 11
      offPause();
    5e72:	0e 94 21 2e 	call	0x5c42	; 0x5c42 <offPause()>
      LED_HEATCALL_ON(); // flash
    5e76:	5c 98       	cbi	0x0b, 4	; 11
    5e78:	85 e2       	ldi	r24, 0x25	; 37
    5e7a:	90 e0       	ldi	r25, 0x00	; 0
    5e7c:	0e 94 f1 1c 	call	0x39e2	; 0x39e2 <sleepLowPowerLoopsMinCPUSpeed(unsigned int)>
      veryTinyPause();
      }

    // Enforce any changes that may have been driven by other UI components (ie other than MODE button).
    // Eg adjustment of temp pot / eco bias changing scheduled state.
    if(statusChange)
    5e80:	80 91 dc 03 	lds	r24, 0x03DC
    5e84:	88 23       	and	r24, r24
    5e86:	61 f0       	breq	.+24     	; 0x5ea0 <tickUI(unsigned char)+0x250>
      {
      static bool prevScheduleStatus;
      const bool currentScheduleStatus = isAnyScheduleOnWARMNow();
    5e88:	0e 94 0a 26 	call	0x4c14	; 0x4c14 <isAnyScheduleOnWARMNow()>
    5e8c:	98 2f       	mov	r25, r24
      if(currentScheduleStatus != prevScheduleStatus)
    5e8e:	80 91 dd 03 	lds	r24, 0x03DD
    5e92:	98 17       	cp	r25, r24
    5e94:	29 f0       	breq	.+10     	; 0x5ea0 <tickUI(unsigned char)+0x250>
        {
        prevScheduleStatus = currentScheduleStatus;
    5e96:	90 93 dd 03 	sts	0x03DD, r25
        setWarmModeDebounced(currentScheduleStatus);
    5e9a:	89 2f       	mov	r24, r25
    5e9c:	0e 94 9f 03 	call	0x73e	; 0x73e <setWarmModeDebounced(bool)>
        }
      }
    }

  // Ensure LED forced off unconditionally at least once each cycle.
  LED_HEATCALL_OFF();
    5ea0:	5c 9a       	sbi	0x0b, 4	; 11

#ifdef LEARN_BUTTON_AVAILABLE
  // Handle learn button if supported and if is currently pressed.
  if(fastDigitalRead(BUTTON_LEARN_L) == LOW)
    5ea2:	18 99       	sbic	0x03, 0	; 3
    5ea4:	02 c0       	rjmp	.+4      	; 0x5eaa <tickUI(unsigned char)+0x25a>
    {
    handleLEARN(0);
    5ea6:	80 e0       	ldi	r24, 0x00	; 0
    5ea8:	03 c0       	rjmp	.+6      	; 0x5eb0 <tickUI(unsigned char)+0x260>
    LED_HEATCALL_ON(); // Leave heatcall LED on while learn button held down.
    }

#if defined(BUTTON_LEARN2_L)
  // Handle second learn button if supported and currently pressed and primary learn button not pressed.
  else if(fastDigitalRead(BUTTON_LEARN2_L) == LOW)
    5eaa:	4b 99       	sbic	0x09, 3	; 9
    5eac:	15 c0       	rjmp	.+42     	; 0x5ed8 <tickUI(unsigned char)+0x288>
    {
    handleLEARN(1);
    5eae:	81 e0       	ldi	r24, 0x01	; 1
    5eb0:	0e 94 67 28 	call	0x50ce	; 0x50ce <handleLEARN(unsigned char)>
// Record local manual operation of a local physical UI control, eg not remote or via CLI.
// To be thread-safe, everything that this touches or calls must be.
// Thread-safe.
void markUIControlUsed()
  {
  statusChange = true; // Note user interaction with the system.
    5eb4:	81 e0       	ldi	r24, 0x01	; 1
    5eb6:	80 93 dc 03 	sts	0x03DC, r24
  uiTimeoutM = UI_DEFAULT_RECENT_USE_TIMEOUT_M; // Ensure that UI controls are kept 'warm' for a little while.
    5eba:	8f e1       	ldi	r24, 0x1F	; 31
    5ebc:	80 93 da 03 	sts	0x03DA, r24
#define CLI_DEFAULT_TIMEOUT_M 2
static volatile uint8_t CLITimeoutM = CLI_DEFAULT_TIMEOUT_M;

// Reset CLI active timer to the full whack before it goes inactive again (ie makes CLI active for a while).
// Thread-safe.
void resetCLIActiveTimer() { CLITimeoutM = CLI_DEFAULT_TIMEOUT_M; }
    5ec0:	92 e0       	ldi	r25, 0x02	; 2
    5ec2:	90 93 37 01 	sts	0x0137, r25
    // Do not call based on internal/synthetic events.
    // Such evidence may include operation of buttons (etc) on the unit or PIR.
    // Do not call from (for example) 'on' schedule change.
    // Makes occupation immediately visible.
    // Thread-safe and ISR-safe.
    void markAsOccupied() { value = 100; occupationCountdownM = OCCUPATION_TIMEOUT_M; activityCountdownM = 2; }
    5ec6:	84 e6       	ldi	r24, 0x64	; 100
    5ec8:	80 93 2a 02 	sts	0x022A, r24
    5ecc:	82 e3       	ldi	r24, 0x32	; 50
    5ece:	80 93 2b 02 	sts	0x022B, r24
    5ed2:	90 93 2c 02 	sts	0x022C, r25
  // Handle second learn button if supported and currently pressed and primary learn button not pressed.
  else if(fastDigitalRead(BUTTON_LEARN2_L) == LOW)
    {
    handleLEARN(1);
    markUIControlUsed(); // Mark controls used and room as currently occupied given button press.
    LED_HEATCALL_ON(); // Leave heatcall LED on while learn button held down.
    5ed6:	5c 98       	cbi	0x0b, 4	; 11
    }
#endif
#endif

  const bool statusChanged = statusChange;
    5ed8:	80 91 dc 03 	lds	r24, 0x03DC
  statusChange = false; // Potential race.
    5edc:	10 92 dc 03 	sts	0x03DC, r1
  return(statusChanged);
  }
    5ee0:	1f 91       	pop	r17
    5ee2:	08 95       	ret
    // (Or if occupancy/activity was just detected, to give the use some feedback for indirectly interacting.)
    const bool justTouched = statusChange || veryRecentUIControlUse() || Occupancy.reportedRecently();

    // Mode button not pressed: indicate current mode with flash(es); more flashes if actually calling for heat.
    // Force display while UI controls are being used, eg to indicate temp pot position.
    if(justTouched || inWarmMode()) // Generate flash(es) if in WARM mode or fiddling with UI other than Mode button.
    5ee4:	0e 94 9c 03 	call	0x738	; 0x738 <inWarmMode()>
    5ee8:	88 23       	and	r24, r24
    5eea:	09 f0       	breq	.+2      	; 0x5eee <tickUI(unsigned char)+0x29e>
    5eec:	5f cf       	rjmp	.-322    	; 0x5dac <tickUI(unsigned char)+0x15c>
    // Even in FROST mode, and if actually calling for heat (eg opening the rad valve significantly, etc)
    // then emit a tiny double flash on every 4th tick.
    // This call for heat may be frost protection or pre-warming / anticipating demand.
    // DHD20130528: new 4th-tick flash in FROST mode...
    // DHD20131223: do not flash if the room is dark so as to save energy and avoid disturbing sleep, etc.
    else if(forthTick &&
    5eee:	11 23       	and	r17, r17
    5ef0:	39 f2       	breq	.-114    	; 0x5e80 <tickUI(unsigned char)+0x230>
    5ef2:	ab cf       	rjmp	.-170    	; 0x5e4a <tickUI(unsigned char)+0x1fa>

00005ef4 <global constructors keyed to _Z5panicv>:
  '/',
  __DATE__[0], __DATE__[1], __DATE__[2],
  '/',
  __DATE__[4], __DATE__[5],
  '\0'
  };
    5ef4:	82 e3       	ldi	r24, 0x32	; 50
    5ef6:	80 93 38 01 	sts	0x0138, r24
    5efa:	80 e3       	ldi	r24, 0x30	; 48
    5efc:	80 93 39 01 	sts	0x0139, r24
    5f00:	91 e3       	ldi	r25, 0x31	; 49
    5f02:	90 93 3a 01 	sts	0x013A, r25
    5f06:	85 e3       	ldi	r24, 0x35	; 53
    5f08:	80 93 3b 01 	sts	0x013B, r24
    5f0c:	8a e4       	ldi	r24, 0x4A	; 74
    5f0e:	80 93 3d 01 	sts	0x013D, r24
    5f12:	85 e7       	ldi	r24, 0x75	; 117
    5f14:	80 93 3e 01 	sts	0x013E, r24
    5f18:	8c e6       	ldi	r24, 0x6C	; 108
    5f1a:	80 93 3f 01 	sts	0x013F, r24
    5f1e:	90 93 41 01 	sts	0x0141, r25
    5f22:	89 e3       	ldi	r24, 0x39	; 57
    5f24:	80 93 42 01 	sts	0x0142, r24
//us apparent: 1408
//us apparent: 3776
//us apparent: 2816
#endif
#endif
  }
    5f28:	08 95       	ret

00005f2a <loop>:
#if defined(UNIT_TESTS) // Run unit tests *instead* of normal loop() code. 
  loopUnitTest();
#elif defined(ALT_MAIN_LOOP) // Run alternative main loop.
  loopAlt();
#else // Normal OpenTRV usage.
  loopOpenTRV();
    5f2a:	0e 94 53 0c 	call	0x18a6	; 0x18a6 <loopOpenTRV()>
//us apparent: 1408
//us apparent: 3776
//us apparent: 2816
#endif
#endif
  }
    5f2e:	08 95       	ret

00005f30 <sleepLowPowerMs(unsigned int)>:
    5f30:	a0 e0       	ldi	r26, 0x00	; 0
    5f32:	b0 e0       	ldi	r27, 0x00	; 0
    5f34:	bc 01       	movw	r22, r24
    5f36:	cd 01       	movw	r24, r26
    5f38:	22 e1       	ldi	r18, 0x12	; 18
    5f3a:	3a e7       	ldi	r19, 0x7A	; 122
    5f3c:	40 e0       	ldi	r20, 0x00	; 0
    5f3e:	50 e0       	ldi	r21, 0x00	; 0
    5f40:	0e 94 49 3d 	call	0x7a92	; 0x7a92 <__mulsi3>
    5f44:	60 53       	subi	r22, 0x30	; 48
    5f46:	78 4f       	sbci	r23, 0xF8	; 248
    5f48:	8f 4f       	sbci	r24, 0xFF	; 255
    5f4a:	9f 4f       	sbci	r25, 0xFF	; 255
    5f4c:	20 ea       	ldi	r18, 0xA0	; 160
    5f4e:	3f e0       	ldi	r19, 0x0F	; 15
    5f50:	40 e0       	ldi	r20, 0x00	; 0
    5f52:	50 e0       	ldi	r21, 0x00	; 0
    5f54:	0e 94 b1 3d 	call	0x7b62	; 0x7b62 <__divmodsi4>
    5f58:	da 01       	movw	r26, r20
    5f5a:	c9 01       	movw	r24, r18
    5f5c:	02 97       	sbiw	r24, 0x02	; 2
    5f5e:	0e 94 f1 1c 	call	0x39e2	; 0x39e2 <sleepLowPowerLoopsMinCPUSpeed(unsigned int)>
    5f62:	08 95       	ret

00005f64 <posPOST(unsigned char, __FlashStringHelper const*)>:
//   * Two quick flashes from the Arduino bootloader then the LED comes on.
//   * Each of the 5 main sections of Power On Self Test is 1 second LED on, 0.5 second off, n short flashes separated by 0.25s off, then 0.5s off, then 1s on.
//     The value of n is 1, 2, 3, 4, 5.
//   * The LED should then go off except for optional faint flickers as the radio is being driven if set up to do so.
#define PP_OFF_MS 250
static void posPOST(const uint8_t position, const __FlashStringHelper *s)
    5f64:	ff 92       	push	r15
    5f66:	0f 93       	push	r16
    5f68:	1f 93       	push	r17
    5f6a:	cf 93       	push	r28
    5f6c:	df 93       	push	r29
    5f6e:	f8 2e       	mov	r15, r24
    5f70:	8b 01       	movw	r16, r22
  {
  sleepLowPowerMs(1000);
    5f72:	88 ee       	ldi	r24, 0xE8	; 232
    5f74:	93 e0       	ldi	r25, 0x03	; 3
    5f76:	0e 94 98 2f 	call	0x5f30	; 0x5f30 <sleepLowPowerMs(unsigned int)>
#ifdef DEBUG
  DEBUG_SERIAL_PRINT_FLASHSTRING("posPOST: "); // Can only be used once serial is set up.
    5f7a:	88 e4       	ldi	r24, 0x48	; 72
    5f7c:	94 e0       	ldi	r25, 0x04	; 4
    5f7e:	0e 94 16 27 	call	0x4e2c	; 0x4e2c <serialPrintAndFlush(__FlashStringHelper const*)>
  DEBUG_SERIAL_PRINT(position);
    5f82:	cf 2d       	mov	r28, r15
    5f84:	d0 e0       	ldi	r29, 0x00	; 0
    5f86:	ce 01       	movw	r24, r28
    5f88:	6a e0       	ldi	r22, 0x0A	; 10
    5f8a:	70 e0       	ldi	r23, 0x00	; 0
    5f8c:	0e 94 e4 26 	call	0x4dc8	; 0x4dc8 <serialPrintAndFlush(int, int)>
  DEBUG_SERIAL_PRINT_FLASHSTRING(": ");
    5f90:	85 e4       	ldi	r24, 0x45	; 69
    5f92:	94 e0       	ldi	r25, 0x04	; 4
    5f94:	0e 94 16 27 	call	0x4e2c	; 0x4e2c <serialPrintAndFlush(__FlashStringHelper const*)>
  DEBUG_SERIAL_PRINT(s);
    5f98:	c8 01       	movw	r24, r16
    5f9a:	0e 94 16 27 	call	0x4e2c	; 0x4e2c <serialPrintAndFlush(__FlashStringHelper const*)>
  DEBUG_SERIAL_PRINTLN();
    5f9e:	0e 94 d4 26 	call	0x4da8	; 0x4da8 <serialPrintlnAndFlush()>
#else
  serialPrintlnAndFlush(s);
#endif
//  pinMode(LED_HEATCALL, OUTPUT);
  LED_HEATCALL_OFF();
    5fa2:	5c 9a       	sbi	0x0b, 4	; 11

  // Skip much of lightshow if '0'/end/none position.
  if(position > 0)
    5fa4:	ff 20       	and	r15, r15
    5fa6:	89 f0       	breq	.+34     	; 0x5fca <posPOST(unsigned char, __FlashStringHelper const*)+0x66>
    {
    sleepLowPowerMs(2*PP_OFF_MS); // TODO: use this time to gather entropy.
    5fa8:	84 ef       	ldi	r24, 0xF4	; 244
    5faa:	91 e0       	ldi	r25, 0x01	; 1
    5fac:	07 c0       	rjmp	.+14     	; 0x5fbc <posPOST(unsigned char, __FlashStringHelper const*)+0x58>
    for(int i = position; --i >= 0; )
      {
      LED_HEATCALL_ON();
    5fae:	5c 98       	cbi	0x0b, 4	; 11
// Very tiny low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define VERYTINY_PAUSE_MS 5
static void inline veryTinyPause() { sleepLowPowerMs(VERYTINY_PAUSE_MS); }
// Tiny low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define TINY_PAUSE_MS 15
static void inline tinyPause() { nap(WDTO_15MS); } // 15ms vs 18ms nominal for PICAXE V0.09 impl.
    5fb0:	80 e0       	ldi	r24, 0x00	; 0
    5fb2:	0e 94 20 1d 	call	0x3a40	; 0x3a40 <nap(signed char)>
      tinyPause();
      LED_HEATCALL_OFF();
    5fb6:	5c 9a       	sbi	0x0b, 4	; 11
      sleepLowPowerMs(PP_OFF_MS); // TODO: use this time to gather entropy.
    5fb8:	8a ef       	ldi	r24, 0xFA	; 250
    5fba:	90 e0       	ldi	r25, 0x00	; 0
    5fbc:	0e 94 98 2f 	call	0x5f30	; 0x5f30 <sleepLowPowerMs(unsigned int)>

  // Skip much of lightshow if '0'/end/none position.
  if(position > 0)
    {
    sleepLowPowerMs(2*PP_OFF_MS); // TODO: use this time to gather entropy.
    for(int i = position; --i >= 0; )
    5fc0:	21 97       	sbiw	r28, 0x01	; 1
    5fc2:	8f ef       	ldi	r24, 0xFF	; 255
    5fc4:	cf 3f       	cpi	r28, 0xFF	; 255
    5fc6:	d8 07       	cpc	r29, r24
    5fc8:	91 f7       	brne	.-28     	; 0x5fae <posPOST(unsigned char, __FlashStringHelper const*)+0x4a>
      LED_HEATCALL_OFF();
      sleepLowPowerMs(PP_OFF_MS); // TODO: use this time to gather entropy.
      }
    }

  sleepLowPowerMs(PP_OFF_MS); // TODO: use this time to gather entropy.
    5fca:	8a ef       	ldi	r24, 0xFA	; 250
    5fcc:	90 e0       	ldi	r25, 0x00	; 0
    5fce:	0e 94 98 2f 	call	0x5f30	; 0x5f30 <sleepLowPowerMs(unsigned int)>
  LED_HEATCALL_ON();
    5fd2:	5c 98       	cbi	0x0b, 4	; 11
  sleepLowPowerMs(1000); // TODO: use this time to gather entropy.
    5fd4:	88 ee       	ldi	r24, 0xE8	; 232
    5fd6:	93 e0       	ldi	r25, 0x03	; 3
    5fd8:	0e 94 98 2f 	call	0x5f30	; 0x5f30 <sleepLowPowerMs(unsigned int)>
  }
    5fdc:	df 91       	pop	r29
    5fde:	cf 91       	pop	r28
    5fe0:	1f 91       	pop	r17
    5fe2:	0f 91       	pop	r16
    5fe4:	ff 90       	pop	r15
    5fe6:	08 95       	ret

00005fe8 <serialPrintlnBuildVersion()>:
  };
// Version (code/board) information printed as one line to serial (with line-end, and flushed); machine- and human- parseable.
// Format: "board VXXXX REVY; code YYYY/Mmm/DD HH:MM:SS".
void serialPrintlnBuildVersion()
  {
  serialPrintAndFlush(F("board V0.2 REV"));
    5fe8:	8b e9       	ldi	r24, 0x9B	; 155
    5fea:	94 e0       	ldi	r25, 0x04	; 4
    5fec:	0e 94 16 27 	call	0x4e2c	; 0x4e2c <serialPrintAndFlush(__FlashStringHelper const*)>
  serialPrintAndFlush(V0p2_REV);
    5ff0:	82 e0       	ldi	r24, 0x02	; 2
    5ff2:	90 e0       	ldi	r25, 0x00	; 0
    5ff4:	6a e0       	ldi	r22, 0x0A	; 10
    5ff6:	70 e0       	ldi	r23, 0x00	; 0
    5ff8:	0e 94 e4 26 	call	0x4dc8	; 0x4dc8 <serialPrintAndFlush(int, int)>
  serialPrintAndFlush(F("; code $Id: V0p2_Main.ino 4341 2015-03-17 18:31:12Z damonhd $ ")); // Expect SVN to substitute the Id keyword here with svn:keywords property set.
    5ffc:	8c e5       	ldi	r24, 0x5C	; 92
    5ffe:	94 e0       	ldi	r25, 0x04	; 4
    6000:	0e 94 16 27 	call	0x4e2c	; 0x4e2c <serialPrintAndFlush(__FlashStringHelper const*)>
  serialPrintAndFlush(_YYYYMmmDD);
    6004:	88 e3       	ldi	r24, 0x38	; 56
    6006:	91 e0       	ldi	r25, 0x01	; 1
    6008:	0e 94 00 27 	call	0x4e00	; 0x4e00 <serialPrintAndFlush(char const*)>
  serialPrintAndFlush(F(" " __TIME__));
    600c:	82 e5       	ldi	r24, 0x52	; 82
    600e:	94 e0       	ldi	r25, 0x04	; 4
    6010:	0e 94 16 27 	call	0x4e2c	; 0x4e2c <serialPrintAndFlush(__FlashStringHelper const*)>
  serialPrintlnAndFlush();
    6014:	0e 94 d4 26 	call	0x4da8	; 0x4da8 <serialPrintlnAndFlush()>
  }
    6018:	08 95       	ret

0000601a <panic()>:
            // Defaults to do nothing.
            virtual void preinit(const void *preconfig) { }

            // Emergency shutdown of radio to save power on system panic.
            // Defaults to call preinit(NULL).
            virtual void panicShutdown() { preinit(NULL); }
    601a:	e0 91 8d 03 	lds	r30, 0x038D
    601e:	f0 91 8e 03 	lds	r31, 0x038E
    6022:	04 80       	ldd	r0, Z+4	; 0x04
    6024:	f5 81       	ldd	r31, Z+5	; 0x05
    6026:	e0 2d       	mov	r30, r0
    6028:	8d e8       	ldi	r24, 0x8D	; 141
    602a:	93 e0       	ldi	r25, 0x03	; 3
    602c:	60 e0       	ldi	r22, 0x00	; 0
    602e:	70 e0       	ldi	r23, 0x00	; 0
    6030:	09 95       	icall
  // Reset radio and go into low-power mode.
//  RFM22PowerOnInit();
   RFM23B.panicShutdown();
#endif
  // Power down almost everything else...
  minimisePowerWithoutSleep();
    6032:	0e 94 6a 1f 	call	0x3ed4	; 0x3ed4 <minimisePowerWithoutSleep()>
#ifdef LED_HEATCALL
  pinMode(LED_HEATCALL, OUTPUT);
#else
  pinMode(LED_HEATCALL_L, OUTPUT);
    6036:	84 e0       	ldi	r24, 0x04	; 4
    6038:	61 e0       	ldi	r22, 0x01	; 1
    603a:	0e 94 8a 37 	call	0x6f14	; 0x6f14 <pinMode>
#endif
  for( ; ; )
    {
    LED_HEATCALL_ON();
    603e:	5c 98       	cbi	0x0b, 4	; 11
    6040:	80 e0       	ldi	r24, 0x00	; 0
    6042:	0e 94 20 1d 	call	0x3a40	; 0x3a40 <nap(signed char)>
    tinyPause();
    LED_HEATCALL_OFF();
    6046:	5c 9a       	sbi	0x0b, 4	; 11
// Medium low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define MEDIUM_PAUSE_MS 60
static void inline mediumPause() { nap(WDTO_60MS); } // 60ms vs 144ms nominal for PICAXE V0.09 impl.
// Big low-power sleep to approximately match the PICAXE V0.09 routine of the same name.
#define BIG_PAUSE_MS 120
static void inline bigPause() { nap(WDTO_120MS); } // 120ms vs 288ms nominal for PICAXE V0.09 impl.
    6048:	83 e0       	ldi	r24, 0x03	; 3
    604a:	0e 94 20 1d 	call	0x3a40	; 0x3a40 <nap(signed char)>
    604e:	f7 cf       	rjmp	.-18     	; 0x603e <panic()+0x24>

00006050 <panic(__FlashStringHelper const*)>:
  }

// Panic with fixed message.
void panic(const __FlashStringHelper *s)
  {
  serialPrintlnAndFlush(s); // May fail.
    6050:	0e 94 2c 27 	call	0x4e58	; 0x4e58 <serialPrintlnAndFlush(__FlashStringHelper const*)>
  panic();  
    6054:	0e 94 0d 30 	call	0x601a	; 0x601a <panic()>
  }
    6058:	08 95       	ret

0000605a <optionalPOST()>:
  serialPrintlnAndFlush();
  }

// Optional Power-On Self Test routines.
// Aborts with a call to panic() if a test fails.
void optionalPOST()
    605a:	ff 92       	push	r15
    605c:	0f 93       	push	r16
    605e:	1f 93       	push	r17
  {
  // Capture early sub-cycle time to help ensure that the 32768Hz async clock is actually running.
  const uint8_t earlySCT = getSubCycleTime();
    6060:	10 91 b2 00 	lds	r17, 0x00B2
// If already powered up then do nothing other than return false.
// If this returns true then a matching powerDownSPI() may be advisable.
template <uint8_t SPI_nSS>
bool t_powerUpSPIIfDisabled()
  {
  if(!(PRR & _BV(PRSPI))) { return(false); }
    6064:	80 91 64 00 	lds	r24, 0x0064
    6068:	82 fd       	sbrc	r24, 2
    606a:	02 c0       	rjmp	.+4      	; 0x6070 <optionalPOST()+0x16>
    606c:	90 e0       	ldi	r25, 0x00	; 0
    606e:	0f c0       	rjmp	.+30     	; 0x608e <optionalPOST()+0x34>

  pinMode(SPI_nSS, OUTPUT); // Ensure that nSS is an output to avoid forcing SPI to slave mode by accident.
    6070:	8a e0       	ldi	r24, 0x0A	; 10
    6072:	61 e0       	ldi	r22, 0x01	; 1
    6074:	0e 94 8a 37 	call	0x6f14	; 0x6f14 <pinMode>
  fastDigitalWrite(SPI_nSS, HIGH); // Ensure that nSS is HIGH and thus any slave deselected when powering up SPI.
    6078:	2a 9a       	sbi	0x05, 2	; 5

  PRR &= ~_BV(PRSPI); // Enable SPI power.
    607a:	80 91 64 00 	lds	r24, 0x0064
    607e:	8b 7f       	andi	r24, 0xFB	; 251
    6080:	80 93 64 00 	sts	0x0064, r24
  // Configure raw SPI to match better how it was used in PICAXE V0.09 code.
  // CPOL = 0, CPHA = 0
  // Enable SPI, set master mode, set speed.
  const uint8_t ENABLE_MASTER =  _BV(SPE) | _BV(MSTR);
#if F_CPU <= 2000000 // Needs minimum prescale (x2) with slow (<=2MHz) CPU clock.
  SPCR = ENABLE_MASTER; // 2x clock prescale for <=1MHz SPI clock from <=2MHz CPU clock (500kHz SPI @ 1MHz CPU).
    6084:	80 e5       	ldi	r24, 0x50	; 80
    6086:	8c bd       	out	0x2c, r24	; 44
  SPSR = _BV(SPI2X);
    6088:	81 e0       	ldi	r24, 0x01	; 1
    608a:	8d bd       	out	0x2d, r24	; 45
    608c:	91 e0       	ldi	r25, 0x01	; 1
        {
        private:
            // Internal routines to enable/disable RFM23B on the the SPI bus.
            // These depend only on the (constant) SPI_nSS_DigitalPin template parameter
            // so these should turn into single assembler instructions in principle.
            inline void _SELECT() { fastDigitalWrite(SPI_nSS_DigitalPin, LOW); } // Select/enable RFM23B.
    608e:	2a 98       	cbi	0x05, 2	; 5
            inline uint8_t _io(const uint8_t data) { SPDR = data; while (!(SPSR & _BV(SPIF))) { } return(SPDR); }
            // Write one byte over SPI (ignoring the value read back).
            // SPI must already be configured and running.
            // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
            // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
            inline void _wr(const uint8_t data) { SPDR = data; while (!(SPSR & _BV(SPIF))) { } }
    6090:	87 e8       	ldi	r24, 0x87	; 135
    6092:	8e bd       	out	0x2e, r24	; 46
    6094:	0d b4       	in	r0, 0x2d	; 45
    6096:	07 fe       	sbrs	r0, 7
    6098:	fd cf       	rjmp	.-6      	; 0x6094 <optionalPOST()+0x3a>
        private:
            // Internal routines to enable/disable RFM23B on the the SPI bus.
            // These depend only on the (constant) SPI_nSS_DigitalPin template parameter
            // so these should turn into single assembler instructions in principle.
            inline void _SELECT() { fastDigitalWrite(SPI_nSS_DigitalPin, LOW); } // Select/enable RFM23B.
            inline void _DESELECT() { fastDigitalWrite(SPI_nSS_DigitalPin, HIGH); } // Deselect/disable RFM23B.
    609a:	80 e8       	ldi	r24, 0x80	; 128
    609c:	8e bd       	out	0x2e, r24	; 46
    609e:	0d b4       	in	r0, 0x2d	; 45
    60a0:	07 fe       	sbrs	r0, 7
    60a2:	fd cf       	rjmp	.-6      	; 0x609e <optionalPOST()+0x44>
    60a4:	2a 9a       	sbi	0x05, 2	; 5
        {
        private:
            // Internal routines to enable/disable RFM23B on the the SPI bus.
            // These depend only on the (constant) SPI_nSS_DigitalPin template parameter
            // so these should turn into single assembler instructions in principle.
            inline void _SELECT() { fastDigitalWrite(SPI_nSS_DigitalPin, LOW); } // Select/enable RFM23B.
    60a6:	2a 98       	cbi	0x05, 2	; 5
            inline uint8_t _io(const uint8_t data) { SPDR = data; while (!(SPSR & _BV(SPIF))) { } return(SPDR); }
            // Write one byte over SPI (ignoring the value read back).
            // SPI must already be configured and running.
            // TODO: convert from busy-wait to sleep, at least in a standby mode, if likely longer than 10s of uS.
            // At lowest SPI clock prescale (x2) this is likely to spin for ~16 CPU cycles (8 bits each taking 2 cycles).
            inline void _wr(const uint8_t data) { SPDR = data; while (!(SPSR & _BV(SPIF))) { } }
    60a8:	87 e8       	ldi	r24, 0x87	; 135
    60aa:	8e bd       	out	0x2e, r24	; 46
    60ac:	0d b4       	in	r0, 0x2d	; 45
    60ae:	07 fe       	sbrs	r0, 7
    60b0:	fd cf       	rjmp	.-6      	; 0x60ac <optionalPOST()+0x52>
        private:
            // Internal routines to enable/disable RFM23B on the the SPI bus.
            // These depend only on the (constant) SPI_nSS_DigitalPin template parameter
            // so these should turn into single assembler instructions in principle.
            inline void _SELECT() { fastDigitalWrite(SPI_nSS_DigitalPin, LOW); } // Select/enable RFM23B.
            inline void _DESELECT() { fastDigitalWrite(SPI_nSS_DigitalPin, HIGH); } // Deselect/disable RFM23B.
    60b2:	1e bc       	out	0x2e, r1	; 46
    60b4:	0d b4       	in	r0, 0x2d	; 45
    60b6:	07 fe       	sbrs	r0, 7
    60b8:	fd cf       	rjmp	.-6      	; 0x60b4 <optionalPOST()+0x5a>
    60ba:	2a 9a       	sbi	0x05, 2	; 5
DEBUG_SERIAL_PRINTLN_FLASHSTRING("RFM23 reset...");
#endif
                const bool neededEnable = _upSPI();
                _writeReg8Bit(REG_OP_CTRL1, REG_OP_CTRL1_SWRES);
                _modeStandby();
                if(neededEnable) { _downSPI(); }
    60bc:	99 23       	and	r25, r25
    60be:	c9 f0       	breq	.+50     	; 0x60f2 <optionalPOST()+0x98>
//
// Power down SPI.
template <uint8_t SPI_nSS, uint8_t SPI_SCK, uint8_t SPI_MOSI, uint8_t SPI_MISO>
void t_powerDownSPI()
  {
  SPCR &= ~_BV(SPE); // Disable SPI.
    60c0:	8c b5       	in	r24, 0x2c	; 44
    60c2:	8f 7b       	andi	r24, 0xBF	; 191
    60c4:	8c bd       	out	0x2c, r24	; 44
  PRR |= _BV(PRSPI); // Power down...
    60c6:	80 91 64 00 	lds	r24, 0x0064
    60ca:	84 60       	ori	r24, 0x04	; 4
    60cc:	80 93 64 00 	sts	0x0064, r24

  pinMode(SPI_nSS, OUTPUT); // Ensure that nSS is an output to avoid forcing SPI to slave mode by accident.
    60d0:	8a e0       	ldi	r24, 0x0A	; 10
    60d2:	61 e0       	ldi	r22, 0x01	; 1
    60d4:	0e 94 8a 37 	call	0x6f14	; 0x6f14 <pinMode>
  fastDigitalWrite(SPI_nSS, HIGH); // Ensure that nSS is HIGH and thus any slave deselected when powering up SPI.
    60d8:	2a 9a       	sbi	0x05, 2	; 5

  // Avoid pins from floating when SPI is disabled.
  // Try to preserve general I/O direction and restore previous output values for outputs.
  pinMode(SPI_SCK, OUTPUT);
    60da:	8d e0       	ldi	r24, 0x0D	; 13
    60dc:	61 e0       	ldi	r22, 0x01	; 1
    60de:	0e 94 8a 37 	call	0x6f14	; 0x6f14 <pinMode>
  pinMode(SPI_MOSI, OUTPUT);
    60e2:	8b e0       	ldi	r24, 0x0B	; 11
    60e4:	61 e0       	ldi	r22, 0x01	; 1
    60e6:	0e 94 8a 37 	call	0x6f14	; 0x6f14 <pinMode>
  pinMode(SPI_MISO, INPUT_PULLUP);
    60ea:	8c e0       	ldi	r24, 0x0C	; 12
    60ec:	62 e0       	ldi	r22, 0x02	; 2
    60ee:	0e 94 8a 37 	call	0x6f14	; 0x6f14 <pinMode>
#endif
  // Initialise the radio, if configured, ASAP because it can suck a lot of power until properly initialised.
  //RFM22PowerOnInit();
  RFM23B.preinit(NULL);
  // Check that the radio is correctly connected; panic if not...
  if(!RFM22CheckConnected()) { panic(); }
    60f2:	0e 94 1f 24 	call	0x483e	; 0x483e <RFM22CheckConnected()>
    60f6:	88 23       	and	r24, r24
    60f8:	11 f4       	brne	.+4      	; 0x60fe <optionalPOST()+0xa4>
    60fa:	0e 94 0d 30 	call	0x601a	; 0x601a <panic()>
  // Configure the radio.
  RFM22RegisterBlockSetup(FHT8V_RFM22_Reg_Values);
    60fe:	8f ed       	ldi	r24, 0xDF	; 223
    6100:	90 e0       	ldi	r25, 0x00	; 0
    6102:	0e 94 79 23 	call	0x46f2	; 0x46f2 <RFM22RegisterBlockSetup(unsigned char const (*) [2])>
  // Put the radio in low-power standby mode.
  RFM22ModeStandbyAndClearState();
    6106:	0e 94 d7 23 	call	0x47ae	; 0x47ae <RFM22ModeStandbyAndClearState()>
//  posPOST(1, F("Radio OK, checking buttons/sensors and xtal"));

// Buttons should not be activated DURING boot; activated button implies fault.
#if (9 != V0p2_REV) // Usual tests for stuck control buttons.
  // Check buttons not stuck in the activated position.
  if((fastDigitalRead(BUTTON_MODE_L) == LOW)
    610a:	4d 9b       	sbis	0x09, 5	; 9
    610c:	04 c0       	rjmp	.+8      	; 0x6116 <optionalPOST()+0xbc>
    610e:	18 9b       	sbis	0x03, 0	; 3
    6110:	02 c0       	rjmp	.+4      	; 0x6116 <optionalPOST()+0xbc>
    6112:	4b 99       	sbic	0x09, 3	; 9
    6114:	04 c0       	rjmp	.+8      	; 0x611e <optionalPOST()+0xc4>
#endif
#if defined(BUTTON_LEARN2_L)
     || (fastDigitalRead(BUTTON_LEARN2_L) == LOW)
#endif
    )
    { panic(F("button stuck")); }
    6116:	88 e3       	ldi	r24, 0x38	; 56
    6118:	94 e0       	ldi	r25, 0x04	; 4
    611a:	0e 94 28 30 	call	0x6050	; 0x6050 <panic(__FlashStringHelper const*)>
    DEBUG_SERIAL_PRINT(fastDigitalRead(BUTTON_LEARN2_L)); DEBUG_SERIAL_PRINTLN(); // AKA WINDOW SWITCH
#endif

#if defined(WAKEUP_32768HZ_XTAL)
  // Check that the 32768Hz async clock is actually running having done significant CPU-intensive work.
  const uint8_t laterSCT = getSubCycleTime();
    611e:	f0 90 b2 00 	lds	r15, 0x00B2
  if(laterSCT == earlySCT)
    6122:	f1 16       	cp	r15, r17
    6124:	d9 f4       	brne	.+54     	; 0x615c <optionalPOST()+0x102>
    6126:	0f ef       	ldi	r16, 0xFF	; 255
    DEBUG_SERIAL_PRINTLN_FLASHSTRING("Sleeping to let 32768Hz clock start...");
#endif
    // Time spent here should not be a whole multiple of basic cycle time to avoid a spuriously-stationary async clock reading!
    // Allow several seconds to start.
    // Attempt to capture some entropy while waiting, implicitly from oscillator start-up time if nothing else.
    for(uint8_t i = 255; (--i > 0) && (earlySCT == getSubCycleTime()); )
    6128:	01 50       	subi	r16, 0x01	; 1
    612a:	09 f1       	breq	.+66     	; 0x616e <optionalPOST()+0x114>
    612c:	80 91 b2 00 	lds	r24, 0x00B2
    6130:	f8 16       	cp	r15, r24
    6132:	e9 f4       	brne	.+58     	; 0x616e <optionalPOST()+0x114>
      {
      addEntropyToPool(clockJitterWDT() ^ noisyADCRead(), 1); // Conservatively hope for at least 1 bit from combined sources!
    6134:	0e 94 6a 1e 	call	0x3cd4	; 0x3cd4 <clockJitterWDT()>
    6138:	18 2f       	mov	r17, r24
    613a:	81 e0       	ldi	r24, 0x01	; 1
    613c:	0e 94 a6 1f 	call	0x3f4c	; 0x3f4c <noisyADCRead(bool)>
    6140:	81 27       	eor	r24, r17
    6142:	61 e0       	ldi	r22, 0x01	; 1
    6144:	0e 94 49 26 	call	0x4c92	; 0x4c92 <addEntropyToPool(unsigned char, unsigned char)>
      nap(WDTO_15MS); // Ensure lower mount of ~3s until loop finishes.
    6148:	80 e0       	ldi	r24, 0x00	; 0
    614a:	0e 94 20 1d 	call	0x3a40	; 0x3a40 <nap(signed char)>
      captureEntropy1(); // Have other fun, though likely largely ineffective at this stage.
    614e:	0e 94 28 1f 	call	0x3e50	; 0x3e50 <captureEntropy1()>
    6152:	ea cf       	rjmp	.-44     	; 0x6128 <optionalPOST()+0xce>
    if(latestSCT == earlySCT)
      {
#if 0 && defined(DEBUG)
      DEBUG_SERIAL_PRINTLN_FLASHSTRING("32768Hz clock may not be running!");
#endif
      panic(F("Xtal dead")); // Async clock not running.
    6154:	8e e2       	ldi	r24, 0x2E	; 46
    6156:	94 e0       	ldi	r25, 0x04	; 4
    6158:	0e 94 28 30 	call	0x6050	; 0x6050 <panic(__FlashStringHelper const*)>
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("(No xtal.)");
#endif

  // Single POST checkpoint for speed.
#if defined(WAKEUP_32768HZ_XTAL)
  posPOST(0, F("Radio, xtal, buttons OK"));
    615c:	80 e0       	ldi	r24, 0x00	; 0
    615e:	66 e1       	ldi	r22, 0x16	; 22
    6160:	74 e0       	ldi	r23, 0x04	; 4
    6162:	0e 94 b2 2f 	call	0x5f64	; 0x5f64 <posPOST(unsigned char, __FlashStringHelper const*)>
#else
  posPOST(0, F("Radio, buttons OK"));
#endif
  }
    6166:	1f 91       	pop	r17
    6168:	0f 91       	pop	r16
    616a:	ff 90       	pop	r15
    616c:	08 95       	ret
      addEntropyToPool(clockJitterWDT() ^ noisyADCRead(), 1); // Conservatively hope for at least 1 bit from combined sources!
      nap(WDTO_15MS); // Ensure lower mount of ~3s until loop finishes.
      captureEntropy1(); // Have other fun, though likely largely ineffective at this stage.
      }
#endif
    const uint8_t latestSCT = getSubCycleTime();
    616e:	80 91 b2 00 	lds	r24, 0x00B2
    if(latestSCT == earlySCT)
    6172:	8f 15       	cp	r24, r15
    6174:	99 f7       	brne	.-26     	; 0x615c <optionalPOST()+0x102>
    6176:	ee cf       	rjmp	.-36     	; 0x6154 <optionalPOST()+0xfa>

00006178 <setup>:
  }


// Setup routine: runs once after reset.
// Does some limited board self-test and will panic() if anything is obviously broken.
void setup()
    6178:	4f 92       	push	r4
    617a:	5f 92       	push	r5
    617c:	6f 92       	push	r6
    617e:	7f 92       	push	r7
    6180:	8f 92       	push	r8
    6182:	9f 92       	push	r9
    6184:	af 92       	push	r10
    6186:	bf 92       	push	r11
    6188:	cf 92       	push	r12
    618a:	df 92       	push	r13
    618c:	ef 92       	push	r14
    618e:	ff 92       	push	r15
    6190:	0f 93       	push	r16
    6192:	1f 93       	push	r17
    6194:	cf 93       	push	r28
    6196:	df 93       	push	r29
  {
  // Set appropriate low-power states, interrupts, etc, ASAP.
  powerSetup();
    6198:	0e 94 0a 21 	call	0x4214	; 0x4214 <powerSetup()>
    619c:	0e e0       	ldi	r16, 0x0E	; 14
    619e:	10 e0       	ldi	r17, 0x00	; 0
    61a0:	33 c0       	rjmp	.+102    	; 0x6208 <setup+0x90>
  {
  // Initialise all digital I/O to safe state ASAP and avoid floating lines where possible.
  // In absence of a specific alternative, drive low as an output to minimise consumption (eg from floating input).
  for(int i = 14; --i >= 0; ) // For all digital pins from 0 to 13 inclusive...
    {
    switch(i)
    61a2:	05 30       	cpi	r16, 0x05	; 5
    61a4:	11 05       	cpc	r17, r1
    61a6:	61 f1       	breq	.+88     	; 0x6200 <setup+0x88>
    61a8:	06 30       	cpi	r16, 0x06	; 6
    61aa:	11 05       	cpc	r17, r1
    61ac:	34 f4       	brge	.+12     	; 0x61ba <setup+0x42>
    61ae:	17 fd       	sbrc	r17, 7
    61b0:	14 c0       	rjmp	.+40     	; 0x61da <setup+0x62>
    61b2:	04 30       	cpi	r16, 0x04	; 4
    61b4:	11 05       	cpc	r17, r1
    61b6:	24 f1       	brlt	.+72     	; 0x6200 <setup+0x88>
    61b8:	17 c0       	rjmp	.+46     	; 0x61e8 <setup+0x70>
    61ba:	09 30       	cpi	r16, 0x09	; 9
    61bc:	11 05       	cpc	r17, r1
    61be:	e9 f0       	breq	.+58     	; 0x61fa <setup+0x82>
    61c0:	0a 30       	cpi	r16, 0x0A	; 10
    61c2:	11 05       	cpc	r17, r1
    61c4:	24 f4       	brge	.+8      	; 0x61ce <setup+0x56>
    61c6:	08 30       	cpi	r16, 0x08	; 8
    61c8:	11 05       	cpc	r17, r1
    61ca:	39 f4       	brne	.+14     	; 0x61da <setup+0x62>
    61cc:	19 c0       	rjmp	.+50     	; 0x6200 <setup+0x88>
    61ce:	0a 30       	cpi	r16, 0x0A	; 10
    61d0:	11 05       	cpc	r17, r1
    61d2:	b1 f0       	breq	.+44     	; 0x6200 <setup+0x88>
    61d4:	0c 30       	cpi	r16, 0x0C	; 12
    61d6:	11 05       	cpc	r17, r1
    61d8:	99 f0       	breq	.+38     	; 0x6200 <setup+0x88>
      {
      // Low output is good safe low-power default.
      default: { digitalWrite(i, LOW); pinMode(i, OUTPUT); break; }
    61da:	80 2f       	mov	r24, r16
    61dc:	60 e0       	ldi	r22, 0x00	; 0
    61de:	0e 94 c9 37 	call	0x6f92	; 0x6f92 <digitalWrite>
    61e2:	80 2f       	mov	r24, r16
    61e4:	61 e0       	ldi	r22, 0x01	; 1
    61e6:	0e c0       	rjmp	.+28     	; 0x6204 <setup+0x8c>
      // Switch main UI LED on for the rest of initialisation in non-ALT code...
#ifdef LED_HEATCALL
      case LED_HEATCALL: { pinMode(LED_HEATCALL, OUTPUT); digitalWrite(LED_HEATCALL, HIGH); break; }
#endif
#ifdef LED_HEATCALL_L
      case LED_HEATCALL_L: { pinMode(LED_HEATCALL_L, OUTPUT); digitalWrite(LED_HEATCALL_L, LOW); break; }
    61e8:	84 e0       	ldi	r24, 0x04	; 4
    61ea:	61 e0       	ldi	r22, 0x01	; 1
    61ec:	0e 94 8a 37 	call	0x6f14	; 0x6f14 <pinMode>
    61f0:	84 e0       	ldi	r24, 0x04	; 4
    61f2:	60 e0       	ldi	r22, 0x00	; 0
    61f4:	0e 94 c9 37 	call	0x6f92	; 0x6f92 <digitalWrite>
    61f8:	07 c0       	rjmp	.+14     	; 0x6208 <setup+0x90>
      case LED_UI2_L: { pinMode(LED_UI2_L, OUTPUT); digitalWrite(LED_UI2_L, HIGH); break; }
#endif

#ifdef PIN_RFM_NIRQ 
      // Set as input to avoid contention current.
      case PIN_RFM_NIRQ: { pinMode(PIN_RFM_NIRQ, INPUT); break; }
    61fa:	89 e0       	ldi	r24, 0x09	; 9
    61fc:	60 e0       	ldi	r22, 0x00	; 0
    61fe:	02 c0       	rjmp	.+4      	; 0x6204 <setup+0x8c>
#ifdef PIN_SERIAL_RX
      // Weak TX and RX pull-up empirically found to produce lowest leakage current
      // when 2xAA NiMH battery powered and connected to TTL-232R-3V3 USB lead.
      case PIN_SERIAL_RX: case PIN_SERIAL_TX:
#endif
        { pinMode(i, INPUT_PULLUP); break; }
    6200:	80 2f       	mov	r24, r16
    6202:	62 e0       	ldi	r22, 0x02	; 2
    6204:	0e 94 8a 37 	call	0x6f14	; 0x6f14 <pinMode>
// Call this ASAP in setup() to configure I/O safely for the board, avoid pins floating, etc.
static inline void IOSetup()
  {
  // Initialise all digital I/O to safe state ASAP and avoid floating lines where possible.
  // In absence of a specific alternative, drive low as an output to minimise consumption (eg from floating input).
  for(int i = 14; --i >= 0; ) // For all digital pins from 0 to 13 inclusive...
    6208:	01 50       	subi	r16, 0x01	; 1
    620a:	10 40       	sbci	r17, 0x00	; 0
    620c:	17 ff       	sbrs	r17, 7
    620e:	c9 cf       	rjmp	.-110    	; 0x61a2 <setup+0x2a>
    }

#ifdef MOTOR_DRIVE_ML
  // Weakly pull up both motor REV7 H-bridge driver lines by default.
  // Safe for all boards and may reduce parasitic floating power consumption on non-REV7 boards.
  pinMode(MOTOR_DRIVE_ML, INPUT_PULLUP);
    6210:	80 e1       	ldi	r24, 0x10	; 16
    6212:	62 e0       	ldi	r22, 0x02	; 2
    6214:	0e 94 8a 37 	call	0x6f14	; 0x6f14 <pinMode>
  pinMode(MOTOR_DRIVE_MR, INPUT_PULLUP);
    6218:	81 e1       	ldi	r24, 0x11	; 17
    621a:	62 e0       	ldi	r22, 0x02	; 2
    621c:	0e 94 8a 37 	call	0x6f14	; 0x6f14 <pinMode>
  nap(WDTO_120MS); // Sleep to let power supply recover a little.
#endif

#if !defined(MIN_ENERGY_BOOT)
  // Restore previous RTC state if available.
  restoreRTC();
    6220:	0e 94 87 24 	call	0x490e	; 0x490e <restoreRTC()>

#if !defined(MIN_ENERGY_BOOT)
#ifdef LED_UI2_EXISTS
  LED_UI2_ON();
#endif
  serialPrintAndFlush(F("\r\nOpenTRV: ")); // Leading CRLF to clear leading junk, eg from bootloader.
    6224:	8a e0       	ldi	r24, 0x0A	; 10
    6226:	94 e0       	ldi	r25, 0x04	; 4
    6228:	0e 94 16 27 	call	0x4e2c	; 0x4e2c <serialPrintAndFlush(__FlashStringHelper const*)>
    serialPrintlnBuildVersion();
    622c:	0e 94 f4 2f 	call	0x5fe8	; 0x5fe8 <serialPrintlnBuildVersion()>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    6230:	f9 99       	sbic	0x1f, 1	; 31
    6232:	fe cf       	rjmp	.-4      	; 0x6230 <setup+0xb8>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    6234:	86 e0       	ldi	r24, 0x06	; 6
    6236:	90 e0       	ldi	r25, 0x00	; 0
    6238:	92 bd       	out	0x22, r25	; 34
    623a:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    623c:	f8 9a       	sbi	0x1f, 0	; 31
    623e:	70 b4       	in	r7, 0x20	; 32
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
    6240:	f9 99       	sbic	0x1f, 1	; 31
    6242:	fe cf       	rjmp	.-4      	; 0x6240 <setup+0xc8>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
    6244:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
    6246:	86 e0       	ldi	r24, 0x06	; 6
    6248:	90 e0       	ldi	r25, 0x00	; 0
    624a:	92 bd       	out	0x22, r25	; 34
    624c:	81 bd       	out	0x21, r24	; 33
#endif

#if !defined(MIN_ENERGY_BOOT)
  // Count resets to detect unexpected crashes/restarts.
  const uint8_t oldResetCount = eeprom_read_byte((uint8_t *)EE_START_RESET_COUNT);
  eeprom_write_byte((uint8_t *)EE_START_RESET_COUNT, 1 + oldResetCount);
    624e:	73 94       	inc	r7
#endif
    EEDR = __value;
    6250:	70 bc       	out	0x20, r7	; 32
    6252:	7a 94       	dec	r7
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
    6254:	0f b6       	in	r0, 0x3f	; 63
    6256:	f8 94       	cli
    6258:	fa 9a       	sbi	0x1f, 2	; 31
    625a:	f9 9a       	sbi	0x1f, 1	; 31
    625c:	0f be       	out	0x3f, r0	; 63
#endif

#if defined(DEBUG) && !defined(MIN_ENERGY_BOOT)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("DEBUG");
    625e:	84 e0       	ldi	r24, 0x04	; 4
    6260:	94 e0       	ldi	r25, 0x04	; 4
    6262:	0e 94 2c 27 	call	0x4e58	; 0x4e58 <serialPrintlnAndFlush(__FlashStringHelper const*)>
#endif

#if defined(DEBUG) && !defined(MIN_ENERGY_BOOT)
  DEBUG_SERIAL_PRINT_FLASHSTRING("Resets: ");
    6266:	8b ef       	ldi	r24, 0xFB	; 251
    6268:	93 e0       	ldi	r25, 0x03	; 3
    626a:	0e 94 16 27 	call	0x4e2c	; 0x4e2c <serialPrintAndFlush(__FlashStringHelper const*)>
  DEBUG_SERIAL_PRINT(oldResetCount);
    626e:	87 2d       	mov	r24, r7
    6270:	90 e0       	ldi	r25, 0x00	; 0
    6272:	6a e0       	ldi	r22, 0x0A	; 10
    6274:	70 e0       	ldi	r23, 0x00	; 0
    6276:	0e 94 e4 26 	call	0x4dc8	; 0x4dc8 <serialPrintAndFlush(int, int)>
  DEBUG_SERIAL_PRINTLN();
    627a:	0e 94 d4 26 	call	0x4da8	; 0x4da8 <serialPrintlnAndFlush()>
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    627e:	f9 99       	sbic	0x1f, 1	; 31
    6280:	fe cf       	rjmp	.-4      	; 0x627e <setup+0x106>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    6282:	8d e1       	ldi	r24, 0x1D	; 29
    6284:	90 e0       	ldi	r25, 0x00	; 0
    6286:	92 bd       	out	0x22, r25	; 34
    6288:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    628a:	f8 9a       	sbi	0x1f, 0	; 31
    628c:	10 b5       	in	r17, 0x20	; 32
#if !defined(ALT_MAIN_LOOP) && !defined(UNIT_TESTS)
  const uint8_t overruns = (~eeprom_read_byte((uint8_t *)EE_START_OVERRUN_COUNTER)) & 0xff;
    628e:	10 95       	com	r17
  if(0 != overruns)
    6290:	61 f0       	breq	.+24     	; 0x62aa <setup+0x132>
    {
    DEBUG_SERIAL_PRINT_FLASHSTRING("Overruns: ");
    6292:	80 ef       	ldi	r24, 0xF0	; 240
    6294:	93 e0       	ldi	r25, 0x03	; 3
    6296:	0e 94 16 27 	call	0x4e2c	; 0x4e2c <serialPrintAndFlush(__FlashStringHelper const*)>
    DEBUG_SERIAL_PRINT(overruns);
    629a:	81 2f       	mov	r24, r17
    629c:	90 e0       	ldi	r25, 0x00	; 0
    629e:	6a e0       	ldi	r22, 0x0A	; 10
    62a0:	70 e0       	ldi	r23, 0x00	; 0
    62a2:	0e 94 e4 26 	call	0x4dc8	; 0x4dc8 <serialPrintAndFlush(int, int)>
    DEBUG_SERIAL_PRINTLN();
    62a6:	0e 94 d4 26 	call	0x4da8	; 0x4da8 <serialPrintlnAndFlush()>
// POST may take too long and do unwanted things,
// especially for non-standard hardware setup.
#if defined(ALT_MAIN_LOOP)
  POSTalt(); // Do alternate POST and setup if required.
#else
  optionalPOST();
    62aa:	0e 94 2d 30 	call	0x605a	; 0x605a <optionalPOST()>

  // No external sensors are *assumed* present if running alt main loop.
  // This may mean that the alt loop/POST will have to initialise them explicitly,
  // and the initial seed entropy may be marginally reduced also.
#if !defined(ALT_MAIN_LOOP) && !defined(UNIT_TESTS)
  const int light = AmbLight.read();
    62ae:	81 ee       	ldi	r24, 0xE1	; 225
    62b0:	93 e0       	ldi	r25, 0x03	; 3
    62b2:	0e 94 bb 33 	call	0x6776	; 0x6776 <AmbientLight::read()>
    62b6:	68 2e       	mov	r6, r24
  DEBUG_SERIAL_PRINT(light);
  DEBUG_SERIAL_PRINTLN();
#endif
//  // Assume 0 or full-scale values unlikely.
//  if((0 == light) || (light >= 1023)) { panic(F("LDR fault")); }
  const int heat = TemperatureC16.read();
    62b8:	88 ee       	ldi	r24, 0xE8	; 232
    62ba:	93 e0       	ldi	r25, 0x03	; 3
    62bc:	0e 94 02 33 	call	0x6604	; 0x6604 <RoomTemperatureC16::read()>
    62c0:	4c 01       	movw	r8, r24
  DEBUG_SERIAL_PRINT(rh);
  DEBUG_SERIAL_PRINTLN();
#endif
#endif
#if defined(TEMP_POT_AVAILABLE)
  const int tempPot = TempPot.read();
    62c2:	8c ee       	ldi	r24, 0xEC	; 236
    62c4:	93 e0       	ldi	r25, 0x03	; 3
    62c6:	0e 94 ba 32 	call	0x6574	; 0x6574 <TemperaturePot::read()>
    62ca:	08 2f       	mov	r16, r24
#endif


#if !defined(ALT_MAIN_LOOP) && !defined(UNIT_TESTS)
  // Get current power supply voltage (internal sensor).
  const uint16_t Vcc = Supply_mV.read();
    62cc:	8f e7       	ldi	r24, 0x7F	; 127
    62ce:	93 e0       	ldi	r25, 0x03	; 3
    62d0:	0e 94 24 1e 	call	0x3c48	; 0x3c48 <SupplyVoltageMilliVolts::read()>
    62d4:	2c 01       	movw	r4, r24
#if 1 && defined(DEBUG)
  DEBUG_SERIAL_PRINT_FLASHSTRING("Vcc: ");
    62d6:	8a ee       	ldi	r24, 0xEA	; 234
    62d8:	93 e0       	ldi	r25, 0x03	; 3
    62da:	0e 94 16 27 	call	0x4e2c	; 0x4e2c <serialPrintAndFlush(__FlashStringHelper const*)>
  DEBUG_SERIAL_PRINT(Vcc);
    62de:	c2 01       	movw	r24, r4
    62e0:	6a e0       	ldi	r22, 0x0A	; 10
    62e2:	70 e0       	ldi	r23, 0x00	; 0
    62e4:	0e 94 a4 26 	call	0x4d48	; 0x4d48 <serialPrintAndFlush(unsigned int, int)>
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("mV");
    62e8:	87 ee       	ldi	r24, 0xE7	; 231
    62ea:	93 e0       	ldi	r25, 0x03	; 3
    62ec:	0e 94 2c 27 	call	0x4e58	; 0x4e58 <serialPrintlnAndFlush(__FlashStringHelper const*)>
#endif
  // Get internal temperature measurement (internal sensor).
  const int intTempC16 = readInternalTemperatureC16();
    62f0:	0e 94 48 1e 	call	0x3c90	; 0x3c90 <readInternalTemperatureC16()>
    62f4:	7c 01       	movw	r14, r24
    62f6:	e0 e0       	ldi	r30, 0x00	; 0
    62f8:	f1 e0       	ldi	r31, 0x01	; 1
    62fa:	aa 24       	eor	r10, r10
    62fc:	aa 94       	dec	r10
    62fe:	ba 2c       	mov	r11, r10
        "eor    %A0,__tmp_reg__"

        : "=d" (__ret)
        : "r" (__data), "0" (__crc)
        : "r0"
    );
    6300:	81 91       	ld	r24, Z+
    6302:	95 01       	movw	r18, r10
    6304:	28 27       	eor	r18, r24
    6306:	02 2e       	mov	r0, r18
    6308:	22 95       	swap	r18
    630a:	20 7f       	andi	r18, 0xF0	; 240
    630c:	20 25       	eor	r18, r0
    630e:	03 2e       	mov	r0, r19
    6310:	32 2f       	mov	r19, r18
    6312:	22 95       	swap	r18
    6314:	2f 70       	andi	r18, 0x0F	; 15
    6316:	02 26       	eor	r0, r18
    6318:	26 95       	lsr	r18
    631a:	32 27       	eor	r19, r18
    631c:	23 27       	eor	r18, r19
    631e:	22 0f       	add	r18, r18
    6320:	22 0f       	add	r18, r18
    6322:	22 0f       	add	r18, r18
    6324:	20 25       	eor	r18, r0
    6326:	59 01       	movw	r10, r18
#define RAMSTART (0x100)
#endif
static uint16_t sramCRC()
  {
  uint16_t result = ~0U;
  for(uint8_t *p = (uint8_t *)RAMSTART; p <= (uint8_t *)RAMEND; ++p)
    6328:	39 e0       	ldi	r19, 0x09	; 9
    632a:	e0 30       	cpi	r30, 0x00	; 0
    632c:	f3 07       	cpc	r31, r19
    632e:	41 f7       	brne	.-48     	; 0x6300 <setup+0x188>
    6330:	20 e0       	ldi	r18, 0x00	; 0
    6332:	30 e0       	ldi	r19, 0x00	; 0
    6334:	cc 24       	eor	r12, r12
    6336:	ca 94       	dec	r12
    6338:	dc 2c       	mov	r13, r12
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    633a:	f9 99       	sbic	0x1f, 1	; 31
    633c:	fe cf       	rjmp	.-4      	; 0x633a <setup+0x1c2>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    633e:	32 bd       	out	0x22, r19	; 34
    6340:	21 bd       	out	0x21, r18	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    6342:	f8 9a       	sbi	0x1f, 0	; 31
    6344:	80 b5       	in	r24, 0x20	; 32
    6346:	a6 01       	movw	r20, r12
    6348:	48 27       	eor	r20, r24
    634a:	04 2e       	mov	r0, r20
    634c:	42 95       	swap	r20
    634e:	40 7f       	andi	r20, 0xF0	; 240
    6350:	40 25       	eor	r20, r0
    6352:	05 2e       	mov	r0, r21
    6354:	54 2f       	mov	r21, r20
    6356:	42 95       	swap	r20
    6358:	4f 70       	andi	r20, 0x0F	; 15
    635a:	04 26       	eor	r0, r20
    635c:	46 95       	lsr	r20
    635e:	54 27       	eor	r21, r20
    6360:	45 27       	eor	r20, r21
    6362:	44 0f       	add	r20, r20
    6364:	44 0f       	add	r20, r20
    6366:	44 0f       	add	r20, r20
    6368:	40 25       	eor	r20, r0
    636a:	6a 01       	movw	r12, r20
  }
// Compute a CRC of all of EEPROM as a hash that may contain some entropy, particularly across restarts.
static uint16_t eeCRC()
  {
  uint16_t result = ~0U;
  for(uint8_t *p = (uint8_t *)0; p <= (uint8_t *)E2END; ++p)
    636c:	2f 5f       	subi	r18, 0xFF	; 255
    636e:	3f 4f       	sbci	r19, 0xFF	; 255
    6370:	54 e0       	ldi	r21, 0x04	; 4
    6372:	20 30       	cpi	r18, 0x00	; 0
    6374:	35 07       	cpc	r19, r21
    6376:	09 f7       	brne	.-62     	; 0x633a <setup+0x1c2>
#if defined(HUMIDITY_SENSOR_SUPPORT)
                       ((((uint16_t)rh) << 8) - rh) ^
#endif
#endif
                       (getMinutesSinceMidnightLT() << 5) ^
                       (((uint16_t)getSubCycleTime()) << 6);
    6378:	10 e0       	ldi	r17, 0x00	; 0
    637a:	0e 94 65 24 	call	0x48ca	; 0x48ca <getMinutesSinceMidnightLT()>
    637e:	20 91 b2 00 	lds	r18, 0x00B2
    6382:	c2 2f       	mov	r28, r18
    6384:	d0 e0       	ldi	r29, 0x00	; 0
    6386:	e6 e0       	ldi	r30, 0x06	; 6
    6388:	cc 0f       	add	r28, r28
    638a:	dd 1f       	adc	r29, r29
    638c:	ea 95       	dec	r30
    638e:	e1 f7       	brne	.-8      	; 0x6388 <setup+0x210>
    6390:	c9 63       	ori	r28, 0x39	; 57
    6392:	c4 25       	eor	r28, r4
    6394:	d5 25       	eor	r29, r5
    6396:	ee 0c       	add	r14, r14
    6398:	ff 1c       	adc	r15, r15
    639a:	ce 25       	eor	r28, r14
    639c:	df 25       	eor	r29, r15
    639e:	88 0c       	add	r8, r8
    63a0:	99 1c       	adc	r9, r9
    63a2:	88 0c       	add	r8, r8
    63a4:	99 1c       	adc	r9, r9
    63a6:	c8 25       	eor	r28, r8
    63a8:	d9 25       	eor	r29, r9
    63aa:	26 2d       	mov	r18, r6
    63ac:	30 e0       	ldi	r19, 0x00	; 0
    63ae:	54 e0       	ldi	r21, 0x04	; 4
    63b0:	22 0f       	add	r18, r18
    63b2:	33 1f       	adc	r19, r19
    63b4:	5a 95       	dec	r21
    63b6:	e1 f7       	brne	.-8      	; 0x63b0 <setup+0x238>
    63b8:	c2 27       	eor	r28, r18
    63ba:	d3 27       	eor	r29, r19
    63bc:	98 01       	movw	r18, r16
    63be:	43 e0       	ldi	r20, 0x03	; 3
    63c0:	22 0f       	add	r18, r18
    63c2:	33 1f       	adc	r19, r19
    63c4:	4a 95       	dec	r20
    63c6:	e1 f7       	brne	.-8      	; 0x63c0 <setup+0x248>
    63c8:	20 0f       	add	r18, r16
    63ca:	31 1f       	adc	r19, r17
    63cc:	c2 27       	eor	r28, r18
    63ce:	d3 27       	eor	r29, r19
    63d0:	25 e0       	ldi	r18, 0x05	; 5
    63d2:	88 0f       	add	r24, r24
    63d4:	99 1f       	adc	r25, r25
    63d6:	2a 95       	dec	r18
    63d8:	e1 f7       	brne	.-8      	; 0x63d2 <setup+0x25a>
    63da:	c8 27       	eor	r28, r24
    63dc:	d9 27       	eor	r29, r25
  //const long seed1 = ((((long) clockJitterRTC()) << 13) ^ (((long)clockJitterWDT()) << 21) ^ (((long)(srseed^eeseed)) << 16)) + s16;
  // Seed simple/fast/small built-in PRNG.  (Smaller and faster than srandom()/random().)
  const uint8_t nar1 = noisyADCRead();
    63de:	81 e0       	ldi	r24, 0x01	; 1
    63e0:	0e 94 a6 1f 	call	0x3f4c	; 0x3f4c <noisyADCRead(bool)>
    63e4:	18 2f       	mov	r17, r24
  seedRNG8(nar1 ^ (uint8_t) s16, oldResetCount - (uint8_t)((s16+eeseed) >> 8), clockJitterWDT() ^ (uint8_t)srseed);
    63e6:	8c 2e       	mov	r8, r28
    63e8:	88 26       	eor	r8, r24
    63ea:	ce 01       	movw	r24, r28
    63ec:	8c 0d       	add	r24, r12
    63ee:	9d 1d       	adc	r25, r13
    63f0:	97 2c       	mov	r9, r7
    63f2:	99 1a       	sub	r9, r25
    63f4:	0e 94 6a 1e 	call	0x3cd4	; 0x3cd4 <clockJitterWDT()>
    63f8:	fa 2c       	mov	r15, r10
    63fa:	48 2f       	mov	r20, r24
    63fc:	4a 25       	eor	r20, r10
    63fe:	88 2d       	mov	r24, r8
    6400:	69 2d       	mov	r22, r9
    6402:	0e 94 2e 21 	call	0x425c	; 0x425c <seedRNG8(unsigned char, unsigned char, unsigned char)>
  DEBUG_SERIAL_PRINTFMT(nar1, BIN);
  DEBUG_SERIAL_PRINTLN();
#endif
  // TODO: seed other/better PRNGs.
  // Feed in mainly persistent/nonvolatile state explicitly. 
  addEntropyToPool(oldResetCount ^ eeseed, 0);
    6406:	ec 2c       	mov	r14, r12
    6408:	8c 2d       	mov	r24, r12
    640a:	87 25       	eor	r24, r7
    640c:	60 e0       	ldi	r22, 0x00	; 0
    640e:	0e 94 49 26 	call	0x4c92	; 0x4c92 <addEntropyToPool(unsigned char, unsigned char)>
  addEntropyToPool((uint8_t)(eeseed >> 8) + nar1, 0);
    6412:	cd 2c       	mov	r12, r13
    6414:	dd 24       	eor	r13, r13
    6416:	81 2f       	mov	r24, r17
    6418:	8c 0d       	add	r24, r12
    641a:	60 e0       	ldi	r22, 0x00	; 0
    641c:	0e 94 49 26 	call	0x4c92	; 0x4c92 <addEntropyToPool(unsigned char, unsigned char)>
  addEntropyToPool((uint8_t)s16 ^ (uint8_t)(s16 >> 8), 0);
    6420:	8c 2f       	mov	r24, r28
    6422:	8d 27       	eor	r24, r29
    6424:	60 e0       	ldi	r22, 0x00	; 0
    6426:	0e 94 49 26 	call	0x4c92	; 0x4c92 <addEntropyToPool(unsigned char, unsigned char)>
    642a:	02 e0       	ldi	r16, 0x02	; 2
    642c:	10 e0       	ldi	r17, 0x00	; 0
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    642e:	f9 99       	sbic	0x1f, 1	; 31
    6430:	fe cf       	rjmp	.-4      	; 0x642e <setup+0x2b6>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    6432:	12 bd       	out	0x22, r17	; 34
    6434:	01 bd       	out	0x21, r16	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    6436:	f8 9a       	sbi	0x1f, 0	; 31
    6438:	80 b5       	in	r24, 0x20	; 32
  for(uint8_t i = 0; i < EE_LEN_SEED; ++i)
    { addEntropyToPool(eeprom_read_byte((uint8_t *)(EE_START_SEED + i)), 0); }
    643a:	60 e0       	ldi	r22, 0x00	; 0
    643c:	0e 94 49 26 	call	0x4c92	; 0x4c92 <addEntropyToPool(unsigned char, unsigned char)>
    6440:	0f 5f       	subi	r16, 0xFF	; 255
    6442:	1f 4f       	sbci	r17, 0xFF	; 255
  // TODO: seed other/better PRNGs.
  // Feed in mainly persistent/nonvolatile state explicitly. 
  addEntropyToPool(oldResetCount ^ eeseed, 0);
  addEntropyToPool((uint8_t)(eeseed >> 8) + nar1, 0);
  addEntropyToPool((uint8_t)s16 ^ (uint8_t)(s16 >> 8), 0);
  for(uint8_t i = 0; i < EE_LEN_SEED; ++i)
    6444:	06 30       	cpi	r16, 0x06	; 6
    6446:	11 05       	cpc	r17, r1
    6448:	91 f7       	brne	.-28     	; 0x642e <setup+0x2b6>
    { addEntropyToPool(eeprom_read_byte((uint8_t *)(EE_START_SEED + i)), 0); }
  addEntropyToPool(noisyADCRead(), 1); // Conservative first push of noise into pool.
    644a:	81 e0       	ldi	r24, 0x01	; 1
    644c:	0e 94 a6 1f 	call	0x3f4c	; 0x3f4c <noisyADCRead(bool)>
    6450:	61 e0       	ldi	r22, 0x01	; 1
    6452:	0e 94 49 26 	call	0x4c92	; 0x4c92 <addEntropyToPool(unsigned char, unsigned char)>
  // Carry a few bits of entropy over a reset by picking one of the four designated EEPROM bytes at random;
  // if zero, erase to 0xff, else AND in part of the seed including some of the previous EEPROM hash (and write).
  // This amounts to about a quarter of an erase/write cycle per reset/restart per byte, or 400k restarts endurance!
  // These 4 bytes should be picked up as part of the hash/CRC of EEPROM above, next time,
  // essentially forming a longish-cycle (poor) PRNG even with little new real entropy each time.
  seedRNG8(nar1 ^ (uint8_t) s16, oldResetCount - (uint8_t)((s16+eeseed) >> 8), clockJitterWDT() ^ (uint8_t)srseed);
    6456:	0e 94 6a 1e 	call	0x3cd4	; 0x3cd4 <clockJitterWDT()>
    645a:	f8 26       	eor	r15, r24
    645c:	88 2d       	mov	r24, r8
    645e:	69 2d       	mov	r22, r9
    6460:	4f 2d       	mov	r20, r15
    6462:	0e 94 2e 21 	call	0x425c	; 0x425c <seedRNG8(unsigned char, unsigned char, unsigned char)>
  uint8_t *const erp = (uint8_t *)(EE_START_SEED + (3&((s16)^((eeseed>>8)+(__TIME__[7]))))); // Use some new and some eeseed bits to choose which byte to updated.
    6466:	c6 01       	movw	r24, r12
    6468:	c9 96       	adiw	r24, 0x39	; 57
    646a:	8c 27       	eor	r24, r28
    646c:	9d 27       	eor	r25, r29
    646e:	83 70       	andi	r24, 0x03	; 3
    6470:	90 70       	andi	r25, 0x00	; 0
    6472:	02 96       	adiw	r24, 0x02	; 2
    6474:	18 2f       	mov	r17, r24
    6476:	09 2f       	mov	r16, r25
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    6478:	f9 99       	sbic	0x1f, 1	; 31
    647a:	fe cf       	rjmp	.-4      	; 0x6478 <setup+0x300>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    647c:	92 bd       	out	0x22, r25	; 34
    647e:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    6480:	f8 9a       	sbi	0x1f, 0	; 31
    6482:	80 b5       	in	r24, 0x20	; 32
  const uint8_t erv = eeprom_read_byte(erp);
  if(0 == erv) { eeprom_smart_erase_byte(erp); }
    6484:	88 23       	and	r24, r24
    6486:	29 f4       	brne	.+10     	; 0x6492 <setup+0x31a>
    6488:	81 2f       	mov	r24, r17
    648a:	90 2f       	mov	r25, r16
    648c:	0e 94 d7 0f 	call	0x1fae	; 0x1fae <eeprom_smart_erase_byte(unsigned char*)>
    6490:	08 c0       	rjmp	.+16     	; 0x64a2 <setup+0x32a>
#if !defined(NO_clockJitterEntropyByte)
      clockJitterEntropyByte()
#else
      (clockJitterWDT() ^ nar1) // Less good fall-back when clockJitterEntropyByte() not available with more actual entropy.
#endif
      + ((uint8_t)eeseed)); // Nominally include disjoint set of eeseed bits in choice of which to clear.
    6492:	0e 94 85 1e 	call	0x3d0a	; 0x3d0a <clockJitterEntropyByte()>
    6496:	e8 0e       	add	r14, r24
    6498:	81 2f       	mov	r24, r17
    649a:	90 2f       	mov	r25, r16
    649c:	6e 2d       	mov	r22, r14
    649e:	0e 94 eb 0f 	call	0x1fd6	; 0x1fd6 <eeprom_smart_clear_bits(unsigned char*, unsigned char)>

    // Force a read/poll/recomputation of the target position and call for heat.
    // Sets/clears changed flag if computed valve position changed.
    // Call at a fixed rate (1/60s).
    // Potentially expensive/slow.
    virtual uint8_t read() { computeCallForHeat(); return(value); }
    64a2:	8f e2       	ldi	r24, 0x2F	; 47
    64a4:	92 e0       	ldi	r25, 0x02	; 2
    64a6:	0e 94 fc 0b 	call	0x17f8	; 0x17f8 <ModelledRadValve::computeCallForHeat()>
    64aa:	80 91 31 02 	lds	r24, 0x0231
#if 0 && defined(DEBUG)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("Creating initial FHT8V frame...");
#endif
  // Unconditionally ensure that a valid FHT8V TRV command frame has been computed and stored
  // in case this unit is actually controlling a local valve.
  FHT8VCreateValveSetCmdFrame();
    64ae:	0e 94 0c 15 	call	0x2a18	; 0x2a18 <FHT8VCreateValveSetCmdFrame()>


  // Ensure that the unique node ID is set up (mainly on first use).
  // Have one attempt (don't want to stress an already failing EEPROM) to force-reset if not good, then panic.
  // Needs to have had entropy gathered, etc.
  if(!ensureIDCreated())
    64b2:	80 e0       	ldi	r24, 0x00	; 0
    64b4:	0e 94 13 1a 	call	0x3426	; 0x3426 <ensureIDCreated(bool)>
    64b8:	88 23       	and	r24, r24
    64ba:	49 f4       	brne	.+18     	; 0x64ce <setup+0x356>
    {
    if(!ensureIDCreated(true)) // Force reset.
    64bc:	81 e0       	ldi	r24, 0x01	; 1
    64be:	0e 94 13 1a 	call	0x3426	; 0x3426 <ensureIDCreated(bool)>
    64c2:	88 23       	and	r24, r24
    64c4:	21 f4       	brne	.+8      	; 0x64ce <setup+0x356>
      { panic(F("!Bad ID: can't reset")); }
    64c6:	82 ed       	ldi	r24, 0xD2	; 210
    64c8:	93 e0       	ldi	r25, 0x03	; 3
    64ca:	0e 94 28 30 	call	0x6050	; 0x6050 <panic(__FlashStringHelper const*)>
    }


  // Initialised: turn heatcall UI LED off.
//  pinMode(LED_HEATCALL, OUTPUT);
  LED_HEATCALL_OFF();
    64ce:	5c 9a       	sbi	0x0b, 4	; 11
  
#if defined(SUPPORT_CLI) && !defined(ALT_MAIN_LOOP) && !defined(UNIT_TESTS)
  // Help user get to CLI.
  serialPrintlnAndFlush(F("? at CLI prompt for help"));
    64d0:	89 eb       	ldi	r24, 0xB9	; 185
    64d2:	93 e0       	ldi	r25, 0x03	; 3
    64d4:	0e 94 2c 27 	call	0x4e58	; 0x4e58 <serialPrintlnAndFlush(__FlashStringHelper const*)>
#endif

#if !defined(ALT_MAIN_LOOP) && !defined(UNIT_TESTS)
  // Report initial status.
  serialStatusReport();
    64d8:	0e 94 c3 28 	call	0x5186	; 0x5186 <serialStatusReport()>
  // Do OpenTRV-specific (late) setup.
  setupOpenTRV();
    64dc:	0e 94 c5 09 	call	0x138a	; 0x138a <setupOpenTRV()>
#endif
  }
    64e0:	df 91       	pop	r29
    64e2:	cf 91       	pop	r28
    64e4:	1f 91       	pop	r17
    64e6:	0f 91       	pop	r16
    64e8:	ff 90       	pop	r15
    64ea:	ef 90       	pop	r14
    64ec:	df 90       	pop	r13
    64ee:	cf 90       	pop	r12
    64f0:	bf 90       	pop	r11
    64f2:	af 90       	pop	r10
    64f4:	9f 90       	pop	r9
    64f6:	8f 90       	pop	r8
    64f8:	7f 90       	pop	r7
    64fa:	6f 90       	pop	r6
    64fc:	5f 90       	pop	r5
    64fe:	4f 90       	pop	r4
    6500:	08 95       	ret

00006502 <AmbientLight::preferredPollInterval_s() const>:
    // Potentially expensive/slow.
    // Not thread-safe nor usable within ISRs (Interrupt Service Routines).
    virtual uint8_t read();

    // Preferred poll interval (in seconds); should bve called at constant rate, usually 1/60s.
    virtual uint8_t preferredPollInterval_s() const { return(60); }
    6502:	8c e3       	ldi	r24, 0x3C	; 60
    6504:	08 95       	ret

00006506 <AmbientLight::tag() const>:

    // Returns a suggested (JSON) tag/field/key name including units of get(); NULL means no recommended tag.
    // The lifetime of the pointed-to text must be at least that of the Sensor instance.
    virtual const char *tag() const { return("L"); }
    6506:	8d e2       	ldi	r24, 0x2D	; 45
    6508:	91 e0       	ldi	r25, 0x01	; 1
    650a:	08 95       	ret

0000650c <RoomTemperatureC16::preferredPollInterval_s() const>:
    // Not thread-safe nor usable within ISRs (Interrupt Service Routines).
    virtual int read();

    // Preferred poll interval (in seconds).
    // This should be called at a regular rate, usually 1/60, so make stats such as velocity measurement easier.
    virtual uint8_t preferredPollInterval_s() const { return(60); }
    650c:	8c e3       	ldi	r24, 0x3C	; 60
    650e:	08 95       	ret

00006510 <RoomTemperatureC16::get() const>:

    // Return last value fetched by read(); undefined before first read().
    // Fast.
    // Not thread-safe nor usable within ISRs (Interrupt Service Routines).
    virtual int get() const { return(value); }
    6510:	fc 01       	movw	r30, r24
    6512:	82 81       	ldd	r24, Z+2	; 0x02
    6514:	93 81       	ldd	r25, Z+3	; 0x03
    6516:	08 95       	ret

00006518 <RoomTemperatureC16::tag() const>:

    // Returns a suggested (JSON) tag/field/key name including units of get(); NULL means no recommended tag.
    // The lifetime of the pointed-to text must be at least that of the Sensor instance.
    virtual const char *tag() const { return("T|C16"); }
    6518:	8f e2       	ldi	r24, 0x2F	; 47
    651a:	91 e0       	ldi	r25, 0x01	; 1
    651c:	08 95       	ret

0000651e <Sensor<int>::isValid(int) const>:
    // BUT READ IMPLEMENTATION DOCUMENTATION BEFORE TREATING AS thread/ISR-safe.
    virtual T get() const = 0;

    // Returns true if this sensor reading value passed is potentially valid, eg in-range.
    // Default is to always return true, ie all values potentially valid.
    virtual bool isValid(T value) const { return(true); }
    651e:	81 e0       	ldi	r24, 0x01	; 1
    6520:	08 95       	ret

00006522 <Sensor<int>::isUnavailable() const>:

    // Returns true if this sensor is definitely unavailable or behaving incorrectly.
    // The default case is to assume that if the code is wired in then the device will work.
    virtual bool isUnavailable() const { return(false); }
    6522:	80 e0       	ldi	r24, 0x00	; 0
    6524:	08 95       	ret

00006526 <Sensor<int>::handleInterruptSimple()>:
    // Must be fast and ISR (Interrupt Service Routine) safe.
    // Returns true if interrupt was successfully handled and cleared
    // else another interrupt handler in the chain may be called
    // to attempt to clear the interrupt.
    // By default does nothing (and returns false).
    virtual bool handleInterruptSimple() { return(false); }
    6526:	80 e0       	ldi	r24, 0x00	; 0
    6528:	08 95       	ret

0000652a <Sensor<int>::begin()>:

    // Begin access to this sensor if applicable and not already begun.
    // Returns true if it needed to be begun.
    // Allows logic to end() if required at the end of a block, etc.
    // Defaults to do nothing (and return false).
    virtual bool begin() { return(false); }
    652a:	80 e0       	ldi	r24, 0x00	; 0
    652c:	08 95       	ret

0000652e <Sensor<int>::isAvailable() const>:

    // Returns true if this sensor is currently available.
    // True by default unless implementation overrides.
    // For those sensors that need starting this will be false before begin().
    virtual bool isAvailable() const { return(true); }
    652e:	81 e0       	ldi	r24, 0x01	; 1
    6530:	08 95       	ret

00006532 <Sensor<int>::end()>:

    // End access to this sensor if applicable and not already ended.
    // Returns true if it needed to be ended.
    // Defaults to do nothing (and return false).
    virtual bool end() { return(false); }
    6532:	80 e0       	ldi	r24, 0x00	; 0
    6534:	08 95       	ret

00006536 <global constructors keyed to _ZN12AmbientLight4readEv>:
  {
  protected:
      volatile uint8_t value;

      // By default initialise the value to zero.
      SimpleTSUint8Sensor() : value(0) { }
    6536:	10 92 e3 03 	sts	0x03E3, r1
// http://www.vishay.com/docs/84154/appnotesensors.pdf

#ifndef OMIT_MODULE_LDROCCUPANCYDETECTION
// Sensor for ambient light level; 0 is dark, 255 is bright.
class AmbientLight : public SimpleTSUint8Sensor
  {
    653a:	84 ef       	ldi	r24, 0xF4	; 244
    653c:	91 e0       	ldi	r25, 0x01	; 1
    653e:	90 93 e2 03 	sts	0x03E2, r25
    6542:	80 93 e1 03 	sts	0x03E1, r24
  private:
    // Room temperature in 16*C, eg 1 is 1/16 C, 32 is 2C, -64 is -4C.
    int value;

  public:
    RoomTemperatureC16() : value(0) { }
    6546:	8c ed       	ldi	r24, 0xDC	; 220
    6548:	91 e0       	ldi	r25, 0x01	; 1
    654a:	90 93 e9 03 	sts	0x03E9, r25
    654e:	80 93 e8 03 	sts	0x03E8, r24
    6552:	10 92 eb 03 	sts	0x03EB, r1
    6556:	10 92 ea 03 	sts	0x03EA, r1
    655a:	10 92 ee 03 	sts	0x03EE, r1
    // Raw pot value [0,1023] if extra precision is required.
    uint16_t raw;

  public:
    // Initialise to cautious values.
    TemperaturePot() : raw(0) { }
    655e:	84 ec       	ldi	r24, 0xC4	; 196
    6560:	91 e0       	ldi	r25, 0x01	; 1
    6562:	90 93 ed 03 	sts	0x03ED, r25
    6566:	80 93 ec 03 	sts	0x03EC, r24
    656a:	10 92 f0 03 	sts	0x03F0, r1
    656e:	10 92 ef 03 	sts	0x03EF, r1

  return(value);
  }

// Singleton implementation/instance.
TemperaturePot TempPot;
    6572:	08 95       	ret

00006574 <TemperaturePot::read()>:

// Force a read/poll of the temperature pot and return the value sensed [0,255] (cold to hot).
// Potentially expensive/slow.
// This value has some hysteresis applied to reduce noise.
// Not thread-safe nor usable within ISRs (Interrupt Service Routines).
uint8_t TemperaturePot::read()
    6574:	0f 93       	push	r16
    6576:	1f 93       	push	r17
    6578:	cf 93       	push	r28
    657a:	df 93       	push	r29
    657c:	ec 01       	movw	r28, r24
  {
  // No need to wait for voltage to stablise as pot top end directly driven by IO_POWER_UP.
  power_intermittent_peripherals_enable(false);
    657e:	80 e0       	ldi	r24, 0x00	; 0
    6580:	0e 94 97 1f 	call	0x3f2e	; 0x3f2e <power_intermittent_peripherals_enable(bool)>
  const uint16_t tpRaw = analogueNoiseReducedRead(TEMP_POT_AIN, DEFAULT); // Vcc reference.
    6584:	81 e0       	ldi	r24, 0x01	; 1
    6586:	61 e0       	ldi	r22, 0x01	; 1
    6588:	0e 94 1a 1e 	call	0x3c34	; 0x3c34 <analogueNoiseReducedRead(unsigned char, unsigned char)>
    658c:	8c 01       	movw	r16, r24
  power_intermittent_peripherals_disable();
    658e:	0e 94 65 1f 	call	0x3eca	; 0x3eca <power_intermittent_peripherals_disable()>

#if defined(TEMP_POT_REVERSE)
  const uint16_t tp = TEMP_POT_RAW_MAX - tpRaw; // Travel is in opposite direction to natural!
    6592:	8f ef       	ldi	r24, 0xFF	; 255
    6594:	93 e0       	ldi	r25, 0x03	; 3
    6596:	80 1b       	sub	r24, r16
    6598:	91 0b       	sbc	r25, r17
#endif

  // TODO: capture entropy from changed LS bits esp if reduced-noise version doesn't change.

  // Store new raw value.
  raw = tp;
    659a:	9c 83       	std	Y+4, r25	; 0x04
    659c:	8b 83       	std	Y+3, r24	; 0x03

  // Capture reduced-noise value with a little hysteresis.
  const uint8_t oldValue = value;
    659e:	3a 81       	ldd	r19, Y+2	; 0x02
  const uint8_t shifted = tp >> 2;
    65a0:	96 95       	lsr	r25
    65a2:	87 95       	ror	r24
    65a4:	96 95       	lsr	r25
    65a6:	87 95       	ror	r24
    65a8:	28 2f       	mov	r18, r24
  if(((shifted > oldValue) && (shifted - oldValue >= RN_HYST)) ||
    65aa:	38 17       	cp	r19, r24
    65ac:	20 f4       	brcc	.+8      	; 0x65b6 <TemperaturePot::read()+0x42>
    65ae:	90 e0       	ldi	r25, 0x00	; 0
    65b0:	83 1b       	sub	r24, r19
    65b2:	91 09       	sbc	r25, r1
    65b4:	06 c0       	rjmp	.+12     	; 0x65c2 <TemperaturePot::read()+0x4e>
    65b6:	83 17       	cp	r24, r19
    65b8:	f8 f4       	brcc	.+62     	; 0x65f8 <TemperaturePot::read()+0x84>
    65ba:	83 2f       	mov	r24, r19
    65bc:	90 e0       	ldi	r25, 0x00	; 0
    65be:	82 1b       	sub	r24, r18
    65c0:	91 09       	sbc	r25, r1
    65c2:	08 97       	sbiw	r24, 0x08	; 8
    65c4:	cc f0       	brlt	.+50     	; 0x65f8 <TemperaturePot::read()+0x84>
     ((shifted < oldValue) && (oldValue - shifted >= RN_HYST)))
    {
    const uint8_t rn = (uint8_t) shifted;
    // Atomically store reduced-noise normalised value.
    value = rn;
    65c6:	2a 83       	std	Y+2, r18	; 0x02
    // Possible to get reasonable functionality without using MODE button.
    //
    // NOTE: without ignoredFirst this will also respond to the initial position of the pot
    //   as the first reading is taken, ie may force to WARM or BAKE.
    static bool ignoredFirst;
    if(!ignoredFirst) { ignoredFirst = true; }
    65c8:	80 91 f1 03 	lds	r24, 0x03F1
    65cc:	88 23       	and	r24, r24
    65ce:	21 f4       	brne	.+8      	; 0x65d8 <TemperaturePot::read()+0x64>
    65d0:	81 e0       	ldi	r24, 0x01	; 1
    65d2:	80 93 f1 03 	sts	0x03F1, r24
    65d6:	10 c0       	rjmp	.+32     	; 0x65f8 <TemperaturePot::read()+0x84>
    else
      {
      // Force FROST mode when right at bottom of dial.
      if(rn < RN_FRBO) { setWarmModeDebounced(false); }
    65d8:	20 31       	cpi	r18, 0x10	; 16
    65da:	10 f4       	brcc	.+4      	; 0x65e0 <TemperaturePot::read()+0x6c>
    65dc:	80 e0       	ldi	r24, 0x00	; 0
    65de:	08 c0       	rjmp	.+16     	; 0x65f0 <TemperaturePot::read()+0x7c>
#ifdef SUPPORT_BAKE // IF DEFINED: this unit supports BAKE mode.
      // Start BAKE mode when dial turned up to top.
      else if(rn > (255-RN_FRBO)) { startBakeDebounced(); }
    65e0:	20 3f       	cpi	r18, 0xF0	; 240
    65e2:	18 f0       	brcs	.+6      	; 0x65ea <TemperaturePot::read()+0x76>
    65e4:	0e 94 b2 03 	call	0x764	; 0x764 <startBakeDebounced()>
    65e8:	05 c0       	rjmp	.+10     	; 0x65f4 <TemperaturePot::read()+0x80>
#endif
      // Force WARM mode if pot/temperature turned up.
      else if(rn > oldValue) { setWarmModeDebounced(true); }
    65ea:	32 17       	cp	r19, r18
    65ec:	18 f4       	brcc	.+6      	; 0x65f4 <TemperaturePot::read()+0x80>
    65ee:	81 e0       	ldi	r24, 0x01	; 1
    65f0:	0e 94 9f 03 	call	0x73e	; 0x73e <setWarmModeDebounced(bool)>

      // Note user operation of pot.
      markUIControlUsed(); 
    65f4:	0e 94 4b 27 	call	0x4e96	; 0x4e96 <markUIControlUsed()>
  DEBUG_SERIAL_PRINT_FLASHSTRING(", rn: ");
  DEBUG_SERIAL_PRINT(tempPotReducedNoise);
  DEBUG_SERIAL_PRINTLN();
#endif

  return(value);
    65f8:	8a 81       	ldd	r24, Y+2	; 0x02
  }
    65fa:	df 91       	pop	r29
    65fc:	cf 91       	pop	r28
    65fe:	1f 91       	pop	r17
    6600:	0f 91       	pop	r16
    6602:	08 95       	ret

00006604 <RoomTemperatureC16::read()>:

// Singleton implementation/instance.
RoomTemperatureC16 TemperatureC16;

// Temperature read uses/selects one of the implementations/sensors.
int RoomTemperatureC16::read()
    6604:	ef 92       	push	r14
    6606:	ff 92       	push	r15
    6608:	0f 93       	push	r16
    660a:	1f 93       	push	r17
    660c:	cf 93       	push	r28
    660e:	df 93       	push	r29
    6610:	7c 01       	movw	r14, r24
// The first read will initialise the device as necessary and leave it in a low-power mode afterwards.
// This will simulate a zero temperature in case of detected error talking to the sensor as fail-safe for this use.
// Check for errors at certain critical places, not everywhere.
static int TMP112_readTemperatureC16()
  {
  const bool neededPowerUp = powerUpTWIIfDisabled();
    6612:	0e 94 46 20 	call	0x408c	; 0x408c <powerUpTWIIfDisabled()>
    6616:	08 2f       	mov	r16, r24
  DEBUG_SERIAL_PRINT(neededPowerUp);
  DEBUG_SERIAL_PRINTLN();
#endif

  // Force start of new one-shot temperature measurement/conversion to complete.
  Wire.beginTransmission(TMP102_I2C_ADDR);
    6618:	89 e3       	ldi	r24, 0x39	; 57
    661a:	94 e0       	ldi	r25, 0x04	; 4
    661c:	68 e4       	ldi	r22, 0x48	; 72
    661e:	70 e0       	ldi	r23, 0x00	; 0
    6620:	0e 94 19 34 	call	0x6832	; 0x6832 <TwoWire::beginTransmission(int)>
  Wire.write((byte) TMP102_REG_CTRL); // Select control register.
    6624:	89 e3       	ldi	r24, 0x39	; 57
    6626:	94 e0       	ldi	r25, 0x04	; 4
    6628:	61 e0       	ldi	r22, 0x01	; 1
    662a:	0e 94 9b 34 	call	0x6936	; 0x6936 <TwoWire::write(unsigned char)>
  Wire.write((byte) TMP102_CTRL_B1); // Clear OS bit.
    662e:	89 e3       	ldi	r24, 0x39	; 57
    6630:	94 e0       	ldi	r25, 0x04	; 4
    6632:	61 e3       	ldi	r22, 0x31	; 49
    6634:	0e 94 9b 34 	call	0x6936	; 0x6936 <TwoWire::write(unsigned char)>
  //Wire.write((byte) TMP102_CTRL_B2);
  Wire.endTransmission();
    6638:	89 e3       	ldi	r24, 0x39	; 57
    663a:	94 e0       	ldi	r25, 0x04	; 4
    663c:	0e 94 de 34 	call	0x69bc	; 0x69bc <TwoWire::endTransmission()>
  Wire.beginTransmission(TMP102_I2C_ADDR);
    6640:	89 e3       	ldi	r24, 0x39	; 57
    6642:	94 e0       	ldi	r25, 0x04	; 4
    6644:	68 e4       	ldi	r22, 0x48	; 72
    6646:	70 e0       	ldi	r23, 0x00	; 0
    6648:	0e 94 19 34 	call	0x6832	; 0x6832 <TwoWire::beginTransmission(int)>
  Wire.write((byte) TMP102_REG_CTRL); // Select control register.
    664c:	89 e3       	ldi	r24, 0x39	; 57
    664e:	94 e0       	ldi	r25, 0x04	; 4
    6650:	61 e0       	ldi	r22, 0x01	; 1
    6652:	0e 94 9b 34 	call	0x6936	; 0x6936 <TwoWire::write(unsigned char)>
    void onRequest( void (*)(void) );
  
    inline size_t write(unsigned long n) { return write((uint8_t)n); }
    inline size_t write(long n) { return write((uint8_t)n); }
    inline size_t write(unsigned int n) { return write((uint8_t)n); }
    inline size_t write(int n) { return write((uint8_t)n); }
    6656:	89 e3       	ldi	r24, 0x39	; 57
    6658:	94 e0       	ldi	r25, 0x04	; 4
    665a:	61 eb       	ldi	r22, 0xB1	; 177
    665c:	0e 94 9b 34 	call	0x6936	; 0x6936 <TwoWire::write(unsigned char)>
  Wire.write((byte) TMP102_CTRL_B1 | TMP102_CTRL_B1_OS); // Start one-shot conversion.
  //Wire.write((byte) TMP102_CTRL_B2);
  if(Wire.endTransmission()) { return(0); } // Exit if error.
    6660:	89 e3       	ldi	r24, 0x39	; 57
    6662:	94 e0       	ldi	r25, 0x04	; 4
    6664:	0e 94 de 34 	call	0x69bc	; 0x69bc <TwoWire::endTransmission()>
    6668:	88 23       	and	r24, r24
    666a:	09 f0       	breq	.+2      	; 0x666e <RoomTemperatureC16::read()+0x6a>
    666c:	77 c0       	rjmp	.+238    	; 0x675c <RoomTemperatureC16::read()+0x158>

  // Wait for temperature measurement/conversion to complete, in low-power sleep mode for the bulk of the time.
#if 0 && defined(DEBUG)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("TMP102 waiting for conversion...");
#endif
  Wire.beginTransmission(TMP102_I2C_ADDR);
    666e:	89 e3       	ldi	r24, 0x39	; 57
    6670:	94 e0       	ldi	r25, 0x04	; 4
    6672:	68 e4       	ldi	r22, 0x48	; 72
    6674:	70 e0       	ldi	r23, 0x00	; 0
    6676:	0e 94 19 34 	call	0x6832	; 0x6832 <TwoWire::beginTransmission(int)>
  Wire.write((byte) TMP102_REG_CTRL); // Select control register.
    667a:	89 e3       	ldi	r24, 0x39	; 57
    667c:	94 e0       	ldi	r25, 0x04	; 4
    667e:	61 e0       	ldi	r22, 0x01	; 1
    6680:	0e 94 9b 34 	call	0x6936	; 0x6936 <TwoWire::write(unsigned char)>
  if(Wire.endTransmission()) { return(0); } // Exit if error.
    6684:	89 e3       	ldi	r24, 0x39	; 57
    6686:	94 e0       	ldi	r25, 0x04	; 4
    6688:	0e 94 de 34 	call	0x69bc	; 0x69bc <TwoWire::endTransmission()>
    668c:	88 23       	and	r24, r24
    668e:	09 f0       	breq	.+2      	; 0x6692 <RoomTemperatureC16::read()+0x8e>
    6690:	65 c0       	rjmp	.+202    	; 0x675c <RoomTemperatureC16::read()+0x158>
    6692:	c8 e0       	ldi	r28, 0x08	; 8
    6694:	d0 e0       	ldi	r29, 0x00	; 0
    6696:	18 c0       	rjmp	.+48     	; 0x66c8 <RoomTemperatureC16::read()+0xc4>
  for(int i = 8; --i; ) // 2 orbits should generally be plenty.
    {
    if(i <= 0) { return(0); } // Exit if error.
    6698:	1c 16       	cp	r1, r28
    669a:	1d 06       	cpc	r1, r29
    669c:	0c f0       	brlt	.+2      	; 0x66a0 <RoomTemperatureC16::read()+0x9c>
    669e:	5e c0       	rjmp	.+188    	; 0x675c <RoomTemperatureC16::read()+0x158>
    if(Wire.requestFrom(TMP102_I2C_ADDR, 1) != 1) { return(0); } // Exit if error.
    66a0:	89 e3       	ldi	r24, 0x39	; 57
    66a2:	94 e0       	ldi	r25, 0x04	; 4
    66a4:	68 e4       	ldi	r22, 0x48	; 72
    66a6:	70 e0       	ldi	r23, 0x00	; 0
    66a8:	41 e0       	ldi	r20, 0x01	; 1
    66aa:	50 e0       	ldi	r21, 0x00	; 0
    66ac:	0e 94 ef 34 	call	0x69de	; 0x69de <TwoWire::requestFrom(int, int)>
    66b0:	81 30       	cpi	r24, 0x01	; 1
    66b2:	09 f0       	breq	.+2      	; 0x66b6 <RoomTemperatureC16::read()+0xb2>
    66b4:	53 c0       	rjmp	.+166    	; 0x675c <RoomTemperatureC16::read()+0x158>
    const byte b1 = Wire.read();
    66b6:	89 e3       	ldi	r24, 0x39	; 57
    66b8:	94 e0       	ldi	r25, 0x04	; 4
    66ba:	0e 94 2c 34 	call	0x6858	; 0x6858 <TwoWire::read()>
    if(b1 & TMP102_CTRL_B1_OS) { break; } // Conversion completed.
    66be:	87 fd       	sbrc	r24, 7
    66c0:	05 c0       	rjmp	.+10     	; 0x66cc <RoomTemperatureC16::read()+0xc8>
    nap(WDTO_15MS); // One or two of these naps should allow typical ~26ms conversion to complete...
    66c2:	80 e0       	ldi	r24, 0x00	; 0
    66c4:	0e 94 20 1d 	call	0x3a40	; 0x3a40 <nap(signed char)>
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("TMP102 waiting for conversion...");
#endif
  Wire.beginTransmission(TMP102_I2C_ADDR);
  Wire.write((byte) TMP102_REG_CTRL); // Select control register.
  if(Wire.endTransmission()) { return(0); } // Exit if error.
  for(int i = 8; --i; ) // 2 orbits should generally be plenty.
    66c8:	21 97       	sbiw	r28, 0x01	; 1
    66ca:	31 f7       	brne	.-52     	; 0x6698 <RoomTemperatureC16::read()+0x94>

  // Fetch temperature.
#if 0 && defined(DEBUG)
  DEBUG_SERIAL_PRINTLN_FLASHSTRING("TMP102 fetching temperature...");
#endif
  Wire.beginTransmission(TMP102_I2C_ADDR);
    66cc:	89 e3       	ldi	r24, 0x39	; 57
    66ce:	94 e0       	ldi	r25, 0x04	; 4
    66d0:	68 e4       	ldi	r22, 0x48	; 72
    66d2:	70 e0       	ldi	r23, 0x00	; 0
    66d4:	0e 94 19 34 	call	0x6832	; 0x6832 <TwoWire::beginTransmission(int)>
  Wire.write((byte) TMP102_REG_TEMP); // Select temperature register (set ptr to 0).
    66d8:	89 e3       	ldi	r24, 0x39	; 57
    66da:	94 e0       	ldi	r25, 0x04	; 4
    66dc:	60 e0       	ldi	r22, 0x00	; 0
    66de:	0e 94 9b 34 	call	0x6936	; 0x6936 <TwoWire::write(unsigned char)>
  if(Wire.endTransmission()) { return(0); } // Exit if error.
    66e2:	89 e3       	ldi	r24, 0x39	; 57
    66e4:	94 e0       	ldi	r25, 0x04	; 4
    66e6:	0e 94 de 34 	call	0x69bc	; 0x69bc <TwoWire::endTransmission()>
    66ea:	88 23       	and	r24, r24
    66ec:	b9 f5       	brne	.+110    	; 0x675c <RoomTemperatureC16::read()+0x158>
  if(Wire.requestFrom(TMP102_I2C_ADDR, 2) != 2)  { return(0); }
    66ee:	89 e3       	ldi	r24, 0x39	; 57
    66f0:	94 e0       	ldi	r25, 0x04	; 4
    66f2:	68 e4       	ldi	r22, 0x48	; 72
    66f4:	70 e0       	ldi	r23, 0x00	; 0
    66f6:	42 e0       	ldi	r20, 0x02	; 2
    66f8:	50 e0       	ldi	r21, 0x00	; 0
    66fa:	0e 94 ef 34 	call	0x69de	; 0x69de <TwoWire::requestFrom(int, int)>
    66fe:	82 30       	cpi	r24, 0x02	; 2
    6700:	69 f5       	brne	.+90     	; 0x675c <RoomTemperatureC16::read()+0x158>
  if(Wire.endTransmission()) { return(0); } // Exit if error.
    6702:	89 e3       	ldi	r24, 0x39	; 57
    6704:	94 e0       	ldi	r25, 0x04	; 4
    6706:	0e 94 de 34 	call	0x69bc	; 0x69bc <TwoWire::endTransmission()>
    670a:	88 23       	and	r24, r24
    670c:	39 f5       	brne	.+78     	; 0x675c <RoomTemperatureC16::read()+0x158>

  const byte b1 = Wire.read(); // MSByte, should be signed whole degrees C.
    670e:	89 e3       	ldi	r24, 0x39	; 57
    6710:	94 e0       	ldi	r25, 0x04	; 4
    6712:	0e 94 2c 34 	call	0x6858	; 0x6858 <TwoWire::read()>
    6716:	18 2f       	mov	r17, r24
  const uint8_t b2 = Wire.read(); // Avoid sign extension...
    6718:	89 e3       	ldi	r24, 0x39	; 57
    671a:	94 e0       	ldi	r25, 0x04	; 4
    671c:	0e 94 2c 34 	call	0x6858	; 0x6858 <TwoWire::read()>

  // Builds 12-bit value (assumes not in extended mode) and sign-extends if necessary for sub-zero temps.
  const int t16 = (b1 << 4) | (b2 >> 4) | ((b1 & 0x80) ? 0xf000 : 0);
    6720:	17 fd       	sbrc	r17, 7
    6722:	03 c0       	rjmp	.+6      	; 0x672a <RoomTemperatureC16::read()+0x126>
    6724:	20 e0       	ldi	r18, 0x00	; 0
    6726:	30 e0       	ldi	r19, 0x00	; 0
    6728:	02 c0       	rjmp	.+4      	; 0x672e <RoomTemperatureC16::read()+0x12a>
    672a:	20 e0       	ldi	r18, 0x00	; 0
    672c:	30 ef       	ldi	r19, 0xF0	; 240
    672e:	c8 2f       	mov	r28, r24
    6730:	d0 e0       	ldi	r29, 0x00	; 0
    6732:	54 e0       	ldi	r21, 0x04	; 4
    6734:	d5 95       	asr	r29
    6736:	c7 95       	ror	r28
    6738:	5a 95       	dec	r21
    673a:	e1 f7       	brne	.-8      	; 0x6734 <RoomTemperatureC16::read()+0x130>
    673c:	81 2f       	mov	r24, r17
    673e:	90 e0       	ldi	r25, 0x00	; 0
    6740:	44 e0       	ldi	r20, 0x04	; 4
    6742:	88 0f       	add	r24, r24
    6744:	99 1f       	adc	r25, r25
    6746:	4a 95       	dec	r20
    6748:	e1 f7       	brne	.-8      	; 0x6742 <RoomTemperatureC16::read()+0x13e>
    674a:	c8 2b       	or	r28, r24
    674c:	d9 2b       	or	r29, r25
    674e:	c2 2b       	or	r28, r18
    6750:	d3 2b       	or	r29, r19
  DEBUG_SERIAL_PRINT_FLASHSTRING("C / ");
  DEBUG_SERIAL_PRINT(temp16);
  DEBUG_SERIAL_PRINTLN();
#endif

  if(neededPowerUp) { powerDownTWI(); }
    6752:	00 23       	and	r16, r16
    6754:	29 f0       	breq	.+10     	; 0x6760 <RoomTemperatureC16::read()+0x15c>
    6756:	0e 94 5f 1e 	call	0x3cbe	; 0x3cbe <powerDownTWI()>
    675a:	02 c0       	rjmp	.+4      	; 0x6760 <RoomTemperatureC16::read()+0x15c>
    675c:	c0 e0       	ldi	r28, 0x00	; 0
    675e:	d0 e0       	ldi	r29, 0x00	; 0
  const int raw = Sensor_SHT21_readTemperatureC16();
#else
  const int raw = TMP112_readTemperatureC16();
#endif

  value = raw;
    6760:	f7 01       	movw	r30, r14
    6762:	d3 83       	std	Z+3, r29	; 0x03
    6764:	c2 83       	std	Z+2, r28	; 0x02
  return(value);
  }
    6766:	ce 01       	movw	r24, r28
    6768:	df 91       	pop	r29
    676a:	cf 91       	pop	r28
    676c:	1f 91       	pop	r17
    676e:	0f 91       	pop	r16
    6770:	ff 90       	pop	r15
    6772:	ef 90       	pop	r14
    6774:	08 95       	ret

00006776 <AmbientLight::read()>:
// Measure/store/return the current room ambient light levels in range [0,255].
// This may consume significant power and time.
// Probably no need to do this more than (say) once per minute.
// This implementation expects LDR (1M dark resistance) from IO_POWER_UP to LDR_SENSOR_AIN and 100k to ground.
// (Not intended to be called from ISR.)
uint8_t AmbientLight::read()
    6776:	0f 93       	push	r16
    6778:	1f 93       	push	r17
    677a:	cf 93       	push	r28
    677c:	df 93       	push	r29
    677e:	ec 01       	movw	r28, r24
  {
  power_intermittent_peripherals_enable(false); // No need to wait for anything to stablise as direct of IO_POWER_UP.
    6780:	80 e0       	ldi	r24, 0x00	; 0
    6782:	0e 94 97 1f 	call	0x3f2e	; 0x3f2e <power_intermittent_peripherals_enable(bool)>
  const uint16_t al0 = analogueNoiseReducedRead(LDR_SENSOR_AIN, ALREFERENCE);
    6786:	80 e0       	ldi	r24, 0x00	; 0
    6788:	61 e0       	ldi	r22, 0x01	; 1
    678a:	0e 94 1a 1e 	call	0x3c34	; 0x3c34 <analogueNoiseReducedRead(unsigned char, unsigned char)>
    678e:	8c 01       	movw	r16, r24
    }
  else { al = al0; }
#else
  const uint16_t al = al0;
#endif
  power_intermittent_peripherals_disable();
    6790:	0e 94 65 1f 	call	0x3eca	; 0x3eca <power_intermittent_peripherals_disable()>

  // Capture entropy from changed LS bits.
  if((uint8_t)al != (uint8_t)rawValue) { addEntropyToPool((uint8_t)al ^ (uint8_t)rawValue, 0); } // Claim zero entropy as may be forced by Eve.
    6794:	80 2f       	mov	r24, r16
    6796:	9b 81       	ldd	r25, Y+3	; 0x03
    6798:	09 17       	cp	r16, r25
    679a:	21 f0       	breq	.+8      	; 0x67a4 <AmbientLight::read()+0x2e>
    679c:	89 27       	eor	r24, r25
    679e:	60 e0       	ldi	r22, 0x00	; 0
    67a0:	0e 94 49 26 	call	0x4c92	; 0x4c92 <addEntropyToPool(unsigned char, unsigned char)>

  // Adjust room-lit flag, with hysteresis.
  if(al <= LDR_THR_LOW)
    67a4:	03 33       	cpi	r16, 0x33	; 51
    67a6:	11 05       	cpc	r17, r1
    67a8:	38 f4       	brcc	.+14     	; 0x67b8 <AmbientLight::read()+0x42>
    {
    isRoomLitFlag = false;
    67aa:	1d 82       	std	Y+5, r1	; 0x05
    // If dark enough to isRoomLitFlag false then increment counter.
    if(darkTicks < 255) { ++darkTicks; }
    67ac:	8e 81       	ldd	r24, Y+6	; 0x06
    67ae:	8f 3f       	cpi	r24, 0xFF	; 255
    67b0:	e1 f0       	breq	.+56     	; 0x67ea <AmbientLight::read()+0x74>
    67b2:	8f 5f       	subi	r24, 0xFF	; 255
    67b4:	8e 83       	std	Y+6, r24	; 0x06
    67b6:	19 c0       	rjmp	.+50     	; 0x67ea <AmbientLight::read()+0x74>
    }
  else if(al > LDR_THR_HIGH)
    67b8:	07 34       	cpi	r16, 0x47	; 71
    67ba:	11 05       	cpc	r17, r1
    67bc:	b0 f0       	brcs	.+44     	; 0x67ea <AmbientLight::read()+0x74>
    {
    // Treat a sharp transition from dark to light as a possible/weak indication of occupancy, eg light flicked on.
    // Ignore trigger at start-up.
    static bool ignoreFirst;
    if(!ignoreFirst) { ignoreFirst = true; }
    67be:	80 91 f2 03 	lds	r24, 0x03F2
    67c2:	88 23       	and	r24, r24
    67c4:	21 f4       	brne	.+8      	; 0x67ce <AmbientLight::read()+0x58>
    67c6:	81 e0       	ldi	r24, 0x01	; 1
    67c8:	80 93 f2 03 	sts	0x03F2, r24
    67cc:	0b c0       	rjmp	.+22     	; 0x67e4 <AmbientLight::read()+0x6e>
    else if((!isRoomLitFlag) && (rawValue < LDR_THR_LOW)) { Occupancy.markAsPossiblyOccupied(); }
    67ce:	8d 81       	ldd	r24, Y+5	; 0x05
    67d0:	88 23       	and	r24, r24
    67d2:	41 f4       	brne	.+16     	; 0x67e4 <AmbientLight::read()+0x6e>
    67d4:	8b 81       	ldd	r24, Y+3	; 0x03
    67d6:	9c 81       	ldd	r25, Y+4	; 0x04
    67d8:	c2 97       	sbiw	r24, 0x32	; 50
    67da:	20 f4       	brcc	.+8      	; 0x67e4 <AmbientLight::read()+0x6e>
    67dc:	88 e2       	ldi	r24, 0x28	; 40
    67de:	92 e0       	ldi	r25, 0x02	; 2
    67e0:	0e 94 3f 04 	call	0x87e	; 0x87e <OccupancyTracker::markAsPossiblyOccupied()>
    isRoomLitFlag = true;
    67e4:	81 e0       	ldi	r24, 0x01	; 1
    67e6:	8d 83       	std	Y+5, r24	; 0x05
    // If light enough to isRoomLitFlag true then reset counter.
    darkTicks = 0;
    67e8:	1e 82       	std	Y+6, r1	; 0x06
    }

  // Store new value, raw and normalised.
  // Unconditionbally store raw value.
  rawValue = al;
    67ea:	1c 83       	std	Y+4, r17	; 0x04
    67ec:	0b 83       	std	Y+3, r16	; 0x03
  // Apply a little bit of noise reduction (hysteresis) to the normalised version.
  const uint8_t newValue = (uint8_t)(al >> 2);
    67ee:	c8 01       	movw	r24, r16
    67f0:	96 95       	lsr	r25
    67f2:	87 95       	ror	r24
    67f4:	96 95       	lsr	r25
    67f6:	87 95       	ror	r24
    67f8:	28 2f       	mov	r18, r24
  if(newValue != value)
    67fa:	8a 81       	ldd	r24, Y+2	; 0x02
    67fc:	28 17       	cp	r18, r24
    67fe:	99 f0       	breq	.+38     	; 0x6826 <AmbientLight::read()+0xb0>
    {
    const uint16_t oldRawImplied = ((uint16_t)value) << 2;
    6800:	8a 81       	ldd	r24, Y+2	; 0x02
    6802:	90 e0       	ldi	r25, 0x00	; 0
    6804:	88 0f       	add	r24, r24
    6806:	99 1f       	adc	r25, r25
    6808:	88 0f       	add	r24, r24
    680a:	99 1f       	adc	r25, r25
    const uint16_t absDiff = (oldRawImplied > al) ? (oldRawImplied - al) : (al - oldRawImplied);
    680c:	08 17       	cp	r16, r24
    680e:	19 07       	cpc	r17, r25
    6810:	18 f4       	brcc	.+6      	; 0x6818 <AmbientLight::read()+0xa2>
    6812:	80 1b       	sub	r24, r16
    6814:	91 0b       	sbc	r25, r17
    6816:	04 c0       	rjmp	.+8      	; 0x6820 <AmbientLight::read()+0xaa>
    6818:	a8 01       	movw	r20, r16
    681a:	48 1b       	sub	r20, r24
    681c:	59 0b       	sbc	r21, r25
    681e:	ca 01       	movw	r24, r20
    if(absDiff > 2) { value = newValue; }
    6820:	03 97       	sbiw	r24, 0x03	; 3
    6822:	08 f0       	brcs	.+2      	; 0x6826 <AmbientLight::read()+0xb0>
    6824:	2a 83       	std	Y+2, r18	; 0x02
  DEBUG_SERIAL_PRINT_FLASHSTRING("isRoomLit: ");
  DEBUG_SERIAL_PRINT(isRoomLitFlag);
  DEBUG_SERIAL_PRINTLN();
#endif

  return(value);
    6826:	8a 81       	ldd	r24, Y+2	; 0x02
  }
    6828:	df 91       	pop	r29
    682a:	cf 91       	pop	r28
    682c:	1f 91       	pop	r17
    682e:	0f 91       	pop	r16
    6830:	08 95       	ret

00006832 <TwoWire::beginTransmission(int)>:
}

void TwoWire::beginTransmission(uint8_t address)
{
  // indicate that we are transmitting
  transmitting = 1;
    6832:	81 e0       	ldi	r24, 0x01	; 1
    6834:	80 93 38 04 	sts	0x0438, r24
  // set address of targeted slave
  txAddress = address;
    6838:	60 93 15 04 	sts	0x0415, r22
  // reset tx buffer iterator vars
  txBufferIndex = 0;
    683c:	10 92 36 04 	sts	0x0436, r1
  txBufferLength = 0;
    6840:	10 92 37 04 	sts	0x0437, r1
}

void TwoWire::beginTransmission(int address)
{
  beginTransmission((uint8_t)address);
}
    6844:	08 95       	ret

00006846 <TwoWire::available()>:
}

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::available(void)
    6846:	20 91 14 04 	lds	r18, 0x0414
    684a:	30 e0       	ldi	r19, 0x00	; 0
    684c:	80 91 13 04 	lds	r24, 0x0413
    6850:	28 1b       	sub	r18, r24
    6852:	31 09       	sbc	r19, r1
{
  return rxBufferLength - rxBufferIndex;
}
    6854:	c9 01       	movw	r24, r18
    6856:	08 95       	ret

00006858 <TwoWire::read()>:
int TwoWire::read(void)
{
  int value = -1;
  
  // get each successive byte on each call
  if(rxBufferIndex < rxBufferLength){
    6858:	40 91 13 04 	lds	r20, 0x0413
    685c:	80 91 14 04 	lds	r24, 0x0414
    6860:	48 17       	cp	r20, r24
    6862:	18 f0       	brcs	.+6      	; 0x686a <TwoWire::read()+0x12>
    6864:	2f ef       	ldi	r18, 0xFF	; 255
    6866:	3f ef       	ldi	r19, 0xFF	; 255
    6868:	0a c0       	rjmp	.+20     	; 0x687e <TwoWire::read()+0x26>
    value = rxBuffer[rxBufferIndex];
    686a:	e4 2f       	mov	r30, r20
    686c:	f0 e0       	ldi	r31, 0x00	; 0
    686e:	ed 50       	subi	r30, 0x0D	; 13
    6870:	fc 4f       	sbci	r31, 0xFC	; 252
    6872:	80 81       	ld	r24, Z
    6874:	28 2f       	mov	r18, r24
    6876:	30 e0       	ldi	r19, 0x00	; 0
    ++rxBufferIndex;
    6878:	4f 5f       	subi	r20, 0xFF	; 255
    687a:	40 93 13 04 	sts	0x0413, r20
  }

  return value;
}
    687e:	c9 01       	movw	r24, r18
    6880:	08 95       	ret

00006882 <TwoWire::peek()>:
// or after requestFrom(address, numBytes)
int TwoWire::peek(void)
{
  int value = -1;
  
  if(rxBufferIndex < rxBufferLength){
    6882:	e0 91 13 04 	lds	r30, 0x0413
    6886:	80 91 14 04 	lds	r24, 0x0414
    688a:	e8 17       	cp	r30, r24
    688c:	18 f0       	brcs	.+6      	; 0x6894 <TwoWire::peek()+0x12>
    688e:	ef ef       	ldi	r30, 0xFF	; 255
    6890:	ff ef       	ldi	r31, 0xFF	; 255
    6892:	06 c0       	rjmp	.+12     	; 0x68a0 <TwoWire::peek()+0x1e>
    value = rxBuffer[rxBufferIndex];
    6894:	f0 e0       	ldi	r31, 0x00	; 0
    6896:	ed 50       	subi	r30, 0x0D	; 13
    6898:	fc 4f       	sbci	r31, 0xFC	; 252
    689a:	80 81       	ld	r24, Z
    689c:	e8 2f       	mov	r30, r24
    689e:	f0 e0       	ldi	r31, 0x00	; 0
  }

  return value;
}
    68a0:	cf 01       	movw	r24, r30
    68a2:	08 95       	ret

000068a4 <TwoWire::flush()>:

void TwoWire::flush(void)
{
  // XXX: to be implemented.
}
    68a4:	08 95       	ret

000068a6 <global constructors keyed to _ZN7TwoWire8rxBufferE>:
    68a6:	10 92 3c 04 	sts	0x043C, r1
    68aa:	10 92 3b 04 	sts	0x043B, r1
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
    68ae:	88 ee       	ldi	r24, 0xE8	; 232
    68b0:	93 e0       	ldi	r25, 0x03	; 3
    68b2:	a0 e0       	ldi	r26, 0x00	; 0
    68b4:	b0 e0       	ldi	r27, 0x00	; 0
    68b6:	80 93 3d 04 	sts	0x043D, r24
    68ba:	90 93 3e 04 	sts	0x043E, r25
    68be:	a0 93 3f 04 	sts	0x043F, r26
    68c2:	b0 93 40 04 	sts	0x0440, r27
void (*TwoWire::user_onRequest)(void);
void (*TwoWire::user_onReceive)(int);

// Constructors ////////////////////////////////////////////////////////////////

TwoWire::TwoWire()
    68c6:	8c e0       	ldi	r24, 0x0C	; 12
    68c8:	92 e0       	ldi	r25, 0x02	; 2
    68ca:	90 93 3a 04 	sts	0x043A, r25
    68ce:	80 93 39 04 	sts	0x0439, r24
  user_onRequest = function;
}

// Preinstantiate Objects //////////////////////////////////////////////////////

TwoWire Wire = TwoWire();
    68d2:	08 95       	ret

000068d4 <TwoWire::write(unsigned char const*, unsigned int)>:
}

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
    68d4:	cf 92       	push	r12
    68d6:	df 92       	push	r13
    68d8:	ef 92       	push	r14
    68da:	ff 92       	push	r15
    68dc:	0f 93       	push	r16
    68de:	1f 93       	push	r17
    68e0:	cf 93       	push	r28
    68e2:	df 93       	push	r29
    68e4:	7c 01       	movw	r14, r24
    68e6:	6b 01       	movw	r12, r22
    68e8:	8a 01       	movw	r16, r20
{
  if(transmitting){
    68ea:	80 91 38 04 	lds	r24, 0x0438
    68ee:	88 23       	and	r24, r24
    68f0:	a1 f0       	breq	.+40     	; 0x691a <TwoWire::write(unsigned char const*, unsigned int)+0x46>
    68f2:	c0 e0       	ldi	r28, 0x00	; 0
    68f4:	d0 e0       	ldi	r29, 0x00	; 0
    68f6:	0d c0       	rjmp	.+26     	; 0x6912 <TwoWire::write(unsigned char const*, unsigned int)+0x3e>
  // in master transmitter mode
    for(size_t i = 0; i < quantity; ++i){
      write(data[i]);
    68f8:	d7 01       	movw	r26, r14
    68fa:	ed 91       	ld	r30, X+
    68fc:	fc 91       	ld	r31, X
    68fe:	d6 01       	movw	r26, r12
    6900:	ac 0f       	add	r26, r28
    6902:	bd 1f       	adc	r27, r29
    6904:	01 90       	ld	r0, Z+
    6906:	f0 81       	ld	r31, Z
    6908:	e0 2d       	mov	r30, r0
    690a:	c7 01       	movw	r24, r14
    690c:	6c 91       	ld	r22, X
    690e:	09 95       	icall
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
{
  if(transmitting){
  // in master transmitter mode
    for(size_t i = 0; i < quantity; ++i){
    6910:	21 96       	adiw	r28, 0x01	; 1
    6912:	c0 17       	cp	r28, r16
    6914:	d1 07       	cpc	r29, r17
    6916:	80 f3       	brcs	.-32     	; 0x68f8 <TwoWire::write(unsigned char const*, unsigned int)+0x24>
    6918:	04 c0       	rjmp	.+8      	; 0x6922 <TwoWire::write(unsigned char const*, unsigned int)+0x4e>
      write(data[i]);
    }
  }else{
  // in slave send mode
    // reply to master
    twi_transmit(data, quantity);
    691a:	cb 01       	movw	r24, r22
    691c:	64 2f       	mov	r22, r20
    691e:	0e 94 9c 35 	call	0x6b38	; 0x6b38 <twi_transmit>
  }
  return quantity;
}
    6922:	c8 01       	movw	r24, r16
    6924:	df 91       	pop	r29
    6926:	cf 91       	pop	r28
    6928:	1f 91       	pop	r17
    692a:	0f 91       	pop	r16
    692c:	ff 90       	pop	r15
    692e:	ef 90       	pop	r14
    6930:	df 90       	pop	r13
    6932:	cf 90       	pop	r12
    6934:	08 95       	ret

00006936 <TwoWire::write(unsigned char)>:
}

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(uint8_t data)
    6936:	df 93       	push	r29
    6938:	cf 93       	push	r28
    693a:	0f 92       	push	r0
    693c:	cd b7       	in	r28, 0x3d	; 61
    693e:	de b7       	in	r29, 0x3e	; 62
    6940:	fc 01       	movw	r30, r24
    6942:	69 83       	std	Y+1, r22	; 0x01
{
  if(transmitting){
    6944:	80 91 38 04 	lds	r24, 0x0438
    6948:	88 23       	and	r24, r24
    694a:	c9 f0       	breq	.+50     	; 0x697e <TwoWire::write(unsigned char)+0x48>
  // in master transmitter mode
    // don't bother if buffer is full
    if(txBufferLength >= BUFFER_LENGTH){
    694c:	80 91 37 04 	lds	r24, 0x0437
    6950:	80 32       	cpi	r24, 0x20	; 32
    6952:	38 f0       	brcs	.+14     	; 0x6962 <TwoWire::write(unsigned char)+0x2c>
  private:
    int write_error;
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
    6954:	81 e0       	ldi	r24, 0x01	; 1
    6956:	90 e0       	ldi	r25, 0x00	; 0
    6958:	93 83       	std	Z+3, r25	; 0x03
    695a:	82 83       	std	Z+2, r24	; 0x02
    695c:	20 e0       	ldi	r18, 0x00	; 0
    695e:	30 e0       	ldi	r19, 0x00	; 0
    6960:	15 c0       	rjmp	.+42     	; 0x698c <TwoWire::write(unsigned char)+0x56>
      setWriteError();
      return 0;
    }
    // put byte in tx buffer
    txBuffer[txBufferIndex] = data;
    6962:	80 91 36 04 	lds	r24, 0x0436
    6966:	e8 2f       	mov	r30, r24
    6968:	f0 e0       	ldi	r31, 0x00	; 0
    696a:	ea 5e       	subi	r30, 0xEA	; 234
    696c:	fb 4f       	sbci	r31, 0xFB	; 251
    696e:	99 81       	ldd	r25, Y+1	; 0x01
    6970:	90 83       	st	Z, r25
    ++txBufferIndex;
    6972:	8f 5f       	subi	r24, 0xFF	; 255
    6974:	80 93 36 04 	sts	0x0436, r24
    // update amount in buffer   
    txBufferLength = txBufferIndex;
    6978:	80 93 37 04 	sts	0x0437, r24
    697c:	05 c0       	rjmp	.+10     	; 0x6988 <TwoWire::write(unsigned char)+0x52>
  }else{
  // in slave send mode
    // reply to master
    twi_transmit(&data, 1);
    697e:	ce 01       	movw	r24, r28
    6980:	01 96       	adiw	r24, 0x01	; 1
    6982:	61 e0       	ldi	r22, 0x01	; 1
    6984:	0e 94 9c 35 	call	0x6b38	; 0x6b38 <twi_transmit>
    6988:	21 e0       	ldi	r18, 0x01	; 1
    698a:	30 e0       	ldi	r19, 0x00	; 0
  }
  return 1;
}
    698c:	c9 01       	movw	r24, r18
    698e:	0f 90       	pop	r0
    6990:	cf 91       	pop	r28
    6992:	df 91       	pop	r29
    6994:	08 95       	ret

00006996 <TwoWire::endTransmission(unsigned char)>:
//	the bus tenure has been properly ended with a STOP. It
//	is very possible to leave the bus in a hung state if
//	no call to endTransmission(true) is made. Some I2C
//	devices will behave oddly if they do not see a STOP.
//
uint8_t TwoWire::endTransmission(uint8_t sendStop)
    6996:	0f 93       	push	r16
    6998:	06 2f       	mov	r16, r22
{
  // transmit buffer (blocking)
  int8_t ret = twi_writeTo(txAddress, txBuffer, txBufferLength, 1, sendStop);
    699a:	80 91 15 04 	lds	r24, 0x0415
    699e:	66 e1       	ldi	r22, 0x16	; 22
    69a0:	74 e0       	ldi	r23, 0x04	; 4
    69a2:	40 91 37 04 	lds	r20, 0x0437
    69a6:	21 e0       	ldi	r18, 0x01	; 1
    69a8:	0e 94 47 35 	call	0x6a8e	; 0x6a8e <twi_writeTo>
  // reset tx buffer iterator vars
  txBufferIndex = 0;
    69ac:	10 92 36 04 	sts	0x0436, r1
  txBufferLength = 0;
    69b0:	10 92 37 04 	sts	0x0437, r1
  // indicate that we are done transmitting
  transmitting = 0;
    69b4:	10 92 38 04 	sts	0x0438, r1
  return ret;
}
    69b8:	0f 91       	pop	r16
    69ba:	08 95       	ret

000069bc <TwoWire::endTransmission()>:
//	This provides backwards compatibility with the original
//	definition, and expected behaviour, of endTransmission
//
uint8_t TwoWire::endTransmission(void)
{
  return endTransmission(true);
    69bc:	61 e0       	ldi	r22, 0x01	; 1
    69be:	0e 94 cb 34 	call	0x6996	; 0x6996 <TwoWire::endTransmission(unsigned char)>
}
    69c2:	08 95       	ret

000069c4 <TwoWire::requestFrom(unsigned char, unsigned char, unsigned char)>:
  // clamp to buffer length
  if(quantity > BUFFER_LENGTH){
    quantity = BUFFER_LENGTH;
  }
  // perform blocking read into buffer
  uint8_t read = twi_readFrom(address, rxBuffer, quantity, sendStop);
    69c4:	41 32       	cpi	r20, 0x21	; 33
    69c6:	08 f0       	brcs	.+2      	; 0x69ca <TwoWire::requestFrom(unsigned char, unsigned char, unsigned char)+0x6>
    69c8:	40 e2       	ldi	r20, 0x20	; 32
    69ca:	86 2f       	mov	r24, r22
    69cc:	63 ef       	ldi	r22, 0xF3	; 243
    69ce:	73 e0       	ldi	r23, 0x03	; 3
    69d0:	0e 94 fe 34 	call	0x69fc	; 0x69fc <twi_readFrom>
  // set rx buffer iterator vars
  rxBufferIndex = 0;
    69d4:	10 92 13 04 	sts	0x0413, r1
  rxBufferLength = read;
    69d8:	80 93 14 04 	sts	0x0414, r24

  return read;
}
    69dc:	08 95       	ret

000069de <TwoWire::requestFrom(int, int)>:
  return requestFrom((uint8_t)address, (uint8_t)quantity, (uint8_t)true);
}

uint8_t TwoWire::requestFrom(int address, int quantity)
{
  return requestFrom((uint8_t)address, (uint8_t)quantity, (uint8_t)true);
    69de:	21 e0       	ldi	r18, 0x01	; 1
    69e0:	0e 94 e2 34 	call	0x69c4	; 0x69c4 <TwoWire::requestFrom(unsigned char, unsigned char, unsigned char)>
}
    69e4:	08 95       	ret

000069e6 <TwoWire::begin()>:

// Public Methods //////////////////////////////////////////////////////////////

void TwoWire::begin(void)
{
  rxBufferIndex = 0;
    69e6:	10 92 13 04 	sts	0x0413, r1
  rxBufferLength = 0;
    69ea:	10 92 14 04 	sts	0x0414, r1

  txBufferIndex = 0;
    69ee:	10 92 36 04 	sts	0x0436, r1
  txBufferLength = 0;
    69f2:	10 92 37 04 	sts	0x0437, r1

  twi_init();
    69f6:	0e 94 48 37 	call	0x6e90	; 0x6e90 <twi_init>
}
    69fa:	08 95       	ret

000069fc <twi_readFrom>:
 *          length: number of bytes to read into array
 *          sendStop: Boolean indicating whether to send a stop at the end
 * Output   number of bytes read
 */
uint8_t twi_readFrom(uint8_t address, uint8_t* data, uint8_t length, uint8_t sendStop)
{
    69fc:	38 2f       	mov	r19, r24
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < length){
    69fe:	41 32       	cpi	r20, 0x21	; 33
    6a00:	10 f0       	brcs	.+4      	; 0x6a06 <twi_readFrom+0xa>
    6a02:	40 e0       	ldi	r20, 0x00	; 0
    6a04:	42 c0       	rjmp	.+132    	; 0x6a8a <twi_readFrom+0x8e>
    return 0;
  }

  // wait until twi is ready, become master receiver
  while(TWI_READY != twi_state){
    6a06:	80 91 45 04 	lds	r24, 0x0445
    6a0a:	88 23       	and	r24, r24
    6a0c:	e1 f7       	brne	.-8      	; 0x6a06 <twi_readFrom+0xa>
    continue;
  }
  twi_state = TWI_MRX;
    6a0e:	91 e0       	ldi	r25, 0x01	; 1
    6a10:	90 93 45 04 	sts	0x0445, r25
  twi_sendStop = sendStop;
    6a14:	20 93 47 04 	sts	0x0447, r18
  // reset error state (0xFF.. no error occured)
  twi_error = 0xFF;
    6a18:	8f ef       	ldi	r24, 0xFF	; 255
    6a1a:	80 93 b2 04 	sts	0x04B2, r24

  // initialize buffer iteration vars
  twi_masterBufferIndex = 0;
    6a1e:	10 92 6d 04 	sts	0x046D, r1
  twi_masterBufferLength = length-1;  // This is not intuitive, read on...
    6a22:	41 50       	subi	r20, 0x01	; 1
    6a24:	40 93 6e 04 	sts	0x046E, r20
    6a28:	4f 5f       	subi	r20, 0xFF	; 255
  // Therefor we must actually set NACK when the _next_ to last byte is
  // received, causing that NACK to be sent in response to receiving the last
  // expected byte of data.

  // build sla+w, slave device address + w bit
  twi_slarw = TW_READ;
    6a2a:	90 93 46 04 	sts	0x0446, r25
  twi_slarw |= address << 1;
    6a2e:	80 91 46 04 	lds	r24, 0x0446
    6a32:	33 0f       	add	r19, r19
    6a34:	83 2b       	or	r24, r19
    6a36:	80 93 46 04 	sts	0x0446, r24

  if (true == twi_inRepStart) {
    6a3a:	80 91 48 04 	lds	r24, 0x0448
    6a3e:	81 30       	cpi	r24, 0x01	; 1
    6a40:	41 f4       	brne	.+16     	; 0x6a52 <twi_readFrom+0x56>
    // (@@@ we hope), and the TWI statemachine is just waiting for the address byte.
    // We need to remove ourselves from the repeated start state before we enable interrupts,
    // since the ISR is ASYNC, and we could get confused if we hit the ISR before cleaning
    // up. Also, don't enable the START interrupt. There may be one pending from the 
    // repeated start that we sent outselves, and that would really confuse things.
    twi_inRepStart = false;			// remember, we're dealing with an ASYNC ISR
    6a42:	10 92 48 04 	sts	0x0448, r1
    TWDR = twi_slarw;
    6a46:	80 91 46 04 	lds	r24, 0x0446
    6a4a:	80 93 bb 00 	sts	0x00BB, r24
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE);	// enable INTs, but not START
    6a4e:	85 ec       	ldi	r24, 0xC5	; 197
    6a50:	01 c0       	rjmp	.+2      	; 0x6a54 <twi_readFrom+0x58>
  }
  else
    // send start condition
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTA);
    6a52:	85 ee       	ldi	r24, 0xE5	; 229
    6a54:	80 93 bc 00 	sts	0x00BC, r24

  // wait for read operation to complete
  while(TWI_MRX == twi_state){
    6a58:	80 91 45 04 	lds	r24, 0x0445
    6a5c:	81 30       	cpi	r24, 0x01	; 1
    6a5e:	e1 f3       	breq	.-8      	; 0x6a58 <twi_readFrom+0x5c>
    continue;
  }

  if (twi_masterBufferIndex < length)
    6a60:	80 91 6d 04 	lds	r24, 0x046D
    6a64:	84 17       	cp	r24, r20
    6a66:	10 f4       	brcc	.+4      	; 0x6a6c <twi_readFrom+0x70>
    length = twi_masterBufferIndex;
    6a68:	40 91 6d 04 	lds	r20, 0x046D
    6a6c:	20 e0       	ldi	r18, 0x00	; 0
    6a6e:	30 e0       	ldi	r19, 0x00	; 0
    6a70:	0a c0       	rjmp	.+20     	; 0x6a86 <twi_readFrom+0x8a>

  // copy twi buffer to data
  for(i = 0; i < length; ++i){
    data[i] = twi_masterBuffer[i];
    6a72:	fb 01       	movw	r30, r22
    6a74:	e2 0f       	add	r30, r18
    6a76:	f3 1f       	adc	r31, r19
    6a78:	d9 01       	movw	r26, r18
    6a7a:	a3 5b       	subi	r26, 0xB3	; 179
    6a7c:	bb 4f       	sbci	r27, 0xFB	; 251
    6a7e:	8c 91       	ld	r24, X
    6a80:	80 83       	st	Z, r24
    6a82:	2f 5f       	subi	r18, 0xFF	; 255
    6a84:	3f 4f       	sbci	r19, 0xFF	; 255

  if (twi_masterBufferIndex < length)
    length = twi_masterBufferIndex;

  // copy twi buffer to data
  for(i = 0; i < length; ++i){
    6a86:	24 17       	cp	r18, r20
    6a88:	a0 f3       	brcs	.-24     	; 0x6a72 <twi_readFrom+0x76>
    data[i] = twi_masterBuffer[i];
  }
	
  return length;
}
    6a8a:	84 2f       	mov	r24, r20
    6a8c:	08 95       	ret

00006a8e <twi_writeTo>:
 *          2 .. address send, NACK received
 *          3 .. data send, NACK received
 *          4 .. other twi error (lost bus arbitration, bus error, ..)
 */
uint8_t twi_writeTo(uint8_t address, uint8_t* data, uint8_t length, uint8_t wait, uint8_t sendStop)
{
    6a8e:	0f 93       	push	r16
    6a90:	1f 93       	push	r17
    6a92:	58 2f       	mov	r21, r24
    6a94:	12 2f       	mov	r17, r18
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < length){
    6a96:	41 32       	cpi	r20, 0x21	; 33
    6a98:	10 f0       	brcs	.+4      	; 0x6a9e <twi_writeTo+0x10>
    6a9a:	81 e0       	ldi	r24, 0x01	; 1
    6a9c:	4a c0       	rjmp	.+148    	; 0x6b32 <twi_writeTo+0xa4>
    return 1;
  }

  // wait until twi is ready, become master transmitter
  while(TWI_READY != twi_state){
    6a9e:	80 91 45 04 	lds	r24, 0x0445
    6aa2:	88 23       	and	r24, r24
    6aa4:	e1 f7       	brne	.-8      	; 0x6a9e <twi_writeTo+0x10>
    continue;
  }
  twi_state = TWI_MTX;
    6aa6:	82 e0       	ldi	r24, 0x02	; 2
    6aa8:	80 93 45 04 	sts	0x0445, r24
  twi_sendStop = sendStop;
    6aac:	00 93 47 04 	sts	0x0447, r16
  // reset error state (0xFF.. no error occured)
  twi_error = 0xFF;
    6ab0:	8f ef       	ldi	r24, 0xFF	; 255
    6ab2:	80 93 b2 04 	sts	0x04B2, r24

  // initialize buffer iteration vars
  twi_masterBufferIndex = 0;
    6ab6:	10 92 6d 04 	sts	0x046D, r1
  twi_masterBufferLength = length;
    6aba:	40 93 6e 04 	sts	0x046E, r20
    6abe:	ad e4       	ldi	r26, 0x4D	; 77
    6ac0:	b4 e0       	ldi	r27, 0x04	; 4
    6ac2:	fb 01       	movw	r30, r22
    6ac4:	02 c0       	rjmp	.+4      	; 0x6aca <twi_writeTo+0x3c>
  
  // copy data to twi buffer
  for(i = 0; i < length; ++i){
    twi_masterBuffer[i] = data[i];
    6ac6:	81 91       	ld	r24, Z+
    6ac8:	8d 93       	st	X+, r24
  // initialize buffer iteration vars
  twi_masterBufferIndex = 0;
  twi_masterBufferLength = length;
  
  // copy data to twi buffer
  for(i = 0; i < length; ++i){
    6aca:	8e 2f       	mov	r24, r30
    6acc:	86 1b       	sub	r24, r22
    6ace:	84 17       	cp	r24, r20
    6ad0:	d0 f3       	brcs	.-12     	; 0x6ac6 <twi_writeTo+0x38>
    twi_masterBuffer[i] = data[i];
  }
  
  // build sla+w, slave device address + w bit
  twi_slarw = TW_WRITE;
    6ad2:	10 92 46 04 	sts	0x0446, r1
  twi_slarw |= address << 1;
    6ad6:	80 91 46 04 	lds	r24, 0x0446
    6ada:	55 0f       	add	r21, r21
    6adc:	85 2b       	or	r24, r21
    6ade:	80 93 46 04 	sts	0x0446, r24
  
  // if we're in a repeated start, then we've already sent the START
  // in the ISR. Don't do it again.
  //
  if (true == twi_inRepStart) {
    6ae2:	80 91 48 04 	lds	r24, 0x0448
    6ae6:	81 30       	cpi	r24, 0x01	; 1
    6ae8:	41 f4       	brne	.+16     	; 0x6afa <twi_writeTo+0x6c>
    // (@@@ we hope), and the TWI statemachine is just waiting for the address byte.
    // We need to remove ourselves from the repeated start state before we enable interrupts,
    // since the ISR is ASYNC, and we could get confused if we hit the ISR before cleaning
    // up. Also, don't enable the START interrupt. There may be one pending from the 
    // repeated start that we sent outselves, and that would really confuse things.
    twi_inRepStart = false;			// remember, we're dealing with an ASYNC ISR
    6aea:	10 92 48 04 	sts	0x0448, r1
    TWDR = twi_slarw;				
    6aee:	80 91 46 04 	lds	r24, 0x0446
    6af2:	80 93 bb 00 	sts	0x00BB, r24
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE);	// enable INTs, but not START
    6af6:	85 ec       	ldi	r24, 0xC5	; 197
    6af8:	01 c0       	rjmp	.+2      	; 0x6afc <twi_writeTo+0x6e>
  }
  else
    // send start condition
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE) | _BV(TWSTA);	// enable INTs
    6afa:	85 ee       	ldi	r24, 0xE5	; 229
    6afc:	80 93 bc 00 	sts	0x00BC, r24

  // wait for write operation to complete
  while(wait && (TWI_MTX == twi_state)){
    6b00:	11 23       	and	r17, r17
    6b02:	21 f0       	breq	.+8      	; 0x6b0c <twi_writeTo+0x7e>
    6b04:	80 91 45 04 	lds	r24, 0x0445
    6b08:	82 30       	cpi	r24, 0x02	; 2
    6b0a:	e1 f3       	breq	.-8      	; 0x6b04 <twi_writeTo+0x76>
    continue;
  }
  
  if (twi_error == 0xFF)
    6b0c:	80 91 b2 04 	lds	r24, 0x04B2
    6b10:	8f 3f       	cpi	r24, 0xFF	; 255
    6b12:	11 f4       	brne	.+4      	; 0x6b18 <twi_writeTo+0x8a>
    6b14:	80 e0       	ldi	r24, 0x00	; 0
    6b16:	0d c0       	rjmp	.+26     	; 0x6b32 <twi_writeTo+0xa4>
    return 0;	// success
  else if (twi_error == TW_MT_SLA_NACK)
    6b18:	80 91 b2 04 	lds	r24, 0x04B2
    6b1c:	80 32       	cpi	r24, 0x20	; 32
    6b1e:	11 f4       	brne	.+4      	; 0x6b24 <twi_writeTo+0x96>
    6b20:	82 e0       	ldi	r24, 0x02	; 2
    6b22:	07 c0       	rjmp	.+14     	; 0x6b32 <twi_writeTo+0xa4>
    return 2;	// error: address send, nack received
  else if (twi_error == TW_MT_DATA_NACK)
    6b24:	80 91 b2 04 	lds	r24, 0x04B2
    6b28:	80 33       	cpi	r24, 0x30	; 48
    6b2a:	11 f0       	breq	.+4      	; 0x6b30 <twi_writeTo+0xa2>
    6b2c:	84 e0       	ldi	r24, 0x04	; 4
    6b2e:	01 c0       	rjmp	.+2      	; 0x6b32 <twi_writeTo+0xa4>
    6b30:	83 e0       	ldi	r24, 0x03	; 3
    return 3;	// error: data send, nack received
  else
    return 4;	// other twi error
}
    6b32:	1f 91       	pop	r17
    6b34:	0f 91       	pop	r16
    6b36:	08 95       	ret

00006b38 <twi_transmit>:
 * Output   1 length too long for buffer
 *          2 not slave transmitter
 *          0 ok
 */
uint8_t twi_transmit(const uint8_t* data, uint8_t length)
{
    6b38:	48 2f       	mov	r20, r24
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < length){
    6b3a:	61 32       	cpi	r22, 0x21	; 33
    6b3c:	10 f0       	brcs	.+4      	; 0x6b42 <twi_transmit+0xa>
    6b3e:	81 e0       	ldi	r24, 0x01	; 1
    6b40:	08 95       	ret
    return 1;
  }
  
  // ensure we are currently a slave transmitter
  if(TWI_STX != twi_state){
    6b42:	80 91 45 04 	lds	r24, 0x0445
    6b46:	84 30       	cpi	r24, 0x04	; 4
    6b48:	11 f0       	breq	.+4      	; 0x6b4e <twi_transmit+0x16>
    6b4a:	82 e0       	ldi	r24, 0x02	; 2
    6b4c:	08 95       	ret
    return 2;
  }
  
  // set length and copy data into tx buffer
  twi_txBufferLength = length;
    6b4e:	60 93 90 04 	sts	0x0490, r22
    6b52:	af e6       	ldi	r26, 0x6F	; 111
    6b54:	b4 e0       	ldi	r27, 0x04	; 4
    6b56:	84 2f       	mov	r24, r20
    6b58:	9c 01       	movw	r18, r24
    6b5a:	f9 01       	movw	r30, r18
    6b5c:	02 c0       	rjmp	.+4      	; 0x6b62 <twi_transmit+0x2a>
  for(i = 0; i < length; ++i){
    twi_txBuffer[i] = data[i];
    6b5e:	81 91       	ld	r24, Z+
    6b60:	8d 93       	st	X+, r24
    return 2;
  }
  
  // set length and copy data into tx buffer
  twi_txBufferLength = length;
  for(i = 0; i < length; ++i){
    6b62:	8e 2f       	mov	r24, r30
    6b64:	84 1b       	sub	r24, r20
    6b66:	86 17       	cp	r24, r22
    6b68:	d0 f3       	brcs	.-12     	; 0x6b5e <twi_transmit+0x26>
    6b6a:	80 e0       	ldi	r24, 0x00	; 0
    twi_txBuffer[i] = data[i];
  }
  
  return 0;
}
    6b6c:	08 95       	ret

00006b6e <__vector_24>:
  // update twi state
  twi_state = TWI_READY;
}

ISR(TWI_vect)
{
    6b6e:	1f 92       	push	r1
    6b70:	0f 92       	push	r0
    6b72:	0f b6       	in	r0, 0x3f	; 63
    6b74:	0f 92       	push	r0
    6b76:	11 24       	eor	r1, r1
    6b78:	2f 93       	push	r18
    6b7a:	3f 93       	push	r19
    6b7c:	4f 93       	push	r20
    6b7e:	5f 93       	push	r21
    6b80:	6f 93       	push	r22
    6b82:	7f 93       	push	r23
    6b84:	8f 93       	push	r24
    6b86:	9f 93       	push	r25
    6b88:	af 93       	push	r26
    6b8a:	bf 93       	push	r27
    6b8c:	ef 93       	push	r30
    6b8e:	ff 93       	push	r31
  switch(TW_STATUS){
    6b90:	80 91 b9 00 	lds	r24, 0x00B9
    6b94:	90 e0       	ldi	r25, 0x00	; 0
    6b96:	88 7f       	andi	r24, 0xF8	; 248
    6b98:	90 70       	andi	r25, 0x00	; 0
    6b9a:	80 36       	cpi	r24, 0x60	; 96
    6b9c:	91 05       	cpc	r25, r1
    6b9e:	09 f4       	brne	.+2      	; 0x6ba2 <__vector_24+0x34>
    6ba0:	f2 c0       	rjmp	.+484    	; 0x6d86 <__vector_24+0x218>
    6ba2:	81 36       	cpi	r24, 0x61	; 97
    6ba4:	91 05       	cpc	r25, r1
    6ba6:	cc f5       	brge	.+114    	; 0x6c1a <__vector_24+0xac>
    6ba8:	88 32       	cpi	r24, 0x28	; 40
    6baa:	91 05       	cpc	r25, r1
    6bac:	09 f4       	brne	.+2      	; 0x6bb0 <__vector_24+0x42>
    6bae:	7b c0       	rjmp	.+246    	; 0x6ca6 <__vector_24+0x138>
    6bb0:	89 32       	cpi	r24, 0x29	; 41
    6bb2:	91 05       	cpc	r25, r1
    6bb4:	b4 f4       	brge	.+44     	; 0x6be2 <__vector_24+0x74>
    6bb6:	80 31       	cpi	r24, 0x10	; 16
    6bb8:	91 05       	cpc	r25, r1
    6bba:	09 f4       	brne	.+2      	; 0x6bbe <__vector_24+0x50>
    6bbc:	6f c0       	rjmp	.+222    	; 0x6c9c <__vector_24+0x12e>
    6bbe:	81 31       	cpi	r24, 0x11	; 17
    6bc0:	91 05       	cpc	r25, r1
    6bc2:	3c f4       	brge	.+14     	; 0x6bd2 <__vector_24+0x64>
    6bc4:	00 97       	sbiw	r24, 0x00	; 0
    6bc6:	09 f4       	brne	.+2      	; 0x6bca <__vector_24+0x5c>
    6bc8:	47 c1       	rjmp	.+654    	; 0x6e58 <__vector_24+0x2ea>
    6bca:	08 97       	sbiw	r24, 0x08	; 8
    6bcc:	09 f0       	breq	.+2      	; 0x6bd0 <__vector_24+0x62>
    6bce:	4f c1       	rjmp	.+670    	; 0x6e6e <__vector_24+0x300>
    6bd0:	65 c0       	rjmp	.+202    	; 0x6c9c <__vector_24+0x12e>
    6bd2:	88 31       	cpi	r24, 0x18	; 24
    6bd4:	91 05       	cpc	r25, r1
    6bd6:	09 f4       	brne	.+2      	; 0x6bda <__vector_24+0x6c>
    6bd8:	66 c0       	rjmp	.+204    	; 0x6ca6 <__vector_24+0x138>
    6bda:	80 97       	sbiw	r24, 0x20	; 32
    6bdc:	09 f0       	breq	.+2      	; 0x6be0 <__vector_24+0x72>
    6bde:	47 c1       	rjmp	.+654    	; 0x6e6e <__vector_24+0x300>
    6be0:	82 c0       	rjmp	.+260    	; 0x6ce6 <__vector_24+0x178>
    6be2:	80 34       	cpi	r24, 0x40	; 64
    6be4:	91 05       	cpc	r25, r1
    6be6:	09 f4       	brne	.+2      	; 0x6bea <__vector_24+0x7c>
    6be8:	a4 c0       	rjmp	.+328    	; 0x6d32 <__vector_24+0x1c4>
    6bea:	81 34       	cpi	r24, 0x41	; 65
    6bec:	91 05       	cpc	r25, r1
    6bee:	44 f4       	brge	.+16     	; 0x6c00 <__vector_24+0x92>
    6bf0:	80 33       	cpi	r24, 0x30	; 48
    6bf2:	91 05       	cpc	r25, r1
    6bf4:	09 f4       	brne	.+2      	; 0x6bf8 <__vector_24+0x8a>
    6bf6:	82 c0       	rjmp	.+260    	; 0x6cfc <__vector_24+0x18e>
    6bf8:	c8 97       	sbiw	r24, 0x38	; 56
    6bfa:	09 f0       	breq	.+2      	; 0x6bfe <__vector_24+0x90>
    6bfc:	38 c1       	rjmp	.+624    	; 0x6e6e <__vector_24+0x300>
    6bfe:	89 c0       	rjmp	.+274    	; 0x6d12 <__vector_24+0x1a4>
    6c00:	80 35       	cpi	r24, 0x50	; 80
    6c02:	91 05       	cpc	r25, r1
    6c04:	09 f4       	brne	.+2      	; 0x6c08 <__vector_24+0x9a>
    6c06:	89 c0       	rjmp	.+274    	; 0x6d1a <__vector_24+0x1ac>
    6c08:	88 35       	cpi	r24, 0x58	; 88
    6c0a:	91 05       	cpc	r25, r1
    6c0c:	09 f4       	brne	.+2      	; 0x6c10 <__vector_24+0xa2>
    6c0e:	96 c0       	rjmp	.+300    	; 0x6d3c <__vector_24+0x1ce>
    6c10:	88 34       	cpi	r24, 0x48	; 72
    6c12:	91 05       	cpc	r25, r1
    6c14:	09 f0       	breq	.+2      	; 0x6c18 <__vector_24+0xaa>
    6c16:	2b c1       	rjmp	.+598    	; 0x6e6e <__vector_24+0x300>
    6c18:	ae c0       	rjmp	.+348    	; 0x6d76 <__vector_24+0x208>
    6c1a:	88 39       	cpi	r24, 0x98	; 152
    6c1c:	91 05       	cpc	r25, r1
    6c1e:	09 f4       	brne	.+2      	; 0x6c22 <__vector_24+0xb4>
    6c20:	13 c1       	rjmp	.+550    	; 0x6e48 <__vector_24+0x2da>
    6c22:	89 39       	cpi	r24, 0x99	; 153
    6c24:	91 05       	cpc	r25, r1
    6c26:	ec f4       	brge	.+58     	; 0x6c62 <__vector_24+0xf4>
    6c28:	88 37       	cpi	r24, 0x78	; 120
    6c2a:	91 05       	cpc	r25, r1
    6c2c:	09 f4       	brne	.+2      	; 0x6c30 <__vector_24+0xc2>
    6c2e:	ab c0       	rjmp	.+342    	; 0x6d86 <__vector_24+0x218>
    6c30:	89 37       	cpi	r24, 0x79	; 121
    6c32:	91 05       	cpc	r25, r1
    6c34:	4c f4       	brge	.+18     	; 0x6c48 <__vector_24+0xda>
    6c36:	88 36       	cpi	r24, 0x68	; 104
    6c38:	91 05       	cpc	r25, r1
    6c3a:	09 f4       	brne	.+2      	; 0x6c3e <__vector_24+0xd0>
    6c3c:	a4 c0       	rjmp	.+328    	; 0x6d86 <__vector_24+0x218>
    6c3e:	80 37       	cpi	r24, 0x70	; 112
    6c40:	91 05       	cpc	r25, r1
    6c42:	09 f0       	breq	.+2      	; 0x6c46 <__vector_24+0xd8>
    6c44:	14 c1       	rjmp	.+552    	; 0x6e6e <__vector_24+0x300>
    6c46:	9f c0       	rjmp	.+318    	; 0x6d86 <__vector_24+0x218>
    6c48:	88 38       	cpi	r24, 0x88	; 136
    6c4a:	91 05       	cpc	r25, r1
    6c4c:	09 f4       	brne	.+2      	; 0x6c50 <__vector_24+0xe2>
    6c4e:	fc c0       	rjmp	.+504    	; 0x6e48 <__vector_24+0x2da>
    6c50:	80 39       	cpi	r24, 0x90	; 144
    6c52:	91 05       	cpc	r25, r1
    6c54:	09 f4       	brne	.+2      	; 0x6c58 <__vector_24+0xea>
    6c56:	9d c0       	rjmp	.+314    	; 0x6d92 <__vector_24+0x224>
    6c58:	80 38       	cpi	r24, 0x80	; 128
    6c5a:	91 05       	cpc	r25, r1
    6c5c:	09 f0       	breq	.+2      	; 0x6c60 <__vector_24+0xf2>
    6c5e:	07 c1       	rjmp	.+526    	; 0x6e6e <__vector_24+0x300>
    6c60:	98 c0       	rjmp	.+304    	; 0x6d92 <__vector_24+0x224>
    6c62:	80 3b       	cpi	r24, 0xB0	; 176
    6c64:	91 05       	cpc	r25, r1
    6c66:	09 f4       	brne	.+2      	; 0x6c6a <__vector_24+0xfc>
    6c68:	c6 c0       	rjmp	.+396    	; 0x6df6 <__vector_24+0x288>
    6c6a:	81 3b       	cpi	r24, 0xB1	; 177
    6c6c:	91 05       	cpc	r25, r1
    6c6e:	4c f4       	brge	.+18     	; 0x6c82 <__vector_24+0x114>
    6c70:	80 3a       	cpi	r24, 0xA0	; 160
    6c72:	91 05       	cpc	r25, r1
    6c74:	09 f4       	brne	.+2      	; 0x6c78 <__vector_24+0x10a>
    6c76:	9f c0       	rjmp	.+318    	; 0x6db6 <__vector_24+0x248>
    6c78:	88 3a       	cpi	r24, 0xA8	; 168
    6c7a:	91 05       	cpc	r25, r1
    6c7c:	09 f0       	breq	.+2      	; 0x6c80 <__vector_24+0x112>
    6c7e:	f7 c0       	rjmp	.+494    	; 0x6e6e <__vector_24+0x300>
    6c80:	ba c0       	rjmp	.+372    	; 0x6df6 <__vector_24+0x288>
    6c82:	80 3c       	cpi	r24, 0xC0	; 192
    6c84:	91 05       	cpc	r25, r1
    6c86:	09 f4       	brne	.+2      	; 0x6c8a <__vector_24+0x11c>
    6c88:	e3 c0       	rjmp	.+454    	; 0x6e50 <__vector_24+0x2e2>
    6c8a:	88 3c       	cpi	r24, 0xC8	; 200
    6c8c:	91 05       	cpc	r25, r1
    6c8e:	09 f4       	brne	.+2      	; 0x6c92 <__vector_24+0x124>
    6c90:	df c0       	rjmp	.+446    	; 0x6e50 <__vector_24+0x2e2>
    6c92:	88 3b       	cpi	r24, 0xB8	; 184
    6c94:	91 05       	cpc	r25, r1
    6c96:	09 f0       	breq	.+2      	; 0x6c9a <__vector_24+0x12c>
    6c98:	ea c0       	rjmp	.+468    	; 0x6e6e <__vector_24+0x300>
    6c9a:	c2 c0       	rjmp	.+388    	; 0x6e20 <__vector_24+0x2b2>
    // All Master
    case TW_START:     // sent start condition
    case TW_REP_START: // sent repeated start condition
      // copy device address and r/w bit to output register and ack
      TWDR = twi_slarw;
    6c9c:	80 91 46 04 	lds	r24, 0x0446
    6ca0:	80 93 bb 00 	sts	0x00BB, r24
    6ca4:	cf c0       	rjmp	.+414    	; 0x6e44 <__vector_24+0x2d6>

    // Master Transmitter
    case TW_MT_SLA_ACK:  // slave receiver acked address
    case TW_MT_DATA_ACK: // slave receiver acked data
      // if there is data to send, send it, otherwise stop 
      if(twi_masterBufferIndex < twi_masterBufferLength){
    6ca6:	90 91 6d 04 	lds	r25, 0x046D
    6caa:	80 91 6e 04 	lds	r24, 0x046E
    6cae:	98 17       	cp	r25, r24
    6cb0:	68 f4       	brcc	.+26     	; 0x6ccc <__vector_24+0x15e>
        // copy data to output register and ack
        TWDR = twi_masterBuffer[twi_masterBufferIndex++];
    6cb2:	90 91 6d 04 	lds	r25, 0x046D
    6cb6:	e9 2f       	mov	r30, r25
    6cb8:	f0 e0       	ldi	r31, 0x00	; 0
    6cba:	e3 5b       	subi	r30, 0xB3	; 179
    6cbc:	fb 4f       	sbci	r31, 0xFB	; 251
    6cbe:	80 81       	ld	r24, Z
    6cc0:	80 93 bb 00 	sts	0x00BB, r24
    6cc4:	9f 5f       	subi	r25, 0xFF	; 255
    6cc6:	90 93 6d 04 	sts	0x046D, r25
    6cca:	bc c0       	rjmp	.+376    	; 0x6e44 <__vector_24+0x2d6>
        twi_reply(1);
      }else{
	if (twi_sendStop)
    6ccc:	80 91 47 04 	lds	r24, 0x0447
    6cd0:	88 23       	and	r24, r24
    6cd2:	09 f4       	brne	.+2      	; 0x6cd6 <__vector_24+0x168>
    6cd4:	4b c0       	rjmp	.+150    	; 0x6d6c <__vector_24+0x1fe>
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    6cd6:	85 ed       	ldi	r24, 0xD5	; 213
    6cd8:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    6cdc:	80 91 bc 00 	lds	r24, 0x00BC
    6ce0:	84 fd       	sbrc	r24, 4
    6ce2:	fc cf       	rjmp	.-8      	; 0x6cdc <__vector_24+0x16e>
    6ce4:	c2 c0       	rjmp	.+388    	; 0x6e6a <__vector_24+0x2fc>
	  twi_state = TWI_READY;
	}
      }
      break;
    case TW_MT_SLA_NACK:  // address sent, nack received
      twi_error = TW_MT_SLA_NACK;
    6ce6:	80 e2       	ldi	r24, 0x20	; 32
    6ce8:	80 93 b2 04 	sts	0x04B2, r24
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    6cec:	85 ed       	ldi	r24, 0xD5	; 213
    6cee:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    6cf2:	80 91 bc 00 	lds	r24, 0x00BC
    6cf6:	84 fd       	sbrc	r24, 4
    6cf8:	fc cf       	rjmp	.-8      	; 0x6cf2 <__vector_24+0x184>
    6cfa:	b7 c0       	rjmp	.+366    	; 0x6e6a <__vector_24+0x2fc>
    case TW_MT_SLA_NACK:  // address sent, nack received
      twi_error = TW_MT_SLA_NACK;
      twi_stop();
      break;
    case TW_MT_DATA_NACK: // data sent, nack received
      twi_error = TW_MT_DATA_NACK;
    6cfc:	80 e3       	ldi	r24, 0x30	; 48
    6cfe:	80 93 b2 04 	sts	0x04B2, r24
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    6d02:	85 ed       	ldi	r24, 0xD5	; 213
    6d04:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    6d08:	80 91 bc 00 	lds	r24, 0x00BC
    6d0c:	84 fd       	sbrc	r24, 4
    6d0e:	fc cf       	rjmp	.-8      	; 0x6d08 <__vector_24+0x19a>
    6d10:	ac c0       	rjmp	.+344    	; 0x6e6a <__vector_24+0x2fc>
    case TW_MT_DATA_NACK: // data sent, nack received
      twi_error = TW_MT_DATA_NACK;
      twi_stop();
      break;
    case TW_MT_ARB_LOST: // lost bus arbitration
      twi_error = TW_MT_ARB_LOST;
    6d12:	88 e3       	ldi	r24, 0x38	; 56
    6d14:	80 93 b2 04 	sts	0x04B2, r24
    6d18:	9b c0       	rjmp	.+310    	; 0x6e50 <__vector_24+0x2e2>
      break;

    // Master Receiver
    case TW_MR_DATA_ACK: // data received, ack sent
      // put byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
    6d1a:	80 91 6d 04 	lds	r24, 0x046D
    6d1e:	90 91 bb 00 	lds	r25, 0x00BB
    6d22:	e8 2f       	mov	r30, r24
    6d24:	f0 e0       	ldi	r31, 0x00	; 0
    6d26:	e3 5b       	subi	r30, 0xB3	; 179
    6d28:	fb 4f       	sbci	r31, 0xFB	; 251
    6d2a:	90 83       	st	Z, r25
    6d2c:	8f 5f       	subi	r24, 0xFF	; 255
    6d2e:	80 93 6d 04 	sts	0x046D, r24
    case TW_MR_SLA_ACK:  // address sent, ack received
      // ack if more bytes are expected, otherwise nack
      if(twi_masterBufferIndex < twi_masterBufferLength){
    6d32:	90 91 6d 04 	lds	r25, 0x046D
    6d36:	80 91 6e 04 	lds	r24, 0x046E
    6d3a:	82 c0       	rjmp	.+260    	; 0x6e40 <__vector_24+0x2d2>
        twi_reply(0);
      }
      break;
    case TW_MR_DATA_NACK: // data received, nack sent
      // put final byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
    6d3c:	80 91 6d 04 	lds	r24, 0x046D
    6d40:	90 91 bb 00 	lds	r25, 0x00BB
    6d44:	e8 2f       	mov	r30, r24
    6d46:	f0 e0       	ldi	r31, 0x00	; 0
    6d48:	e3 5b       	subi	r30, 0xB3	; 179
    6d4a:	fb 4f       	sbci	r31, 0xFB	; 251
    6d4c:	90 83       	st	Z, r25
    6d4e:	8f 5f       	subi	r24, 0xFF	; 255
    6d50:	80 93 6d 04 	sts	0x046D, r24
	if (twi_sendStop)
    6d54:	80 91 47 04 	lds	r24, 0x0447
    6d58:	88 23       	and	r24, r24
    6d5a:	41 f0       	breq	.+16     	; 0x6d6c <__vector_24+0x1fe>
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    6d5c:	85 ed       	ldi	r24, 0xD5	; 213
    6d5e:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    6d62:	80 91 bc 00 	lds	r24, 0x00BC
    6d66:	84 fd       	sbrc	r24, 4
    6d68:	fc cf       	rjmp	.-8      	; 0x6d62 <__vector_24+0x1f4>
    6d6a:	7f c0       	rjmp	.+254    	; 0x6e6a <__vector_24+0x2fc>
      // put final byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
	if (twi_sendStop)
          twi_stop();
	else {
	  twi_inRepStart = true;	// we're gonna send the START
    6d6c:	81 e0       	ldi	r24, 0x01	; 1
    6d6e:	80 93 48 04 	sts	0x0448, r24
	  // don't enable the interrupt. We'll generate the start, but we 
	  // avoid handling the interrupt until we're in the next transaction,
	  // at the point where we would normally issue the start.
	  TWCR = _BV(TWINT) | _BV(TWSTA)| _BV(TWEN) ;
    6d72:	84 ea       	ldi	r24, 0xA4	; 164
    6d74:	6e c0       	rjmp	.+220    	; 0x6e52 <__vector_24+0x2e4>
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    6d76:	85 ed       	ldi	r24, 0xD5	; 213
    6d78:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    6d7c:	80 91 bc 00 	lds	r24, 0x00BC
    6d80:	84 fd       	sbrc	r24, 4
    6d82:	fc cf       	rjmp	.-8      	; 0x6d7c <__vector_24+0x20e>
    6d84:	72 c0       	rjmp	.+228    	; 0x6e6a <__vector_24+0x2fc>
    case TW_SR_SLA_ACK:   // addressed, returned ack
    case TW_SR_GCALL_ACK: // addressed generally, returned ack
    case TW_SR_ARB_LOST_SLA_ACK:   // lost arbitration, returned ack
    case TW_SR_ARB_LOST_GCALL_ACK: // lost arbitration, returned ack
      // enter slave receiver mode
      twi_state = TWI_SRX;
    6d86:	83 e0       	ldi	r24, 0x03	; 3
    6d88:	80 93 45 04 	sts	0x0445, r24
      // indicate that rx buffer can be overwritten and ack
      twi_rxBufferIndex = 0;
    6d8c:	10 92 b1 04 	sts	0x04B1, r1
    6d90:	59 c0       	rjmp	.+178    	; 0x6e44 <__vector_24+0x2d6>
      twi_reply(1);
      break;
    case TW_SR_DATA_ACK:       // data received, returned ack
    case TW_SR_GCALL_DATA_ACK: // data received generally, returned ack
      // if there is still room in the rx buffer
      if(twi_rxBufferIndex < TWI_BUFFER_LENGTH){
    6d92:	80 91 b1 04 	lds	r24, 0x04B1
    6d96:	80 32       	cpi	r24, 0x20	; 32
    6d98:	08 f0       	brcs	.+2      	; 0x6d9c <__vector_24+0x22e>
    6d9a:	56 c0       	rjmp	.+172    	; 0x6e48 <__vector_24+0x2da>
        // put byte in buffer and ack
        twi_rxBuffer[twi_rxBufferIndex++] = TWDR;
    6d9c:	80 91 b1 04 	lds	r24, 0x04B1
    6da0:	90 91 bb 00 	lds	r25, 0x00BB
    6da4:	e8 2f       	mov	r30, r24
    6da6:	f0 e0       	ldi	r31, 0x00	; 0
    6da8:	ef 56       	subi	r30, 0x6F	; 111
    6daa:	fb 4f       	sbci	r31, 0xFB	; 251
    6dac:	90 83       	st	Z, r25
    6dae:	8f 5f       	subi	r24, 0xFF	; 255
    6db0:	80 93 b1 04 	sts	0x04B1, r24
    6db4:	47 c0       	rjmp	.+142    	; 0x6e44 <__vector_24+0x2d6>
        twi_reply(0);
      }
      break;
    case TW_SR_STOP: // stop or repeated start condition received
      // put a null char after data if there's room
      if(twi_rxBufferIndex < TWI_BUFFER_LENGTH){
    6db6:	80 91 b1 04 	lds	r24, 0x04B1
    6dba:	80 32       	cpi	r24, 0x20	; 32
    6dbc:	30 f4       	brcc	.+12     	; 0x6dca <__vector_24+0x25c>
        twi_rxBuffer[twi_rxBufferIndex] = '\0';
    6dbe:	e0 91 b1 04 	lds	r30, 0x04B1
    6dc2:	f0 e0       	ldi	r31, 0x00	; 0
    6dc4:	ef 56       	subi	r30, 0x6F	; 111
    6dc6:	fb 4f       	sbci	r31, 0xFB	; 251
    6dc8:	10 82       	st	Z, r1
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    6dca:	85 ed       	ldi	r24, 0xD5	; 213
    6dcc:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    6dd0:	80 91 bc 00 	lds	r24, 0x00BC
    6dd4:	84 fd       	sbrc	r24, 4
    6dd6:	fc cf       	rjmp	.-8      	; 0x6dd0 <__vector_24+0x262>
    continue;
  }

  // update twi state
  twi_state = TWI_READY;
    6dd8:	10 92 45 04 	sts	0x0445, r1
        twi_rxBuffer[twi_rxBufferIndex] = '\0';
      }
      // sends ack and stops interface for clock stretching
      twi_stop();
      // callback to user defined callback
      twi_onSlaveReceive(twi_rxBuffer, twi_rxBufferIndex);
    6ddc:	60 91 b1 04 	lds	r22, 0x04B1
    6de0:	e0 91 4b 04 	lds	r30, 0x044B
    6de4:	f0 91 4c 04 	lds	r31, 0x044C
    6de8:	81 e9       	ldi	r24, 0x91	; 145
    6dea:	94 e0       	ldi	r25, 0x04	; 4
    6dec:	70 e0       	ldi	r23, 0x00	; 0
    6dee:	09 95       	icall
      // since we submit rx buffer to "wire" library, we can reset it
      twi_rxBufferIndex = 0;
    6df0:	10 92 b1 04 	sts	0x04B1, r1
    6df4:	2d c0       	rjmp	.+90     	; 0x6e50 <__vector_24+0x2e2>
    
    // Slave Transmitter
    case TW_ST_SLA_ACK:          // addressed, returned ack
    case TW_ST_ARB_LOST_SLA_ACK: // arbitration lost, returned ack
      // enter slave transmitter mode
      twi_state = TWI_STX;
    6df6:	84 e0       	ldi	r24, 0x04	; 4
    6df8:	80 93 45 04 	sts	0x0445, r24
      // ready the tx buffer index for iteration
      twi_txBufferIndex = 0;
    6dfc:	10 92 8f 04 	sts	0x048F, r1
      // set tx buffer length to be zero, to verify if user changes it
      twi_txBufferLength = 0;
    6e00:	10 92 90 04 	sts	0x0490, r1
      // request for txBuffer to be filled and length to be set
      // note: user must call twi_transmit(bytes, length) to do this
      twi_onSlaveTransmit();
    6e04:	e0 91 49 04 	lds	r30, 0x0449
    6e08:	f0 91 4a 04 	lds	r31, 0x044A
    6e0c:	09 95       	icall
      // if they didn't change buffer & length, initialize it
      if(0 == twi_txBufferLength){
    6e0e:	80 91 90 04 	lds	r24, 0x0490
    6e12:	88 23       	and	r24, r24
    6e14:	29 f4       	brne	.+10     	; 0x6e20 <__vector_24+0x2b2>
        twi_txBufferLength = 1;
    6e16:	81 e0       	ldi	r24, 0x01	; 1
    6e18:	80 93 90 04 	sts	0x0490, r24
        twi_txBuffer[0] = 0x00;
    6e1c:	10 92 6f 04 	sts	0x046F, r1
      }
      // transmit first byte from buffer, fall
    case TW_ST_DATA_ACK: // byte sent, ack returned
      // copy data to output register
      TWDR = twi_txBuffer[twi_txBufferIndex++];
    6e20:	90 91 8f 04 	lds	r25, 0x048F
    6e24:	e9 2f       	mov	r30, r25
    6e26:	f0 e0       	ldi	r31, 0x00	; 0
    6e28:	e1 59       	subi	r30, 0x91	; 145
    6e2a:	fb 4f       	sbci	r31, 0xFB	; 251
    6e2c:	80 81       	ld	r24, Z
    6e2e:	80 93 bb 00 	sts	0x00BB, r24
    6e32:	9f 5f       	subi	r25, 0xFF	; 255
    6e34:	90 93 8f 04 	sts	0x048F, r25
      // if there is more to send, ack, otherwise nack
      if(twi_txBufferIndex < twi_txBufferLength){
    6e38:	90 91 8f 04 	lds	r25, 0x048F
    6e3c:	80 91 90 04 	lds	r24, 0x0490
    6e40:	98 17       	cp	r25, r24
    6e42:	10 f4       	brcc	.+4      	; 0x6e48 <__vector_24+0x2da>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
    6e44:	85 ec       	ldi	r24, 0xC5	; 197
    6e46:	01 c0       	rjmp	.+2      	; 0x6e4a <__vector_24+0x2dc>
  }else{
	  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT);
    6e48:	85 e8       	ldi	r24, 0x85	; 133
    6e4a:	80 93 bc 00 	sts	0x00BC, r24
    6e4e:	0f c0       	rjmp	.+30     	; 0x6e6e <__vector_24+0x300>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
    6e50:	85 ec       	ldi	r24, 0xC5	; 197
    6e52:	80 93 bc 00 	sts	0x00BC, r24
    6e56:	09 c0       	rjmp	.+18     	; 0x6e6a <__vector_24+0x2fc>

    // All
    case TW_NO_INFO:   // no state information
      break;
    case TW_BUS_ERROR: // bus error, illegal stop/start
      twi_error = TW_BUS_ERROR;
    6e58:	10 92 b2 04 	sts	0x04B2, r1
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    6e5c:	85 ed       	ldi	r24, 0xD5	; 213
    6e5e:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    6e62:	80 91 bc 00 	lds	r24, 0x00BC
    6e66:	84 fd       	sbrc	r24, 4
    6e68:	fc cf       	rjmp	.-8      	; 0x6e62 <__vector_24+0x2f4>
    continue;
  }

  // update twi state
  twi_state = TWI_READY;
    6e6a:	10 92 45 04 	sts	0x0445, r1
    case TW_BUS_ERROR: // bus error, illegal stop/start
      twi_error = TW_BUS_ERROR;
      twi_stop();
      break;
  }
}
    6e6e:	ff 91       	pop	r31
    6e70:	ef 91       	pop	r30
    6e72:	bf 91       	pop	r27
    6e74:	af 91       	pop	r26
    6e76:	9f 91       	pop	r25
    6e78:	8f 91       	pop	r24
    6e7a:	7f 91       	pop	r23
    6e7c:	6f 91       	pop	r22
    6e7e:	5f 91       	pop	r21
    6e80:	4f 91       	pop	r20
    6e82:	3f 91       	pop	r19
    6e84:	2f 91       	pop	r18
    6e86:	0f 90       	pop	r0
    6e88:	0f be       	out	0x3f, r0	; 63
    6e8a:	0f 90       	pop	r0
    6e8c:	1f 90       	pop	r1
    6e8e:	18 95       	reti

00006e90 <twi_init>:
 * Output   none
 */
void twi_init(void)
{
  // initialize state
  twi_state = TWI_READY;
    6e90:	10 92 45 04 	sts	0x0445, r1
  twi_sendStop = true;		// default value
    6e94:	81 e0       	ldi	r24, 0x01	; 1
    6e96:	80 93 47 04 	sts	0x0447, r24
  twi_inRepStart = false;
    6e9a:	10 92 48 04 	sts	0x0448, r1
  
  // activate internal pullups for twi.
  digitalWrite(SDA, 1);
    6e9e:	82 e1       	ldi	r24, 0x12	; 18
    6ea0:	61 e0       	ldi	r22, 0x01	; 1
    6ea2:	0e 94 c9 37 	call	0x6f92	; 0x6f92 <digitalWrite>
  digitalWrite(SCL, 1);
    6ea6:	83 e1       	ldi	r24, 0x13	; 19
    6ea8:	61 e0       	ldi	r22, 0x01	; 1
    6eaa:	0e 94 c9 37 	call	0x6f92	; 0x6f92 <digitalWrite>

  // initialize twi prescaler and bit rate
  cbi(TWSR, TWPS0);
    6eae:	e9 eb       	ldi	r30, 0xB9	; 185
    6eb0:	f0 e0       	ldi	r31, 0x00	; 0
    6eb2:	80 81       	ld	r24, Z
    6eb4:	8e 7f       	andi	r24, 0xFE	; 254
    6eb6:	80 83       	st	Z, r24
  cbi(TWSR, TWPS1);
    6eb8:	80 81       	ld	r24, Z
    6eba:	8d 7f       	andi	r24, 0xFD	; 253
    6ebc:	80 83       	st	Z, r24
  TWBR = ((F_CPU / TWI_FREQ) - 16) / 2;
    6ebe:	8d ef       	ldi	r24, 0xFD	; 253
    6ec0:	80 93 b8 00 	sts	0x00B8, r24
  SCL Frequency = CPU Clock Frequency / (16 + (2 * TWBR))
  note: TWBR should be 10 or higher for master mode
  It is 72 for a 16mhz Wiring board with 100kHz TWI */

  // enable twi module, acks, and twi interrupt
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA);
    6ec4:	85 e4       	ldi	r24, 0x45	; 69
    6ec6:	80 93 bc 00 	sts	0x00BC, r24
}
    6eca:	08 95       	ret

00006ecc <OTRadioLink::crc7_5B_update(unsigned char, unsigned char)>:
     * For 2 or 3 byte payloads this should have a Hamming distance of 4 and be within a factor of 2 of optimal error detection.
     * <p>
     * TODO: provide table-driven optimised alternative,
     *     eg see http://www.tty1.net/pycrc/index_en.html
     */
    uint8_t crc7_5B_update(uint8_t crc, const uint8_t datum)
    6ecc:	38 2f       	mov	r19, r24
    6ece:	70 e8       	ldi	r23, 0x80	; 128
    6ed0:	40 e0       	ldi	r20, 0x00	; 0
    6ed2:	50 e0       	ldi	r21, 0x00	; 0
        {
        for(uint8_t i = 0x80; i != 0; i >>= 1)
            {
            bool bit = (0 != (crc & 0x40));
            if(0 != (datum & i)) { bit = !bit; }
    6ed4:	e6 2f       	mov	r30, r22
    6ed6:	f0 e0       	ldi	r31, 0x00	; 0
    6ed8:	a1 e0       	ldi	r26, 0x01	; 1
            crc <<= 1;
            if(bit) { crc ^= 0x37; }
    6eda:	67 e3       	ldi	r22, 0x37	; 55
     */
    uint8_t crc7_5B_update(uint8_t crc, const uint8_t datum)
        {
        for(uint8_t i = 0x80; i != 0; i >>= 1)
            {
            bool bit = (0 != (crc & 0x40));
    6edc:	83 2f       	mov	r24, r19
    6ede:	90 e0       	ldi	r25, 0x00	; 0
    6ee0:	26 e0       	ldi	r18, 0x06	; 6
    6ee2:	96 95       	lsr	r25
    6ee4:	87 95       	ror	r24
    6ee6:	2a 95       	dec	r18
    6ee8:	e1 f7       	brne	.-8      	; 0x6ee2 <OTRadioLink::crc7_5B_update(unsigned char, unsigned char)+0x16>
    6eea:	28 2f       	mov	r18, r24
    6eec:	21 70       	andi	r18, 0x01	; 1
            if(0 != (datum & i)) { bit = !bit; }
    6eee:	87 2f       	mov	r24, r23
    6ef0:	90 e0       	ldi	r25, 0x00	; 0
    6ef2:	8e 23       	and	r24, r30
    6ef4:	9f 23       	and	r25, r31
    6ef6:	89 2b       	or	r24, r25
    6ef8:	09 f0       	breq	.+2      	; 0x6efc <OTRadioLink::crc7_5B_update(unsigned char, unsigned char)+0x30>
    6efa:	2a 27       	eor	r18, r26
            crc <<= 1;
    6efc:	33 0f       	add	r19, r19
            if(bit) { crc ^= 0x37; }
    6efe:	21 11       	cpse	r18, r1
    6f00:	36 27       	eor	r19, r22
     * TODO: provide table-driven optimised alternative,
     *     eg see http://www.tty1.net/pycrc/index_en.html
     */
    uint8_t crc7_5B_update(uint8_t crc, const uint8_t datum)
        {
        for(uint8_t i = 0x80; i != 0; i >>= 1)
    6f02:	76 95       	lsr	r23
    6f04:	4f 5f       	subi	r20, 0xFF	; 255
    6f06:	5f 4f       	sbci	r21, 0xFF	; 255
    6f08:	48 30       	cpi	r20, 0x08	; 8
    6f0a:	51 05       	cpc	r21, r1
    6f0c:	39 f7       	brne	.-50     	; 0x6edc <OTRadioLink::crc7_5B_update(unsigned char, unsigned char)+0x10>
            if(0 != (datum & i)) { bit = !bit; }
            crc <<= 1;
            if(bit) { crc ^= 0x37; }
            }
        return(crc & 0x7f);
        }
    6f0e:	83 2f       	mov	r24, r19
    6f10:	8f 77       	andi	r24, 0x7F	; 127
    6f12:	08 95       	ret

00006f14 <pinMode>:
#define ARDUINO_MAIN
#include "wiring_private.h"
#include "pins_arduino.h"

void pinMode(uint8_t pin, uint8_t mode)
{
    6f14:	cf 93       	push	r28
    6f16:	df 93       	push	r29
	uint8_t bit = digitalPinToBitMask(pin);
    6f18:	48 2f       	mov	r20, r24
    6f1a:	50 e0       	ldi	r21, 0x00	; 0
    6f1c:	ca 01       	movw	r24, r20
    6f1e:	84 52       	subi	r24, 0x24	; 36
    6f20:	9b 4f       	sbci	r25, 0xFB	; 251
    6f22:	fc 01       	movw	r30, r24
    6f24:	34 91       	lpm	r19, Z+
	uint8_t port = digitalPinToPort(pin);
    6f26:	48 53       	subi	r20, 0x38	; 56
    6f28:	5b 4f       	sbci	r21, 0xFB	; 251
    6f2a:	fa 01       	movw	r30, r20
    6f2c:	84 91       	lpm	r24, Z+
	volatile uint8_t *reg, *out;

	if (port == NOT_A_PIN) return;
    6f2e:	88 23       	and	r24, r24
    6f30:	69 f1       	breq	.+90     	; 0x6f8c <pinMode+0x78>

	// JWS: can I let the optimizer do this?
	reg = portModeRegister(port);
    6f32:	90 e0       	ldi	r25, 0x00	; 0
    6f34:	88 0f       	add	r24, r24
    6f36:	99 1f       	adc	r25, r25
    6f38:	fc 01       	movw	r30, r24
    6f3a:	e6 55       	subi	r30, 0x56	; 86
    6f3c:	fb 4f       	sbci	r31, 0xFB	; 251
    6f3e:	a5 91       	lpm	r26, Z+
    6f40:	b4 91       	lpm	r27, Z+
	out = portOutputRegister(port);
    6f42:	fc 01       	movw	r30, r24
    6f44:	ec 54       	subi	r30, 0x4C	; 76
    6f46:	fb 4f       	sbci	r31, 0xFB	; 251
    6f48:	c5 91       	lpm	r28, Z+
    6f4a:	d4 91       	lpm	r29, Z+

	if (mode == INPUT) { 
    6f4c:	66 23       	and	r22, r22
    6f4e:	51 f4       	brne	.+20     	; 0x6f64 <pinMode+0x50>
		uint8_t oldSREG = SREG;
    6f50:	2f b7       	in	r18, 0x3f	; 63
                cli();
    6f52:	f8 94       	cli
		*reg &= ~bit;
    6f54:	8c 91       	ld	r24, X
    6f56:	93 2f       	mov	r25, r19
    6f58:	90 95       	com	r25
    6f5a:	89 23       	and	r24, r25
    6f5c:	8c 93       	st	X, r24
		*out &= ~bit;
    6f5e:	88 81       	ld	r24, Y
    6f60:	89 23       	and	r24, r25
    6f62:	0b c0       	rjmp	.+22     	; 0x6f7a <pinMode+0x66>
		SREG = oldSREG;
	} else if (mode == INPUT_PULLUP) {
    6f64:	62 30       	cpi	r22, 0x02	; 2
    6f66:	61 f4       	brne	.+24     	; 0x6f80 <pinMode+0x6c>
		uint8_t oldSREG = SREG;
    6f68:	2f b7       	in	r18, 0x3f	; 63
                cli();
    6f6a:	f8 94       	cli
		*reg &= ~bit;
    6f6c:	8c 91       	ld	r24, X
    6f6e:	93 2f       	mov	r25, r19
    6f70:	90 95       	com	r25
    6f72:	89 23       	and	r24, r25
    6f74:	8c 93       	st	X, r24
		*out |= bit;
    6f76:	88 81       	ld	r24, Y
    6f78:	83 2b       	or	r24, r19
    6f7a:	88 83       	st	Y, r24
		SREG = oldSREG;
    6f7c:	2f bf       	out	0x3f, r18	; 63
    6f7e:	06 c0       	rjmp	.+12     	; 0x6f8c <pinMode+0x78>
	} else {
		uint8_t oldSREG = SREG;
    6f80:	9f b7       	in	r25, 0x3f	; 63
                cli();
    6f82:	f8 94       	cli
		*reg |= bit;
    6f84:	8c 91       	ld	r24, X
    6f86:	83 2b       	or	r24, r19
    6f88:	8c 93       	st	X, r24
		SREG = oldSREG;
    6f8a:	9f bf       	out	0x3f, r25	; 63
	}
}
    6f8c:	df 91       	pop	r29
    6f8e:	cf 91       	pop	r28
    6f90:	08 95       	ret

00006f92 <digitalWrite>:
	}
}

void digitalWrite(uint8_t pin, uint8_t val)
{
	uint8_t timer = digitalPinToTimer(pin);
    6f92:	48 2f       	mov	r20, r24
    6f94:	50 e0       	ldi	r21, 0x00	; 0
    6f96:	ca 01       	movw	r24, r20
    6f98:	80 51       	subi	r24, 0x10	; 16
    6f9a:	9b 4f       	sbci	r25, 0xFB	; 251
    6f9c:	fc 01       	movw	r30, r24
    6f9e:	24 91       	lpm	r18, Z+
	uint8_t bit = digitalPinToBitMask(pin);
    6fa0:	ca 01       	movw	r24, r20
    6fa2:	84 52       	subi	r24, 0x24	; 36
    6fa4:	9b 4f       	sbci	r25, 0xFB	; 251
    6fa6:	fc 01       	movw	r30, r24
    6fa8:	94 91       	lpm	r25, Z+
	uint8_t port = digitalPinToPort(pin);
    6faa:	48 53       	subi	r20, 0x38	; 56
    6fac:	5b 4f       	sbci	r21, 0xFB	; 251
    6fae:	fa 01       	movw	r30, r20
    6fb0:	34 91       	lpm	r19, Z+
	volatile uint8_t *out;

	if (port == NOT_A_PIN) return;
    6fb2:	33 23       	and	r19, r19
    6fb4:	09 f4       	brne	.+2      	; 0x6fb8 <digitalWrite+0x26>
    6fb6:	40 c0       	rjmp	.+128    	; 0x7038 <digitalWrite+0xa6>

	// If the pin that support PWM output, we need to turn it off
	// before doing a digital write.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
    6fb8:	22 23       	and	r18, r18
    6fba:	51 f1       	breq	.+84     	; 0x7010 <digitalWrite+0x7e>
//
//static inline void turnOffPWM(uint8_t timer) __attribute__ ((always_inline));
//static inline void turnOffPWM(uint8_t timer)
static void turnOffPWM(uint8_t timer)
{
	switch (timer)
    6fbc:	23 30       	cpi	r18, 0x03	; 3
    6fbe:	71 f0       	breq	.+28     	; 0x6fdc <digitalWrite+0x4a>
    6fc0:	24 30       	cpi	r18, 0x04	; 4
    6fc2:	28 f4       	brcc	.+10     	; 0x6fce <digitalWrite+0x3c>
    6fc4:	21 30       	cpi	r18, 0x01	; 1
    6fc6:	a1 f0       	breq	.+40     	; 0x6ff0 <digitalWrite+0x5e>
    6fc8:	22 30       	cpi	r18, 0x02	; 2
    6fca:	11 f5       	brne	.+68     	; 0x7010 <digitalWrite+0x7e>
    6fcc:	14 c0       	rjmp	.+40     	; 0x6ff6 <digitalWrite+0x64>
    6fce:	26 30       	cpi	r18, 0x06	; 6
    6fd0:	b1 f0       	breq	.+44     	; 0x6ffe <digitalWrite+0x6c>
    6fd2:	27 30       	cpi	r18, 0x07	; 7
    6fd4:	c1 f0       	breq	.+48     	; 0x7006 <digitalWrite+0x74>
    6fd6:	24 30       	cpi	r18, 0x04	; 4
    6fd8:	d9 f4       	brne	.+54     	; 0x7010 <digitalWrite+0x7e>
    6fda:	04 c0       	rjmp	.+8      	; 0x6fe4 <digitalWrite+0x52>
	{
		#if defined(TCCR1A) && defined(COM1A1)
		case TIMER1A:   cbi(TCCR1A, COM1A1);    break;
    6fdc:	80 91 80 00 	lds	r24, 0x0080
    6fe0:	8f 77       	andi	r24, 0x7F	; 127
    6fe2:	03 c0       	rjmp	.+6      	; 0x6fea <digitalWrite+0x58>
		#endif
		#if defined(TCCR1A) && defined(COM1B1)
		case TIMER1B:   cbi(TCCR1A, COM1B1);    break;
    6fe4:	80 91 80 00 	lds	r24, 0x0080
    6fe8:	8f 7d       	andi	r24, 0xDF	; 223
    6fea:	80 93 80 00 	sts	0x0080, r24
    6fee:	10 c0       	rjmp	.+32     	; 0x7010 <digitalWrite+0x7e>
		#if defined(TCCR2) && defined(COM21)
		case  TIMER2:   cbi(TCCR2, COM21);      break;
		#endif
		
		#if defined(TCCR0A) && defined(COM0A1)
		case  TIMER0A:  cbi(TCCR0A, COM0A1);    break;
    6ff0:	84 b5       	in	r24, 0x24	; 36
    6ff2:	8f 77       	andi	r24, 0x7F	; 127
    6ff4:	02 c0       	rjmp	.+4      	; 0x6ffa <digitalWrite+0x68>
		#endif
		
		#if defined(TIMER0B) && defined(COM0B1)
		case  TIMER0B:  cbi(TCCR0A, COM0B1);    break;
    6ff6:	84 b5       	in	r24, 0x24	; 36
    6ff8:	8f 7d       	andi	r24, 0xDF	; 223
    6ffa:	84 bd       	out	0x24, r24	; 36
    6ffc:	09 c0       	rjmp	.+18     	; 0x7010 <digitalWrite+0x7e>
		#endif
		#if defined(TCCR2A) && defined(COM2A1)
		case  TIMER2A:  cbi(TCCR2A, COM2A1);    break;
    6ffe:	80 91 b0 00 	lds	r24, 0x00B0
    7002:	8f 77       	andi	r24, 0x7F	; 127
    7004:	03 c0       	rjmp	.+6      	; 0x700c <digitalWrite+0x7a>
		#endif
		#if defined(TCCR2A) && defined(COM2B1)
		case  TIMER2B:  cbi(TCCR2A, COM2B1);    break;
    7006:	80 91 b0 00 	lds	r24, 0x00B0
    700a:	8f 7d       	andi	r24, 0xDF	; 223
    700c:	80 93 b0 00 	sts	0x00B0, r24

	// If the pin that support PWM output, we need to turn it off
	// before doing a digital write.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);

	out = portOutputRegister(port);
    7010:	e3 2f       	mov	r30, r19
    7012:	f0 e0       	ldi	r31, 0x00	; 0
    7014:	ee 0f       	add	r30, r30
    7016:	ff 1f       	adc	r31, r31
    7018:	ec 54       	subi	r30, 0x4C	; 76
    701a:	fb 4f       	sbci	r31, 0xFB	; 251
    701c:	a5 91       	lpm	r26, Z+
    701e:	b4 91       	lpm	r27, Z+

	uint8_t oldSREG = SREG;
    7020:	2f b7       	in	r18, 0x3f	; 63
	cli();
    7022:	f8 94       	cli

	if (val == LOW) {
    7024:	66 23       	and	r22, r22
    7026:	21 f4       	brne	.+8      	; 0x7030 <digitalWrite+0x9e>
		*out &= ~bit;
    7028:	8c 91       	ld	r24, X
    702a:	90 95       	com	r25
    702c:	89 23       	and	r24, r25
    702e:	02 c0       	rjmp	.+4      	; 0x7034 <digitalWrite+0xa2>
	} else {
		*out |= bit;
    7030:	8c 91       	ld	r24, X
    7032:	89 2b       	or	r24, r25
    7034:	8c 93       	st	X, r24
	}

	SREG = oldSREG;
    7036:	2f bf       	out	0x3f, r18	; 63
    7038:	08 95       	ret

0000703a <serialEvent()>:
#if !defined(USART_RX_vect) && !defined(USART0_RX_vect) && \
    !defined(USART_RXC_vect)
  #error "Don't know what the Data Received vector is called for the first UART"
#else
  void serialEvent() __attribute__((weak));
  void serialEvent() {}
    703a:	08 95       	ret

0000703c <__vector_18>:
  #define serialEvent_implemented
#if defined(USART_RX_vect)
  ISR(USART_RX_vect)
    703c:	1f 92       	push	r1
    703e:	0f 92       	push	r0
    7040:	0f b6       	in	r0, 0x3f	; 63
    7042:	0f 92       	push	r0
    7044:	11 24       	eor	r1, r1
    7046:	2f 93       	push	r18
    7048:	3f 93       	push	r19
    704a:	4f 93       	push	r20
    704c:	8f 93       	push	r24
    704e:	9f 93       	push	r25
    7050:	ef 93       	push	r30
    7052:	ff 93       	push	r31
#elif defined(USART_RXC_vect)
  ISR(USART_RXC_vect) // ATmega8
#endif
  {
  #if defined(UDR0)
    if (bit_is_clear(UCSR0A, UPE0)) {
    7054:	80 91 c0 00 	lds	r24, 0x00C0
    7058:	82 fd       	sbrc	r24, 2
    705a:	1d c0       	rjmp	.+58     	; 0x7096 <__vector_18+0x5a>
      unsigned char c = UDR0;
    705c:	40 91 c6 00 	lds	r20, 0x00C6
  ring_buffer tx_buffer3  =  { { 0 }, 0, 0 };
#endif

inline void store_char(unsigned char c, ring_buffer *buffer)
{
  int i = (unsigned int)(buffer->head + 1) % SERIAL_BUFFER_SIZE;
    7060:	20 91 f3 04 	lds	r18, 0x04F3
    7064:	30 91 f4 04 	lds	r19, 0x04F4

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if (i != buffer->tail) {
    7068:	2f 5f       	subi	r18, 0xFF	; 255
    706a:	3f 4f       	sbci	r19, 0xFF	; 255
    706c:	2f 73       	andi	r18, 0x3F	; 63
    706e:	30 70       	andi	r19, 0x00	; 0
    7070:	80 91 f5 04 	lds	r24, 0x04F5
    7074:	90 91 f6 04 	lds	r25, 0x04F6
    7078:	28 17       	cp	r18, r24
    707a:	39 07       	cpc	r19, r25
    707c:	71 f0       	breq	.+28     	; 0x709a <__vector_18+0x5e>
    buffer->buffer[buffer->head] = c;
    707e:	e0 91 f3 04 	lds	r30, 0x04F3
    7082:	f0 91 f4 04 	lds	r31, 0x04F4
    7086:	ed 54       	subi	r30, 0x4D	; 77
    7088:	fb 4f       	sbci	r31, 0xFB	; 251
    708a:	40 83       	st	Z, r20
    buffer->head = i;
    708c:	30 93 f4 04 	sts	0x04F4, r19
    7090:	20 93 f3 04 	sts	0x04F3, r18
    7094:	02 c0       	rjmp	.+4      	; 0x709a <__vector_18+0x5e>
  #if defined(UDR0)
    if (bit_is_clear(UCSR0A, UPE0)) {
      unsigned char c = UDR0;
      store_char(c, &rx_buffer);
    } else {
      unsigned char c = UDR0;
    7096:	80 91 c6 00 	lds	r24, 0x00C6
      unsigned char c = UDR;
    };
  #else
    #error UDR not defined
  #endif
  }
    709a:	ff 91       	pop	r31
    709c:	ef 91       	pop	r30
    709e:	9f 91       	pop	r25
    70a0:	8f 91       	pop	r24
    70a2:	4f 91       	pop	r20
    70a4:	3f 91       	pop	r19
    70a6:	2f 91       	pop	r18
    70a8:	0f 90       	pop	r0
    70aa:	0f be       	out	0x3f, r0	; 63
    70ac:	0f 90       	pop	r0
    70ae:	1f 90       	pop	r1
    70b0:	18 95       	reti

000070b2 <serialEventRun()>:
  _rx_buffer->head = _rx_buffer->tail;
}

int HardwareSerial::available(void)
{
  return (unsigned int)(SERIAL_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % SERIAL_BUFFER_SIZE;
    70b2:	e0 91 47 05 	lds	r30, 0x0547
    70b6:	f0 91 48 05 	lds	r31, 0x0548
    70ba:	e0 5c       	subi	r30, 0xC0	; 192
    70bc:	ff 4f       	sbci	r31, 0xFF	; 255
    70be:	81 91       	ld	r24, Z+
    70c0:	91 91       	ld	r25, Z+
    70c2:	20 81       	ld	r18, Z
    70c4:	31 81       	ldd	r19, Z+1	; 0x01
#endif

void serialEventRun(void)
{
#ifdef serialEvent_implemented
  if (Serial.available()) serialEvent();
    70c6:	82 1b       	sub	r24, r18
    70c8:	93 0b       	sbc	r25, r19
    70ca:	8f 73       	andi	r24, 0x3F	; 63
    70cc:	90 70       	andi	r25, 0x00	; 0
    70ce:	89 2b       	or	r24, r25
    70d0:	11 f0       	breq	.+4      	; 0x70d6 <serialEventRun()+0x24>
    70d2:	0e 94 1d 38 	call	0x703a	; 0x703a <serialEvent()>
    70d6:	08 95       	ret

000070d8 <__vector_19>:
#elif defined(UART_UDRE_vect)
ISR(UART_UDRE_vect)
#elif defined(USART0_UDRE_vect)
ISR(USART0_UDRE_vect)
#elif defined(USART_UDRE_vect)
ISR(USART_UDRE_vect)
    70d8:	1f 92       	push	r1
    70da:	0f 92       	push	r0
    70dc:	0f b6       	in	r0, 0x3f	; 63
    70de:	0f 92       	push	r0
    70e0:	11 24       	eor	r1, r1
    70e2:	2f 93       	push	r18
    70e4:	3f 93       	push	r19
    70e6:	8f 93       	push	r24
    70e8:	9f 93       	push	r25
    70ea:	ef 93       	push	r30
    70ec:	ff 93       	push	r31
#endif
{
  if (tx_buffer.head == tx_buffer.tail) {
    70ee:	20 91 37 05 	lds	r18, 0x0537
    70f2:	30 91 38 05 	lds	r19, 0x0538
    70f6:	80 91 39 05 	lds	r24, 0x0539
    70fa:	90 91 3a 05 	lds	r25, 0x053A
    70fe:	28 17       	cp	r18, r24
    7100:	39 07       	cpc	r19, r25
    7102:	31 f4       	brne	.+12     	; 0x7110 <__vector_19+0x38>
	// Buffer empty, so disable interrupts
#if defined(UCSR0B)
    cbi(UCSR0B, UDRIE0);
    7104:	80 91 c1 00 	lds	r24, 0x00C1
    7108:	8f 7d       	andi	r24, 0xDF	; 223
    710a:	80 93 c1 00 	sts	0x00C1, r24
    710e:	14 c0       	rjmp	.+40     	; 0x7138 <__vector_19+0x60>
    cbi(UCSRB, UDRIE);
#endif
  }
  else {
    // There is more data in the output buffer. Send the next byte
    unsigned char c = tx_buffer.buffer[tx_buffer.tail];
    7110:	e0 91 39 05 	lds	r30, 0x0539
    7114:	f0 91 3a 05 	lds	r31, 0x053A
    7118:	e9 50       	subi	r30, 0x09	; 9
    711a:	fb 4f       	sbci	r31, 0xFB	; 251
    711c:	20 81       	ld	r18, Z
    tx_buffer.tail = (tx_buffer.tail + 1) % SERIAL_BUFFER_SIZE;
    711e:	80 91 39 05 	lds	r24, 0x0539
    7122:	90 91 3a 05 	lds	r25, 0x053A
    7126:	01 96       	adiw	r24, 0x01	; 1
    7128:	8f 73       	andi	r24, 0x3F	; 63
    712a:	90 70       	andi	r25, 0x00	; 0
    712c:	90 93 3a 05 	sts	0x053A, r25
    7130:	80 93 39 05 	sts	0x0539, r24
	
  #if defined(UDR0)
    UDR0 = c;
    7134:	20 93 c6 00 	sts	0x00C6, r18
    UDR = c;
  #else
    #error UDR not defined
  #endif
  }
}
    7138:	ff 91       	pop	r31
    713a:	ef 91       	pop	r30
    713c:	9f 91       	pop	r25
    713e:	8f 91       	pop	r24
    7140:	3f 91       	pop	r19
    7142:	2f 91       	pop	r18
    7144:	0f 90       	pop	r0
    7146:	0f be       	out	0x3f, r0	; 63
    7148:	0f 90       	pop	r0
    714a:	1f 90       	pop	r1
    714c:	18 95       	reti

0000714e <HardwareSerial::begin(unsigned long)>:
  _u2x = u2x;
}

// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud)
    714e:	af 92       	push	r10
    7150:	bf 92       	push	r11
    7152:	df 92       	push	r13
    7154:	ef 92       	push	r14
    7156:	ff 92       	push	r15
    7158:	0f 93       	push	r16
    715a:	1f 93       	push	r17
    715c:	cf 93       	push	r28
    715e:	df 93       	push	r29
    7160:	ec 01       	movw	r28, r24
    7162:	7a 01       	movw	r14, r20
    7164:	8b 01       	movw	r16, r22
    7166:	dd 24       	eor	r13, r13
    7168:	d3 94       	inc	r13
#endif

try_again:
  
  if (use_u2x) {
    *_ucsra = 1 << _u2x;
    716a:	91 e0       	ldi	r25, 0x01	; 1
    716c:	a9 2e       	mov	r10, r25
    716e:	b1 2c       	mov	r11, r1
    7170:	ec 89       	ldd	r30, Y+20	; 0x14
    7172:	fd 89       	ldd	r31, Y+21	; 0x15
  }
#endif

try_again:
  
  if (use_u2x) {
    7174:	dd 20       	and	r13, r13
    7176:	69 f0       	breq	.+26     	; 0x7192 <HardwareSerial::begin(unsigned long)+0x44>
    *_ucsra = 1 << _u2x;
    7178:	c5 01       	movw	r24, r10
    717a:	08 a0       	ldd	r0, Y+32	; 0x20
    717c:	02 c0       	rjmp	.+4      	; 0x7182 <HardwareSerial::begin(unsigned long)+0x34>
    717e:	88 0f       	add	r24, r24
    7180:	99 1f       	adc	r25, r25
    7182:	0a 94       	dec	r0
    7184:	e2 f7       	brpl	.-8      	; 0x717e <HardwareSerial::begin(unsigned long)+0x30>
    7186:	80 83       	st	Z, r24
    baud_setting = (F_CPU / 4 / baud - 1) / 2;
    7188:	60 e9       	ldi	r22, 0x90	; 144
    718a:	70 ed       	ldi	r23, 0xD0	; 208
    718c:	83 e0       	ldi	r24, 0x03	; 3
    718e:	90 e0       	ldi	r25, 0x00	; 0
    7190:	05 c0       	rjmp	.+10     	; 0x719c <HardwareSerial::begin(unsigned long)+0x4e>
  } else {
    *_ucsra = 0;
    7192:	10 82       	st	Z, r1
    baud_setting = (F_CPU / 8 / baud - 1) / 2;
    7194:	68 e4       	ldi	r22, 0x48	; 72
    7196:	78 ee       	ldi	r23, 0xE8	; 232
    7198:	81 e0       	ldi	r24, 0x01	; 1
    719a:	90 e0       	ldi	r25, 0x00	; 0
    719c:	a8 01       	movw	r20, r16
    719e:	97 01       	movw	r18, r14
    71a0:	0e 94 8f 3d 	call	0x7b1e	; 0x7b1e <__udivmodsi4>
    71a4:	21 50       	subi	r18, 0x01	; 1
    71a6:	30 40       	sbci	r19, 0x00	; 0
    71a8:	40 40       	sbci	r20, 0x00	; 0
    71aa:	50 40       	sbci	r21, 0x00	; 0
    71ac:	56 95       	lsr	r21
    71ae:	47 95       	ror	r20
    71b0:	37 95       	ror	r19
    71b2:	27 95       	ror	r18
  }
  
  if ((baud_setting > 4095) && use_u2x)
    71b4:	80 e1       	ldi	r24, 0x10	; 16
    71b6:	20 30       	cpi	r18, 0x00	; 0
    71b8:	38 07       	cpc	r19, r24
    71ba:	20 f0       	brcs	.+8      	; 0x71c4 <HardwareSerial::begin(unsigned long)+0x76>
    71bc:	dd 20       	and	r13, r13
    71be:	11 f0       	breq	.+4      	; 0x71c4 <HardwareSerial::begin(unsigned long)+0x76>
    71c0:	dd 24       	eor	r13, r13
    71c2:	d6 cf       	rjmp	.-84     	; 0x7170 <HardwareSerial::begin(unsigned long)+0x22>
    use_u2x = false;
    goto try_again;
  }

  // assign the baud_setting, a.k.a. ubbr (USART Baud Rate Register)
  *_ubrrh = baud_setting >> 8;
    71c4:	e8 89       	ldd	r30, Y+16	; 0x10
    71c6:	f9 89       	ldd	r31, Y+17	; 0x11
    71c8:	30 83       	st	Z, r19
  *_ubrrl = baud_setting;
    71ca:	ea 89       	ldd	r30, Y+18	; 0x12
    71cc:	fb 89       	ldd	r31, Y+19	; 0x13
    71ce:	20 83       	st	Z, r18

  transmitting = false;
    71d0:	19 a2       	std	Y+33, r1	; 0x21

  sbi(*_ucsrb, _rxen);
    71d2:	ee 89       	ldd	r30, Y+22	; 0x16
    71d4:	ff 89       	ldd	r31, Y+23	; 0x17
    71d6:	40 81       	ld	r20, Z
    71d8:	21 e0       	ldi	r18, 0x01	; 1
    71da:	30 e0       	ldi	r19, 0x00	; 0
    71dc:	c9 01       	movw	r24, r18
    71de:	0c 8c       	ldd	r0, Y+28	; 0x1c
    71e0:	02 c0       	rjmp	.+4      	; 0x71e6 <HardwareSerial::begin(unsigned long)+0x98>
    71e2:	88 0f       	add	r24, r24
    71e4:	99 1f       	adc	r25, r25
    71e6:	0a 94       	dec	r0
    71e8:	e2 f7       	brpl	.-8      	; 0x71e2 <HardwareSerial::begin(unsigned long)+0x94>
    71ea:	48 2b       	or	r20, r24
    71ec:	40 83       	st	Z, r20
  sbi(*_ucsrb, _txen);
    71ee:	ee 89       	ldd	r30, Y+22	; 0x16
    71f0:	ff 89       	ldd	r31, Y+23	; 0x17
    71f2:	40 81       	ld	r20, Z
    71f4:	c9 01       	movw	r24, r18
    71f6:	0d 8c       	ldd	r0, Y+29	; 0x1d
    71f8:	02 c0       	rjmp	.+4      	; 0x71fe <HardwareSerial::begin(unsigned long)+0xb0>
    71fa:	88 0f       	add	r24, r24
    71fc:	99 1f       	adc	r25, r25
    71fe:	0a 94       	dec	r0
    7200:	e2 f7       	brpl	.-8      	; 0x71fa <HardwareSerial::begin(unsigned long)+0xac>
    7202:	48 2b       	or	r20, r24
    7204:	40 83       	st	Z, r20
  sbi(*_ucsrb, _rxcie);
    7206:	ee 89       	ldd	r30, Y+22	; 0x16
    7208:	ff 89       	ldd	r31, Y+23	; 0x17
    720a:	40 81       	ld	r20, Z
    720c:	c9 01       	movw	r24, r18
    720e:	0e 8c       	ldd	r0, Y+30	; 0x1e
    7210:	02 c0       	rjmp	.+4      	; 0x7216 <HardwareSerial::begin(unsigned long)+0xc8>
    7212:	88 0f       	add	r24, r24
    7214:	99 1f       	adc	r25, r25
    7216:	0a 94       	dec	r0
    7218:	e2 f7       	brpl	.-8      	; 0x7212 <HardwareSerial::begin(unsigned long)+0xc4>
    721a:	48 2b       	or	r20, r24
    721c:	40 83       	st	Z, r20
  cbi(*_ucsrb, _udrie);
    721e:	ee 89       	ldd	r30, Y+22	; 0x16
    7220:	ff 89       	ldd	r31, Y+23	; 0x17
    7222:	80 81       	ld	r24, Z
    7224:	0f 8c       	ldd	r0, Y+31	; 0x1f
    7226:	02 c0       	rjmp	.+4      	; 0x722c <HardwareSerial::begin(unsigned long)+0xde>
    7228:	22 0f       	add	r18, r18
    722a:	33 1f       	adc	r19, r19
    722c:	0a 94       	dec	r0
    722e:	e2 f7       	brpl	.-8      	; 0x7228 <HardwareSerial::begin(unsigned long)+0xda>
    7230:	20 95       	com	r18
    7232:	28 23       	and	r18, r24
    7234:	20 83       	st	Z, r18
}
    7236:	df 91       	pop	r29
    7238:	cf 91       	pop	r28
    723a:	1f 91       	pop	r17
    723c:	0f 91       	pop	r16
    723e:	ff 90       	pop	r15
    7240:	ef 90       	pop	r14
    7242:	df 90       	pop	r13
    7244:	bf 90       	pop	r11
    7246:	af 90       	pop	r10
    7248:	08 95       	ret

0000724a <HardwareSerial::end()>:
  sbi(*_ucsrb, _txen);
  sbi(*_ucsrb, _rxcie);
  cbi(*_ucsrb, _udrie);
}

void HardwareSerial::end()
    724a:	cf 93       	push	r28
    724c:	df 93       	push	r29
    724e:	dc 01       	movw	r26, r24
{
  // wait for transmission of outgoing data
  while (_tx_buffer->head != _tx_buffer->tail)
    7250:	1e 96       	adiw	r26, 0x0e	; 14
    7252:	8d 91       	ld	r24, X+
    7254:	9c 91       	ld	r25, X
    7256:	1f 97       	sbiw	r26, 0x0f	; 15
    7258:	ec 01       	movw	r28, r24
    725a:	c0 5c       	subi	r28, 0xC0	; 192
    725c:	df 4f       	sbci	r29, 0xFF	; 255
    725e:	fc 01       	movw	r30, r24
    7260:	ee 5b       	subi	r30, 0xBE	; 190
    7262:	ff 4f       	sbci	r31, 0xFF	; 255
    7264:	28 81       	ld	r18, Y
    7266:	39 81       	ldd	r19, Y+1	; 0x01
    7268:	80 81       	ld	r24, Z
    726a:	91 81       	ldd	r25, Z+1	; 0x01
    726c:	28 17       	cp	r18, r24
    726e:	39 07       	cpc	r19, r25
    7270:	c9 f7       	brne	.-14     	; 0x7264 <HardwareSerial::end()+0x1a>
    ;

  cbi(*_ucsrb, _rxen);
    7272:	56 96       	adiw	r26, 0x16	; 22
    7274:	ed 91       	ld	r30, X+
    7276:	fc 91       	ld	r31, X
    7278:	57 97       	sbiw	r26, 0x17	; 23
    727a:	40 81       	ld	r20, Z
    727c:	21 e0       	ldi	r18, 0x01	; 1
    727e:	30 e0       	ldi	r19, 0x00	; 0
    7280:	c9 01       	movw	r24, r18
    7282:	5c 96       	adiw	r26, 0x1c	; 28
    7284:	0c 90       	ld	r0, X
    7286:	5c 97       	sbiw	r26, 0x1c	; 28
    7288:	02 c0       	rjmp	.+4      	; 0x728e <HardwareSerial::end()+0x44>
    728a:	88 0f       	add	r24, r24
    728c:	99 1f       	adc	r25, r25
    728e:	0a 94       	dec	r0
    7290:	e2 f7       	brpl	.-8      	; 0x728a <HardwareSerial::end()+0x40>
    7292:	80 95       	com	r24
    7294:	84 23       	and	r24, r20
    7296:	80 83       	st	Z, r24
  cbi(*_ucsrb, _txen);
    7298:	56 96       	adiw	r26, 0x16	; 22
    729a:	ed 91       	ld	r30, X+
    729c:	fc 91       	ld	r31, X
    729e:	57 97       	sbiw	r26, 0x17	; 23
    72a0:	40 81       	ld	r20, Z
    72a2:	c9 01       	movw	r24, r18
    72a4:	5d 96       	adiw	r26, 0x1d	; 29
    72a6:	0c 90       	ld	r0, X
    72a8:	5d 97       	sbiw	r26, 0x1d	; 29
    72aa:	02 c0       	rjmp	.+4      	; 0x72b0 <HardwareSerial::end()+0x66>
    72ac:	88 0f       	add	r24, r24
    72ae:	99 1f       	adc	r25, r25
    72b0:	0a 94       	dec	r0
    72b2:	e2 f7       	brpl	.-8      	; 0x72ac <HardwareSerial::end()+0x62>
    72b4:	80 95       	com	r24
    72b6:	84 23       	and	r24, r20
    72b8:	80 83       	st	Z, r24
  cbi(*_ucsrb, _rxcie);  
    72ba:	56 96       	adiw	r26, 0x16	; 22
    72bc:	ed 91       	ld	r30, X+
    72be:	fc 91       	ld	r31, X
    72c0:	57 97       	sbiw	r26, 0x17	; 23
    72c2:	40 81       	ld	r20, Z
    72c4:	c9 01       	movw	r24, r18
    72c6:	5e 96       	adiw	r26, 0x1e	; 30
    72c8:	0c 90       	ld	r0, X
    72ca:	5e 97       	sbiw	r26, 0x1e	; 30
    72cc:	02 c0       	rjmp	.+4      	; 0x72d2 <HardwareSerial::end()+0x88>
    72ce:	88 0f       	add	r24, r24
    72d0:	99 1f       	adc	r25, r25
    72d2:	0a 94       	dec	r0
    72d4:	e2 f7       	brpl	.-8      	; 0x72ce <HardwareSerial::end()+0x84>
    72d6:	80 95       	com	r24
    72d8:	84 23       	and	r24, r20
    72da:	80 83       	st	Z, r24
  cbi(*_ucsrb, _udrie);
    72dc:	56 96       	adiw	r26, 0x16	; 22
    72de:	ed 91       	ld	r30, X+
    72e0:	fc 91       	ld	r31, X
    72e2:	57 97       	sbiw	r26, 0x17	; 23
    72e4:	80 81       	ld	r24, Z
    72e6:	5f 96       	adiw	r26, 0x1f	; 31
    72e8:	0c 90       	ld	r0, X
    72ea:	5f 97       	sbiw	r26, 0x1f	; 31
    72ec:	02 c0       	rjmp	.+4      	; 0x72f2 <HardwareSerial::end()+0xa8>
    72ee:	22 0f       	add	r18, r18
    72f0:	33 1f       	adc	r19, r19
    72f2:	0a 94       	dec	r0
    72f4:	e2 f7       	brpl	.-8      	; 0x72ee <HardwareSerial::end()+0xa4>
    72f6:	20 95       	com	r18
    72f8:	28 23       	and	r18, r24
    72fa:	20 83       	st	Z, r18
  
  // clear any received data
  _rx_buffer->head = _rx_buffer->tail;
    72fc:	1c 96       	adiw	r26, 0x0c	; 12
    72fe:	ed 91       	ld	r30, X+
    7300:	fc 91       	ld	r31, X
    7302:	1d 97       	sbiw	r26, 0x0d	; 13
    7304:	ee 5b       	subi	r30, 0xBE	; 190
    7306:	ff 4f       	sbci	r31, 0xFF	; 255
    7308:	80 81       	ld	r24, Z
    730a:	91 81       	ldd	r25, Z+1	; 0x01
    730c:	92 93       	st	-Z, r25
    730e:	82 93       	st	-Z, r24
}
    7310:	df 91       	pop	r29
    7312:	cf 91       	pop	r28
    7314:	08 95       	ret

00007316 <HardwareSerial::available()>:

int HardwareSerial::available(void)
{
  return (unsigned int)(SERIAL_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % SERIAL_BUFFER_SIZE;
    7316:	dc 01       	movw	r26, r24
    7318:	1c 96       	adiw	r26, 0x0c	; 12
    731a:	ed 91       	ld	r30, X+
    731c:	fc 91       	ld	r31, X
    731e:	1d 97       	sbiw	r26, 0x0d	; 13
    7320:	e0 5c       	subi	r30, 0xC0	; 192
    7322:	ff 4f       	sbci	r31, 0xFF	; 255
    7324:	21 91       	ld	r18, Z+
    7326:	31 91       	ld	r19, Z+
    7328:	80 81       	ld	r24, Z
    732a:	91 81       	ldd	r25, Z+1	; 0x01
    732c:	28 1b       	sub	r18, r24
    732e:	39 0b       	sbc	r19, r25
    7330:	2f 73       	andi	r18, 0x3F	; 63
    7332:	30 70       	andi	r19, 0x00	; 0
}
    7334:	c9 01       	movw	r24, r18
    7336:	08 95       	ret

00007338 <HardwareSerial::peek()>:

int HardwareSerial::peek(void)
{
  if (_rx_buffer->head == _rx_buffer->tail) {
    7338:	dc 01       	movw	r26, r24
    733a:	1c 96       	adiw	r26, 0x0c	; 12
    733c:	ed 91       	ld	r30, X+
    733e:	fc 91       	ld	r31, X
    7340:	1d 97       	sbiw	r26, 0x0d	; 13
    7342:	e0 5c       	subi	r30, 0xC0	; 192
    7344:	ff 4f       	sbci	r31, 0xFF	; 255
    7346:	20 81       	ld	r18, Z
    7348:	31 81       	ldd	r19, Z+1	; 0x01
    734a:	e0 54       	subi	r30, 0x40	; 64
    734c:	f0 40       	sbci	r31, 0x00	; 0
    734e:	df 01       	movw	r26, r30
    7350:	ae 5b       	subi	r26, 0xBE	; 190
    7352:	bf 4f       	sbci	r27, 0xFF	; 255
    7354:	8d 91       	ld	r24, X+
    7356:	9c 91       	ld	r25, X
    7358:	11 97       	sbiw	r26, 0x01	; 1
    735a:	28 17       	cp	r18, r24
    735c:	39 07       	cpc	r19, r25
    735e:	19 f4       	brne	.+6      	; 0x7366 <HardwareSerial::peek()+0x2e>
    7360:	2f ef       	ldi	r18, 0xFF	; 255
    7362:	3f ef       	ldi	r19, 0xFF	; 255
    7364:	07 c0       	rjmp	.+14     	; 0x7374 <HardwareSerial::peek()+0x3c>
    return -1;
  } else {
    return _rx_buffer->buffer[_rx_buffer->tail];
    7366:	8d 91       	ld	r24, X+
    7368:	9c 91       	ld	r25, X
    736a:	e8 0f       	add	r30, r24
    736c:	f9 1f       	adc	r31, r25
    736e:	80 81       	ld	r24, Z
    7370:	28 2f       	mov	r18, r24
    7372:	30 e0       	ldi	r19, 0x00	; 0
  }
}
    7374:	c9 01       	movw	r24, r18
    7376:	08 95       	ret

00007378 <HardwareSerial::read()>:

int HardwareSerial::read(void)
{
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer->head == _rx_buffer->tail) {
    7378:	dc 01       	movw	r26, r24
    737a:	1c 96       	adiw	r26, 0x0c	; 12
    737c:	ed 91       	ld	r30, X+
    737e:	fc 91       	ld	r31, X
    7380:	1d 97       	sbiw	r26, 0x0d	; 13
    7382:	e0 5c       	subi	r30, 0xC0	; 192
    7384:	ff 4f       	sbci	r31, 0xFF	; 255
    7386:	20 81       	ld	r18, Z
    7388:	31 81       	ldd	r19, Z+1	; 0x01
    738a:	e0 54       	subi	r30, 0x40	; 64
    738c:	f0 40       	sbci	r31, 0x00	; 0
    738e:	df 01       	movw	r26, r30
    7390:	ae 5b       	subi	r26, 0xBE	; 190
    7392:	bf 4f       	sbci	r27, 0xFF	; 255
    7394:	8d 91       	ld	r24, X+
    7396:	9c 91       	ld	r25, X
    7398:	11 97       	sbiw	r26, 0x01	; 1
    739a:	28 17       	cp	r18, r24
    739c:	39 07       	cpc	r19, r25
    739e:	19 f4       	brne	.+6      	; 0x73a6 <HardwareSerial::read()+0x2e>
    73a0:	2f ef       	ldi	r18, 0xFF	; 255
    73a2:	3f ef       	ldi	r19, 0xFF	; 255
    73a4:	10 c0       	rjmp	.+32     	; 0x73c6 <HardwareSerial::read()+0x4e>
    return -1;
  } else {
    unsigned char c = _rx_buffer->buffer[_rx_buffer->tail];
    73a6:	8d 91       	ld	r24, X+
    73a8:	9c 91       	ld	r25, X
    73aa:	11 97       	sbiw	r26, 0x01	; 1
    73ac:	e8 0f       	add	r30, r24
    73ae:	f9 1f       	adc	r31, r25
    73b0:	20 81       	ld	r18, Z
    _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % SERIAL_BUFFER_SIZE;
    73b2:	8d 91       	ld	r24, X+
    73b4:	9c 91       	ld	r25, X
    73b6:	11 97       	sbiw	r26, 0x01	; 1
    73b8:	01 96       	adiw	r24, 0x01	; 1
    73ba:	8f 73       	andi	r24, 0x3F	; 63
    73bc:	90 70       	andi	r25, 0x00	; 0
    73be:	11 96       	adiw	r26, 0x01	; 1
    73c0:	9c 93       	st	X, r25
    73c2:	8e 93       	st	-X, r24
    return c;
    73c4:	30 e0       	ldi	r19, 0x00	; 0
  }
}
    73c6:	c9 01       	movw	r24, r18
    73c8:	08 95       	ret

000073ca <HardwareSerial::flush()>:

void HardwareSerial::flush()
    73ca:	dc 01       	movw	r26, r24
{
  // UDR is kept full while the buffer is not empty, so TXC triggers when EMPTY && SENT
  while (transmitting && ! (*_ucsra & _BV(TXC0)));
    73cc:	91 96       	adiw	r26, 0x21	; 33
    73ce:	8c 91       	ld	r24, X
    73d0:	91 97       	sbiw	r26, 0x21	; 33
    73d2:	88 23       	and	r24, r24
    73d4:	39 f0       	breq	.+14     	; 0x73e4 <HardwareSerial::flush()+0x1a>
    73d6:	54 96       	adiw	r26, 0x14	; 20
    73d8:	ed 91       	ld	r30, X+
    73da:	fc 91       	ld	r31, X
    73dc:	55 97       	sbiw	r26, 0x15	; 21
    73de:	80 81       	ld	r24, Z
    73e0:	86 ff       	sbrs	r24, 6
    73e2:	f9 cf       	rjmp	.-14     	; 0x73d6 <HardwareSerial::flush()+0xc>
  transmitting = false;
    73e4:	91 96       	adiw	r26, 0x21	; 33
    73e6:	1c 92       	st	X, r1
}
    73e8:	08 95       	ret

000073ea <HardwareSerial::write(unsigned char)>:

size_t HardwareSerial::write(uint8_t c)
    73ea:	cf 93       	push	r28
    73ec:	df 93       	push	r29
    73ee:	ec 01       	movw	r28, r24
{
  int i = (_tx_buffer->head + 1) % SERIAL_BUFFER_SIZE;
    73f0:	ee 85       	ldd	r30, Y+14	; 0x0e
    73f2:	ff 85       	ldd	r31, Y+15	; 0x0f
    73f4:	e0 5c       	subi	r30, 0xC0	; 192
    73f6:	ff 4f       	sbci	r31, 0xFF	; 255
    73f8:	20 81       	ld	r18, Z
    73fa:	31 81       	ldd	r19, Z+1	; 0x01
    73fc:	e0 54       	subi	r30, 0x40	; 64
    73fe:	f0 40       	sbci	r31, 0x00	; 0
    7400:	2f 5f       	subi	r18, 0xFF	; 255
    7402:	3f 4f       	sbci	r19, 0xFF	; 255
    7404:	2f 73       	andi	r18, 0x3F	; 63
    7406:	30 70       	andi	r19, 0x00	; 0
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  // ???: return 0 here instead?
  while (i == _tx_buffer->tail)
    7408:	df 01       	movw	r26, r30
    740a:	ae 5b       	subi	r26, 0xBE	; 190
    740c:	bf 4f       	sbci	r27, 0xFF	; 255
    740e:	8d 91       	ld	r24, X+
    7410:	9c 91       	ld	r25, X
    7412:	11 97       	sbiw	r26, 0x01	; 1
    7414:	28 17       	cp	r18, r24
    7416:	39 07       	cpc	r19, r25
    7418:	d1 f3       	breq	.-12     	; 0x740e <HardwareSerial::write(unsigned char)+0x24>
    ;
	
  _tx_buffer->buffer[_tx_buffer->head] = c;
    741a:	e0 5c       	subi	r30, 0xC0	; 192
    741c:	ff 4f       	sbci	r31, 0xFF	; 255
    741e:	80 81       	ld	r24, Z
    7420:	91 81       	ldd	r25, Z+1	; 0x01
    7422:	e0 54       	subi	r30, 0x40	; 64
    7424:	f0 40       	sbci	r31, 0x00	; 0
    7426:	e8 0f       	add	r30, r24
    7428:	f9 1f       	adc	r31, r25
    742a:	60 83       	st	Z, r22
  _tx_buffer->head = i;
    742c:	ee 85       	ldd	r30, Y+14	; 0x0e
    742e:	ff 85       	ldd	r31, Y+15	; 0x0f
    7430:	e0 5c       	subi	r30, 0xC0	; 192
    7432:	ff 4f       	sbci	r31, 0xFF	; 255
    7434:	31 83       	std	Z+1, r19	; 0x01
    7436:	20 83       	st	Z, r18
	
  sbi(*_ucsrb, _udrie);
    7438:	ee 89       	ldd	r30, Y+22	; 0x16
    743a:	ff 89       	ldd	r31, Y+23	; 0x17
    743c:	20 81       	ld	r18, Z
    743e:	81 e0       	ldi	r24, 0x01	; 1
    7440:	90 e0       	ldi	r25, 0x00	; 0
    7442:	0f 8c       	ldd	r0, Y+31	; 0x1f
    7444:	02 c0       	rjmp	.+4      	; 0x744a <HardwareSerial::write(unsigned char)+0x60>
    7446:	88 0f       	add	r24, r24
    7448:	99 1f       	adc	r25, r25
    744a:	0a 94       	dec	r0
    744c:	e2 f7       	brpl	.-8      	; 0x7446 <HardwareSerial::write(unsigned char)+0x5c>
    744e:	28 2b       	or	r18, r24
    7450:	20 83       	st	Z, r18
  // clear the TXC bit -- "can be cleared by writing a one to its bit location"
  transmitting = true;
    7452:	81 e0       	ldi	r24, 0x01	; 1
    7454:	89 a3       	std	Y+33, r24	; 0x21
  sbi(*_ucsra, TXC0);
    7456:	ec 89       	ldd	r30, Y+20	; 0x14
    7458:	fd 89       	ldd	r31, Y+21	; 0x15
    745a:	80 81       	ld	r24, Z
    745c:	80 64       	ori	r24, 0x40	; 64
    745e:	80 83       	st	Z, r24
  
  return 1;
}
    7460:	81 e0       	ldi	r24, 0x01	; 1
    7462:	90 e0       	ldi	r25, 0x00	; 0
    7464:	df 91       	pop	r29
    7466:	cf 91       	pop	r28
    7468:	08 95       	ret

0000746a <global constructors keyed to rx_buffer>:
  public:
    Print() : write_error(0) {}
    746a:	10 92 3e 05 	sts	0x053E, r1
    746e:	10 92 3d 05 	sts	0x053D, r1
    7472:	88 ee       	ldi	r24, 0xE8	; 232
    7474:	93 e0       	ldi	r25, 0x03	; 3
    7476:	a0 e0       	ldi	r26, 0x00	; 0
    7478:	b0 e0       	ldi	r27, 0x00	; 0
    747a:	80 93 3f 05 	sts	0x053F, r24
    747e:	90 93 40 05 	sts	0x0540, r25
    7482:	a0 93 41 05 	sts	0x0541, r26
    7486:	b0 93 42 05 	sts	0x0542, r27

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *ucsrc, volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
    748a:	8c e1       	ldi	r24, 0x1C	; 28
    748c:	92 e0       	ldi	r25, 0x02	; 2
    748e:	90 93 3c 05 	sts	0x053C, r25
    7492:	80 93 3b 05 	sts	0x053B, r24
{
  _rx_buffer = rx_buffer;
    7496:	83 eb       	ldi	r24, 0xB3	; 179
    7498:	94 e0       	ldi	r25, 0x04	; 4
    749a:	90 93 48 05 	sts	0x0548, r25
    749e:	80 93 47 05 	sts	0x0547, r24
  _tx_buffer = tx_buffer;
    74a2:	87 ef       	ldi	r24, 0xF7	; 247
    74a4:	94 e0       	ldi	r25, 0x04	; 4
    74a6:	90 93 4a 05 	sts	0x054A, r25
    74aa:	80 93 49 05 	sts	0x0549, r24
  _ubrrh = ubrrh;
    74ae:	85 ec       	ldi	r24, 0xC5	; 197
    74b0:	90 e0       	ldi	r25, 0x00	; 0
    74b2:	90 93 4c 05 	sts	0x054C, r25
    74b6:	80 93 4b 05 	sts	0x054B, r24
  _ubrrl = ubrrl;
    74ba:	84 ec       	ldi	r24, 0xC4	; 196
    74bc:	90 e0       	ldi	r25, 0x00	; 0
    74be:	90 93 4e 05 	sts	0x054E, r25
    74c2:	80 93 4d 05 	sts	0x054D, r24
  _ucsra = ucsra;
    74c6:	80 ec       	ldi	r24, 0xC0	; 192
    74c8:	90 e0       	ldi	r25, 0x00	; 0
    74ca:	90 93 50 05 	sts	0x0550, r25
    74ce:	80 93 4f 05 	sts	0x054F, r24
  _ucsrb = ucsrb;
    74d2:	81 ec       	ldi	r24, 0xC1	; 193
    74d4:	90 e0       	ldi	r25, 0x00	; 0
    74d6:	90 93 52 05 	sts	0x0552, r25
    74da:	80 93 51 05 	sts	0x0551, r24
  _ucsrc = ucsrc;
    74de:	82 ec       	ldi	r24, 0xC2	; 194
    74e0:	90 e0       	ldi	r25, 0x00	; 0
    74e2:	90 93 54 05 	sts	0x0554, r25
    74e6:	80 93 53 05 	sts	0x0553, r24
  _udr = udr;
    74ea:	86 ec       	ldi	r24, 0xC6	; 198
    74ec:	90 e0       	ldi	r25, 0x00	; 0
    74ee:	90 93 56 05 	sts	0x0556, r25
    74f2:	80 93 55 05 	sts	0x0555, r24
  _rxen = rxen;
    74f6:	84 e0       	ldi	r24, 0x04	; 4
    74f8:	80 93 57 05 	sts	0x0557, r24
  _txen = txen;
    74fc:	83 e0       	ldi	r24, 0x03	; 3
    74fe:	80 93 58 05 	sts	0x0558, r24
  _rxcie = rxcie;
    7502:	87 e0       	ldi	r24, 0x07	; 7
    7504:	80 93 59 05 	sts	0x0559, r24
  _udrie = udrie;
    7508:	85 e0       	ldi	r24, 0x05	; 5
    750a:	80 93 5a 05 	sts	0x055A, r24
  _u2x = u2x;
    750e:	81 e0       	ldi	r24, 0x01	; 1
    7510:	80 93 5b 05 	sts	0x055B, r24
// Preinstantiate Objects //////////////////////////////////////////////////////

#if defined(UBRRH) && defined(UBRRL)
  HardwareSerial Serial(&rx_buffer, &tx_buffer, &UBRRH, &UBRRL, &UCSRA, &UCSRB, &UCSRC, &UDR, RXEN, TXEN, RXCIE, UDRIE, U2X);
#elif defined(UBRR0H) && defined(UBRR0L)
  HardwareSerial Serial(&rx_buffer, &tx_buffer, &UBRR0H, &UBRR0L, &UCSR0A, &UCSR0B, &UCSR0C, &UDR0, RXEN0, TXEN0, RXCIE0, UDRIE0, U2X0);
    7514:	08 95       	ret

00007516 <main>:
#include <Arduino.h>

int main(void)
    7516:	cf 93       	push	r28
    7518:	df 93       	push	r29
{
	init();
    751a:	0e 94 8d 3c 	call	0x791a	; 0x791a <init>

#if defined(USBCON)
	USBDevice.attach();
#endif
	
	setup();
    751e:	0e 94 bc 30 	call	0x6178	; 0x6178 <setup>
    
	for (;;) {
		loop();
		if (serialEventRun) serialEventRun();
    7522:	c9 e5       	ldi	r28, 0x59	; 89
    7524:	d8 e3       	ldi	r29, 0x38	; 56
#endif
	
	setup();
    
	for (;;) {
		loop();
    7526:	0e 94 95 2f 	call	0x5f2a	; 0x5f2a <loop>
		if (serialEventRun) serialEventRun();
    752a:	20 97       	sbiw	r28, 0x00	; 0
    752c:	e1 f3       	breq	.-8      	; 0x7526 <main+0x10>
    752e:	0e 94 59 38 	call	0x70b2	; 0x70b2 <serialEventRun()>
    7532:	f9 cf       	rjmp	.-14     	; 0x7526 <main+0x10>

00007534 <__cxa_guard_acquire>:
void operator delete[](void * ptr)
{
  free(ptr);
}

int __cxa_guard_acquire(__guard *g) {return !*(char *)(g);};
    7534:	fc 01       	movw	r30, r24
    7536:	20 e0       	ldi	r18, 0x00	; 0
    7538:	30 e0       	ldi	r19, 0x00	; 0
    753a:	80 81       	ld	r24, Z
    753c:	88 23       	and	r24, r24
    753e:	11 f4       	brne	.+4      	; 0x7544 <__cxa_guard_acquire+0x10>
    7540:	21 e0       	ldi	r18, 0x01	; 1
    7542:	30 e0       	ldi	r19, 0x00	; 0
    7544:	c9 01       	movw	r24, r18
    7546:	08 95       	ret

00007548 <__cxa_guard_release>:
void __cxa_guard_release (__guard *g) {*(char *)g = 1;};
    7548:	fc 01       	movw	r30, r24
    754a:	81 e0       	ldi	r24, 0x01	; 1
    754c:	80 83       	st	Z, r24
    754e:	08 95       	ret

00007550 <Print::write(unsigned char const*, unsigned int)>:
#include "Print.h"

// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
    7550:	cf 92       	push	r12
    7552:	df 92       	push	r13
    7554:	ef 92       	push	r14
    7556:	ff 92       	push	r15
    7558:	0f 93       	push	r16
    755a:	1f 93       	push	r17
    755c:	cf 93       	push	r28
    755e:	df 93       	push	r29
    7560:	7c 01       	movw	r14, r24
    7562:	6b 01       	movw	r12, r22
    7564:	8a 01       	movw	r16, r20
    7566:	c0 e0       	ldi	r28, 0x00	; 0
    7568:	d0 e0       	ldi	r29, 0x00	; 0
    756a:	0f c0       	rjmp	.+30     	; 0x758a <Print::write(unsigned char const*, unsigned int)+0x3a>
{
  size_t n = 0;
  while (size--) {
    n += write(*buffer++);
    756c:	d6 01       	movw	r26, r12
    756e:	6d 91       	ld	r22, X+
    7570:	6d 01       	movw	r12, r26
    7572:	d7 01       	movw	r26, r14
    7574:	ed 91       	ld	r30, X+
    7576:	fc 91       	ld	r31, X
    7578:	01 90       	ld	r0, Z+
    757a:	f0 81       	ld	r31, Z
    757c:	e0 2d       	mov	r30, r0
    757e:	c7 01       	movw	r24, r14
    7580:	09 95       	icall
    7582:	c8 0f       	add	r28, r24
    7584:	d9 1f       	adc	r29, r25
    7586:	01 50       	subi	r16, 0x01	; 1
    7588:	10 40       	sbci	r17, 0x00	; 0

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
  size_t n = 0;
  while (size--) {
    758a:	01 15       	cp	r16, r1
    758c:	11 05       	cpc	r17, r1
    758e:	71 f7       	brne	.-36     	; 0x756c <Print::write(unsigned char const*, unsigned int)+0x1c>
    n += write(*buffer++);
  }
  return n;
}
    7590:	ce 01       	movw	r24, r28
    7592:	df 91       	pop	r29
    7594:	cf 91       	pop	r28
    7596:	1f 91       	pop	r17
    7598:	0f 91       	pop	r16
    759a:	ff 90       	pop	r15
    759c:	ef 90       	pop	r14
    759e:	df 90       	pop	r13
    75a0:	cf 90       	pop	r12
    75a2:	08 95       	ret

000075a4 <Print::print(__FlashStringHelper const*)>:

size_t Print::print(const __FlashStringHelper *ifsh)
    75a4:	ef 92       	push	r14
    75a6:	ff 92       	push	r15
    75a8:	0f 93       	push	r16
    75aa:	1f 93       	push	r17
    75ac:	cf 93       	push	r28
    75ae:	df 93       	push	r29
    75b0:	7c 01       	movw	r14, r24
{
  const char PROGMEM *p = (const char PROGMEM *)ifsh;
    75b2:	8b 01       	movw	r16, r22
    75b4:	c0 e0       	ldi	r28, 0x00	; 0
    75b6:	d0 e0       	ldi	r29, 0x00	; 0
    75b8:	f8 01       	movw	r30, r16
  size_t n = 0;
  while (1) {
    unsigned char c = pgm_read_byte(p++);
    75ba:	0f 5f       	subi	r16, 0xFF	; 255
    75bc:	1f 4f       	sbci	r17, 0xFF	; 255
    75be:	64 91       	lpm	r22, Z+
    if (c == 0) break;
    75c0:	66 23       	and	r22, r22
    75c2:	59 f0       	breq	.+22     	; 0x75da <Print::print(__FlashStringHelper const*)+0x36>
    n += write(c);
    75c4:	d7 01       	movw	r26, r14
    75c6:	ed 91       	ld	r30, X+
    75c8:	fc 91       	ld	r31, X
    75ca:	01 90       	ld	r0, Z+
    75cc:	f0 81       	ld	r31, Z
    75ce:	e0 2d       	mov	r30, r0
    75d0:	c7 01       	movw	r24, r14
    75d2:	09 95       	icall
    75d4:	c8 0f       	add	r28, r24
    75d6:	d9 1f       	adc	r29, r25
    75d8:	ef cf       	rjmp	.-34     	; 0x75b8 <Print::print(__FlashStringHelper const*)+0x14>
  }
  return n;
}
    75da:	ce 01       	movw	r24, r28
    75dc:	df 91       	pop	r29
    75de:	cf 91       	pop	r28
    75e0:	1f 91       	pop	r17
    75e2:	0f 91       	pop	r16
    75e4:	ff 90       	pop	r15
    75e6:	ef 90       	pop	r14
    75e8:	08 95       	ret

000075ea <Print::print(char)>:
size_t Print::print(const char str[])
{
  return write(str);
}

size_t Print::print(char c)
    75ea:	dc 01       	movw	r26, r24
{
  return write(c);
    75ec:	ed 91       	ld	r30, X+
    75ee:	fc 91       	ld	r31, X
    75f0:	01 90       	ld	r0, Z+
    75f2:	f0 81       	ld	r31, Z
    75f4:	e0 2d       	mov	r30, r0
    75f6:	09 95       	icall
}
    75f8:	08 95       	ret

000075fa <Print::println()>:
size_t Print::print(const Printable& x)
{
  return x.printTo(*this);
}

size_t Print::println(void)
    75fa:	ef 92       	push	r14
    75fc:	ff 92       	push	r15
    75fe:	0f 93       	push	r16
    7600:	1f 93       	push	r17
    7602:	8c 01       	movw	r16, r24
  return write(str);
}

size_t Print::print(char c)
{
  return write(c);
    7604:	dc 01       	movw	r26, r24
    7606:	ed 91       	ld	r30, X+
    7608:	fc 91       	ld	r31, X
    760a:	01 90       	ld	r0, Z+
    760c:	f0 81       	ld	r31, Z
    760e:	e0 2d       	mov	r30, r0
    7610:	6d e0       	ldi	r22, 0x0D	; 13
    7612:	09 95       	icall
    7614:	7c 01       	movw	r14, r24
size_t Print::println(void)
{
  size_t n = print('\r');
  n += print('\n');
  return n;
}
    7616:	d8 01       	movw	r26, r16
    7618:	ed 91       	ld	r30, X+
    761a:	fc 91       	ld	r31, X
    761c:	01 90       	ld	r0, Z+
    761e:	f0 81       	ld	r31, Z
    7620:	e0 2d       	mov	r30, r0
    7622:	c8 01       	movw	r24, r16
    7624:	6a e0       	ldi	r22, 0x0A	; 10
    7626:	09 95       	icall
    7628:	9c 01       	movw	r18, r24
    762a:	2e 0d       	add	r18, r14
    762c:	3f 1d       	adc	r19, r15
    762e:	c9 01       	movw	r24, r18
    7630:	1f 91       	pop	r17
    7632:	0f 91       	pop	r16
    7634:	ff 90       	pop	r15
    7636:	ef 90       	pop	r14
    7638:	08 95       	ret

0000763a <Print::println(__FlashStringHelper const*)>:
size_t Print::print(double n, int digits)
{
  return printFloat(n, digits);
}

size_t Print::println(const __FlashStringHelper *ifsh)
    763a:	ef 92       	push	r14
    763c:	ff 92       	push	r15
    763e:	0f 93       	push	r16
    7640:	1f 93       	push	r17
    7642:	7c 01       	movw	r14, r24
{
  size_t n = print(ifsh);
    7644:	0e 94 d2 3a 	call	0x75a4	; 0x75a4 <Print::print(__FlashStringHelper const*)>
    7648:	8c 01       	movw	r16, r24
  n += println();
    764a:	c7 01       	movw	r24, r14
    764c:	0e 94 fd 3a 	call	0x75fa	; 0x75fa <Print::println()>
    7650:	9c 01       	movw	r18, r24
    7652:	20 0f       	add	r18, r16
    7654:	31 1f       	adc	r19, r17
  return n;
}
    7656:	c9 01       	movw	r24, r18
    7658:	1f 91       	pop	r17
    765a:	0f 91       	pop	r16
    765c:	ff 90       	pop	r15
    765e:	ef 90       	pop	r14
    7660:	08 95       	ret

00007662 <Print::write(char const*)>:
  
    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }
  
    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
    7662:	cf 93       	push	r28
    7664:	df 93       	push	r29
    7666:	ec 01       	movw	r28, r24
      if (str == NULL) return 0;
    7668:	61 15       	cp	r22, r1
    766a:	71 05       	cpc	r23, r1
    766c:	19 f4       	brne	.+6      	; 0x7674 <Print::write(char const*)+0x12>
    766e:	20 e0       	ldi	r18, 0x00	; 0
    7670:	30 e0       	ldi	r19, 0x00	; 0
    7672:	0f c0       	rjmp	.+30     	; 0x7692 <Print::write(char const*)+0x30>
      return write((const uint8_t *)str, strlen(str));
    7674:	db 01       	movw	r26, r22
    7676:	0d 90       	ld	r0, X+
    7678:	00 20       	and	r0, r0
    767a:	e9 f7       	brne	.-6      	; 0x7676 <Print::write(char const*)+0x14>
    767c:	11 97       	sbiw	r26, 0x01	; 1
    767e:	a6 1b       	sub	r26, r22
    7680:	b7 0b       	sbc	r27, r23
    7682:	e8 81       	ld	r30, Y
    7684:	f9 81       	ldd	r31, Y+1	; 0x01
    7686:	02 80       	ldd	r0, Z+2	; 0x02
    7688:	f3 81       	ldd	r31, Z+3	; 0x03
    768a:	e0 2d       	mov	r30, r0
    768c:	ad 01       	movw	r20, r26
    768e:	09 95       	icall
    7690:	9c 01       	movw	r18, r24
    }
    7692:	c9 01       	movw	r24, r18
    7694:	df 91       	pop	r29
    7696:	cf 91       	pop	r28
    7698:	08 95       	ret

0000769a <Print::printNumber(unsigned long, unsigned char)>:
  return n;
}

// Private Methods /////////////////////////////////////////////////////////////

size_t Print::printNumber(unsigned long n, uint8_t base) {
    769a:	4f 92       	push	r4
    769c:	5f 92       	push	r5
    769e:	7f 92       	push	r7
    76a0:	8f 92       	push	r8
    76a2:	9f 92       	push	r9
    76a4:	af 92       	push	r10
    76a6:	bf 92       	push	r11
    76a8:	cf 92       	push	r12
    76aa:	df 92       	push	r13
    76ac:	ef 92       	push	r14
    76ae:	ff 92       	push	r15
    76b0:	0f 93       	push	r16
    76b2:	1f 93       	push	r17
    76b4:	df 93       	push	r29
    76b6:	cf 93       	push	r28
    76b8:	cd b7       	in	r28, 0x3d	; 61
    76ba:	de b7       	in	r29, 0x3e	; 62
    76bc:	a1 97       	sbiw	r28, 0x21	; 33
    76be:	0f b6       	in	r0, 0x3f	; 63
    76c0:	f8 94       	cli
    76c2:	de bf       	out	0x3e, r29	; 62
    76c4:	0f be       	out	0x3f, r0	; 63
    76c6:	cd bf       	out	0x3d, r28	; 61
    76c8:	2c 01       	movw	r4, r24
    76ca:	74 2e       	mov	r7, r20
    76cc:	cb 01       	movw	r24, r22
  char *str = &buf[sizeof(buf) - 1];

  *str = '\0';

  // prevent crash if called with base == 1
  if (base < 2) base = 10;
    76ce:	22 30       	cpi	r18, 0x02	; 2
    76d0:	08 f4       	brcc	.+2      	; 0x76d4 <Print::printNumber(unsigned long, unsigned char)+0x3a>
    76d2:	2a e0       	ldi	r18, 0x0A	; 10

size_t Print::printNumber(unsigned long n, uint8_t base) {
  char buf[8 * sizeof(long) + 1]; // Assumes 8-bit chars plus zero byte.
  char *str = &buf[sizeof(buf) - 1];

  *str = '\0';
    76d4:	19 a2       	std	Y+33, r1	; 0x21
    76d6:	31 e2       	ldi	r19, 0x21	; 33
    76d8:	c3 2e       	mov	r12, r19
    76da:	d1 2c       	mov	r13, r1
    76dc:	cc 0e       	add	r12, r28
    76de:	dd 1e       	adc	r13, r29
  // prevent crash if called with base == 1
  if (base < 2) base = 10;

  do {
    unsigned long m = n;
    n /= base;
    76e0:	82 2e       	mov	r8, r18
    76e2:	99 24       	eor	r9, r9
    76e4:	aa 24       	eor	r10, r10
    76e6:	bb 24       	eor	r11, r11
    76e8:	67 2d       	mov	r22, r7
    76ea:	75 2f       	mov	r23, r21
    76ec:	a5 01       	movw	r20, r10
    76ee:	94 01       	movw	r18, r8
    76f0:	0e 94 8f 3d 	call	0x7b1e	; 0x7b1e <__udivmodsi4>
    76f4:	79 01       	movw	r14, r18
    76f6:	8a 01       	movw	r16, r20
    char c = m - base * n;
    76f8:	c8 01       	movw	r24, r16
    76fa:	b7 01       	movw	r22, r14
    76fc:	a5 01       	movw	r20, r10
    76fe:	94 01       	movw	r18, r8
    7700:	0e 94 49 3d 	call	0x7a92	; 0x7a92 <__mulsi3>
    7704:	47 2d       	mov	r20, r7
    7706:	46 1b       	sub	r20, r22
    *--str = c < 10 ? c + '0' : c + 'A' - 10;
    7708:	08 94       	sec
    770a:	c1 08       	sbc	r12, r1
    770c:	d1 08       	sbc	r13, r1
    770e:	4a 30       	cpi	r20, 0x0A	; 10
    7710:	14 f4       	brge	.+4      	; 0x7716 <Print::printNumber(unsigned long, unsigned char)+0x7c>
    7712:	40 5d       	subi	r20, 0xD0	; 208
    7714:	01 c0       	rjmp	.+2      	; 0x7718 <Print::printNumber(unsigned long, unsigned char)+0x7e>
    7716:	49 5c       	subi	r20, 0xC9	; 201
    7718:	f6 01       	movw	r30, r12
    771a:	40 83       	st	Z, r20
  *str = '\0';

  // prevent crash if called with base == 1
  if (base < 2) base = 10;

  do {
    771c:	e1 14       	cp	r14, r1
    771e:	f1 04       	cpc	r15, r1
    7720:	01 05       	cpc	r16, r1
    7722:	11 05       	cpc	r17, r1
    7724:	21 f0       	breq	.+8      	; 0x772e <Print::printNumber(unsigned long, unsigned char)+0x94>
    7726:	7e 2c       	mov	r7, r14
    7728:	5f 2d       	mov	r21, r15
    772a:	c8 01       	movw	r24, r16
    772c:	dd cf       	rjmp	.-70     	; 0x76e8 <Print::printNumber(unsigned long, unsigned char)+0x4e>
    n /= base;
    char c = m - base * n;
    *--str = c < 10 ? c + '0' : c + 'A' - 10;
  } while(n);

  return write(str);
    772e:	c2 01       	movw	r24, r4
    7730:	b6 01       	movw	r22, r12
    7732:	0e 94 31 3b 	call	0x7662	; 0x7662 <Print::write(char const*)>
}
    7736:	a1 96       	adiw	r28, 0x21	; 33
    7738:	0f b6       	in	r0, 0x3f	; 63
    773a:	f8 94       	cli
    773c:	de bf       	out	0x3e, r29	; 62
    773e:	0f be       	out	0x3f, r0	; 63
    7740:	cd bf       	out	0x3d, r28	; 61
    7742:	cf 91       	pop	r28
    7744:	df 91       	pop	r29
    7746:	1f 91       	pop	r17
    7748:	0f 91       	pop	r16
    774a:	ff 90       	pop	r15
    774c:	ef 90       	pop	r14
    774e:	df 90       	pop	r13
    7750:	cf 90       	pop	r12
    7752:	bf 90       	pop	r11
    7754:	af 90       	pop	r10
    7756:	9f 90       	pop	r9
    7758:	8f 90       	pop	r8
    775a:	7f 90       	pop	r7
    775c:	5f 90       	pop	r5
    775e:	4f 90       	pop	r4
    7760:	08 95       	ret

00007762 <Print::print(unsigned long, int)>:
  } else {
    return printNumber(n, base);
  }
}

size_t Print::print(unsigned long n, int base)
    7762:	dc 01       	movw	r26, r24
{
  if (base == 0) return write(n);
    7764:	21 15       	cp	r18, r1
    7766:	31 05       	cpc	r19, r1
    7768:	41 f4       	brne	.+16     	; 0x777a <Print::print(unsigned long, int)+0x18>
    776a:	ed 91       	ld	r30, X+
    776c:	fc 91       	ld	r31, X
    776e:	01 90       	ld	r0, Z+
    7770:	f0 81       	ld	r31, Z
    7772:	e0 2d       	mov	r30, r0
    7774:	64 2f       	mov	r22, r20
    7776:	09 95       	icall
    7778:	08 95       	ret
  else return printNumber(n, base);
    777a:	0e 94 4d 3b 	call	0x769a	; 0x769a <Print::printNumber(unsigned long, unsigned char)>
}
    777e:	08 95       	ret

00007780 <Print::print(unsigned int, int)>:
size_t Print::print(int n, int base)
{
  return print((long) n, base);
}

size_t Print::print(unsigned int n, int base)
    7780:	ef 92       	push	r14
    7782:	ff 92       	push	r15
    7784:	0f 93       	push	r16
    7786:	1f 93       	push	r17
    7788:	9a 01       	movw	r18, r20
{
  return print((unsigned long) n, base);
    778a:	7b 01       	movw	r14, r22
    778c:	00 e0       	ldi	r16, 0x00	; 0
    778e:	10 e0       	ldi	r17, 0x00	; 0
    7790:	b8 01       	movw	r22, r16
    7792:	a7 01       	movw	r20, r14
    7794:	0e 94 b1 3b 	call	0x7762	; 0x7762 <Print::print(unsigned long, int)>
}
    7798:	1f 91       	pop	r17
    779a:	0f 91       	pop	r16
    779c:	ff 90       	pop	r15
    779e:	ef 90       	pop	r14
    77a0:	08 95       	ret

000077a2 <Print::print(unsigned char, int)>:
size_t Print::print(char c)
{
  return write(c);
}

size_t Print::print(unsigned char b, int base)
    77a2:	ef 92       	push	r14
    77a4:	ff 92       	push	r15
    77a6:	0f 93       	push	r16
    77a8:	1f 93       	push	r17
    77aa:	9a 01       	movw	r18, r20
{
  return print((unsigned long) b, base);
    77ac:	e6 2e       	mov	r14, r22
    77ae:	ff 24       	eor	r15, r15
    77b0:	00 e0       	ldi	r16, 0x00	; 0
    77b2:	10 e0       	ldi	r17, 0x00	; 0
    77b4:	b8 01       	movw	r22, r16
    77b6:	a7 01       	movw	r20, r14
    77b8:	0e 94 b1 3b 	call	0x7762	; 0x7762 <Print::print(unsigned long, int)>
}
    77bc:	1f 91       	pop	r17
    77be:	0f 91       	pop	r16
    77c0:	ff 90       	pop	r15
    77c2:	ef 90       	pop	r14
    77c4:	08 95       	ret

000077c6 <Print::print(long, int)>:
size_t Print::print(unsigned int n, int base)
{
  return print((unsigned long) n, base);
}

size_t Print::print(long n, int base)
    77c6:	cf 92       	push	r12
    77c8:	df 92       	push	r13
    77ca:	ef 92       	push	r14
    77cc:	ff 92       	push	r15
    77ce:	0f 93       	push	r16
    77d0:	1f 93       	push	r17
    77d2:	cf 93       	push	r28
    77d4:	df 93       	push	r29
    77d6:	ec 01       	movw	r28, r24
    77d8:	6a 01       	movw	r12, r20
    77da:	7b 01       	movw	r14, r22
{
  if (base == 0) {
    77dc:	21 15       	cp	r18, r1
    77de:	31 05       	cpc	r19, r1
    77e0:	41 f4       	brne	.+16     	; 0x77f2 <Print::print(long, int)+0x2c>
    return write(n);
    77e2:	e8 81       	ld	r30, Y
    77e4:	f9 81       	ldd	r31, Y+1	; 0x01
    77e6:	01 90       	ld	r0, Z+
    77e8:	f0 81       	ld	r31, Z
    77ea:	e0 2d       	mov	r30, r0
    77ec:	64 2f       	mov	r22, r20
    77ee:	09 95       	icall
    77f0:	1f c0       	rjmp	.+62     	; 0x7830 <Print::print(long, int)+0x6a>
  } else if (base == 10) {
    77f2:	2a 30       	cpi	r18, 0x0A	; 10
    77f4:	31 05       	cpc	r19, r1
    77f6:	d1 f4       	brne	.+52     	; 0x782c <Print::print(long, int)+0x66>
    if (n < 0) {
    77f8:	77 ff       	sbrs	r23, 7
    77fa:	17 c0       	rjmp	.+46     	; 0x782a <Print::print(long, int)+0x64>
  return write(str);
}

size_t Print::print(char c)
{
  return write(c);
    77fc:	e8 81       	ld	r30, Y
    77fe:	f9 81       	ldd	r31, Y+1	; 0x01
    7800:	01 90       	ld	r0, Z+
    7802:	f0 81       	ld	r31, Z
    7804:	e0 2d       	mov	r30, r0
    7806:	6d e2       	ldi	r22, 0x2D	; 45
    7808:	09 95       	icall
    780a:	8c 01       	movw	r16, r24
    return write(n);
  } else if (base == 10) {
    if (n < 0) {
      int t = print('-');
      n = -n;
      return printNumber(n, 10) + t;
    780c:	44 27       	eor	r20, r20
    780e:	55 27       	eor	r21, r21
    7810:	ba 01       	movw	r22, r20
    7812:	4c 19       	sub	r20, r12
    7814:	5d 09       	sbc	r21, r13
    7816:	6e 09       	sbc	r22, r14
    7818:	7f 09       	sbc	r23, r15
    781a:	ce 01       	movw	r24, r28
    781c:	2a e0       	ldi	r18, 0x0A	; 10
    781e:	0e 94 4d 3b 	call	0x769a	; 0x769a <Print::printNumber(unsigned long, unsigned char)>
    7822:	98 01       	movw	r18, r16
    7824:	28 0f       	add	r18, r24
    7826:	39 1f       	adc	r19, r25
    7828:	04 c0       	rjmp	.+8      	; 0x7832 <Print::print(long, int)+0x6c>
    }
    return printNumber(n, 10);
    782a:	2a e0       	ldi	r18, 0x0A	; 10
  } else {
    return printNumber(n, base);
    782c:	0e 94 4d 3b 	call	0x769a	; 0x769a <Print::printNumber(unsigned long, unsigned char)>
    7830:	9c 01       	movw	r18, r24
  }
}
    7832:	c9 01       	movw	r24, r18
    7834:	df 91       	pop	r29
    7836:	cf 91       	pop	r28
    7838:	1f 91       	pop	r17
    783a:	0f 91       	pop	r16
    783c:	ff 90       	pop	r15
    783e:	ef 90       	pop	r14
    7840:	df 90       	pop	r13
    7842:	cf 90       	pop	r12
    7844:	08 95       	ret

00007846 <Print::print(int, int)>:
size_t Print::print(unsigned char b, int base)
{
  return print((unsigned long) b, base);
}

size_t Print::print(int n, int base)
    7846:	ef 92       	push	r14
    7848:	ff 92       	push	r15
    784a:	0f 93       	push	r16
    784c:	1f 93       	push	r17
    784e:	7b 01       	movw	r14, r22
    7850:	9a 01       	movw	r18, r20
{
  return print((long) n, base);
    7852:	00 27       	eor	r16, r16
    7854:	f7 fc       	sbrc	r15, 7
    7856:	00 95       	com	r16
    7858:	10 2f       	mov	r17, r16
    785a:	b8 01       	movw	r22, r16
    785c:	a7 01       	movw	r20, r14
    785e:	0e 94 e3 3b 	call	0x77c6	; 0x77c6 <Print::print(long, int)>
}
    7862:	1f 91       	pop	r17
    7864:	0f 91       	pop	r16
    7866:	ff 90       	pop	r15
    7868:	ef 90       	pop	r14
    786a:	08 95       	ret

0000786c <Print::print(char const*)>:
  return n;
}

size_t Print::print(const char str[])
{
  return write(str);
    786c:	0e 94 31 3b 	call	0x7662	; 0x7662 <Print::write(char const*)>
}
    7870:	08 95       	ret

00007872 <__vector_16>:
#if defined(__AVR_ATtiny24__) || defined(__AVR_ATtiny44__) || defined(__AVR_ATtiny84__)
ISR(TIM0_OVF_vect)
#else
ISR(TIMER0_OVF_vect)
#endif
{
    7872:	1f 92       	push	r1
    7874:	0f 92       	push	r0
    7876:	0f b6       	in	r0, 0x3f	; 63
    7878:	0f 92       	push	r0
    787a:	11 24       	eor	r1, r1
    787c:	2f 93       	push	r18
    787e:	3f 93       	push	r19
    7880:	4f 93       	push	r20
    7882:	5f 93       	push	r21
    7884:	6f 93       	push	r22
    7886:	7f 93       	push	r23
    7888:	8f 93       	push	r24
    788a:	9f 93       	push	r25
    788c:	af 93       	push	r26
    788e:	bf 93       	push	r27
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
    7890:	20 91 61 05 	lds	r18, 0x0561
    7894:	30 91 62 05 	lds	r19, 0x0562
    7898:	40 91 63 05 	lds	r20, 0x0563
    789c:	50 91 64 05 	lds	r21, 0x0564
	unsigned char f = timer0_fract;
    78a0:	70 91 65 05 	lds	r23, 0x0565

	m += MILLIS_INC;
    78a4:	da 01       	movw	r26, r20
    78a6:	c9 01       	movw	r24, r18
    78a8:	40 96       	adiw	r24, 0x10	; 16
    78aa:	a1 1d       	adc	r26, r1
    78ac:	b1 1d       	adc	r27, r1
	f += FRACT_INC;
    78ae:	67 2f       	mov	r22, r23
    78b0:	60 5d       	subi	r22, 0xD0	; 208
	if (f >= FRACT_MAX) {
    78b2:	6d 37       	cpi	r22, 0x7D	; 125
    78b4:	30 f0       	brcs	.+12     	; 0x78c2 <__vector_16+0x50>
		f -= FRACT_MAX;
    78b6:	6d 57       	subi	r22, 0x7D	; 125
		m += 1;
    78b8:	da 01       	movw	r26, r20
    78ba:	c9 01       	movw	r24, r18
    78bc:	41 96       	adiw	r24, 0x11	; 17
    78be:	a1 1d       	adc	r26, r1
    78c0:	b1 1d       	adc	r27, r1
	}

	timer0_fract = f;
    78c2:	60 93 65 05 	sts	0x0565, r22
	timer0_millis = m;
    78c6:	80 93 61 05 	sts	0x0561, r24
    78ca:	90 93 62 05 	sts	0x0562, r25
    78ce:	a0 93 63 05 	sts	0x0563, r26
    78d2:	b0 93 64 05 	sts	0x0564, r27
	timer0_overflow_count++;
    78d6:	80 91 5d 05 	lds	r24, 0x055D
    78da:	90 91 5e 05 	lds	r25, 0x055E
    78de:	a0 91 5f 05 	lds	r26, 0x055F
    78e2:	b0 91 60 05 	lds	r27, 0x0560
    78e6:	01 96       	adiw	r24, 0x01	; 1
    78e8:	a1 1d       	adc	r26, r1
    78ea:	b1 1d       	adc	r27, r1
    78ec:	80 93 5d 05 	sts	0x055D, r24
    78f0:	90 93 5e 05 	sts	0x055E, r25
    78f4:	a0 93 5f 05 	sts	0x055F, r26
    78f8:	b0 93 60 05 	sts	0x0560, r27
}
    78fc:	bf 91       	pop	r27
    78fe:	af 91       	pop	r26
    7900:	9f 91       	pop	r25
    7902:	8f 91       	pop	r24
    7904:	7f 91       	pop	r23
    7906:	6f 91       	pop	r22
    7908:	5f 91       	pop	r21
    790a:	4f 91       	pop	r20
    790c:	3f 91       	pop	r19
    790e:	2f 91       	pop	r18
    7910:	0f 90       	pop	r0
    7912:	0f be       	out	0x3f, r0	; 63
    7914:	0f 90       	pop	r0
    7916:	1f 90       	pop	r1
    7918:	18 95       	reti

0000791a <init>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
    791a:	78 94       	sei
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
    791c:	84 b5       	in	r24, 0x24	; 36
    791e:	82 60       	ori	r24, 0x02	; 2
    7920:	84 bd       	out	0x24, r24	; 36
	sbi(TCCR0A, WGM00);
    7922:	84 b5       	in	r24, 0x24	; 36
    7924:	81 60       	ori	r24, 0x01	; 1
    7926:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
    7928:	85 b5       	in	r24, 0x25	; 37
    792a:	82 60       	ori	r24, 0x02	; 2
    792c:	85 bd       	out	0x25, r24	; 37
	sbi(TCCR0B, CS00);
    792e:	85 b5       	in	r24, 0x25	; 37
    7930:	81 60       	ori	r24, 0x01	; 1
    7932:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
    7934:	ee e6       	ldi	r30, 0x6E	; 110
    7936:	f0 e0       	ldi	r31, 0x00	; 0
    7938:	80 81       	ld	r24, Z
    793a:	81 60       	ori	r24, 0x01	; 1
    793c:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
    793e:	e1 e8       	ldi	r30, 0x81	; 129
    7940:	f0 e0       	ldi	r31, 0x00	; 0
    7942:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
    7944:	80 81       	ld	r24, Z
    7946:	82 60       	ori	r24, 0x02	; 2
    7948:	80 83       	st	Z, r24
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
    794a:	e0 e8       	ldi	r30, 0x80	; 128
    794c:	f0 e0       	ldi	r31, 0x00	; 0
    794e:	80 81       	ld	r24, Z
    7950:	81 60       	ori	r24, 0x01	; 1
    7952:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
    7954:	e1 eb       	ldi	r30, 0xB1	; 177
    7956:	f0 e0       	ldi	r31, 0x00	; 0
    7958:	80 81       	ld	r24, Z
    795a:	84 60       	ori	r24, 0x04	; 4
    795c:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
    795e:	e0 eb       	ldi	r30, 0xB0	; 176
    7960:	f0 e0       	ldi	r31, 0x00	; 0
    7962:	80 81       	ld	r24, Z
    7964:	81 60       	ori	r24, 0x01	; 1
    7966:	80 83       	st	Z, r24
#if defined(ADCSRA)
	// set a2d prescale factor to 128
	// 16 MHz / 128 = 125 KHz, inside the desired 50-200 KHz range.
	// XXX: this will not work properly for other clock speeds, and
	// this code should use F_CPU to determine the prescale factor.
	sbi(ADCSRA, ADPS2);
    7968:	ea e7       	ldi	r30, 0x7A	; 122
    796a:	f0 e0       	ldi	r31, 0x00	; 0
    796c:	80 81       	ld	r24, Z
    796e:	84 60       	ori	r24, 0x04	; 4
    7970:	80 83       	st	Z, r24
	sbi(ADCSRA, ADPS1);
    7972:	80 81       	ld	r24, Z
    7974:	82 60       	ori	r24, 0x02	; 2
    7976:	80 83       	st	Z, r24
	sbi(ADCSRA, ADPS0);
    7978:	80 81       	ld	r24, Z
    797a:	81 60       	ori	r24, 0x01	; 1
    797c:	80 83       	st	Z, r24

	// enable a2d conversions
	sbi(ADCSRA, ADEN);
    797e:	80 81       	ld	r24, Z
    7980:	80 68       	ori	r24, 0x80	; 128
    7982:	80 83       	st	Z, r24
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
#elif defined(UCSR0B)
	UCSR0B = 0;
    7984:	10 92 c1 00 	sts	0x00C1, r1
#endif
}
    7988:	08 95       	ret

0000798a <__floatunsisf>:
    798a:	e8 94       	clt
    798c:	09 c0       	rjmp	.+18     	; 0x79a0 <__floatsisf+0x12>

0000798e <__floatsisf>:
    798e:	97 fb       	bst	r25, 7
    7990:	3e f4       	brtc	.+14     	; 0x79a0 <__floatsisf+0x12>
    7992:	90 95       	com	r25
    7994:	80 95       	com	r24
    7996:	70 95       	com	r23
    7998:	61 95       	neg	r22
    799a:	7f 4f       	sbci	r23, 0xFF	; 255
    799c:	8f 4f       	sbci	r24, 0xFF	; 255
    799e:	9f 4f       	sbci	r25, 0xFF	; 255
    79a0:	99 23       	and	r25, r25
    79a2:	a9 f0       	breq	.+42     	; 0x79ce <__floatsisf+0x40>
    79a4:	f9 2f       	mov	r31, r25
    79a6:	96 e9       	ldi	r25, 0x96	; 150
    79a8:	bb 27       	eor	r27, r27
    79aa:	93 95       	inc	r25
    79ac:	f6 95       	lsr	r31
    79ae:	87 95       	ror	r24
    79b0:	77 95       	ror	r23
    79b2:	67 95       	ror	r22
    79b4:	b7 95       	ror	r27
    79b6:	f1 11       	cpse	r31, r1
    79b8:	f8 cf       	rjmp	.-16     	; 0x79aa <__floatsisf+0x1c>
    79ba:	fa f4       	brpl	.+62     	; 0x79fa <__floatsisf+0x6c>
    79bc:	bb 0f       	add	r27, r27
    79be:	11 f4       	brne	.+4      	; 0x79c4 <__floatsisf+0x36>
    79c0:	60 ff       	sbrs	r22, 0
    79c2:	1b c0       	rjmp	.+54     	; 0x79fa <__floatsisf+0x6c>
    79c4:	6f 5f       	subi	r22, 0xFF	; 255
    79c6:	7f 4f       	sbci	r23, 0xFF	; 255
    79c8:	8f 4f       	sbci	r24, 0xFF	; 255
    79ca:	9f 4f       	sbci	r25, 0xFF	; 255
    79cc:	16 c0       	rjmp	.+44     	; 0x79fa <__floatsisf+0x6c>
    79ce:	88 23       	and	r24, r24
    79d0:	11 f0       	breq	.+4      	; 0x79d6 <__floatsisf+0x48>
    79d2:	96 e9       	ldi	r25, 0x96	; 150
    79d4:	11 c0       	rjmp	.+34     	; 0x79f8 <__floatsisf+0x6a>
    79d6:	77 23       	and	r23, r23
    79d8:	21 f0       	breq	.+8      	; 0x79e2 <__floatsisf+0x54>
    79da:	9e e8       	ldi	r25, 0x8E	; 142
    79dc:	87 2f       	mov	r24, r23
    79de:	76 2f       	mov	r23, r22
    79e0:	05 c0       	rjmp	.+10     	; 0x79ec <__floatsisf+0x5e>
    79e2:	66 23       	and	r22, r22
    79e4:	71 f0       	breq	.+28     	; 0x7a02 <__floatsisf+0x74>
    79e6:	96 e8       	ldi	r25, 0x86	; 134
    79e8:	86 2f       	mov	r24, r22
    79ea:	70 e0       	ldi	r23, 0x00	; 0
    79ec:	60 e0       	ldi	r22, 0x00	; 0
    79ee:	2a f0       	brmi	.+10     	; 0x79fa <__floatsisf+0x6c>
    79f0:	9a 95       	dec	r25
    79f2:	66 0f       	add	r22, r22
    79f4:	77 1f       	adc	r23, r23
    79f6:	88 1f       	adc	r24, r24
    79f8:	da f7       	brpl	.-10     	; 0x79f0 <__floatsisf+0x62>
    79fa:	88 0f       	add	r24, r24
    79fc:	96 95       	lsr	r25
    79fe:	87 95       	ror	r24
    7a00:	97 f9       	bld	r25, 7
    7a02:	08 95       	ret

00007a04 <fmax>:
    7a04:	99 0f       	add	r25, r25
    7a06:	bb 0b       	sbc	r27, r27
    7a08:	55 0f       	add	r21, r21
    7a0a:	aa 0b       	sbc	r26, r26
    7a0c:	e0 e8       	ldi	r30, 0x80	; 128
    7a0e:	fe ef       	ldi	r31, 0xFE	; 254
    7a10:	16 16       	cp	r1, r22
    7a12:	17 06       	cpc	r1, r23
    7a14:	e8 07       	cpc	r30, r24
    7a16:	f9 07       	cpc	r31, r25
    7a18:	70 f0       	brcs	.+28     	; 0x7a36 <fmax+0x32>
    7a1a:	12 16       	cp	r1, r18
    7a1c:	13 06       	cpc	r1, r19
    7a1e:	e4 07       	cpc	r30, r20
    7a20:	f5 07       	cpc	r31, r21
    7a22:	60 f0       	brcs	.+24     	; 0x7a3c <fmax+0x38>
    7a24:	ba 17       	cp	r27, r26
    7a26:	3c f0       	brlt	.+14     	; 0x7a36 <fmax+0x32>
    7a28:	49 f4       	brne	.+18     	; 0x7a3c <fmax+0x38>
    7a2a:	62 17       	cp	r22, r18
    7a2c:	73 07       	cpc	r23, r19
    7a2e:	84 07       	cpc	r24, r20
    7a30:	95 07       	cpc	r25, r21
    7a32:	a7 95       	ror	r26
    7a34:	1b f4       	brvc	.+6      	; 0x7a3c <fmax+0x38>
    7a36:	b9 01       	movw	r22, r18
    7a38:	ca 01       	movw	r24, r20
    7a3a:	ba 2f       	mov	r27, r26
    7a3c:	b6 95       	lsr	r27
    7a3e:	97 95       	ror	r25
    7a40:	08 95       	ret

00007a42 <__fp_cmp>:
    7a42:	99 0f       	add	r25, r25
    7a44:	00 08       	sbc	r0, r0
    7a46:	55 0f       	add	r21, r21
    7a48:	aa 0b       	sbc	r26, r26
    7a4a:	e0 e8       	ldi	r30, 0x80	; 128
    7a4c:	fe ef       	ldi	r31, 0xFE	; 254
    7a4e:	16 16       	cp	r1, r22
    7a50:	17 06       	cpc	r1, r23
    7a52:	e8 07       	cpc	r30, r24
    7a54:	f9 07       	cpc	r31, r25
    7a56:	c0 f0       	brcs	.+48     	; 0x7a88 <__fp_cmp+0x46>
    7a58:	12 16       	cp	r1, r18
    7a5a:	13 06       	cpc	r1, r19
    7a5c:	e4 07       	cpc	r30, r20
    7a5e:	f5 07       	cpc	r31, r21
    7a60:	98 f0       	brcs	.+38     	; 0x7a88 <__fp_cmp+0x46>
    7a62:	62 1b       	sub	r22, r18
    7a64:	73 0b       	sbc	r23, r19
    7a66:	84 0b       	sbc	r24, r20
    7a68:	95 0b       	sbc	r25, r21
    7a6a:	39 f4       	brne	.+14     	; 0x7a7a <__fp_cmp+0x38>
    7a6c:	0a 26       	eor	r0, r26
    7a6e:	61 f0       	breq	.+24     	; 0x7a88 <__fp_cmp+0x46>
    7a70:	23 2b       	or	r18, r19
    7a72:	24 2b       	or	r18, r20
    7a74:	25 2b       	or	r18, r21
    7a76:	21 f4       	brne	.+8      	; 0x7a80 <__fp_cmp+0x3e>
    7a78:	08 95       	ret
    7a7a:	0a 26       	eor	r0, r26
    7a7c:	09 f4       	brne	.+2      	; 0x7a80 <__fp_cmp+0x3e>
    7a7e:	a1 40       	sbci	r26, 0x01	; 1
    7a80:	a6 95       	lsr	r26
    7a82:	8f ef       	ldi	r24, 0xFF	; 255
    7a84:	81 1d       	adc	r24, r1
    7a86:	81 1d       	adc	r24, r1
    7a88:	08 95       	ret

00007a8a <__gesf2>:
    7a8a:	db df       	rcall	.-74     	; 0x7a42 <__fp_cmp>
    7a8c:	08 f4       	brcc	.+2      	; 0x7a90 <__gesf2+0x6>
    7a8e:	8f ef       	ldi	r24, 0xFF	; 255
    7a90:	08 95       	ret

00007a92 <__mulsi3>:
    7a92:	62 9f       	mul	r22, r18
    7a94:	d0 01       	movw	r26, r0
    7a96:	73 9f       	mul	r23, r19
    7a98:	f0 01       	movw	r30, r0
    7a9a:	82 9f       	mul	r24, r18
    7a9c:	e0 0d       	add	r30, r0
    7a9e:	f1 1d       	adc	r31, r1
    7aa0:	64 9f       	mul	r22, r20
    7aa2:	e0 0d       	add	r30, r0
    7aa4:	f1 1d       	adc	r31, r1
    7aa6:	92 9f       	mul	r25, r18
    7aa8:	f0 0d       	add	r31, r0
    7aaa:	83 9f       	mul	r24, r19
    7aac:	f0 0d       	add	r31, r0
    7aae:	74 9f       	mul	r23, r20
    7ab0:	f0 0d       	add	r31, r0
    7ab2:	65 9f       	mul	r22, r21
    7ab4:	f0 0d       	add	r31, r0
    7ab6:	99 27       	eor	r25, r25
    7ab8:	72 9f       	mul	r23, r18
    7aba:	b0 0d       	add	r27, r0
    7abc:	e1 1d       	adc	r30, r1
    7abe:	f9 1f       	adc	r31, r25
    7ac0:	63 9f       	mul	r22, r19
    7ac2:	b0 0d       	add	r27, r0
    7ac4:	e1 1d       	adc	r30, r1
    7ac6:	f9 1f       	adc	r31, r25
    7ac8:	bd 01       	movw	r22, r26
    7aca:	cf 01       	movw	r24, r30
    7acc:	11 24       	eor	r1, r1
    7ace:	08 95       	ret

00007ad0 <__udivmodhi4>:
    7ad0:	aa 1b       	sub	r26, r26
    7ad2:	bb 1b       	sub	r27, r27
    7ad4:	51 e1       	ldi	r21, 0x11	; 17
    7ad6:	07 c0       	rjmp	.+14     	; 0x7ae6 <__udivmodhi4_ep>

00007ad8 <__udivmodhi4_loop>:
    7ad8:	aa 1f       	adc	r26, r26
    7ada:	bb 1f       	adc	r27, r27
    7adc:	a6 17       	cp	r26, r22
    7ade:	b7 07       	cpc	r27, r23
    7ae0:	10 f0       	brcs	.+4      	; 0x7ae6 <__udivmodhi4_ep>
    7ae2:	a6 1b       	sub	r26, r22
    7ae4:	b7 0b       	sbc	r27, r23

00007ae6 <__udivmodhi4_ep>:
    7ae6:	88 1f       	adc	r24, r24
    7ae8:	99 1f       	adc	r25, r25
    7aea:	5a 95       	dec	r21
    7aec:	a9 f7       	brne	.-22     	; 0x7ad8 <__udivmodhi4_loop>
    7aee:	80 95       	com	r24
    7af0:	90 95       	com	r25
    7af2:	bc 01       	movw	r22, r24
    7af4:	cd 01       	movw	r24, r26
    7af6:	08 95       	ret

00007af8 <__divmodhi4>:
    7af8:	97 fb       	bst	r25, 7
    7afa:	09 2e       	mov	r0, r25
    7afc:	07 26       	eor	r0, r23
    7afe:	0a d0       	rcall	.+20     	; 0x7b14 <__divmodhi4_neg1>
    7b00:	77 fd       	sbrc	r23, 7
    7b02:	04 d0       	rcall	.+8      	; 0x7b0c <__divmodhi4_neg2>
    7b04:	e5 df       	rcall	.-54     	; 0x7ad0 <__udivmodhi4>
    7b06:	06 d0       	rcall	.+12     	; 0x7b14 <__divmodhi4_neg1>
    7b08:	00 20       	and	r0, r0
    7b0a:	1a f4       	brpl	.+6      	; 0x7b12 <__divmodhi4_exit>

00007b0c <__divmodhi4_neg2>:
    7b0c:	70 95       	com	r23
    7b0e:	61 95       	neg	r22
    7b10:	7f 4f       	sbci	r23, 0xFF	; 255

00007b12 <__divmodhi4_exit>:
    7b12:	08 95       	ret

00007b14 <__divmodhi4_neg1>:
    7b14:	f6 f7       	brtc	.-4      	; 0x7b12 <__divmodhi4_exit>
    7b16:	90 95       	com	r25
    7b18:	81 95       	neg	r24
    7b1a:	9f 4f       	sbci	r25, 0xFF	; 255
    7b1c:	08 95       	ret

00007b1e <__udivmodsi4>:
    7b1e:	a1 e2       	ldi	r26, 0x21	; 33
    7b20:	1a 2e       	mov	r1, r26
    7b22:	aa 1b       	sub	r26, r26
    7b24:	bb 1b       	sub	r27, r27
    7b26:	fd 01       	movw	r30, r26
    7b28:	0d c0       	rjmp	.+26     	; 0x7b44 <__udivmodsi4_ep>

00007b2a <__udivmodsi4_loop>:
    7b2a:	aa 1f       	adc	r26, r26
    7b2c:	bb 1f       	adc	r27, r27
    7b2e:	ee 1f       	adc	r30, r30
    7b30:	ff 1f       	adc	r31, r31
    7b32:	a2 17       	cp	r26, r18
    7b34:	b3 07       	cpc	r27, r19
    7b36:	e4 07       	cpc	r30, r20
    7b38:	f5 07       	cpc	r31, r21
    7b3a:	20 f0       	brcs	.+8      	; 0x7b44 <__udivmodsi4_ep>
    7b3c:	a2 1b       	sub	r26, r18
    7b3e:	b3 0b       	sbc	r27, r19
    7b40:	e4 0b       	sbc	r30, r20
    7b42:	f5 0b       	sbc	r31, r21

00007b44 <__udivmodsi4_ep>:
    7b44:	66 1f       	adc	r22, r22
    7b46:	77 1f       	adc	r23, r23
    7b48:	88 1f       	adc	r24, r24
    7b4a:	99 1f       	adc	r25, r25
    7b4c:	1a 94       	dec	r1
    7b4e:	69 f7       	brne	.-38     	; 0x7b2a <__udivmodsi4_loop>
    7b50:	60 95       	com	r22
    7b52:	70 95       	com	r23
    7b54:	80 95       	com	r24
    7b56:	90 95       	com	r25
    7b58:	9b 01       	movw	r18, r22
    7b5a:	ac 01       	movw	r20, r24
    7b5c:	bd 01       	movw	r22, r26
    7b5e:	cf 01       	movw	r24, r30
    7b60:	08 95       	ret

00007b62 <__divmodsi4>:
    7b62:	97 fb       	bst	r25, 7
    7b64:	09 2e       	mov	r0, r25
    7b66:	05 26       	eor	r0, r21
    7b68:	0e d0       	rcall	.+28     	; 0x7b86 <__divmodsi4_neg1>
    7b6a:	57 fd       	sbrc	r21, 7
    7b6c:	04 d0       	rcall	.+8      	; 0x7b76 <__divmodsi4_neg2>
    7b6e:	d7 df       	rcall	.-82     	; 0x7b1e <__udivmodsi4>
    7b70:	0a d0       	rcall	.+20     	; 0x7b86 <__divmodsi4_neg1>
    7b72:	00 1c       	adc	r0, r0
    7b74:	38 f4       	brcc	.+14     	; 0x7b84 <__divmodsi4_exit>

00007b76 <__divmodsi4_neg2>:
    7b76:	50 95       	com	r21
    7b78:	40 95       	com	r20
    7b7a:	30 95       	com	r19
    7b7c:	21 95       	neg	r18
    7b7e:	3f 4f       	sbci	r19, 0xFF	; 255
    7b80:	4f 4f       	sbci	r20, 0xFF	; 255
    7b82:	5f 4f       	sbci	r21, 0xFF	; 255

00007b84 <__divmodsi4_exit>:
    7b84:	08 95       	ret

00007b86 <__divmodsi4_neg1>:
    7b86:	f6 f7       	brtc	.-4      	; 0x7b84 <__divmodsi4_exit>
    7b88:	90 95       	com	r25
    7b8a:	80 95       	com	r24
    7b8c:	70 95       	com	r23
    7b8e:	61 95       	neg	r22
    7b90:	7f 4f       	sbci	r23, 0xFF	; 255
    7b92:	8f 4f       	sbci	r24, 0xFF	; 255
    7b94:	9f 4f       	sbci	r25, 0xFF	; 255
    7b96:	08 95       	ret

00007b98 <__tablejump2__>:
    7b98:	ee 0f       	add	r30, r30
    7b9a:	ff 1f       	adc	r31, r31

00007b9c <__tablejump__>:
    7b9c:	05 90       	lpm	r0, Z+
    7b9e:	f4 91       	lpm	r31, Z+
    7ba0:	e0 2d       	mov	r30, r0
    7ba2:	09 94       	ijmp

00007ba4 <toupper>:
    7ba4:	91 11       	cpse	r25, r1
    7ba6:	08 95       	ret
    7ba8:	81 56       	subi	r24, 0x61	; 97
    7baa:	8a 51       	subi	r24, 0x1A	; 26
    7bac:	08 f4       	brcc	.+2      	; 0x7bb0 <toupper+0xc>
    7bae:	80 52       	subi	r24, 0x20	; 32
    7bb0:	85 58       	subi	r24, 0x85	; 133
    7bb2:	08 95       	ret

00007bb4 <_exit>:
    7bb4:	f8 94       	cli

00007bb6 <__stop_program>:
    7bb6:	ff cf       	rjmp	.-2      	; 0x7bb6 <__stop_program>
