
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//df_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401ce8 <.init>:
  401ce8:	stp	x29, x30, [sp, #-16]!
  401cec:	mov	x29, sp
  401cf0:	bl	4033f4 <__fxstatat@plt+0x1144>
  401cf4:	ldp	x29, x30, [sp], #16
  401cf8:	ret

Disassembly of section .plt:

0000000000401d00 <mbrtowc@plt-0x20>:
  401d00:	stp	x16, x30, [sp, #-16]!
  401d04:	adrp	x16, 41f000 <__fxstatat@plt+0x1cd50>
  401d08:	ldr	x17, [x16, #4088]
  401d0c:	add	x16, x16, #0xff8
  401d10:	br	x17
  401d14:	nop
  401d18:	nop
  401d1c:	nop

0000000000401d20 <mbrtowc@plt>:
  401d20:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401d24:	ldr	x17, [x16]
  401d28:	add	x16, x16, #0x0
  401d2c:	br	x17

0000000000401d30 <memcpy@plt>:
  401d30:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401d34:	ldr	x17, [x16, #8]
  401d38:	add	x16, x16, #0x8
  401d3c:	br	x17

0000000000401d40 <memmove@plt>:
  401d40:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401d44:	ldr	x17, [x16, #16]
  401d48:	add	x16, x16, #0x10
  401d4c:	br	x17

0000000000401d50 <_exit@plt>:
  401d50:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401d54:	ldr	x17, [x16, #24]
  401d58:	add	x16, x16, #0x18
  401d5c:	br	x17

0000000000401d60 <getcwd@plt>:
  401d60:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401d64:	ldr	x17, [x16, #32]
  401d68:	add	x16, x16, #0x20
  401d6c:	br	x17

0000000000401d70 <strlen@plt>:
  401d70:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401d74:	ldr	x17, [x16, #40]
  401d78:	add	x16, x16, #0x28
  401d7c:	br	x17

0000000000401d80 <fputs@plt>:
  401d80:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401d84:	ldr	x17, [x16, #48]
  401d88:	add	x16, x16, #0x30
  401d8c:	br	x17

0000000000401d90 <__sprintf_chk@plt>:
  401d90:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401d94:	ldr	x17, [x16, #56]
  401d98:	add	x16, x16, #0x38
  401d9c:	br	x17

0000000000401da0 <mbstowcs@plt>:
  401da0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401da4:	ldr	x17, [x16, #64]
  401da8:	add	x16, x16, #0x40
  401dac:	br	x17

0000000000401db0 <exit@plt>:
  401db0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401db4:	ldr	x17, [x16, #72]
  401db8:	add	x16, x16, #0x48
  401dbc:	br	x17

0000000000401dc0 <error@plt>:
  401dc0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401dc4:	ldr	x17, [x16, #80]
  401dc8:	add	x16, x16, #0x50
  401dcc:	br	x17

0000000000401dd0 <fchdir@plt>:
  401dd0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401dd4:	ldr	x17, [x16, #88]
  401dd8:	add	x16, x16, #0x58
  401ddc:	br	x17

0000000000401de0 <readlink@plt>:
  401de0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401de4:	ldr	x17, [x16, #96]
  401de8:	add	x16, x16, #0x60
  401dec:	br	x17

0000000000401df0 <ferror_unlocked@plt>:
  401df0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401df4:	ldr	x17, [x16, #104]
  401df8:	add	x16, x16, #0x68
  401dfc:	br	x17

0000000000401e00 <__cxa_atexit@plt>:
  401e00:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401e04:	ldr	x17, [x16, #112]
  401e08:	add	x16, x16, #0x70
  401e0c:	br	x17

0000000000401e10 <iswcntrl@plt>:
  401e10:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401e14:	ldr	x17, [x16, #120]
  401e18:	add	x16, x16, #0x78
  401e1c:	br	x17

0000000000401e20 <statfs@plt>:
  401e20:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401e24:	ldr	x17, [x16, #128]
  401e28:	add	x16, x16, #0x80
  401e2c:	br	x17

0000000000401e30 <lseek@plt>:
  401e30:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401e34:	ldr	x17, [x16, #136]
  401e38:	add	x16, x16, #0x88
  401e3c:	br	x17

0000000000401e40 <__fpending@plt>:
  401e40:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401e44:	ldr	x17, [x16, #144]
  401e48:	add	x16, x16, #0x90
  401e4c:	br	x17

0000000000401e50 <gnu_dev_makedev@plt>:
  401e50:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401e54:	ldr	x17, [x16, #152]
  401e58:	add	x16, x16, #0x98
  401e5c:	br	x17

0000000000401e60 <localeconv@plt>:
  401e60:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401e64:	ldr	x17, [x16, #160]
  401e68:	add	x16, x16, #0xa0
  401e6c:	br	x17

0000000000401e70 <fileno@plt>:
  401e70:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401e74:	ldr	x17, [x16, #168]
  401e78:	add	x16, x16, #0xa8
  401e7c:	br	x17

0000000000401e80 <putc_unlocked@plt>:
  401e80:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401e84:	ldr	x17, [x16, #176]
  401e88:	add	x16, x16, #0xb0
  401e8c:	br	x17

0000000000401e90 <__memcpy_chk@plt>:
  401e90:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401e94:	ldr	x17, [x16, #184]
  401e98:	add	x16, x16, #0xb8
  401e9c:	br	x17

0000000000401ea0 <fclose@plt>:
  401ea0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401ea4:	ldr	x17, [x16, #192]
  401ea8:	add	x16, x16, #0xc0
  401eac:	br	x17

0000000000401eb0 <nl_langinfo@plt>:
  401eb0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401eb4:	ldr	x17, [x16, #200]
  401eb8:	add	x16, x16, #0xc8
  401ebc:	br	x17

0000000000401ec0 <fopen@plt>:
  401ec0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401ec4:	ldr	x17, [x16, #208]
  401ec8:	add	x16, x16, #0xd0
  401ecc:	br	x17

0000000000401ed0 <malloc@plt>:
  401ed0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401ed4:	ldr	x17, [x16, #216]
  401ed8:	add	x16, x16, #0xd8
  401edc:	br	x17

0000000000401ee0 <wcwidth@plt>:
  401ee0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401ee4:	ldr	x17, [x16, #224]
  401ee8:	add	x16, x16, #0xe0
  401eec:	br	x17

0000000000401ef0 <open@plt>:
  401ef0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401ef4:	ldr	x17, [x16, #232]
  401ef8:	add	x16, x16, #0xe8
  401efc:	br	x17

0000000000401f00 <wcswidth@plt>:
  401f00:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401f04:	ldr	x17, [x16, #240]
  401f08:	add	x16, x16, #0xf0
  401f0c:	br	x17

0000000000401f10 <strncmp@plt>:
  401f10:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401f14:	ldr	x17, [x16, #248]
  401f18:	add	x16, x16, #0xf8
  401f1c:	br	x17

0000000000401f20 <bindtextdomain@plt>:
  401f20:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401f24:	ldr	x17, [x16, #256]
  401f28:	add	x16, x16, #0x100
  401f2c:	br	x17

0000000000401f30 <__libc_start_main@plt>:
  401f30:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401f34:	ldr	x17, [x16, #264]
  401f38:	add	x16, x16, #0x108
  401f3c:	br	x17

0000000000401f40 <strverscmp@plt>:
  401f40:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401f44:	ldr	x17, [x16, #272]
  401f48:	add	x16, x16, #0x110
  401f4c:	br	x17

0000000000401f50 <__printf_chk@plt>:
  401f50:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401f54:	ldr	x17, [x16, #280]
  401f58:	add	x16, x16, #0x118
  401f5c:	br	x17

0000000000401f60 <memset@plt>:
  401f60:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401f64:	ldr	x17, [x16, #288]
  401f68:	add	x16, x16, #0x120
  401f6c:	br	x17

0000000000401f70 <putchar_unlocked@plt>:
  401f70:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401f74:	ldr	x17, [x16, #296]
  401f78:	add	x16, x16, #0x128
  401f7c:	br	x17

0000000000401f80 <calloc@plt>:
  401f80:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401f84:	ldr	x17, [x16, #304]
  401f88:	add	x16, x16, #0x130
  401f8c:	br	x17

0000000000401f90 <setmntent@plt>:
  401f90:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401f94:	ldr	x17, [x16, #312]
  401f98:	add	x16, x16, #0x138
  401f9c:	br	x17

0000000000401fa0 <endmntent@plt>:
  401fa0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401fa4:	ldr	x17, [x16, #320]
  401fa8:	add	x16, x16, #0x140
  401fac:	br	x17

0000000000401fb0 <realloc@plt>:
  401fb0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401fb4:	ldr	x17, [x16, #328]
  401fb8:	add	x16, x16, #0x148
  401fbc:	br	x17

0000000000401fc0 <strdup@plt>:
  401fc0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401fc4:	ldr	x17, [x16, #336]
  401fc8:	add	x16, x16, #0x150
  401fcc:	br	x17

0000000000401fd0 <close@plt>:
  401fd0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401fd4:	ldr	x17, [x16, #344]
  401fd8:	add	x16, x16, #0x158
  401fdc:	br	x17

0000000000401fe0 <strrchr@plt>:
  401fe0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401fe4:	ldr	x17, [x16, #352]
  401fe8:	add	x16, x16, #0x160
  401fec:	br	x17

0000000000401ff0 <__gmon_start__@plt>:
  401ff0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  401ff4:	ldr	x17, [x16, #360]
  401ff8:	add	x16, x16, #0x168
  401ffc:	br	x17

0000000000402000 <strtoumax@plt>:
  402000:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  402004:	ldr	x17, [x16, #368]
  402008:	add	x16, x16, #0x170
  40200c:	br	x17

0000000000402010 <abort@plt>:
  402010:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  402014:	ldr	x17, [x16, #376]
  402018:	add	x16, x16, #0x178
  40201c:	br	x17

0000000000402020 <statvfs@plt>:
  402020:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  402024:	ldr	x17, [x16, #384]
  402028:	add	x16, x16, #0x180
  40202c:	br	x17

0000000000402030 <mbsinit@plt>:
  402030:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  402034:	ldr	x17, [x16, #392]
  402038:	add	x16, x16, #0x188
  40203c:	br	x17

0000000000402040 <canonicalize_file_name@plt>:
  402040:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  402044:	ldr	x17, [x16, #400]
  402048:	add	x16, x16, #0x190
  40204c:	br	x17

0000000000402050 <memcmp@plt>:
  402050:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  402054:	ldr	x17, [x16, #408]
  402058:	add	x16, x16, #0x198
  40205c:	br	x17

0000000000402060 <textdomain@plt>:
  402060:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  402064:	ldr	x17, [x16, #416]
  402068:	add	x16, x16, #0x1a0
  40206c:	br	x17

0000000000402070 <__asprintf_chk@plt>:
  402070:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  402074:	ldr	x17, [x16, #424]
  402078:	add	x16, x16, #0x1a8
  40207c:	br	x17

0000000000402080 <getopt_long@plt>:
  402080:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  402084:	ldr	x17, [x16, #432]
  402088:	add	x16, x16, #0x1b0
  40208c:	br	x17

0000000000402090 <__fprintf_chk@plt>:
  402090:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  402094:	ldr	x17, [x16, #440]
  402098:	add	x16, x16, #0x1b8
  40209c:	br	x17

00000000004020a0 <strcmp@plt>:
  4020a0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  4020a4:	ldr	x17, [x16, #448]
  4020a8:	add	x16, x16, #0x1c0
  4020ac:	br	x17

00000000004020b0 <__ctype_b_loc@plt>:
  4020b0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  4020b4:	ldr	x17, [x16, #456]
  4020b8:	add	x16, x16, #0x1c8
  4020bc:	br	x17

00000000004020c0 <fseeko@plt>:
  4020c0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  4020c4:	ldr	x17, [x16, #464]
  4020c8:	add	x16, x16, #0x1d0
  4020cc:	br	x17

00000000004020d0 <getline@plt>:
  4020d0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  4020d4:	ldr	x17, [x16, #472]
  4020d8:	add	x16, x16, #0x1d8
  4020dc:	br	x17

00000000004020e0 <chdir@plt>:
  4020e0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  4020e4:	ldr	x17, [x16, #480]
  4020e8:	add	x16, x16, #0x1e0
  4020ec:	br	x17

00000000004020f0 <free@plt>:
  4020f0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  4020f4:	ldr	x17, [x16, #488]
  4020f8:	add	x16, x16, #0x1e8
  4020fc:	br	x17

0000000000402100 <sync@plt>:
  402100:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  402104:	ldr	x17, [x16, #496]
  402108:	add	x16, x16, #0x1f0
  40210c:	br	x17

0000000000402110 <__ctype_get_mb_cur_max@plt>:
  402110:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  402114:	ldr	x17, [x16, #504]
  402118:	add	x16, x16, #0x1f8
  40211c:	br	x17

0000000000402120 <mempcpy@plt>:
  402120:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  402124:	ldr	x17, [x16, #512]
  402128:	add	x16, x16, #0x200
  40212c:	br	x17

0000000000402130 <hasmntopt@plt>:
  402130:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  402134:	ldr	x17, [x16, #520]
  402138:	add	x16, x16, #0x208
  40213c:	br	x17

0000000000402140 <strspn@plt>:
  402140:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  402144:	ldr	x17, [x16, #528]
  402148:	add	x16, x16, #0x210
  40214c:	br	x17

0000000000402150 <strchr@plt>:
  402150:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  402154:	ldr	x17, [x16, #536]
  402158:	add	x16, x16, #0x218
  40215c:	br	x17

0000000000402160 <memrchr@plt>:
  402160:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  402164:	ldr	x17, [x16, #544]
  402168:	add	x16, x16, #0x220
  40216c:	br	x17

0000000000402170 <fcntl@plt>:
  402170:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  402174:	ldr	x17, [x16, #552]
  402178:	add	x16, x16, #0x228
  40217c:	br	x17

0000000000402180 <fflush@plt>:
  402180:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  402184:	ldr	x17, [x16, #560]
  402188:	add	x16, x16, #0x230
  40218c:	br	x17

0000000000402190 <__lxstat@plt>:
  402190:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  402194:	ldr	x17, [x16, #568]
  402198:	add	x16, x16, #0x238
  40219c:	br	x17

00000000004021a0 <memchr@plt>:
  4021a0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  4021a4:	ldr	x17, [x16, #576]
  4021a8:	add	x16, x16, #0x240
  4021ac:	br	x17

00000000004021b0 <isatty@plt>:
  4021b0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  4021b4:	ldr	x17, [x16, #584]
  4021b8:	add	x16, x16, #0x248
  4021bc:	br	x17

00000000004021c0 <wcstombs@plt>:
  4021c0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  4021c4:	ldr	x17, [x16, #592]
  4021c8:	add	x16, x16, #0x250
  4021cc:	br	x17

00000000004021d0 <strstr@plt>:
  4021d0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  4021d4:	ldr	x17, [x16, #600]
  4021d8:	add	x16, x16, #0x258
  4021dc:	br	x17

00000000004021e0 <dcgettext@plt>:
  4021e0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  4021e4:	ldr	x17, [x16, #608]
  4021e8:	add	x16, x16, #0x260
  4021ec:	br	x17

00000000004021f0 <__isoc99_sscanf@plt>:
  4021f0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  4021f4:	ldr	x17, [x16, #616]
  4021f8:	add	x16, x16, #0x268
  4021fc:	br	x17

0000000000402200 <fputs_unlocked@plt>:
  402200:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  402204:	ldr	x17, [x16, #624]
  402208:	add	x16, x16, #0x270
  40220c:	br	x17

0000000000402210 <__freading@plt>:
  402210:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  402214:	ldr	x17, [x16, #632]
  402218:	add	x16, x16, #0x278
  40221c:	br	x17

0000000000402220 <getmntent@plt>:
  402220:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  402224:	ldr	x17, [x16, #640]
  402228:	add	x16, x16, #0x280
  40222c:	br	x17

0000000000402230 <iswprint@plt>:
  402230:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  402234:	ldr	x17, [x16, #648]
  402238:	add	x16, x16, #0x288
  40223c:	br	x17

0000000000402240 <openat@plt>:
  402240:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  402244:	ldr	x17, [x16, #656]
  402248:	add	x16, x16, #0x290
  40224c:	br	x17

0000000000402250 <__assert_fail@plt>:
  402250:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  402254:	ldr	x17, [x16, #664]
  402258:	add	x16, x16, #0x298
  40225c:	br	x17

0000000000402260 <__errno_location@plt>:
  402260:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  402264:	ldr	x17, [x16, #672]
  402268:	add	x16, x16, #0x2a0
  40226c:	br	x17

0000000000402270 <uname@plt>:
  402270:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  402274:	ldr	x17, [x16, #680]
  402278:	add	x16, x16, #0x2a8
  40227c:	br	x17

0000000000402280 <getenv@plt>:
  402280:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  402284:	ldr	x17, [x16, #688]
  402288:	add	x16, x16, #0x2b0
  40228c:	br	x17

0000000000402290 <__xstat@plt>:
  402290:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  402294:	ldr	x17, [x16, #696]
  402298:	add	x16, x16, #0x2b8
  40229c:	br	x17

00000000004022a0 <setlocale@plt>:
  4022a0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  4022a4:	ldr	x17, [x16, #704]
  4022a8:	add	x16, x16, #0x2c0
  4022ac:	br	x17

00000000004022b0 <__fxstatat@plt>:
  4022b0:	adrp	x16, 420000 <__fxstatat@plt+0x1dd50>
  4022b4:	ldr	x17, [x16, #712]
  4022b8:	add	x16, x16, #0x2c8
  4022bc:	br	x17

Disassembly of section .text:

00000000004022c0 <.text>:
  4022c0:	sub	sp, sp, #0x170
  4022c4:	stp	x29, x30, [sp, #16]
  4022c8:	add	x29, sp, #0x10
  4022cc:	stp	x21, x22, [sp, #48]
  4022d0:	mov	w22, w0
  4022d4:	adrp	x21, 40c000 <__fxstatat@plt+0x9d50>
  4022d8:	ldr	x0, [x1]
  4022dc:	stp	x19, x20, [sp, #32]
  4022e0:	adrp	x19, 40c000 <__fxstatat@plt+0x9d50>
  4022e4:	stp	x23, x24, [sp, #64]
  4022e8:	mov	x23, x1
  4022ec:	add	x19, x19, #0x303
  4022f0:	stp	x25, x26, [sp, #80]
  4022f4:	add	x21, x21, #0x6e0
  4022f8:	mov	w25, #0xffffffff            	// #-1
  4022fc:	stp	x27, x28, [sp, #96]
  402300:	bl	406d4c <__fxstatat@plt+0x4a9c>
  402304:	adrp	x3, 40c000 <__fxstatat@plt+0x9d50>
  402308:	add	x20, x3, #0xe62
  40230c:	mov	w0, #0x6                   	// #6
  402310:	mov	x1, x20
  402314:	bl	4022a0 <setlocale@plt>
  402318:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  40231c:	add	x1, x1, #0x401
  402320:	mov	x0, x19
  402324:	bl	401f20 <bindtextdomain@plt>
  402328:	mov	x0, x19
  40232c:	adrp	x19, 420000 <__fxstatat@plt+0x1dd50>
  402330:	bl	402060 <textdomain@plt>
  402334:	add	x19, x19, #0x5d8
  402338:	adrp	x0, 404000 <__fxstatat@plt+0x1d50>
  40233c:	add	x0, x0, #0xe70
  402340:	bl	40b880 <__fxstatat@plt+0x95d0>
  402344:	adrp	x26, 40c000 <__fxstatat@plt+0x9d50>
  402348:	mov	x0, #0x1                   	// #1
  40234c:	mov	w2, #0x5                   	// #5
  402350:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  402354:	add	x26, x26, #0x43c
  402358:	add	x1, x1, #0x413
  40235c:	stp	xzr, xzr, [x19, #24]
  402360:	mov	w24, #0x0                   	// #0
  402364:	str	w25, [x19, #52]
  402368:	strb	wzr, [x19, #65]
  40236c:	strb	wzr, [x19, #66]
  402370:	str	wzr, [x19, #68]
  402374:	strb	wzr, [x19, #80]
  402378:	strb	wzr, [x19, #81]
  40237c:	str	x0, [x19, #88]
  402380:	mov	x0, #0x0                   	// #0
  402384:	strb	wzr, [x19, #144]
  402388:	bl	4021e0 <dcgettext@plt>
  40238c:	mov	x27, x0
  402390:	str	w25, [sp, #112]
  402394:	add	x25, x21, #0x88
  402398:	ldr	w0, [sp, #112]
  40239c:	add	x4, sp, #0xf0
  4023a0:	mov	x3, x25
  4023a4:	mov	x2, x26
  4023a8:	mov	x1, x23
  4023ac:	str	w0, [sp, #240]
  4023b0:	mov	w0, w22
  4023b4:	bl	402080 <getopt_long@plt>
  4023b8:	mov	w28, w0
  4023bc:	cmn	w0, #0x1
  4023c0:	b.eq	40265c <__fxstatat@plt+0x3ac>  // b.none
  4023c4:	cmp	w0, #0x78
  4023c8:	b.gt	402490 <__fxstatat@plt+0x1e0>
  4023cc:	cmp	w0, #0x60
  4023d0:	b.gt	402404 <__fxstatat@plt+0x154>
  4023d4:	cmp	w0, #0x48
  4023d8:	b.eq	402534 <__fxstatat@plt+0x284>  // b.none
  4023dc:	b.gt	402450 <__fxstatat@plt+0x1a0>
  4023e0:	cmp	w0, #0x42
  4023e4:	b.eq	4024c0 <__fxstatat@plt+0x210>  // b.none
  4023e8:	b.gt	402428 <__fxstatat@plt+0x178>
  4023ec:	cmn	w0, #0x3
  4023f0:	b.eq	40260c <__fxstatat@plt+0x35c>  // b.none
  4023f4:	cmn	w0, #0x2
  4023f8:	b.eq	402604 <__fxstatat@plt+0x354>  // b.none
  4023fc:	mov	w0, #0x1                   	// #1
  402400:	bl	404150 <__fxstatat@plt+0x1ea0>
  402404:	sub	w28, w0, #0x61
  402408:	cmp	w28, #0x17
  40240c:	b.hi	4023fc <__fxstatat@plt+0x14c>  // b.pmore
  402410:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  402414:	add	x0, x0, #0x6b4
  402418:	ldrb	w0, [x0, w28, uxtw]
  40241c:	adr	x1, 402428 <__fxstatat@plt+0x178>
  402420:	add	x0, x1, w0, sxtb #2
  402424:	br	x0
  402428:	cmp	w0, #0x46
  40242c:	b.ne	4023fc <__fxstatat@plt+0x14c>  // b.any
  402430:	adrp	x0, 420000 <__fxstatat@plt+0x1dd50>
  402434:	ldr	x28, [x0, #1456]
  402438:	mov	x0, #0x10                  	// #16
  40243c:	bl	40896c <__fxstatat@plt+0x66bc>
  402440:	ldr	x1, [x19, #24]
  402444:	stp	x28, x1, [x0]
  402448:	str	x0, [x19, #24]
  40244c:	b	402398 <__fxstatat@plt+0xe8>
  402450:	cmp	w0, #0x50
  402454:	b.eq	40256c <__fxstatat@plt+0x2bc>  // b.none
  402458:	cmp	w0, #0x54
  40245c:	b.ne	4023fc <__fxstatat@plt+0x14c>  // b.any
  402460:	ldr	w0, [x19, #48]
  402464:	cmp	w0, #0x4
  402468:	b.ne	402560 <__fxstatat@plt+0x2b0>  // b.any
  40246c:	adrp	x4, 40c000 <__fxstatat@plt+0x9d50>
  402470:	adrp	x3, 40c000 <__fxstatat@plt+0x9d50>
  402474:	add	x4, x4, #0x44f
  402478:	add	x3, x3, #0x45b
  40247c:	mov	x2, x27
  402480:	mov	w1, #0x0                   	// #0
  402484:	mov	w0, #0x0                   	// #0
  402488:	bl	401dc0 <error@plt>
  40248c:	b	4023fc <__fxstatat@plt+0x14c>
  402490:	sub	w28, w0, #0x100
  402494:	cmp	w28, #0x3
  402498:	b.hi	4023fc <__fxstatat@plt+0x14c>  // b.pmore
  40249c:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  4024a0:	add	x0, x0, #0x6cc
  4024a4:	ldrb	w0, [x0, w28, uxtw]
  4024a8:	adr	x1, 4024b4 <__fxstatat@plt+0x204>
  4024ac:	add	x0, x1, w0, sxtb #2
  4024b0:	br	x0
  4024b4:	mov	w0, #0x1                   	// #1
  4024b8:	strb	w0, [x19, #65]
  4024bc:	b	402398 <__fxstatat@plt+0xe8>
  4024c0:	adrp	x0, 420000 <__fxstatat@plt+0x1dd50>
  4024c4:	add	x1, x19, #0x34
  4024c8:	add	x2, x19, #0x38
  4024cc:	ldr	x0, [x0, #1456]
  4024d0:	bl	406660 <__fxstatat@plt+0x43b0>
  4024d4:	adrp	x1, 420000 <__fxstatat@plt+0x1dd50>
  4024d8:	add	x3, x1, #0x5b0
  4024dc:	cbz	w0, 402398 <__fxstatat@plt+0xe8>
  4024e0:	ldr	w1, [sp, #240]
  4024e4:	mov	w2, w28
  4024e8:	ldr	x4, [x3]
  4024ec:	mov	x3, x25
  4024f0:	bl	408be8 <__fxstatat@plt+0x6938>
  4024f4:	ldr	w0, [x19, #48]
  4024f8:	cmp	w0, #0x4
  4024fc:	b.ne	402514 <__fxstatat@plt+0x264>  // b.any
  402500:	adrp	x4, 40c000 <__fxstatat@plt+0x9d50>
  402504:	adrp	x3, 40c000 <__fxstatat@plt+0x9d50>
  402508:	add	x4, x4, #0x44f
  40250c:	add	x3, x3, #0x458
  402510:	b	40247c <__fxstatat@plt+0x1cc>
  402514:	mov	w0, #0x1                   	// #1
  402518:	str	w0, [x19, #48]
  40251c:	b	402398 <__fxstatat@plt+0xe8>
  402520:	mov	w0, #0xb0                  	// #176
  402524:	str	w0, [x19, #52]
  402528:	mov	x0, #0x1                   	// #1
  40252c:	str	x0, [x19, #56]
  402530:	b	402398 <__fxstatat@plt+0xe8>
  402534:	mov	w0, #0x90                  	// #144
  402538:	b	402524 <__fxstatat@plt+0x274>
  40253c:	mov	x0, #0x400                 	// #1024
  402540:	str	wzr, [x19, #52]
  402544:	b	40252c <__fxstatat@plt+0x27c>
  402548:	mov	w0, #0x1                   	// #1
  40254c:	strb	w0, [x19, #64]
  402550:	b	402398 <__fxstatat@plt+0xe8>
  402554:	mov	x0, #0x100000              	// #1048576
  402558:	str	wzr, [x19, #52]
  40255c:	b	40252c <__fxstatat@plt+0x27c>
  402560:	mov	w0, #0x1                   	// #1
  402564:	strb	w0, [x19, #144]
  402568:	b	402398 <__fxstatat@plt+0xe8>
  40256c:	ldr	w0, [x19, #48]
  402570:	cmp	w0, #0x4
  402574:	b.ne	402654 <__fxstatat@plt+0x3a4>  // b.any
  402578:	adrp	x4, 40c000 <__fxstatat@plt+0x9d50>
  40257c:	adrp	x3, 40c000 <__fxstatat@plt+0x9d50>
  402580:	add	x4, x4, #0x44f
  402584:	add	x3, x3, #0x45e
  402588:	b	40247c <__fxstatat@plt+0x1cc>
  40258c:	mov	w0, #0x1                   	// #1
  402590:	strb	w0, [x19, #145]
  402594:	b	402398 <__fxstatat@plt+0xe8>
  402598:	strb	wzr, [x19, #145]
  40259c:	b	402398 <__fxstatat@plt+0xe8>
  4025a0:	adrp	x0, 420000 <__fxstatat@plt+0x1dd50>
  4025a4:	ldr	x28, [x0, #1456]
  4025a8:	mov	x0, #0x10                  	// #16
  4025ac:	bl	40896c <__fxstatat@plt+0x66bc>
  4025b0:	ldr	x1, [x19, #32]
  4025b4:	stp	x28, x1, [x0]
  4025b8:	str	x0, [x19, #32]
  4025bc:	b	402398 <__fxstatat@plt+0xe8>
  4025c0:	ldr	w28, [x19, #48]
  4025c4:	cmp	w28, #0x1
  4025c8:	b.eq	402500 <__fxstatat@plt+0x250>  // b.none
  4025cc:	cbz	w24, 4025d4 <__fxstatat@plt+0x324>
  4025d0:	cbz	w28, 402578 <__fxstatat@plt+0x2c8>
  4025d4:	ldrb	w0, [x19, #144]
  4025d8:	cbnz	w0, 40246c <__fxstatat@plt+0x1bc>
  4025dc:	mov	w0, #0x4                   	// #4
  4025e0:	str	w0, [x19, #48]
  4025e4:	adrp	x0, 420000 <__fxstatat@plt+0x1dd50>
  4025e8:	ldr	x0, [x0, #1456]
  4025ec:	cbz	x0, 402398 <__fxstatat@plt+0xe8>
  4025f0:	bl	404458 <__fxstatat@plt+0x21a8>
  4025f4:	b	402398 <__fxstatat@plt+0xe8>
  4025f8:	mov	w0, #0x1                   	// #1
  4025fc:	strb	w0, [x19, #81]
  402600:	b	402398 <__fxstatat@plt+0xe8>
  402604:	mov	w0, #0x0                   	// #0
  402608:	b	402400 <__fxstatat@plt+0x150>
  40260c:	adrp	x0, 420000 <__fxstatat@plt+0x1dd50>
  402610:	adrp	x6, 40c000 <__fxstatat@plt+0x9d50>
  402614:	adrp	x5, 40c000 <__fxstatat@plt+0x9d50>
  402618:	add	x6, x6, #0x461
  40261c:	ldr	x3, [x0, #1320]
  402620:	adrp	x0, 420000 <__fxstatat@plt+0x1dd50>
  402624:	add	x5, x5, #0x46d
  402628:	adrp	x4, 40c000 <__fxstatat@plt+0x9d50>
  40262c:	ldr	x0, [x0, #1472]
  402630:	add	x4, x4, #0x47d
  402634:	adrp	x2, 40c000 <__fxstatat@plt+0x9d50>
  402638:	adrp	x1, 40b000 <__fxstatat@plt+0x8d50>
  40263c:	add	x2, x2, #0x2ff
  402640:	add	x1, x1, #0x9cd
  402644:	mov	x7, #0x0                   	// #0
  402648:	bl	408878 <__fxstatat@plt+0x65c8>
  40264c:	mov	w0, #0x0                   	// #0
  402650:	bl	401db0 <exit@plt>
  402654:	mov	w24, #0x1                   	// #1
  402658:	b	402398 <__fxstatat@plt+0xe8>
  40265c:	ldr	w0, [x19, #52]
  402660:	cmn	w0, #0x1
  402664:	b.ne	402690 <__fxstatat@plt+0x3e0>  // b.any
  402668:	cbz	w24, 4027f8 <__fxstatat@plt+0x548>
  40266c:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  402670:	add	x0, x0, #0x48f
  402674:	str	wzr, [x19, #52]
  402678:	bl	402280 <getenv@plt>
  40267c:	cmp	x0, #0x0
  402680:	mov	x1, #0x400                 	// #1024
  402684:	mov	x0, #0x200                 	// #512
  402688:	csel	x0, x0, x1, ne  // ne = any
  40268c:	str	x0, [x19, #56]
  402690:	ldr	w0, [x19, #48]
  402694:	cmp	w0, #0x1
  402698:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  40269c:	b.eq	4026b0 <__fxstatat@plt+0x400>  // b.none
  4026a0:	ldr	w0, [x19, #52]
  4026a4:	tbz	w0, #4, 402814 <__fxstatat@plt+0x564>
  4026a8:	mov	w0, #0x2                   	// #2
  4026ac:	str	w0, [x19, #48]
  4026b0:	ldr	x24, [x19, #24]
  4026b4:	adrp	x26, 40c000 <__fxstatat@plt+0x9d50>
  4026b8:	add	x26, x26, #0x4ad
  4026bc:	mov	w27, #0x0                   	// #0
  4026c0:	cbnz	x24, 402820 <__fxstatat@plt+0x570>
  4026c4:	cbnz	w27, 40339c <__fxstatat@plt+0x10ec>
  4026c8:	adrp	x1, 420000 <__fxstatat@plt+0x1dd50>
  4026cc:	str	x1, [sp, #120]
  4026d0:	ldr	w0, [x1, #1464]
  4026d4:	cmp	w0, w22
  4026d8:	b.ge	402710 <__fxstatat@plt+0x460>  // b.tcont
  4026dc:	sub	w0, w22, w0
  4026e0:	mov	x1, #0x80                  	// #128
  4026e4:	adrp	x25, 40d000 <__fxstatat@plt+0xad50>
  4026e8:	add	x25, x25, #0x354
  4026ec:	sxtw	x0, w0
  4026f0:	bl	40899c <__fxstatat@plt+0x66ec>
  4026f4:	str	x0, [sp, #144]
  4026f8:	ldr	x0, [sp, #120]
  4026fc:	add	x26, x0, #0x5b8
  402700:	ldrsw	x24, [x0, #1464]
  402704:	mov	w27, w24
  402708:	cmp	w22, w24
  40270c:	b.gt	40287c <__fxstatat@plt+0x5cc>
  402710:	ldr	x0, [x19, #24]
  402714:	cbnz	x0, 402918 <__fxstatat@plt+0x668>
  402718:	ldr	x0, [x19, #32]
  40271c:	cbnz	x0, 402918 <__fxstatat@plt+0x668>
  402720:	ldrb	w0, [x19, #144]
  402724:	cbnz	w0, 402918 <__fxstatat@plt+0x668>
  402728:	adrp	x0, 420000 <__fxstatat@plt+0x1dd50>
  40272c:	ldrb	w0, [x0, #836]
  402730:	cbnz	w0, 402918 <__fxstatat@plt+0x668>
  402734:	ldrb	w0, [x19, #64]
  402738:	and	w0, w0, #0x1
  40273c:	bl	409598 <__fxstatat@plt+0x72e8>
  402740:	str	x0, [x19, #152]
  402744:	cbnz	x0, 4027c8 <__fxstatat@plt+0x518>
  402748:	ldr	x1, [sp, #120]
  40274c:	ldr	w1, [x1, #1464]
  402750:	cmp	w1, w22
  402754:	b.ge	402920 <__fxstatat@plt+0x670>  // b.tcont
  402758:	ldrb	w1, [x19, #65]
  40275c:	cbnz	w1, 402920 <__fxstatat@plt+0x670>
  402760:	ldrb	w1, [x19, #64]
  402764:	cbnz	w1, 402920 <__fxstatat@plt+0x670>
  402768:	ldr	x1, [x19, #24]
  40276c:	cbnz	x1, 402920 <__fxstatat@plt+0x670>
  402770:	ldr	x1, [x19, #32]
  402774:	cbnz	x1, 402920 <__fxstatat@plt+0x670>
  402778:	mov	w2, #0x5                   	// #5
  40277c:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  402780:	add	x1, x1, #0x4dc
  402784:	bl	4021e0 <dcgettext@plt>
  402788:	mov	x20, x0
  40278c:	mov	w24, #0x0                   	// #0
  402790:	bl	402260 <__errno_location@plt>
  402794:	ldr	w25, [x0]
  402798:	mov	w2, #0x5                   	// #5
  40279c:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  4027a0:	mov	x0, #0x0                   	// #0
  4027a4:	add	x1, x1, #0x4e6
  4027a8:	bl	4021e0 <dcgettext@plt>
  4027ac:	mov	x4, x0
  4027b0:	adrp	x2, 40c000 <__fxstatat@plt+0x9d50>
  4027b4:	mov	x3, x20
  4027b8:	add	x2, x2, #0x510
  4027bc:	mov	w1, w25
  4027c0:	mov	w0, w24
  4027c4:	bl	401dc0 <error@plt>
  4027c8:	ldrb	w0, [x19, #145]
  4027cc:	cbz	w0, 4027d4 <__fxstatat@plt+0x524>
  4027d0:	bl	402100 <sync@plt>
  4027d4:	ldr	w1, [x19, #48]
  4027d8:	cmp	w1, #0x4
  4027dc:	b.hi	402c4c <__fxstatat@plt+0x99c>  // b.pmore
  4027e0:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  4027e4:	add	x0, x0, #0x6d0
  4027e8:	ldrh	w0, [x0, w1, uxtw #1]
  4027ec:	adr	x1, 4027f8 <__fxstatat@plt+0x548>
  4027f0:	add	x0, x1, w0, sxth #2
  4027f4:	br	x0
  4027f8:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  4027fc:	add	x0, x0, #0x49f
  402800:	bl	402280 <getenv@plt>
  402804:	add	x2, x19, #0x38
  402808:	add	x1, x19, #0x34
  40280c:	bl	406660 <__fxstatat@plt+0x43b0>
  402810:	b	402690 <__fxstatat@plt+0x3e0>
  402814:	cbz	w24, 4026b0 <__fxstatat@plt+0x400>
  402818:	mov	w0, #0x3                   	// #3
  40281c:	b	4026ac <__fxstatat@plt+0x3fc>
  402820:	ldr	x25, [x19, #32]
  402824:	cbz	x25, 40286c <__fxstatat@plt+0x5bc>
  402828:	ldr	x0, [x24]
  40282c:	ldr	x1, [x25]
  402830:	bl	4020a0 <strcmp@plt>
  402834:	cbnz	w0, 402874 <__fxstatat@plt+0x5c4>
  402838:	mov	x1, x26
  40283c:	mov	w2, #0x5                   	// #5
  402840:	mov	x0, #0x0                   	// #0
  402844:	bl	4021e0 <dcgettext@plt>
  402848:	mov	x25, x0
  40284c:	mov	w27, #0x1                   	// #1
  402850:	ldr	x0, [x24]
  402854:	bl	4082ac <__fxstatat@plt+0x5ffc>
  402858:	mov	x3, x0
  40285c:	mov	x2, x25
  402860:	mov	w1, #0x0                   	// #0
  402864:	mov	w0, #0x0                   	// #0
  402868:	bl	401dc0 <error@plt>
  40286c:	ldr	x24, [x24, #8]
  402870:	b	4026c0 <__fxstatat@plt+0x410>
  402874:	ldr	x25, [x25, #8]
  402878:	b	402824 <__fxstatat@plt+0x574>
  40287c:	ldr	w1, [x26]
  402880:	ldr	x0, [sp, #144]
  402884:	sub	w1, w24, w1
  402888:	sbfiz	x1, x1, #7, #32
  40288c:	add	x1, x0, x1
  402890:	ldr	x0, [x23, x24, lsl #3]
  402894:	bl	40b890 <__fxstatat@plt+0x95e0>
  402898:	cbz	w0, 4028dc <__fxstatat@plt+0x62c>
  40289c:	bl	402260 <__errno_location@plt>
  4028a0:	ldr	w27, [x0]
  4028a4:	ldr	x2, [x23, x24, lsl #3]
  4028a8:	mov	w1, #0x3                   	// #3
  4028ac:	mov	w0, #0x0                   	// #0
  4028b0:	bl	408178 <__fxstatat@plt+0x5ec8>
  4028b4:	mov	x3, x0
  4028b8:	mov	x2, x25
  4028bc:	mov	w0, #0x0                   	// #0
  4028c0:	mov	w1, w27
  4028c4:	bl	401dc0 <error@plt>
  4028c8:	mov	w0, #0x1                   	// #1
  4028cc:	str	xzr, [x23, x24, lsl #3]
  4028d0:	str	w0, [x19, #68]
  4028d4:	add	x24, x24, #0x1
  4028d8:	b	402704 <__fxstatat@plt+0x454>
  4028dc:	ldr	w0, [x26]
  4028e0:	sub	w27, w27, w0
  4028e4:	ldr	x0, [sp, #144]
  4028e8:	sbfiz	x27, x27, #7, #32
  4028ec:	add	x27, x0, x27
  4028f0:	ldr	w0, [x27, #16]
  4028f4:	and	w0, w0, #0xf000
  4028f8:	cmp	w0, #0x1, lsl #12
  4028fc:	b.eq	4028d4 <__fxstatat@plt+0x624>  // b.none
  402900:	ldr	x0, [x23, x24, lsl #3]
  402904:	mov	w1, #0x100                 	// #256
  402908:	bl	401ef0 <open@plt>
  40290c:	tbnz	w0, #31, 4028d4 <__fxstatat@plt+0x624>
  402910:	bl	401fd0 <close@plt>
  402914:	b	4028d4 <__fxstatat@plt+0x624>
  402918:	mov	w0, #0x1                   	// #1
  40291c:	b	402738 <__fxstatat@plt+0x488>
  402920:	mov	w24, #0x1                   	// #1
  402924:	b	402790 <__fxstatat@plt+0x4e0>
  402928:	mov	w0, #0x0                   	// #0
  40292c:	mov	x1, #0x0                   	// #0
  402930:	bl	4038ac <__fxstatat@plt+0x15fc>
  402934:	ldrb	w0, [x19, #144]
  402938:	cbz	w0, 402948 <__fxstatat@plt+0x698>
  40293c:	mov	x1, #0x0                   	// #0
  402940:	mov	w0, #0x1                   	// #1
  402944:	bl	4038ac <__fxstatat@plt+0x15fc>
  402948:	mov	x1, #0x0                   	// #0
  40294c:	mov	w0, #0x2                   	// #2
  402950:	bl	4038ac <__fxstatat@plt+0x15fc>
  402954:	mov	x1, #0x0                   	// #0
  402958:	mov	w0, #0x3                   	// #3
  40295c:	bl	4038ac <__fxstatat@plt+0x15fc>
  402960:	mov	x1, #0x0                   	// #0
  402964:	mov	w0, #0x4                   	// #4
  402968:	bl	4038ac <__fxstatat@plt+0x15fc>
  40296c:	mov	x1, #0x0                   	// #0
  402970:	mov	w0, #0x5                   	// #5
  402974:	bl	4038ac <__fxstatat@plt+0x15fc>
  402978:	mov	x1, #0x0                   	// #0
  40297c:	mov	w0, #0xa                   	// #10
  402980:	bl	4038ac <__fxstatat@plt+0x15fc>
  402984:	bl	403694 <__fxstatat@plt+0x13e4>
  402988:	ldr	x0, [sp, #120]
  40298c:	ldr	w0, [x0, #1464]
  402990:	cmp	w0, w22
  402994:	b.ge	403008 <__fxstatat@plt+0xd58>  // b.tcont
  402998:	sxtw	x0, w0
  40299c:	str	x0, [sp, #112]
  4029a0:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  4029a4:	add	x0, x0, #0x354
  4029a8:	mov	w1, #0x1                   	// #1
  4029ac:	strb	w1, [x19, #66]
  4029b0:	str	x0, [sp, #176]
  4029b4:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  4029b8:	add	x0, x0, #0x5b1
  4029bc:	str	x0, [sp, #168]
  4029c0:	ldr	x0, [sp, #112]
  4029c4:	ldr	x20, [x23, x0, lsl #3]
  4029c8:	cbz	x20, 402d68 <__fxstatat@plt+0xab8>
  4029cc:	ldr	x0, [sp, #120]
  4029d0:	mov	w1, #0xb000                	// #45056
  4029d4:	ldr	w21, [x0, #1464]
  4029d8:	ldr	w0, [sp, #112]
  4029dc:	sub	w21, w0, w21
  4029e0:	ldr	x0, [sp, #144]
  4029e4:	sbfiz	x21, x21, #7, #32
  4029e8:	add	x21, x0, x21
  4029ec:	ldr	w0, [x21, #16]
  4029f0:	and	w0, w0, w1
  4029f4:	cmp	w0, #0x2, lsl #12
  4029f8:	b.ne	402db4 <__fxstatat@plt+0xb04>  // b.any
  4029fc:	mov	x0, x20
  402a00:	bl	402040 <canonicalize_file_name@plt>
  402a04:	str	x0, [sp, #128]
  402a08:	cbz	x0, 402c68 <__fxstatat@plt+0x9b8>
  402a0c:	ldrb	w0, [x0]
  402a10:	cmp	w0, #0x2f
  402a14:	ldr	x0, [sp, #128]
  402a18:	csel	x0, x20, x0, ne  // ne = any
  402a1c:	str	x0, [sp, #152]
  402a20:	ldr	x25, [x19, #152]
  402a24:	mov	x0, #0xffffffffffffffff    	// #-1
  402a28:	mov	w24, #0x0                   	// #0
  402a2c:	mov	x26, #0x0                   	// #0
  402a30:	str	wzr, [sp, #136]
  402a34:	str	x0, [sp, #160]
  402a38:	cbz	x25, 402b14 <__fxstatat@plt+0x864>
  402a3c:	ldr	x28, [x25]
  402a40:	mov	x0, x28
  402a44:	bl	402040 <canonicalize_file_name@plt>
  402a48:	mov	x27, x0
  402a4c:	cbz	x0, 402a5c <__fxstatat@plt+0x7ac>
  402a50:	ldrb	w0, [x0]
  402a54:	cmp	w0, #0x2f
  402a58:	csel	x28, x28, x27, ne  // ne = any
  402a5c:	ldr	x0, [sp, #152]
  402a60:	mov	x1, x28
  402a64:	bl	4020a0 <strcmp@plt>
  402a68:	cbnz	w0, 402cec <__fxstatat@plt+0xa3c>
  402a6c:	ldr	x1, [x25, #8]
  402a70:	mov	x24, #0x0                   	// #0
  402a74:	ldr	x2, [x19, #152]
  402a78:	cbnz	x2, 402c70 <__fxstatat@plt+0x9c0>
  402a7c:	cbnz	x24, 402c90 <__fxstatat@plt+0x9e0>
  402a80:	mov	x2, #0x0                   	// #0
  402a84:	ldr	x5, [x25, #8]
  402a88:	stp	x5, x2, [sp, #184]
  402a8c:	mov	x0, x5
  402a90:	bl	401d70 <strlen@plt>
  402a94:	mov	x28, x0
  402a98:	ldr	w0, [sp, #136]
  402a9c:	ldp	x5, x2, [sp, #184]
  402aa0:	eor	w3, w0, #0x1
  402aa4:	ldr	x0, [sp, #160]
  402aa8:	and	w3, w3, #0xff
  402aac:	cmp	x28, x0
  402ab0:	cset	w4, cc  // cc = lo, ul, last
  402ab4:	orr	w24, w3, w4
  402ab8:	cbz	w24, 402d18 <__fxstatat@plt+0xa68>
  402abc:	add	x1, sp, #0xf0
  402ac0:	mov	x0, x5
  402ac4:	str	w3, [sp, #184]
  402ac8:	str	w4, [sp, #192]
  402acc:	str	x2, [sp, #200]
  402ad0:	bl	40b890 <__fxstatat@plt+0x95e0>
  402ad4:	ldr	x2, [sp, #200]
  402ad8:	cbz	w0, 402af4 <__fxstatat@plt+0x844>
  402adc:	ldr	w3, [sp, #184]
  402ae0:	ldr	w4, [sp, #192]
  402ae4:	cmp	w3, #0x0
  402ae8:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  402aec:	b.eq	402cfc <__fxstatat@plt+0xa4c>  // b.none
  402af0:	mov	w24, #0x0                   	// #0
  402af4:	cmp	x28, #0x1
  402af8:	b.ne	402d0c <__fxstatat@plt+0xa5c>  // b.any
  402afc:	mov	x26, x25
  402b00:	mov	w24, #0x0                   	// #0
  402b04:	mov	x0, x2
  402b08:	bl	4020f0 <free@plt>
  402b0c:	mov	x0, x27
  402b10:	bl	4020f0 <free@plt>
  402b14:	ldr	x0, [sp, #128]
  402b18:	bl	4020f0 <free@plt>
  402b1c:	cbz	x26, 402d24 <__fxstatat@plt+0xa74>
  402b20:	ldrb	w5, [x26, #40]
  402b24:	mov	x2, x20
  402b28:	strb	wzr, [sp]
  402b2c:	mov	x7, #0x0                   	// #0
  402b30:	mov	x3, #0x0                   	// #0
  402b34:	ldp	x0, x1, [x26]
  402b38:	ubfx	x6, x5, #1, #1
  402b3c:	ldr	x4, [x26, #24]
  402b40:	and	x5, x5, #0x1
  402b44:	bl	403a70 <__fxstatat@plt+0x17c0>
  402b48:	b	402d68 <__fxstatat@plt+0xab8>
  402b4c:	mov	w0, #0x0                   	// #0
  402b50:	mov	x1, #0x0                   	// #0
  402b54:	bl	4038ac <__fxstatat@plt+0x15fc>
  402b58:	ldrb	w0, [x19, #144]
  402b5c:	cbz	w0, 402b6c <__fxstatat@plt+0x8bc>
  402b60:	mov	x1, #0x0                   	// #0
  402b64:	mov	w0, #0x1                   	// #1
  402b68:	bl	4038ac <__fxstatat@plt+0x15fc>
  402b6c:	mov	w0, #0x2                   	// #2
  402b70:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  402b74:	add	x1, x1, #0x3d4
  402b78:	bl	4038ac <__fxstatat@plt+0x15fc>
  402b7c:	mov	x1, #0x0                   	// #0
  402b80:	mov	w0, #0x3                   	// #3
  402b84:	bl	4038ac <__fxstatat@plt+0x15fc>
  402b88:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  402b8c:	add	x1, x1, #0x3d9
  402b90:	b	402964 <__fxstatat@plt+0x6b4>
  402b94:	mov	w0, #0x0                   	// #0
  402b98:	mov	x1, #0x0                   	// #0
  402b9c:	bl	4038ac <__fxstatat@plt+0x15fc>
  402ba0:	ldrb	w0, [x19, #144]
  402ba4:	cbz	w0, 402bb4 <__fxstatat@plt+0x904>
  402ba8:	mov	x1, #0x0                   	// #0
  402bac:	mov	w0, #0x1                   	// #1
  402bb0:	bl	4038ac <__fxstatat@plt+0x15fc>
  402bb4:	mov	x1, #0x0                   	// #0
  402bb8:	mov	w0, #0x6                   	// #6
  402bbc:	bl	4038ac <__fxstatat@plt+0x15fc>
  402bc0:	mov	x1, #0x0                   	// #0
  402bc4:	mov	w0, #0x7                   	// #7
  402bc8:	bl	4038ac <__fxstatat@plt+0x15fc>
  402bcc:	mov	x1, #0x0                   	// #0
  402bd0:	mov	w0, #0x8                   	// #8
  402bd4:	bl	4038ac <__fxstatat@plt+0x15fc>
  402bd8:	mov	x1, #0x0                   	// #0
  402bdc:	mov	w0, #0x9                   	// #9
  402be0:	b	402974 <__fxstatat@plt+0x6c4>
  402be4:	mov	w0, #0x0                   	// #0
  402be8:	mov	x1, #0x0                   	// #0
  402bec:	bl	4038ac <__fxstatat@plt+0x15fc>
  402bf0:	ldrb	w0, [x19, #144]
  402bf4:	cbz	w0, 402c04 <__fxstatat@plt+0x954>
  402bf8:	mov	x1, #0x0                   	// #0
  402bfc:	mov	w0, #0x1                   	// #1
  402c00:	bl	4038ac <__fxstatat@plt+0x15fc>
  402c04:	mov	x1, #0x0                   	// #0
  402c08:	mov	w0, #0x2                   	// #2
  402c0c:	bl	4038ac <__fxstatat@plt+0x15fc>
  402c10:	mov	x1, #0x0                   	// #0
  402c14:	mov	w0, #0x3                   	// #3
  402c18:	bl	4038ac <__fxstatat@plt+0x15fc>
  402c1c:	mov	x1, #0x0                   	// #0
  402c20:	mov	w0, #0x4                   	// #4
  402c24:	bl	4038ac <__fxstatat@plt+0x15fc>
  402c28:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  402c2c:	add	x1, x1, #0x515
  402c30:	b	402970 <__fxstatat@plt+0x6c0>
  402c34:	ldr	x0, [x19, #16]
  402c38:	cbnz	x0, 402984 <__fxstatat@plt+0x6d4>
  402c3c:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  402c40:	add	x0, x0, #0x51e
  402c44:	bl	404458 <__fxstatat@plt+0x21a8>
  402c48:	b	402984 <__fxstatat@plt+0x6d4>
  402c4c:	adrp	x1, 40b000 <__fxstatat@plt+0x8d50>
  402c50:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  402c54:	add	x3, x21, #0x2a8
  402c58:	add	x1, x1, #0x964
  402c5c:	add	x0, x0, #0x569
  402c60:	mov	w2, #0x222                 	// #546
  402c64:	bl	402250 <__assert_fail@plt>
  402c68:	str	x20, [sp, #152]
  402c6c:	b	402a20 <__fxstatat@plt+0x770>
  402c70:	ldr	x0, [x2, #8]
  402c74:	stp	x2, x1, [sp, #184]
  402c78:	bl	4020a0 <strcmp@plt>
  402c7c:	cmp	w0, #0x0
  402c80:	ldp	x2, x1, [sp, #184]
  402c84:	csel	x24, x24, x2, ne  // ne = any
  402c88:	ldr	x2, [x2, #48]
  402c8c:	b	402a78 <__fxstatat@plt+0x7c8>
  402c90:	ldr	x0, [x24]
  402c94:	bl	402040 <canonicalize_file_name@plt>
  402c98:	mov	x2, x0
  402c9c:	cbz	x0, 402cac <__fxstatat@plt+0x9fc>
  402ca0:	ldrb	w0, [x0]
  402ca4:	cmp	w0, #0x2f
  402ca8:	b.eq	402cc4 <__fxstatat@plt+0xa14>  // b.none
  402cac:	mov	x0, x2
  402cb0:	bl	4020f0 <free@plt>
  402cb4:	ldr	x0, [x24]
  402cb8:	bl	408b38 <__fxstatat@plt+0x6888>
  402cbc:	mov	x2, x0
  402cc0:	cbz	x0, 402a80 <__fxstatat@plt+0x7d0>
  402cc4:	mov	x0, x2
  402cc8:	mov	x1, x28
  402ccc:	str	x2, [sp, #184]
  402cd0:	bl	4020a0 <strcmp@plt>
  402cd4:	cmp	w0, #0x0
  402cd8:	cset	w24, ne  // ne = any
  402cdc:	ldr	x2, [sp, #184]
  402ce0:	cbz	w0, 402a84 <__fxstatat@plt+0x7d4>
  402ce4:	mov	x0, x2
  402ce8:	bl	4020f0 <free@plt>
  402cec:	mov	x0, x27
  402cf0:	bl	4020f0 <free@plt>
  402cf4:	ldr	x25, [x25, #48]
  402cf8:	b	402a38 <__fxstatat@plt+0x788>
  402cfc:	ldr	w24, [sp, #136]
  402d00:	str	w24, [sp, #136]
  402d04:	mov	w24, #0x0                   	// #0
  402d08:	b	402ce4 <__fxstatat@plt+0xa34>
  402d0c:	mov	x26, x25
  402d10:	str	x28, [sp, #160]
  402d14:	b	402d00 <__fxstatat@plt+0xa50>
  402d18:	mov	w0, #0x1                   	// #1
  402d1c:	str	w0, [sp, #136]
  402d20:	b	402ce4 <__fxstatat@plt+0xa34>
  402d24:	cbz	w24, 402db4 <__fxstatat@plt+0xb04>
  402d28:	mov	w2, #0x5                   	// #5
  402d2c:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  402d30:	mov	x0, #0x0                   	// #0
  402d34:	add	x1, x1, #0x580
  402d38:	bl	4021e0 <dcgettext@plt>
  402d3c:	mov	x21, x0
  402d40:	mov	x1, x20
  402d44:	mov	w0, #0x4                   	// #4
  402d48:	bl	4080d0 <__fxstatat@plt+0x5e20>
  402d4c:	mov	x3, x0
  402d50:	mov	x2, x21
  402d54:	mov	w0, #0x0                   	// #0
  402d58:	mov	w1, #0x0                   	// #0
  402d5c:	bl	401dc0 <error@plt>
  402d60:	mov	w0, #0x1                   	// #1
  402d64:	str	w0, [x19, #68]
  402d68:	ldr	x0, [sp, #112]
  402d6c:	add	x0, x0, #0x1
  402d70:	str	x0, [sp, #112]
  402d74:	ldr	w0, [sp, #112]
  402d78:	cmp	w22, w0
  402d7c:	b.gt	4029c0 <__fxstatat@plt+0x710>
  402d80:	ldrb	w0, [x19, #80]
  402d84:	cbnz	w0, 40327c <__fxstatat@plt+0xfcc>
  402d88:	ldr	w0, [x19, #68]
  402d8c:	cbnz	w0, 403378 <__fxstatat@plt+0x10c8>
  402d90:	mov	w2, #0x5                   	// #5
  402d94:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  402d98:	mov	x0, #0x0                   	// #0
  402d9c:	add	x1, x1, #0x5b6
  402da0:	bl	4021e0 <dcgettext@plt>
  402da4:	mov	x2, x0
  402da8:	mov	w1, #0x0                   	// #0
  402dac:	mov	w0, #0x1                   	// #1
  402db0:	bl	401dc0 <error@plt>
  402db4:	mov	x0, x20
  402db8:	bl	402040 <canonicalize_file_name@plt>
  402dbc:	mov	x25, x0
  402dc0:	cbz	x0, 402ee8 <__fxstatat@plt+0xc38>
  402dc4:	ldrb	w1, [x0]
  402dc8:	cmp	w1, #0x2f
  402dcc:	b.ne	402ee8 <__fxstatat@plt+0xc38>  // b.any
  402dd0:	bl	401d70 <strlen@plt>
  402dd4:	mov	x24, #0x0                   	// #0
  402dd8:	ldr	x27, [x19, #152]
  402ddc:	mov	x26, #0x0                   	// #0
  402de0:	str	x0, [sp, #128]
  402de4:	cbnz	x27, 402e50 <__fxstatat@plt+0xba0>
  402de8:	mov	x0, x25
  402dec:	bl	4020f0 <free@plt>
  402df0:	cbnz	x24, 402ef0 <__fxstatat@plt+0xc40>
  402df4:	ldr	x26, [x19, #152]
  402df8:	mov	x24, #0x0                   	// #0
  402dfc:	mov	x25, #0xfffffffffffffffe    	// #-2
  402e00:	cbnz	x26, 402f38 <__fxstatat@plt+0xc88>
  402e04:	cbnz	x24, 402f10 <__fxstatat@plt+0xc60>
  402e08:	mov	x1, x21
  402e0c:	mov	x0, x20
  402e10:	bl	404598 <__fxstatat@plt+0x22e8>
  402e14:	mov	x21, x0
  402e18:	cbz	x0, 402d68 <__fxstatat@plt+0xab8>
  402e1c:	mov	x1, x0
  402e20:	mov	x2, x20
  402e24:	strb	wzr, [sp]
  402e28:	mov	x7, #0x0                   	// #0
  402e2c:	mov	w6, #0x0                   	// #0
  402e30:	mov	w5, #0x0                   	// #0
  402e34:	mov	x4, #0x0                   	// #0
  402e38:	mov	x3, #0x0                   	// #0
  402e3c:	mov	x0, #0x0                   	// #0
  402e40:	bl	403a70 <__fxstatat@plt+0x17c0>
  402e44:	mov	x0, x21
  402e48:	bl	4020f0 <free@plt>
  402e4c:	b	402d68 <__fxstatat@plt+0xab8>
  402e50:	ldr	x0, [x27, #24]
  402e54:	ldr	x1, [sp, #168]
  402e58:	bl	4020a0 <strcmp@plt>
  402e5c:	cbz	w0, 402ed4 <__fxstatat@plt+0xc24>
  402e60:	cbz	x24, 402e74 <__fxstatat@plt+0xbc4>
  402e64:	ldrb	w0, [x24, #40]
  402e68:	tbnz	w0, #0, 402e74 <__fxstatat@plt+0xbc4>
  402e6c:	ldrb	w0, [x27, #40]
  402e70:	tbnz	w0, #0, 402ed4 <__fxstatat@plt+0xc24>
  402e74:	ldr	x4, [x27, #8]
  402e78:	str	x4, [sp, #136]
  402e7c:	mov	x0, x4
  402e80:	bl	401d70 <strlen@plt>
  402e84:	mov	x28, x0
  402e88:	cmp	x0, x26
  402e8c:	ldr	x0, [sp, #128]
  402e90:	ccmp	x0, x28, #0x0, cs  // cs = hs, nlast
  402e94:	b.cc	402ed4 <__fxstatat@plt+0xc24>  // b.lo, b.ul, b.last
  402e98:	cmp	x28, #0x1
  402e9c:	b.eq	402edc <__fxstatat@plt+0xc2c>  // b.none
  402ea0:	cmp	x0, x28
  402ea4:	ldr	x4, [sp, #136]
  402ea8:	b.eq	402eb8 <__fxstatat@plt+0xc08>  // b.none
  402eac:	ldrb	w0, [x25, x28]
  402eb0:	cmp	w0, #0x2f
  402eb4:	b.ne	402ed4 <__fxstatat@plt+0xc24>  // b.any
  402eb8:	mov	x2, x28
  402ebc:	mov	x1, x25
  402ec0:	mov	x0, x4
  402ec4:	bl	401f10 <strncmp@plt>
  402ec8:	cmp	w0, #0x0
  402ecc:	csel	x26, x26, x28, ne  // ne = any
  402ed0:	csel	x24, x24, x27, ne  // ne = any
  402ed4:	ldr	x27, [x27, #48]
  402ed8:	b	402de4 <__fxstatat@plt+0xb34>
  402edc:	mov	x26, x28
  402ee0:	mov	x24, x27
  402ee4:	b	402ed4 <__fxstatat@plt+0xc24>
  402ee8:	mov	x24, #0x0                   	// #0
  402eec:	b	402de8 <__fxstatat@plt+0xb38>
  402ef0:	ldr	x0, [x24, #8]
  402ef4:	add	x1, sp, #0xf0
  402ef8:	bl	40b890 <__fxstatat@plt+0x95e0>
  402efc:	cbnz	w0, 402df4 <__fxstatat@plt+0xb44>
  402f00:	ldr	x0, [x21]
  402f04:	ldr	x1, [sp, #240]
  402f08:	cmp	x1, x0
  402f0c:	b.ne	402df4 <__fxstatat@plt+0xb44>  // b.any
  402f10:	ldrb	w5, [x24, #40]
  402f14:	mov	x3, x20
  402f18:	strb	wzr, [sp]
  402f1c:	mov	x2, x20
  402f20:	mov	x7, #0x0                   	// #0
  402f24:	ubfx	x6, x5, #1, #1
  402f28:	and	x5, x5, #0x1
  402f2c:	ldp	x0, x1, [x24]
  402f30:	ldr	x4, [x24, #24]
  402f34:	b	402b44 <__fxstatat@plt+0x894>
  402f38:	ldr	x0, [x26, #32]
  402f3c:	cmn	x0, #0x1
  402f40:	b.ne	402f5c <__fxstatat@plt+0xcac>  // b.any
  402f44:	ldr	x0, [x26, #8]
  402f48:	add	x1, sp, #0xf0
  402f4c:	bl	40b890 <__fxstatat@plt+0x95e0>
  402f50:	cbnz	w0, 402fbc <__fxstatat@plt+0xd0c>
  402f54:	ldr	x0, [sp, #240]
  402f58:	str	x0, [x26, #32]
  402f5c:	ldr	x1, [x21]
  402f60:	ldr	x0, [x26, #32]
  402f64:	cmp	x1, x0
  402f68:	b.ne	402fb4 <__fxstatat@plt+0xd04>  // b.any
  402f6c:	ldr	x0, [x26, #24]
  402f70:	ldr	x1, [sp, #168]
  402f74:	bl	4020a0 <strcmp@plt>
  402f78:	cbz	w0, 402fb4 <__fxstatat@plt+0xd04>
  402f7c:	cbz	x24, 402f90 <__fxstatat@plt+0xce0>
  402f80:	ldrb	w0, [x24, #40]
  402f84:	tbnz	w0, #0, 402f90 <__fxstatat@plt+0xce0>
  402f88:	ldrb	w0, [x26, #40]
  402f8c:	tbnz	w0, #0, 402fb4 <__fxstatat@plt+0xd04>
  402f90:	ldr	x0, [x26, #8]
  402f94:	add	x1, sp, #0xf0
  402f98:	bl	40b890 <__fxstatat@plt+0x95e0>
  402f9c:	cbnz	w0, 402fb0 <__fxstatat@plt+0xd00>
  402fa0:	ldr	x0, [x26, #32]
  402fa4:	ldr	x1, [sp, #240]
  402fa8:	cmp	x1, x0
  402fac:	b.eq	403000 <__fxstatat@plt+0xd50>  // b.none
  402fb0:	str	x25, [x26, #32]
  402fb4:	ldr	x26, [x26, #48]
  402fb8:	b	402e00 <__fxstatat@plt+0xb50>
  402fbc:	bl	402260 <__errno_location@plt>
  402fc0:	ldr	w27, [x0]
  402fc4:	cmp	w27, #0x5
  402fc8:	b.ne	402ff8 <__fxstatat@plt+0xd48>  // b.any
  402fcc:	ldr	x2, [x26, #8]
  402fd0:	mov	w1, #0x3                   	// #3
  402fd4:	mov	w0, #0x0                   	// #0
  402fd8:	bl	408178 <__fxstatat@plt+0x5ec8>
  402fdc:	mov	x3, x0
  402fe0:	ldr	x2, [sp, #176]
  402fe4:	mov	w0, #0x0                   	// #0
  402fe8:	mov	w1, w27
  402fec:	bl	401dc0 <error@plt>
  402ff0:	mov	w0, #0x1                   	// #1
  402ff4:	str	w0, [x19, #68]
  402ff8:	str	x25, [x26, #32]
  402ffc:	b	402f5c <__fxstatat@plt+0xcac>
  403000:	mov	x24, x26
  403004:	b	402fb4 <__fxstatat@plt+0xd04>
  403008:	ldrb	w25, [x19, #65]
  40300c:	mov	w0, #0x0                   	// #0
  403010:	ldr	x21, [x19, #152]
  403014:	cbnz	x21, 403048 <__fxstatat@plt+0xd98>
  403018:	sxtw	x0, w0
  40301c:	adrp	x4, 403000 <__fxstatat@plt+0xd50>
  403020:	adrp	x3, 403000 <__fxstatat@plt+0xd50>
  403024:	add	x4, x4, #0x638
  403028:	add	x3, x3, #0x584
  40302c:	adrp	x2, 403000 <__fxstatat@plt+0xd50>
  403030:	mov	x1, #0x0                   	// #0
  403034:	add	x2, x2, #0x574
  403038:	bl	40589c <__fxstatat@plt+0x35ec>
  40303c:	str	x0, [x19, #72]
  403040:	cbnz	x0, 403054 <__fxstatat@plt+0xda4>
  403044:	bl	408b60 <__fxstatat@plt+0x68b0>
  403048:	add	w0, w0, #0x1
  40304c:	ldr	x21, [x21, #48]
  403050:	b	403014 <__fxstatat@plt+0xd64>
  403054:	ldr	x20, [x19, #152]
  403058:	cbnz	x20, 4030b8 <__fxstatat@plt+0xe08>
  40305c:	cbnz	w25, 40307c <__fxstatat@plt+0xdcc>
  403060:	str	xzr, [x19, #152]
  403064:	cbnz	x21, 403268 <__fxstatat@plt+0xfb8>
  403068:	cbz	w25, 403070 <__fxstatat@plt+0xdc0>
  40306c:	str	x20, [x19, #152]
  403070:	ldr	x0, [x19, #72]
  403074:	bl	4059fc <__fxstatat@plt+0x374c>
  403078:	str	xzr, [x19, #72]
  40307c:	ldr	x20, [x19, #152]
  403080:	mov	w21, #0x1                   	// #1
  403084:	cbz	x20, 402d80 <__fxstatat@plt+0xad0>
  403088:	ldrb	w5, [x20, #40]
  40308c:	mov	x7, #0x0                   	// #0
  403090:	strb	w21, [sp]
  403094:	mov	x3, #0x0                   	// #0
  403098:	mov	x2, #0x0                   	// #0
  40309c:	ldp	x0, x1, [x20]
  4030a0:	ubfx	x6, x5, #1, #1
  4030a4:	ldr	x4, [x20, #24]
  4030a8:	and	x5, x5, #0x1
  4030ac:	bl	403a70 <__fxstatat@plt+0x17c0>
  4030b0:	ldr	x20, [x20, #48]
  4030b4:	b	403084 <__fxstatat@plt+0xdd4>
  4030b8:	ldrb	w0, [x20, #40]
  4030bc:	tbz	w0, #1, 403104 <__fxstatat@plt+0xe54>
  4030c0:	ldrb	w1, [x19, #64]
  4030c4:	cbz	w1, 403104 <__fxstatat@plt+0xe54>
  4030c8:	ldr	x0, [x20, #32]
  4030cc:	str	x0, [sp, #240]
  4030d0:	mov	x0, #0x18                  	// #24
  4030d4:	bl	40896c <__fxstatat@plt+0x66bc>
  4030d8:	mov	x22, x0
  4030dc:	mov	x1, x0
  4030e0:	ldr	x0, [sp, #240]
  4030e4:	stp	x0, x20, [x22]
  4030e8:	ldr	x0, [x19, #72]
  4030ec:	str	x21, [x22, #16]
  4030f0:	bl	405d50 <__fxstatat@plt+0x3aa0>
  4030f4:	cbz	x0, 403044 <__fxstatat@plt+0xd94>
  4030f8:	mov	x21, x22
  4030fc:	ldr	x20, [x20, #48]
  403100:	b	403058 <__fxstatat@plt+0xda8>
  403104:	tbz	w0, #0, 403118 <__fxstatat@plt+0xe68>
  403108:	ldrb	w0, [x19, #65]
  40310c:	cbnz	w0, 403118 <__fxstatat@plt+0xe68>
  403110:	ldrb	w0, [x19, #66]
  403114:	cbz	w0, 4030c8 <__fxstatat@plt+0xe18>
  403118:	ldr	x22, [x20, #24]
  40311c:	mov	x0, x22
  403120:	bl	403598 <__fxstatat@plt+0x12e8>
  403124:	tst	w0, #0xff
  403128:	b.eq	4030c8 <__fxstatat@plt+0xe18>  // b.none
  40312c:	mov	x0, x22
  403130:	bl	4035e8 <__fxstatat@plt+0x1338>
  403134:	tst	w0, #0xff
  403138:	b.ne	4030c8 <__fxstatat@plt+0xe18>  // b.any
  40313c:	ldr	x0, [x20, #8]
  403140:	add	x1, sp, #0xf0
  403144:	bl	40b890 <__fxstatat@plt+0x95e0>
  403148:	cmn	w0, #0x1
  40314c:	b.eq	4030c8 <__fxstatat@plt+0xe18>  // b.none
  403150:	ldr	x0, [x19, #72]
  403154:	ldr	x1, [sp, #240]
  403158:	cbz	x0, 4030d0 <__fxstatat@plt+0xe20>
  40315c:	str	x1, [sp, #216]
  403160:	add	x1, sp, #0xd8
  403164:	bl	405674 <__fxstatat@plt+0x33c4>
  403168:	mov	x23, x0
  40316c:	cbz	x0, 4030d0 <__fxstatat@plt+0xe20>
  403170:	ldr	x22, [x0, #8]
  403174:	ldr	x0, [x22, #16]
  403178:	cbz	x0, 403258 <__fxstatat@plt+0xfa8>
  40317c:	ldr	x26, [x20, #16]
  403180:	cbz	x26, 403258 <__fxstatat@plt+0xfa8>
  403184:	bl	401d70 <strlen@plt>
  403188:	mov	x24, x0
  40318c:	mov	x0, x26
  403190:	bl	401d70 <strlen@plt>
  403194:	cmp	x24, x0
  403198:	cset	w24, cc  // cc = lo, ul, last
  40319c:	ldrb	w0, [x19, #81]
  4031a0:	ldr	x26, [x20]
  4031a4:	cbnz	w0, 4031c8 <__fxstatat@plt+0xf18>
  4031a8:	ldrb	w0, [x20, #40]
  4031ac:	tbz	w0, #1, 4031c8 <__fxstatat@plt+0xf18>
  4031b0:	ldrb	w0, [x22, #40]
  4031b4:	tbz	w0, #1, 4031c8 <__fxstatat@plt+0xf18>
  4031b8:	ldr	x0, [x22]
  4031bc:	mov	x1, x26
  4031c0:	bl	4020a0 <strcmp@plt>
  4031c4:	cbnz	w0, 4030d0 <__fxstatat@plt+0xe20>
  4031c8:	mov	x0, x26
  4031cc:	mov	w1, #0x2f                  	// #47
  4031d0:	bl	402150 <strchr@plt>
  4031d4:	cbz	x0, 4031e8 <__fxstatat@plt+0xf38>
  4031d8:	ldr	x0, [x22]
  4031dc:	mov	w1, #0x2f                  	// #47
  4031e0:	bl	402150 <strchr@plt>
  4031e4:	cbz	x0, 403240 <__fxstatat@plt+0xf90>
  4031e8:	ldr	x27, [x22, #8]
  4031ec:	eor	w24, w24, #0x1
  4031f0:	mov	x0, x27
  4031f4:	bl	401d70 <strlen@plt>
  4031f8:	mov	x1, x0
  4031fc:	str	x1, [sp, #112]
  403200:	ldr	x28, [x20, #8]
  403204:	mov	x0, x28
  403208:	bl	401d70 <strlen@plt>
  40320c:	ldr	x1, [sp, #112]
  403210:	cmp	x1, x0
  403214:	cset	w0, hi  // hi = pmore
  403218:	tst	w0, w24
  40321c:	b.ne	403240 <__fxstatat@plt+0xf90>  // b.any
  403220:	ldr	x0, [x22]
  403224:	mov	x1, x26
  403228:	bl	4020a0 <strcmp@plt>
  40322c:	cbz	w0, 403260 <__fxstatat@plt+0xfb0>
  403230:	mov	x1, x27
  403234:	mov	x0, x28
  403238:	bl	4020a0 <strcmp@plt>
  40323c:	cbnz	w0, 403260 <__fxstatat@plt+0xfb0>
  403240:	str	x20, [x23, #8]
  403244:	ldr	x20, [x20, #48]
  403248:	cbnz	w25, 403058 <__fxstatat@plt+0xda8>
  40324c:	mov	x0, x22
  403250:	bl	409550 <__fxstatat@plt+0x72a0>
  403254:	b	403058 <__fxstatat@plt+0xda8>
  403258:	mov	w24, #0x0                   	// #0
  40325c:	b	40319c <__fxstatat@plt+0xeec>
  403260:	mov	x22, x20
  403264:	b	403244 <__fxstatat@plt+0xf94>
  403268:	ldp	x0, x21, [x21, #8]
  40326c:	mov	w25, #0x1                   	// #1
  403270:	str	x20, [x0, #48]
  403274:	mov	x20, x0
  403278:	b	403064 <__fxstatat@plt+0xdb4>
  40327c:	ldrb	w0, [x19, #81]
  403280:	cbz	w0, 4032c4 <__fxstatat@plt+0x1014>
  403284:	adrp	x0, 420000 <__fxstatat@plt+0x1dd50>
  403288:	strb	wzr, [sp]
  40328c:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  403290:	add	x1, x1, #0xb5
  403294:	ldrb	w2, [x0, #788]
  403298:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  40329c:	add	x0, x0, #0x660
  4032a0:	add	x7, x19, #0x58
  4032a4:	cmp	w2, #0x0
  4032a8:	mov	w6, #0x0                   	// #0
  4032ac:	csel	x1, x1, x0, ne  // ne = any
  4032b0:	mov	w5, #0x0                   	// #0
  4032b4:	mov	x4, #0x0                   	// #0
  4032b8:	mov	x3, #0x0                   	// #0
  4032bc:	mov	x2, #0x0                   	// #0
  4032c0:	bl	403a70 <__fxstatat@plt+0x17c0>
  4032c4:	mov	x22, #0x0                   	// #0
  4032c8:	adrp	x25, 420000 <__fxstatat@plt+0x1dd50>
  4032cc:	b	403360 <__fxstatat@plt+0x10b0>
  4032d0:	ldr	x0, [x19, #8]
  4032d4:	lsl	x23, x20, #3
  4032d8:	ldr	x0, [x0, x24]
  4032dc:	ldr	x21, [x0, x23]
  4032e0:	cbz	x20, 4032ec <__fxstatat@plt+0x103c>
  4032e4:	mov	w0, #0x20                  	// #32
  4032e8:	bl	401f70 <putchar_unlocked@plt>
  4032ec:	ldr	x0, [x19, #16]
  4032f0:	sub	x0, x0, #0x1
  4032f4:	cmp	x20, x0
  4032f8:	ldr	x0, [x19, #40]
  4032fc:	cset	w3, eq  // eq = none
  403300:	lsl	w3, w3, #3
  403304:	ldr	x0, [x0, x23]
  403308:	ldr	w2, [x0, #40]
  40330c:	ldr	x1, [x0, #32]
  403310:	mov	x0, x21
  403314:	str	x1, [sp, #240]
  403318:	add	x1, sp, #0xf0
  40331c:	bl	406acc <__fxstatat@plt+0x481c>
  403320:	mov	x21, x0
  403324:	cbnz	x0, 403334 <__fxstatat@plt+0x1084>
  403328:	ldr	x0, [x19, #8]
  40332c:	ldr	x0, [x0, x24]
  403330:	ldr	x0, [x0, x23]
  403334:	add	x20, x20, #0x1
  403338:	ldr	x1, [x25, #1472]
  40333c:	bl	402200 <fputs_unlocked@plt>
  403340:	mov	x0, x21
  403344:	bl	4020f0 <free@plt>
  403348:	ldr	x0, [x19, #16]
  40334c:	cmp	x20, x0
  403350:	b.cc	4032d0 <__fxstatat@plt+0x1020>  // b.lo, b.ul, b.last
  403354:	add	x22, x22, #0x1
  403358:	mov	w0, #0xa                   	// #10
  40335c:	bl	401f70 <putchar_unlocked@plt>
  403360:	ldr	x0, [x19]
  403364:	cmp	x22, x0
  403368:	b.cs	403378 <__fxstatat@plt+0x10c8>  // b.hs, b.nlast
  40336c:	lsl	x24, x22, #3
  403370:	mov	x20, #0x0                   	// #0
  403374:	b	403348 <__fxstatat@plt+0x1098>
  403378:	ldr	w0, [x19, #68]
  40337c:	ldp	x29, x30, [sp, #16]
  403380:	ldp	x19, x20, [sp, #32]
  403384:	ldp	x21, x22, [sp, #48]
  403388:	ldp	x23, x24, [sp, #64]
  40338c:	ldp	x25, x26, [sp, #80]
  403390:	ldp	x27, x28, [sp, #96]
  403394:	add	sp, sp, #0x170
  403398:	ret
  40339c:	mov	w0, #0x1                   	// #1
  4033a0:	b	40337c <__fxstatat@plt+0x10cc>
  4033a4:	mov	x29, #0x0                   	// #0
  4033a8:	mov	x30, #0x0                   	// #0
  4033ac:	mov	x5, x0
  4033b0:	ldr	x1, [sp]
  4033b4:	add	x2, sp, #0x8
  4033b8:	mov	x6, sp
  4033bc:	movz	x0, #0x0, lsl #48
  4033c0:	movk	x0, #0x0, lsl #32
  4033c4:	movk	x0, #0x40, lsl #16
  4033c8:	movk	x0, #0x22c0
  4033cc:	movz	x3, #0x0, lsl #48
  4033d0:	movk	x3, #0x0, lsl #32
  4033d4:	movk	x3, #0x40, lsl #16
  4033d8:	movk	x3, #0xb7f8
  4033dc:	movz	x4, #0x0, lsl #48
  4033e0:	movk	x4, #0x0, lsl #32
  4033e4:	movk	x4, #0x40, lsl #16
  4033e8:	movk	x4, #0xb878
  4033ec:	bl	401f30 <__libc_start_main@plt>
  4033f0:	bl	402010 <abort@plt>
  4033f4:	adrp	x0, 41f000 <__fxstatat@plt+0x1cd50>
  4033f8:	ldr	x0, [x0, #4064]
  4033fc:	cbz	x0, 403404 <__fxstatat@plt+0x1154>
  403400:	b	401ff0 <__gmon_start__@plt>
  403404:	ret
  403408:	adrp	x0, 420000 <__fxstatat@plt+0x1dd50>
  40340c:	add	x1, x0, #0x5a0
  403410:	adrp	x0, 420000 <__fxstatat@plt+0x1dd50>
  403414:	add	x0, x0, #0x5a0
  403418:	cmp	x1, x0
  40341c:	b.eq	403448 <__fxstatat@plt+0x1198>  // b.none
  403420:	sub	sp, sp, #0x10
  403424:	adrp	x1, 40b000 <__fxstatat@plt+0x8d50>
  403428:	ldr	x1, [x1, #2280]
  40342c:	str	x1, [sp, #8]
  403430:	cbz	x1, 403440 <__fxstatat@plt+0x1190>
  403434:	mov	x16, x1
  403438:	add	sp, sp, #0x10
  40343c:	br	x16
  403440:	add	sp, sp, #0x10
  403444:	ret
  403448:	ret
  40344c:	adrp	x0, 420000 <__fxstatat@plt+0x1dd50>
  403450:	add	x1, x0, #0x5a0
  403454:	adrp	x0, 420000 <__fxstatat@plt+0x1dd50>
  403458:	add	x0, x0, #0x5a0
  40345c:	sub	x1, x1, x0
  403460:	mov	x2, #0x2                   	// #2
  403464:	asr	x1, x1, #3
  403468:	sdiv	x1, x1, x2
  40346c:	cbz	x1, 403498 <__fxstatat@plt+0x11e8>
  403470:	sub	sp, sp, #0x10
  403474:	adrp	x2, 40b000 <__fxstatat@plt+0x8d50>
  403478:	ldr	x2, [x2, #2288]
  40347c:	str	x2, [sp, #8]
  403480:	cbz	x2, 403490 <__fxstatat@plt+0x11e0>
  403484:	mov	x16, x2
  403488:	add	sp, sp, #0x10
  40348c:	br	x16
  403490:	add	sp, sp, #0x10
  403494:	ret
  403498:	ret
  40349c:	stp	x29, x30, [sp, #-32]!
  4034a0:	mov	x29, sp
  4034a4:	str	x19, [sp, #16]
  4034a8:	adrp	x19, 420000 <__fxstatat@plt+0x1dd50>
  4034ac:	ldrb	w0, [x19, #1488]
  4034b0:	cbnz	w0, 4034c0 <__fxstatat@plt+0x1210>
  4034b4:	bl	403408 <__fxstatat@plt+0x1158>
  4034b8:	mov	w0, #0x1                   	// #1
  4034bc:	strb	w0, [x19, #1488]
  4034c0:	ldr	x19, [sp, #16]
  4034c4:	ldp	x29, x30, [sp], #32
  4034c8:	ret
  4034cc:	b	40344c <__fxstatat@plt+0x119c>
  4034d0:	stp	x29, x30, [sp, #-32]!
  4034d4:	mov	x29, sp
  4034d8:	stp	x19, x20, [sp, #16]
  4034dc:	mov	x19, x0
  4034e0:	mov	w20, #0x3f                  	// #63
  4034e4:	ldrb	w0, [x19]
  4034e8:	cbnz	w0, 4034f8 <__fxstatat@plt+0x1248>
  4034ec:	ldp	x19, x20, [sp, #16]
  4034f0:	ldp	x29, x30, [sp], #32
  4034f4:	ret
  4034f8:	bl	404858 <__fxstatat@plt+0x25a8>
  4034fc:	tst	w0, #0xff
  403500:	b.eq	403508 <__fxstatat@plt+0x1258>  // b.none
  403504:	strb	w20, [x19]
  403508:	add	x19, x19, #0x1
  40350c:	b	4034e4 <__fxstatat@plt+0x1234>
  403510:	stp	x29, x30, [sp, #-48]!
  403514:	mov	x2, #0x8                   	// #8
  403518:	mov	x29, sp
  40351c:	stp	x19, x20, [sp, #16]
  403520:	adrp	x19, 420000 <__fxstatat@plt+0x1dd50>
  403524:	str	x21, [sp, #32]
  403528:	add	x21, x19, #0x5d8
  40352c:	ldr	x1, [x19, #1496]
  403530:	ldr	x0, [x21, #8]
  403534:	add	x1, x1, #0x1
  403538:	str	x1, [x19, #1496]
  40353c:	bl	408a10 <__fxstatat@plt+0x6760>
  403540:	mov	x20, x0
  403544:	ldr	x19, [x19, #1496]
  403548:	mov	x1, #0x8                   	// #8
  40354c:	ldr	x0, [x21, #16]
  403550:	str	x20, [x21, #8]
  403554:	lsl	x19, x19, #3
  403558:	sub	x19, x19, #0x8
  40355c:	bl	40899c <__fxstatat@plt+0x66ec>
  403560:	ldr	x21, [sp, #32]
  403564:	str	x0, [x20, x19]
  403568:	ldp	x19, x20, [sp, #16]
  40356c:	ldp	x29, x30, [sp], #48
  403570:	ret
  403574:	ldr	x0, [x0]
  403578:	udiv	x2, x0, x1
  40357c:	msub	x0, x2, x1, x0
  403580:	ret
  403584:	ldr	x2, [x0]
  403588:	ldr	x0, [x1]
  40358c:	cmp	x2, x0
  403590:	cset	w0, eq  // eq = none
  403594:	ret
  403598:	stp	x29, x30, [sp, #-32]!
  40359c:	mov	x29, sp
  4035a0:	stp	x19, x20, [sp, #16]
  4035a4:	mov	x20, x0
  4035a8:	adrp	x0, 420000 <__fxstatat@plt+0x1dd50>
  4035ac:	ldr	x19, [x0, #1520]
  4035b0:	cbz	x19, 4035e0 <__fxstatat@plt+0x1330>
  4035b4:	cbz	x20, 4035e0 <__fxstatat@plt+0x1330>
  4035b8:	ldr	x1, [x19]
  4035bc:	mov	x0, x20
  4035c0:	bl	4020a0 <strcmp@plt>
  4035c4:	cbz	w0, 4035e0 <__fxstatat@plt+0x1330>
  4035c8:	ldr	x19, [x19, #8]
  4035cc:	cbnz	x19, 4035b8 <__fxstatat@plt+0x1308>
  4035d0:	mov	w0, #0x0                   	// #0
  4035d4:	ldp	x19, x20, [sp, #16]
  4035d8:	ldp	x29, x30, [sp], #32
  4035dc:	ret
  4035e0:	mov	w0, #0x1                   	// #1
  4035e4:	b	4035d4 <__fxstatat@plt+0x1324>
  4035e8:	stp	x29, x30, [sp, #-32]!
  4035ec:	mov	x29, sp
  4035f0:	stp	x19, x20, [sp, #16]
  4035f4:	mov	x20, x0
  4035f8:	adrp	x0, 420000 <__fxstatat@plt+0x1dd50>
  4035fc:	ldr	x19, [x0, #1528]
  403600:	cbz	x19, 403620 <__fxstatat@plt+0x1370>
  403604:	cbz	x20, 403620 <__fxstatat@plt+0x1370>
  403608:	ldr	x1, [x19]
  40360c:	mov	x0, x20
  403610:	bl	4020a0 <strcmp@plt>
  403614:	cbz	w0, 403630 <__fxstatat@plt+0x1380>
  403618:	ldr	x19, [x19, #8]
  40361c:	cbnz	x19, 403608 <__fxstatat@plt+0x1358>
  403620:	mov	w0, #0x0                   	// #0
  403624:	ldp	x19, x20, [sp, #16]
  403628:	ldp	x29, x30, [sp], #32
  40362c:	ret
  403630:	mov	w0, #0x1                   	// #1
  403634:	b	403624 <__fxstatat@plt+0x1374>
  403638:	b	4020f0 <free@plt>
  40363c:	stp	x29, x30, [sp, #-32]!
  403640:	mov	x29, sp
  403644:	stp	x19, x20, [sp, #16]
  403648:	adrp	x19, 420000 <__fxstatat@plt+0x1dd50>
  40364c:	mov	x20, x0
  403650:	ldr	w0, [x19, #736]
  403654:	tbz	w0, #31, 403664 <__fxstatat@plt+0x13b4>
  403658:	mov	w0, #0x1                   	// #1
  40365c:	bl	4021b0 <isatty@plt>
  403660:	str	w0, [x19, #736]
  403664:	ldr	w2, [x19, #736]
  403668:	adrp	x0, 403000 <__fxstatat@plt+0xd50>
  40366c:	adrp	x1, 403000 <__fxstatat@plt+0xd50>
  403670:	add	x0, x0, #0x4d0
  403674:	cmp	w2, #0x0
  403678:	add	x1, x1, #0x9c8
  40367c:	csel	x1, x1, x0, ne  // ne = any
  403680:	mov	x0, x20
  403684:	ldp	x19, x20, [sp, #16]
  403688:	mov	x16, x1
  40368c:	ldp	x29, x30, [sp], #32
  403690:	br	x16
  403694:	sub	sp, sp, #0x2e0
  403698:	stp	x29, x30, [sp]
  40369c:	mov	x29, sp
  4036a0:	stp	x19, x20, [sp, #16]
  4036a4:	adrp	x19, 420000 <__fxstatat@plt+0x1dd50>
  4036a8:	add	x19, x19, #0x5d8
  4036ac:	stp	x23, x24, [sp, #48]
  4036b0:	adrp	x23, 40b000 <__fxstatat@plt+0x8d50>
  4036b4:	add	x23, x23, #0x957
  4036b8:	mov	x20, #0x0                   	// #0
  4036bc:	stp	x21, x22, [sp, #32]
  4036c0:	bl	403510 <__fxstatat@plt+0x1260>
  4036c4:	ldr	x0, [x19, #16]
  4036c8:	cmp	x0, x20
  4036cc:	b.hi	4036e8 <__fxstatat@plt+0x1438>  // b.pmore
  4036d0:	ldp	x29, x30, [sp]
  4036d4:	ldp	x19, x20, [sp, #16]
  4036d8:	ldp	x21, x22, [sp, #32]
  4036dc:	ldp	x23, x24, [sp, #48]
  4036e0:	add	sp, sp, #0x2e0
  4036e4:	ret
  4036e8:	ldr	x24, [x19, #40]
  4036ec:	lsl	x21, x20, #3
  4036f0:	mov	w2, #0x5                   	// #5
  4036f4:	ldr	x0, [x24, x21]
  4036f8:	str	xzr, [sp, #72]
  4036fc:	ldr	x1, [x0, #24]
  403700:	mov	x0, #0x0                   	// #0
  403704:	bl	4021e0 <dcgettext@plt>
  403708:	mov	x22, x0
  40370c:	ldr	x1, [x24, x21]
  403710:	ldr	w0, [x19, #48]
  403714:	ldr	w1, [x1]
  403718:	cmp	w1, #0x2
  40371c:	b.ne	40389c <__fxstatat@plt+0x15ec>  // b.any
  403720:	cbz	w0, 403734 <__fxstatat@plt+0x1484>
  403724:	cmp	w0, #0x4
  403728:	b.ne	403894 <__fxstatat@plt+0x15e4>  // b.any
  40372c:	ldr	w0, [x19, #52]
  403730:	tbnz	w0, #4, 40389c <__fxstatat@plt+0x15ec>
  403734:	ldr	x0, [x19, #56]
  403738:	mov	w2, #0x124                 	// #292
  40373c:	ldr	w1, [x19, #52]
  403740:	mov	x7, #0x3e8                 	// #1000
  403744:	mov	x3, x0
  403748:	mov	x4, x0
  40374c:	and	w2, w1, w2
  403750:	udiv	x5, x4, x7
  403754:	msub	x6, x5, x7, x4
  403758:	mov	x4, x5
  40375c:	and	x5, x3, #0x3ff
  403760:	lsr	x3, x3, #10
  403764:	orr	x8, x6, x5
  403768:	cbz	x8, 403750 <__fxstatat@plt+0x14a0>
  40376c:	cmp	x6, #0x0
  403770:	cset	w4, eq  // eq = none
  403774:	cmp	x5, #0x0
  403778:	cset	w3, eq  // eq = none
  40377c:	cmp	w4, w3
  403780:	b.cs	4037fc <__fxstatat@plt+0x154c>  // b.hs, b.nlast
  403784:	mov	w1, #0xb8                  	// #184
  403788:	orr	w2, w2, w1
  40378c:	tbz	w2, #5, 403810 <__fxstatat@plt+0x1560>
  403790:	mov	x4, #0x1                   	// #1
  403794:	mov	x3, x4
  403798:	add	x1, sp, #0x50
  40379c:	bl	406018 <__fxstatat@plt+0x3d68>
  4037a0:	mov	x1, x23
  4037a4:	mov	x22, x0
  4037a8:	mov	w2, #0x5                   	// #5
  4037ac:	mov	x0, #0x0                   	// #0
  4037b0:	bl	4021e0 <dcgettext@plt>
  4037b4:	mov	x24, x0
  4037b8:	mov	w2, #0x5                   	// #5
  4037bc:	adrp	x1, 40b000 <__fxstatat@plt+0x8d50>
  4037c0:	mov	x0, #0x0                   	// #0
  4037c4:	add	x1, x1, #0x95e
  4037c8:	bl	4021e0 <dcgettext@plt>
  4037cc:	mov	x4, x24
  4037d0:	mov	x3, x22
  4037d4:	mov	x2, x0
  4037d8:	mov	w1, #0x1                   	// #1
  4037dc:	add	x0, sp, #0x48
  4037e0:	bl	402070 <__asprintf_chk@plt>
  4037e4:	cmn	w0, #0x1
  4037e8:	b.ne	4037f0 <__fxstatat@plt+0x1540>  // b.any
  4037ec:	str	xzr, [sp, #72]
  4037f0:	ldr	x0, [sp, #72]
  4037f4:	cbnz	x0, 403850 <__fxstatat@plt+0x15a0>
  4037f8:	bl	408b60 <__fxstatat@plt+0x68b0>
  4037fc:	mov	w3, #0x98                  	// #152
  403800:	b.ls	403818 <__fxstatat@plt+0x1568>  // b.plast
  403804:	mov	w2, #0x104                 	// #260
  403808:	and	w1, w1, w2
  40380c:	orr	w2, w1, w3
  403810:	orr	w2, w2, #0x100
  403814:	b	403790 <__fxstatat@plt+0x14e0>
  403818:	orr	w2, w2, w3
  40381c:	b	40378c <__fxstatat@plt+0x14dc>
  403820:	ldr	x0, [x19, #56]
  403824:	add	x1, sp, #0x50
  403828:	bl	4067e8 <__fxstatat@plt+0x4538>
  40382c:	mov	x24, x0
  403830:	mov	w2, #0x5                   	// #5
  403834:	adrp	x1, 40b000 <__fxstatat@plt+0x8d50>
  403838:	mov	x0, #0x0                   	// #0
  40383c:	add	x1, x1, #0x95e
  403840:	bl	4021e0 <dcgettext@plt>
  403844:	mov	x4, x22
  403848:	mov	x3, x24
  40384c:	b	4037d4 <__fxstatat@plt+0x1524>
  403850:	bl	40363c <__fxstatat@plt+0x138c>
  403854:	add	x20, x20, #0x1
  403858:	ldp	x1, x2, [x19]
  40385c:	ldr	x0, [sp, #72]
  403860:	add	x1, x2, x1, lsl #3
  403864:	ldur	x1, [x1, #-8]
  403868:	str	x0, [x1, x21]
  40386c:	mov	w1, #0x0                   	// #0
  403870:	bl	406d1c <__fxstatat@plt+0x4a6c>
  403874:	sxtw	x3, w0
  403878:	ldr	x1, [x19, #40]
  40387c:	ldr	x2, [x1, x21]
  403880:	ldr	x1, [x2, #32]
  403884:	cmp	x1, w0, sxtw
  403888:	csel	x1, x1, x3, cs  // cs = hs, nlast
  40388c:	str	x1, [x2, #32]
  403890:	b	4036c4 <__fxstatat@plt+0x1414>
  403894:	cmp	w0, #0x3
  403898:	b.eq	403820 <__fxstatat@plt+0x1570>  // b.none
  40389c:	mov	x0, x22
  4038a0:	bl	401fc0 <strdup@plt>
  4038a4:	str	x0, [sp, #72]
  4038a8:	b	4037f0 <__fxstatat@plt+0x1540>
  4038ac:	stp	x29, x30, [sp, #-48]!
  4038b0:	mov	x2, #0x8                   	// #8
  4038b4:	mov	x29, sp
  4038b8:	stp	x19, x20, [sp, #16]
  4038bc:	adrp	x20, 420000 <__fxstatat@plt+0x1dd50>
  4038c0:	add	x20, x20, #0x5d8
  4038c4:	sxtw	x19, w0
  4038c8:	str	x21, [sp, #32]
  4038cc:	mov	x21, x1
  4038d0:	ldr	x0, [x20, #40]
  4038d4:	ldr	x1, [x20, #16]
  4038d8:	add	x1, x1, #0x1
  4038dc:	str	x1, [x20, #16]
  4038e0:	bl	408a10 <__fxstatat@plt+0x6760>
  4038e4:	str	x0, [x20, #40]
  4038e8:	ldr	x1, [x20, #16]
  4038ec:	adrp	x2, 420000 <__fxstatat@plt+0x1dd50>
  4038f0:	add	x2, x2, #0x2e0
  4038f4:	add	x3, x2, #0x8
  4038f8:	add	x0, x0, x1, lsl #3
  4038fc:	mov	w1, #0x30                  	// #48
  403900:	smaddl	x1, w19, w1, x3
  403904:	stur	x1, [x0, #-8]
  403908:	cbz	x21, 403918 <__fxstatat@plt+0x1668>
  40390c:	mov	x0, #0x30                  	// #48
  403910:	madd	x0, x19, x0, x3
  403914:	str	x21, [x0, #24]
  403918:	add	x2, x2, #0x8
  40391c:	mov	x0, #0x30                  	// #48
  403920:	madd	x19, x19, x0, x2
  403924:	ldrb	w0, [x19, #44]
  403928:	cbz	w0, 40394c <__fxstatat@plt+0x169c>
  40392c:	adrp	x3, 40c000 <__fxstatat@plt+0x9d50>
  403930:	adrp	x1, 40b000 <__fxstatat@plt+0x8d50>
  403934:	adrp	x0, 40b000 <__fxstatat@plt+0x8d50>
  403938:	add	x3, x3, #0x6e0
  40393c:	add	x1, x1, #0x964
  403940:	add	x0, x0, #0x96d
  403944:	mov	w2, #0x196                 	// #406
  403948:	bl	402250 <__assert_fail@plt>
  40394c:	mov	w0, #0x1                   	// #1
  403950:	strb	w0, [x19, #44]
  403954:	ldp	x19, x20, [sp, #16]
  403958:	ldr	x21, [sp, #32]
  40395c:	ldp	x29, x30, [sp], #48
  403960:	ret
  403964:	stp	x29, x30, [sp, #-32]!
  403968:	mov	x29, sp
  40396c:	str	x19, [sp, #16]
  403970:	and	w19, w0, #0xff
  403974:	mov	x0, x1
  403978:	mov	x1, x2
  40397c:	cmn	x0, #0x3
  403980:	b.ls	40399c <__fxstatat@plt+0x16ec>  // b.plast
  403984:	cbnz	w19, 4039a0 <__fxstatat@plt+0x16f0>
  403988:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  40398c:	add	x0, x0, #0xb5
  403990:	ldr	x19, [sp, #16]
  403994:	ldp	x29, x30, [sp], #32
  403998:	ret
  40399c:	cbz	w19, 4039a4 <__fxstatat@plt+0x16f4>
  4039a0:	neg	x0, x0
  4039a4:	adrp	x2, 420000 <__fxstatat@plt+0x1dd50>
  4039a8:	add	x1, x1, w19, uxtb
  4039ac:	ldr	w2, [x2, #1548]
  4039b0:	bl	406018 <__fxstatat@plt+0x3d68>
  4039b4:	cbz	w19, 403990 <__fxstatat@plt+0x16e0>
  4039b8:	mov	w1, #0x2d                  	// #45
  4039bc:	sub	x0, x0, #0x1
  4039c0:	strb	w1, [x0]
  4039c4:	b	403990 <__fxstatat@plt+0x16e0>
  4039c8:	stp	x29, x30, [sp, #-80]!
  4039cc:	mov	x29, sp
  4039d0:	stp	x19, x20, [sp, #16]
  4039d4:	mov	x19, x0
  4039d8:	stp	x21, x22, [sp, #32]
  4039dc:	mov	x21, x19
  4039e0:	stp	x23, x24, [sp, #48]
  4039e4:	bl	401d70 <strlen@plt>
  4039e8:	add	x22, x19, x0
  4039ec:	mov	w24, #0x3f                  	// #63
  4039f0:	str	xzr, [sp, #72]
  4039f4:	cmp	x21, x22
  4039f8:	b.ne	403a14 <__fxstatat@plt+0x1764>  // b.any
  4039fc:	strb	wzr, [x19]
  403a00:	ldp	x19, x20, [sp, #16]
  403a04:	ldp	x21, x22, [sp, #32]
  403a08:	ldp	x23, x24, [sp, #48]
  403a0c:	ldp	x29, x30, [sp], #80
  403a10:	ret
  403a14:	sub	x23, x22, x21
  403a18:	add	x3, sp, #0x48
  403a1c:	mov	x2, x23
  403a20:	mov	x1, x21
  403a24:	add	x0, sp, #0x44
  403a28:	bl	409428 <__fxstatat@plt+0x7178>
  403a2c:	mov	x20, x0
  403a30:	cmp	x23, x0
  403a34:	b.cc	403a60 <__fxstatat@plt+0x17b0>  // b.lo, b.ul, b.last
  403a38:	ldr	w0, [sp, #68]
  403a3c:	bl	401e10 <iswcntrl@plt>
  403a40:	cbnz	w0, 403a64 <__fxstatat@plt+0x17b4>
  403a44:	mov	x0, x19
  403a48:	add	x19, x19, x20
  403a4c:	mov	x2, x20
  403a50:	mov	x1, x21
  403a54:	bl	401d40 <memmove@plt>
  403a58:	add	x21, x21, x20
  403a5c:	b	4039f4 <__fxstatat@plt+0x1744>
  403a60:	mov	x20, #0x1                   	// #1
  403a64:	strb	w24, [x19], #1
  403a68:	str	xzr, [sp, #72]
  403a6c:	b	403a58 <__fxstatat@plt+0x17a8>
  403a70:	sub	sp, sp, #0x3b0
  403a74:	and	w5, w5, #0xff
  403a78:	stp	x29, x30, [sp]
  403a7c:	mov	x29, sp
  403a80:	stp	x19, x20, [sp, #16]
  403a84:	mov	x19, x3
  403a88:	mov	x20, x4
  403a8c:	stp	x21, x22, [sp, #32]
  403a90:	mov	x22, x0
  403a94:	mov	x21, x1
  403a98:	stp	x23, x24, [sp, #48]
  403a9c:	mov	x23, x2
  403aa0:	mov	x24, x7
  403aa4:	stp	x25, x26, [sp, #64]
  403aa8:	ldrb	w25, [sp, #944]
  403aac:	str	x27, [sp, #80]
  403ab0:	ands	w27, w6, #0xff
  403ab4:	b.eq	403ac4 <__fxstatat@plt+0x1814>  // b.none
  403ab8:	adrp	x0, 420000 <__fxstatat@plt+0x1dd50>
  403abc:	ldrb	w0, [x0, #1560]
  403ac0:	cbnz	w0, 403dbc <__fxstatat@plt+0x1b0c>
  403ac4:	cbz	w5, 403ae0 <__fxstatat@plt+0x1830>
  403ac8:	adrp	x0, 420000 <__fxstatat@plt+0x1dd50>
  403acc:	add	x0, x0, #0x5d8
  403ad0:	ldrb	w1, [x0, #65]
  403ad4:	cbnz	w1, 403ae0 <__fxstatat@plt+0x1830>
  403ad8:	ldrb	w0, [x0, #66]
  403adc:	cbz	w0, 403dbc <__fxstatat@plt+0x1b0c>
  403ae0:	mov	x0, x20
  403ae4:	bl	403598 <__fxstatat@plt+0x12e8>
  403ae8:	tst	w0, #0xff
  403aec:	b.eq	403dbc <__fxstatat@plt+0x1b0c>  // b.none
  403af0:	mov	x0, x20
  403af4:	bl	4035e8 <__fxstatat@plt+0x1338>
  403af8:	tst	w0, #0xff
  403afc:	b.ne	403dbc <__fxstatat@plt+0x1b0c>  // b.any
  403b00:	cmp	x24, #0x0
  403b04:	ccmp	x21, #0x0, #0x4, eq  // eq = none
  403b08:	b.eq	403b7c <__fxstatat@plt+0x18cc>  // b.none
  403b0c:	ldrb	w0, [x21]
  403b10:	cmp	w0, #0x2f
  403b14:	b.ne	403dbc <__fxstatat@plt+0x1b0c>  // b.any
  403b18:	cmp	x19, #0x0
  403b1c:	csel	x19, x19, x21, ne  // ne = any
  403b20:	add	x2, sp, #0x68
  403b24:	mov	x1, x22
  403b28:	mov	x0, x19
  403b2c:	adrp	x26, 420000 <__fxstatat@plt+0x1dd50>
  403b30:	bl	409318 <__fxstatat@plt+0x7068>
  403b34:	add	x26, x26, #0x5d8
  403b38:	cbz	w0, 403ddc <__fxstatat@plt+0x1b2c>
  403b3c:	bl	402260 <__errno_location@plt>
  403b40:	ldr	w20, [x0]
  403b44:	cbz	w25, 403d8c <__fxstatat@plt+0x1adc>
  403b48:	cmp	w20, #0xd
  403b4c:	ccmp	w20, #0x2, #0x4, ne  // ne = any
  403b50:	b.ne	403d8c <__fxstatat@plt+0x1adc>  // b.any
  403b54:	ldrb	w0, [x26, #65]
  403b58:	cbz	w0, 403dbc <__fxstatat@plt+0x1b0c>
  403b5c:	mov	x0, #0xffffffffffffffff    	// #-1
  403b60:	adrp	x20, 40d000 <__fxstatat@plt+0xad50>
  403b64:	add	x20, x20, #0xb5
  403b68:	stp	x0, x0, [sp, #104]
  403b6c:	stp	x0, x0, [sp, #120]
  403b70:	strb	wzr, [sp, #136]
  403b74:	stp	x0, x0, [sp, #144]
  403b78:	b	403b9c <__fxstatat@plt+0x18ec>
  403b7c:	cbnz	x19, 403b88 <__fxstatat@plt+0x18d8>
  403b80:	cmp	x21, #0x0
  403b84:	csel	x19, x22, x21, eq  // eq = none
  403b88:	cbz	x24, 403b20 <__fxstatat@plt+0x1870>
  403b8c:	mov	x1, x24
  403b90:	add	x0, sp, #0x68
  403b94:	mov	x2, #0x38                  	// #56
  403b98:	bl	401d30 <memcpy@plt>
  403b9c:	ldr	x0, [sp, #112]
  403ba0:	adrp	x19, 420000 <__fxstatat@plt+0x1dd50>
  403ba4:	add	x19, x19, #0x5d8
  403ba8:	cbnz	x0, 403bbc <__fxstatat@plt+0x190c>
  403bac:	ldrb	w0, [x19, #65]
  403bb0:	cbnz	w0, 403bbc <__fxstatat@plt+0x190c>
  403bb4:	ldrb	w0, [x19, #66]
  403bb8:	cbz	w0, 403dbc <__fxstatat@plt+0x1b0c>
  403bbc:	cbnz	x24, 403bc8 <__fxstatat@plt+0x1918>
  403bc0:	mov	w0, #0x1                   	// #1
  403bc4:	strb	w0, [x19, #80]
  403bc8:	bl	403510 <__fxstatat@plt+0x1260>
  403bcc:	cbnz	x22, 403bd8 <__fxstatat@plt+0x1928>
  403bd0:	adrp	x22, 40d000 <__fxstatat@plt+0xad50>
  403bd4:	add	x22, x22, #0xb5
  403bd8:	cbnz	x23, 403be4 <__fxstatat@plt+0x1934>
  403bdc:	adrp	x23, 40d000 <__fxstatat@plt+0xad50>
  403be0:	add	x23, x23, #0xb5
  403be4:	mov	x0, x22
  403be8:	bl	408b38 <__fxstatat@plt+0x6888>
  403bec:	mov	x22, x0
  403bf0:	cbz	w25, 403c3c <__fxstatat@plt+0x198c>
  403bf4:	bl	401d70 <strlen@plt>
  403bf8:	cmp	x0, #0x24
  403bfc:	b.ls	403c3c <__fxstatat@plt+0x198c>  // b.plast
  403c00:	sub	x0, x0, #0x24
  403c04:	adrp	x1, 40b000 <__fxstatat@plt+0x8d50>
  403c08:	add	x0, x22, x0
  403c0c:	add	x1, x1, #0x97b
  403c10:	bl	402140 <strspn@plt>
  403c14:	cmp	x0, #0x24
  403c18:	b.ne	403c3c <__fxstatat@plt+0x198c>  // b.any
  403c1c:	mov	x0, x22
  403c20:	mov	w1, #0x0                   	// #0
  403c24:	bl	404988 <__fxstatat@plt+0x26d8>
  403c28:	mov	x25, x0
  403c2c:	cbz	x0, 403c3c <__fxstatat@plt+0x198c>
  403c30:	mov	x0, x22
  403c34:	mov	x22, x25
  403c38:	bl	4020f0 <free@plt>
  403c3c:	cbnz	x20, 403c48 <__fxstatat@plt+0x1998>
  403c40:	adrp	x20, 40d000 <__fxstatat@plt+0xad50>
  403c44:	add	x20, x20, #0xb5
  403c48:	ldp	x5, x4, [sp, #144]
  403c4c:	mov	x0, #0x1                   	// #1
  403c50:	stp	x0, x0, [sp, #224]
  403c54:	mov	x0, #0xffffffffffffffff    	// #-1
  403c58:	stp	x5, x4, [sp, #240]
  403c5c:	strb	wzr, [sp, #256]
  403c60:	cmn	x5, #0x3
  403c64:	str	x4, [sp, #264]
  403c68:	str	x0, [sp, #272]
  403c6c:	strb	wzr, [sp, #280]
  403c70:	b.hi	403c8c <__fxstatat@plt+0x19dc>  // b.pmore
  403c74:	cmn	x4, #0x3
  403c78:	b.hi	403c8c <__fxstatat@plt+0x19dc>  // b.pmore
  403c7c:	subs	x0, x5, x4
  403c80:	str	x0, [sp, #272]
  403c84:	cset	w0, cc  // cc = lo, ul, last
  403c88:	strb	w0, [sp, #280]
  403c8c:	ldrb	w3, [sp, #136]
  403c90:	ldr	x1, [x19, #56]
  403c94:	ldp	x0, x2, [sp, #104]
  403c98:	stp	x0, x1, [sp, #160]
  403c9c:	ldr	x1, [sp, #120]
  403ca0:	str	x1, [sp, #200]
  403ca4:	ldr	x6, [sp, #128]
  403ca8:	stp	x2, x6, [sp, #176]
  403cac:	cbz	w3, 403e3c <__fxstatat@plt+0x1b8c>
  403cb0:	cmn	x6, #0x3
  403cb4:	cset	w3, ls  // ls = plast
  403cb8:	mov	x7, #0xffffffffffffffff    	// #-1
  403cbc:	strb	w3, [sp, #192]
  403cc0:	str	x7, [sp, #208]
  403cc4:	cmn	x2, #0x3
  403cc8:	strb	wzr, [sp, #216]
  403ccc:	b.hi	403ce8 <__fxstatat@plt+0x1a38>  // b.pmore
  403cd0:	cmn	x1, #0x3
  403cd4:	b.hi	403ce8 <__fxstatat@plt+0x1a38>  // b.pmore
  403cd8:	subs	x7, x2, x1
  403cdc:	str	x7, [sp, #208]
  403ce0:	cset	w7, cc  // cc = lo, ul, last
  403ce4:	strb	w7, [sp, #216]
  403ce8:	ldrb	w7, [x19, #81]
  403cec:	cbz	w7, 403d6c <__fxstatat@plt+0x1abc>
  403cf0:	cbnz	x24, 403d6c <__fxstatat@plt+0x1abc>
  403cf4:	cmn	x5, #0x3
  403cf8:	b.hi	403d08 <__fxstatat@plt+0x1a58>  // b.pmore
  403cfc:	ldr	x7, [x19, #128]
  403d00:	add	x5, x7, x5
  403d04:	str	x5, [x19, #128]
  403d08:	cmn	x4, #0x3
  403d0c:	b.hi	403d1c <__fxstatat@plt+0x1a6c>  // b.pmore
  403d10:	ldr	x5, [x19, #136]
  403d14:	add	x4, x5, x4
  403d18:	str	x4, [x19, #136]
  403d1c:	cmn	x2, #0x3
  403d20:	b.hi	403d30 <__fxstatat@plt+0x1a80>  // b.pmore
  403d24:	ldr	x5, [x19, #96]
  403d28:	madd	x2, x0, x2, x5
  403d2c:	str	x2, [x19, #96]
  403d30:	cmn	x1, #0x3
  403d34:	b.hi	403d44 <__fxstatat@plt+0x1a94>  // b.pmore
  403d38:	ldr	x4, [x19, #104]
  403d3c:	madd	x1, x0, x1, x4
  403d40:	str	x1, [x19, #104]
  403d44:	cmn	x6, #0x3
  403d48:	b.hi	403d6c <__fxstatat@plt+0x1abc>  // b.pmore
  403d4c:	ldrb	w4, [x19, #120]
  403d50:	add	x2, x19, #0x58
  403d54:	mul	x0, x0, x6
  403d58:	cmp	w3, w4
  403d5c:	ldr	x1, [x2, #24]
  403d60:	b.ne	403e44 <__fxstatat@plt+0x1b94>  // b.any
  403d64:	add	x0, x0, x1
  403d68:	str	x0, [x2, #24]
  403d6c:	mov	x27, #0x8f5c                	// #36700
  403d70:	adrp	x25, 40c000 <__fxstatat@plt+0x9d50>
  403d74:	movk	x27, #0xf5c2, lsl #16
  403d78:	add	x25, x25, #0x6a8
  403d7c:	movk	x27, #0x5c28, lsl #32
  403d80:	mov	x24, #0x0                   	// #0
  403d84:	movk	x27, #0x28f, lsl #48
  403d88:	b	404138 <__fxstatat@plt+0x1e88>
  403d8c:	mov	x2, x19
  403d90:	mov	w1, #0x3                   	// #3
  403d94:	mov	w0, #0x0                   	// #0
  403d98:	bl	408178 <__fxstatat@plt+0x5ec8>
  403d9c:	mov	w1, w20
  403da0:	mov	x3, x0
  403da4:	adrp	x2, 40d000 <__fxstatat@plt+0xad50>
  403da8:	mov	w0, #0x0                   	// #0
  403dac:	add	x2, x2, #0x354
  403db0:	bl	401dc0 <error@plt>
  403db4:	mov	w0, #0x1                   	// #1
  403db8:	str	w0, [x26, #68]
  403dbc:	ldp	x29, x30, [sp]
  403dc0:	ldp	x19, x20, [sp, #16]
  403dc4:	ldp	x21, x22, [sp, #32]
  403dc8:	ldp	x23, x24, [sp, #48]
  403dcc:	ldp	x25, x26, [sp, #64]
  403dd0:	ldr	x27, [sp, #80]
  403dd4:	add	sp, sp, #0x3b0
  403dd8:	ret
  403ddc:	cbz	w25, 403b9c <__fxstatat@plt+0x18ec>
  403de0:	ldrb	w0, [x26, #65]
  403de4:	cbz	w0, 403b9c <__fxstatat@plt+0x18ec>
  403de8:	add	x1, sp, #0x120
  403dec:	mov	x0, x19
  403df0:	bl	40b890 <__fxstatat@plt+0x95e0>
  403df4:	cbnz	w0, 403b9c <__fxstatat@plt+0x18ec>
  403df8:	ldr	x0, [x26, #72]
  403dfc:	ldr	x1, [sp, #288]
  403e00:	cbz	x0, 403b9c <__fxstatat@plt+0x18ec>
  403e04:	str	x1, [sp, #224]
  403e08:	add	x1, sp, #0xe0
  403e0c:	bl	405674 <__fxstatat@plt+0x33c4>
  403e10:	cbz	x0, 403b9c <__fxstatat@plt+0x18ec>
  403e14:	ldr	x19, [x0, #8]
  403e18:	cbz	x19, 403b9c <__fxstatat@plt+0x18ec>
  403e1c:	ldr	x0, [x19]
  403e20:	mov	x1, x22
  403e24:	bl	4020a0 <strcmp@plt>
  403e28:	cbz	w0, 403b9c <__fxstatat@plt+0x18ec>
  403e2c:	ldrb	w0, [x19, #40]
  403e30:	tbz	w0, #1, 403b5c <__fxstatat@plt+0x18ac>
  403e34:	cbnz	w27, 403b9c <__fxstatat@plt+0x18ec>
  403e38:	b	403b5c <__fxstatat@plt+0x18ac>
  403e3c:	mov	w3, #0x0                   	// #0
  403e40:	b	403cb8 <__fxstatat@plt+0x1a08>
  403e44:	cbz	w4, 403e50 <__fxstatat@plt+0x1ba0>
  403e48:	neg	x1, x1
  403e4c:	str	x1, [x2, #24]
  403e50:	cbz	w3, 403e58 <__fxstatat@plt+0x1ba8>
  403e54:	neg	x0, x0
  403e58:	ldr	x1, [x19, #112]
  403e5c:	add	x2, x19, #0x58
  403e60:	cmp	x1, x0
  403e64:	b.ls	403e88 <__fxstatat@plt+0x1bd8>  // b.plast
  403e68:	sub	x0, x1, x0
  403e6c:	str	x0, [x2, #24]
  403e70:	ldrb	w0, [x19, #120]
  403e74:	cbz	w0, 403d6c <__fxstatat@plt+0x1abc>
  403e78:	ldr	x0, [x19, #112]
  403e7c:	neg	x0, x0
  403e80:	str	x0, [x19, #112]
  403e84:	b	403d6c <__fxstatat@plt+0x1abc>
  403e88:	sub	x0, x0, x1
  403e8c:	str	x0, [x2, #24]
  403e90:	strb	w3, [x2, #32]
  403e94:	b	403e70 <__fxstatat@plt+0x1bc0>
  403e98:	ldr	x0, [x19, #40]
  403e9c:	lsl	x26, x24, #3
  403ea0:	ldr	x1, [x0, x26]
  403ea4:	ldr	w0, [x1, #16]
  403ea8:	cmp	w0, #0x1
  403eac:	b.eq	403ee0 <__fxstatat@plt+0x1c30>  // b.none
  403eb0:	cmp	w0, #0x2
  403eb4:	b.eq	403f00 <__fxstatat@plt+0x1c50>  // b.none
  403eb8:	cbz	w0, 403f08 <__fxstatat@plt+0x1c58>
  403ebc:	adrp	x3, 40c000 <__fxstatat@plt+0x9d50>
  403ec0:	add	x3, x3, #0x6e0
  403ec4:	adrp	x1, 40b000 <__fxstatat@plt+0x8d50>
  403ec8:	adrp	x0, 40b000 <__fxstatat@plt+0x8d50>
  403ecc:	add	x3, x3, #0xc
  403ed0:	add	x1, x1, #0x964
  403ed4:	add	x0, x0, #0x993
  403ed8:	mov	w2, #0x468                 	// #1128
  403edc:	bl	402250 <__assert_fail@plt>
  403ee0:	add	x0, sp, #0xe0
  403ee4:	ldr	w1, [x1]
  403ee8:	cmp	w1, #0xb
  403eec:	b.hi	4040cc <__fxstatat@plt+0x1e1c>  // b.pmore
  403ef0:	ldrb	w1, [x25, w1, uxtw]
  403ef4:	adr	x2, 403f00 <__fxstatat@plt+0x1c50>
  403ef8:	add	x1, x2, w1, sxtb #2
  403efc:	br	x1
  403f00:	mov	x0, #0x0                   	// #0
  403f04:	b	403ee4 <__fxstatat@plt+0x1c34>
  403f08:	add	x0, sp, #0xa0
  403f0c:	b	403ee4 <__fxstatat@plt+0x1c34>
  403f10:	mov	x0, x22
  403f14:	bl	408b38 <__fxstatat@plt+0x6888>
  403f18:	str	x0, [sp, #96]
  403f1c:	ldr	x0, [sp, #96]
  403f20:	cbnz	x0, 4040f0 <__fxstatat@plt+0x1e40>
  403f24:	adrp	x3, 40c000 <__fxstatat@plt+0x9d50>
  403f28:	add	x3, x3, #0x6e0
  403f2c:	adrp	x1, 40b000 <__fxstatat@plt+0x8d50>
  403f30:	adrp	x0, 40b000 <__fxstatat@plt+0x8d50>
  403f34:	add	x3, x3, #0xc
  403f38:	add	x1, x1, #0x964
  403f3c:	add	x0, x0, #0x9bf
  403f40:	mov	w2, #0x4d2                 	// #1234
  403f44:	b	403edc <__fxstatat@plt+0x1c2c>
  403f48:	mov	x0, x20
  403f4c:	b	403f14 <__fxstatat@plt+0x1c64>
  403f50:	add	x2, sp, #0x120
  403f54:	ldp	x3, x4, [x0]
  403f58:	ldr	x1, [x0, #16]
  403f5c:	mov	w0, #0x0                   	// #0
  403f60:	bl	403964 <__fxstatat@plt+0x16b4>
  403f64:	b	403f14 <__fxstatat@plt+0x1c64>
  403f68:	add	x2, sp, #0x120
  403f6c:	ldp	x3, x4, [x0]
  403f70:	ldr	x1, [x0, #48]
  403f74:	ldrb	w0, [x0, #56]
  403f78:	b	403f60 <__fxstatat@plt+0x1cb0>
  403f7c:	add	x2, sp, #0x120
  403f80:	ldp	x3, x4, [x0]
  403f84:	ldr	x1, [x0, #24]
  403f88:	ldrb	w0, [x0, #32]
  403f8c:	b	403f60 <__fxstatat@plt+0x1cb0>
  403f90:	ldr	x3, [x0, #48]
  403f94:	cmn	x3, #0x3
  403f98:	b.hi	4040a0 <__fxstatat@plt+0x1df0>  // b.pmore
  403f9c:	ldr	x1, [x0, #24]
  403fa0:	cmn	x1, #0x3
  403fa4:	b.hi	4040a0 <__fxstatat@plt+0x1df0>  // b.pmore
  403fa8:	ldrb	w2, [x0, #32]
  403fac:	ldrb	w0, [x0, #56]
  403fb0:	cbnz	w0, 404018 <__fxstatat@plt+0x1d68>
  403fb4:	cmp	x3, x27
  403fb8:	b.hi	404090 <__fxstatat@plt+0x1de0>  // b.pmore
  403fbc:	adds	x0, x3, x1
  403fc0:	cset	x4, cs  // cs = hs, nlast
  403fc4:	cbz	x0, 404090 <__fxstatat@plt+0x1de0>
  403fc8:	cmp	w2, w4
  403fcc:	b.ne	404090 <__fxstatat@plt+0x1de0>  // b.any
  403fd0:	mov	x1, #0x64                  	// #100
  403fd4:	mul	x3, x3, x1
  403fd8:	udiv	x1, x3, x0
  403fdc:	msub	x3, x1, x0, x3
  403fe0:	cmp	x3, #0x0
  403fe4:	cinc	x1, x1, ne  // ne = any
  403fe8:	ucvtf	d0, x1
  403fec:	fcmpe	d0, #0.0
  403ff0:	b.lt	4040a0 <__fxstatat@plt+0x1df0>  // b.tstop
  403ff4:	add	x0, sp, #0x60
  403ff8:	adrp	x2, 40b000 <__fxstatat@plt+0x8d50>
  403ffc:	mov	w1, #0x1                   	// #1
  404000:	add	x2, x2, #0x9a5
  404004:	bl	402070 <__asprintf_chk@plt>
  404008:	cmn	w0, #0x1
  40400c:	b.ne	4040b0 <__fxstatat@plt+0x1e00>  // b.any
  404010:	str	xzr, [sp, #96]
  404014:	bl	408b60 <__fxstatat@plt+0x68b0>
  404018:	fmov	d0, x3
  40401c:	neg	d1, d0
  404020:	ucvtf	d1, d1
  404024:	fneg	d1, d1
  404028:	cbz	w2, 404098 <__fxstatat@plt+0x1de8>
  40402c:	fmov	d0, x1
  404030:	neg	d0, d0
  404034:	ucvtf	d0, d0
  404038:	fneg	d0, d0
  40403c:	fadd	d2, d1, d0
  404040:	fcmp	d2, #0.0
  404044:	b.eq	4040a0 <__fxstatat@plt+0x1df0>  // b.none
  404048:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40404c:	fmov	d0, x0
  404050:	fmul	d0, d1, d0
  404054:	fdiv	d0, d0, d2
  404058:	fmov	d2, #1.000000000000000000e+00
  40405c:	fcvtzs	d1, d0
  404060:	scvtf	d1, d1
  404064:	fsub	d3, d1, d2
  404068:	fcmpe	d3, d0
  40406c:	b.pl	403fec <__fxstatat@plt+0x1d3c>  // b.nfrst
  404070:	fadd	d3, d1, d2
  404074:	fcmpe	d3, d0
  404078:	b.lt	403fec <__fxstatat@plt+0x1d3c>  // b.tstop
  40407c:	fcmpe	d0, d1
  404080:	movi	d0, #0x0
  404084:	fcsel	d0, d2, d0, gt
  404088:	fadd	d0, d0, d1
  40408c:	b	403fec <__fxstatat@plt+0x1d3c>
  404090:	ucvtf	d1, x3
  404094:	b	404028 <__fxstatat@plt+0x1d78>
  404098:	ucvtf	d0, x1
  40409c:	b	40403c <__fxstatat@plt+0x1d8c>
  4040a0:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  4040a4:	add	x0, x0, #0xb5
  4040a8:	bl	401fc0 <strdup@plt>
  4040ac:	str	x0, [sp, #96]
  4040b0:	ldr	x0, [sp, #96]
  4040b4:	cbnz	x0, 403f1c <__fxstatat@plt+0x1c6c>
  4040b8:	b	404014 <__fxstatat@plt+0x1d64>
  4040bc:	mov	x0, x23
  4040c0:	b	403f14 <__fxstatat@plt+0x1c64>
  4040c4:	mov	x0, x21
  4040c8:	b	403f14 <__fxstatat@plt+0x1c64>
  4040cc:	adrp	x3, 40c000 <__fxstatat@plt+0x9d50>
  4040d0:	add	x3, x3, #0x6e0
  4040d4:	adrp	x1, 40b000 <__fxstatat@plt+0x8d50>
  4040d8:	adrp	x0, 40b000 <__fxstatat@plt+0x8d50>
  4040dc:	add	x3, x3, #0xc
  4040e0:	add	x1, x1, #0x964
  4040e4:	add	x0, x0, #0x9ac
  4040e8:	mov	w2, #0x4ce                 	// #1230
  4040ec:	b	403edc <__fxstatat@plt+0x1c2c>
  4040f0:	bl	40363c <__fxstatat@plt+0x138c>
  4040f4:	add	x24, x24, #0x1
  4040f8:	ldr	x0, [sp, #96]
  4040fc:	mov	w1, #0x0                   	// #0
  404100:	bl	406d1c <__fxstatat@plt+0x4a6c>
  404104:	sxtw	x3, w0
  404108:	ldr	x1, [x19, #40]
  40410c:	ldr	x2, [x1, x26]
  404110:	ldr	x1, [x2, #32]
  404114:	cmp	x1, w0, sxtw
  404118:	csel	x1, x1, x3, cs  // cs = hs, nlast
  40411c:	str	x1, [x2, #32]
  404120:	ldr	x0, [x19]
  404124:	ldr	x1, [x19, #8]
  404128:	add	x0, x1, x0, lsl #3
  40412c:	ldr	x1, [sp, #96]
  404130:	ldur	x0, [x0, #-8]
  404134:	str	x1, [x0, x26]
  404138:	ldr	x0, [x19, #16]
  40413c:	cmp	x0, x24
  404140:	b.hi	403e98 <__fxstatat@plt+0x1be8>  // b.pmore
  404144:	mov	x0, x22
  404148:	bl	4020f0 <free@plt>
  40414c:	b	403dbc <__fxstatat@plt+0x1b0c>
  404150:	stp	x29, x30, [sp, #-176]!
  404154:	mov	x29, sp
  404158:	stp	x19, x20, [sp, #16]
  40415c:	adrp	x19, 420000 <__fxstatat@plt+0x1dd50>
  404160:	stp	x21, x22, [sp, #32]
  404164:	mov	w22, w0
  404168:	str	x23, [sp, #48]
  40416c:	cbz	w0, 4041a8 <__fxstatat@plt+0x1ef8>
  404170:	adrp	x0, 420000 <__fxstatat@plt+0x1dd50>
  404174:	mov	w2, #0x5                   	// #5
  404178:	adrp	x1, 40b000 <__fxstatat@plt+0x8d50>
  40417c:	add	x1, x1, #0x9d0
  404180:	ldr	x20, [x0, #1448]
  404184:	mov	x0, #0x0                   	// #0
  404188:	bl	4021e0 <dcgettext@plt>
  40418c:	mov	x2, x0
  404190:	ldr	x3, [x19, #1672]
  404194:	mov	x0, x20
  404198:	mov	w1, #0x1                   	// #1
  40419c:	bl	402090 <__fprintf_chk@plt>
  4041a0:	mov	w0, w22
  4041a4:	bl	401db0 <exit@plt>
  4041a8:	mov	w2, #0x5                   	// #5
  4041ac:	adrp	x1, 40b000 <__fxstatat@plt+0x8d50>
  4041b0:	mov	x0, #0x0                   	// #0
  4041b4:	add	x1, x1, #0x9f7
  4041b8:	bl	4021e0 <dcgettext@plt>
  4041bc:	mov	x1, x0
  4041c0:	ldr	x2, [x19, #1672]
  4041c4:	mov	w0, #0x1                   	// #1
  4041c8:	adrp	x19, 420000 <__fxstatat@plt+0x1dd50>
  4041cc:	adrp	x21, 40b000 <__fxstatat@plt+0x8d50>
  4041d0:	add	x20, sp, #0x40
  4041d4:	add	x21, x21, #0x9cd
  4041d8:	bl	401f50 <__printf_chk@plt>
  4041dc:	mov	w2, #0x5                   	// #5
  4041e0:	adrp	x1, 40b000 <__fxstatat@plt+0x8d50>
  4041e4:	mov	x0, #0x0                   	// #0
  4041e8:	add	x1, x1, #0xa18
  4041ec:	bl	4021e0 <dcgettext@plt>
  4041f0:	ldr	x1, [x19, #1472]
  4041f4:	bl	402200 <fputs_unlocked@plt>
  4041f8:	mov	w2, #0x5                   	// #5
  4041fc:	adrp	x1, 40b000 <__fxstatat@plt+0x8d50>
  404200:	mov	x0, #0x0                   	// #0
  404204:	add	x1, x1, #0xa7c
  404208:	bl	4021e0 <dcgettext@plt>
  40420c:	ldr	x1, [x19, #1472]
  404210:	bl	402200 <fputs_unlocked@plt>
  404214:	mov	w2, #0x5                   	// #5
  404218:	adrp	x1, 40b000 <__fxstatat@plt+0x8d50>
  40421c:	mov	x0, #0x0                   	// #0
  404220:	add	x1, x1, #0xac7
  404224:	bl	4021e0 <dcgettext@plt>
  404228:	ldr	x1, [x19, #1472]
  40422c:	bl	402200 <fputs_unlocked@plt>
  404230:	mov	w2, #0x5                   	// #5
  404234:	adrp	x1, 40b000 <__fxstatat@plt+0x8d50>
  404238:	mov	x0, #0x0                   	// #0
  40423c:	add	x1, x1, #0xc61
  404240:	bl	4021e0 <dcgettext@plt>
  404244:	ldr	x1, [x19, #1472]
  404248:	bl	402200 <fputs_unlocked@plt>
  40424c:	mov	w2, #0x5                   	// #5
  404250:	adrp	x1, 40b000 <__fxstatat@plt+0x8d50>
  404254:	mov	x0, #0x0                   	// #0
  404258:	add	x1, x1, #0xd60
  40425c:	bl	4021e0 <dcgettext@plt>
  404260:	ldr	x1, [x19, #1472]
  404264:	bl	402200 <fputs_unlocked@plt>
  404268:	mov	w2, #0x5                   	// #5
  40426c:	adrp	x1, 40b000 <__fxstatat@plt+0x8d50>
  404270:	mov	x0, #0x0                   	// #0
  404274:	add	x1, x1, #0xe6a
  404278:	bl	4021e0 <dcgettext@plt>
  40427c:	ldr	x1, [x19, #1472]
  404280:	bl	402200 <fputs_unlocked@plt>
  404284:	mov	w2, #0x5                   	// #5
  404288:	adrp	x1, 40b000 <__fxstatat@plt+0x8d50>
  40428c:	mov	x0, #0x0                   	// #0
  404290:	add	x1, x1, #0xeeb
  404294:	bl	4021e0 <dcgettext@plt>
  404298:	ldr	x1, [x19, #1472]
  40429c:	bl	402200 <fputs_unlocked@plt>
  4042a0:	mov	w2, #0x5                   	// #5
  4042a4:	adrp	x1, 40b000 <__fxstatat@plt+0x8d50>
  4042a8:	mov	x0, #0x0                   	// #0
  4042ac:	add	x1, x1, #0xfcb
  4042b0:	bl	4021e0 <dcgettext@plt>
  4042b4:	ldr	x1, [x19, #1472]
  4042b8:	bl	402200 <fputs_unlocked@plt>
  4042bc:	mov	w2, #0x5                   	// #5
  4042c0:	adrp	x1, 40b000 <__fxstatat@plt+0x8d50>
  4042c4:	mov	x0, #0x0                   	// #0
  4042c8:	add	x1, x1, #0xff8
  4042cc:	bl	4021e0 <dcgettext@plt>
  4042d0:	ldr	x1, [x19, #1472]
  4042d4:	bl	402200 <fputs_unlocked@plt>
  4042d8:	mov	w2, #0x5                   	// #5
  4042dc:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  4042e0:	mov	x0, #0x0                   	// #0
  4042e4:	add	x1, x1, #0x2e
  4042e8:	bl	4021e0 <dcgettext@plt>
  4042ec:	mov	x1, x0
  4042f0:	adrp	x2, 40c000 <__fxstatat@plt+0x9d50>
  4042f4:	mov	w0, #0x1                   	// #1
  4042f8:	add	x2, x2, #0x10d
  4042fc:	bl	401f50 <__printf_chk@plt>
  404300:	mov	w2, #0x5                   	// #5
  404304:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  404308:	mov	x0, #0x0                   	// #0
  40430c:	add	x1, x1, #0x110
  404310:	bl	4021e0 <dcgettext@plt>
  404314:	ldr	x1, [x19, #1472]
  404318:	bl	402200 <fputs_unlocked@plt>
  40431c:	mov	w2, #0x5                   	// #5
  404320:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  404324:	mov	x0, #0x0                   	// #0
  404328:	add	x1, x1, #0x1e4
  40432c:	bl	4021e0 <dcgettext@plt>
  404330:	ldr	x1, [x19, #1472]
  404334:	bl	402200 <fputs_unlocked@plt>
  404338:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  40433c:	add	x1, x1, #0x6e0
  404340:	add	x1, x1, #0x18
  404344:	add	x0, sp, #0x40
  404348:	mov	x2, #0x70                  	// #112
  40434c:	bl	401d30 <memcpy@plt>
  404350:	ldr	x1, [x20]
  404354:	cbnz	x1, 404410 <__fxstatat@plt+0x2160>
  404358:	ldr	x20, [x20, #8]
  40435c:	mov	w2, #0x5                   	// #5
  404360:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  404364:	mov	x0, #0x0                   	// #0
  404368:	cmp	x20, #0x0
  40436c:	add	x1, x1, #0x2c0
  404370:	csel	x20, x20, x21, ne  // ne = any
  404374:	adrp	x23, 40c000 <__fxstatat@plt+0x9d50>
  404378:	add	x23, x23, #0x2d7
  40437c:	bl	4021e0 <dcgettext@plt>
  404380:	mov	x1, x0
  404384:	mov	x3, x23
  404388:	adrp	x2, 40c000 <__fxstatat@plt+0x9d50>
  40438c:	add	x2, x2, #0x2ff
  404390:	mov	w0, #0x1                   	// #1
  404394:	bl	401f50 <__printf_chk@plt>
  404398:	mov	x1, #0x0                   	// #0
  40439c:	mov	w0, #0x5                   	// #5
  4043a0:	bl	4022a0 <setlocale@plt>
  4043a4:	cbnz	x0, 404424 <__fxstatat@plt+0x2174>
  4043a8:	mov	w2, #0x5                   	// #5
  4043ac:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  4043b0:	mov	x0, #0x0                   	// #0
  4043b4:	add	x1, x1, #0x358
  4043b8:	bl	4021e0 <dcgettext@plt>
  4043bc:	mov	x1, x0
  4043c0:	mov	x3, x21
  4043c4:	mov	x2, x23
  4043c8:	mov	w0, #0x1                   	// #1
  4043cc:	bl	401f50 <__printf_chk@plt>
  4043d0:	mov	w2, #0x5                   	// #5
  4043d4:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  4043d8:	mov	x0, #0x0                   	// #0
  4043dc:	add	x1, x1, #0x373
  4043e0:	bl	4021e0 <dcgettext@plt>
  4043e4:	mov	x1, x0
  4043e8:	cmp	x20, x21
  4043ec:	adrp	x2, 40c000 <__fxstatat@plt+0x9d50>
  4043f0:	adrp	x3, 40b000 <__fxstatat@plt+0x8d50>
  4043f4:	add	x2, x2, #0xe62
  4043f8:	add	x3, x3, #0x914
  4043fc:	mov	w0, #0x1                   	// #1
  404400:	csel	x3, x3, x2, eq  // eq = none
  404404:	mov	x2, x20
  404408:	bl	401f50 <__printf_chk@plt>
  40440c:	b	4041a0 <__fxstatat@plt+0x1ef0>
  404410:	mov	x0, x21
  404414:	bl	4020a0 <strcmp@plt>
  404418:	cbz	w0, 404358 <__fxstatat@plt+0x20a8>
  40441c:	add	x20, x20, #0x10
  404420:	b	404350 <__fxstatat@plt+0x20a0>
  404424:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  404428:	mov	x2, #0x3                   	// #3
  40442c:	add	x1, x1, #0x30d
  404430:	bl	401f10 <strncmp@plt>
  404434:	cbz	w0, 4043a8 <__fxstatat@plt+0x20f8>
  404438:	mov	w2, #0x5                   	// #5
  40443c:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  404440:	mov	x0, #0x0                   	// #0
  404444:	add	x1, x1, #0x311
  404448:	bl	4021e0 <dcgettext@plt>
  40444c:	ldr	x1, [x19, #1472]
  404450:	bl	402200 <fputs_unlocked@plt>
  404454:	b	4043a8 <__fxstatat@plt+0x20f8>
  404458:	stp	x29, x30, [sp, #-80]!
  40445c:	mov	x29, sp
  404460:	stp	x23, x24, [sp, #48]
  404464:	adrp	x23, 420000 <__fxstatat@plt+0x1dd50>
  404468:	add	x23, x23, #0x2e0
  40446c:	adrp	x24, 40c000 <__fxstatat@plt+0x9d50>
  404470:	add	x24, x24, #0x3d4
  404474:	stp	x19, x20, [sp, #16]
  404478:	stp	x21, x22, [sp, #32]
  40447c:	stp	x25, x26, [sp, #64]
  404480:	bl	408b38 <__fxstatat@plt+0x6888>
  404484:	add	x25, x23, #0x8
  404488:	mov	x22, x0
  40448c:	mov	x21, x0
  404490:	mov	x0, x21
  404494:	mov	w1, #0x2c                  	// #44
  404498:	bl	402150 <strchr@plt>
  40449c:	mov	x19, x0
  4044a0:	cbz	x0, 4044a8 <__fxstatat@plt+0x21f8>
  4044a4:	strb	wzr, [x19], #1
  4044a8:	add	x26, x23, #0x8
  4044ac:	mov	w20, #0x0                   	// #0
  4044b0:	ldr	x0, [x26, #8]
  4044b4:	mov	x1, x21
  4044b8:	bl	4020a0 <strcmp@plt>
  4044bc:	cbz	w0, 404548 <__fxstatat@plt+0x2298>
  4044c0:	add	w20, w20, #0x1
  4044c4:	add	x26, x26, #0x30
  4044c8:	cmp	w20, #0xc
  4044cc:	b.ne	4044b0 <__fxstatat@plt+0x2200>  // b.any
  4044d0:	mov	w2, #0x5                   	// #5
  4044d4:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  4044d8:	mov	x0, #0x0                   	// #0
  4044dc:	add	x1, x1, #0x3df
  4044e0:	bl	4021e0 <dcgettext@plt>
  4044e4:	mov	x19, x0
  4044e8:	mov	x0, x21
  4044ec:	b	404578 <__fxstatat@plt+0x22c8>
  4044f0:	mov	x21, x19
  4044f4:	b	404490 <__fxstatat@plt+0x21e0>
  4044f8:	cmp	w20, #0x2
  4044fc:	b.eq	404534 <__fxstatat@plt+0x2284>  // b.none
  404500:	cmp	w20, #0x4
  404504:	b.eq	40453c <__fxstatat@plt+0x228c>  // b.none
  404508:	mov	x1, #0x0                   	// #0
  40450c:	mov	w0, w20
  404510:	bl	4038ac <__fxstatat@plt+0x15fc>
  404514:	cbnz	x19, 4044f0 <__fxstatat@plt+0x2240>
  404518:	mov	x0, x22
  40451c:	ldp	x19, x20, [sp, #16]
  404520:	ldp	x21, x22, [sp, #32]
  404524:	ldp	x23, x24, [sp, #48]
  404528:	ldp	x25, x26, [sp, #64]
  40452c:	ldp	x29, x30, [sp], #80
  404530:	b	4020f0 <free@plt>
  404534:	mov	x1, x24
  404538:	b	40450c <__fxstatat@plt+0x225c>
  40453c:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  404540:	add	x1, x1, #0x3d9
  404544:	b	40450c <__fxstatat@plt+0x225c>
  404548:	mov	w21, w20
  40454c:	mov	x0, #0x30                  	// #48
  404550:	madd	x21, x21, x0, x25
  404554:	ldrb	w0, [x21, #44]
  404558:	cbz	w0, 4044f8 <__fxstatat@plt+0x2248>
  40455c:	mov	w2, #0x5                   	// #5
  404560:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  404564:	mov	x0, #0x0                   	// #0
  404568:	add	x1, x1, #0x3a6
  40456c:	bl	4021e0 <dcgettext@plt>
  404570:	mov	x19, x0
  404574:	ldr	x0, [x21, #8]
  404578:	bl	4082ac <__fxstatat@plt+0x5ffc>
  40457c:	mov	x2, x19
  404580:	mov	x3, x0
  404584:	mov	w1, #0x0                   	// #0
  404588:	mov	w0, #0x0                   	// #0
  40458c:	bl	401dc0 <error@plt>
  404590:	mov	w0, #0x1                   	// #1
  404594:	bl	404150 <__fxstatat@plt+0x1ea0>
  404598:	stp	x29, x30, [sp, #-320]!
  40459c:	mov	x29, sp
  4045a0:	stp	x19, x20, [sp, #16]
  4045a4:	mov	x20, x0
  4045a8:	add	x0, x29, #0x30
  4045ac:	stp	x21, x22, [sp, #32]
  4045b0:	mov	x21, x1
  4045b4:	bl	408418 <__fxstatat@plt+0x6168>
  4045b8:	mov	w22, w0
  4045bc:	bl	402260 <__errno_location@plt>
  4045c0:	mov	x19, x0
  4045c4:	cbz	w22, 40460c <__fxstatat@plt+0x235c>
  4045c8:	ldr	w19, [x19]
  4045cc:	mov	w2, #0x5                   	// #5
  4045d0:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  4045d4:	mov	x0, #0x0                   	// #0
  4045d8:	add	x1, x1, #0x997
  4045dc:	bl	4021e0 <dcgettext@plt>
  4045e0:	mov	w1, w19
  4045e4:	mov	x2, x0
  4045e8:	mov	w0, #0x0                   	// #0
  4045ec:	bl	401dc0 <error@plt>
  4045f0:	mov	x20, #0x0                   	// #0
  4045f4:	mov	sp, x29
  4045f8:	mov	x0, x20
  4045fc:	ldp	x19, x20, [sp, #16]
  404600:	ldp	x21, x22, [sp, #32]
  404604:	ldp	x29, x30, [sp], #320
  404608:	ret
  40460c:	ldr	w0, [x21, #16]
  404610:	and	w0, w0, #0xf000
  404614:	cmp	w0, #0x4, lsl #12
  404618:	b.ne	404664 <__fxstatat@plt+0x23b4>  // b.any
  40461c:	mov	x1, x21
  404620:	mov	x2, #0x80                  	// #128
  404624:	add	x0, x29, #0x40
  404628:	bl	401d30 <memcpy@plt>
  40462c:	mov	x0, x20
  404630:	bl	4020e0 <chdir@plt>
  404634:	tbnz	w0, #31, 4046a8 <__fxstatat@plt+0x23f8>
  404638:	adrp	x20, 40c000 <__fxstatat@plt+0x9d50>
  40463c:	add	x20, x20, #0x9f9
  404640:	add	x1, x29, #0xc0
  404644:	mov	x0, x20
  404648:	bl	40b890 <__fxstatat@plt+0x95e0>
  40464c:	tbz	w0, #31, 404774 <__fxstatat@plt+0x24c4>
  404650:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  404654:	ldr	w22, [x19]
  404658:	add	x1, x1, #0x9fc
  40465c:	mov	w2, #0x5                   	// #5
  404660:	b	40470c <__fxstatat@plt+0x245c>
  404664:	mov	x0, x20
  404668:	bl	404f40 <__fxstatat@plt+0x2c90>
  40466c:	mov	x21, x0
  404670:	bl	401d70 <strlen@plt>
  404674:	add	x1, x0, #0x10
  404678:	add	x2, x0, #0x1
  40467c:	and	x1, x1, #0xfffffffffffffff0
  404680:	sub	sp, sp, x1
  404684:	mov	x1, x21
  404688:	mov	x0, sp
  40468c:	bl	401d30 <memcpy@plt>
  404690:	mov	x20, x0
  404694:	mov	x0, x21
  404698:	bl	4020f0 <free@plt>
  40469c:	mov	x0, x20
  4046a0:	bl	4020e0 <chdir@plt>
  4046a4:	tbz	w0, #31, 4046e8 <__fxstatat@plt+0x2438>
  4046a8:	mov	w2, #0x5                   	// #5
  4046ac:	ldr	w21, [x19]
  4046b0:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  4046b4:	mov	x0, #0x0                   	// #0
  4046b8:	add	x1, x1, #0x9b4
  4046bc:	bl	4021e0 <dcgettext@plt>
  4046c0:	mov	x1, x20
  4046c4:	mov	x19, x0
  4046c8:	mov	w0, #0x4                   	// #4
  4046cc:	bl	4080d0 <__fxstatat@plt+0x5e20>
  4046d0:	mov	x2, x19
  4046d4:	mov	x3, x0
  4046d8:	mov	w1, w21
  4046dc:	mov	w0, #0x0                   	// #0
  4046e0:	bl	401dc0 <error@plt>
  4046e4:	b	4045f0 <__fxstatat@plt+0x2340>
  4046e8:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  4046ec:	add	x1, x29, #0x40
  4046f0:	add	x0, x0, #0x9fa
  4046f4:	bl	40b890 <__fxstatat@plt+0x95e0>
  4046f8:	tbz	w0, #31, 404638 <__fxstatat@plt+0x2388>
  4046fc:	ldr	w22, [x19]
  404700:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  404704:	add	x1, x1, #0x9d2
  404708:	mov	w2, #0x5                   	// #5
  40470c:	mov	x0, #0x0                   	// #0
  404710:	bl	4021e0 <dcgettext@plt>
  404714:	mov	x1, x20
  404718:	mov	x20, #0x0                   	// #0
  40471c:	mov	x21, x0
  404720:	mov	w0, #0x4                   	// #4
  404724:	bl	4080d0 <__fxstatat@plt+0x5e20>
  404728:	mov	x3, x0
  40472c:	mov	x2, x21
  404730:	mov	w1, w22
  404734:	mov	w0, #0x0                   	// #0
  404738:	bl	401dc0 <error@plt>
  40473c:	ldr	w21, [x19]
  404740:	add	x0, x29, #0x30
  404744:	bl	408470 <__fxstatat@plt+0x61c0>
  404748:	cbz	w0, 4047d4 <__fxstatat@plt+0x2524>
  40474c:	ldr	w19, [x19]
  404750:	mov	w2, #0x5                   	// #5
  404754:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  404758:	mov	x0, #0x0                   	// #0
  40475c:	add	x1, x1, #0xa0b
  404760:	bl	4021e0 <dcgettext@plt>
  404764:	mov	w1, w19
  404768:	mov	x2, x0
  40476c:	mov	w0, #0x1                   	// #1
  404770:	bl	401dc0 <error@plt>
  404774:	ldr	x0, [x29, #64]
  404778:	ldr	x1, [x29, #192]
  40477c:	cmp	x1, x0
  404780:	b.ne	4047c8 <__fxstatat@plt+0x2518>  // b.any
  404784:	ldr	x0, [x29, #72]
  404788:	ldr	x1, [x29, #200]
  40478c:	cmp	x1, x0
  404790:	b.eq	4047c8 <__fxstatat@plt+0x2518>  // b.none
  404794:	mov	x0, x20
  404798:	bl	4020e0 <chdir@plt>
  40479c:	tbz	w0, #31, 4047b4 <__fxstatat@plt+0x2504>
  4047a0:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  4047a4:	ldr	w22, [x19]
  4047a8:	add	x1, x1, #0x9b4
  4047ac:	mov	w2, #0x5                   	// #5
  4047b0:	b	40470c <__fxstatat@plt+0x245c>
  4047b4:	add	x1, x29, #0xc0
  4047b8:	add	x0, x29, #0x40
  4047bc:	mov	x2, #0x80                  	// #128
  4047c0:	bl	401d30 <memcpy@plt>
  4047c4:	b	404640 <__fxstatat@plt+0x2390>
  4047c8:	bl	408ba4 <__fxstatat@plt+0x68f4>
  4047cc:	mov	x20, x0
  4047d0:	b	40473c <__fxstatat@plt+0x248c>
  4047d4:	add	x0, x29, #0x30
  4047d8:	bl	408488 <__fxstatat@plt+0x61d8>
  4047dc:	str	w21, [x19]
  4047e0:	b	4045f4 <__fxstatat@plt+0x2344>
  4047e4:	cmp	w0, #0x5a
  4047e8:	b.gt	404804 <__fxstatat@plt+0x2554>
  4047ec:	cmp	w0, #0x40
  4047f0:	b.gt	404810 <__fxstatat@plt+0x2560>
  4047f4:	sub	w0, w0, #0x30
  4047f8:	cmp	w0, #0x9
  4047fc:	cset	w0, ls  // ls = plast
  404800:	ret
  404804:	sub	w0, w0, #0x61
  404808:	cmp	w0, #0x19
  40480c:	b	4047fc <__fxstatat@plt+0x254c>
  404810:	mov	w0, #0x1                   	// #1
  404814:	b	404800 <__fxstatat@plt+0x2550>
  404818:	cmp	w0, #0x5a
  40481c:	b.gt	40482c <__fxstatat@plt+0x257c>
  404820:	cmp	w0, #0x40
  404824:	cset	w0, gt
  404828:	ret
  40482c:	sub	w0, w0, #0x61
  404830:	cmp	w0, #0x19
  404834:	cset	w0, ls  // ls = plast
  404838:	b	404828 <__fxstatat@plt+0x2578>
  40483c:	cmp	w0, #0x7f
  404840:	cset	w0, ls  // ls = plast
  404844:	ret
  404848:	cmp	w0, #0x20
  40484c:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  404850:	cset	w0, eq  // eq = none
  404854:	ret
  404858:	cmp	w0, #0x1f
  40485c:	b.gt	40486c <__fxstatat@plt+0x25bc>
  404860:	mvn	w0, w0
  404864:	lsr	w0, w0, #31
  404868:	ret
  40486c:	cmp	w0, #0x7f
  404870:	cset	w0, eq  // eq = none
  404874:	b	404868 <__fxstatat@plt+0x25b8>
  404878:	sub	w0, w0, #0x30
  40487c:	cmp	w0, #0x9
  404880:	cset	w0, ls  // ls = plast
  404884:	ret
  404888:	sub	w0, w0, #0x21
  40488c:	cmp	w0, #0x5d
  404890:	cset	w0, ls  // ls = plast
  404894:	ret
  404898:	sub	w0, w0, #0x61
  40489c:	cmp	w0, #0x19
  4048a0:	cset	w0, ls  // ls = plast
  4048a4:	ret
  4048a8:	sub	w0, w0, #0x20
  4048ac:	cmp	w0, #0x5e
  4048b0:	cset	w0, ls  // ls = plast
  4048b4:	ret
  4048b8:	cmp	w0, #0x60
  4048bc:	b.gt	4048ec <__fxstatat@plt+0x263c>
  4048c0:	cmp	w0, #0x5a
  4048c4:	b.gt	4048f8 <__fxstatat@plt+0x2648>
  4048c8:	cmp	w0, #0x2f
  4048cc:	b.gt	4048dc <__fxstatat@plt+0x262c>
  4048d0:	cmp	w0, #0x20
  4048d4:	cset	w0, gt
  4048d8:	ret
  4048dc:	sub	w0, w0, #0x3a
  4048e0:	cmp	w0, #0x6
  4048e4:	cset	w0, ls  // ls = plast
  4048e8:	b	4048d8 <__fxstatat@plt+0x2628>
  4048ec:	sub	w0, w0, #0x7b
  4048f0:	cmp	w0, #0x3
  4048f4:	b	4048e4 <__fxstatat@plt+0x2634>
  4048f8:	mov	w0, #0x1                   	// #1
  4048fc:	b	4048d8 <__fxstatat@plt+0x2628>
  404900:	cmp	w0, #0xd
  404904:	b.gt	404914 <__fxstatat@plt+0x2664>
  404908:	cmp	w0, #0x8
  40490c:	cset	w0, gt
  404910:	ret
  404914:	cmp	w0, #0x20
  404918:	cset	w0, eq  // eq = none
  40491c:	b	404910 <__fxstatat@plt+0x2660>
  404920:	sub	w0, w0, #0x41
  404924:	cmp	w0, #0x19
  404928:	cset	w0, ls  // ls = plast
  40492c:	ret
  404930:	sub	w0, w0, #0x30
  404934:	cmp	w0, #0x36
  404938:	b.hi	404958 <__fxstatat@plt+0x26a8>  // b.pmore
  40493c:	mov	x1, #0x1                   	// #1
  404940:	lsl	x0, x1, x0
  404944:	mov	x1, #0x7e0000007e0000      	// #35465847073800192
  404948:	movk	x1, #0x3ff
  40494c:	tst	x0, x1
  404950:	cset	w0, ne  // ne = any
  404954:	ret
  404958:	mov	w0, #0x0                   	// #0
  40495c:	b	404954 <__fxstatat@plt+0x26a4>
  404960:	sub	w1, w0, #0x41
  404964:	cmp	w1, #0x19
  404968:	b.hi	404970 <__fxstatat@plt+0x26c0>  // b.pmore
  40496c:	add	w0, w0, #0x20
  404970:	ret
  404974:	sub	w1, w0, #0x61
  404978:	cmp	w1, #0x19
  40497c:	b.hi	404984 <__fxstatat@plt+0x26d4>  // b.pmore
  404980:	sub	w0, w0, #0x20
  404984:	ret
  404988:	stp	x29, x30, [sp, #-272]!
  40498c:	mov	x29, sp
  404990:	stp	x19, x20, [sp, #16]
  404994:	stp	x21, x22, [sp, #32]
  404998:	stp	x23, x24, [sp, #48]
  40499c:	and	w24, w1, #0x3
  4049a0:	stp	x25, x26, [sp, #64]
  4049a4:	mov	x26, x0
  4049a8:	sub	w0, w24, #0x1
  4049ac:	stp	x27, x28, [sp, #80]
  4049b0:	tst	w0, w24
  4049b4:	b.eq	4049cc <__fxstatat@plt+0x271c>  // b.none
  4049b8:	bl	402260 <__errno_location@plt>
  4049bc:	mov	w1, #0x16                  	// #22
  4049c0:	str	w1, [x0]
  4049c4:	mov	x25, #0x0                   	// #0
  4049c8:	b	404aa4 <__fxstatat@plt+0x27f4>
  4049cc:	cbz	x26, 4049b8 <__fxstatat@plt+0x2708>
  4049d0:	ldrb	w19, [x26]
  4049d4:	cbnz	w19, 4049e4 <__fxstatat@plt+0x2734>
  4049d8:	bl	402260 <__errno_location@plt>
  4049dc:	mov	w1, #0x2                   	// #2
  4049e0:	b	4049c0 <__fxstatat@plt+0x2710>
  4049e4:	mov	w20, w1
  4049e8:	cmp	w19, #0x2f
  4049ec:	b.eq	404ae4 <__fxstatat@plt+0x2834>  // b.none
  4049f0:	bl	408ba4 <__fxstatat@plt+0x68f4>
  4049f4:	mov	x25, x0
  4049f8:	cbz	x0, 404aa4 <__fxstatat@plt+0x27f4>
  4049fc:	bl	401d70 <strlen@plt>
  404a00:	mov	x22, x0
  404a04:	cmp	x0, #0xfff
  404a08:	b.ls	404ac4 <__fxstatat@plt+0x2814>  // b.plast
  404a0c:	add	x22, x25, x0
  404a10:	str	x22, [sp, #104]
  404a14:	and	w0, w20, #0x4
  404a18:	mov	x27, x26
  404a1c:	str	w0, [sp, #116]
  404a20:	adrp	x0, 405000 <__fxstatat@plt+0x2d50>
  404a24:	add	x0, x0, #0xf6c
  404a28:	mov	x20, #0x0                   	// #0
  404a2c:	mov	x23, #0x0                   	// #0
  404a30:	mov	x21, #0x0                   	// #0
  404a34:	str	x0, [sp, #120]
  404a38:	adrp	x0, 405000 <__fxstatat@plt+0x2d50>
  404a3c:	add	x0, x0, #0xf20
  404a40:	str	x0, [sp, #128]
  404a44:	ldrb	w0, [x26]
  404a48:	cbnz	w0, 404b08 <__fxstatat@plt+0x2858>
  404a4c:	add	x0, x25, #0x1
  404a50:	cmp	x22, x0
  404a54:	b.ls	404a68 <__fxstatat@plt+0x27b8>  // b.plast
  404a58:	ldurb	w0, [x22, #-1]
  404a5c:	cmp	w0, #0x2f
  404a60:	cset	x0, eq  // eq = none
  404a64:	sub	x22, x22, x0
  404a68:	mov	x0, x22
  404a6c:	ldr	x1, [sp, #104]
  404a70:	strb	wzr, [x0], #1
  404a74:	cmp	x1, x0
  404a78:	b.eq	404a90 <__fxstatat@plt+0x27e0>  // b.none
  404a7c:	sub	x1, x22, x25
  404a80:	mov	x0, x25
  404a84:	add	x1, x1, #0x1
  404a88:	bl	4089cc <__fxstatat@plt+0x671c>
  404a8c:	mov	x25, x0
  404a90:	mov	x0, x21
  404a94:	bl	4020f0 <free@plt>
  404a98:	cbz	x20, 404aa4 <__fxstatat@plt+0x27f4>
  404a9c:	mov	x0, x20
  404aa0:	bl	4059fc <__fxstatat@plt+0x374c>
  404aa4:	mov	x0, x25
  404aa8:	ldp	x19, x20, [sp, #16]
  404aac:	ldp	x21, x22, [sp, #32]
  404ab0:	ldp	x23, x24, [sp, #48]
  404ab4:	ldp	x25, x26, [sp, #64]
  404ab8:	ldp	x27, x28, [sp, #80]
  404abc:	ldp	x29, x30, [sp], #272
  404ac0:	ret
  404ac4:	mov	x0, x25
  404ac8:	mov	x1, #0x1000                	// #4096
  404acc:	bl	4089cc <__fxstatat@plt+0x671c>
  404ad0:	mov	x25, x0
  404ad4:	add	x22, x0, x22
  404ad8:	add	x0, x0, #0x1, lsl #12
  404adc:	str	x0, [sp, #104]
  404ae0:	b	404a14 <__fxstatat@plt+0x2764>
  404ae4:	mov	x0, #0x1000                	// #4096
  404ae8:	bl	40896c <__fxstatat@plt+0x66bc>
  404aec:	mov	x25, x0
  404af0:	add	x0, x0, #0x1, lsl #12
  404af4:	mov	x22, x25
  404af8:	str	x0, [sp, #104]
  404afc:	strb	w19, [x22], #1
  404b00:	b	404a14 <__fxstatat@plt+0x2764>
  404b04:	add	x26, x26, #0x1
  404b08:	ldrb	w0, [x26]
  404b0c:	cmp	w0, #0x2f
  404b10:	b.eq	404b04 <__fxstatat@plt+0x2854>  // b.none
  404b14:	mov	x19, x26
  404b18:	ldrb	w1, [x19]
  404b1c:	cmp	w1, #0x2f
  404b20:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  404b24:	b.ne	404b4c <__fxstatat@plt+0x289c>  // b.any
  404b28:	cmp	x26, x19
  404b2c:	b.eq	404a4c <__fxstatat@plt+0x279c>  // b.none
  404b30:	sub	x28, x19, x26
  404b34:	cmp	x28, #0x1
  404b38:	b.ne	404b54 <__fxstatat@plt+0x28a4>  // b.any
  404b3c:	cmp	w0, #0x2e
  404b40:	b.ne	404b98 <__fxstatat@plt+0x28e8>  // b.any
  404b44:	mov	x26, x19
  404b48:	b	404a44 <__fxstatat@plt+0x2794>
  404b4c:	add	x19, x19, #0x1
  404b50:	b	404b18 <__fxstatat@plt+0x2868>
  404b54:	cmp	x28, #0x2
  404b58:	b.ne	404b98 <__fxstatat@plt+0x28e8>  // b.any
  404b5c:	cmp	w0, #0x2e
  404b60:	b.ne	404b98 <__fxstatat@plt+0x28e8>  // b.any
  404b64:	ldrb	w0, [x26, #1]
  404b68:	cmp	w0, #0x2e
  404b6c:	b.ne	404b98 <__fxstatat@plt+0x28e8>  // b.any
  404b70:	add	x0, x25, #0x1
  404b74:	cmp	x22, x0
  404b78:	b.ls	404b44 <__fxstatat@plt+0x2894>  // b.plast
  404b7c:	sub	x22, x22, #0x1
  404b80:	cmp	x25, x22
  404b84:	b.eq	404e44 <__fxstatat@plt+0x2b94>  // b.none
  404b88:	ldurb	w0, [x22, #-1]
  404b8c:	cmp	w0, #0x2f
  404b90:	b.eq	404b44 <__fxstatat@plt+0x2894>  // b.none
  404b94:	b	404b7c <__fxstatat@plt+0x28cc>
  404b98:	ldurb	w0, [x22, #-1]
  404b9c:	cmp	w0, #0x2f
  404ba0:	b.eq	404bb4 <__fxstatat@plt+0x2904>  // b.none
  404ba4:	mov	x5, x22
  404ba8:	mov	w0, #0x2f                  	// #47
  404bac:	strb	w0, [x5], #1
  404bb0:	mov	x22, x5
  404bb4:	ldr	x1, [sp, #104]
  404bb8:	add	x0, x22, x28
  404bbc:	cmp	x1, x0
  404bc0:	b.hi	404c00 <__fxstatat@plt+0x2950>  // b.pmore
  404bc4:	sub	x5, x22, x25
  404bc8:	cmp	x28, #0x1, lsl #12
  404bcc:	sub	x22, x1, x25
  404bd0:	str	x5, [sp, #136]
  404bd4:	add	x0, x28, x22
  404bd8:	add	x22, x22, #0x1, lsl #12
  404bdc:	csinc	x22, x22, x0, lt  // lt = tstop
  404be0:	mov	x0, x25
  404be4:	mov	x1, x22
  404be8:	bl	4089cc <__fxstatat@plt+0x671c>
  404bec:	ldr	x5, [sp, #136]
  404bf0:	mov	x25, x0
  404bf4:	add	x0, x0, x22
  404bf8:	str	x0, [sp, #104]
  404bfc:	add	x22, x25, x5
  404c00:	mov	x0, x22
  404c04:	mov	x2, x28
  404c08:	mov	x1, x26
  404c0c:	bl	401d30 <memcpy@plt>
  404c10:	add	x22, x0, x28
  404c14:	strb	wzr, [x0, x28]
  404c18:	ldr	w0, [sp, #116]
  404c1c:	cmp	w0, #0x0
  404c20:	ccmp	w24, #0x2, #0x0, ne  // ne = any
  404c24:	b.ne	404c64 <__fxstatat@plt+0x29b4>  // b.any
  404c28:	str	wzr, [sp, #160]
  404c2c:	ldr	w0, [sp, #160]
  404c30:	and	w0, w0, #0xf000
  404c34:	cmp	w0, #0xa, lsl #12
  404c38:	b.ne	404e24 <__fxstatat@plt+0x2b74>  // b.any
  404c3c:	cbnz	x20, 404ce4 <__fxstatat@plt+0x2a34>
  404c40:	ldp	x4, x3, [sp, #120]
  404c44:	adrp	x2, 405000 <__fxstatat@plt+0x2d50>
  404c48:	mov	x1, #0x0                   	// #0
  404c4c:	add	x2, x2, #0xe88
  404c50:	mov	x0, #0x7                   	// #7
  404c54:	bl	40589c <__fxstatat@plt+0x35ec>
  404c58:	mov	x20, x0
  404c5c:	cbnz	x0, 404ce4 <__fxstatat@plt+0x2a34>
  404c60:	bl	408b60 <__fxstatat@plt+0x68b0>
  404c64:	ldr	w0, [sp, #116]
  404c68:	add	x1, sp, #0x90
  404c6c:	cbz	w0, 404cd8 <__fxstatat@plt+0x2a28>
  404c70:	mov	x0, x25
  404c74:	bl	40b890 <__fxstatat@plt+0x95e0>
  404c78:	cmp	w0, #0x0
  404c7c:	cset	w0, ne  // ne = any
  404c80:	cbz	w0, 404c2c <__fxstatat@plt+0x297c>
  404c84:	bl	402260 <__errno_location@plt>
  404c88:	ldr	w26, [x0]
  404c8c:	cbz	w24, 404cb8 <__fxstatat@plt+0x2a08>
  404c90:	cmp	w24, #0x1
  404c94:	b.ne	404c28 <__fxstatat@plt+0x2978>  // b.any
  404c98:	mov	x0, x19
  404c9c:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  404ca0:	add	x1, x1, #0xb9e
  404ca4:	bl	402140 <strspn@plt>
  404ca8:	ldrb	w0, [x19, x0]
  404cac:	cbnz	w0, 404cb8 <__fxstatat@plt+0x2a08>
  404cb0:	cmp	w26, #0x2
  404cb4:	b.eq	404b44 <__fxstatat@plt+0x2894>  // b.none
  404cb8:	mov	x0, x21
  404cbc:	bl	4020f0 <free@plt>
  404cc0:	mov	x0, x25
  404cc4:	bl	4020f0 <free@plt>
  404cc8:	cbnz	x20, 404e4c <__fxstatat@plt+0x2b9c>
  404ccc:	bl	402260 <__errno_location@plt>
  404cd0:	str	w26, [x0]
  404cd4:	b	4049c4 <__fxstatat@plt+0x2714>
  404cd8:	mov	x0, x25
  404cdc:	bl	40b8a0 <__fxstatat@plt+0x95f0>
  404ce0:	b	404c78 <__fxstatat@plt+0x29c8>
  404ce4:	add	x2, sp, #0x90
  404ce8:	mov	x1, x27
  404cec:	mov	x0, x20
  404cf0:	bl	405130 <__fxstatat@plt+0x2e80>
  404cf4:	tst	w0, #0xff
  404cf8:	b.eq	404d0c <__fxstatat@plt+0x2a5c>  // b.none
  404cfc:	cmp	w24, #0x2
  404d00:	b.eq	404b44 <__fxstatat@plt+0x2894>  // b.none
  404d04:	mov	w26, #0x28                  	// #40
  404d08:	b	404cb8 <__fxstatat@plt+0x2a08>
  404d0c:	add	x2, sp, #0x90
  404d10:	mov	x1, x27
  404d14:	mov	x0, x20
  404d18:	bl	4050a4 <__fxstatat@plt+0x2df4>
  404d1c:	ldr	x1, [sp, #192]
  404d20:	mov	x0, x25
  404d24:	bl	409bc4 <__fxstatat@plt+0x7914>
  404d28:	mov	x26, x0
  404d2c:	cbnz	x0, 404d4c <__fxstatat@plt+0x2a9c>
  404d30:	bl	402260 <__errno_location@plt>
  404d34:	ldr	w26, [x0]
  404d38:	cmp	w24, #0x2
  404d3c:	b.ne	404cb8 <__fxstatat@plt+0x2a08>  // b.any
  404d40:	cmp	w26, #0xc
  404d44:	b.ne	404b44 <__fxstatat@plt+0x2894>  // b.any
  404d48:	b	404cb8 <__fxstatat@plt+0x2a08>
  404d4c:	bl	401d70 <strlen@plt>
  404d50:	mov	x27, x0
  404d54:	mov	x0, x19
  404d58:	bl	401d70 <strlen@plt>
  404d5c:	mov	x28, x0
  404d60:	add	x1, x27, x0
  404d64:	cbnz	x23, 404dd0 <__fxstatat@plt+0x2b20>
  404d68:	add	x23, x1, #0x1
  404d6c:	mov	x0, #0x1000                	// #4096
  404d70:	cmp	x23, #0x1, lsl #12
  404d74:	csel	x23, x23, x0, cs  // cs = hs, nlast
  404d78:	mov	x0, x23
  404d7c:	bl	40896c <__fxstatat@plt+0x66bc>
  404d80:	mov	x21, x0
  404d84:	add	x2, x28, #0x1
  404d88:	mov	x1, x19
  404d8c:	add	x0, x21, x27
  404d90:	bl	401d40 <memmove@plt>
  404d94:	mov	x2, x27
  404d98:	mov	x1, x26
  404d9c:	mov	x0, x21
  404da0:	bl	401d30 <memcpy@plt>
  404da4:	ldrb	w1, [x26]
  404da8:	mov	x27, x0
  404dac:	add	x0, x25, #0x1
  404db0:	cmp	w1, #0x2f
  404db4:	b.ne	404df8 <__fxstatat@plt+0x2b48>  // b.any
  404db8:	mov	x22, x0
  404dbc:	strb	w1, [x25]
  404dc0:	mov	x0, x26
  404dc4:	mov	x19, x27
  404dc8:	bl	4020f0 <free@plt>
  404dcc:	b	404b44 <__fxstatat@plt+0x2894>
  404dd0:	add	x1, x1, #0x1
  404dd4:	cmp	x1, x23
  404dd8:	b.ls	404d84 <__fxstatat@plt+0x2ad4>  // b.plast
  404ddc:	mov	x0, x21
  404de0:	str	x1, [sp, #136]
  404de4:	bl	4089cc <__fxstatat@plt+0x671c>
  404de8:	mov	x21, x0
  404dec:	ldr	x1, [sp, #136]
  404df0:	mov	x23, x1
  404df4:	b	404d84 <__fxstatat@plt+0x2ad4>
  404df8:	cmp	x0, x22
  404dfc:	b.cs	404dc0 <__fxstatat@plt+0x2b10>  // b.hs, b.nlast
  404e00:	sub	x22, x22, #0x1
  404e04:	cmp	x25, x22
  404e08:	b.eq	404e1c <__fxstatat@plt+0x2b6c>  // b.none
  404e0c:	ldurb	w0, [x22, #-1]
  404e10:	cmp	w0, #0x2f
  404e14:	b.eq	404dc0 <__fxstatat@plt+0x2b10>  // b.none
  404e18:	b	404e00 <__fxstatat@plt+0x2b50>
  404e1c:	mov	x22, x25
  404e20:	b	404dc0 <__fxstatat@plt+0x2b10>
  404e24:	cmp	w0, #0x4, lsl #12
  404e28:	b.eq	404b44 <__fxstatat@plt+0x2894>  // b.none
  404e2c:	ldrb	w0, [x19]
  404e30:	cbz	w0, 404b44 <__fxstatat@plt+0x2894>
  404e34:	cmp	w24, #0x2
  404e38:	b.eq	404b44 <__fxstatat@plt+0x2894>  // b.none
  404e3c:	mov	w26, #0x14                  	// #20
  404e40:	b	404cb8 <__fxstatat@plt+0x2a08>
  404e44:	mov	x22, x25
  404e48:	b	404b44 <__fxstatat@plt+0x2894>
  404e4c:	mov	x0, x20
  404e50:	bl	4059fc <__fxstatat@plt+0x374c>
  404e54:	b	404ccc <__fxstatat@plt+0x2a1c>
  404e58:	adrp	x1, 420000 <__fxstatat@plt+0x1dd50>
  404e5c:	str	x0, [x1, #1656]
  404e60:	ret
  404e64:	adrp	x1, 420000 <__fxstatat@plt+0x1dd50>
  404e68:	strb	w0, [x1, #1664]
  404e6c:	ret
  404e70:	stp	x29, x30, [sp, #-48]!
  404e74:	adrp	x0, 420000 <__fxstatat@plt+0x1dd50>
  404e78:	mov	x29, sp
  404e7c:	ldr	x0, [x0, #1472]
  404e80:	stp	x19, x20, [sp, #16]
  404e84:	stp	x21, x22, [sp, #32]
  404e88:	bl	409ff4 <__fxstatat@plt+0x7d44>
  404e8c:	cbz	w0, 404f20 <__fxstatat@plt+0x2c70>
  404e90:	adrp	x21, 420000 <__fxstatat@plt+0x1dd50>
  404e94:	add	x0, x21, #0x678
  404e98:	ldrb	w22, [x0, #8]
  404e9c:	bl	402260 <__errno_location@plt>
  404ea0:	mov	x19, x0
  404ea4:	cbz	w22, 404eb4 <__fxstatat@plt+0x2c04>
  404ea8:	ldr	w0, [x0]
  404eac:	cmp	w0, #0x20
  404eb0:	b.eq	404f20 <__fxstatat@plt+0x2c70>  // b.none
  404eb4:	mov	w2, #0x5                   	// #5
  404eb8:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  404ebc:	mov	x0, #0x0                   	// #0
  404ec0:	add	x1, x1, #0xa3e
  404ec4:	bl	4021e0 <dcgettext@plt>
  404ec8:	mov	x20, x0
  404ecc:	ldr	x0, [x21, #1656]
  404ed0:	cbz	x0, 404f04 <__fxstatat@plt+0x2c54>
  404ed4:	ldr	w19, [x19]
  404ed8:	bl	408168 <__fxstatat@plt+0x5eb8>
  404edc:	adrp	x2, 40c000 <__fxstatat@plt+0x9d50>
  404ee0:	mov	x3, x0
  404ee4:	mov	x4, x20
  404ee8:	add	x2, x2, #0xa4a
  404eec:	mov	w1, w19
  404ef0:	mov	w0, #0x0                   	// #0
  404ef4:	bl	401dc0 <error@plt>
  404ef8:	adrp	x0, 420000 <__fxstatat@plt+0x1dd50>
  404efc:	ldr	w0, [x0, #1328]
  404f00:	bl	401d50 <_exit@plt>
  404f04:	ldr	w1, [x19]
  404f08:	mov	x3, x20
  404f0c:	adrp	x2, 40d000 <__fxstatat@plt+0xad50>
  404f10:	mov	w0, #0x0                   	// #0
  404f14:	add	x2, x2, #0x354
  404f18:	bl	401dc0 <error@plt>
  404f1c:	b	404ef8 <__fxstatat@plt+0x2c48>
  404f20:	adrp	x0, 420000 <__fxstatat@plt+0x1dd50>
  404f24:	ldr	x0, [x0, #1448]
  404f28:	bl	409ff4 <__fxstatat@plt+0x7d44>
  404f2c:	cbnz	w0, 404ef8 <__fxstatat@plt+0x2c48>
  404f30:	ldp	x19, x20, [sp, #16]
  404f34:	ldp	x21, x22, [sp, #32]
  404f38:	ldp	x29, x30, [sp], #48
  404f3c:	ret
  404f40:	stp	x29, x30, [sp, #-16]!
  404f44:	mov	x29, sp
  404f48:	bl	404fac <__fxstatat@plt+0x2cfc>
  404f4c:	cbnz	x0, 404f54 <__fxstatat@plt+0x2ca4>
  404f50:	bl	408b60 <__fxstatat@plt+0x68b0>
  404f54:	ldp	x29, x30, [sp], #16
  404f58:	ret
  404f5c:	stp	x29, x30, [sp, #-32]!
  404f60:	mov	x29, sp
  404f64:	stp	x19, x20, [sp, #16]
  404f68:	mov	x19, x0
  404f6c:	ldrb	w1, [x0]
  404f70:	cmp	w1, #0x2f
  404f74:	cset	x20, eq  // eq = none
  404f78:	bl	405014 <__fxstatat@plt+0x2d64>
  404f7c:	sub	x0, x0, x19
  404f80:	cmp	x0, x20
  404f84:	b.hi	404f94 <__fxstatat@plt+0x2ce4>  // b.pmore
  404f88:	ldp	x19, x20, [sp, #16]
  404f8c:	ldp	x29, x30, [sp], #32
  404f90:	ret
  404f94:	sub	x1, x0, #0x1
  404f98:	ldrb	w2, [x19, x1]
  404f9c:	cmp	w2, #0x2f
  404fa0:	b.ne	404f88 <__fxstatat@plt+0x2cd8>  // b.any
  404fa4:	mov	x0, x1
  404fa8:	b	404f80 <__fxstatat@plt+0x2cd0>
  404fac:	stp	x29, x30, [sp, #-48]!
  404fb0:	mov	x29, sp
  404fb4:	stp	x19, x20, [sp, #16]
  404fb8:	str	x21, [sp, #32]
  404fbc:	mov	x21, x0
  404fc0:	bl	404f5c <__fxstatat@plt+0x2cac>
  404fc4:	cmp	x0, #0x0
  404fc8:	mov	x19, x0
  404fcc:	add	x0, x0, #0x1
  404fd0:	cinc	x0, x0, eq  // eq = none
  404fd4:	bl	401ed0 <malloc@plt>
  404fd8:	mov	x20, x0
  404fdc:	cbz	x0, 405000 <__fxstatat@plt+0x2d50>
  404fe0:	mov	x2, x19
  404fe4:	mov	x1, x21
  404fe8:	bl	401d30 <memcpy@plt>
  404fec:	cbnz	x19, 404ffc <__fxstatat@plt+0x2d4c>
  404ff0:	mov	w0, #0x2e                  	// #46
  404ff4:	mov	x19, #0x1                   	// #1
  404ff8:	strb	w0, [x20]
  404ffc:	strb	wzr, [x20, x19]
  405000:	mov	x0, x20
  405004:	ldp	x19, x20, [sp, #16]
  405008:	ldr	x21, [sp, #32]
  40500c:	ldp	x29, x30, [sp], #48
  405010:	ret
  405014:	ldrb	w1, [x0]
  405018:	cmp	w1, #0x2f
  40501c:	b.eq	405034 <__fxstatat@plt+0x2d84>  // b.none
  405020:	mov	x1, x0
  405024:	mov	w2, #0x0                   	// #0
  405028:	ldrb	w3, [x1]
  40502c:	cbnz	w3, 40503c <__fxstatat@plt+0x2d8c>
  405030:	ret
  405034:	add	x0, x0, #0x1
  405038:	b	405014 <__fxstatat@plt+0x2d64>
  40503c:	cmp	w3, #0x2f
  405040:	b.eq	405050 <__fxstatat@plt+0x2da0>  // b.none
  405044:	cbnz	w2, 405058 <__fxstatat@plt+0x2da8>
  405048:	add	x1, x1, #0x1
  40504c:	b	405028 <__fxstatat@plt+0x2d78>
  405050:	mov	w2, #0x1                   	// #1
  405054:	b	405048 <__fxstatat@plt+0x2d98>
  405058:	mov	x0, x1
  40505c:	mov	w2, #0x0                   	// #0
  405060:	b	405048 <__fxstatat@plt+0x2d98>
  405064:	stp	x29, x30, [sp, #-32]!
  405068:	mov	x29, sp
  40506c:	str	x19, [sp, #16]
  405070:	mov	x19, x0
  405074:	bl	401d70 <strlen@plt>
  405078:	cmp	x0, #0x1
  40507c:	b.ls	405090 <__fxstatat@plt+0x2de0>  // b.plast
  405080:	sub	x1, x0, #0x1
  405084:	ldrb	w2, [x19, x1]
  405088:	cmp	w2, #0x2f
  40508c:	b.eq	40509c <__fxstatat@plt+0x2dec>  // b.none
  405090:	ldr	x19, [sp, #16]
  405094:	ldp	x29, x30, [sp], #32
  405098:	ret
  40509c:	mov	x0, x1
  4050a0:	b	405078 <__fxstatat@plt+0x2dc8>
  4050a4:	cbz	x0, 40512c <__fxstatat@plt+0x2e7c>
  4050a8:	stp	x29, x30, [sp, #-48]!
  4050ac:	mov	x29, sp
  4050b0:	stp	x19, x20, [sp, #16]
  4050b4:	mov	x20, x0
  4050b8:	mov	x0, #0x18                  	// #24
  4050bc:	stp	x21, x22, [sp, #32]
  4050c0:	mov	x22, x1
  4050c4:	mov	x21, x2
  4050c8:	bl	40896c <__fxstatat@plt+0x66bc>
  4050cc:	mov	x19, x0
  4050d0:	mov	x0, x22
  4050d4:	bl	408b38 <__fxstatat@plt+0x6888>
  4050d8:	mov	x1, x19
  4050dc:	str	x0, [x19]
  4050e0:	ldr	x0, [x21, #8]
  4050e4:	str	x0, [x19, #8]
  4050e8:	ldr	x0, [x21]
  4050ec:	str	x0, [x19, #16]
  4050f0:	mov	x0, x20
  4050f4:	bl	405d50 <__fxstatat@plt+0x3aa0>
  4050f8:	cbnz	x0, 405100 <__fxstatat@plt+0x2e50>
  4050fc:	bl	408b60 <__fxstatat@plt+0x68b0>
  405100:	cmp	x19, x0
  405104:	b.eq	40511c <__fxstatat@plt+0x2e6c>  // b.none
  405108:	mov	x0, x19
  40510c:	ldp	x19, x20, [sp, #16]
  405110:	ldp	x21, x22, [sp, #32]
  405114:	ldp	x29, x30, [sp], #48
  405118:	b	405f6c <__fxstatat@plt+0x3cbc>
  40511c:	ldp	x19, x20, [sp, #16]
  405120:	ldp	x21, x22, [sp, #32]
  405124:	ldp	x29, x30, [sp], #48
  405128:	ret
  40512c:	ret
  405130:	cbz	x0, 405168 <__fxstatat@plt+0x2eb8>
  405134:	stp	x29, x30, [sp, #-48]!
  405138:	mov	x29, sp
  40513c:	str	x1, [sp, #24]
  405140:	ldr	x1, [x2, #8]
  405144:	str	x1, [sp, #32]
  405148:	ldr	x1, [x2]
  40514c:	str	x1, [sp, #40]
  405150:	add	x1, sp, #0x18
  405154:	bl	405674 <__fxstatat@plt+0x33c4>
  405158:	cmp	x0, #0x0
  40515c:	cset	w0, ne  // ne = any
  405160:	ldp	x29, x30, [sp], #48
  405164:	ret
  405168:	mov	w0, #0x0                   	// #0
  40516c:	ret
  405170:	ror	x2, x0, #3
  405174:	udiv	x0, x2, x1
  405178:	msub	x0, x0, x1, x2
  40517c:	ret
  405180:	cmp	x1, x0
  405184:	cset	w0, eq  // eq = none
  405188:	ret
  40518c:	ldrb	w2, [x1, #16]
  405190:	cbnz	w2, 4051b4 <__fxstatat@plt+0x2f04>
  405194:	ucvtf	s0, x0
  405198:	ldr	s1, [x1, #8]
  40519c:	mov	w0, #0x5f800000            	// #1602224128
  4051a0:	fdiv	s0, s0, s1
  4051a4:	fmov	s1, w0
  4051a8:	fcmpe	s0, s1
  4051ac:	b.ge	4051cc <__fxstatat@plt+0x2f1c>  // b.tcont
  4051b0:	fcvtzu	x0, s0
  4051b4:	cmp	x0, #0xa
  4051b8:	mov	x1, #0xa                   	// #10
  4051bc:	csel	x0, x0, x1, cs  // cs = hs, nlast
  4051c0:	orr	x0, x0, #0x1
  4051c4:	cmn	x0, #0x1
  4051c8:	b.ne	4051fc <__fxstatat@plt+0x2f4c>  // b.any
  4051cc:	mov	x0, #0x0                   	// #0
  4051d0:	b	40521c <__fxstatat@plt+0x2f6c>
  4051d4:	add	x2, x1, #0x1
  4051d8:	add	x1, x1, #0x2
  4051dc:	add	x3, x3, x2, lsl #2
  4051e0:	udiv	x2, x0, x1
  4051e4:	cmp	x0, x3
  4051e8:	msub	x2, x2, x1, x0
  4051ec:	b.ls	405208 <__fxstatat@plt+0x2f58>  // b.plast
  4051f0:	cbnz	x2, 4051d4 <__fxstatat@plt+0x2f24>
  4051f4:	add	x0, x0, #0x2
  4051f8:	b	4051c4 <__fxstatat@plt+0x2f14>
  4051fc:	mov	x3, #0x9                   	// #9
  405200:	mov	x1, #0x3                   	// #3
  405204:	b	4051e0 <__fxstatat@plt+0x2f30>
  405208:	cbz	x2, 4051f4 <__fxstatat@plt+0x2f44>
  40520c:	cmp	xzr, x0, lsr #61
  405210:	cset	x1, ne  // ne = any
  405214:	tbnz	x0, #60, 4051cc <__fxstatat@plt+0x2f1c>
  405218:	cbnz	x1, 4051cc <__fxstatat@plt+0x2f1c>
  40521c:	ret
  405220:	stp	x29, x30, [sp, #-32]!
  405224:	mov	x29, sp
  405228:	str	x19, [sp, #16]
  40522c:	mov	x19, x0
  405230:	mov	x0, x1
  405234:	ldr	x1, [x19, #16]
  405238:	ldr	x2, [x19, #48]
  40523c:	blr	x2
  405240:	ldr	x1, [x19, #16]
  405244:	cmp	x1, x0
  405248:	b.hi	405250 <__fxstatat@plt+0x2fa0>  // b.pmore
  40524c:	bl	402010 <abort@plt>
  405250:	ldr	x1, [x19]
  405254:	ldr	x19, [sp, #16]
  405258:	add	x0, x1, x0, lsl #4
  40525c:	ldp	x29, x30, [sp], #32
  405260:	ret
  405264:	stp	x29, x30, [sp, #-64]!
  405268:	mov	x29, sp
  40526c:	stp	x21, x22, [sp, #32]
  405270:	mov	x22, x2
  405274:	mov	x21, x1
  405278:	stp	x19, x20, [sp, #16]
  40527c:	mov	x20, x0
  405280:	str	x23, [sp, #48]
  405284:	and	w23, w3, #0xff
  405288:	bl	405220 <__fxstatat@plt+0x2f70>
  40528c:	str	x0, [x22]
  405290:	ldr	x1, [x0]
  405294:	cbnz	x1, 4052b0 <__fxstatat@plt+0x3000>
  405298:	mov	x0, #0x0                   	// #0
  40529c:	ldp	x19, x20, [sp, #16]
  4052a0:	ldp	x21, x22, [sp, #32]
  4052a4:	ldr	x23, [sp, #48]
  4052a8:	ldp	x29, x30, [sp], #64
  4052ac:	ret
  4052b0:	mov	x19, x0
  4052b4:	cmp	x1, x21
  4052b8:	b.eq	4052d0 <__fxstatat@plt+0x3020>  // b.none
  4052bc:	ldr	x2, [x20, #56]
  4052c0:	mov	x0, x21
  4052c4:	blr	x2
  4052c8:	tst	w0, #0xff
  4052cc:	b.eq	40531c <__fxstatat@plt+0x306c>  // b.none
  4052d0:	ldr	x0, [x19]
  4052d4:	cbz	w23, 40529c <__fxstatat@plt+0x2fec>
  4052d8:	ldr	x1, [x19, #8]
  4052dc:	cbz	x1, 4052fc <__fxstatat@plt+0x304c>
  4052e0:	ldp	x2, x3, [x1]
  4052e4:	stp	x2, x3, [x19]
  4052e8:	str	xzr, [x1]
  4052ec:	ldr	x2, [x20, #72]
  4052f0:	str	x2, [x1, #8]
  4052f4:	str	x1, [x20, #72]
  4052f8:	b	40529c <__fxstatat@plt+0x2fec>
  4052fc:	str	xzr, [x19]
  405300:	b	40529c <__fxstatat@plt+0x2fec>
  405304:	ldr	x2, [x20, #56]
  405308:	mov	x0, x21
  40530c:	blr	x2
  405310:	tst	w0, #0xff
  405314:	b.ne	405330 <__fxstatat@plt+0x3080>  // b.any
  405318:	ldr	x19, [x19, #8]
  40531c:	ldr	x0, [x19, #8]
  405320:	cbz	x0, 405298 <__fxstatat@plt+0x2fe8>
  405324:	ldr	x1, [x0]
  405328:	cmp	x1, x21
  40532c:	b.ne	405304 <__fxstatat@plt+0x3054>  // b.any
  405330:	ldr	x1, [x19, #8]
  405334:	ldr	x0, [x1]
  405338:	cbz	w23, 40529c <__fxstatat@plt+0x2fec>
  40533c:	ldr	x2, [x1, #8]
  405340:	str	x2, [x19, #8]
  405344:	b	4052e8 <__fxstatat@plt+0x3038>
  405348:	ldr	x1, [x0]
  40534c:	adrp	x2, 40c000 <__fxstatat@plt+0x9d50>
  405350:	add	x2, x2, #0xac0
  405354:	cmp	x1, x2
  405358:	b.eq	4053d8 <__fxstatat@plt+0x3128>  // b.none
  40535c:	adrp	x3, 40c000 <__fxstatat@plt+0x9d50>
  405360:	ldr	s1, [x1, #8]
  405364:	ldr	s2, [x3, #2748]
  405368:	fcmpe	s1, s2
  40536c:	b.le	4053cc <__fxstatat@plt+0x311c>
  405370:	mov	w3, #0x6666                	// #26214
  405374:	movk	w3, #0x3f66, lsl #16
  405378:	fmov	s0, w3
  40537c:	fcmpe	s1, s0
  405380:	b.pl	4053cc <__fxstatat@plt+0x311c>  // b.nfrst
  405384:	mov	w3, #0xcccd                	// #52429
  405388:	ldr	s3, [x1, #12]
  40538c:	movk	w3, #0x3f8c, lsl #16
  405390:	fmov	s0, w3
  405394:	fcmpe	s3, s0
  405398:	b.le	4053cc <__fxstatat@plt+0x311c>
  40539c:	ldr	s0, [x1]
  4053a0:	fcmpe	s0, #0.0
  4053a4:	b.lt	4053cc <__fxstatat@plt+0x311c>  // b.tstop
  4053a8:	fadd	s0, s0, s2
  4053ac:	ldr	s2, [x1, #4]
  4053b0:	fcmpe	s0, s2
  4053b4:	b.pl	4053cc <__fxstatat@plt+0x311c>  // b.nfrst
  4053b8:	fmov	s3, #1.000000000000000000e+00
  4053bc:	fcmpe	s2, s3
  4053c0:	b.hi	4053cc <__fxstatat@plt+0x311c>  // b.pmore
  4053c4:	fcmpe	s1, s0
  4053c8:	b.gt	4053d8 <__fxstatat@plt+0x3128>
  4053cc:	str	x2, [x0]
  4053d0:	mov	w0, #0x0                   	// #0
  4053d4:	ret
  4053d8:	mov	w0, #0x1                   	// #1
  4053dc:	b	4053d4 <__fxstatat@plt+0x3124>
  4053e0:	stp	x29, x30, [sp, #-64]!
  4053e4:	mov	x29, sp
  4053e8:	stp	x21, x22, [sp, #32]
  4053ec:	mov	x22, x1
  4053f0:	ldr	x21, [x1]
  4053f4:	stp	x19, x20, [sp, #16]
  4053f8:	mov	x19, x0
  4053fc:	stp	x23, x24, [sp, #48]
  405400:	and	w23, w2, #0xff
  405404:	ldr	x0, [x22, #8]
  405408:	cmp	x0, x21
  40540c:	b.hi	405418 <__fxstatat@plt+0x3168>  // b.pmore
  405410:	mov	w23, #0x1                   	// #1
  405414:	b	4054e0 <__fxstatat@plt+0x3230>
  405418:	ldr	x0, [x21]
  40541c:	cbz	x0, 405478 <__fxstatat@plt+0x31c8>
  405420:	ldr	x20, [x21, #8]
  405424:	cbnz	x20, 405480 <__fxstatat@plt+0x31d0>
  405428:	str	xzr, [x21, #8]
  40542c:	ldr	x24, [x21]
  405430:	cbnz	w23, 405478 <__fxstatat@plt+0x31c8>
  405434:	mov	x1, x24
  405438:	mov	x0, x19
  40543c:	bl	405220 <__fxstatat@plt+0x2f70>
  405440:	mov	x20, x0
  405444:	ldr	x0, [x0]
  405448:	cbz	x0, 4054f8 <__fxstatat@plt+0x3248>
  40544c:	ldr	x0, [x19, #72]
  405450:	cbz	x0, 4054d4 <__fxstatat@plt+0x3224>
  405454:	ldr	x1, [x0, #8]
  405458:	str	x1, [x19, #72]
  40545c:	ldr	x1, [x20, #8]
  405460:	stp	x24, x1, [x0]
  405464:	str	x0, [x20, #8]
  405468:	ldr	x0, [x22, #24]
  40546c:	str	xzr, [x21]
  405470:	sub	x0, x0, #0x1
  405474:	str	x0, [x22, #24]
  405478:	add	x21, x21, #0x10
  40547c:	b	405404 <__fxstatat@plt+0x3154>
  405480:	ldr	x24, [x20]
  405484:	mov	x0, x19
  405488:	mov	x1, x24
  40548c:	bl	405220 <__fxstatat@plt+0x2f70>
  405490:	ldr	x2, [x0]
  405494:	ldr	x1, [x20, #8]
  405498:	cbz	x2, 4054b0 <__fxstatat@plt+0x3200>
  40549c:	ldr	x2, [x0, #8]
  4054a0:	str	x2, [x20, #8]
  4054a4:	str	x20, [x0, #8]
  4054a8:	mov	x20, x1
  4054ac:	b	405424 <__fxstatat@plt+0x3174>
  4054b0:	str	x24, [x0]
  4054b4:	ldr	x0, [x19, #24]
  4054b8:	add	x0, x0, #0x1
  4054bc:	str	x0, [x19, #24]
  4054c0:	str	xzr, [x20]
  4054c4:	ldr	x0, [x19, #72]
  4054c8:	str	x0, [x20, #8]
  4054cc:	str	x20, [x19, #72]
  4054d0:	b	4054a8 <__fxstatat@plt+0x31f8>
  4054d4:	mov	x0, #0x10                  	// #16
  4054d8:	bl	401ed0 <malloc@plt>
  4054dc:	cbnz	x0, 40545c <__fxstatat@plt+0x31ac>
  4054e0:	mov	w0, w23
  4054e4:	ldp	x19, x20, [sp, #16]
  4054e8:	ldp	x21, x22, [sp, #32]
  4054ec:	ldp	x23, x24, [sp, #48]
  4054f0:	ldp	x29, x30, [sp], #64
  4054f4:	ret
  4054f8:	ldr	x0, [x19, #24]
  4054fc:	str	x24, [x20]
  405500:	add	x0, x0, #0x1
  405504:	str	x0, [x19, #24]
  405508:	b	405468 <__fxstatat@plt+0x31b8>
  40550c:	ldr	x0, [x0, #16]
  405510:	ret
  405514:	ldr	x0, [x0, #24]
  405518:	ret
  40551c:	ldr	x0, [x0, #32]
  405520:	ret
  405524:	ldp	x1, x4, [x0]
  405528:	mov	x0, #0x0                   	// #0
  40552c:	cmp	x4, x1
  405530:	b.hi	405538 <__fxstatat@plt+0x3288>  // b.pmore
  405534:	ret
  405538:	ldr	x2, [x1]
  40553c:	cbz	x2, 405560 <__fxstatat@plt+0x32b0>
  405540:	mov	x3, x1
  405544:	mov	x2, #0x1                   	// #1
  405548:	b	405550 <__fxstatat@plt+0x32a0>
  40554c:	add	x2, x2, #0x1
  405550:	ldr	x3, [x3, #8]
  405554:	cbnz	x3, 40554c <__fxstatat@plt+0x329c>
  405558:	cmp	x0, x2
  40555c:	csel	x0, x0, x2, cs  // cs = hs, nlast
  405560:	add	x1, x1, #0x10
  405564:	b	40552c <__fxstatat@plt+0x327c>
  405568:	ldp	x2, x5, [x0]
  40556c:	mov	x1, #0x0                   	// #0
  405570:	mov	x3, #0x0                   	// #0
  405574:	cmp	x5, x2
  405578:	b.hi	405598 <__fxstatat@plt+0x32e8>  // b.pmore
  40557c:	ldr	x2, [x0, #24]
  405580:	cmp	x2, x3
  405584:	b.ne	4055c4 <__fxstatat@plt+0x3314>  // b.any
  405588:	ldr	x0, [x0, #32]
  40558c:	cmp	x0, x1
  405590:	cset	w0, eq  // eq = none
  405594:	ret
  405598:	ldr	x4, [x2]
  40559c:	cbz	x4, 4055b4 <__fxstatat@plt+0x3304>
  4055a0:	add	x3, x3, #0x1
  4055a4:	add	x1, x1, #0x1
  4055a8:	mov	x4, x2
  4055ac:	ldr	x4, [x4, #8]
  4055b0:	cbnz	x4, 4055bc <__fxstatat@plt+0x330c>
  4055b4:	add	x2, x2, #0x10
  4055b8:	b	405574 <__fxstatat@plt+0x32c4>
  4055bc:	add	x1, x1, #0x1
  4055c0:	b	4055ac <__fxstatat@plt+0x32fc>
  4055c4:	mov	w0, #0x0                   	// #0
  4055c8:	b	405594 <__fxstatat@plt+0x32e4>
  4055cc:	stp	x29, x30, [sp, #-48]!
  4055d0:	mov	x5, x0
  4055d4:	mov	x29, sp
  4055d8:	stp	x19, x20, [sp, #16]
  4055dc:	mov	x19, x1
  4055e0:	stp	x21, x22, [sp, #32]
  4055e4:	ldp	x20, x22, [x0, #16]
  4055e8:	bl	405524 <__fxstatat@plt+0x3274>
  4055ec:	ldr	x3, [x5, #32]
  4055f0:	mov	x21, x0
  4055f4:	mov	w1, #0x1                   	// #1
  4055f8:	mov	x0, x19
  4055fc:	adrp	x2, 40c000 <__fxstatat@plt+0x9d50>
  405600:	add	x2, x2, #0xa51
  405604:	bl	402090 <__fprintf_chk@plt>
  405608:	mov	x3, x20
  40560c:	mov	x0, x19
  405610:	mov	w1, #0x1                   	// #1
  405614:	adrp	x2, 40c000 <__fxstatat@plt+0x9d50>
  405618:	add	x2, x2, #0xa69
  40561c:	bl	402090 <__fprintf_chk@plt>
  405620:	ucvtf	d1, x22
  405624:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  405628:	fmov	d0, x0
  40562c:	mov	x3, x22
  405630:	mov	x0, x19
  405634:	mov	w1, #0x1                   	// #1
  405638:	adrp	x2, 40c000 <__fxstatat@plt+0x9d50>
  40563c:	add	x2, x2, #0xa81
  405640:	fmul	d1, d1, d0
  405644:	ucvtf	d0, x20
  405648:	fdiv	d0, d1, d0
  40564c:	bl	402090 <__fprintf_chk@plt>
  405650:	mov	x3, x21
  405654:	mov	x0, x19
  405658:	ldp	x19, x20, [sp, #16]
  40565c:	adrp	x2, 40c000 <__fxstatat@plt+0x9d50>
  405660:	ldp	x21, x22, [sp, #32]
  405664:	add	x2, x2, #0xaa2
  405668:	ldp	x29, x30, [sp], #48
  40566c:	mov	w1, #0x1                   	// #1
  405670:	b	402090 <__fprintf_chk@plt>
  405674:	stp	x29, x30, [sp, #-48]!
  405678:	mov	x29, sp
  40567c:	stp	x19, x20, [sp, #16]
  405680:	mov	x20, x1
  405684:	str	x21, [sp, #32]
  405688:	mov	x21, x0
  40568c:	bl	405220 <__fxstatat@plt+0x2f70>
  405690:	mov	x19, x0
  405694:	ldr	x0, [x0]
  405698:	cbz	x0, 4056d8 <__fxstatat@plt+0x3428>
  40569c:	ldr	x1, [x19]
  4056a0:	cmp	x1, x20
  4056a4:	b.ne	4056bc <__fxstatat@plt+0x340c>  // b.any
  4056a8:	ldr	x0, [x19]
  4056ac:	ldp	x19, x20, [sp, #16]
  4056b0:	ldr	x21, [sp, #32]
  4056b4:	ldp	x29, x30, [sp], #48
  4056b8:	ret
  4056bc:	ldr	x2, [x21, #56]
  4056c0:	mov	x0, x20
  4056c4:	blr	x2
  4056c8:	tst	w0, #0xff
  4056cc:	b.ne	4056a8 <__fxstatat@plt+0x33f8>  // b.any
  4056d0:	ldr	x19, [x19, #8]
  4056d4:	cbnz	x19, 40569c <__fxstatat@plt+0x33ec>
  4056d8:	mov	x0, #0x0                   	// #0
  4056dc:	b	4056ac <__fxstatat@plt+0x33fc>
  4056e0:	ldr	x1, [x0, #32]
  4056e4:	cbz	x1, 405710 <__fxstatat@plt+0x3460>
  4056e8:	ldp	x1, x2, [x0]
  4056ec:	cmp	x2, x1
  4056f0:	b.hi	405700 <__fxstatat@plt+0x3450>  // b.pmore
  4056f4:	stp	x29, x30, [sp, #-16]!
  4056f8:	mov	x29, sp
  4056fc:	bl	402010 <abort@plt>
  405700:	ldr	x0, [x1]
  405704:	cbnz	x0, 405714 <__fxstatat@plt+0x3464>
  405708:	add	x1, x1, #0x10
  40570c:	b	4056ec <__fxstatat@plt+0x343c>
  405710:	mov	x0, #0x0                   	// #0
  405714:	ret
  405718:	stp	x29, x30, [sp, #-32]!
  40571c:	mov	x29, sp
  405720:	stp	x19, x20, [sp, #16]
  405724:	mov	x19, x0
  405728:	mov	x20, x1
  40572c:	bl	405220 <__fxstatat@plt+0x2f70>
  405730:	mov	x2, x0
  405734:	mov	x3, x0
  405738:	ldp	x0, x3, [x3]
  40573c:	cmp	x0, x20
  405740:	b.ne	405758 <__fxstatat@plt+0x34a8>  // b.any
  405744:	cbz	x3, 40575c <__fxstatat@plt+0x34ac>
  405748:	ldr	x0, [x3]
  40574c:	ldp	x19, x20, [sp, #16]
  405750:	ldp	x29, x30, [sp], #32
  405754:	ret
  405758:	cbnz	x3, 405738 <__fxstatat@plt+0x3488>
  40575c:	ldr	x1, [x19, #8]
  405760:	add	x2, x2, #0x10
  405764:	cmp	x1, x2
  405768:	b.hi	405774 <__fxstatat@plt+0x34c4>  // b.pmore
  40576c:	mov	x0, #0x0                   	// #0
  405770:	b	40574c <__fxstatat@plt+0x349c>
  405774:	ldr	x0, [x2]
  405778:	cbz	x0, 405760 <__fxstatat@plt+0x34b0>
  40577c:	b	40574c <__fxstatat@plt+0x349c>
  405780:	mov	x4, x0
  405784:	sub	x1, x1, #0x8
  405788:	mov	x0, #0x0                   	// #0
  40578c:	ldr	x3, [x4]
  405790:	ldr	x5, [x4, #8]
  405794:	cmp	x5, x3
  405798:	b.hi	4057a0 <__fxstatat@plt+0x34f0>  // b.pmore
  40579c:	ret
  4057a0:	ldr	x5, [x3]
  4057a4:	cbz	x5, 4057c8 <__fxstatat@plt+0x3518>
  4057a8:	mov	x5, x3
  4057ac:	cmp	x2, x0
  4057b0:	b.ls	40579c <__fxstatat@plt+0x34ec>  // b.plast
  4057b4:	add	x0, x0, #0x1
  4057b8:	ldr	x6, [x5]
  4057bc:	str	x6, [x1, x0, lsl #3]
  4057c0:	ldr	x5, [x5, #8]
  4057c4:	cbnz	x5, 4057ac <__fxstatat@plt+0x34fc>
  4057c8:	add	x3, x3, #0x10
  4057cc:	b	405790 <__fxstatat@plt+0x34e0>
  4057d0:	stp	x29, x30, [sp, #-64]!
  4057d4:	mov	x29, sp
  4057d8:	stp	x19, x20, [sp, #16]
  4057dc:	mov	x20, x0
  4057e0:	ldr	x19, [x0]
  4057e4:	stp	x23, x24, [sp, #48]
  4057e8:	mov	x23, x1
  4057ec:	mov	x24, x2
  4057f0:	stp	x21, x22, [sp, #32]
  4057f4:	mov	x22, #0x0                   	// #0
  4057f8:	ldr	x0, [x20, #8]
  4057fc:	cmp	x0, x19
  405800:	b.hi	40581c <__fxstatat@plt+0x356c>  // b.pmore
  405804:	mov	x0, x22
  405808:	ldp	x19, x20, [sp, #16]
  40580c:	ldp	x21, x22, [sp, #32]
  405810:	ldp	x23, x24, [sp, #48]
  405814:	ldp	x29, x30, [sp], #64
  405818:	ret
  40581c:	ldr	x0, [x19]
  405820:	cbz	x0, 405848 <__fxstatat@plt+0x3598>
  405824:	mov	x21, x19
  405828:	ldr	x0, [x21]
  40582c:	mov	x1, x24
  405830:	blr	x23
  405834:	tst	w0, #0xff
  405838:	b.eq	405804 <__fxstatat@plt+0x3554>  // b.none
  40583c:	ldr	x21, [x21, #8]
  405840:	add	x22, x22, #0x1
  405844:	cbnz	x21, 405828 <__fxstatat@plt+0x3578>
  405848:	add	x19, x19, #0x10
  40584c:	b	4057f8 <__fxstatat@plt+0x3548>
  405850:	mov	x3, x0
  405854:	mov	x4, #0x1f                  	// #31
  405858:	mov	x0, #0x0                   	// #0
  40585c:	ldrb	w2, [x3]
  405860:	cbnz	w2, 405868 <__fxstatat@plt+0x35b8>
  405864:	ret
  405868:	and	x2, x2, #0xff
  40586c:	add	x3, x3, #0x1
  405870:	madd	x2, x0, x4, x2
  405874:	udiv	x0, x2, x1
  405878:	msub	x0, x0, x1, x2
  40587c:	b	40585c <__fxstatat@plt+0x35ac>
  405880:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  405884:	add	x1, x1, #0xac0
  405888:	ldp	x2, x3, [x1]
  40588c:	stp	x2, x3, [x0]
  405890:	ldr	w1, [x1, #16]
  405894:	str	w1, [x0, #16]
  405898:	ret
  40589c:	stp	x29, x30, [sp, #-64]!
  4058a0:	mov	x29, sp
  4058a4:	stp	x19, x20, [sp, #16]
  4058a8:	mov	x20, x1
  4058ac:	stp	x21, x22, [sp, #32]
  4058b0:	mov	x21, x3
  4058b4:	stp	x23, x24, [sp, #48]
  4058b8:	mov	x24, x0
  4058bc:	mov	x23, x4
  4058c0:	cbnz	x2, 40595c <__fxstatat@plt+0x36ac>
  4058c4:	adrp	x22, 405000 <__fxstatat@plt+0x2d50>
  4058c8:	add	x22, x22, #0x170
  4058cc:	cbnz	x21, 4058d8 <__fxstatat@plt+0x3628>
  4058d0:	adrp	x21, 405000 <__fxstatat@plt+0x2d50>
  4058d4:	add	x21, x21, #0x180
  4058d8:	mov	x0, #0x50                  	// #80
  4058dc:	bl	401ed0 <malloc@plt>
  4058e0:	mov	x19, x0
  4058e4:	cbz	x0, 405944 <__fxstatat@plt+0x3694>
  4058e8:	cbnz	x20, 4058f4 <__fxstatat@plt+0x3644>
  4058ec:	adrp	x20, 40c000 <__fxstatat@plt+0x9d50>
  4058f0:	add	x20, x20, #0xac0
  4058f4:	mov	x0, x19
  4058f8:	str	x20, [x0, #40]!
  4058fc:	bl	405348 <__fxstatat@plt+0x3098>
  405900:	tst	w0, #0xff
  405904:	b.eq	405964 <__fxstatat@plt+0x36b4>  // b.none
  405908:	mov	x1, x20
  40590c:	mov	x0, x24
  405910:	bl	40518c <__fxstatat@plt+0x2edc>
  405914:	str	x0, [x19, #16]
  405918:	mov	x20, x0
  40591c:	cbz	x0, 405964 <__fxstatat@plt+0x36b4>
  405920:	mov	x1, #0x10                  	// #16
  405924:	bl	401f80 <calloc@plt>
  405928:	str	x0, [x19]
  40592c:	cbz	x0, 405964 <__fxstatat@plt+0x36b4>
  405930:	add	x20, x0, x20, lsl #4
  405934:	str	x20, [x19, #8]
  405938:	stp	xzr, xzr, [x19, #24]
  40593c:	stp	x22, x21, [x19, #48]
  405940:	stp	x23, xzr, [x19, #64]
  405944:	mov	x0, x19
  405948:	ldp	x19, x20, [sp, #16]
  40594c:	ldp	x21, x22, [sp, #32]
  405950:	ldp	x23, x24, [sp, #48]
  405954:	ldp	x29, x30, [sp], #64
  405958:	ret
  40595c:	mov	x22, x2
  405960:	b	4058cc <__fxstatat@plt+0x361c>
  405964:	mov	x0, x19
  405968:	mov	x19, #0x0                   	// #0
  40596c:	bl	4020f0 <free@plt>
  405970:	b	405944 <__fxstatat@plt+0x3694>
  405974:	stp	x29, x30, [sp, #-48]!
  405978:	mov	x29, sp
  40597c:	stp	x19, x20, [sp, #16]
  405980:	mov	x19, x0
  405984:	ldr	x20, [x0]
  405988:	str	x21, [sp, #32]
  40598c:	ldr	x0, [x19, #8]
  405990:	cmp	x0, x20
  405994:	b.hi	4059ac <__fxstatat@plt+0x36fc>  // b.pmore
  405998:	ldr	x21, [sp, #32]
  40599c:	stp	xzr, xzr, [x19, #24]
  4059a0:	ldp	x19, x20, [sp, #16]
  4059a4:	ldp	x29, x30, [sp], #48
  4059a8:	ret
  4059ac:	ldr	x0, [x20]
  4059b0:	cbz	x0, 4059d0 <__fxstatat@plt+0x3720>
  4059b4:	ldr	x21, [x20, #8]
  4059b8:	ldr	x1, [x19, #64]
  4059bc:	cbnz	x21, 4059d8 <__fxstatat@plt+0x3728>
  4059c0:	cbz	x1, 4059cc <__fxstatat@plt+0x371c>
  4059c4:	ldr	x0, [x20]
  4059c8:	blr	x1
  4059cc:	stp	xzr, xzr, [x20]
  4059d0:	add	x20, x20, #0x10
  4059d4:	b	40598c <__fxstatat@plt+0x36dc>
  4059d8:	cbz	x1, 4059e4 <__fxstatat@plt+0x3734>
  4059dc:	ldr	x0, [x21]
  4059e0:	blr	x1
  4059e4:	ldr	x0, [x21, #8]
  4059e8:	ldr	x1, [x19, #72]
  4059ec:	stp	xzr, x1, [x21]
  4059f0:	str	x21, [x19, #72]
  4059f4:	mov	x21, x0
  4059f8:	b	4059b8 <__fxstatat@plt+0x3708>
  4059fc:	stp	x29, x30, [sp, #-48]!
  405a00:	mov	x29, sp
  405a04:	stp	x19, x20, [sp, #16]
  405a08:	mov	x19, x0
  405a0c:	ldr	x0, [x0, #64]
  405a10:	str	x21, [sp, #32]
  405a14:	cbnz	x0, 405a4c <__fxstatat@plt+0x379c>
  405a18:	ldr	x20, [x19]
  405a1c:	ldr	x0, [x19, #8]
  405a20:	cmp	x0, x20
  405a24:	b.hi	405a90 <__fxstatat@plt+0x37e0>  // b.pmore
  405a28:	ldr	x0, [x19, #72]
  405a2c:	cbnz	x0, 405ab0 <__fxstatat@plt+0x3800>
  405a30:	ldr	x0, [x19]
  405a34:	bl	4020f0 <free@plt>
  405a38:	mov	x0, x19
  405a3c:	ldp	x19, x20, [sp, #16]
  405a40:	ldr	x21, [sp, #32]
  405a44:	ldp	x29, x30, [sp], #48
  405a48:	b	4020f0 <free@plt>
  405a4c:	ldr	x0, [x19, #32]
  405a50:	cbz	x0, 405a18 <__fxstatat@plt+0x3768>
  405a54:	ldr	x20, [x19]
  405a58:	ldr	x0, [x19, #8]
  405a5c:	cmp	x0, x20
  405a60:	b.ls	405a18 <__fxstatat@plt+0x3768>  // b.plast
  405a64:	ldr	x0, [x20]
  405a68:	cbnz	x0, 405a74 <__fxstatat@plt+0x37c4>
  405a6c:	add	x20, x20, #0x10
  405a70:	b	405a58 <__fxstatat@plt+0x37a8>
  405a74:	mov	x21, x20
  405a78:	ldr	x0, [x21]
  405a7c:	ldr	x1, [x19, #64]
  405a80:	blr	x1
  405a84:	ldr	x21, [x21, #8]
  405a88:	cbnz	x21, 405a78 <__fxstatat@plt+0x37c8>
  405a8c:	b	405a6c <__fxstatat@plt+0x37bc>
  405a90:	ldr	x0, [x20, #8]
  405a94:	cbnz	x0, 405aa0 <__fxstatat@plt+0x37f0>
  405a98:	add	x20, x20, #0x10
  405a9c:	b	405a1c <__fxstatat@plt+0x376c>
  405aa0:	ldr	x21, [x0, #8]
  405aa4:	bl	4020f0 <free@plt>
  405aa8:	mov	x0, x21
  405aac:	b	405a94 <__fxstatat@plt+0x37e4>
  405ab0:	ldr	x20, [x0, #8]
  405ab4:	bl	4020f0 <free@plt>
  405ab8:	mov	x0, x20
  405abc:	b	405a2c <__fxstatat@plt+0x377c>
  405ac0:	stp	x29, x30, [sp, #-128]!
  405ac4:	mov	x29, sp
  405ac8:	stp	x19, x20, [sp, #16]
  405acc:	mov	x19, x0
  405ad0:	mov	x0, x1
  405ad4:	str	x21, [sp, #32]
  405ad8:	ldr	x21, [x19, #40]
  405adc:	mov	x1, x21
  405ae0:	bl	40518c <__fxstatat@plt+0x2edc>
  405ae4:	cbnz	x0, 405b00 <__fxstatat@plt+0x3850>
  405ae8:	mov	w20, #0x0                   	// #0
  405aec:	mov	w0, w20
  405af0:	ldp	x19, x20, [sp, #16]
  405af4:	ldr	x21, [sp, #32]
  405af8:	ldp	x29, x30, [sp], #128
  405afc:	ret
  405b00:	ldr	x1, [x19, #16]
  405b04:	mov	x20, x0
  405b08:	cmp	x1, x0
  405b0c:	b.eq	405be4 <__fxstatat@plt+0x3934>  // b.none
  405b10:	mov	x1, #0x10                  	// #16
  405b14:	bl	401f80 <calloc@plt>
  405b18:	str	x0, [sp, #48]
  405b1c:	cbz	x0, 405ae8 <__fxstatat@plt+0x3838>
  405b20:	stp	x20, xzr, [sp, #64]
  405b24:	add	x20, x0, x20, lsl #4
  405b28:	mov	x1, x19
  405b2c:	ldr	x0, [x19, #48]
  405b30:	str	x0, [sp, #96]
  405b34:	ldr	x0, [x19, #56]
  405b38:	str	x0, [sp, #104]
  405b3c:	ldr	x0, [x19, #64]
  405b40:	str	x0, [sp, #112]
  405b44:	ldr	x0, [x19, #72]
  405b48:	mov	w2, #0x0                   	// #0
  405b4c:	str	x20, [sp, #56]
  405b50:	stp	xzr, x21, [sp, #80]
  405b54:	str	x0, [sp, #120]
  405b58:	add	x0, sp, #0x30
  405b5c:	bl	4053e0 <__fxstatat@plt+0x3130>
  405b60:	ands	w20, w0, #0xff
  405b64:	b.eq	405b9c <__fxstatat@plt+0x38ec>  // b.none
  405b68:	ldr	x0, [x19]
  405b6c:	bl	4020f0 <free@plt>
  405b70:	ldr	x0, [sp, #48]
  405b74:	str	x0, [x19]
  405b78:	ldr	x0, [sp, #56]
  405b7c:	str	x0, [x19, #8]
  405b80:	ldr	x0, [sp, #64]
  405b84:	str	x0, [x19, #16]
  405b88:	ldr	x0, [sp, #72]
  405b8c:	str	x0, [x19, #24]
  405b90:	ldr	x0, [sp, #120]
  405b94:	str	x0, [x19, #72]
  405b98:	b	405aec <__fxstatat@plt+0x383c>
  405b9c:	ldr	x0, [sp, #120]
  405ba0:	str	x0, [x19, #72]
  405ba4:	add	x1, sp, #0x30
  405ba8:	mov	x0, x19
  405bac:	mov	w2, #0x1                   	// #1
  405bb0:	bl	4053e0 <__fxstatat@plt+0x3130>
  405bb4:	tst	w0, #0xff
  405bb8:	b.ne	405bc0 <__fxstatat@plt+0x3910>  // b.any
  405bbc:	bl	402010 <abort@plt>
  405bc0:	add	x1, sp, #0x30
  405bc4:	mov	x0, x19
  405bc8:	mov	w2, #0x0                   	// #0
  405bcc:	bl	4053e0 <__fxstatat@plt+0x3130>
  405bd0:	tst	w0, #0xff
  405bd4:	b.eq	405bbc <__fxstatat@plt+0x390c>  // b.none
  405bd8:	ldr	x0, [sp, #48]
  405bdc:	bl	4020f0 <free@plt>
  405be0:	b	405aec <__fxstatat@plt+0x383c>
  405be4:	mov	w20, #0x1                   	// #1
  405be8:	b	405aec <__fxstatat@plt+0x383c>
  405bec:	stp	x29, x30, [sp, #-64]!
  405bf0:	mov	x29, sp
  405bf4:	stp	x19, x20, [sp, #16]
  405bf8:	str	x21, [sp, #32]
  405bfc:	cbnz	x1, 405c04 <__fxstatat@plt+0x3954>
  405c00:	bl	402010 <abort@plt>
  405c04:	mov	x21, x2
  405c08:	mov	x19, x0
  405c0c:	mov	x20, x1
  405c10:	add	x2, sp, #0x38
  405c14:	mov	w3, #0x0                   	// #0
  405c18:	bl	405264 <__fxstatat@plt+0x2fb4>
  405c1c:	cbz	x0, 405c30 <__fxstatat@plt+0x3980>
  405c20:	cbz	x21, 405c28 <__fxstatat@plt+0x3978>
  405c24:	str	x0, [x21]
  405c28:	mov	w0, #0x0                   	// #0
  405c2c:	b	405ca8 <__fxstatat@plt+0x39f8>
  405c30:	ldr	x0, [x19, #24]
  405c34:	ldr	x1, [x19, #40]
  405c38:	ucvtf	s1, x0
  405c3c:	ldr	x0, [x19, #16]
  405c40:	ldr	s2, [x1, #8]
  405c44:	ucvtf	s0, x0
  405c48:	fmul	s0, s0, s2
  405c4c:	fcmpe	s1, s0
  405c50:	b.le	405ce4 <__fxstatat@plt+0x3a34>
  405c54:	add	x0, x19, #0x28
  405c58:	bl	405348 <__fxstatat@plt+0x3098>
  405c5c:	ldr	x0, [x19, #16]
  405c60:	ldr	x1, [x19, #40]
  405c64:	ucvtf	s0, x0
  405c68:	ldr	x0, [x19, #24]
  405c6c:	ldr	s2, [x1, #8]
  405c70:	ucvtf	s1, x0
  405c74:	fmul	s3, s2, s0
  405c78:	fcmpe	s1, s3
  405c7c:	b.le	405ce4 <__fxstatat@plt+0x3a34>
  405c80:	ldrb	w0, [x1, #16]
  405c84:	ldr	s1, [x1, #12]
  405c88:	fmul	s0, s0, s1
  405c8c:	cbnz	w0, 405c94 <__fxstatat@plt+0x39e4>
  405c90:	fmul	s0, s0, s2
  405c94:	mov	w0, #0x5f800000            	// #1602224128
  405c98:	fmov	s1, w0
  405c9c:	fcmpe	s0, s1
  405ca0:	b.lt	405cb8 <__fxstatat@plt+0x3a08>  // b.tstop
  405ca4:	mov	w0, #0xffffffff            	// #-1
  405ca8:	ldp	x19, x20, [sp, #16]
  405cac:	ldr	x21, [sp, #32]
  405cb0:	ldp	x29, x30, [sp], #64
  405cb4:	ret
  405cb8:	fcvtzu	x1, s0
  405cbc:	mov	x0, x19
  405cc0:	bl	405ac0 <__fxstatat@plt+0x3810>
  405cc4:	tst	w0, #0xff
  405cc8:	b.eq	405ca4 <__fxstatat@plt+0x39f4>  // b.none
  405ccc:	add	x2, sp, #0x38
  405cd0:	mov	x1, x20
  405cd4:	mov	x0, x19
  405cd8:	mov	w3, #0x0                   	// #0
  405cdc:	bl	405264 <__fxstatat@plt+0x2fb4>
  405ce0:	cbnz	x0, 405c00 <__fxstatat@plt+0x3950>
  405ce4:	ldr	x21, [sp, #56]
  405ce8:	ldr	x0, [x21]
  405cec:	cbz	x0, 405d30 <__fxstatat@plt+0x3a80>
  405cf0:	ldr	x0, [x19, #72]
  405cf4:	cbz	x0, 405d20 <__fxstatat@plt+0x3a70>
  405cf8:	ldr	x1, [x0, #8]
  405cfc:	str	x1, [x19, #72]
  405d00:	ldr	x1, [x21, #8]
  405d04:	stp	x20, x1, [x0]
  405d08:	str	x0, [x21, #8]
  405d0c:	ldr	x0, [x19, #32]
  405d10:	add	x0, x0, #0x1
  405d14:	str	x0, [x19, #32]
  405d18:	mov	w0, #0x1                   	// #1
  405d1c:	b	405ca8 <__fxstatat@plt+0x39f8>
  405d20:	mov	x0, #0x10                  	// #16
  405d24:	bl	401ed0 <malloc@plt>
  405d28:	cbz	x0, 405ca4 <__fxstatat@plt+0x39f4>
  405d2c:	b	405d00 <__fxstatat@plt+0x3a50>
  405d30:	ldr	x0, [x19, #32]
  405d34:	str	x20, [x21]
  405d38:	add	x0, x0, #0x1
  405d3c:	str	x0, [x19, #32]
  405d40:	ldr	x0, [x19, #24]
  405d44:	add	x0, x0, #0x1
  405d48:	str	x0, [x19, #24]
  405d4c:	b	405d18 <__fxstatat@plt+0x3a68>
  405d50:	stp	x29, x30, [sp, #-48]!
  405d54:	mov	x29, sp
  405d58:	add	x2, sp, #0x28
  405d5c:	str	x19, [sp, #16]
  405d60:	mov	x19, x1
  405d64:	bl	405bec <__fxstatat@plt+0x393c>
  405d68:	cmn	w0, #0x1
  405d6c:	b.eq	405d88 <__fxstatat@plt+0x3ad8>  // b.none
  405d70:	cbnz	w0, 405d78 <__fxstatat@plt+0x3ac8>
  405d74:	ldr	x19, [sp, #40]
  405d78:	mov	x0, x19
  405d7c:	ldr	x19, [sp, #16]
  405d80:	ldp	x29, x30, [sp], #48
  405d84:	ret
  405d88:	mov	x19, #0x0                   	// #0
  405d8c:	b	405d78 <__fxstatat@plt+0x3ac8>
  405d90:	stp	x29, x30, [sp, #-64]!
  405d94:	mov	w3, #0x1                   	// #1
  405d98:	mov	x29, sp
  405d9c:	add	x2, sp, #0x38
  405da0:	stp	x19, x20, [sp, #16]
  405da4:	mov	x19, x0
  405da8:	str	x21, [sp, #32]
  405dac:	bl	405264 <__fxstatat@plt+0x2fb4>
  405db0:	mov	x20, x0
  405db4:	cbz	x0, 405e58 <__fxstatat@plt+0x3ba8>
  405db8:	ldr	x0, [x19, #32]
  405dbc:	sub	x0, x0, #0x1
  405dc0:	str	x0, [x19, #32]
  405dc4:	ldr	x0, [sp, #56]
  405dc8:	ldr	x0, [x0]
  405dcc:	cbnz	x0, 405e58 <__fxstatat@plt+0x3ba8>
  405dd0:	ldr	x1, [x19, #24]
  405dd4:	ldr	x0, [x19, #40]
  405dd8:	sub	x1, x1, #0x1
  405ddc:	ucvtf	s0, x1
  405de0:	ldr	s2, [x0]
  405de4:	str	x1, [x19, #24]
  405de8:	ldr	x1, [x19, #16]
  405dec:	ucvtf	s1, x1
  405df0:	fmul	s1, s1, s2
  405df4:	fcmpe	s0, s1
  405df8:	b.pl	405e58 <__fxstatat@plt+0x3ba8>  // b.nfrst
  405dfc:	add	x0, x19, #0x28
  405e00:	bl	405348 <__fxstatat@plt+0x3098>
  405e04:	ldr	x1, [x19, #16]
  405e08:	ldr	x0, [x19, #40]
  405e0c:	ucvtf	s0, x1
  405e10:	ldr	x1, [x19, #24]
  405e14:	ldr	s1, [x0]
  405e18:	ucvtf	s2, x1
  405e1c:	fmul	s1, s0, s1
  405e20:	fcmpe	s2, s1
  405e24:	b.pl	405e58 <__fxstatat@plt+0x3ba8>  // b.nfrst
  405e28:	ldrb	w1, [x0, #16]
  405e2c:	ldr	s1, [x0, #4]
  405e30:	fmul	s0, s0, s1
  405e34:	cbz	w1, 405e6c <__fxstatat@plt+0x3bbc>
  405e38:	fcvtzu	x1, s0
  405e3c:	mov	x0, x19
  405e40:	bl	405ac0 <__fxstatat@plt+0x3810>
  405e44:	tst	w0, #0xff
  405e48:	b.ne	405e58 <__fxstatat@plt+0x3ba8>  // b.any
  405e4c:	ldr	x0, [x19, #72]
  405e50:	cbnz	x0, 405e78 <__fxstatat@plt+0x3bc8>
  405e54:	str	xzr, [x19, #72]
  405e58:	mov	x0, x20
  405e5c:	ldp	x19, x20, [sp, #16]
  405e60:	ldr	x21, [sp, #32]
  405e64:	ldp	x29, x30, [sp], #64
  405e68:	ret
  405e6c:	ldr	s1, [x0, #8]
  405e70:	fmul	s0, s0, s1
  405e74:	b	405e38 <__fxstatat@plt+0x3b88>
  405e78:	ldr	x21, [x0, #8]
  405e7c:	bl	4020f0 <free@plt>
  405e80:	mov	x0, x21
  405e84:	b	405e50 <__fxstatat@plt+0x3ba0>
  405e88:	stp	x29, x30, [sp, #-32]!
  405e8c:	mov	x29, sp
  405e90:	stp	x19, x20, [sp, #16]
  405e94:	mov	x20, x0
  405e98:	mov	x19, x1
  405e9c:	ldr	x0, [x0]
  405ea0:	bl	40a10c <__fxstatat@plt+0x7e5c>
  405ea4:	ldr	x1, [x20, #8]
  405ea8:	eor	x0, x0, x1
  405eac:	udiv	x1, x0, x19
  405eb0:	msub	x0, x1, x19, x0
  405eb4:	ldp	x19, x20, [sp, #16]
  405eb8:	ldp	x29, x30, [sp], #32
  405ebc:	ret
  405ec0:	ldr	x0, [x0, #8]
  405ec4:	udiv	x2, x0, x1
  405ec8:	msub	x0, x2, x1, x0
  405ecc:	ret
  405ed0:	ldr	x3, [x0, #8]
  405ed4:	ldr	x2, [x1, #8]
  405ed8:	cmp	x3, x2
  405edc:	b.ne	405f14 <__fxstatat@plt+0x3c64>  // b.any
  405ee0:	ldr	x3, [x0, #16]
  405ee4:	ldr	x2, [x1, #16]
  405ee8:	cmp	x3, x2
  405eec:	b.ne	405f14 <__fxstatat@plt+0x3c64>  // b.any
  405ef0:	stp	x29, x30, [sp, #-16]!
  405ef4:	mov	x29, sp
  405ef8:	ldr	x1, [x1]
  405efc:	ldr	x0, [x0]
  405f00:	bl	408404 <__fxstatat@plt+0x6154>
  405f04:	and	w0, w0, #0xff
  405f08:	and	w0, w0, #0x1
  405f0c:	ldp	x29, x30, [sp], #16
  405f10:	ret
  405f14:	mov	w0, #0x0                   	// #0
  405f18:	and	w0, w0, #0x1
  405f1c:	ret
  405f20:	ldr	x3, [x0, #8]
  405f24:	ldr	x2, [x1, #8]
  405f28:	cmp	x3, x2
  405f2c:	b.ne	405f64 <__fxstatat@plt+0x3cb4>  // b.any
  405f30:	ldr	x3, [x0, #16]
  405f34:	ldr	x2, [x1, #16]
  405f38:	cmp	x3, x2
  405f3c:	b.ne	405f64 <__fxstatat@plt+0x3cb4>  // b.any
  405f40:	stp	x29, x30, [sp, #-16]!
  405f44:	mov	x29, sp
  405f48:	ldr	x0, [x0]
  405f4c:	ldr	x1, [x1]
  405f50:	bl	4020a0 <strcmp@plt>
  405f54:	cmp	w0, #0x0
  405f58:	cset	w0, eq  // eq = none
  405f5c:	ldp	x29, x30, [sp], #16
  405f60:	ret
  405f64:	mov	w0, #0x0                   	// #0
  405f68:	ret
  405f6c:	stp	x29, x30, [sp, #-32]!
  405f70:	mov	x29, sp
  405f74:	str	x19, [sp, #16]
  405f78:	mov	x19, x0
  405f7c:	ldr	x0, [x0]
  405f80:	bl	4020f0 <free@plt>
  405f84:	mov	x0, x19
  405f88:	ldr	x19, [sp, #16]
  405f8c:	ldp	x29, x30, [sp], #32
  405f90:	b	4020f0 <free@plt>
  405f94:	cmp	w0, #0x1
  405f98:	b.eq	406014 <__fxstatat@plt+0x3d64>  // b.none
  405f9c:	stp	x29, x30, [sp, #-48]!
  405fa0:	mov	x29, sp
  405fa4:	stp	x19, x20, [sp, #16]
  405fa8:	mov	w19, w0
  405fac:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  405fb0:	add	x0, x0, #0xb00
  405fb4:	str	q0, [sp, #32]
  405fb8:	ldr	q1, [x0]
  405fbc:	bl	40adf0 <__fxstatat@plt+0x8b40>
  405fc0:	ldr	q2, [sp, #32]
  405fc4:	tbz	w0, #31, 405ffc <__fxstatat@plt+0x3d4c>
  405fc8:	mov	v0.16b, v2.16b
  405fcc:	bl	40b608 <__fxstatat@plt+0x9358>
  405fd0:	mov	x20, x0
  405fd4:	cbnz	w19, 40600c <__fxstatat@plt+0x3d5c>
  405fd8:	bl	40b714 <__fxstatat@plt+0x9464>
  405fdc:	ldr	q2, [sp, #32]
  405fe0:	mov	v1.16b, v2.16b
  405fe4:	bl	40acf0 <__fxstatat@plt+0x8a40>
  405fe8:	cmp	w0, #0x0
  405fec:	cset	w0, ne  // ne = any
  405ff0:	add	x0, x20, w0, sxtw
  405ff4:	bl	40b714 <__fxstatat@plt+0x9464>
  405ff8:	mov	v2.16b, v0.16b
  405ffc:	mov	v0.16b, v2.16b
  406000:	ldp	x19, x20, [sp, #16]
  406004:	ldp	x29, x30, [sp], #48
  406008:	ret
  40600c:	mov	w0, #0x0                   	// #0
  406010:	b	405ff0 <__fxstatat@plt+0x3d40>
  406014:	ret
  406018:	stp	x29, x30, [sp, #-224]!
  40601c:	mov	x29, sp
  406020:	stp	x27, x28, [sp, #80]
  406024:	mov	x28, x0
  406028:	ands	w0, w2, #0x20
  40602c:	str	w0, [sp, #116]
  406030:	mov	x0, #0x3e8                 	// #1000
  406034:	stp	x19, x20, [sp, #16]
  406038:	mov	x20, x1
  40603c:	stp	x21, x22, [sp, #32]
  406040:	mov	w22, w2
  406044:	stp	x23, x24, [sp, #48]
  406048:	mov	x24, x4
  40604c:	mov	x23, #0x400                 	// #1024
  406050:	csel	x23, x23, x0, ne  // ne = any
  406054:	stp	x25, x26, [sp, #64]
  406058:	mov	x26, x3
  40605c:	and	w25, w2, #0x3
  406060:	bl	401e60 <localeconv@plt>
  406064:	ldr	x27, [x0]
  406068:	mov	x19, x0
  40606c:	mov	x0, x27
  406070:	bl	401d70 <strlen@plt>
  406074:	mov	x21, x0
  406078:	sub	x0, x0, #0x1
  40607c:	cmp	x0, #0xf
  406080:	b.ls	406090 <__fxstatat@plt+0x3de0>  // b.plast
  406084:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  406088:	add	x27, x1, #0x9fa
  40608c:	mov	x21, #0x1                   	// #1
  406090:	ldr	x0, [x19, #16]
  406094:	str	x0, [sp, #120]
  406098:	ldr	x0, [x19, #8]
  40609c:	str	x0, [sp, #104]
  4060a0:	bl	401d70 <strlen@plt>
  4060a4:	cmp	x0, #0x10
  4060a8:	b.ls	4060b8 <__fxstatat@plt+0x3e08>  // b.plast
  4060ac:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  4060b0:	add	x0, x0, #0xe62
  4060b4:	str	x0, [sp, #104]
  4060b8:	add	x19, x20, #0x287
  4060bc:	cmp	x24, x26
  4060c0:	and	w7, w22, #0x10
  4060c4:	b.hi	4060f0 <__fxstatat@plt+0x3e40>  // b.pmore
  4060c8:	udiv	x0, x26, x24
  4060cc:	msub	x2, x0, x24, x26
  4060d0:	cbnz	x2, 4061a4 <__fxstatat@plt+0x3ef4>
  4060d4:	mul	x6, x28, x0
  4060d8:	udiv	x0, x6, x0
  4060dc:	cmp	x0, x28
  4060e0:	b.ne	4061a4 <__fxstatat@plt+0x3ef4>  // b.any
  4060e4:	mov	w0, #0x0                   	// #0
  4060e8:	mov	w2, #0x0                   	// #0
  4060ec:	b	40612c <__fxstatat@plt+0x3e7c>
  4060f0:	cbz	x26, 4061a4 <__fxstatat@plt+0x3ef4>
  4060f4:	udiv	x4, x24, x26
  4060f8:	msub	x0, x4, x26, x24
  4060fc:	cbnz	x0, 4061a4 <__fxstatat@plt+0x3ef4>
  406100:	udiv	x6, x28, x4
  406104:	mov	x0, #0xa                   	// #10
  406108:	msub	x5, x6, x4, x28
  40610c:	mul	x5, x5, x0
  406110:	udiv	x2, x5, x4
  406114:	msub	x5, x2, x4, x5
  406118:	lsl	x5, x5, #1
  40611c:	cmp	x4, x5
  406120:	b.ls	406198 <__fxstatat@plt+0x3ee8>  // b.plast
  406124:	cmp	x5, #0x0
  406128:	cset	w0, ne  // ne = any
  40612c:	cbz	w7, 406554 <__fxstatat@plt+0x42a4>
  406130:	mov	w9, w23
  406134:	cmp	x6, w23, uxtw
  406138:	b.cc	406560 <__fxstatat@plt+0x42b0>  // b.lo, b.ul, b.last
  40613c:	mov	w28, #0x0                   	// #0
  406140:	mov	w10, #0xa                   	// #10
  406144:	udiv	x8, x6, x9
  406148:	asr	w3, w0, #1
  40614c:	msub	x6, x8, x9, x6
  406150:	madd	w2, w10, w6, w2
  406154:	mov	x6, x8
  406158:	udiv	w4, w2, w23
  40615c:	msub	w2, w4, w23, w2
  406160:	add	w3, w3, w2, lsl #1
  406164:	mov	w2, w4
  406168:	add	w0, w0, w3
  40616c:	cmp	w23, w3
  406170:	b.ls	406418 <__fxstatat@plt+0x4168>  // b.plast
  406174:	cmp	w0, #0x0
  406178:	cset	w0, ne  // ne = any
  40617c:	add	w28, w28, #0x1
  406180:	cmp	x9, x8
  406184:	b.hi	406428 <__fxstatat@plt+0x4178>  // b.pmore
  406188:	cmp	w28, #0x8
  40618c:	b.ne	406144 <__fxstatat@plt+0x3e94>  // b.any
  406190:	mov	x26, x19
  406194:	b	4064a8 <__fxstatat@plt+0x41f8>
  406198:	cset	w0, cc  // cc = lo, ul, last
  40619c:	add	w0, w0, #0x2
  4061a0:	b	40612c <__fxstatat@plt+0x3e7c>
  4061a4:	mov	x0, x26
  4061a8:	str	w7, [sp, #144]
  4061ac:	bl	40b714 <__fxstatat@plt+0x9464>
  4061b0:	str	q0, [sp, #128]
  4061b4:	mov	x0, x24
  4061b8:	bl	40b714 <__fxstatat@plt+0x9464>
  4061bc:	ldr	q2, [sp, #128]
  4061c0:	mov	v1.16b, v0.16b
  4061c4:	mov	v0.16b, v2.16b
  4061c8:	bl	40a540 <__fxstatat@plt+0x8290>
  4061cc:	mov	x0, x28
  4061d0:	str	q0, [sp, #128]
  4061d4:	bl	40b714 <__fxstatat@plt+0x9464>
  4061d8:	mov	v1.16b, v0.16b
  4061dc:	ldr	q2, [sp, #128]
  4061e0:	mov	v0.16b, v2.16b
  4061e4:	bl	40af30 <__fxstatat@plt+0x8c80>
  4061e8:	ldr	w7, [sp, #144]
  4061ec:	mov	v4.16b, v0.16b
  4061f0:	cbnz	w7, 4062d8 <__fxstatat@plt+0x4028>
  4061f4:	mov	w0, w25
  4061f8:	bl	405f94 <__fxstatat@plt+0x3ce4>
  4061fc:	adrp	x3, 40c000 <__fxstatat@plt+0x9d50>
  406200:	add	x3, x3, #0xad4
  406204:	mov	x2, #0xffffffffffffffff    	// #-1
  406208:	mov	w1, #0x1                   	// #1
  40620c:	mov	x0, x20
  406210:	bl	401d90 <__sprintf_chk@plt>
  406214:	mov	x0, x20
  406218:	bl	401d70 <strlen@plt>
  40621c:	mov	x26, x0
  406220:	mov	x21, #0x0                   	// #0
  406224:	mov	w28, #0xffffffff            	// #-1
  406228:	sub	x27, x19, x26
  40622c:	mov	x2, x26
  406230:	mov	x1, x20
  406234:	mov	x0, x27
  406238:	bl	401d40 <memmove@plt>
  40623c:	sub	x2, x26, x21
  406240:	add	x26, x27, x2
  406244:	tbz	w22, #2, 40659c <__fxstatat@plt+0x42ec>
  406248:	ldr	x0, [sp, #104]
  40624c:	sub	x21, x26, x27
  406250:	mov	x25, #0xffffffffffffffff    	// #-1
  406254:	bl	401d70 <strlen@plt>
  406258:	str	x0, [sp, #128]
  40625c:	mov	x2, x21
  406260:	mov	x1, x27
  406264:	add	x0, sp, #0xb0
  406268:	mov	x3, #0x29                  	// #41
  40626c:	bl	401e90 <__memcpy_chk@plt>
  406270:	ldr	x0, [sp, #120]
  406274:	ldrb	w0, [x0]
  406278:	cbz	w0, 406294 <__fxstatat@plt+0x3fe4>
  40627c:	and	x25, x0, #0xff
  406280:	cmp	w0, #0xff
  406284:	ldr	x0, [sp, #120]
  406288:	csel	x25, x25, x21, ne  // ne = any
  40628c:	add	x0, x0, #0x1
  406290:	str	x0, [sp, #120]
  406294:	cmp	x25, x21
  406298:	add	x0, sp, #0xb0
  40629c:	csel	x25, x25, x21, ls  // ls = plast
  4062a0:	sub	x21, x21, x25
  4062a4:	sub	x27, x26, x25
  4062a8:	add	x1, x0, x21
  4062ac:	mov	x2, x25
  4062b0:	mov	x0, x27
  4062b4:	bl	401d30 <memcpy@plt>
  4062b8:	cbz	x21, 40659c <__fxstatat@plt+0x42ec>
  4062bc:	ldr	x1, [sp, #104]
  4062c0:	ldr	x0, [sp, #128]
  4062c4:	sub	x26, x27, x0
  4062c8:	mov	x2, x0
  4062cc:	mov	x0, x26
  4062d0:	bl	401d30 <memcpy@plt>
  4062d4:	b	406270 <__fxstatat@plt+0x3fc0>
  4062d8:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  4062dc:	add	x0, x0, #0xb10
  4062e0:	mov	w28, #0x0                   	// #0
  4062e4:	ldr	q2, [x0]
  4062e8:	mov	w0, w23
  4062ec:	str	q2, [sp, #144]
  4062f0:	str	q4, [sp, #160]
  4062f4:	bl	40b5bc <__fxstatat@plt+0x930c>
  4062f8:	ldr	q2, [sp, #144]
  4062fc:	mov	v1.16b, v0.16b
  406300:	str	q0, [sp, #128]
  406304:	add	w28, w28, #0x1
  406308:	mov	v0.16b, v2.16b
  40630c:	bl	40af30 <__fxstatat@plt+0x8c80>
  406310:	ldr	q6, [sp, #128]
  406314:	mov	v1.16b, v0.16b
  406318:	str	q0, [sp, #144]
  40631c:	mov	v0.16b, v6.16b
  406320:	bl	40af30 <__fxstatat@plt+0x8c80>
  406324:	ldr	q4, [sp, #160]
  406328:	mov	v1.16b, v4.16b
  40632c:	str	q4, [sp, #128]
  406330:	bl	40adf0 <__fxstatat@plt+0x8b40>
  406334:	cmp	w0, #0x0
  406338:	ldr	q4, [sp, #128]
  40633c:	ldr	q2, [sp, #144]
  406340:	b.gt	40634c <__fxstatat@plt+0x409c>
  406344:	cmp	w28, #0x8
  406348:	b.ne	4062e8 <__fxstatat@plt+0x4038>  // b.any
  40634c:	mov	v1.16b, v2.16b
  406350:	mov	v0.16b, v4.16b
  406354:	bl	40a540 <__fxstatat@plt+0x8290>
  406358:	str	q0, [sp, #128]
  40635c:	mov	w0, w25
  406360:	add	x21, x21, #0x1
  406364:	bl	405f94 <__fxstatat@plt+0x3ce4>
  406368:	adrp	x3, 40c000 <__fxstatat@plt+0x9d50>
  40636c:	add	x3, x3, #0xada
  406370:	mov	x2, #0xffffffffffffffff    	// #-1
  406374:	mov	w1, #0x1                   	// #1
  406378:	mov	x0, x20
  40637c:	bl	401d90 <__sprintf_chk@plt>
  406380:	mov	x0, x20
  406384:	bl	401d70 <strlen@plt>
  406388:	mov	x26, x0
  40638c:	ldr	w0, [sp, #116]
  406390:	ldr	q2, [sp, #128]
  406394:	cmp	w0, #0x0
  406398:	cset	x0, eq  // eq = none
  40639c:	add	x0, x0, #0x1
  4063a0:	add	x0, x0, x21
  4063a4:	cmp	x0, x26
  4063a8:	b.cc	4063c0 <__fxstatat@plt+0x4110>  // b.lo, b.ul, b.last
  4063ac:	tbz	w22, #3, 406228 <__fxstatat@plt+0x3f78>
  4063b0:	add	x0, x20, x26
  4063b4:	ldurb	w0, [x0, #-1]
  4063b8:	cmp	w0, #0x30
  4063bc:	b.ne	406228 <__fxstatat@plt+0x3f78>  // b.any
  4063c0:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  4063c4:	add	x0, x0, #0xb20
  4063c8:	mov	v0.16b, v2.16b
  4063cc:	mov	x21, #0x0                   	// #0
  4063d0:	ldr	q1, [x0]
  4063d4:	bl	40af30 <__fxstatat@plt+0x8c80>
  4063d8:	mov	w0, w25
  4063dc:	bl	405f94 <__fxstatat@plt+0x3ce4>
  4063e0:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  4063e4:	add	x0, x0, #0xb20
  4063e8:	ldr	q1, [x0]
  4063ec:	bl	40a540 <__fxstatat@plt+0x8290>
  4063f0:	adrp	x3, 40c000 <__fxstatat@plt+0x9d50>
  4063f4:	add	x3, x3, #0xad4
  4063f8:	mov	x2, #0xffffffffffffffff    	// #-1
  4063fc:	mov	w1, #0x1                   	// #1
  406400:	mov	x0, x20
  406404:	bl	401d90 <__sprintf_chk@plt>
  406408:	mov	x0, x20
  40640c:	bl	401d70 <strlen@plt>
  406410:	mov	x26, x0
  406414:	b	406228 <__fxstatat@plt+0x3f78>
  406418:	cmp	w23, w0
  40641c:	cset	w0, cc  // cc = lo, ul, last
  406420:	add	w0, w0, #0x2
  406424:	b	40617c <__fxstatat@plt+0x3ecc>
  406428:	cmp	x8, #0x9
  40642c:	b.hi	406190 <__fxstatat@plt+0x3ee0>  // b.pmore
  406430:	cmp	w25, #0x1
  406434:	b.ne	40653c <__fxstatat@plt+0x428c>  // b.any
  406438:	and	w3, w4, #0x1
  40643c:	add	w3, w3, w0
  406440:	cmp	w3, #0x2
  406444:	cset	w3, gt
  406448:	cbz	w3, 406658 <__fxstatat@plt+0x43a8>
  40644c:	add	w2, w4, #0x1
  406450:	cmp	w4, #0x9
  406454:	b.ne	406470 <__fxstatat@plt+0x41c0>  // b.any
  406458:	add	x6, x8, #0x1
  40645c:	cmp	x8, #0x9
  406460:	b.eq	40656c <__fxstatat@plt+0x42bc>  // b.none
  406464:	mov	w0, #0x0                   	// #0
  406468:	and	w2, w22, #0x8
  40646c:	tbnz	w22, #3, 40657c <__fxstatat@plt+0x42cc>
  406470:	add	x4, x20, #0x286
  406474:	add	w2, w2, #0x30
  406478:	strb	w2, [x20, #646]
  40647c:	sub	x26, x4, x21
  406480:	mov	x2, x21
  406484:	mov	x1, x27
  406488:	mov	x0, x26
  40648c:	str	x6, [sp, #128]
  406490:	str	w7, [sp, #144]
  406494:	bl	401d30 <memcpy@plt>
  406498:	ldr	w7, [sp, #144]
  40649c:	mov	w0, #0x0                   	// #0
  4064a0:	ldr	x6, [sp, #128]
  4064a4:	mov	w2, #0x0                   	// #0
  4064a8:	cmp	w25, #0x1
  4064ac:	b.ne	406584 <__fxstatat@plt+0x42d4>  // b.any
  4064b0:	and	x3, x6, #0x1
  4064b4:	add	x0, x3, w0, sxtw
  4064b8:	cmp	x0, #0x0
  4064bc:	cinc	w2, w2, ne  // ne = any
  4064c0:	cmp	w2, #0x5
  4064c4:	cset	w0, gt
  4064c8:	cbz	w0, 406510 <__fxstatat@plt+0x4260>
  4064cc:	add	x6, x6, #0x1
  4064d0:	cbz	w7, 406510 <__fxstatat@plt+0x4260>
  4064d4:	cmp	x6, w23, uxtw
  4064d8:	b.ne	406510 <__fxstatat@plt+0x4260>  // b.any
  4064dc:	cmp	w28, #0x8
  4064e0:	b.eq	406510 <__fxstatat@plt+0x4260>  // b.none
  4064e4:	add	w28, w28, #0x1
  4064e8:	tbnz	w22, #3, 40650c <__fxstatat@plt+0x425c>
  4064ec:	mov	w0, #0x30                  	// #48
  4064f0:	sturb	w0, [x26, #-1]
  4064f4:	mvn	x0, x21
  4064f8:	mov	x2, x21
  4064fc:	add	x26, x26, x0
  406500:	mov	x1, x27
  406504:	mov	x0, x26
  406508:	bl	401d30 <memcpy@plt>
  40650c:	mov	x6, #0x1                   	// #1
  406510:	mov	x27, x26
  406514:	mov	x2, #0xa                   	// #10
  406518:	udiv	x1, x6, x2
  40651c:	msub	x0, x1, x2, x6
  406520:	add	w0, w0, #0x30
  406524:	strb	w0, [x27, #-1]!
  406528:	mov	x0, x6
  40652c:	mov	x6, x1
  406530:	cmp	x0, #0x9
  406534:	b.hi	406518 <__fxstatat@plt+0x4268>  // b.pmore
  406538:	b	406244 <__fxstatat@plt+0x3f94>
  40653c:	cmp	w25, #0x0
  406540:	cset	w3, eq  // eq = none
  406544:	cmp	w0, #0x0
  406548:	cset	w9, gt
  40654c:	and	w3, w3, w9
  406550:	b	406448 <__fxstatat@plt+0x4198>
  406554:	mov	x26, x19
  406558:	mov	w28, #0xffffffff            	// #-1
  40655c:	b	4064a8 <__fxstatat@plt+0x41f8>
  406560:	mov	x26, x19
  406564:	mov	w28, #0x0                   	// #0
  406568:	b	4064a8 <__fxstatat@plt+0x41f8>
  40656c:	mov	x26, x19
  406570:	mov	w0, #0x0                   	// #0
  406574:	mov	w2, #0x0                   	// #0
  406578:	b	4064a8 <__fxstatat@plt+0x41f8>
  40657c:	mov	x26, x19
  406580:	b	406574 <__fxstatat@plt+0x42c4>
  406584:	cbnz	w25, 406594 <__fxstatat@plt+0x42e4>
  406588:	add	w0, w2, w0
  40658c:	cmp	w0, #0x0
  406590:	b	4064c4 <__fxstatat@plt+0x4214>
  406594:	mov	w0, #0x0                   	// #0
  406598:	b	4064c8 <__fxstatat@plt+0x4218>
  40659c:	tbz	w22, #7, 40662c <__fxstatat@plt+0x437c>
  4065a0:	cmn	w28, #0x1
  4065a4:	b.ne	4065cc <__fxstatat@plt+0x431c>  // b.any
  4065a8:	mov	x0, #0x1                   	// #1
  4065ac:	mov	w28, #0x0                   	// #0
  4065b0:	b	4065c4 <__fxstatat@plt+0x4314>
  4065b4:	add	w28, w28, #0x1
  4065b8:	cmp	w28, #0x8
  4065bc:	b.eq	4065cc <__fxstatat@plt+0x431c>  // b.none
  4065c0:	mul	x0, x0, x23
  4065c4:	cmp	x0, x24
  4065c8:	b.cc	4065b4 <__fxstatat@plt+0x4304>  // b.lo, b.ul, b.last
  4065cc:	and	w1, w22, #0x100
  4065d0:	orr	w0, w1, w28
  4065d4:	cbz	w0, 40662c <__fxstatat@plt+0x437c>
  4065d8:	tbz	w22, #6, 4065e8 <__fxstatat@plt+0x4338>
  4065dc:	add	x19, x20, #0x288
  4065e0:	mov	w0, #0x20                  	// #32
  4065e4:	strb	w0, [x20, #647]
  4065e8:	cbz	w28, 40660c <__fxstatat@plt+0x435c>
  4065ec:	ldr	w0, [sp, #116]
  4065f0:	cbnz	w0, 4065fc <__fxstatat@plt+0x434c>
  4065f4:	cmp	w28, #0x1
  4065f8:	b.eq	406650 <__fxstatat@plt+0x43a0>  // b.none
  4065fc:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  406600:	add	x0, x0, #0xb30
  406604:	ldrb	w0, [x0, w28, sxtw]
  406608:	strb	w0, [x19], #1
  40660c:	cbz	w1, 40662c <__fxstatat@plt+0x437c>
  406610:	ldr	w0, [sp, #116]
  406614:	cbz	w0, 406624 <__fxstatat@plt+0x4374>
  406618:	cbz	w28, 406624 <__fxstatat@plt+0x4374>
  40661c:	mov	w0, #0x69                  	// #105
  406620:	strb	w0, [x19], #1
  406624:	mov	w0, #0x42                  	// #66
  406628:	strb	w0, [x19], #1
  40662c:	strb	wzr, [x19]
  406630:	mov	x0, x27
  406634:	ldp	x19, x20, [sp, #16]
  406638:	ldp	x21, x22, [sp, #32]
  40663c:	ldp	x23, x24, [sp, #48]
  406640:	ldp	x25, x26, [sp, #64]
  406644:	ldp	x27, x28, [sp, #80]
  406648:	ldp	x29, x30, [sp], #224
  40664c:	ret
  406650:	mov	w0, #0x6b                  	// #107
  406654:	b	406608 <__fxstatat@plt+0x4358>
  406658:	cbz	w4, 406468 <__fxstatat@plt+0x41b8>
  40665c:	b	406470 <__fxstatat@plt+0x41c0>
  406660:	stp	x29, x30, [sp, #-80]!
  406664:	mov	x29, sp
  406668:	stp	x19, x20, [sp, #16]
  40666c:	mov	x19, x0
  406670:	stp	x21, x22, [sp, #32]
  406674:	mov	x22, x1
  406678:	mov	x21, x2
  40667c:	str	x23, [sp, #48]
  406680:	cbnz	x0, 4066dc <__fxstatat@plt+0x442c>
  406684:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  406688:	add	x0, x0, #0x4a2
  40668c:	bl	402280 <getenv@plt>
  406690:	mov	x19, x0
  406694:	cbnz	x0, 4066dc <__fxstatat@plt+0x442c>
  406698:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  40669c:	add	x0, x0, #0xae0
  4066a0:	bl	402280 <getenv@plt>
  4066a4:	mov	x19, x0
  4066a8:	cbnz	x0, 4066dc <__fxstatat@plt+0x442c>
  4066ac:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  4066b0:	add	x0, x0, #0x48f
  4066b4:	bl	402280 <getenv@plt>
  4066b8:	cmp	x0, #0x0
  4066bc:	mov	x1, #0x400                 	// #1024
  4066c0:	mov	x0, #0x200                 	// #512
  4066c4:	mov	w20, #0x0                   	// #0
  4066c8:	csel	x0, x0, x1, ne  // ne = any
  4066cc:	str	x0, [x21]
  4066d0:	mov	w0, #0x0                   	// #0
  4066d4:	str	w20, [x22]
  4066d8:	b	40678c <__fxstatat@plt+0x44dc>
  4066dc:	ldrb	w0, [x19]
  4066e0:	cmp	w0, #0x27
  4066e4:	b.ne	406728 <__fxstatat@plt+0x4478>  // b.any
  4066e8:	add	x19, x19, #0x1
  4066ec:	mov	w20, #0x4                   	// #4
  4066f0:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  4066f4:	add	x23, x0, #0xb30
  4066f8:	add	x2, x23, #0xc
  4066fc:	add	x1, x23, #0x18
  406700:	mov	x0, x19
  406704:	mov	x3, #0x4                   	// #4
  406708:	bl	409c9c <__fxstatat@plt+0x79ec>
  40670c:	tbnz	w0, #31, 406730 <__fxstatat@plt+0x4480>
  406710:	add	x0, x23, w0, sxtw #2
  406714:	ldr	w0, [x0, #12]
  406718:	orr	w20, w20, w0
  40671c:	mov	x0, #0x1                   	// #1
  406720:	str	x0, [x21]
  406724:	b	4066d0 <__fxstatat@plt+0x4420>
  406728:	mov	w20, #0x0                   	// #0
  40672c:	b	4066f0 <__fxstatat@plt+0x4440>
  406730:	adrp	x4, 40c000 <__fxstatat@plt+0x9d50>
  406734:	mov	x3, x21
  406738:	add	x4, x4, #0xaea
  40673c:	add	x1, sp, #0x48
  406740:	mov	x0, x19
  406744:	mov	w2, #0x0                   	// #0
  406748:	bl	408cc0 <__fxstatat@plt+0x6a10>
  40674c:	cbnz	w0, 406788 <__fxstatat@plt+0x44d8>
  406750:	ldr	x1, [sp, #72]
  406754:	ldrb	w0, [x19]
  406758:	sub	w0, w0, #0x30
  40675c:	and	w0, w0, #0xff
  406760:	cmp	w0, #0x9
  406764:	b.ls	4066d0 <__fxstatat@plt+0x4420>  // b.plast
  406768:	cmp	x1, x19
  40676c:	b.ne	4067e0 <__fxstatat@plt+0x4530>  // b.any
  406770:	ldurb	w0, [x1, #-1]
  406774:	cmp	w0, #0x42
  406778:	b.eq	4067cc <__fxstatat@plt+0x451c>  // b.none
  40677c:	orr	w20, w20, #0x80
  406780:	orr	w20, w20, #0x20
  406784:	b	4066d0 <__fxstatat@plt+0x4420>
  406788:	str	wzr, [x22]
  40678c:	ldr	x1, [x21]
  406790:	cbnz	x1, 4067b8 <__fxstatat@plt+0x4508>
  406794:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  406798:	add	x0, x0, #0x48f
  40679c:	bl	402280 <getenv@plt>
  4067a0:	cmp	x0, #0x0
  4067a4:	mov	x1, #0x400                 	// #1024
  4067a8:	mov	x0, #0x200                 	// #512
  4067ac:	csel	x0, x0, x1, ne  // ne = any
  4067b0:	str	x0, [x21]
  4067b4:	mov	w0, #0x4                   	// #4
  4067b8:	ldp	x19, x20, [sp, #16]
  4067bc:	ldp	x21, x22, [sp, #32]
  4067c0:	ldr	x23, [sp, #48]
  4067c4:	ldp	x29, x30, [sp], #80
  4067c8:	ret
  4067cc:	ldurb	w0, [x1, #-2]
  4067d0:	orr	w20, w20, #0x180
  4067d4:	cmp	w0, #0x69
  4067d8:	b.ne	4066d0 <__fxstatat@plt+0x4420>  // b.any
  4067dc:	b	406780 <__fxstatat@plt+0x44d0>
  4067e0:	add	x19, x19, #0x1
  4067e4:	b	406754 <__fxstatat@plt+0x44a4>
  4067e8:	mov	x2, x0
  4067ec:	add	x0, x1, #0x14
  4067f0:	mov	x4, #0xa                   	// #10
  4067f4:	strb	wzr, [x1, #20]
  4067f8:	udiv	x3, x2, x4
  4067fc:	msub	x1, x3, x4, x2
  406800:	add	w1, w1, #0x30
  406804:	strb	w1, [x0, #-1]!
  406808:	mov	x1, x2
  40680c:	mov	x2, x3
  406810:	cmp	x1, #0x9
  406814:	b.hi	4067f8 <__fxstatat@plt+0x4548>  // b.pmore
  406818:	ret
  40681c:	stp	x29, x30, [sp, #-112]!
  406820:	mov	x29, sp
  406824:	stp	x19, x20, [sp, #16]
  406828:	stp	x21, x22, [sp, #32]
  40682c:	mov	x21, x1
  406830:	mov	x22, x2
  406834:	stp	x23, x24, [sp, #48]
  406838:	mov	x24, x0
  40683c:	mov	w23, w5
  406840:	stp	x25, x26, [sp, #64]
  406844:	mov	x25, x3
  406848:	stp	x27, x28, [sp, #80]
  40684c:	str	w4, [sp, #108]
  406850:	bl	401d70 <strlen@plt>
  406854:	mov	x20, x0
  406858:	tbnz	w23, #1, 406a88 <__fxstatat@plt+0x47d8>
  40685c:	bl	402110 <__ctype_get_mb_cur_max@plt>
  406860:	cmp	x0, #0x1
  406864:	b.ls	406a88 <__fxstatat@plt+0x47d8>  // b.plast
  406868:	mov	x1, x24
  40686c:	mov	x2, #0x0                   	// #0
  406870:	mov	x0, #0x0                   	// #0
  406874:	bl	401da0 <mbstowcs@plt>
  406878:	cmn	x0, #0x1
  40687c:	b.ne	4068c0 <__fxstatat@plt+0x4610>  // b.any
  406880:	tbnz	w23, #0, 406a88 <__fxstatat@plt+0x47d8>
  406884:	mov	x28, #0x0                   	// #0
  406888:	mov	x26, #0x0                   	// #0
  40688c:	mov	x19, #0xffffffffffffffff    	// #-1
  406890:	mov	x0, x28
  406894:	bl	4020f0 <free@plt>
  406898:	mov	x0, x26
  40689c:	bl	4020f0 <free@plt>
  4068a0:	mov	x0, x19
  4068a4:	ldp	x19, x20, [sp, #16]
  4068a8:	ldp	x21, x22, [sp, #32]
  4068ac:	ldp	x23, x24, [sp, #48]
  4068b0:	ldp	x25, x26, [sp, #64]
  4068b4:	ldp	x27, x28, [sp, #80]
  4068b8:	ldp	x29, x30, [sp], #112
  4068bc:	ret
  4068c0:	add	x27, x0, #0x1
  4068c4:	lsl	x19, x27, #2
  4068c8:	mov	x0, x19
  4068cc:	bl	401ed0 <malloc@plt>
  4068d0:	mov	x28, x0
  4068d4:	cbnz	x0, 4068e4 <__fxstatat@plt+0x4634>
  4068d8:	tbz	w23, #0, 406884 <__fxstatat@plt+0x45d4>
  4068dc:	mov	x27, x20
  4068e0:	b	406a90 <__fxstatat@plt+0x47e0>
  4068e4:	mov	x2, x27
  4068e8:	mov	x1, x24
  4068ec:	bl	401da0 <mbstowcs@plt>
  4068f0:	cbz	x0, 4068dc <__fxstatat@plt+0x462c>
  4068f4:	add	x19, x28, x19
  4068f8:	mov	x26, x28
  4068fc:	stur	wzr, [x19, #-4]
  406900:	mov	w19, #0x0                   	// #0
  406904:	ldr	w0, [x26]
  406908:	cbnz	w0, 4069f0 <__fxstatat@plt+0x4740>
  40690c:	mov	x1, x27
  406910:	mov	x0, x28
  406914:	bl	401f00 <wcswidth@plt>
  406918:	sxtw	x27, w0
  40691c:	cbnz	w19, 406a0c <__fxstatat@plt+0x475c>
  406920:	ldr	x0, [x25]
  406924:	cmp	x0, x27
  406928:	b.cs	406a90 <__fxstatat@plt+0x47e0>  // b.hs, b.nlast
  40692c:	add	x19, x20, #0x1
  406930:	mov	x0, x19
  406934:	bl	401ed0 <malloc@plt>
  406938:	mov	x26, x0
  40693c:	cbnz	x0, 406a24 <__fxstatat@plt+0x4774>
  406940:	tbz	w23, #0, 40688c <__fxstatat@plt+0x45dc>
  406944:	ldr	x6, [x25]
  406948:	cmp	x6, x27
  40694c:	b.cc	406a98 <__fxstatat@plt+0x47e8>  // b.lo, b.ul, b.last
  406950:	sub	x6, x6, x27
  406954:	csel	x19, x6, xzr, hi  // hi = pmore
  406958:	ldr	w0, [sp, #108]
  40695c:	str	x27, [x25]
  406960:	cbz	w0, 406aa8 <__fxstatat@plt+0x47f8>
  406964:	cmp	w0, #0x1
  406968:	b.eq	406ab4 <__fxstatat@plt+0x4804>  // b.none
  40696c:	lsr	x25, x19, #1
  406970:	and	x3, x19, #0x1
  406974:	add	x19, x3, x25
  406978:	tst	x23, #0x4
  40697c:	csel	x19, x19, xzr, eq  // eq = none
  406980:	tst	x23, #0x8
  406984:	csel	x25, x25, xzr, eq  // eq = none
  406988:	cbz	x22, 4069e4 <__fxstatat@plt+0x4734>
  40698c:	sub	x22, x22, #0x1
  406990:	add	x0, x21, x19
  406994:	add	x22, x21, x22
  406998:	mov	w1, #0x20                  	// #32
  40699c:	cmp	x21, x0
  4069a0:	b.eq	4069ac <__fxstatat@plt+0x46fc>  // b.none
  4069a4:	cmp	x22, x21
  4069a8:	b.hi	406abc <__fxstatat@plt+0x480c>  // b.pmore
  4069ac:	sub	x2, x22, x21
  4069b0:	strb	wzr, [x21]
  4069b4:	cmp	x2, x20
  4069b8:	mov	x1, x24
  4069bc:	csel	x2, x2, x20, ls  // ls = plast
  4069c0:	mov	x0, x21
  4069c4:	bl	402120 <mempcpy@plt>
  4069c8:	add	x1, x0, x25
  4069cc:	mov	w2, #0x20                  	// #32
  4069d0:	cmp	x1, x0
  4069d4:	b.eq	4069e0 <__fxstatat@plt+0x4730>  // b.none
  4069d8:	cmp	x22, x0
  4069dc:	b.hi	406ac4 <__fxstatat@plt+0x4814>  // b.pmore
  4069e0:	strb	wzr, [x0]
  4069e4:	add	x19, x19, x20
  4069e8:	add	x19, x19, x25
  4069ec:	b	406890 <__fxstatat@plt+0x45e0>
  4069f0:	bl	402230 <iswprint@plt>
  4069f4:	mov	w2, #0xfffd                	// #65533
  4069f8:	cbnz	w0, 406a04 <__fxstatat@plt+0x4754>
  4069fc:	mov	w19, #0x1                   	// #1
  406a00:	str	w2, [x26]
  406a04:	add	x26, x26, #0x4
  406a08:	b	406904 <__fxstatat@plt+0x4654>
  406a0c:	mov	x1, x28
  406a10:	mov	x2, #0x0                   	// #0
  406a14:	mov	x0, #0x0                   	// #0
  406a18:	bl	4021c0 <wcstombs@plt>
  406a1c:	add	x19, x0, #0x1
  406a20:	b	406930 <__fxstatat@plt+0x4680>
  406a24:	ldr	x24, [x25]
  406a28:	mov	x20, x28
  406a2c:	mov	x27, #0x0                   	// #0
  406a30:	ldr	w0, [x20]
  406a34:	cbz	w0, 406a5c <__fxstatat@plt+0x47ac>
  406a38:	bl	401ee0 <wcwidth@plt>
  406a3c:	cmn	w0, #0x1
  406a40:	mov	w1, #0xfffd                	// #65533
  406a44:	b.ne	406a50 <__fxstatat@plt+0x47a0>  // b.any
  406a48:	mov	w0, #0x1                   	// #1
  406a4c:	str	w1, [x20]
  406a50:	add	x0, x27, w0, sxtw
  406a54:	cmp	x24, x0
  406a58:	b.cs	406a7c <__fxstatat@plt+0x47cc>  // b.hs, b.nlast
  406a5c:	str	wzr, [x20]
  406a60:	mov	x2, x19
  406a64:	mov	x1, x28
  406a68:	mov	x0, x26
  406a6c:	mov	x24, x26
  406a70:	bl	4021c0 <wcstombs@plt>
  406a74:	mov	x20, x0
  406a78:	b	406944 <__fxstatat@plt+0x4694>
  406a7c:	add	x20, x20, #0x4
  406a80:	mov	x27, x0
  406a84:	b	406a30 <__fxstatat@plt+0x4780>
  406a88:	mov	x27, x20
  406a8c:	mov	x28, #0x0                   	// #0
  406a90:	mov	x26, #0x0                   	// #0
  406a94:	b	406944 <__fxstatat@plt+0x4694>
  406a98:	mov	x20, x6
  406a9c:	mov	x27, x6
  406aa0:	mov	x19, #0x0                   	// #0
  406aa4:	b	406958 <__fxstatat@plt+0x46a8>
  406aa8:	mov	x25, x19
  406aac:	mov	x19, #0x0                   	// #0
  406ab0:	b	406978 <__fxstatat@plt+0x46c8>
  406ab4:	mov	x25, #0x0                   	// #0
  406ab8:	b	406978 <__fxstatat@plt+0x46c8>
  406abc:	strb	w1, [x21], #1
  406ac0:	b	40699c <__fxstatat@plt+0x46ec>
  406ac4:	strb	w2, [x0], #1
  406ac8:	b	4069d0 <__fxstatat@plt+0x4720>
  406acc:	stp	x29, x30, [sp, #-80]!
  406ad0:	mov	x29, sp
  406ad4:	stp	x25, x26, [sp, #64]
  406ad8:	ldr	x25, [x1]
  406adc:	stp	x19, x20, [sp, #16]
  406ae0:	mov	x20, x1
  406ae4:	stp	x21, x22, [sp, #32]
  406ae8:	mov	x22, x0
  406aec:	mov	x0, x25
  406af0:	stp	x23, x24, [sp, #48]
  406af4:	mov	w23, w2
  406af8:	mov	w24, w3
  406afc:	mov	x19, #0x0                   	// #0
  406b00:	add	x21, x0, #0x1
  406b04:	mov	x26, x19
  406b08:	mov	x0, x19
  406b0c:	mov	x1, x21
  406b10:	bl	401fb0 <realloc@plt>
  406b14:	mov	x19, x0
  406b18:	cbnz	x0, 406b40 <__fxstatat@plt+0x4890>
  406b1c:	mov	x0, x26
  406b20:	bl	4020f0 <free@plt>
  406b24:	mov	x0, x19
  406b28:	ldp	x19, x20, [sp, #16]
  406b2c:	ldp	x21, x22, [sp, #32]
  406b30:	ldp	x23, x24, [sp, #48]
  406b34:	ldp	x25, x26, [sp, #64]
  406b38:	ldp	x29, x30, [sp], #80
  406b3c:	ret
  406b40:	str	x25, [x20]
  406b44:	mov	x1, x0
  406b48:	mov	w5, w24
  406b4c:	mov	w4, w23
  406b50:	mov	x3, x20
  406b54:	mov	x2, x21
  406b58:	mov	x0, x22
  406b5c:	bl	40681c <__fxstatat@plt+0x456c>
  406b60:	cmn	x0, #0x1
  406b64:	b.ne	406b78 <__fxstatat@plt+0x48c8>  // b.any
  406b68:	mov	x0, x19
  406b6c:	mov	x19, #0x0                   	// #0
  406b70:	bl	4020f0 <free@plt>
  406b74:	b	406b24 <__fxstatat@plt+0x4874>
  406b78:	cmp	x21, x0
  406b7c:	b.ls	406b00 <__fxstatat@plt+0x4850>  // b.plast
  406b80:	b	406b24 <__fxstatat@plt+0x4874>
  406b84:	stp	x29, x30, [sp, #-96]!
  406b88:	mov	x29, sp
  406b8c:	stp	x19, x20, [sp, #16]
  406b90:	mov	x20, x0
  406b94:	mov	w19, #0x0                   	// #0
  406b98:	stp	x21, x22, [sp, #32]
  406b9c:	mov	w21, w2
  406ba0:	add	x22, x0, x1
  406ba4:	stp	x23, x24, [sp, #48]
  406ba8:	stp	x25, x26, [sp, #64]
  406bac:	bl	402110 <__ctype_get_mb_cur_max@plt>
  406bb0:	cmp	x0, #0x1
  406bb4:	b.hi	406d08 <__fxstatat@plt+0x4a58>  // b.pmore
  406bb8:	and	w21, w21, #0x2
  406bbc:	mov	w23, #0x7fffffff            	// #2147483647
  406bc0:	cmp	x20, x22
  406bc4:	b.cs	406cec <__fxstatat@plt+0x4a3c>  // b.hs, b.nlast
  406bc8:	bl	4020b0 <__ctype_b_loc@plt>
  406bcc:	ldrb	w1, [x20], #1
  406bd0:	ldr	x0, [x0]
  406bd4:	ldrh	w0, [x0, x1, lsl #1]
  406bd8:	tbz	w0, #14, 406d10 <__fxstatat@plt+0x4a60>
  406bdc:	cmp	w19, w23
  406be0:	b.eq	406cec <__fxstatat@plt+0x4a3c>  // b.none
  406be4:	add	w19, w19, #0x1
  406be8:	b	406bc0 <__fxstatat@plt+0x4910>
  406bec:	ldrb	w0, [x20]
  406bf0:	cmp	w0, #0x5f
  406bf4:	b.hi	406c68 <__fxstatat@plt+0x49b8>  // b.pmore
  406bf8:	cmp	w0, #0x40
  406bfc:	b.hi	406c10 <__fxstatat@plt+0x4960>  // b.pmore
  406c00:	cmp	w0, #0x23
  406c04:	b.hi	406c24 <__fxstatat@plt+0x4974>  // b.pmore
  406c08:	cmp	w0, #0x1f
  406c0c:	b.ls	406c34 <__fxstatat@plt+0x4984>  // b.plast
  406c10:	add	x20, x20, #0x1
  406c14:	add	w19, w19, #0x1
  406c18:	cmp	x20, x22
  406c1c:	b.cc	406bec <__fxstatat@plt+0x493c>  // b.lo, b.ul, b.last
  406c20:	b	406cec <__fxstatat@plt+0x4a3c>
  406c24:	sub	w0, w0, #0x25
  406c28:	and	w0, w0, #0xff
  406c2c:	cmp	w0, #0x1a
  406c30:	b.ls	406c10 <__fxstatat@plt+0x4960>  // b.plast
  406c34:	and	w26, w21, #0x2
  406c38:	mov	w25, #0x7fffffff            	// #2147483647
  406c3c:	str	xzr, [sp, #88]
  406c40:	add	x3, sp, #0x58
  406c44:	sub	x2, x22, x20
  406c48:	mov	x1, x20
  406c4c:	add	x0, sp, #0x54
  406c50:	bl	409428 <__fxstatat@plt+0x7178>
  406c54:	cmn	x0, #0x1
  406c58:	b.ne	406c78 <__fxstatat@plt+0x49c8>  // b.any
  406c5c:	tbz	w21, #0, 406c10 <__fxstatat@plt+0x4960>
  406c60:	mov	w19, #0xffffffff            	// #-1
  406c64:	b	406cec <__fxstatat@plt+0x4a3c>
  406c68:	sub	w0, w0, #0x61
  406c6c:	and	w0, w0, #0xff
  406c70:	cmp	w0, #0x1d
  406c74:	b	406c30 <__fxstatat@plt+0x4980>
  406c78:	cmn	x0, #0x2
  406c7c:	b.ne	406c90 <__fxstatat@plt+0x49e0>  // b.any
  406c80:	tbnz	w21, #0, 406c60 <__fxstatat@plt+0x49b0>
  406c84:	add	w19, w19, #0x1
  406c88:	mov	x20, x22
  406c8c:	b	406c18 <__fxstatat@plt+0x4968>
  406c90:	cmp	x0, #0x0
  406c94:	csel	x24, x0, x23, ne  // ne = any
  406c98:	ldr	w0, [sp, #84]
  406c9c:	bl	401ee0 <wcwidth@plt>
  406ca0:	tbnz	w0, #31, 406cc8 <__fxstatat@plt+0x4a18>
  406ca4:	sub	w1, w25, w19
  406ca8:	cmp	w1, w0
  406cac:	b.lt	406ce8 <__fxstatat@plt+0x4a38>  // b.tstop
  406cb0:	add	w19, w19, w0
  406cb4:	add	x20, x20, x24
  406cb8:	add	x0, sp, #0x58
  406cbc:	bl	402030 <mbsinit@plt>
  406cc0:	cbz	w0, 406c40 <__fxstatat@plt+0x4990>
  406cc4:	b	406c18 <__fxstatat@plt+0x4968>
  406cc8:	cbnz	w26, 406c60 <__fxstatat@plt+0x49b0>
  406ccc:	ldr	w0, [sp, #84]
  406cd0:	bl	401e10 <iswcntrl@plt>
  406cd4:	cbnz	w0, 406cb4 <__fxstatat@plt+0x4a04>
  406cd8:	cmp	w19, w25
  406cdc:	b.eq	406ce8 <__fxstatat@plt+0x4a38>  // b.none
  406ce0:	add	w19, w19, #0x1
  406ce4:	b	406cb4 <__fxstatat@plt+0x4a04>
  406ce8:	mov	w19, #0x7fffffff            	// #2147483647
  406cec:	mov	w0, w19
  406cf0:	ldp	x19, x20, [sp, #16]
  406cf4:	ldp	x21, x22, [sp, #32]
  406cf8:	ldp	x23, x24, [sp, #48]
  406cfc:	ldp	x25, x26, [sp, #64]
  406d00:	ldp	x29, x30, [sp], #96
  406d04:	ret
  406d08:	mov	x23, #0x1                   	// #1
  406d0c:	b	406c18 <__fxstatat@plt+0x4968>
  406d10:	cbnz	w21, 406c60 <__fxstatat@plt+0x49b0>
  406d14:	tbnz	w0, #1, 406bc0 <__fxstatat@plt+0x4910>
  406d18:	b	406bdc <__fxstatat@plt+0x492c>
  406d1c:	stp	x29, x30, [sp, #-32]!
  406d20:	mov	x29, sp
  406d24:	stp	x19, x20, [sp, #16]
  406d28:	mov	w20, w1
  406d2c:	mov	x19, x0
  406d30:	bl	401d70 <strlen@plt>
  406d34:	mov	x1, x0
  406d38:	mov	w2, w20
  406d3c:	mov	x0, x19
  406d40:	ldp	x19, x20, [sp, #16]
  406d44:	ldp	x29, x30, [sp], #32
  406d48:	b	406b84 <__fxstatat@plt+0x48d4>
  406d4c:	stp	x29, x30, [sp, #-48]!
  406d50:	mov	x29, sp
  406d54:	stp	x19, x20, [sp, #16]
  406d58:	str	x21, [sp, #32]
  406d5c:	cbnz	x0, 406d78 <__fxstatat@plt+0x4ac8>
  406d60:	adrp	x0, 420000 <__fxstatat@plt+0x1dd50>
  406d64:	ldr	x1, [x0, #1448]
  406d68:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  406d6c:	add	x0, x0, #0xb60
  406d70:	bl	401d80 <fputs@plt>
  406d74:	bl	402010 <abort@plt>
  406d78:	mov	x19, x0
  406d7c:	mov	w1, #0x2f                  	// #47
  406d80:	bl	401fe0 <strrchr@plt>
  406d84:	mov	x20, x0
  406d88:	cbz	x0, 406dd8 <__fxstatat@plt+0x4b28>
  406d8c:	add	x21, x0, #0x1
  406d90:	sub	x0, x21, x19
  406d94:	cmp	x0, #0x6
  406d98:	b.le	406dd8 <__fxstatat@plt+0x4b28>
  406d9c:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  406da0:	sub	x0, x20, #0x6
  406da4:	add	x1, x1, #0xb98
  406da8:	mov	x2, #0x7                   	// #7
  406dac:	bl	401f10 <strncmp@plt>
  406db0:	cbnz	w0, 406dd8 <__fxstatat@plt+0x4b28>
  406db4:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  406db8:	mov	x0, x21
  406dbc:	add	x1, x1, #0xba0
  406dc0:	mov	x2, #0x3                   	// #3
  406dc4:	bl	401f10 <strncmp@plt>
  406dc8:	cbnz	w0, 406df8 <__fxstatat@plt+0x4b48>
  406dcc:	adrp	x0, 420000 <__fxstatat@plt+0x1dd50>
  406dd0:	add	x19, x20, #0x4
  406dd4:	str	x19, [x0, #1480]
  406dd8:	adrp	x0, 420000 <__fxstatat@plt+0x1dd50>
  406ddc:	ldr	x21, [sp, #32]
  406de0:	str	x19, [x0, #1672]
  406de4:	adrp	x0, 420000 <__fxstatat@plt+0x1dd50>
  406de8:	str	x19, [x0, #1440]
  406dec:	ldp	x19, x20, [sp, #16]
  406df0:	ldp	x29, x30, [sp], #48
  406df4:	ret
  406df8:	mov	x19, x21
  406dfc:	b	406dd8 <__fxstatat@plt+0x4b28>
  406e00:	stp	xzr, xzr, [x8]
  406e04:	cmp	w0, #0xa
  406e08:	stp	xzr, xzr, [x8, #16]
  406e0c:	stp	xzr, xzr, [x8, #32]
  406e10:	str	xzr, [x8, #48]
  406e14:	b.ne	406e24 <__fxstatat@plt+0x4b74>  // b.any
  406e18:	stp	x29, x30, [sp, #-16]!
  406e1c:	mov	x29, sp
  406e20:	bl	402010 <abort@plt>
  406e24:	str	w0, [x8]
  406e28:	ret
  406e2c:	stp	x29, x30, [sp, #-48]!
  406e30:	mov	w2, #0x5                   	// #5
  406e34:	mov	x29, sp
  406e38:	stp	x19, x20, [sp, #16]
  406e3c:	mov	x20, x0
  406e40:	str	x21, [sp, #32]
  406e44:	mov	w21, w1
  406e48:	mov	x1, x0
  406e4c:	mov	x0, #0x0                   	// #0
  406e50:	bl	4021e0 <dcgettext@plt>
  406e54:	mov	x19, x0
  406e58:	cmp	x20, x0
  406e5c:	b.ne	406ed0 <__fxstatat@plt+0x4c20>  // b.any
  406e60:	bl	40a134 <__fxstatat@plt+0x7e84>
  406e64:	ldrb	w2, [x0]
  406e68:	and	w2, w2, #0xffffffdf
  406e6c:	cmp	w2, #0x55
  406e70:	b.ne	406ee4 <__fxstatat@plt+0x4c34>  // b.any
  406e74:	ldrb	w1, [x0, #1]
  406e78:	and	w1, w1, #0xffffffdf
  406e7c:	cmp	w1, #0x54
  406e80:	b.ne	406f5c <__fxstatat@plt+0x4cac>  // b.any
  406e84:	ldrb	w1, [x0, #2]
  406e88:	and	w1, w1, #0xffffffdf
  406e8c:	cmp	w1, #0x46
  406e90:	b.ne	406f5c <__fxstatat@plt+0x4cac>  // b.any
  406e94:	ldrb	w1, [x0, #3]
  406e98:	cmp	w1, #0x2d
  406e9c:	b.ne	406f5c <__fxstatat@plt+0x4cac>  // b.any
  406ea0:	ldrb	w1, [x0, #4]
  406ea4:	cmp	w1, #0x38
  406ea8:	b.ne	406f5c <__fxstatat@plt+0x4cac>  // b.any
  406eac:	ldrb	w0, [x0, #5]
  406eb0:	cbnz	w0, 406f5c <__fxstatat@plt+0x4cac>
  406eb4:	ldrb	w1, [x19]
  406eb8:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  406ebc:	adrp	x19, 40c000 <__fxstatat@plt+0x9d50>
  406ec0:	add	x0, x0, #0xba4
  406ec4:	cmp	w1, #0x60
  406ec8:	add	x19, x19, #0xbaf
  406ecc:	csel	x19, x19, x0, eq  // eq = none
  406ed0:	mov	x0, x19
  406ed4:	ldp	x19, x20, [sp, #16]
  406ed8:	ldr	x21, [sp, #32]
  406edc:	ldp	x29, x30, [sp], #48
  406ee0:	ret
  406ee4:	cmp	w2, #0x47
  406ee8:	b.ne	406f5c <__fxstatat@plt+0x4cac>  // b.any
  406eec:	ldrb	w1, [x0, #1]
  406ef0:	and	w1, w1, #0xffffffdf
  406ef4:	cmp	w1, #0x42
  406ef8:	b.ne	406f5c <__fxstatat@plt+0x4cac>  // b.any
  406efc:	ldrb	w1, [x0, #2]
  406f00:	cmp	w1, #0x31
  406f04:	b.ne	406f5c <__fxstatat@plt+0x4cac>  // b.any
  406f08:	ldrb	w1, [x0, #3]
  406f0c:	cmp	w1, #0x38
  406f10:	b.ne	406f5c <__fxstatat@plt+0x4cac>  // b.any
  406f14:	ldrb	w1, [x0, #4]
  406f18:	cmp	w1, #0x30
  406f1c:	b.ne	406f5c <__fxstatat@plt+0x4cac>  // b.any
  406f20:	ldrb	w1, [x0, #5]
  406f24:	cmp	w1, #0x33
  406f28:	b.ne	406f5c <__fxstatat@plt+0x4cac>  // b.any
  406f2c:	ldrb	w1, [x0, #6]
  406f30:	cmp	w1, #0x30
  406f34:	b.ne	406f5c <__fxstatat@plt+0x4cac>  // b.any
  406f38:	ldrb	w0, [x0, #7]
  406f3c:	cbnz	w0, 406f5c <__fxstatat@plt+0x4cac>
  406f40:	ldrb	w1, [x19]
  406f44:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  406f48:	adrp	x19, 40c000 <__fxstatat@plt+0x9d50>
  406f4c:	add	x0, x0, #0xba8
  406f50:	cmp	w1, #0x60
  406f54:	add	x19, x19, #0xbab
  406f58:	b	406ecc <__fxstatat@plt+0x4c1c>
  406f5c:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  406f60:	adrp	x19, 40b000 <__fxstatat@plt+0x8d50>
  406f64:	cmp	w21, #0x9
  406f68:	add	x0, x0, #0x1f4
  406f6c:	add	x19, x19, #0x979
  406f70:	b	406ecc <__fxstatat@plt+0x4c1c>
  406f74:	sub	sp, sp, #0xf0
  406f78:	stp	x29, x30, [sp, #16]
  406f7c:	add	x29, sp, #0x10
  406f80:	stp	x19, x20, [sp, #32]
  406f84:	stp	x21, x22, [sp, #48]
  406f88:	mov	x21, x2
  406f8c:	stp	x23, x24, [sp, #64]
  406f90:	mov	x24, x3
  406f94:	stp	x25, x26, [sp, #80]
  406f98:	mov	w25, w4
  406f9c:	mov	x26, x0
  406fa0:	stp	x27, x28, [sp, #96]
  406fa4:	str	x1, [sp, #112]
  406fa8:	str	w5, [sp, #120]
  406fac:	str	x7, [sp, #128]
  406fb0:	str	x6, [sp, #152]
  406fb4:	bl	402110 <__ctype_get_mb_cur_max@plt>
  406fb8:	str	x0, [sp, #160]
  406fbc:	cmp	w25, #0xa
  406fc0:	ldr	x0, [sp, #120]
  406fc4:	str	xzr, [sp, #136]
  406fc8:	ubfx	x28, x0, #1, #1
  406fcc:	mov	w0, #0x1                   	// #1
  406fd0:	str	w0, [sp, #148]
  406fd4:	b.hi	4071d0 <__fxstatat@plt+0x4f20>  // b.pmore
  406fd8:	mov	w20, #0x0                   	// #0
  406fdc:	mov	w23, #0x0                   	// #0
  406fe0:	mov	w22, #0x0                   	// #0
  406fe4:	mov	x10, #0x0                   	// #0
  406fe8:	mov	x6, #0x0                   	// #0
  406fec:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  406ff0:	add	x0, x0, #0xc08
  406ff4:	ldrb	w0, [x0, w25, uxtw]
  406ff8:	adr	x1, 407004 <__fxstatat@plt+0x4d54>
  406ffc:	add	x0, x1, w0, sxtb #2
  407000:	br	x0
  407004:	ldr	x0, [sp, #112]
  407008:	mov	w28, #0x0                   	// #0
  40700c:	str	x0, [sp, #136]
  407010:	b	406fec <__fxstatat@plt+0x4d3c>
  407014:	mov	w28, #0x0                   	// #0
  407018:	mov	x19, #0x0                   	// #0
  40701c:	b	40703c <__fxstatat@plt+0x4d8c>
  407020:	mov	w28, #0x1                   	// #1
  407024:	adrp	x6, 40b000 <__fxstatat@plt+0x8d50>
  407028:	mov	w22, w28
  40702c:	add	x6, x6, #0x979
  407030:	mov	x10, #0x1                   	// #1
  407034:	mov	x19, #0x0                   	// #0
  407038:	mov	w25, #0x5                   	// #5
  40703c:	ldr	x0, [sp, #136]
  407040:	mov	x13, #0x0                   	// #0
  407044:	str	w20, [sp, #144]
  407048:	ldr	x27, [sp, #112]
  40704c:	str	x0, [sp, #112]
  407050:	cmn	x24, #0x1
  407054:	b.ne	407a70 <__fxstatat@plt+0x57c0>  // b.any
  407058:	ldrb	w0, [x21, x13]
  40705c:	cmp	w0, #0x0
  407060:	cset	w14, ne  // ne = any
  407064:	cmp	w25, #0x2
  407068:	cbnz	w14, 4071f4 <__fxstatat@plt+0x4f44>
  40706c:	cset	w0, eq  // eq = none
  407070:	cmp	x19, #0x0
  407074:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  407078:	b.eq	407080 <__fxstatat@plt+0x4dd0>  // b.none
  40707c:	cbnz	w28, 407308 <__fxstatat@plt+0x5058>
  407080:	eor	w5, w28, #0x1
  407084:	ands	w0, w0, w5
  407088:	b.eq	407ad4 <__fxstatat@plt+0x5824>  // b.none
  40708c:	ldr	w1, [sp, #144]
  407090:	cbz	w1, 407a98 <__fxstatat@plt+0x57e8>
  407094:	ldr	w0, [sp, #148]
  407098:	cbz	w0, 407a78 <__fxstatat@plt+0x57c8>
  40709c:	ldr	w5, [sp, #120]
  4070a0:	mov	x3, x24
  4070a4:	ldr	x1, [sp, #112]
  4070a8:	mov	x2, x21
  4070ac:	ldr	x7, [sp, #128]
  4070b0:	mov	w4, #0x5                   	// #5
  4070b4:	ldr	x6, [sp, #152]
  4070b8:	ldr	x0, [sp, #240]
  4070bc:	str	x0, [sp]
  4070c0:	mov	x0, x26
  4070c4:	bl	406f74 <__fxstatat@plt+0x4cc4>
  4070c8:	b	407ab4 <__fxstatat@plt+0x5804>
  4070cc:	adrp	x6, 40b000 <__fxstatat@plt+0x8d50>
  4070d0:	add	x6, x6, #0x979
  4070d4:	cbnz	w28, 4071e8 <__fxstatat@plt+0x4f38>
  4070d8:	ldr	x0, [sp, #112]
  4070dc:	cbz	x0, 4070e8 <__fxstatat@plt+0x4e38>
  4070e0:	mov	w0, #0x22                  	// #34
  4070e4:	strb	w0, [x26]
  4070e8:	mov	x10, #0x1                   	// #1
  4070ec:	mov	w22, #0x1                   	// #1
  4070f0:	mov	x19, x10
  4070f4:	b	40703c <__fxstatat@plt+0x4d8c>
  4070f8:	cmp	w25, #0xa
  4070fc:	b.eq	407128 <__fxstatat@plt+0x4e78>  // b.none
  407100:	mov	w1, w25
  407104:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  407108:	add	x0, x0, #0xbb3
  40710c:	bl	406e2c <__fxstatat@plt+0x4b7c>
  407110:	mov	w1, w25
  407114:	str	x0, [sp, #128]
  407118:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  40711c:	add	x0, x0, #0x1f4
  407120:	bl	406e2c <__fxstatat@plt+0x4b7c>
  407124:	str	x0, [sp, #240]
  407128:	mov	x19, #0x0                   	// #0
  40712c:	cbnz	w28, 40713c <__fxstatat@plt+0x4e8c>
  407130:	ldr	x0, [sp, #128]
  407134:	ldrb	w0, [x0, x19]
  407138:	cbnz	w0, 407154 <__fxstatat@plt+0x4ea4>
  40713c:	ldr	x0, [sp, #240]
  407140:	mov	w22, #0x1                   	// #1
  407144:	bl	401d70 <strlen@plt>
  407148:	mov	x10, x0
  40714c:	ldr	x6, [sp, #240]
  407150:	b	40703c <__fxstatat@plt+0x4d8c>
  407154:	ldr	x1, [sp, #112]
  407158:	cmp	x1, x19
  40715c:	b.ls	407164 <__fxstatat@plt+0x4eb4>  // b.plast
  407160:	strb	w0, [x26, x19]
  407164:	add	x19, x19, #0x1
  407168:	b	407130 <__fxstatat@plt+0x4e80>
  40716c:	cbnz	w28, 4071b8 <__fxstatat@plt+0x4f08>
  407170:	mov	w22, #0x1                   	// #1
  407174:	ldr	x0, [sp, #112]
  407178:	adrp	x6, 40d000 <__fxstatat@plt+0xad50>
  40717c:	add	x6, x6, #0x1f4
  407180:	cbz	x0, 40718c <__fxstatat@plt+0x4edc>
  407184:	mov	w0, #0x27                  	// #39
  407188:	strb	w0, [x26]
  40718c:	mov	x10, #0x1                   	// #1
  407190:	mov	w28, #0x0                   	// #0
  407194:	mov	x19, x10
  407198:	b	4071c8 <__fxstatat@plt+0x4f18>
  40719c:	cbz	w28, 407174 <__fxstatat@plt+0x4ec4>
  4071a0:	adrp	x6, 40d000 <__fxstatat@plt+0xad50>
  4071a4:	mov	x10, #0x1                   	// #1
  4071a8:	add	x6, x6, #0x1f4
  4071ac:	b	407018 <__fxstatat@plt+0x4d68>
  4071b0:	mov	w28, #0x1                   	// #1
  4071b4:	mov	w22, w28
  4071b8:	adrp	x6, 40d000 <__fxstatat@plt+0xad50>
  4071bc:	add	x6, x6, #0x1f4
  4071c0:	mov	x10, #0x1                   	// #1
  4071c4:	mov	x19, #0x0                   	// #0
  4071c8:	mov	w25, #0x2                   	// #2
  4071cc:	b	40703c <__fxstatat@plt+0x4d8c>
  4071d0:	bl	402010 <abort@plt>
  4071d4:	mov	w28, #0x0                   	// #0
  4071d8:	mov	w22, #0x1                   	// #1
  4071dc:	b	407018 <__fxstatat@plt+0x4d68>
  4071e0:	mov	w28, #0x1                   	// #1
  4071e4:	b	4071b8 <__fxstatat@plt+0x4f08>
  4071e8:	mov	w22, w28
  4071ec:	mov	x10, #0x1                   	// #1
  4071f0:	b	407018 <__fxstatat@plt+0x4d68>
  4071f4:	add	x0, x21, x13
  4071f8:	str	x0, [sp, #136]
  4071fc:	cset	w3, ne  // ne = any
  407200:	ands	w3, w22, w3
  407204:	b.eq	4072b8 <__fxstatat@plt+0x5008>  // b.none
  407208:	cbz	x10, 4072b8 <__fxstatat@plt+0x5008>
  40720c:	cmp	x10, #0x1
  407210:	add	x20, x13, x10
  407214:	ccmn	x24, #0x1, #0x0, hi  // hi = pmore
  407218:	b.ne	407248 <__fxstatat@plt+0x4f98>  // b.any
  40721c:	mov	x0, x21
  407220:	stp	x13, x6, [sp, #168]
  407224:	str	x10, [sp, #184]
  407228:	str	w3, [sp, #192]
  40722c:	str	w14, [sp, #200]
  407230:	bl	401d70 <strlen@plt>
  407234:	ldp	x13, x6, [sp, #168]
  407238:	mov	x24, x0
  40723c:	ldr	w3, [sp, #192]
  407240:	ldr	w14, [sp, #200]
  407244:	ldr	x10, [sp, #184]
  407248:	cmp	x20, x24
  40724c:	b.hi	4072b8 <__fxstatat@plt+0x5008>  // b.pmore
  407250:	ldr	x0, [sp, #136]
  407254:	mov	x2, x10
  407258:	mov	x1, x6
  40725c:	stp	x6, x10, [sp, #168]
  407260:	str	x13, [sp, #184]
  407264:	str	w3, [sp, #192]
  407268:	str	w14, [sp, #200]
  40726c:	bl	402050 <memcmp@plt>
  407270:	ldr	w3, [sp, #192]
  407274:	ldr	w14, [sp, #200]
  407278:	ldp	x6, x10, [sp, #168]
  40727c:	ldr	x13, [sp, #184]
  407280:	cbnz	w0, 4072b8 <__fxstatat@plt+0x5008>
  407284:	cbnz	w28, 407b00 <__fxstatat@plt+0x5850>
  407288:	mov	w18, w3
  40728c:	ldr	x0, [sp, #136]
  407290:	ldrb	w7, [x0]
  407294:	cmp	w7, #0x3f
  407298:	b.ls	4072e0 <__fxstatat@plt+0x5030>  // b.plast
  40729c:	cmp	w7, #0x5a
  4072a0:	b.hi	407394 <__fxstatat@plt+0x50e4>  // b.pmore
  4072a4:	cmp	w7, #0x40
  4072a8:	b.eq	4073a4 <__fxstatat@plt+0x50f4>  // b.none
  4072ac:	mov	w20, w14
  4072b0:	mov	w3, #0x0                   	// #0
  4072b4:	b	4075f8 <__fxstatat@plt+0x5348>
  4072b8:	mov	w18, #0x0                   	// #0
  4072bc:	b	40728c <__fxstatat@plt+0x4fdc>
  4072c0:	cmp	w0, #0x23
  4072c4:	b.hi	4073a4 <__fxstatat@plt+0x50f4>  // b.pmore
  4072c8:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  4072cc:	add	x1, x1, #0xc14
  4072d0:	ldrh	w0, [x1, w0, uxtw #1]
  4072d4:	adr	x1, 4072e0 <__fxstatat@plt+0x5030>
  4072d8:	add	x0, x1, w0, sxth #2
  4072dc:	br	x0
  4072e0:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  4072e4:	add	x0, x0, #0xc5c
  4072e8:	ldrh	w0, [x0, w7, uxtw #1]
  4072ec:	adr	x1, 4072f8 <__fxstatat@plt+0x5048>
  4072f0:	add	x0, x1, w0, sxth #2
  4072f4:	br	x0
  4072f8:	mov	w0, #0x72                  	// #114
  4072fc:	cmp	w28, #0x0
  407300:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  407304:	b.ne	407314 <__fxstatat@plt+0x5064>  // b.any
  407308:	mov	w25, #0x2                   	// #2
  40730c:	b	407550 <__fxstatat@plt+0x52a0>
  407310:	mov	w0, #0x62                  	// #98
  407314:	cbz	w22, 4074d8 <__fxstatat@plt+0x5228>
  407318:	mov	w7, w0
  40731c:	mov	w20, #0x0                   	// #0
  407320:	cmp	w25, #0x2
  407324:	cset	w0, eq  // eq = none
  407328:	cbnz	w28, 407550 <__fxstatat@plt+0x52a0>
  40732c:	eor	w1, w23, #0x1
  407330:	ands	w0, w0, w1
  407334:	b.eq	407378 <__fxstatat@plt+0x50c8>  // b.none
  407338:	cmp	x27, x19
  40733c:	b.ls	407348 <__fxstatat@plt+0x5098>  // b.plast
  407340:	mov	w1, #0x27                  	// #39
  407344:	strb	w1, [x26, x19]
  407348:	add	x1, x19, #0x1
  40734c:	cmp	x27, x1
  407350:	b.ls	40735c <__fxstatat@plt+0x50ac>  // b.plast
  407354:	mov	w2, #0x24                  	// #36
  407358:	strb	w2, [x26, x1]
  40735c:	add	x1, x19, #0x2
  407360:	cmp	x27, x1
  407364:	b.ls	407370 <__fxstatat@plt+0x50c0>  // b.plast
  407368:	mov	w2, #0x27                  	// #39
  40736c:	strb	w2, [x26, x1]
  407370:	add	x19, x19, #0x3
  407374:	mov	w23, w0
  407378:	cmp	x27, x19
  40737c:	b.ls	407388 <__fxstatat@plt+0x50d8>  // b.plast
  407380:	mov	w0, #0x5c                  	// #92
  407384:	strb	w0, [x26, x19]
  407388:	add	x19, x19, #0x1
  40738c:	mov	w3, w14
  407390:	b	407634 <__fxstatat@plt+0x5384>
  407394:	sub	w0, w7, #0x5b
  407398:	and	w1, w0, #0xff
  40739c:	cmp	w1, #0x23
  4073a0:	b.ls	4072c0 <__fxstatat@plt+0x5010>  // b.plast
  4073a4:	ldr	x0, [sp, #160]
  4073a8:	cmp	x0, #0x1
  4073ac:	b.ne	4077a4 <__fxstatat@plt+0x54f4>  // b.any
  4073b0:	str	x13, [sp, #136]
  4073b4:	stp	x6, x10, [sp, #168]
  4073b8:	str	w7, [sp, #184]
  4073bc:	str	w18, [sp, #192]
  4073c0:	str	w14, [sp, #200]
  4073c4:	bl	4020b0 <__ctype_b_loc@plt>
  4073c8:	ldr	w7, [sp, #184]
  4073cc:	ldr	x0, [x0]
  4073d0:	ldp	x15, x6, [sp, #160]
  4073d4:	ldrh	w20, [x0, w7, uxtw #1]
  4073d8:	ldr	w18, [sp, #192]
  4073dc:	ldr	w14, [sp, #200]
  4073e0:	ldr	x13, [sp, #136]
  4073e4:	ubfx	x20, x20, #14, #1
  4073e8:	ldr	x10, [sp, #176]
  4073ec:	eor	w3, w20, #0x1
  4073f0:	and	w3, w22, w3
  4073f4:	ands	w3, w3, #0xff
  4073f8:	b.eq	4075f8 <__fxstatat@plt+0x5348>  // b.none
  4073fc:	mov	w20, #0x0                   	// #0
  407400:	b	407914 <__fxstatat@plt+0x5664>
  407404:	cbz	w22, 4074d0 <__fxstatat@plt+0x5220>
  407408:	cmp	w25, #0x2
  40740c:	cset	w0, eq  // eq = none
  407410:	cbnz	w28, 407b00 <__fxstatat@plt+0x5850>
  407414:	eor	w1, w23, #0x1
  407418:	ands	w1, w0, w1
  40741c:	b.eq	4074c8 <__fxstatat@plt+0x5218>  // b.none
  407420:	cmp	x27, x19
  407424:	b.ls	407430 <__fxstatat@plt+0x5180>  // b.plast
  407428:	mov	w0, #0x27                  	// #39
  40742c:	strb	w0, [x26, x19]
  407430:	add	x0, x19, #0x1
  407434:	cmp	x27, x0
  407438:	b.ls	407444 <__fxstatat@plt+0x5194>  // b.plast
  40743c:	mov	w2, #0x24                  	// #36
  407440:	strb	w2, [x26, x0]
  407444:	add	x0, x19, #0x2
  407448:	cmp	x27, x0
  40744c:	b.ls	407458 <__fxstatat@plt+0x51a8>  // b.plast
  407450:	mov	w2, #0x27                  	// #39
  407454:	strb	w2, [x26, x0]
  407458:	add	x0, x19, #0x3
  40745c:	mov	w23, w1
  407460:	cmp	x27, x0
  407464:	b.ls	407470 <__fxstatat@plt+0x51c0>  // b.plast
  407468:	mov	w1, #0x5c                  	// #92
  40746c:	strb	w1, [x26, x0]
  407470:	add	x19, x0, #0x1
  407474:	cbz	w3, 407a44 <__fxstatat@plt+0x5794>
  407478:	add	x1, x13, #0x1
  40747c:	cmp	x1, x24
  407480:	b.cs	4074c0 <__fxstatat@plt+0x5210>  // b.hs, b.nlast
  407484:	ldrb	w1, [x21, x1]
  407488:	sub	w1, w1, #0x30
  40748c:	and	w1, w1, #0xff
  407490:	cmp	w1, #0x9
  407494:	b.hi	4074c0 <__fxstatat@plt+0x5210>  // b.pmore
  407498:	cmp	x27, x19
  40749c:	b.ls	4074a8 <__fxstatat@plt+0x51f8>  // b.plast
  4074a0:	mov	w1, #0x30                  	// #48
  4074a4:	strb	w1, [x26, x19]
  4074a8:	add	x1, x0, #0x2
  4074ac:	cmp	x27, x1
  4074b0:	b.ls	4074bc <__fxstatat@plt+0x520c>  // b.plast
  4074b4:	mov	w2, #0x30                  	// #48
  4074b8:	strb	w2, [x26, x1]
  4074bc:	add	x19, x0, #0x3
  4074c0:	mov	w20, #0x0                   	// #0
  4074c4:	b	407a4c <__fxstatat@plt+0x579c>
  4074c8:	mov	x0, x19
  4074cc:	b	407460 <__fxstatat@plt+0x51b0>
  4074d0:	ldr	x0, [sp, #120]
  4074d4:	tbnz	w0, #0, 40768c <__fxstatat@plt+0x53dc>
  4074d8:	mov	w20, #0x0                   	// #0
  4074dc:	b	4072b0 <__fxstatat@plt+0x5000>
  4074e0:	cmp	w25, #0x2
  4074e4:	b.eq	40754c <__fxstatat@plt+0x529c>  // b.none
  4074e8:	cmp	w25, #0x5
  4074ec:	b.ne	4074d8 <__fxstatat@plt+0x5228>  // b.any
  4074f0:	ldr	x0, [sp, #120]
  4074f4:	tbz	w0, #2, 4074d8 <__fxstatat@plt+0x5228>
  4074f8:	add	x1, x13, #0x2
  4074fc:	cmp	x1, x24
  407500:	b.cs	4074d8 <__fxstatat@plt+0x5228>  // b.hs, b.nlast
  407504:	ldr	x0, [sp, #136]
  407508:	ldrb	w0, [x0, #1]
  40750c:	cmp	w0, #0x3f
  407510:	b.ne	4074d8 <__fxstatat@plt+0x5228>  // b.any
  407514:	ldrb	w7, [x21, x1]
  407518:	cmp	w7, #0x2f
  40751c:	b.hi	407588 <__fxstatat@plt+0x52d8>  // b.pmore
  407520:	cmp	w7, #0x20
  407524:	b.ls	407a5c <__fxstatat@plt+0x57ac>  // b.plast
  407528:	sub	w2, w7, #0x21
  40752c:	cmp	w2, #0xe
  407530:	b.hi	407a54 <__fxstatat@plt+0x57a4>  // b.pmore
  407534:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  407538:	add	x0, x0, #0xcdc
  40753c:	ldrh	w0, [x0, w2, uxtw #1]
  407540:	adr	x2, 40754c <__fxstatat@plt+0x529c>
  407544:	add	x0, x2, w0, sxth #2
  407548:	br	x0
  40754c:	cbz	w28, 4074d8 <__fxstatat@plt+0x5228>
  407550:	ldr	x0, [sp, #240]
  407554:	cmp	w22, #0x0
  407558:	str	x0, [sp]
  40755c:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  407560:	ldr	w0, [sp, #120]
  407564:	mov	x3, x24
  407568:	mov	x2, x21
  40756c:	mov	x1, x27
  407570:	and	w5, w0, #0xfffffffd
  407574:	mov	x6, #0x0                   	// #0
  407578:	mov	w0, #0x4                   	// #4
  40757c:	csel	w4, w25, w0, ne  // ne = any
  407580:	ldr	x7, [sp, #128]
  407584:	b	4070c0 <__fxstatat@plt+0x4e10>
  407588:	sub	w2, w7, #0x3c
  40758c:	and	w2, w2, #0xff
  407590:	cmp	w2, #0x2
  407594:	b.hi	407a5c <__fxstatat@plt+0x57ac>  // b.pmore
  407598:	cbnz	w28, 407550 <__fxstatat@plt+0x52a0>
  40759c:	cmp	x27, x19
  4075a0:	b.ls	4075ac <__fxstatat@plt+0x52fc>  // b.plast
  4075a4:	mov	w0, #0x3f                  	// #63
  4075a8:	strb	w0, [x26, x19]
  4075ac:	add	x0, x19, #0x1
  4075b0:	cmp	x27, x0
  4075b4:	b.ls	4075c0 <__fxstatat@plt+0x5310>  // b.plast
  4075b8:	mov	w2, #0x22                  	// #34
  4075bc:	strb	w2, [x26, x0]
  4075c0:	add	x0, x19, #0x2
  4075c4:	cmp	x27, x0
  4075c8:	b.ls	4075d4 <__fxstatat@plt+0x5324>  // b.plast
  4075cc:	mov	w2, #0x22                  	// #34
  4075d0:	strb	w2, [x26, x0]
  4075d4:	add	x0, x19, #0x3
  4075d8:	cmp	x27, x0
  4075dc:	b.ls	4075e8 <__fxstatat@plt+0x5338>  // b.plast
  4075e0:	mov	w2, #0x3f                  	// #63
  4075e4:	strb	w2, [x26, x0]
  4075e8:	add	x19, x19, #0x4
  4075ec:	mov	x13, x1
  4075f0:	mov	w20, #0x0                   	// #0
  4075f4:	mov	w3, #0x0                   	// #0
  4075f8:	cmp	w25, #0x2
  4075fc:	eor	w0, w22, #0x1
  407600:	cset	w1, eq  // eq = none
  407604:	orr	w0, w1, w0
  407608:	tst	w0, #0xff
  40760c:	b.eq	407614 <__fxstatat@plt+0x5364>  // b.none
  407610:	cbz	w28, 407630 <__fxstatat@plt+0x5380>
  407614:	ldr	x0, [sp, #152]
  407618:	cbz	x0, 407630 <__fxstatat@plt+0x5380>
  40761c:	ldr	x1, [sp, #152]
  407620:	ubfx	x0, x7, #5, #8
  407624:	ldr	w0, [x1, x0, lsl #2]
  407628:	lsr	w0, w0, w7
  40762c:	tbnz	w0, #0, 407320 <__fxstatat@plt+0x5070>
  407630:	cbnz	w18, 407320 <__fxstatat@plt+0x5070>
  407634:	eor	w3, w3, #0x1
  407638:	tst	w23, w3
  40763c:	b.eq	40766c <__fxstatat@plt+0x53bc>  // b.none
  407640:	cmp	x27, x19
  407644:	b.ls	407650 <__fxstatat@plt+0x53a0>  // b.plast
  407648:	mov	w0, #0x27                  	// #39
  40764c:	strb	w0, [x26, x19]
  407650:	add	x0, x19, #0x1
  407654:	cmp	x27, x0
  407658:	b.ls	407664 <__fxstatat@plt+0x53b4>  // b.plast
  40765c:	mov	w1, #0x27                  	// #39
  407660:	strb	w1, [x26, x0]
  407664:	add	x19, x19, #0x2
  407668:	mov	w23, #0x0                   	// #0
  40766c:	cmp	x27, x19
  407670:	b.ls	407678 <__fxstatat@plt+0x53c8>  // b.plast
  407674:	strb	w7, [x26, x19]
  407678:	ldr	w0, [sp, #148]
  40767c:	cmp	w20, #0x0
  407680:	add	x19, x19, #0x1
  407684:	csel	w0, w0, wzr, ne  // ne = any
  407688:	str	w0, [sp, #148]
  40768c:	add	x13, x13, #0x1
  407690:	b	407050 <__fxstatat@plt+0x4da0>
  407694:	mov	w0, #0x74                  	// #116
  407698:	b	4072fc <__fxstatat@plt+0x504c>
  40769c:	mov	w0, #0x76                  	// #118
  4076a0:	b	407314 <__fxstatat@plt+0x5064>
  4076a4:	cmp	w25, #0x2
  4076a8:	b.ne	4076bc <__fxstatat@plt+0x540c>  // b.any
  4076ac:	cbnz	w28, 407550 <__fxstatat@plt+0x52a0>
  4076b0:	mov	w20, #0x0                   	// #0
  4076b4:	mov	w3, #0x0                   	// #0
  4076b8:	b	407634 <__fxstatat@plt+0x5384>
  4076bc:	cmp	w22, #0x0
  4076c0:	ccmp	w28, #0x0, #0x4, ne  // ne = any
  4076c4:	b.eq	4076cc <__fxstatat@plt+0x541c>  // b.none
  4076c8:	cbnz	x10, 4076b0 <__fxstatat@plt+0x5400>
  4076cc:	mov	w0, w7
  4076d0:	b	4072fc <__fxstatat@plt+0x504c>
  4076d4:	mov	w0, #0x6e                  	// #110
  4076d8:	b	4072fc <__fxstatat@plt+0x504c>
  4076dc:	mov	w0, #0x61                  	// #97
  4076e0:	b	407314 <__fxstatat@plt+0x5064>
  4076e4:	mov	w0, #0x66                  	// #102
  4076e8:	b	407314 <__fxstatat@plt+0x5064>
  4076ec:	cmn	x24, #0x1
  4076f0:	b.ne	40771c <__fxstatat@plt+0x546c>  // b.any
  4076f4:	ldrb	w0, [x21, #1]
  4076f8:	cmp	w0, #0x0
  4076fc:	cset	w0, ne  // ne = any
  407700:	cbnz	w0, 4074d8 <__fxstatat@plt+0x5228>
  407704:	cbnz	x13, 4074d8 <__fxstatat@plt+0x5228>
  407708:	mov	w20, w14
  40770c:	cmp	w25, #0x2
  407710:	csel	w3, w28, wzr, eq  // eq = none
  407714:	cbz	w3, 4075f8 <__fxstatat@plt+0x5348>
  407718:	b	407308 <__fxstatat@plt+0x5058>
  40771c:	cmp	x24, #0x1
  407720:	b	4076fc <__fxstatat@plt+0x544c>
  407724:	mov	w20, #0x0                   	// #0
  407728:	b	40770c <__fxstatat@plt+0x545c>
  40772c:	cmp	w25, #0x2
  407730:	b.ne	407a64 <__fxstatat@plt+0x57b4>  // b.any
  407734:	cbnz	w28, 407550 <__fxstatat@plt+0x52a0>
  407738:	ldr	x0, [sp, #112]
  40773c:	cmp	x27, #0x0
  407740:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  407744:	b.eq	407798 <__fxstatat@plt+0x54e8>  // b.none
  407748:	cmp	x27, x19
  40774c:	b.ls	407758 <__fxstatat@plt+0x54a8>  // b.plast
  407750:	mov	w0, #0x27                  	// #39
  407754:	strb	w0, [x26, x19]
  407758:	add	x0, x19, #0x1
  40775c:	cmp	x0, x27
  407760:	b.cs	40776c <__fxstatat@plt+0x54bc>  // b.hs, b.nlast
  407764:	mov	w1, #0x5c                  	// #92
  407768:	strb	w1, [x26, x0]
  40776c:	add	x0, x19, #0x2
  407770:	cmp	x0, x27
  407774:	b.cs	407780 <__fxstatat@plt+0x54d0>  // b.hs, b.nlast
  407778:	mov	w1, #0x27                  	// #39
  40777c:	strb	w1, [x26, x0]
  407780:	add	x19, x19, #0x3
  407784:	mov	w20, w14
  407788:	mov	w3, #0x0                   	// #0
  40778c:	mov	w23, #0x0                   	// #0
  407790:	str	w14, [sp, #144]
  407794:	b	4075f8 <__fxstatat@plt+0x5348>
  407798:	str	x27, [sp, #112]
  40779c:	mov	x27, #0x0                   	// #0
  4077a0:	b	407758 <__fxstatat@plt+0x54a8>
  4077a4:	str	xzr, [sp, #232]
  4077a8:	cmn	x24, #0x1
  4077ac:	b.ne	4077e4 <__fxstatat@plt+0x5534>  // b.any
  4077b0:	mov	x0, x21
  4077b4:	stp	x13, x6, [sp, #168]
  4077b8:	str	x10, [sp, #184]
  4077bc:	str	w7, [sp, #192]
  4077c0:	str	w18, [sp, #200]
  4077c4:	str	w14, [sp, #208]
  4077c8:	bl	401d70 <strlen@plt>
  4077cc:	ldp	x13, x6, [sp, #168]
  4077d0:	mov	x24, x0
  4077d4:	ldr	w7, [sp, #192]
  4077d8:	ldr	w18, [sp, #200]
  4077dc:	ldr	w14, [sp, #208]
  4077e0:	ldr	x10, [sp, #184]
  4077e4:	mov	w20, w14
  4077e8:	mov	x15, #0x0                   	// #0
  4077ec:	add	x2, x13, x15
  4077f0:	add	x3, sp, #0xe8
  4077f4:	add	x1, x21, x2
  4077f8:	add	x0, sp, #0xe4
  4077fc:	sub	x2, x24, x2
  407800:	stp	x1, x13, [sp, #168]
  407804:	stp	x15, x6, [sp, #184]
  407808:	str	x10, [sp, #200]
  40780c:	stp	w7, w18, [sp, #208]
  407810:	str	w14, [sp, #216]
  407814:	bl	409428 <__fxstatat@plt+0x7178>
  407818:	ldp	w7, w18, [sp, #208]
  40781c:	mov	x3, x0
  407820:	ldr	w14, [sp, #216]
  407824:	ldp	x13, x15, [sp, #176]
  407828:	ldp	x6, x10, [sp, #192]
  40782c:	cbz	x0, 40790c <__fxstatat@plt+0x565c>
  407830:	cmn	x0, #0x1
  407834:	b.eq	40785c <__fxstatat@plt+0x55ac>  // b.none
  407838:	cmn	x0, #0x2
  40783c:	ldr	x1, [sp, #168]
  407840:	b.ne	40786c <__fxstatat@plt+0x55bc>  // b.any
  407844:	add	x0, x13, x15
  407848:	cmp	x24, x0
  40784c:	b.ls	40785c <__fxstatat@plt+0x55ac>  // b.plast
  407850:	ldr	x0, [sp, #136]
  407854:	ldrb	w0, [x0, x15]
  407858:	cbnz	w0, 407864 <__fxstatat@plt+0x55b4>
  40785c:	mov	w20, #0x0                   	// #0
  407860:	b	40790c <__fxstatat@plt+0x565c>
  407864:	add	x15, x15, #0x1
  407868:	b	407844 <__fxstatat@plt+0x5594>
  40786c:	cmp	w28, #0x0
  407870:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  407874:	b.ne	4078b8 <__fxstatat@plt+0x5608>  // b.any
  407878:	mov	x0, #0x1                   	// #1
  40787c:	b	4078b0 <__fxstatat@plt+0x5600>
  407880:	ldrb	w2, [x1, x0]
  407884:	sub	w2, w2, #0x5b
  407888:	and	w2, w2, #0xff
  40788c:	cmp	w2, #0x21
  407890:	b.hi	4078ac <__fxstatat@plt+0x55fc>  // b.pmore
  407894:	mov	x4, #0x1                   	// #1
  407898:	lsl	x2, x4, x2
  40789c:	mov	x4, #0x2b                  	// #43
  4078a0:	movk	x4, #0x2, lsl #32
  4078a4:	tst	x2, x4
  4078a8:	b.ne	407308 <__fxstatat@plt+0x5058>  // b.any
  4078ac:	add	x0, x0, #0x1
  4078b0:	cmp	x0, x3
  4078b4:	b.ne	407880 <__fxstatat@plt+0x55d0>  // b.any
  4078b8:	ldr	w0, [sp, #228]
  4078bc:	stp	x15, x13, [sp, #168]
  4078c0:	stp	x6, x10, [sp, #184]
  4078c4:	str	w7, [sp, #200]
  4078c8:	stp	w18, w14, [sp, #208]
  4078cc:	str	x3, [sp, #216]
  4078d0:	bl	402230 <iswprint@plt>
  4078d4:	ldr	x15, [sp, #168]
  4078d8:	cmp	w0, #0x0
  4078dc:	ldr	x3, [sp, #216]
  4078e0:	csel	w20, w20, wzr, ne  // ne = any
  4078e4:	add	x0, sp, #0xe8
  4078e8:	add	x15, x15, x3
  4078ec:	str	x15, [sp, #168]
  4078f0:	str	x15, [sp, #216]
  4078f4:	bl	402030 <mbsinit@plt>
  4078f8:	ldr	w7, [sp, #200]
  4078fc:	ldp	w18, w14, [sp, #208]
  407900:	ldp	x15, x13, [sp, #168]
  407904:	ldp	x6, x10, [sp, #184]
  407908:	cbz	w0, 4077ec <__fxstatat@plt+0x553c>
  40790c:	cmp	x15, #0x1
  407910:	b.ls	4073ec <__fxstatat@plt+0x513c>  // b.plast
  407914:	eor	w0, w20, #0x1
  407918:	add	x15, x13, x15
  40791c:	and	w0, w22, w0
  407920:	mov	w3, #0x0                   	// #0
  407924:	and	w0, w0, #0xff
  407928:	mov	w16, #0x5c                  	// #92
  40792c:	mov	w1, #0x27                  	// #39
  407930:	mov	w17, #0x24                  	// #36
  407934:	cbz	w0, 407a28 <__fxstatat@plt+0x5778>
  407938:	cmp	w25, #0x2
  40793c:	cset	w3, eq  // eq = none
  407940:	cbnz	w28, 407b00 <__fxstatat@plt+0x5850>
  407944:	eor	w2, w23, #0x1
  407948:	ands	w2, w3, w2
  40794c:	b.eq	407984 <__fxstatat@plt+0x56d4>  // b.none
  407950:	cmp	x27, x19
  407954:	b.ls	40795c <__fxstatat@plt+0x56ac>  // b.plast
  407958:	strb	w1, [x26, x19]
  40795c:	add	x3, x19, #0x1
  407960:	cmp	x27, x3
  407964:	b.ls	40796c <__fxstatat@plt+0x56bc>  // b.plast
  407968:	strb	w17, [x26, x3]
  40796c:	add	x3, x19, #0x2
  407970:	cmp	x27, x3
  407974:	b.ls	40797c <__fxstatat@plt+0x56cc>  // b.plast
  407978:	strb	w1, [x26, x3]
  40797c:	add	x19, x19, #0x3
  407980:	mov	w23, w2
  407984:	cmp	x27, x19
  407988:	b.ls	407990 <__fxstatat@plt+0x56e0>  // b.plast
  40798c:	strb	w16, [x26, x19]
  407990:	add	x3, x19, #0x1
  407994:	cmp	x27, x3
  407998:	b.ls	4079a8 <__fxstatat@plt+0x56f8>  // b.plast
  40799c:	lsr	w2, w7, #6
  4079a0:	add	w2, w2, #0x30
  4079a4:	strb	w2, [x26, x3]
  4079a8:	add	x3, x19, #0x2
  4079ac:	cmp	x27, x3
  4079b0:	b.ls	4079c0 <__fxstatat@plt+0x5710>  // b.plast
  4079b4:	ubfx	x2, x7, #3, #3
  4079b8:	add	w2, w2, #0x30
  4079bc:	strb	w2, [x26, x3]
  4079c0:	and	w7, w7, #0x7
  4079c4:	add	x19, x19, #0x3
  4079c8:	add	w7, w7, #0x30
  4079cc:	mov	w3, w0
  4079d0:	add	x2, x13, #0x1
  4079d4:	eor	w14, w3, #0x1
  4079d8:	and	w14, w23, w14
  4079dc:	cmp	x2, x15
  4079e0:	b.cs	407634 <__fxstatat@plt+0x5384>  // b.hs, b.nlast
  4079e4:	cbz	w14, 407a0c <__fxstatat@plt+0x575c>
  4079e8:	cmp	x27, x19
  4079ec:	b.ls	4079f4 <__fxstatat@plt+0x5744>  // b.plast
  4079f0:	strb	w1, [x26, x19]
  4079f4:	add	x13, x19, #0x1
  4079f8:	cmp	x27, x13
  4079fc:	b.ls	407a04 <__fxstatat@plt+0x5754>  // b.plast
  407a00:	strb	w1, [x26, x13]
  407a04:	add	x19, x19, #0x2
  407a08:	mov	w23, #0x0                   	// #0
  407a0c:	cmp	x27, x19
  407a10:	b.ls	407a18 <__fxstatat@plt+0x5768>  // b.plast
  407a14:	strb	w7, [x26, x19]
  407a18:	ldrb	w7, [x21, x2]
  407a1c:	add	x19, x19, #0x1
  407a20:	mov	x13, x2
  407a24:	b	407934 <__fxstatat@plt+0x5684>
  407a28:	cbz	w18, 4079d0 <__fxstatat@plt+0x5720>
  407a2c:	cmp	x27, x19
  407a30:	b.ls	407a38 <__fxstatat@plt+0x5788>  // b.plast
  407a34:	strb	w16, [x26, x19]
  407a38:	add	x19, x19, #0x1
  407a3c:	mov	w18, #0x0                   	// #0
  407a40:	b	4079d0 <__fxstatat@plt+0x5720>
  407a44:	mov	w3, w22
  407a48:	mov	w20, #0x0                   	// #0
  407a4c:	mov	w7, #0x30                  	// #48
  407a50:	b	4075f8 <__fxstatat@plt+0x5348>
  407a54:	mov	w7, #0x3f                  	// #63
  407a58:	b	4074d8 <__fxstatat@plt+0x5228>
  407a5c:	mov	w7, w0
  407a60:	b	4074d8 <__fxstatat@plt+0x5228>
  407a64:	mov	w20, w14
  407a68:	str	w14, [sp, #144]
  407a6c:	b	4072b0 <__fxstatat@plt+0x5000>
  407a70:	cmp	x24, x13
  407a74:	b	407060 <__fxstatat@plt+0x4db0>
  407a78:	ldr	x0, [sp, #112]
  407a7c:	cmp	x27, #0x0
  407a80:	cset	w28, eq  // eq = none
  407a84:	mov	w25, #0x2                   	// #2
  407a88:	cmp	x0, #0x0
  407a8c:	csel	w20, w28, wzr, ne  // ne = any
  407a90:	cbnz	w20, 407004 <__fxstatat@plt+0x4d54>
  407a94:	ldr	w0, [sp, #144]
  407a98:	cmp	x6, #0x0
  407a9c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  407aa0:	mov	x0, x19
  407aa4:	b.ne	407af8 <__fxstatat@plt+0x5848>  // b.any
  407aa8:	cmp	x27, x0
  407aac:	b.ls	407ab4 <__fxstatat@plt+0x5804>  // b.plast
  407ab0:	strb	wzr, [x26, x0]
  407ab4:	ldp	x29, x30, [sp, #16]
  407ab8:	ldp	x19, x20, [sp, #32]
  407abc:	ldp	x21, x22, [sp, #48]
  407ac0:	ldp	x23, x24, [sp, #64]
  407ac4:	ldp	x25, x26, [sp, #80]
  407ac8:	ldp	x27, x28, [sp, #96]
  407acc:	add	sp, sp, #0xf0
  407ad0:	ret
  407ad4:	mov	w0, w5
  407ad8:	b	407a98 <__fxstatat@plt+0x57e8>
  407adc:	cmp	x27, x0
  407ae0:	b.ls	407ae8 <__fxstatat@plt+0x5838>  // b.plast
  407ae4:	strb	w1, [x26, x0]
  407ae8:	add	x0, x0, #0x1
  407aec:	ldrb	w1, [x6, x0]
  407af0:	cbnz	w1, 407adc <__fxstatat@plt+0x582c>
  407af4:	b	407aa8 <__fxstatat@plt+0x57f8>
  407af8:	sub	x6, x6, x19
  407afc:	b	407aec <__fxstatat@plt+0x583c>
  407b00:	mov	w22, w28
  407b04:	b	407550 <__fxstatat@plt+0x52a0>
  407b08:	sub	sp, sp, #0x80
  407b0c:	stp	x29, x30, [sp, #16]
  407b10:	add	x29, sp, #0x10
  407b14:	stp	x19, x20, [sp, #32]
  407b18:	mov	w19, w0
  407b1c:	mov	x20, x3
  407b20:	stp	x21, x22, [sp, #48]
  407b24:	stp	x23, x24, [sp, #64]
  407b28:	mov	x24, x1
  407b2c:	stp	x25, x26, [sp, #80]
  407b30:	mov	x25, x2
  407b34:	stp	x27, x28, [sp, #96]
  407b38:	bl	402260 <__errno_location@plt>
  407b3c:	mov	x23, x0
  407b40:	ldr	w0, [x0]
  407b44:	adrp	x27, 420000 <__fxstatat@plt+0x1dd50>
  407b48:	str	w0, [sp, #116]
  407b4c:	ldr	x28, [x27, #1336]
  407b50:	tbz	w19, #31, 407b58 <__fxstatat@plt+0x58a8>
  407b54:	bl	402010 <abort@plt>
  407b58:	add	x22, x27, #0x538
  407b5c:	ldr	w0, [x22, #8]
  407b60:	cmp	w0, w19
  407b64:	b.gt	407bd0 <__fxstatat@plt+0x5920>
  407b68:	mov	w0, #0x7fffffff            	// #2147483647
  407b6c:	cmp	w19, w0
  407b70:	b.ne	407b78 <__fxstatat@plt+0x58c8>  // b.any
  407b74:	bl	408b60 <__fxstatat@plt+0x68b0>
  407b78:	add	x2, x22, #0x10
  407b7c:	add	w26, w19, #0x1
  407b80:	cmp	x28, x2
  407b84:	str	x2, [sp, #120]
  407b88:	csel	x0, x28, xzr, ne  // ne = any
  407b8c:	sbfiz	x1, x26, #4, #32
  407b90:	bl	4089cc <__fxstatat@plt+0x671c>
  407b94:	str	x0, [x27, #1336]
  407b98:	ldr	x2, [sp, #120]
  407b9c:	mov	x21, x0
  407ba0:	cmp	x28, x2
  407ba4:	b.ne	407bb0 <__fxstatat@plt+0x5900>  // b.any
  407ba8:	ldp	x0, x1, [x22, #16]
  407bac:	stp	x0, x1, [x21]
  407bb0:	ldr	w0, [x22, #8]
  407bb4:	mov	x28, x21
  407bb8:	mov	w1, #0x0                   	// #0
  407bbc:	sub	w2, w26, w0
  407bc0:	add	x0, x21, w0, sxtw #4
  407bc4:	sbfiz	x2, x2, #4, #32
  407bc8:	bl	401f60 <memset@plt>
  407bcc:	str	w26, [x22, #8]
  407bd0:	sbfiz	x9, x19, #4, #32
  407bd4:	add	x19, x28, w19, sxtw #4
  407bd8:	ldp	x7, x0, [x20, #40]
  407bdc:	add	x27, x20, #0x8
  407be0:	ldp	w4, w26, [x20]
  407be4:	mov	x6, x27
  407be8:	ldr	x22, [x28, x9]
  407bec:	orr	w26, w26, #0x1
  407bf0:	ldr	x21, [x19, #8]
  407bf4:	str	x0, [sp]
  407bf8:	mov	x3, x25
  407bfc:	mov	x2, x24
  407c00:	mov	x1, x22
  407c04:	mov	w5, w26
  407c08:	mov	x0, x21
  407c0c:	str	x9, [sp, #120]
  407c10:	bl	406f74 <__fxstatat@plt+0x4cc4>
  407c14:	cmp	x22, x0
  407c18:	b.hi	407c74 <__fxstatat@plt+0x59c4>  // b.pmore
  407c1c:	ldr	x9, [sp, #120]
  407c20:	add	x22, x0, #0x1
  407c24:	adrp	x0, 420000 <__fxstatat@plt+0x1dd50>
  407c28:	add	x0, x0, #0x690
  407c2c:	cmp	x21, x0
  407c30:	str	x22, [x28, x9]
  407c34:	b.eq	407c40 <__fxstatat@plt+0x5990>  // b.none
  407c38:	mov	x0, x21
  407c3c:	bl	4020f0 <free@plt>
  407c40:	mov	x0, x22
  407c44:	bl	40896c <__fxstatat@plt+0x66bc>
  407c48:	ldp	x7, x1, [x20, #40]
  407c4c:	mov	x21, x0
  407c50:	ldr	w4, [x20]
  407c54:	mov	x6, x27
  407c58:	str	x0, [x19, #8]
  407c5c:	mov	w5, w26
  407c60:	str	x1, [sp]
  407c64:	mov	x3, x25
  407c68:	mov	x2, x24
  407c6c:	mov	x1, x22
  407c70:	bl	406f74 <__fxstatat@plt+0x4cc4>
  407c74:	ldr	w0, [sp, #116]
  407c78:	ldp	x29, x30, [sp, #16]
  407c7c:	ldp	x19, x20, [sp, #32]
  407c80:	ldp	x25, x26, [sp, #80]
  407c84:	ldp	x27, x28, [sp, #96]
  407c88:	str	w0, [x23]
  407c8c:	mov	x0, x21
  407c90:	ldp	x21, x22, [sp, #48]
  407c94:	ldp	x23, x24, [sp, #64]
  407c98:	add	sp, sp, #0x80
  407c9c:	ret
  407ca0:	stp	x29, x30, [sp, #-48]!
  407ca4:	mov	x29, sp
  407ca8:	stp	x19, x20, [sp, #16]
  407cac:	mov	x19, x0
  407cb0:	str	x21, [sp, #32]
  407cb4:	bl	402260 <__errno_location@plt>
  407cb8:	ldr	w21, [x0]
  407cbc:	mov	x20, x0
  407cc0:	cbnz	x19, 407cd0 <__fxstatat@plt+0x5a20>
  407cc4:	adrp	x19, 420000 <__fxstatat@plt+0x1dd50>
  407cc8:	add	x19, x19, #0x690
  407ccc:	add	x19, x19, #0x100
  407cd0:	mov	x0, x19
  407cd4:	mov	x1, #0x38                  	// #56
  407cd8:	bl	408b08 <__fxstatat@plt+0x6858>
  407cdc:	str	w21, [x20]
  407ce0:	ldp	x19, x20, [sp, #16]
  407ce4:	ldr	x21, [sp, #32]
  407ce8:	ldp	x29, x30, [sp], #48
  407cec:	ret
  407cf0:	cbnz	x0, 407d00 <__fxstatat@plt+0x5a50>
  407cf4:	adrp	x0, 420000 <__fxstatat@plt+0x1dd50>
  407cf8:	add	x0, x0, #0x690
  407cfc:	add	x0, x0, #0x100
  407d00:	ldr	w0, [x0]
  407d04:	ret
  407d08:	cbnz	x0, 407d18 <__fxstatat@plt+0x5a68>
  407d0c:	adrp	x0, 420000 <__fxstatat@plt+0x1dd50>
  407d10:	add	x0, x0, #0x690
  407d14:	add	x0, x0, #0x100
  407d18:	str	w1, [x0]
  407d1c:	ret
  407d20:	and	w1, w1, #0xff
  407d24:	cbnz	x0, 407d34 <__fxstatat@plt+0x5a84>
  407d28:	adrp	x0, 420000 <__fxstatat@plt+0x1dd50>
  407d2c:	add	x0, x0, #0x690
  407d30:	add	x0, x0, #0x100
  407d34:	ubfx	x4, x1, #5, #3
  407d38:	add	x0, x0, #0x8
  407d3c:	and	w3, w1, #0x1f
  407d40:	lsl	x4, x4, #2
  407d44:	ldr	w6, [x0, x4]
  407d48:	lsr	w5, w6, w3
  407d4c:	eor	w1, w5, w2
  407d50:	and	w1, w1, #0x1
  407d54:	lsl	w1, w1, w3
  407d58:	eor	w1, w1, w6
  407d5c:	str	w1, [x0, x4]
  407d60:	and	w0, w5, #0x1
  407d64:	ret
  407d68:	mov	x2, x0
  407d6c:	cbnz	x0, 407d7c <__fxstatat@plt+0x5acc>
  407d70:	adrp	x2, 420000 <__fxstatat@plt+0x1dd50>
  407d74:	add	x2, x2, #0x690
  407d78:	add	x2, x2, #0x100
  407d7c:	ldr	w0, [x2, #4]
  407d80:	str	w1, [x2, #4]
  407d84:	ret
  407d88:	cbnz	x0, 407d98 <__fxstatat@plt+0x5ae8>
  407d8c:	adrp	x0, 420000 <__fxstatat@plt+0x1dd50>
  407d90:	add	x0, x0, #0x690
  407d94:	add	x0, x0, #0x100
  407d98:	mov	w3, #0xa                   	// #10
  407d9c:	str	w3, [x0]
  407da0:	cmp	x1, #0x0
  407da4:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  407da8:	b.ne	407db8 <__fxstatat@plt+0x5b08>  // b.any
  407dac:	stp	x29, x30, [sp, #-16]!
  407db0:	mov	x29, sp
  407db4:	bl	402010 <abort@plt>
  407db8:	stp	x1, x2, [x0, #40]
  407dbc:	ret
  407dc0:	sub	sp, sp, #0x60
  407dc4:	stp	x29, x30, [sp, #16]
  407dc8:	add	x29, sp, #0x10
  407dcc:	stp	x19, x20, [sp, #32]
  407dd0:	stp	x21, x22, [sp, #48]
  407dd4:	mov	x21, x0
  407dd8:	mov	x22, x1
  407ddc:	stp	x23, x24, [sp, #64]
  407de0:	mov	x23, x2
  407de4:	mov	x24, x3
  407de8:	str	x25, [sp, #80]
  407dec:	cbnz	x4, 407e50 <__fxstatat@plt+0x5ba0>
  407df0:	adrp	x19, 420000 <__fxstatat@plt+0x1dd50>
  407df4:	add	x19, x19, #0x690
  407df8:	add	x19, x19, #0x100
  407dfc:	bl	402260 <__errno_location@plt>
  407e00:	ldr	w25, [x0]
  407e04:	mov	x20, x0
  407e08:	add	x6, x19, #0x8
  407e0c:	ldr	x0, [x19, #48]
  407e10:	str	x0, [sp]
  407e14:	mov	x3, x24
  407e18:	mov	x2, x23
  407e1c:	ldp	w4, w5, [x19]
  407e20:	mov	x1, x22
  407e24:	ldr	x7, [x19, #40]
  407e28:	mov	x0, x21
  407e2c:	bl	406f74 <__fxstatat@plt+0x4cc4>
  407e30:	ldp	x29, x30, [sp, #16]
  407e34:	ldp	x21, x22, [sp, #48]
  407e38:	ldp	x23, x24, [sp, #64]
  407e3c:	str	w25, [x20]
  407e40:	ldp	x19, x20, [sp, #32]
  407e44:	ldr	x25, [sp, #80]
  407e48:	add	sp, sp, #0x60
  407e4c:	ret
  407e50:	mov	x19, x4
  407e54:	b	407dfc <__fxstatat@plt+0x5b4c>
  407e58:	sub	sp, sp, #0x80
  407e5c:	stp	x29, x30, [sp, #16]
  407e60:	add	x29, sp, #0x10
  407e64:	stp	x19, x20, [sp, #32]
  407e68:	mov	x20, x2
  407e6c:	stp	x21, x22, [sp, #48]
  407e70:	stp	x23, x24, [sp, #64]
  407e74:	mov	x23, x0
  407e78:	mov	x24, x1
  407e7c:	stp	x25, x26, [sp, #80]
  407e80:	stp	x27, x28, [sp, #96]
  407e84:	cbnz	x3, 407f54 <__fxstatat@plt+0x5ca4>
  407e88:	adrp	x19, 420000 <__fxstatat@plt+0x1dd50>
  407e8c:	add	x19, x19, #0x690
  407e90:	add	x19, x19, #0x100
  407e94:	bl	402260 <__errno_location@plt>
  407e98:	ldr	w8, [x0]
  407e9c:	mov	x22, x0
  407ea0:	ldr	w5, [x19, #4]
  407ea4:	ldr	x0, [x19, #48]
  407ea8:	str	x0, [sp]
  407eac:	cmp	x20, #0x0
  407eb0:	add	x28, x19, #0x8
  407eb4:	cset	w25, eq  // eq = none
  407eb8:	ldr	w4, [x19]
  407ebc:	ldr	x7, [x19, #40]
  407ec0:	orr	w25, w25, w5
  407ec4:	mov	x6, x28
  407ec8:	mov	x3, x24
  407ecc:	mov	x2, x23
  407ed0:	mov	w5, w25
  407ed4:	mov	x1, #0x0                   	// #0
  407ed8:	mov	x0, #0x0                   	// #0
  407edc:	str	w8, [sp, #124]
  407ee0:	bl	406f74 <__fxstatat@plt+0x4cc4>
  407ee4:	add	x27, x0, #0x1
  407ee8:	mov	x21, x0
  407eec:	mov	x0, x27
  407ef0:	bl	40896c <__fxstatat@plt+0x66bc>
  407ef4:	ldr	x1, [x19, #48]
  407ef8:	str	x1, [sp]
  407efc:	mov	x26, x0
  407f00:	mov	x6, x28
  407f04:	ldr	w4, [x19]
  407f08:	mov	w5, w25
  407f0c:	ldr	x7, [x19, #40]
  407f10:	mov	x3, x24
  407f14:	mov	x2, x23
  407f18:	mov	x1, x27
  407f1c:	bl	406f74 <__fxstatat@plt+0x4cc4>
  407f20:	ldr	w8, [sp, #124]
  407f24:	str	w8, [x22]
  407f28:	cbz	x20, 407f30 <__fxstatat@plt+0x5c80>
  407f2c:	str	x21, [x20]
  407f30:	mov	x0, x26
  407f34:	ldp	x29, x30, [sp, #16]
  407f38:	ldp	x19, x20, [sp, #32]
  407f3c:	ldp	x21, x22, [sp, #48]
  407f40:	ldp	x23, x24, [sp, #64]
  407f44:	ldp	x25, x26, [sp, #80]
  407f48:	ldp	x27, x28, [sp, #96]
  407f4c:	add	sp, sp, #0x80
  407f50:	ret
  407f54:	mov	x19, x3
  407f58:	b	407e94 <__fxstatat@plt+0x5be4>
  407f5c:	mov	x3, x2
  407f60:	mov	x2, #0x0                   	// #0
  407f64:	b	407e58 <__fxstatat@plt+0x5ba8>
  407f68:	stp	x29, x30, [sp, #-64]!
  407f6c:	mov	x29, sp
  407f70:	stp	x19, x20, [sp, #16]
  407f74:	adrp	x20, 420000 <__fxstatat@plt+0x1dd50>
  407f78:	add	x19, x20, #0x538
  407f7c:	stp	x21, x22, [sp, #32]
  407f80:	mov	x22, #0x0                   	// #0
  407f84:	ldr	x21, [x20, #1336]
  407f88:	str	x23, [sp, #48]
  407f8c:	add	x23, x21, #0x8
  407f90:	ldr	w0, [x19, #8]
  407f94:	add	x22, x22, #0x1
  407f98:	cmp	w0, w22
  407f9c:	b.gt	407ff4 <__fxstatat@plt+0x5d44>
  407fa0:	ldr	x0, [x21, #8]
  407fa4:	adrp	x22, 420000 <__fxstatat@plt+0x1dd50>
  407fa8:	add	x22, x22, #0x690
  407fac:	cmp	x0, x22
  407fb0:	b.eq	407fc0 <__fxstatat@plt+0x5d10>  // b.none
  407fb4:	bl	4020f0 <free@plt>
  407fb8:	mov	x0, #0x100                 	// #256
  407fbc:	stp	x0, x22, [x19, #16]
  407fc0:	add	x22, x19, #0x10
  407fc4:	cmp	x21, x22
  407fc8:	b.eq	407fd8 <__fxstatat@plt+0x5d28>  // b.none
  407fcc:	mov	x0, x21
  407fd0:	bl	4020f0 <free@plt>
  407fd4:	str	x22, [x20, #1336]
  407fd8:	mov	w0, #0x1                   	// #1
  407fdc:	str	w0, [x19, #8]
  407fe0:	ldp	x19, x20, [sp, #16]
  407fe4:	ldp	x21, x22, [sp, #32]
  407fe8:	ldr	x23, [sp, #48]
  407fec:	ldp	x29, x30, [sp], #64
  407ff0:	ret
  407ff4:	lsl	x0, x22, #4
  407ff8:	ldr	x0, [x23, x0]
  407ffc:	bl	4020f0 <free@plt>
  408000:	b	407f90 <__fxstatat@plt+0x5ce0>
  408004:	adrp	x3, 420000 <__fxstatat@plt+0x1dd50>
  408008:	add	x3, x3, #0x690
  40800c:	add	x3, x3, #0x100
  408010:	mov	x2, #0xffffffffffffffff    	// #-1
  408014:	b	407b08 <__fxstatat@plt+0x5858>
  408018:	adrp	x3, 420000 <__fxstatat@plt+0x1dd50>
  40801c:	add	x3, x3, #0x690
  408020:	add	x3, x3, #0x100
  408024:	b	407b08 <__fxstatat@plt+0x5858>
  408028:	mov	x1, x0
  40802c:	mov	w0, #0x0                   	// #0
  408030:	b	408004 <__fxstatat@plt+0x5d54>
  408034:	mov	x2, x1
  408038:	mov	x1, x0
  40803c:	mov	w0, #0x0                   	// #0
  408040:	b	408018 <__fxstatat@plt+0x5d68>
  408044:	stp	x29, x30, [sp, #-96]!
  408048:	add	x8, sp, #0x28
  40804c:	mov	x29, sp
  408050:	stp	x19, x20, [sp, #16]
  408054:	mov	x20, x2
  408058:	mov	w19, w0
  40805c:	mov	w0, w1
  408060:	bl	406e00 <__fxstatat@plt+0x4b50>
  408064:	add	x3, sp, #0x28
  408068:	mov	x1, x20
  40806c:	mov	w0, w19
  408070:	mov	x2, #0xffffffffffffffff    	// #-1
  408074:	bl	407b08 <__fxstatat@plt+0x5858>
  408078:	ldp	x19, x20, [sp, #16]
  40807c:	ldp	x29, x30, [sp], #96
  408080:	ret
  408084:	stp	x29, x30, [sp, #-112]!
  408088:	add	x8, sp, #0x38
  40808c:	mov	x29, sp
  408090:	stp	x19, x20, [sp, #16]
  408094:	mov	x20, x2
  408098:	mov	w19, w0
  40809c:	mov	w0, w1
  4080a0:	str	x21, [sp, #32]
  4080a4:	mov	x21, x3
  4080a8:	bl	406e00 <__fxstatat@plt+0x4b50>
  4080ac:	add	x3, sp, #0x38
  4080b0:	mov	x2, x21
  4080b4:	mov	x1, x20
  4080b8:	mov	w0, w19
  4080bc:	bl	407b08 <__fxstatat@plt+0x5858>
  4080c0:	ldp	x19, x20, [sp, #16]
  4080c4:	ldr	x21, [sp, #32]
  4080c8:	ldp	x29, x30, [sp], #112
  4080cc:	ret
  4080d0:	mov	x2, x1
  4080d4:	mov	w1, w0
  4080d8:	mov	w0, #0x0                   	// #0
  4080dc:	b	408044 <__fxstatat@plt+0x5d94>
  4080e0:	mov	x3, x2
  4080e4:	mov	x2, x1
  4080e8:	mov	w1, w0
  4080ec:	mov	w0, #0x0                   	// #0
  4080f0:	b	408084 <__fxstatat@plt+0x5dd4>
  4080f4:	stp	x29, x30, [sp, #-112]!
  4080f8:	mov	x29, sp
  4080fc:	stp	x19, x20, [sp, #16]
  408100:	mov	x20, x1
  408104:	adrp	x1, 420000 <__fxstatat@plt+0x1dd50>
  408108:	add	x1, x1, #0x690
  40810c:	mov	x19, x0
  408110:	add	x1, x1, #0x100
  408114:	str	x21, [sp, #32]
  408118:	and	w21, w2, #0xff
  40811c:	mov	x2, #0x38                  	// #56
  408120:	add	x0, sp, x2
  408124:	bl	401d30 <memcpy@plt>
  408128:	mov	w1, w21
  40812c:	add	x0, sp, #0x38
  408130:	mov	w2, #0x1                   	// #1
  408134:	bl	407d20 <__fxstatat@plt+0x5a70>
  408138:	add	x3, sp, #0x38
  40813c:	mov	x2, x20
  408140:	mov	x1, x19
  408144:	mov	w0, #0x0                   	// #0
  408148:	bl	407b08 <__fxstatat@plt+0x5858>
  40814c:	ldp	x19, x20, [sp, #16]
  408150:	ldr	x21, [sp, #32]
  408154:	ldp	x29, x30, [sp], #112
  408158:	ret
  40815c:	mov	w2, w1
  408160:	mov	x1, #0xffffffffffffffff    	// #-1
  408164:	b	4080f4 <__fxstatat@plt+0x5e44>
  408168:	mov	w1, #0x3a                  	// #58
  40816c:	b	40815c <__fxstatat@plt+0x5eac>
  408170:	mov	w2, #0x3a                  	// #58
  408174:	b	4080f4 <__fxstatat@plt+0x5e44>
  408178:	stp	x29, x30, [sp, #-160]!
  40817c:	add	x8, sp, #0x20
  408180:	mov	x29, sp
  408184:	stp	x19, x20, [sp, #16]
  408188:	mov	x20, x2
  40818c:	mov	w19, w0
  408190:	mov	w0, w1
  408194:	bl	406e00 <__fxstatat@plt+0x4b50>
  408198:	add	x1, sp, #0x20
  40819c:	add	x0, sp, #0x68
  4081a0:	mov	x2, #0x38                  	// #56
  4081a4:	bl	401d30 <memcpy@plt>
  4081a8:	add	x0, sp, #0x68
  4081ac:	mov	w2, #0x1                   	// #1
  4081b0:	mov	w1, #0x3a                  	// #58
  4081b4:	bl	407d20 <__fxstatat@plt+0x5a70>
  4081b8:	add	x3, sp, #0x68
  4081bc:	mov	x1, x20
  4081c0:	mov	w0, w19
  4081c4:	mov	x2, #0xffffffffffffffff    	// #-1
  4081c8:	bl	407b08 <__fxstatat@plt+0x5858>
  4081cc:	ldp	x19, x20, [sp, #16]
  4081d0:	ldp	x29, x30, [sp], #160
  4081d4:	ret
  4081d8:	stp	x29, x30, [sp, #-128]!
  4081dc:	mov	x29, sp
  4081e0:	stp	x21, x22, [sp, #32]
  4081e4:	mov	x22, x1
  4081e8:	adrp	x1, 420000 <__fxstatat@plt+0x1dd50>
  4081ec:	add	x1, x1, #0x690
  4081f0:	mov	x21, x4
  4081f4:	add	x1, x1, #0x100
  4081f8:	stp	x19, x20, [sp, #16]
  4081fc:	mov	x20, x3
  408200:	mov	w19, w0
  408204:	add	x0, sp, #0x48
  408208:	str	x23, [sp, #48]
  40820c:	mov	x23, x2
  408210:	mov	x2, #0x38                  	// #56
  408214:	bl	401d30 <memcpy@plt>
  408218:	mov	x2, x23
  40821c:	mov	x1, x22
  408220:	add	x0, sp, #0x48
  408224:	bl	407d88 <__fxstatat@plt+0x5ad8>
  408228:	add	x3, sp, #0x48
  40822c:	mov	x2, x21
  408230:	mov	x1, x20
  408234:	mov	w0, w19
  408238:	bl	407b08 <__fxstatat@plt+0x5858>
  40823c:	ldp	x19, x20, [sp, #16]
  408240:	ldp	x21, x22, [sp, #32]
  408244:	ldr	x23, [sp, #48]
  408248:	ldp	x29, x30, [sp], #128
  40824c:	ret
  408250:	mov	x4, #0xffffffffffffffff    	// #-1
  408254:	b	4081d8 <__fxstatat@plt+0x5f28>
  408258:	mov	x3, x2
  40825c:	mov	x2, x1
  408260:	mov	x1, x0
  408264:	mov	w0, #0x0                   	// #0
  408268:	b	408250 <__fxstatat@plt+0x5fa0>
  40826c:	mov	x4, x3
  408270:	mov	x3, x2
  408274:	mov	x2, x1
  408278:	mov	x1, x0
  40827c:	mov	w0, #0x0                   	// #0
  408280:	b	4081d8 <__fxstatat@plt+0x5f28>
  408284:	adrp	x3, 420000 <__fxstatat@plt+0x1dd50>
  408288:	add	x3, x3, #0x538
  40828c:	add	x3, x3, #0x20
  408290:	b	407b08 <__fxstatat@plt+0x5858>
  408294:	mov	x2, x1
  408298:	mov	x1, x0
  40829c:	mov	w0, #0x0                   	// #0
  4082a0:	b	408284 <__fxstatat@plt+0x5fd4>
  4082a4:	mov	x2, #0xffffffffffffffff    	// #-1
  4082a8:	b	408284 <__fxstatat@plt+0x5fd4>
  4082ac:	mov	x1, x0
  4082b0:	mov	w0, #0x0                   	// #0
  4082b4:	b	4082a4 <__fxstatat@plt+0x5ff4>
  4082b8:	stp	x29, x30, [sp, #-336]!
  4082bc:	mov	x29, sp
  4082c0:	stp	x19, x20, [sp, #16]
  4082c4:	mov	x20, x1
  4082c8:	stp	x21, x22, [sp, #32]
  4082cc:	mov	x21, x3
  4082d0:	mov	w22, w2
  4082d4:	stp	x23, x24, [sp, #48]
  4082d8:	mov	w23, w0
  4082dc:	mov	x0, x1
  4082e0:	str	x25, [sp, #64]
  4082e4:	bl	405014 <__fxstatat@plt+0x2d64>
  4082e8:	mov	x19, x0
  4082ec:	mov	x0, x21
  4082f0:	bl	405014 <__fxstatat@plt+0x2d64>
  4082f4:	mov	x24, x0
  4082f8:	mov	x0, x19
  4082fc:	bl	405064 <__fxstatat@plt+0x2db4>
  408300:	mov	x25, x0
  408304:	mov	x0, x24
  408308:	bl	405064 <__fxstatat@plt+0x2db4>
  40830c:	cmp	x25, x0
  408310:	b.ne	4083fc <__fxstatat@plt+0x614c>  // b.any
  408314:	mov	x0, x19
  408318:	mov	x2, x25
  40831c:	mov	x1, x24
  408320:	bl	402050 <memcmp@plt>
  408324:	mov	w19, w0
  408328:	cbnz	w0, 4083fc <__fxstatat@plt+0x614c>
  40832c:	mov	x0, x20
  408330:	bl	404f40 <__fxstatat@plt+0x2c90>
  408334:	add	x2, sp, #0x50
  408338:	mov	x20, x0
  40833c:	mov	x1, x0
  408340:	mov	w3, #0x100                 	// #256
  408344:	mov	w0, w23
  408348:	bl	40b8b0 <__fxstatat@plt+0x9600>
  40834c:	cbz	w0, 40836c <__fxstatat@plt+0x60bc>
  408350:	bl	402260 <__errno_location@plt>
  408354:	ldr	w1, [x0]
  408358:	adrp	x2, 40d000 <__fxstatat@plt+0xad50>
  40835c:	mov	x3, x20
  408360:	add	x2, x2, #0x354
  408364:	mov	w0, #0x1                   	// #1
  408368:	bl	401dc0 <error@plt>
  40836c:	mov	x0, x20
  408370:	bl	4020f0 <free@plt>
  408374:	mov	x0, x21
  408378:	bl	404f40 <__fxstatat@plt+0x2c90>
  40837c:	add	x2, sp, #0xd0
  408380:	mov	x20, x0
  408384:	mov	x1, x0
  408388:	mov	w3, #0x100                 	// #256
  40838c:	mov	w0, w22
  408390:	bl	40b8b0 <__fxstatat@plt+0x9600>
  408394:	cbz	w0, 4083b4 <__fxstatat@plt+0x6104>
  408398:	bl	402260 <__errno_location@plt>
  40839c:	ldr	w1, [x0]
  4083a0:	adrp	x2, 40d000 <__fxstatat@plt+0xad50>
  4083a4:	mov	x3, x20
  4083a8:	add	x2, x2, #0x354
  4083ac:	mov	w0, #0x1                   	// #1
  4083b0:	bl	401dc0 <error@plt>
  4083b4:	ldr	x1, [sp, #88]
  4083b8:	ldr	x0, [sp, #216]
  4083bc:	cmp	x1, x0
  4083c0:	b.ne	4083d4 <__fxstatat@plt+0x6124>  // b.any
  4083c4:	ldr	x1, [sp, #80]
  4083c8:	ldr	x0, [sp, #208]
  4083cc:	cmp	x1, x0
  4083d0:	cset	w19, eq  // eq = none
  4083d4:	and	w19, w19, #0x1
  4083d8:	mov	x0, x20
  4083dc:	bl	4020f0 <free@plt>
  4083e0:	mov	w0, w19
  4083e4:	ldp	x19, x20, [sp, #16]
  4083e8:	ldp	x21, x22, [sp, #32]
  4083ec:	ldp	x23, x24, [sp, #48]
  4083f0:	ldr	x25, [sp, #64]
  4083f4:	ldp	x29, x30, [sp], #336
  4083f8:	ret
  4083fc:	mov	w19, #0x0                   	// #0
  408400:	b	4083e0 <__fxstatat@plt+0x6130>
  408404:	mov	x3, x1
  408408:	mov	w2, #0xffffff9c            	// #-100
  40840c:	mov	x1, x0
  408410:	mov	w0, w2
  408414:	b	4082b8 <__fxstatat@plt+0x6008>
  408418:	stp	x29, x30, [sp, #-32]!
  40841c:	mov	w1, #0x80000               	// #524288
  408420:	mov	x29, sp
  408424:	str	x19, [sp, #16]
  408428:	mov	x19, x0
  40842c:	str	xzr, [x0, #8]
  408430:	adrp	x0, 40c000 <__fxstatat@plt+0x9d50>
  408434:	add	x0, x0, #0x9fa
  408438:	bl	40a064 <__fxstatat@plt+0x7db4>
  40843c:	str	w0, [x19]
  408440:	tbz	w0, #31, 408468 <__fxstatat@plt+0x61b8>
  408444:	mov	x1, #0x0                   	// #0
  408448:	mov	x0, #0x0                   	// #0
  40844c:	bl	401d60 <getcwd@plt>
  408450:	cmp	x0, #0x0
  408454:	str	x0, [x19, #8]
  408458:	csetm	w0, eq  // eq = none
  40845c:	ldr	x19, [sp, #16]
  408460:	ldp	x29, x30, [sp], #32
  408464:	ret
  408468:	mov	w0, #0x0                   	// #0
  40846c:	b	40845c <__fxstatat@plt+0x61ac>
  408470:	mov	x1, x0
  408474:	ldr	w0, [x0]
  408478:	tbnz	w0, #31, 408480 <__fxstatat@plt+0x61d0>
  40847c:	b	401dd0 <fchdir@plt>
  408480:	ldr	x0, [x1, #8]
  408484:	b	409094 <__fxstatat@plt+0x6de4>
  408488:	stp	x29, x30, [sp, #-32]!
  40848c:	mov	x29, sp
  408490:	str	x19, [sp, #16]
  408494:	mov	x19, x0
  408498:	ldr	w0, [x0]
  40849c:	tbnz	w0, #31, 4084a4 <__fxstatat@plt+0x61f4>
  4084a0:	bl	401fd0 <close@plt>
  4084a4:	ldr	x0, [x19, #8]
  4084a8:	ldr	x19, [sp, #16]
  4084ac:	ldp	x29, x30, [sp], #32
  4084b0:	b	4020f0 <free@plt>
  4084b4:	sub	sp, sp, #0x50
  4084b8:	stp	x29, x30, [sp, #32]
  4084bc:	add	x29, sp, #0x20
  4084c0:	stp	x19, x20, [sp, #48]
  4084c4:	mov	x20, x0
  4084c8:	mov	x19, x4
  4084cc:	str	x21, [sp, #64]
  4084d0:	mov	x21, x5
  4084d4:	cbz	x1, 408568 <__fxstatat@plt+0x62b8>
  4084d8:	mov	x5, x3
  4084dc:	mov	x4, x2
  4084e0:	mov	x3, x1
  4084e4:	adrp	x2, 40c000 <__fxstatat@plt+0x9d50>
  4084e8:	mov	w1, #0x1                   	// #1
  4084ec:	add	x2, x2, #0xd80
  4084f0:	bl	402090 <__fprintf_chk@plt>
  4084f4:	mov	w2, #0x5                   	// #5
  4084f8:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  4084fc:	mov	x0, #0x0                   	// #0
  408500:	add	x1, x1, #0xd93
  408504:	bl	4021e0 <dcgettext@plt>
  408508:	mov	x3, x0
  40850c:	mov	w4, #0x7e3                 	// #2019
  408510:	mov	w1, #0x1                   	// #1
  408514:	mov	x0, x20
  408518:	adrp	x2, 40d000 <__fxstatat@plt+0xad50>
  40851c:	add	x2, x2, #0x74
  408520:	bl	402090 <__fprintf_chk@plt>
  408524:	mov	w2, #0x5                   	// #5
  408528:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  40852c:	mov	x0, #0x0                   	// #0
  408530:	add	x1, x1, #0xd97
  408534:	bl	4021e0 <dcgettext@plt>
  408538:	mov	x1, x20
  40853c:	bl	402200 <fputs_unlocked@plt>
  408540:	cmp	x21, #0x9
  408544:	b.hi	4087d8 <__fxstatat@plt+0x6528>  // b.pmore
  408548:	cmp	w21, #0x9
  40854c:	b.hi	4087d8 <__fxstatat@plt+0x6528>  // b.pmore
  408550:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  408554:	add	x0, x0, #0x60
  408558:	ldrh	w0, [x0, w21, uxtw #1]
  40855c:	adr	x1, 408568 <__fxstatat@plt+0x62b8>
  408560:	add	x0, x1, w0, sxth #2
  408564:	br	x0
  408568:	mov	x4, x3
  40856c:	mov	w1, #0x1                   	// #1
  408570:	mov	x3, x2
  408574:	adrp	x2, 40c000 <__fxstatat@plt+0x9d50>
  408578:	add	x2, x2, #0xd8c
  40857c:	bl	402090 <__fprintf_chk@plt>
  408580:	b	4084f4 <__fxstatat@plt+0x6244>
  408584:	mov	w2, #0x5                   	// #5
  408588:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  40858c:	mov	x0, #0x0                   	// #0
  408590:	add	x1, x1, #0xe63
  408594:	bl	4021e0 <dcgettext@plt>
  408598:	mov	x2, x0
  40859c:	mov	x0, x20
  4085a0:	mov	w1, #0x1                   	// #1
  4085a4:	ldr	x3, [x19]
  4085a8:	ldp	x29, x30, [sp, #32]
  4085ac:	ldp	x19, x20, [sp, #48]
  4085b0:	ldr	x21, [sp, #64]
  4085b4:	add	sp, sp, #0x50
  4085b8:	b	402090 <__fprintf_chk@plt>
  4085bc:	mov	w2, #0x5                   	// #5
  4085c0:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  4085c4:	mov	x0, #0x0                   	// #0
  4085c8:	add	x1, x1, #0xe73
  4085cc:	bl	4021e0 <dcgettext@plt>
  4085d0:	mov	x2, x0
  4085d4:	mov	x0, x20
  4085d8:	mov	w1, #0x1                   	// #1
  4085dc:	ldp	x3, x4, [x19]
  4085e0:	ldp	x29, x30, [sp, #32]
  4085e4:	ldp	x19, x20, [sp, #48]
  4085e8:	ldr	x21, [sp, #64]
  4085ec:	add	sp, sp, #0x50
  4085f0:	b	402090 <__fprintf_chk@plt>
  4085f4:	mov	w2, #0x5                   	// #5
  4085f8:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  4085fc:	mov	x0, #0x0                   	// #0
  408600:	add	x1, x1, #0xe8a
  408604:	bl	4021e0 <dcgettext@plt>
  408608:	mov	x2, x0
  40860c:	mov	x0, x20
  408610:	mov	w1, #0x1                   	// #1
  408614:	ldp	x3, x4, [x19]
  408618:	ldr	x5, [x19, #16]
  40861c:	ldp	x29, x30, [sp, #32]
  408620:	ldp	x19, x20, [sp, #48]
  408624:	ldr	x21, [sp, #64]
  408628:	add	sp, sp, #0x50
  40862c:	b	402090 <__fprintf_chk@plt>
  408630:	mov	w2, #0x5                   	// #5
  408634:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  408638:	mov	x0, #0x0                   	// #0
  40863c:	add	x1, x1, #0xea6
  408640:	bl	4021e0 <dcgettext@plt>
  408644:	mov	x2, x0
  408648:	mov	x0, x20
  40864c:	mov	w1, #0x1                   	// #1
  408650:	ldp	x3, x4, [x19]
  408654:	ldp	x5, x6, [x19, #16]
  408658:	ldp	x29, x30, [sp, #32]
  40865c:	ldp	x19, x20, [sp, #48]
  408660:	ldr	x21, [sp, #64]
  408664:	add	sp, sp, #0x50
  408668:	b	402090 <__fprintf_chk@plt>
  40866c:	mov	w2, #0x5                   	// #5
  408670:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  408674:	mov	x0, #0x0                   	// #0
  408678:	add	x1, x1, #0xec6
  40867c:	bl	4021e0 <dcgettext@plt>
  408680:	mov	x2, x0
  408684:	mov	x0, x20
  408688:	mov	w1, #0x1                   	// #1
  40868c:	ldp	x3, x4, [x19]
  408690:	ldp	x5, x6, [x19, #16]
  408694:	ldp	x29, x30, [sp, #32]
  408698:	ldr	x7, [x19, #32]
  40869c:	ldp	x19, x20, [sp, #48]
  4086a0:	ldr	x21, [sp, #64]
  4086a4:	add	sp, sp, #0x50
  4086a8:	b	402090 <__fprintf_chk@plt>
  4086ac:	mov	w2, #0x5                   	// #5
  4086b0:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  4086b4:	mov	x0, #0x0                   	// #0
  4086b8:	add	x1, x1, #0xeea
  4086bc:	bl	4021e0 <dcgettext@plt>
  4086c0:	mov	x2, x0
  4086c4:	ldp	x3, x4, [x19]
  4086c8:	mov	x0, x20
  4086cc:	ldp	x5, x6, [x19, #16]
  4086d0:	ldp	x7, x1, [x19, #32]
  4086d4:	str	x1, [sp]
  4086d8:	mov	w1, #0x1                   	// #1
  4086dc:	bl	402090 <__fprintf_chk@plt>
  4086e0:	ldp	x29, x30, [sp, #32]
  4086e4:	ldp	x19, x20, [sp, #48]
  4086e8:	ldr	x21, [sp, #64]
  4086ec:	add	sp, sp, #0x50
  4086f0:	ret
  4086f4:	mov	w2, #0x5                   	// #5
  4086f8:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  4086fc:	mov	x0, #0x0                   	// #0
  408700:	add	x1, x1, #0xf12
  408704:	bl	4021e0 <dcgettext@plt>
  408708:	mov	x2, x0
  40870c:	ldp	x3, x4, [x19]
  408710:	mov	x0, x20
  408714:	ldp	x5, x6, [x19, #16]
  408718:	ldr	x1, [x19, #48]
  40871c:	ldr	x7, [x19, #32]
  408720:	str	x1, [sp, #8]
  408724:	ldr	x1, [x19, #40]
  408728:	str	x1, [sp]
  40872c:	mov	w1, #0x1                   	// #1
  408730:	bl	402090 <__fprintf_chk@plt>
  408734:	b	4086e0 <__fxstatat@plt+0x6430>
  408738:	mov	w2, #0x5                   	// #5
  40873c:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  408740:	mov	x0, #0x0                   	// #0
  408744:	add	x1, x1, #0xf3e
  408748:	bl	4021e0 <dcgettext@plt>
  40874c:	mov	x2, x0
  408750:	ldr	x1, [x19, #56]
  408754:	mov	x0, x20
  408758:	ldp	x3, x4, [x19]
  40875c:	ldp	x5, x6, [x19, #16]
  408760:	ldr	x7, [x19, #32]
  408764:	str	x1, [sp, #16]
  408768:	ldr	x1, [x19, #48]
  40876c:	str	x1, [sp, #8]
  408770:	ldr	x1, [x19, #40]
  408774:	str	x1, [sp]
  408778:	mov	w1, #0x1                   	// #1
  40877c:	bl	402090 <__fprintf_chk@plt>
  408780:	b	4086e0 <__fxstatat@plt+0x6430>
  408784:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  408788:	add	x1, x1, #0xf6e
  40878c:	mov	w2, #0x5                   	// #5
  408790:	mov	x0, #0x0                   	// #0
  408794:	bl	4021e0 <dcgettext@plt>
  408798:	ldr	x1, [x19, #64]
  40879c:	mov	x2, x0
  4087a0:	ldp	x3, x4, [x19]
  4087a4:	mov	x0, x20
  4087a8:	ldp	x5, x6, [x19, #16]
  4087ac:	ldr	x7, [x19, #32]
  4087b0:	str	x1, [sp, #24]
  4087b4:	ldr	x1, [x19, #56]
  4087b8:	str	x1, [sp, #16]
  4087bc:	ldr	x1, [x19, #48]
  4087c0:	str	x1, [sp, #8]
  4087c4:	ldr	x1, [x19, #40]
  4087c8:	str	x1, [sp]
  4087cc:	mov	w1, #0x1                   	// #1
  4087d0:	bl	402090 <__fprintf_chk@plt>
  4087d4:	b	4086e0 <__fxstatat@plt+0x6430>
  4087d8:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  4087dc:	mov	w2, #0x5                   	// #5
  4087e0:	add	x1, x1, #0xfa2
  4087e4:	b	408790 <__fxstatat@plt+0x64e0>
  4087e8:	mov	x5, #0x0                   	// #0
  4087ec:	ldr	x6, [x4, x5, lsl #3]
  4087f0:	cbnz	x6, 4087f8 <__fxstatat@plt+0x6548>
  4087f4:	b	4084b4 <__fxstatat@plt+0x6204>
  4087f8:	add	x5, x5, #0x1
  4087fc:	b	4087ec <__fxstatat@plt+0x653c>
  408800:	stp	x29, x30, [sp, #-96]!
  408804:	mov	x5, #0x0                   	// #0
  408808:	mov	x29, sp
  40880c:	ldr	w7, [x4, #24]
  408810:	ldp	x6, x10, [x4]
  408814:	add	x4, sp, #0x10
  408818:	tbnz	w7, #31, 40884c <__fxstatat@plt+0x659c>
  40881c:	add	x9, x6, #0xf
  408820:	mov	x8, x6
  408824:	and	x6, x9, #0xfffffffffffffff8
  408828:	ldr	x8, [x8]
  40882c:	str	x8, [x4, x5, lsl #3]
  408830:	cbz	x8, 408840 <__fxstatat@plt+0x6590>
  408834:	add	x5, x5, #0x1
  408838:	cmp	x5, #0xa
  40883c:	b.ne	408818 <__fxstatat@plt+0x6568>  // b.any
  408840:	bl	4084b4 <__fxstatat@plt+0x6204>
  408844:	ldp	x29, x30, [sp], #96
  408848:	ret
  40884c:	add	w9, w7, #0x8
  408850:	cmp	w9, #0x0
  408854:	b.le	40886c <__fxstatat@plt+0x65bc>
  408858:	add	x11, x6, #0xf
  40885c:	mov	x8, x6
  408860:	mov	w7, w9
  408864:	and	x6, x11, #0xfffffffffffffff8
  408868:	b	408828 <__fxstatat@plt+0x6578>
  40886c:	add	x8, x10, w7, sxtw
  408870:	mov	w7, w9
  408874:	b	408828 <__fxstatat@plt+0x6578>
  408878:	stp	x29, x30, [sp, #-240]!
  40887c:	mov	x29, sp
  408880:	stp	x4, x5, [sp, #208]
  408884:	add	x4, sp, #0xf0
  408888:	stp	x4, x4, [sp, #48]
  40888c:	add	x4, sp, #0xd0
  408890:	str	x4, [sp, #64]
  408894:	mov	w4, #0xffffffe0            	// #-32
  408898:	str	w4, [sp, #72]
  40889c:	mov	w4, #0xffffff80            	// #-128
  4088a0:	str	w4, [sp, #76]
  4088a4:	ldp	x4, x5, [sp, #48]
  4088a8:	stp	x4, x5, [sp, #16]
  4088ac:	ldp	x4, x5, [sp, #64]
  4088b0:	stp	x4, x5, [sp, #32]
  4088b4:	add	x4, sp, #0x10
  4088b8:	str	q0, [sp, #80]
  4088bc:	str	q1, [sp, #96]
  4088c0:	str	q2, [sp, #112]
  4088c4:	str	q3, [sp, #128]
  4088c8:	str	q4, [sp, #144]
  4088cc:	str	q5, [sp, #160]
  4088d0:	str	q6, [sp, #176]
  4088d4:	str	q7, [sp, #192]
  4088d8:	stp	x6, x7, [sp, #224]
  4088dc:	bl	408800 <__fxstatat@plt+0x6550>
  4088e0:	ldp	x29, x30, [sp], #240
  4088e4:	ret
  4088e8:	stp	x29, x30, [sp, #-16]!
  4088ec:	mov	w2, #0x5                   	// #5
  4088f0:	adrp	x1, 40c000 <__fxstatat@plt+0x9d50>
  4088f4:	mov	x29, sp
  4088f8:	add	x1, x1, #0xfde
  4088fc:	mov	x0, #0x0                   	// #0
  408900:	bl	4021e0 <dcgettext@plt>
  408904:	mov	x1, x0
  408908:	adrp	x2, 40c000 <__fxstatat@plt+0x9d50>
  40890c:	mov	w0, #0x1                   	// #1
  408910:	add	x2, x2, #0xff3
  408914:	bl	401f50 <__printf_chk@plt>
  408918:	mov	w2, #0x5                   	// #5
  40891c:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  408920:	mov	x0, #0x0                   	// #0
  408924:	add	x1, x1, #0x9
  408928:	bl	4021e0 <dcgettext@plt>
  40892c:	mov	x1, x0
  408930:	adrp	x3, 40c000 <__fxstatat@plt+0x9d50>
  408934:	add	x3, x3, #0x2d7
  408938:	adrp	x2, 40c000 <__fxstatat@plt+0x9d50>
  40893c:	mov	w0, #0x1                   	// #1
  408940:	add	x2, x2, #0x2ff
  408944:	bl	401f50 <__printf_chk@plt>
  408948:	mov	w2, #0x5                   	// #5
  40894c:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  408950:	mov	x0, #0x0                   	// #0
  408954:	add	x1, x1, #0x1d
  408958:	bl	4021e0 <dcgettext@plt>
  40895c:	ldp	x29, x30, [sp], #16
  408960:	adrp	x1, 420000 <__fxstatat@plt+0x1dd50>
  408964:	ldr	x1, [x1, #1472]
  408968:	b	402200 <fputs_unlocked@plt>
  40896c:	stp	x29, x30, [sp, #-32]!
  408970:	mov	x29, sp
  408974:	str	x19, [sp, #16]
  408978:	mov	x19, x0
  40897c:	bl	401ed0 <malloc@plt>
  408980:	cmp	x0, #0x0
  408984:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  408988:	b.eq	408990 <__fxstatat@plt+0x66e0>  // b.none
  40898c:	bl	408b60 <__fxstatat@plt+0x68b0>
  408990:	ldr	x19, [sp, #16]
  408994:	ldp	x29, x30, [sp], #32
  408998:	ret
  40899c:	mov	x2, x0
  4089a0:	mul	x0, x0, x1
  4089a4:	umulh	x2, x2, x1
  4089a8:	cmp	x2, #0x0
  4089ac:	cset	x1, ne  // ne = any
  4089b0:	tbnz	x0, #63, 4089b8 <__fxstatat@plt+0x6708>
  4089b4:	cbz	x1, 4089c4 <__fxstatat@plt+0x6714>
  4089b8:	stp	x29, x30, [sp, #-16]!
  4089bc:	mov	x29, sp
  4089c0:	bl	408b60 <__fxstatat@plt+0x68b0>
  4089c4:	b	40896c <__fxstatat@plt+0x66bc>
  4089c8:	b	40896c <__fxstatat@plt+0x66bc>
  4089cc:	stp	x29, x30, [sp, #-32]!
  4089d0:	cmp	x1, #0x0
  4089d4:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4089d8:	mov	x29, sp
  4089dc:	str	x19, [sp, #16]
  4089e0:	b.eq	4089f8 <__fxstatat@plt+0x6748>  // b.none
  4089e4:	bl	4020f0 <free@plt>
  4089e8:	mov	x0, #0x0                   	// #0
  4089ec:	ldr	x19, [sp, #16]
  4089f0:	ldp	x29, x30, [sp], #32
  4089f4:	ret
  4089f8:	mov	x19, x1
  4089fc:	bl	401fb0 <realloc@plt>
  408a00:	cmp	x0, #0x0
  408a04:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  408a08:	b.eq	4089ec <__fxstatat@plt+0x673c>  // b.none
  408a0c:	bl	408b60 <__fxstatat@plt+0x68b0>
  408a10:	mov	x3, x1
  408a14:	mul	x1, x1, x2
  408a18:	umulh	x3, x3, x2
  408a1c:	cmp	x3, #0x0
  408a20:	cset	x2, ne  // ne = any
  408a24:	tbnz	x1, #63, 408a2c <__fxstatat@plt+0x677c>
  408a28:	cbz	x2, 408a38 <__fxstatat@plt+0x6788>
  408a2c:	stp	x29, x30, [sp, #-16]!
  408a30:	mov	x29, sp
  408a34:	bl	408b60 <__fxstatat@plt+0x68b0>
  408a38:	b	4089cc <__fxstatat@plt+0x671c>
  408a3c:	ldr	x3, [x1]
  408a40:	cbnz	x0, 408a7c <__fxstatat@plt+0x67cc>
  408a44:	cbnz	x3, 408a58 <__fxstatat@plt+0x67a8>
  408a48:	mov	x3, #0x80                  	// #128
  408a4c:	cmp	x2, #0x80
  408a50:	udiv	x3, x3, x2
  408a54:	cinc	x3, x3, hi  // hi = pmore
  408a58:	umulh	x5, x3, x2
  408a5c:	mul	x4, x3, x2
  408a60:	cmp	x5, #0x0
  408a64:	cset	x5, ne  // ne = any
  408a68:	tbnz	x4, #63, 408a70 <__fxstatat@plt+0x67c0>
  408a6c:	cbz	x5, 408a98 <__fxstatat@plt+0x67e8>
  408a70:	stp	x29, x30, [sp, #-16]!
  408a74:	mov	x29, sp
  408a78:	bl	408b60 <__fxstatat@plt+0x68b0>
  408a7c:	mov	x4, #0x5555555555555555    	// #6148914691236517205
  408a80:	movk	x4, #0x5554
  408a84:	udiv	x4, x4, x2
  408a88:	cmp	x4, x3
  408a8c:	b.ls	408a70 <__fxstatat@plt+0x67c0>  // b.plast
  408a90:	add	x4, x3, #0x1
  408a94:	add	x3, x4, x3, lsr #1
  408a98:	str	x3, [x1]
  408a9c:	mul	x1, x3, x2
  408aa0:	b	4089cc <__fxstatat@plt+0x671c>
  408aa4:	mov	x2, #0x1                   	// #1
  408aa8:	b	408a3c <__fxstatat@plt+0x678c>
  408aac:	stp	x29, x30, [sp, #-32]!
  408ab0:	mov	x29, sp
  408ab4:	str	x19, [sp, #16]
  408ab8:	mov	x19, x0
  408abc:	bl	40896c <__fxstatat@plt+0x66bc>
  408ac0:	mov	x2, x19
  408ac4:	mov	w1, #0x0                   	// #0
  408ac8:	ldr	x19, [sp, #16]
  408acc:	ldp	x29, x30, [sp], #32
  408ad0:	b	401f60 <memset@plt>
  408ad4:	umulh	x2, x0, x1
  408ad8:	stp	x29, x30, [sp, #-16]!
  408adc:	mul	x4, x0, x1
  408ae0:	cmp	x2, #0x0
  408ae4:	mov	x29, sp
  408ae8:	cset	x2, ne  // ne = any
  408aec:	tbnz	x4, #63, 408af4 <__fxstatat@plt+0x6844>
  408af0:	cbz	x2, 408af8 <__fxstatat@plt+0x6848>
  408af4:	bl	408b60 <__fxstatat@plt+0x68b0>
  408af8:	bl	401f80 <calloc@plt>
  408afc:	cbz	x0, 408af4 <__fxstatat@plt+0x6844>
  408b00:	ldp	x29, x30, [sp], #16
  408b04:	ret
  408b08:	stp	x29, x30, [sp, #-32]!
  408b0c:	mov	x29, sp
  408b10:	stp	x19, x20, [sp, #16]
  408b14:	mov	x19, x1
  408b18:	mov	x20, x0
  408b1c:	mov	x0, x1
  408b20:	bl	40896c <__fxstatat@plt+0x66bc>
  408b24:	mov	x2, x19
  408b28:	mov	x1, x20
  408b2c:	ldp	x19, x20, [sp, #16]
  408b30:	ldp	x29, x30, [sp], #32
  408b34:	b	401d30 <memcpy@plt>
  408b38:	stp	x29, x30, [sp, #-32]!
  408b3c:	mov	x29, sp
  408b40:	str	x19, [sp, #16]
  408b44:	mov	x19, x0
  408b48:	bl	401d70 <strlen@plt>
  408b4c:	add	x1, x0, #0x1
  408b50:	mov	x0, x19
  408b54:	ldr	x19, [sp, #16]
  408b58:	ldp	x29, x30, [sp], #32
  408b5c:	b	408b08 <__fxstatat@plt+0x6858>
  408b60:	stp	x29, x30, [sp, #-32]!
  408b64:	adrp	x0, 420000 <__fxstatat@plt+0x1dd50>
  408b68:	mov	w2, #0x5                   	// #5
  408b6c:	mov	x29, sp
  408b70:	str	x19, [sp, #16]
  408b74:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  408b78:	ldr	w19, [x0, #1328]
  408b7c:	add	x1, x1, #0xa3
  408b80:	mov	x0, #0x0                   	// #0
  408b84:	bl	4021e0 <dcgettext@plt>
  408b88:	adrp	x2, 40d000 <__fxstatat@plt+0xad50>
  408b8c:	mov	x3, x0
  408b90:	add	x2, x2, #0x354
  408b94:	mov	w0, w19
  408b98:	mov	w1, #0x0                   	// #0
  408b9c:	bl	401dc0 <error@plt>
  408ba0:	bl	402010 <abort@plt>
  408ba4:	stp	x29, x30, [sp, #-32]!
  408ba8:	mov	x1, #0x0                   	// #0
  408bac:	mov	x0, #0x0                   	// #0
  408bb0:	mov	x29, sp
  408bb4:	str	x19, [sp, #16]
  408bb8:	bl	401d60 <getcwd@plt>
  408bbc:	mov	x19, x0
  408bc0:	cbnz	x0, 408bd8 <__fxstatat@plt+0x6928>
  408bc4:	bl	402260 <__errno_location@plt>
  408bc8:	ldr	w0, [x0]
  408bcc:	cmp	w0, #0xc
  408bd0:	b.ne	408bd8 <__fxstatat@plt+0x6928>  // b.any
  408bd4:	bl	408b60 <__fxstatat@plt+0x68b0>
  408bd8:	mov	x0, x19
  408bdc:	ldr	x19, [sp, #16]
  408be0:	ldp	x29, x30, [sp], #32
  408be4:	ret
  408be8:	stp	x29, x30, [sp, #-64]!
  408bec:	mov	w6, w1
  408bf0:	adrp	x1, 420000 <__fxstatat@plt+0x1dd50>
  408bf4:	mov	x29, sp
  408bf8:	stp	x21, x22, [sp, #32]
  408bfc:	sub	w0, w0, #0x1
  408c00:	ldr	w22, [x1, #1328]
  408c04:	stp	x19, x20, [sp, #16]
  408c08:	cmp	w0, #0x3
  408c0c:	b.hi	408c6c <__fxstatat@plt+0x69bc>  // b.pmore
  408c10:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  408c14:	add	x1, x1, #0x118
  408c18:	adrp	x19, 40d000 <__fxstatat@plt+0xad50>
  408c1c:	mov	x20, x4
  408c20:	add	x19, x19, #0xb4
  408c24:	ldr	x1, [x1, w0, uxtw #3]
  408c28:	sxtw	x0, w6
  408c2c:	tbz	w6, #31, 408c70 <__fxstatat@plt+0x69c0>
  408c30:	sub	x19, x19, x0
  408c34:	add	x21, sp, #0x38
  408c38:	and	w2, w2, #0xff
  408c3c:	strb	w2, [sp, #56]
  408c40:	strb	wzr, [sp, #57]
  408c44:	mov	w2, #0x5                   	// #5
  408c48:	mov	x0, #0x0                   	// #0
  408c4c:	bl	4021e0 <dcgettext@plt>
  408c50:	mov	x2, x0
  408c54:	mov	x5, x20
  408c58:	mov	x4, x21
  408c5c:	mov	x3, x19
  408c60:	mov	w0, w22
  408c64:	mov	w1, #0x0                   	// #0
  408c68:	bl	401dc0 <error@plt>
  408c6c:	bl	402010 <abort@plt>
  408c70:	lsl	x0, x0, #5
  408c74:	ldr	x21, [x3, x0]
  408c78:	b	408c44 <__fxstatat@plt+0x6994>
  408c7c:	sxtw	x1, w1
  408c80:	mov	x4, x0
  408c84:	mov	w0, #0x0                   	// #0
  408c88:	sub	w2, w2, #0x1
  408c8c:	cmn	w2, #0x1
  408c90:	b.ne	408c98 <__fxstatat@plt+0x69e8>  // b.any
  408c94:	ret
  408c98:	ldr	x3, [x4]
  408c9c:	umulh	x5, x3, x1
  408ca0:	cbnz	x5, 408cb4 <__fxstatat@plt+0x6a04>
  408ca4:	mul	x3, x3, x1
  408ca8:	orr	w0, w0, w5
  408cac:	str	x3, [x4]
  408cb0:	b	408c88 <__fxstatat@plt+0x69d8>
  408cb4:	mov	x3, #0xffffffffffffffff    	// #-1
  408cb8:	mov	w5, #0x1                   	// #1
  408cbc:	b	408ca8 <__fxstatat@plt+0x69f8>
  408cc0:	stp	x29, x30, [sp, #-96]!
  408cc4:	cmp	w2, #0x24
  408cc8:	mov	x29, sp
  408ccc:	stp	x19, x20, [sp, #16]
  408cd0:	stp	x21, x22, [sp, #32]
  408cd4:	stp	x23, x24, [sp, #48]
  408cd8:	str	x25, [sp, #64]
  408cdc:	b.ls	408d00 <__fxstatat@plt+0x6a50>  // b.plast
  408ce0:	adrp	x3, 40d000 <__fxstatat@plt+0xad50>
  408ce4:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  408ce8:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  408cec:	add	x3, x3, #0x1ad
  408cf0:	add	x1, x1, #0x138
  408cf4:	add	x0, x0, #0x146
  408cf8:	mov	w2, #0x54                  	// #84
  408cfc:	bl	402250 <__assert_fail@plt>
  408d00:	mov	x19, x0
  408d04:	mov	x20, x1
  408d08:	mov	w24, w2
  408d0c:	mov	x21, x3
  408d10:	mov	x23, x4
  408d14:	cbnz	x1, 408d1c <__fxstatat@plt+0x6a6c>
  408d18:	add	x20, sp, #0x50
  408d1c:	bl	402260 <__errno_location@plt>
  408d20:	str	wzr, [x0]
  408d24:	mov	x22, x0
  408d28:	ldrb	w25, [x19]
  408d2c:	bl	4020b0 <__ctype_b_loc@plt>
  408d30:	ldr	x2, [x0]
  408d34:	mov	x0, x19
  408d38:	ubfiz	x1, x25, #1, #8
  408d3c:	ldrh	w1, [x2, x1]
  408d40:	tbnz	w1, #13, 408d6c <__fxstatat@plt+0x6abc>
  408d44:	cmp	w25, #0x2d
  408d48:	b.ne	408d74 <__fxstatat@plt+0x6ac4>  // b.any
  408d4c:	mov	w19, #0x4                   	// #4
  408d50:	mov	w0, w19
  408d54:	ldp	x19, x20, [sp, #16]
  408d58:	ldp	x21, x22, [sp, #32]
  408d5c:	ldp	x23, x24, [sp, #48]
  408d60:	ldr	x25, [sp, #64]
  408d64:	ldp	x29, x30, [sp], #96
  408d68:	ret
  408d6c:	ldrb	w25, [x0, #1]!
  408d70:	b	408d38 <__fxstatat@plt+0x6a88>
  408d74:	mov	w2, w24
  408d78:	mov	x1, x20
  408d7c:	mov	x0, x19
  408d80:	bl	402000 <strtoumax@plt>
  408d84:	ldr	x24, [x20]
  408d88:	str	x0, [sp, #88]
  408d8c:	cmp	x24, x19
  408d90:	b.ne	408de0 <__fxstatat@plt+0x6b30>  // b.any
  408d94:	cbz	x23, 408d4c <__fxstatat@plt+0x6a9c>
  408d98:	ldrb	w1, [x19]
  408d9c:	cbz	w1, 408d4c <__fxstatat@plt+0x6a9c>
  408da0:	mov	x0, x23
  408da4:	bl	402150 <strchr@plt>
  408da8:	cbz	x0, 408d4c <__fxstatat@plt+0x6a9c>
  408dac:	mov	x0, #0x1                   	// #1
  408db0:	mov	w19, #0x0                   	// #0
  408db4:	str	x0, [sp, #88]
  408db8:	ldrb	w22, [x24]
  408dbc:	cbz	w22, 408fa8 <__fxstatat@plt+0x6cf8>
  408dc0:	mov	w1, w22
  408dc4:	mov	x0, x23
  408dc8:	bl	402150 <strchr@plt>
  408dcc:	cbnz	x0, 408e08 <__fxstatat@plt+0x6b58>
  408dd0:	ldr	x0, [sp, #88]
  408dd4:	orr	w19, w19, #0x2
  408dd8:	str	x0, [x21]
  408ddc:	b	408d50 <__fxstatat@plt+0x6aa0>
  408de0:	ldr	w1, [x22]
  408de4:	cbz	w1, 408e00 <__fxstatat@plt+0x6b50>
  408de8:	cmp	w1, #0x22
  408dec:	b.ne	408d4c <__fxstatat@plt+0x6a9c>  // b.any
  408df0:	mov	w19, #0x1                   	// #1
  408df4:	cbnz	x23, 408db8 <__fxstatat@plt+0x6b08>
  408df8:	str	x0, [x21]
  408dfc:	b	408d50 <__fxstatat@plt+0x6aa0>
  408e00:	mov	w19, #0x0                   	// #0
  408e04:	b	408df4 <__fxstatat@plt+0x6b44>
  408e08:	cmp	w22, #0x5a
  408e0c:	b.hi	408ef4 <__fxstatat@plt+0x6c44>  // b.pmore
  408e10:	cmp	w22, #0x44
  408e14:	b.hi	408ed0 <__fxstatat@plt+0x6c20>  // b.pmore
  408e18:	mov	w6, #0x1                   	// #1
  408e1c:	mov	w1, #0x400                 	// #1024
  408e20:	cmp	w22, #0x58
  408e24:	b.hi	408f14 <__fxstatat@plt+0x6c64>  // b.pmore
  408e28:	sub	w22, w22, #0x42
  408e2c:	and	w0, w22, #0xff
  408e30:	cmp	w0, #0x12
  408e34:	b.hi	408dd0 <__fxstatat@plt+0x6b20>  // b.pmore
  408e38:	cmp	w22, #0x12
  408e3c:	b.hi	408dd0 <__fxstatat@plt+0x6b20>  // b.pmore
  408e40:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  408e44:	add	x0, x0, #0x16c
  408e48:	ldrb	w0, [x0, w22, uxtw]
  408e4c:	adr	x2, 408e58 <__fxstatat@plt+0x6ba8>
  408e50:	add	x0, x2, w0, sxtb #2
  408e54:	br	x0
  408e58:	mov	x1, #0x1                   	// #1
  408e5c:	lsl	x0, x1, x0
  408e60:	mov	x1, #0x2051                	// #8273
  408e64:	tst	x0, x1
  408e68:	b.eq	408f04 <__fxstatat@plt+0x6c54>  // b.none
  408e6c:	mov	x0, x23
  408e70:	mov	w1, #0x30                  	// #48
  408e74:	bl	402150 <strchr@plt>
  408e78:	cbz	x0, 408f50 <__fxstatat@plt+0x6ca0>
  408e7c:	ldrb	w0, [x24, #1]
  408e80:	cmp	w0, #0x44
  408e84:	b.eq	408f58 <__fxstatat@plt+0x6ca8>  // b.none
  408e88:	cmp	w0, #0x69
  408e8c:	b.eq	408f38 <__fxstatat@plt+0x6c88>  // b.none
  408e90:	cmp	w0, #0x42
  408e94:	mov	w6, #0x2                   	// #2
  408e98:	mov	w1, #0x400                 	// #1024
  408e9c:	mov	w0, #0x3e8                 	// #1000
  408ea0:	csinc	w6, w6, wzr, eq  // eq = none
  408ea4:	csel	w1, w1, w0, ne  // ne = any
  408ea8:	cmp	w22, #0x6d
  408eac:	b.ls	408e20 <__fxstatat@plt+0x6b70>  // b.plast
  408eb0:	cmp	w22, #0x74
  408eb4:	b.eq	408ff4 <__fxstatat@plt+0x6d44>  // b.none
  408eb8:	cmp	w22, #0x77
  408ebc:	b.ne	408dd0 <__fxstatat@plt+0x6b20>  // b.any
  408ec0:	ldr	x0, [sp, #88]
  408ec4:	tbnz	x0, #63, 408f80 <__fxstatat@plt+0x6cd0>
  408ec8:	lsl	x0, x0, #1
  408ecc:	b	408f74 <__fxstatat@plt+0x6cc4>
  408ed0:	sub	w1, w22, #0x45
  408ed4:	cmp	w1, #0x15
  408ed8:	b.hi	408f50 <__fxstatat@plt+0x6ca0>  // b.pmore
  408edc:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  408ee0:	add	x0, x0, #0x180
  408ee4:	ldrb	w0, [x0, w1, uxtw]
  408ee8:	adr	x1, 408ef4 <__fxstatat@plt+0x6c44>
  408eec:	add	x0, x1, w0, sxtb #2
  408ef0:	br	x0
  408ef4:	sub	w0, w22, #0x67
  408ef8:	and	w0, w0, #0xff
  408efc:	cmp	w0, #0xd
  408f00:	b.ls	408e58 <__fxstatat@plt+0x6ba8>  // b.plast
  408f04:	cmp	w22, #0x6d
  408f08:	mov	w6, #0x1                   	// #1
  408f0c:	mov	w1, #0x400                 	// #1024
  408f10:	b.hi	408eb0 <__fxstatat@plt+0x6c00>  // b.pmore
  408f14:	sub	w22, w22, #0x59
  408f18:	cmp	w22, #0x14
  408f1c:	b.hi	408dd0 <__fxstatat@plt+0x6b20>  // b.pmore
  408f20:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  408f24:	add	x0, x0, #0x198
  408f28:	ldrb	w0, [x0, w22, uxtw]
  408f2c:	adr	x2, 408f38 <__fxstatat@plt+0x6c88>
  408f30:	add	x0, x2, w0, sxtb #2
  408f34:	br	x0
  408f38:	ldrb	w0, [x24, #2]
  408f3c:	mov	w6, #0x3                   	// #3
  408f40:	cmp	w0, #0x42
  408f44:	csinc	w6, w6, wzr, eq  // eq = none
  408f48:	mov	w1, #0x400                 	// #1024
  408f4c:	b	408ea8 <__fxstatat@plt+0x6bf8>
  408f50:	mov	w6, #0x1                   	// #1
  408f54:	b	408f48 <__fxstatat@plt+0x6c98>
  408f58:	mov	w6, #0x2                   	// #2
  408f5c:	mov	w1, #0x3e8                 	// #1000
  408f60:	b	408ea8 <__fxstatat@plt+0x6bf8>
  408f64:	ldr	x0, [sp, #88]
  408f68:	cmp	xzr, x0, lsr #55
  408f6c:	b.ne	408f80 <__fxstatat@plt+0x6cd0>  // b.any
  408f70:	lsl	x0, x0, #9
  408f74:	str	x0, [sp, #88]
  408f78:	mov	w0, #0x0                   	// #0
  408f7c:	b	408f8c <__fxstatat@plt+0x6cdc>
  408f80:	mov	x0, #0xffffffffffffffff    	// #-1
  408f84:	str	x0, [sp, #88]
  408f88:	mov	w0, #0x1                   	// #1
  408f8c:	orr	w19, w19, w0
  408f90:	ldr	x0, [x20]
  408f94:	add	x1, x0, w6, sxtw
  408f98:	str	x1, [x20]
  408f9c:	ldrb	w0, [x0, w6, sxtw]
  408fa0:	cbz	w0, 408fa8 <__fxstatat@plt+0x6cf8>
  408fa4:	orr	w19, w19, #0x2
  408fa8:	ldr	x0, [sp, #88]
  408fac:	b	408df8 <__fxstatat@plt+0x6b48>
  408fb0:	ldr	x0, [sp, #88]
  408fb4:	cmp	xzr, x0, lsr #54
  408fb8:	b.ne	408f80 <__fxstatat@plt+0x6cd0>  // b.any
  408fbc:	lsl	x0, x0, #10
  408fc0:	b	408f74 <__fxstatat@plt+0x6cc4>
  408fc4:	mov	w2, #0x6                   	// #6
  408fc8:	add	x0, sp, #0x58
  408fcc:	bl	408c7c <__fxstatat@plt+0x69cc>
  408fd0:	b	408f8c <__fxstatat@plt+0x6cdc>
  408fd4:	mov	w2, #0x3                   	// #3
  408fd8:	b	408fc8 <__fxstatat@plt+0x6d18>
  408fdc:	mov	w2, #0x1                   	// #1
  408fe0:	b	408fc8 <__fxstatat@plt+0x6d18>
  408fe4:	mov	w2, #0x2                   	// #2
  408fe8:	b	408fc8 <__fxstatat@plt+0x6d18>
  408fec:	mov	w2, #0x5                   	// #5
  408ff0:	b	408fc8 <__fxstatat@plt+0x6d18>
  408ff4:	mov	w2, #0x4                   	// #4
  408ff8:	b	408fc8 <__fxstatat@plt+0x6d18>
  408ffc:	mov	w2, #0x8                   	// #8
  409000:	b	408fc8 <__fxstatat@plt+0x6d18>
  409004:	mov	w2, #0x7                   	// #7
  409008:	b	408fc8 <__fxstatat@plt+0x6d18>
  40900c:	tbnz	w0, #31, 409048 <__fxstatat@plt+0x6d98>
  409010:	stp	x29, x30, [sp, #-16]!
  409014:	mov	x29, sp
  409018:	bl	401fd0 <close@plt>
  40901c:	cbz	w0, 409040 <__fxstatat@plt+0x6d90>
  409020:	adrp	x3, 40d000 <__fxstatat@plt+0xad50>
  409024:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409028:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  40902c:	add	x3, x3, #0x218
  409030:	add	x1, x1, #0x1b8
  409034:	add	x0, x0, #0x1c9
  409038:	mov	w2, #0x40                  	// #64
  40903c:	bl	402250 <__assert_fail@plt>
  409040:	ldp	x29, x30, [sp], #16
  409044:	ret
  409048:	ret
  40904c:	stp	x29, x30, [sp, #-32]!
  409050:	mov	w2, #0x4900                	// #18688
  409054:	mov	x29, sp
  409058:	stp	x19, x20, [sp, #16]
  40905c:	mov	x19, x0
  409060:	ldr	w0, [x0]
  409064:	bl	402240 <openat@plt>
  409068:	tbnz	w0, #31, 40908c <__fxstatat@plt+0x6ddc>
  40906c:	mov	w20, w0
  409070:	ldr	w0, [x19]
  409074:	bl	40900c <__fxstatat@plt+0x6d5c>
  409078:	str	w20, [x19]
  40907c:	mov	w0, #0x0                   	// #0
  409080:	ldp	x19, x20, [sp, #16]
  409084:	ldp	x29, x30, [sp], #32
  409088:	ret
  40908c:	mov	w0, #0xffffffff            	// #-1
  409090:	b	409080 <__fxstatat@plt+0x6dd0>
  409094:	stp	x29, x30, [sp, #-80]!
  409098:	mov	x29, sp
  40909c:	stp	x19, x20, [sp, #16]
  4090a0:	stp	x21, x22, [sp, #32]
  4090a4:	mov	x21, x0
  4090a8:	stp	x23, x24, [sp, #48]
  4090ac:	bl	4020e0 <chdir@plt>
  4090b0:	mov	w19, w0
  4090b4:	cbz	w0, 409234 <__fxstatat@plt+0x6f84>
  4090b8:	bl	402260 <__errno_location@plt>
  4090bc:	mov	x20, x0
  4090c0:	ldr	w0, [x0]
  4090c4:	cmp	w0, #0x24
  4090c8:	b.ne	409234 <__fxstatat@plt+0x6f84>  // b.any
  4090cc:	mov	x0, x21
  4090d0:	bl	401d70 <strlen@plt>
  4090d4:	mov	x23, x0
  4090d8:	mov	w0, #0xffffff9c            	// #-100
  4090dc:	str	w0, [sp, #72]
  4090e0:	cbnz	x23, 409108 <__fxstatat@plt+0x6e58>
  4090e4:	adrp	x3, 40d000 <__fxstatat@plt+0xad50>
  4090e8:	add	x3, x3, #0x218
  4090ec:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  4090f0:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  4090f4:	add	x3, x3, #0x9
  4090f8:	add	x1, x1, #0x1b8
  4090fc:	add	x0, x0, #0x1d6
  409100:	mov	w2, #0x7e                  	// #126
  409104:	bl	402250 <__assert_fail@plt>
  409108:	cmp	x23, #0xfff
  40910c:	b.hi	409134 <__fxstatat@plt+0x6e84>  // b.pmore
  409110:	adrp	x3, 40d000 <__fxstatat@plt+0xad50>
  409114:	add	x3, x3, #0x218
  409118:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  40911c:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  409120:	add	x3, x3, #0x9
  409124:	add	x1, x1, #0x1b8
  409128:	add	x0, x0, #0x1de
  40912c:	mov	w2, #0x7f                  	// #127
  409130:	b	409104 <__fxstatat@plt+0x6e54>
  409134:	adrp	x22, 40c000 <__fxstatat@plt+0x9d50>
  409138:	add	x22, x22, #0xb9e
  40913c:	mov	x1, x22
  409140:	mov	x0, x21
  409144:	bl	402140 <strspn@plt>
  409148:	mov	x19, x0
  40914c:	cmp	x0, #0x2
  409150:	b.ne	4091d4 <__fxstatat@plt+0x6f24>  // b.any
  409154:	sub	x2, x23, #0x3
  409158:	add	x0, x21, #0x3
  40915c:	mov	w1, #0x2f                  	// #47
  409160:	bl	4021a0 <memchr@plt>
  409164:	mov	x19, x0
  409168:	cbnz	x0, 409174 <__fxstatat@plt+0x6ec4>
  40916c:	mov	w19, #0xffffffff            	// #-1
  409170:	b	409234 <__fxstatat@plt+0x6f84>
  409174:	strb	wzr, [x0]
  409178:	mov	x1, x21
  40917c:	add	x0, sp, #0x48
  409180:	bl	40904c <__fxstatat@plt+0x6d9c>
  409184:	mov	w1, #0x2f                  	// #47
  409188:	strb	w1, [x19]
  40918c:	cbnz	w0, 409304 <__fxstatat@plt+0x7054>
  409190:	add	x19, x19, #0x1
  409194:	mov	x1, x22
  409198:	mov	x0, x19
  40919c:	bl	402140 <strspn@plt>
  4091a0:	add	x19, x19, x0
  4091a4:	ldrb	w0, [x19]
  4091a8:	cmp	w0, #0x2f
  4091ac:	b.ne	4091f8 <__fxstatat@plt+0x6f48>  // b.any
  4091b0:	adrp	x3, 40d000 <__fxstatat@plt+0xad50>
  4091b4:	add	x3, x3, #0x218
  4091b8:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  4091bc:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  4091c0:	add	x3, x3, #0x9
  4091c4:	add	x1, x1, #0x1b8
  4091c8:	add	x0, x0, #0x1ea
  4091cc:	mov	w2, #0xa2                  	// #162
  4091d0:	b	409104 <__fxstatat@plt+0x6e54>
  4091d4:	cbz	x0, 4091f0 <__fxstatat@plt+0x6f40>
  4091d8:	mov	x1, x22
  4091dc:	add	x0, sp, #0x48
  4091e0:	bl	40904c <__fxstatat@plt+0x6d9c>
  4091e4:	cbnz	w0, 409304 <__fxstatat@plt+0x7054>
  4091e8:	add	x19, x21, x19
  4091ec:	b	4091a4 <__fxstatat@plt+0x6ef4>
  4091f0:	mov	x19, x21
  4091f4:	b	4091a4 <__fxstatat@plt+0x6ef4>
  4091f8:	add	x21, x21, x23
  4091fc:	cmp	x19, x21
  409200:	b.hi	40924c <__fxstatat@plt+0x6f9c>  // b.pmore
  409204:	mov	w24, #0x2f                  	// #47
  409208:	sub	x0, x21, x19
  40920c:	cmp	x0, #0xfff
  409210:	b.gt	409270 <__fxstatat@plt+0x6fc0>
  409214:	cmp	x19, x21
  409218:	b.cc	4092f4 <__fxstatat@plt+0x7044>  // b.lo, b.ul, b.last
  40921c:	ldr	w0, [sp, #72]
  409220:	bl	401dd0 <fchdir@plt>
  409224:	mov	w19, w0
  409228:	cbnz	w0, 409304 <__fxstatat@plt+0x7054>
  40922c:	ldr	w0, [sp, #72]
  409230:	bl	40900c <__fxstatat@plt+0x6d5c>
  409234:	mov	w0, w19
  409238:	ldp	x19, x20, [sp, #16]
  40923c:	ldp	x21, x22, [sp, #32]
  409240:	ldp	x23, x24, [sp, #48]
  409244:	ldp	x29, x30, [sp], #80
  409248:	ret
  40924c:	adrp	x3, 40d000 <__fxstatat@plt+0xad50>
  409250:	add	x3, x3, #0x218
  409254:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409258:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  40925c:	add	x3, x3, #0x9
  409260:	add	x1, x1, #0x1b8
  409264:	add	x0, x0, #0x1f6
  409268:	mov	w2, #0xa3                  	// #163
  40926c:	b	409104 <__fxstatat@plt+0x6e54>
  409270:	mov	x0, x19
  409274:	mov	x2, #0x1000                	// #4096
  409278:	mov	w1, #0x2f                  	// #47
  40927c:	bl	402160 <memrchr@plt>
  409280:	mov	x23, x0
  409284:	cbnz	x0, 409294 <__fxstatat@plt+0x6fe4>
  409288:	mov	w0, #0x24                  	// #36
  40928c:	str	w0, [x20]
  409290:	b	40916c <__fxstatat@plt+0x6ebc>
  409294:	strb	wzr, [x0]
  409298:	sub	x0, x0, x19
  40929c:	cmp	x0, #0xfff
  4092a0:	b.le	4092c8 <__fxstatat@plt+0x7018>
  4092a4:	adrp	x3, 40d000 <__fxstatat@plt+0xad50>
  4092a8:	add	x3, x3, #0x218
  4092ac:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  4092b0:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  4092b4:	add	x3, x3, #0x9
  4092b8:	add	x1, x1, #0x1b8
  4092bc:	add	x0, x0, #0x205
  4092c0:	mov	w2, #0xb3                  	// #179
  4092c4:	b	409104 <__fxstatat@plt+0x6e54>
  4092c8:	mov	x1, x19
  4092cc:	add	x0, sp, #0x48
  4092d0:	bl	40904c <__fxstatat@plt+0x6d9c>
  4092d4:	strb	w24, [x23]
  4092d8:	cbnz	w0, 409304 <__fxstatat@plt+0x7054>
  4092dc:	add	x19, x23, #0x1
  4092e0:	mov	x1, x22
  4092e4:	mov	x0, x19
  4092e8:	bl	402140 <strspn@plt>
  4092ec:	add	x19, x19, x0
  4092f0:	b	409208 <__fxstatat@plt+0x6f58>
  4092f4:	mov	x1, x19
  4092f8:	add	x0, sp, #0x48
  4092fc:	bl	40904c <__fxstatat@plt+0x6d9c>
  409300:	cbz	w0, 40921c <__fxstatat@plt+0x6f6c>
  409304:	ldr	w0, [sp, #72]
  409308:	ldr	w19, [x20]
  40930c:	bl	40900c <__fxstatat@plt+0x6d5c>
  409310:	str	w19, [x20]
  409314:	b	40916c <__fxstatat@plt+0x6ebc>
  409318:	stp	x29, x30, [sp, #-448]!
  40931c:	mov	x29, sp
  409320:	stp	x19, x20, [sp, #16]
  409324:	adrp	x20, 420000 <__fxstatat@plt+0x1dd50>
  409328:	mov	x19, x2
  40932c:	str	x21, [sp, #32]
  409330:	mov	x21, x0
  409334:	ldr	w0, [x20, #1424]
  409338:	tbz	w0, #31, 409364 <__fxstatat@plt+0x70b4>
  40933c:	add	x0, sp, #0x38
  409340:	bl	402270 <uname@plt>
  409344:	cbnz	w0, 4093d4 <__fxstatat@plt+0x7124>
  409348:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  40934c:	add	x1, x1, #0x22c
  409350:	add	x0, sp, #0xba
  409354:	bl	401f40 <strverscmp@plt>
  409358:	mvn	w1, w0
  40935c:	lsr	w1, w1, #31
  409360:	str	w1, [x20, #1424]
  409364:	ldr	w20, [x20, #1424]
  409368:	add	x1, sp, #0x38
  40936c:	mov	x0, x21
  409370:	cbz	w20, 4093dc <__fxstatat@plt+0x712c>
  409374:	bl	402020 <statvfs@plt>
  409378:	tbnz	w0, #31, 409420 <__fxstatat@plt+0x7170>
  40937c:	ldr	x0, [sp, #64]
  409380:	cbnz	x0, 409388 <__fxstatat@plt+0x70d8>
  409384:	ldr	x0, [sp, #56]
  409388:	str	x0, [x19]
  40938c:	ldr	x0, [sp, #72]
  409390:	str	x0, [x19, #8]
  409394:	ldr	x0, [sp, #80]
  409398:	str	x0, [x19, #16]
  40939c:	ldr	x0, [sp, #88]
  4093a0:	str	x0, [x19, #24]
  4093a4:	mov	w20, #0x0                   	// #0
  4093a8:	lsr	x0, x0, #63
  4093ac:	strb	w0, [x19, #32]
  4093b0:	ldr	x0, [sp, #96]
  4093b4:	str	x0, [x19, #40]
  4093b8:	ldr	x0, [sp, #104]
  4093bc:	str	x0, [x19, #48]
  4093c0:	mov	w0, w20
  4093c4:	ldp	x19, x20, [sp, #16]
  4093c8:	ldr	x21, [sp, #32]
  4093cc:	ldp	x29, x30, [sp], #448
  4093d0:	ret
  4093d4:	mov	w1, #0x0                   	// #0
  4093d8:	b	409360 <__fxstatat@plt+0x70b0>
  4093dc:	bl	401e20 <statfs@plt>
  4093e0:	tbnz	w0, #31, 409420 <__fxstatat@plt+0x7170>
  4093e4:	ldr	x0, [sp, #128]
  4093e8:	str	x0, [x19]
  4093ec:	ldr	x0, [sp, #72]
  4093f0:	str	x0, [x19, #8]
  4093f4:	ldr	x0, [sp, #80]
  4093f8:	str	x0, [x19, #16]
  4093fc:	ldr	x0, [sp, #88]
  409400:	str	x0, [x19, #24]
  409404:	lsr	x0, x0, #63
  409408:	strb	w0, [x19, #32]
  40940c:	ldr	x0, [sp, #96]
  409410:	str	x0, [x19, #40]
  409414:	ldr	x0, [sp, #104]
  409418:	str	x0, [x19, #48]
  40941c:	b	4093c0 <__fxstatat@plt+0x7110>
  409420:	mov	w20, #0xffffffff            	// #-1
  409424:	b	4093c0 <__fxstatat@plt+0x7110>
  409428:	stp	x29, x30, [sp, #-64]!
  40942c:	mov	x29, sp
  409430:	stp	x19, x20, [sp, #16]
  409434:	stp	x21, x22, [sp, #32]
  409438:	mov	x21, x1
  40943c:	mov	x22, x2
  409440:	cbnz	x0, 409498 <__fxstatat@plt+0x71e8>
  409444:	add	x19, sp, #0x3c
  409448:	mov	x2, x22
  40944c:	mov	x1, x21
  409450:	mov	x0, x19
  409454:	bl	401d20 <mbrtowc@plt>
  409458:	cmp	x22, #0x0
  40945c:	mov	x20, x0
  409460:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  409464:	b.ls	409484 <__fxstatat@plt+0x71d4>  // b.plast
  409468:	mov	w0, #0x0                   	// #0
  40946c:	bl	40a0ac <__fxstatat@plt+0x7dfc>
  409470:	tst	w0, #0xff
  409474:	b.ne	409484 <__fxstatat@plt+0x71d4>  // b.any
  409478:	ldrb	w0, [x21]
  40947c:	mov	x20, #0x1                   	// #1
  409480:	str	w0, [x19]
  409484:	mov	x0, x20
  409488:	ldp	x19, x20, [sp, #16]
  40948c:	ldp	x21, x22, [sp, #32]
  409490:	ldp	x29, x30, [sp], #64
  409494:	ret
  409498:	mov	x19, x0
  40949c:	b	409448 <__fxstatat@plt+0x7198>
  4094a0:	stp	x29, x30, [sp, #-32]!
  4094a4:	mov	x29, sp
  4094a8:	str	x19, [sp, #16]
  4094ac:	mov	x19, x0
  4094b0:	bl	401d70 <strlen@plt>
  4094b4:	add	x0, x0, #0x1
  4094b8:	mov	x4, x19
  4094bc:	mov	x2, #0x0                   	// #0
  4094c0:	ldrb	w7, [x19, x2]
  4094c4:	cmp	w7, #0x5c
  4094c8:	b.ne	409544 <__fxstatat@plt+0x7294>  // b.any
  4094cc:	add	x1, x2, #0x4
  4094d0:	cmp	x1, x0
  4094d4:	b.cs	409544 <__fxstatat@plt+0x7294>  // b.hs, b.nlast
  4094d8:	add	x3, x19, x2
  4094dc:	ldrb	w1, [x3, #1]
  4094e0:	sub	w1, w1, #0x30
  4094e4:	and	w5, w1, #0xff
  4094e8:	cmp	w5, #0x3
  4094ec:	b.hi	409544 <__fxstatat@plt+0x7294>  // b.pmore
  4094f0:	ldrb	w5, [x3, #2]
  4094f4:	sub	w5, w5, #0x30
  4094f8:	and	w3, w5, #0xff
  4094fc:	cmp	w3, #0x7
  409500:	b.hi	409544 <__fxstatat@plt+0x7294>  // b.pmore
  409504:	add	x6, x2, #0x3
  409508:	ldrb	w3, [x19, x6]
  40950c:	sub	w3, w3, #0x30
  409510:	and	w3, w3, #0xff
  409514:	cmp	w3, #0x7
  409518:	b.hi	409544 <__fxstatat@plt+0x7294>  // b.pmore
  40951c:	add	w1, w5, w1, lsl #3
  409520:	add	w1, w3, w1, lsl #3
  409524:	strb	w1, [x4]
  409528:	add	x2, x6, #0x1
  40952c:	add	x4, x4, #0x1
  409530:	cmp	x0, x2
  409534:	b.hi	4094c0 <__fxstatat@plt+0x7210>  // b.pmore
  409538:	ldr	x19, [sp, #16]
  40953c:	ldp	x29, x30, [sp], #32
  409540:	ret
  409544:	mov	x6, x2
  409548:	strb	w7, [x4]
  40954c:	b	409528 <__fxstatat@plt+0x7278>
  409550:	stp	x29, x30, [sp, #-32]!
  409554:	mov	x29, sp
  409558:	str	x19, [sp, #16]
  40955c:	mov	x19, x0
  409560:	ldr	x0, [x0]
  409564:	bl	4020f0 <free@plt>
  409568:	ldr	x0, [x19, #8]
  40956c:	bl	4020f0 <free@plt>
  409570:	ldr	x0, [x19, #16]
  409574:	bl	4020f0 <free@plt>
  409578:	ldrb	w0, [x19, #40]
  40957c:	tbz	w0, #2, 409588 <__fxstatat@plt+0x72d8>
  409580:	ldr	x0, [x19, #24]
  409584:	bl	4020f0 <free@plt>
  409588:	mov	x0, x19
  40958c:	ldr	x19, [sp, #16]
  409590:	ldp	x29, x30, [sp], #32
  409594:	b	4020f0 <free@plt>
  409598:	sub	sp, sp, #0xb0
  40959c:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  4095a0:	add	x0, x0, #0x233
  4095a4:	stp	x29, x30, [sp, #16]
  4095a8:	add	x29, sp, #0x10
  4095ac:	stp	x19, x20, [sp, #32]
  4095b0:	adrp	x19, 40c000 <__fxstatat@plt+0x9d50>
  4095b4:	add	x19, x19, #0xa48
  4095b8:	mov	x1, x19
  4095bc:	stp	x21, x22, [sp, #48]
  4095c0:	stp	x23, x24, [sp, #64]
  4095c4:	str	x25, [sp, #80]
  4095c8:	bl	401ec0 <fopen@plt>
  4095cc:	cbz	x0, 409964 <__fxstatat@plt+0x76b4>
  4095d0:	mov	x23, x0
  4095d4:	add	x22, sp, #0x98
  4095d8:	stp	xzr, xzr, [sp, #160]
  4095dc:	mov	x2, x23
  4095e0:	add	x1, sp, #0xa8
  4095e4:	add	x0, sp, #0xa0
  4095e8:	bl	4020d0 <getline@plt>
  4095ec:	cmn	x0, #0x1
  4095f0:	b.ne	409640 <__fxstatat@plt+0x7390>  // b.any
  4095f4:	ldr	x0, [sp, #160]
  4095f8:	bl	4020f0 <free@plt>
  4095fc:	mov	x0, x23
  409600:	bl	401df0 <ferror_unlocked@plt>
  409604:	cbz	w0, 40992c <__fxstatat@plt+0x767c>
  409608:	bl	402260 <__errno_location@plt>
  40960c:	mov	x19, x0
  409610:	mov	x0, x23
  409614:	ldr	w20, [x19]
  409618:	bl	40a1b4 <__fxstatat@plt+0x7f04>
  40961c:	str	w20, [x19]
  409620:	bl	402260 <__errno_location@plt>
  409624:	ldr	w20, [x0]
  409628:	mov	x19, x0
  40962c:	str	xzr, [x22]
  409630:	ldr	x21, [sp, #152]
  409634:	cbnz	x21, 409bb0 <__fxstatat@plt+0x7900>
  409638:	str	w20, [x19]
  40963c:	b	409944 <__fxstatat@plt+0x7694>
  409640:	ldr	x0, [sp, #160]
  409644:	add	x20, sp, #0x6f
  409648:	str	x20, [sp]
  40964c:	add	x7, sp, #0x7c
  409650:	add	x6, sp, #0x78
  409654:	add	x5, sp, #0x94
  409658:	add	x4, sp, #0x90
  40965c:	add	x3, sp, #0x74
  409660:	add	x2, sp, #0x70
  409664:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409668:	add	x1, x1, #0x248
  40966c:	bl	4021f0 <__isoc99_sscanf@plt>
  409670:	and	w0, w0, #0xfffffffb
  409674:	cmp	w0, #0x3
  409678:	b.ne	4095dc <__fxstatat@plt+0x732c>  // b.any
  40967c:	ldr	x2, [sp, #160]
  409680:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409684:	ldrsw	x0, [sp, #124]
  409688:	add	x1, x1, #0x268
  40968c:	add	x0, x2, x0
  409690:	bl	4021d0 <strstr@plt>
  409694:	mov	x19, x0
  409698:	cbz	x0, 4095dc <__fxstatat@plt+0x732c>
  40969c:	mov	x6, x20
  4096a0:	add	x5, sp, #0x8c
  4096a4:	add	x4, sp, #0x88
  4096a8:	add	x3, sp, #0x84
  4096ac:	add	x2, sp, #0x80
  4096b0:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  4096b4:	add	x1, x1, #0x26c
  4096b8:	bl	4021f0 <__isoc99_sscanf@plt>
  4096bc:	and	w21, w0, #0xfffffffb
  4096c0:	cmp	w21, #0x1
  4096c4:	b.ne	4095dc <__fxstatat@plt+0x732c>  // b.any
  4096c8:	ldrsw	x0, [sp, #148]
  4096cc:	ldr	x1, [sp, #160]
  4096d0:	strb	wzr, [x1, x0]
  4096d4:	ldrsw	x0, [sp, #124]
  4096d8:	ldr	x1, [sp, #160]
  4096dc:	strb	wzr, [x1, x0]
  4096e0:	ldrsw	x0, [sp, #132]
  4096e4:	strb	wzr, [x19, x0]
  4096e8:	ldrsw	x0, [sp, #140]
  4096ec:	strb	wzr, [x19, x0]
  4096f0:	ldrsw	x0, [sp, #136]
  4096f4:	add	x0, x19, x0
  4096f8:	bl	4094a0 <__fxstatat@plt+0x71f0>
  4096fc:	ldr	x1, [sp, #160]
  409700:	ldrsw	x0, [sp, #120]
  409704:	add	x0, x1, x0
  409708:	bl	4094a0 <__fxstatat@plt+0x71f0>
  40970c:	ldr	x1, [sp, #160]
  409710:	ldrsw	x0, [sp, #144]
  409714:	add	x0, x1, x0
  409718:	bl	4094a0 <__fxstatat@plt+0x71f0>
  40971c:	mov	x0, #0x38                  	// #56
  409720:	bl	40896c <__fxstatat@plt+0x66bc>
  409724:	mov	x20, x0
  409728:	ldrsw	x0, [sp, #136]
  40972c:	add	x0, x19, x0
  409730:	bl	408b38 <__fxstatat@plt+0x6888>
  409734:	ldr	x1, [sp, #160]
  409738:	str	x0, [x20]
  40973c:	ldrsw	x0, [sp, #120]
  409740:	add	x0, x1, x0
  409744:	bl	408b38 <__fxstatat@plt+0x6888>
  409748:	ldr	x1, [sp, #160]
  40974c:	str	x0, [x20, #8]
  409750:	ldrsw	x0, [sp, #144]
  409754:	add	x0, x1, x0
  409758:	bl	408b38 <__fxstatat@plt+0x6888>
  40975c:	str	x0, [x20, #16]
  409760:	ldrsw	x0, [sp, #128]
  409764:	add	x0, x19, x0
  409768:	bl	408b38 <__fxstatat@plt+0x6888>
  40976c:	mov	x19, x0
  409770:	ldrb	w0, [x20, #40]
  409774:	str	x19, [x20, #24]
  409778:	orr	w0, w0, #0x4
  40977c:	strb	w0, [x20, #40]
  409780:	ldp	w0, w1, [sp, #112]
  409784:	bl	401e50 <gnu_dev_makedev@plt>
  409788:	str	x0, [x20, #32]
  40978c:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409790:	mov	x0, x19
  409794:	add	x1, x1, #0x282
  409798:	bl	4020a0 <strcmp@plt>
  40979c:	cbz	w0, 409924 <__fxstatat@plt+0x7674>
  4097a0:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  4097a4:	mov	x0, x19
  4097a8:	add	x1, x1, #0x289
  4097ac:	bl	4020a0 <strcmp@plt>
  4097b0:	cbz	w0, 409924 <__fxstatat@plt+0x7674>
  4097b4:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  4097b8:	mov	x0, x19
  4097bc:	add	x1, x1, #0x28e
  4097c0:	bl	4020a0 <strcmp@plt>
  4097c4:	cbz	w0, 409924 <__fxstatat@plt+0x7674>
  4097c8:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  4097cc:	mov	x0, x19
  4097d0:	add	x1, x1, #0x294
  4097d4:	bl	4020a0 <strcmp@plt>
  4097d8:	cbz	w0, 409924 <__fxstatat@plt+0x7674>
  4097dc:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  4097e0:	mov	x0, x19
  4097e4:	add	x1, x1, #0x29c
  4097e8:	bl	4020a0 <strcmp@plt>
  4097ec:	cbz	w0, 409924 <__fxstatat@plt+0x7674>
  4097f0:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  4097f4:	mov	x0, x19
  4097f8:	add	x1, x1, #0x2a3
  4097fc:	bl	4020a0 <strcmp@plt>
  409800:	cbz	w0, 409924 <__fxstatat@plt+0x7674>
  409804:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409808:	mov	x0, x19
  40980c:	add	x1, x1, #0x2ab
  409810:	bl	4020a0 <strcmp@plt>
  409814:	cbz	w0, 409924 <__fxstatat@plt+0x7674>
  409818:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  40981c:	mov	x0, x19
  409820:	add	x1, x1, #0x2b2
  409824:	bl	4020a0 <strcmp@plt>
  409828:	cbz	w0, 409924 <__fxstatat@plt+0x7674>
  40982c:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409830:	mov	x0, x19
  409834:	add	x1, x1, #0x2bd
  409838:	bl	4020a0 <strcmp@plt>
  40983c:	cbz	w0, 409924 <__fxstatat@plt+0x7674>
  409840:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409844:	mov	x0, x19
  409848:	add	x1, x1, #0x2c3
  40984c:	bl	4020a0 <strcmp@plt>
  409850:	cbz	w0, 409924 <__fxstatat@plt+0x7674>
  409854:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409858:	mov	x0, x19
  40985c:	add	x1, x1, #0x2c9
  409860:	bl	4020a0 <strcmp@plt>
  409864:	cbz	w0, 409924 <__fxstatat@plt+0x7674>
  409868:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  40986c:	mov	x0, x19
  409870:	add	x1, x1, #0x2d0
  409874:	bl	4020a0 <strcmp@plt>
  409878:	cbz	w0, 409924 <__fxstatat@plt+0x7674>
  40987c:	mov	x0, x19
  409880:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409884:	add	x1, x1, #0x2d7
  409888:	bl	4020a0 <strcmp@plt>
  40988c:	cmp	w0, #0x0
  409890:	cset	w1, eq  // eq = none
  409894:	ldrb	w0, [x20, #40]
  409898:	ldr	x24, [x20]
  40989c:	bfxil	w0, w1, #0, #1
  4098a0:	strb	w0, [x20, #40]
  4098a4:	mov	w1, #0x3a                  	// #58
  4098a8:	mov	x0, x24
  4098ac:	bl	402150 <strchr@plt>
  4098b0:	cbnz	x0, 40990c <__fxstatat@plt+0x765c>
  4098b4:	ldrb	w0, [x24]
  4098b8:	cmp	w0, #0x2f
  4098bc:	b.ne	4098f4 <__fxstatat@plt+0x7644>  // b.any
  4098c0:	ldrb	w0, [x24, #1]
  4098c4:	cmp	w0, #0x2f
  4098c8:	b.ne	4098f4 <__fxstatat@plt+0x7644>  // b.any
  4098cc:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  4098d0:	mov	x0, x19
  4098d4:	add	x1, x1, #0x2dc
  4098d8:	bl	4020a0 <strcmp@plt>
  4098dc:	cbz	w0, 40990c <__fxstatat@plt+0x765c>
  4098e0:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  4098e4:	mov	x0, x19
  4098e8:	add	x1, x1, #0x2e2
  4098ec:	bl	4020a0 <strcmp@plt>
  4098f0:	cbz	w0, 40990c <__fxstatat@plt+0x765c>
  4098f4:	mov	x1, x24
  4098f8:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  4098fc:	add	x0, x0, #0x2e7
  409900:	bl	4020a0 <strcmp@plt>
  409904:	cmp	w0, #0x0
  409908:	cset	w21, eq  // eq = none
  40990c:	ldrb	w0, [x20, #40]
  409910:	bfi	w0, w21, #1, #1
  409914:	strb	w0, [x20, #40]
  409918:	str	x20, [x22]
  40991c:	add	x22, x20, #0x30
  409920:	b	4095dc <__fxstatat@plt+0x732c>
  409924:	mov	w1, #0x1                   	// #1
  409928:	b	409894 <__fxstatat@plt+0x75e4>
  40992c:	mov	x0, x23
  409930:	bl	40a1b4 <__fxstatat@plt+0x7f04>
  409934:	cmn	w0, #0x1
  409938:	b.eq	409620 <__fxstatat@plt+0x7370>  // b.none
  40993c:	str	xzr, [x22]
  409940:	ldr	x21, [sp, #152]
  409944:	mov	x0, x21
  409948:	ldp	x29, x30, [sp, #16]
  40994c:	ldp	x19, x20, [sp, #32]
  409950:	ldp	x21, x22, [sp, #48]
  409954:	ldp	x23, x24, [sp, #64]
  409958:	ldr	x25, [sp, #80]
  40995c:	add	sp, sp, #0xb0
  409960:	ret
  409964:	mov	x1, x19
  409968:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  40996c:	add	x0, x0, #0x2ee
  409970:	bl	401f90 <setmntent@plt>
  409974:	mov	x21, x0
  409978:	cbz	x0, 409944 <__fxstatat@plt+0x7694>
  40997c:	adrp	x24, 40d000 <__fxstatat@plt+0xad50>
  409980:	adrp	x25, 40d000 <__fxstatat@plt+0xad50>
  409984:	add	x22, sp, #0x98
  409988:	add	x24, x24, #0x2f8
  40998c:	add	x25, x25, #0x282
  409990:	mov	x0, x21
  409994:	bl	402220 <getmntent@plt>
  409998:	mov	x19, x0
  40999c:	cbnz	x0, 4099b0 <__fxstatat@plt+0x7700>
  4099a0:	mov	x0, x21
  4099a4:	bl	401fa0 <endmntent@plt>
  4099a8:	cbnz	w0, 40993c <__fxstatat@plt+0x768c>
  4099ac:	b	409620 <__fxstatat@plt+0x7370>
  4099b0:	mov	x1, x24
  4099b4:	bl	402130 <hasmntopt@plt>
  4099b8:	mov	x23, x0
  4099bc:	mov	x0, #0x38                  	// #56
  4099c0:	bl	40896c <__fxstatat@plt+0x66bc>
  4099c4:	mov	x20, x0
  4099c8:	ldr	x0, [x19]
  4099cc:	bl	408b38 <__fxstatat@plt+0x6888>
  4099d0:	str	x0, [x20]
  4099d4:	ldr	x0, [x19, #8]
  4099d8:	bl	408b38 <__fxstatat@plt+0x6888>
  4099dc:	stp	x0, xzr, [x20, #8]
  4099e0:	ldr	x0, [x19, #16]
  4099e4:	bl	408b38 <__fxstatat@plt+0x6888>
  4099e8:	str	x0, [x20, #24]
  4099ec:	ldrb	w1, [x20, #40]
  4099f0:	mov	x19, x0
  4099f4:	orr	w1, w1, #0x4
  4099f8:	strb	w1, [x20, #40]
  4099fc:	mov	x1, x25
  409a00:	bl	4020a0 <strcmp@plt>
  409a04:	cbz	w0, 409b98 <__fxstatat@plt+0x78e8>
  409a08:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409a0c:	mov	x0, x19
  409a10:	add	x1, x1, #0x289
  409a14:	bl	4020a0 <strcmp@plt>
  409a18:	cbz	w0, 409b98 <__fxstatat@plt+0x78e8>
  409a1c:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409a20:	mov	x0, x19
  409a24:	add	x1, x1, #0x28e
  409a28:	bl	4020a0 <strcmp@plt>
  409a2c:	cbz	w0, 409b98 <__fxstatat@plt+0x78e8>
  409a30:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409a34:	mov	x0, x19
  409a38:	add	x1, x1, #0x294
  409a3c:	bl	4020a0 <strcmp@plt>
  409a40:	cbz	w0, 409b98 <__fxstatat@plt+0x78e8>
  409a44:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409a48:	mov	x0, x19
  409a4c:	add	x1, x1, #0x29c
  409a50:	bl	4020a0 <strcmp@plt>
  409a54:	cbz	w0, 409b98 <__fxstatat@plt+0x78e8>
  409a58:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409a5c:	mov	x0, x19
  409a60:	add	x1, x1, #0x2a3
  409a64:	bl	4020a0 <strcmp@plt>
  409a68:	cbz	w0, 409b98 <__fxstatat@plt+0x78e8>
  409a6c:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409a70:	mov	x0, x19
  409a74:	add	x1, x1, #0x2ab
  409a78:	bl	4020a0 <strcmp@plt>
  409a7c:	cbz	w0, 409b98 <__fxstatat@plt+0x78e8>
  409a80:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409a84:	mov	x0, x19
  409a88:	add	x1, x1, #0x2b2
  409a8c:	bl	4020a0 <strcmp@plt>
  409a90:	cbz	w0, 409b98 <__fxstatat@plt+0x78e8>
  409a94:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409a98:	mov	x0, x19
  409a9c:	add	x1, x1, #0x2bd
  409aa0:	bl	4020a0 <strcmp@plt>
  409aa4:	cbz	w0, 409b98 <__fxstatat@plt+0x78e8>
  409aa8:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409aac:	mov	x0, x19
  409ab0:	add	x1, x1, #0x2c3
  409ab4:	bl	4020a0 <strcmp@plt>
  409ab8:	cbz	w0, 409b98 <__fxstatat@plt+0x78e8>
  409abc:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409ac0:	mov	x0, x19
  409ac4:	add	x1, x1, #0x2c9
  409ac8:	bl	4020a0 <strcmp@plt>
  409acc:	cbz	w0, 409b98 <__fxstatat@plt+0x78e8>
  409ad0:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409ad4:	mov	x0, x19
  409ad8:	add	x1, x1, #0x2d0
  409adc:	bl	4020a0 <strcmp@plt>
  409ae0:	cbz	w0, 409b98 <__fxstatat@plt+0x78e8>
  409ae4:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409ae8:	mov	x0, x19
  409aec:	add	x1, x1, #0x2d7
  409af0:	bl	4020a0 <strcmp@plt>
  409af4:	cbnz	w0, 409ba0 <__fxstatat@plt+0x78f0>
  409af8:	cmp	x23, #0x0
  409afc:	cset	w1, eq  // eq = none
  409b00:	ldrb	w0, [x20, #40]
  409b04:	ldr	x23, [x20]
  409b08:	bfxil	w0, w1, #0, #1
  409b0c:	strb	w0, [x20, #40]
  409b10:	mov	w1, #0x3a                  	// #58
  409b14:	mov	x0, x23
  409b18:	bl	402150 <strchr@plt>
  409b1c:	cbnz	x0, 409ba8 <__fxstatat@plt+0x78f8>
  409b20:	ldrb	w0, [x23]
  409b24:	cmp	w0, #0x2f
  409b28:	b.ne	409b60 <__fxstatat@plt+0x78b0>  // b.any
  409b2c:	ldrb	w0, [x23, #1]
  409b30:	cmp	w0, #0x2f
  409b34:	b.ne	409b60 <__fxstatat@plt+0x78b0>  // b.any
  409b38:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409b3c:	mov	x0, x19
  409b40:	add	x1, x1, #0x2dc
  409b44:	bl	4020a0 <strcmp@plt>
  409b48:	cbz	w0, 409ba8 <__fxstatat@plt+0x78f8>
  409b4c:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409b50:	mov	x0, x19
  409b54:	add	x1, x1, #0x2e2
  409b58:	bl	4020a0 <strcmp@plt>
  409b5c:	cbz	w0, 409ba8 <__fxstatat@plt+0x78f8>
  409b60:	mov	x1, x23
  409b64:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  409b68:	add	x0, x0, #0x2e7
  409b6c:	bl	4020a0 <strcmp@plt>
  409b70:	cmp	w0, #0x0
  409b74:	cset	w0, eq  // eq = none
  409b78:	ldrb	w1, [x20, #40]
  409b7c:	bfi	w1, w0, #1, #1
  409b80:	mov	x0, #0xffffffffffffffff    	// #-1
  409b84:	str	x0, [x20, #32]
  409b88:	strb	w1, [x20, #40]
  409b8c:	str	x20, [x22]
  409b90:	add	x22, x20, #0x30
  409b94:	b	409990 <__fxstatat@plt+0x76e0>
  409b98:	mov	w1, #0x1                   	// #1
  409b9c:	b	409b00 <__fxstatat@plt+0x7850>
  409ba0:	mov	w1, #0x0                   	// #0
  409ba4:	b	409b00 <__fxstatat@plt+0x7850>
  409ba8:	mov	w0, #0x1                   	// #1
  409bac:	b	409b78 <__fxstatat@plt+0x78c8>
  409bb0:	ldr	x22, [x21, #48]
  409bb4:	mov	x0, x21
  409bb8:	bl	409550 <__fxstatat@plt+0x72a0>
  409bbc:	str	x22, [sp, #152]
  409bc0:	b	409630 <__fxstatat@plt+0x7380>
  409bc4:	stp	x29, x30, [sp, #-64]!
  409bc8:	cmp	x1, #0x401
  409bcc:	mov	x29, sp
  409bd0:	stp	x19, x20, [sp, #16]
  409bd4:	mov	x19, #0x401                 	// #1025
  409bd8:	csinc	x19, x19, x1, cs  // cs = hs, nlast
  409bdc:	stp	x21, x22, [sp, #32]
  409be0:	mov	x22, x0
  409be4:	stp	x23, x24, [sp, #48]
  409be8:	mov	x24, #0x3fffffffffffffff    	// #4611686018427387903
  409bec:	mov	x23, #0x7ffffffffffffffe    	// #9223372036854775806
  409bf0:	mov	x0, x19
  409bf4:	bl	401ed0 <malloc@plt>
  409bf8:	mov	x20, x0
  409bfc:	cbz	x0, 409c4c <__fxstatat@plt+0x799c>
  409c00:	mov	x1, x0
  409c04:	mov	x2, x19
  409c08:	mov	x0, x22
  409c0c:	bl	401de0 <readlink@plt>
  409c10:	mov	x21, x0
  409c14:	tbz	x0, #63, 409c40 <__fxstatat@plt+0x7990>
  409c18:	bl	402260 <__errno_location@plt>
  409c1c:	ldr	w0, [x0]
  409c20:	cmp	w0, #0x22
  409c24:	b.eq	409c40 <__fxstatat@plt+0x7990>  // b.none
  409c28:	mov	x0, x20
  409c2c:	bl	4020f0 <free@plt>
  409c30:	mov	x20, #0x0                   	// #0
  409c34:	b	409c4c <__fxstatat@plt+0x799c>
  409c38:	mov	x19, #0x7fffffffffffffff    	// #9223372036854775807
  409c3c:	b	409bf0 <__fxstatat@plt+0x7940>
  409c40:	cmp	x19, x21
  409c44:	b.ls	409c64 <__fxstatat@plt+0x79b4>  // b.plast
  409c48:	strb	wzr, [x20, x21]
  409c4c:	mov	x0, x20
  409c50:	ldp	x19, x20, [sp, #16]
  409c54:	ldp	x21, x22, [sp, #32]
  409c58:	ldp	x23, x24, [sp, #48]
  409c5c:	ldp	x29, x30, [sp], #64
  409c60:	ret
  409c64:	mov	x0, x20
  409c68:	bl	4020f0 <free@plt>
  409c6c:	cmp	x19, x24
  409c70:	b.hi	409c7c <__fxstatat@plt+0x79cc>  // b.pmore
  409c74:	lsl	x19, x19, #1
  409c78:	b	409bf0 <__fxstatat@plt+0x7940>
  409c7c:	cmp	x19, x23
  409c80:	b.ls	409c38 <__fxstatat@plt+0x7988>  // b.plast
  409c84:	bl	402260 <__errno_location@plt>
  409c88:	mov	w1, #0xc                   	// #12
  409c8c:	str	w1, [x0]
  409c90:	b	409c30 <__fxstatat@plt+0x7980>
  409c94:	mov	w0, #0x1                   	// #1
  409c98:	b	404150 <__fxstatat@plt+0x1ea0>
  409c9c:	stp	x29, x30, [sp, #-112]!
  409ca0:	mov	x29, sp
  409ca4:	stp	x21, x22, [sp, #32]
  409ca8:	mov	x21, x2
  409cac:	mov	x22, x3
  409cb0:	stp	x19, x20, [sp, #16]
  409cb4:	mov	x19, #0xffffffffffffffff    	// #-1
  409cb8:	mov	x20, #0x0                   	// #0
  409cbc:	stp	x23, x24, [sp, #48]
  409cc0:	mov	w23, #0x0                   	// #0
  409cc4:	stp	x25, x26, [sp, #64]
  409cc8:	mov	x25, x1
  409ccc:	mov	x26, x21
  409cd0:	stp	x27, x28, [sp, #80]
  409cd4:	mov	x27, x0
  409cd8:	bl	401d70 <strlen@plt>
  409cdc:	mov	x24, x0
  409ce0:	mov	w28, #0x1                   	// #1
  409ce4:	ldr	x3, [x25, x20, lsl #3]
  409ce8:	cbnz	x3, 409cfc <__fxstatat@plt+0x7a4c>
  409cec:	cmp	w23, #0x0
  409cf0:	mov	x0, #0xfffffffffffffffe    	// #-2
  409cf4:	csel	x19, x19, x0, eq  // eq = none
  409cf8:	b	409d2c <__fxstatat@plt+0x7a7c>
  409cfc:	mov	x2, x24
  409d00:	mov	x1, x27
  409d04:	mov	x0, x3
  409d08:	str	x3, [sp, #104]
  409d0c:	bl	401f10 <strncmp@plt>
  409d10:	cbnz	w0, 409d58 <__fxstatat@plt+0x7aa8>
  409d14:	ldr	x3, [sp, #104]
  409d18:	mov	x0, x3
  409d1c:	bl	401d70 <strlen@plt>
  409d20:	cmp	x0, x24
  409d24:	b.ne	409d4c <__fxstatat@plt+0x7a9c>  // b.any
  409d28:	mov	x19, x20
  409d2c:	mov	x0, x19
  409d30:	ldp	x19, x20, [sp, #16]
  409d34:	ldp	x21, x22, [sp, #32]
  409d38:	ldp	x23, x24, [sp, #48]
  409d3c:	ldp	x25, x26, [sp, #64]
  409d40:	ldp	x27, x28, [sp, #80]
  409d44:	ldp	x29, x30, [sp], #112
  409d48:	ret
  409d4c:	cmn	x19, #0x1
  409d50:	b.ne	409d64 <__fxstatat@plt+0x7ab4>  // b.any
  409d54:	mov	x19, x20
  409d58:	add	x20, x20, #0x1
  409d5c:	add	x26, x26, x22
  409d60:	b	409ce4 <__fxstatat@plt+0x7a34>
  409d64:	cbz	x21, 409d84 <__fxstatat@plt+0x7ad4>
  409d68:	madd	x0, x19, x22, x21
  409d6c:	mov	x2, x22
  409d70:	mov	x1, x26
  409d74:	bl	402050 <memcmp@plt>
  409d78:	cmp	w0, #0x0
  409d7c:	csel	w23, w23, w28, eq  // eq = none
  409d80:	b	409d58 <__fxstatat@plt+0x7aa8>
  409d84:	mov	w23, #0x1                   	// #1
  409d88:	b	409d58 <__fxstatat@plt+0x7aa8>
  409d8c:	stp	x29, x30, [sp, #-48]!
  409d90:	cmn	x2, #0x1
  409d94:	mov	w2, #0x5                   	// #5
  409d98:	mov	x29, sp
  409d9c:	stp	x19, x20, [sp, #16]
  409da0:	mov	x20, x1
  409da4:	str	x21, [sp, #32]
  409da8:	mov	x21, x0
  409dac:	b.ne	409e08 <__fxstatat@plt+0x7b58>  // b.any
  409db0:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409db4:	add	x1, x1, #0x2fd
  409db8:	mov	x0, #0x0                   	// #0
  409dbc:	bl	4021e0 <dcgettext@plt>
  409dc0:	mov	x2, x20
  409dc4:	mov	x19, x0
  409dc8:	mov	w1, #0x8                   	// #8
  409dcc:	mov	w0, #0x0                   	// #0
  409dd0:	bl	408044 <__fxstatat@plt+0x5d94>
  409dd4:	mov	x20, x0
  409dd8:	mov	x1, x21
  409ddc:	mov	w0, #0x1                   	// #1
  409de0:	bl	4082a4 <__fxstatat@plt+0x5ff4>
  409de4:	mov	x4, x0
  409de8:	mov	x3, x20
  409dec:	mov	x2, x19
  409df0:	ldp	x19, x20, [sp, #16]
  409df4:	mov	w1, #0x0                   	// #0
  409df8:	ldr	x21, [sp, #32]
  409dfc:	mov	w0, #0x0                   	// #0
  409e00:	ldp	x29, x30, [sp], #48
  409e04:	b	401dc0 <error@plt>
  409e08:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409e0c:	add	x1, x1, #0x318
  409e10:	b	409db8 <__fxstatat@plt+0x7b08>
  409e14:	stp	x29, x30, [sp, #-112]!
  409e18:	mov	x29, sp
  409e1c:	stp	x19, x20, [sp, #16]
  409e20:	adrp	x20, 420000 <__fxstatat@plt+0x1dd50>
  409e24:	mov	x19, x1
  409e28:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  409e2c:	add	x1, x1, #0x335
  409e30:	stp	x21, x22, [sp, #32]
  409e34:	mov	x22, x2
  409e38:	mov	w2, #0x5                   	// #5
  409e3c:	stp	x23, x24, [sp, #48]
  409e40:	mov	x21, #0x0                   	// #0
  409e44:	stp	x25, x26, [sp, #64]
  409e48:	adrp	x26, 40d000 <__fxstatat@plt+0xad50>
  409e4c:	mov	x25, #0x0                   	// #0
  409e50:	stp	x27, x28, [sp, #80]
  409e54:	add	x26, x26, #0x34a
  409e58:	adrp	x27, 40d000 <__fxstatat@plt+0xad50>
  409e5c:	str	x0, [sp, #104]
  409e60:	mov	x0, #0x0                   	// #0
  409e64:	bl	4021e0 <dcgettext@plt>
  409e68:	add	x27, x27, #0x352
  409e6c:	ldr	x1, [x20, #1448]
  409e70:	bl	402200 <fputs_unlocked@plt>
  409e74:	ldr	x0, [sp, #104]
  409e78:	ldr	x23, [x20, #1448]
  409e7c:	ldr	x24, [x0, x21, lsl #3]
  409e80:	cbnz	x24, 409ea8 <__fxstatat@plt+0x7bf8>
  409e84:	mov	x1, x23
  409e88:	mov	w0, #0xa                   	// #10
  409e8c:	ldp	x19, x20, [sp, #16]
  409e90:	ldp	x21, x22, [sp, #32]
  409e94:	ldp	x23, x24, [sp, #48]
  409e98:	ldp	x25, x26, [sp, #64]
  409e9c:	ldp	x27, x28, [sp, #80]
  409ea0:	ldp	x29, x30, [sp], #112
  409ea4:	b	401e80 <putc_unlocked@plt>
  409ea8:	mov	x28, x19
  409eac:	cbz	x21, 409ec4 <__fxstatat@plt+0x7c14>
  409eb0:	mov	x2, x22
  409eb4:	mov	x1, x19
  409eb8:	mov	x0, x25
  409ebc:	bl	402050 <memcmp@plt>
  409ec0:	cbz	w0, 409ef0 <__fxstatat@plt+0x7c40>
  409ec4:	mov	x0, x24
  409ec8:	bl	4082ac <__fxstatat@plt+0x5ffc>
  409ecc:	mov	x2, x26
  409ed0:	mov	x3, x0
  409ed4:	mov	w1, #0x1                   	// #1
  409ed8:	mov	x0, x23
  409edc:	bl	402090 <__fprintf_chk@plt>
  409ee0:	add	x21, x21, #0x1
  409ee4:	add	x19, x19, x22
  409ee8:	mov	x25, x28
  409eec:	b	409e74 <__fxstatat@plt+0x7bc4>
  409ef0:	mov	x0, x24
  409ef4:	bl	4082ac <__fxstatat@plt+0x5ffc>
  409ef8:	mov	x2, x27
  409efc:	mov	x3, x0
  409f00:	mov	w1, #0x1                   	// #1
  409f04:	mov	x0, x23
  409f08:	mov	x28, x25
  409f0c:	bl	402090 <__fprintf_chk@plt>
  409f10:	b	409ee0 <__fxstatat@plt+0x7c30>
  409f14:	stp	x29, x30, [sp, #-64]!
  409f18:	mov	x29, sp
  409f1c:	stp	x19, x20, [sp, #16]
  409f20:	mov	x19, x2
  409f24:	mov	x20, x3
  409f28:	stp	x21, x22, [sp, #32]
  409f2c:	mov	x22, x1
  409f30:	mov	x21, x4
  409f34:	mov	x3, x4
  409f38:	mov	x2, x20
  409f3c:	mov	x1, x19
  409f40:	stp	x23, x24, [sp, #48]
  409f44:	mov	x24, x0
  409f48:	mov	x23, x5
  409f4c:	mov	x0, x22
  409f50:	bl	409c9c <__fxstatat@plt+0x79ec>
  409f54:	tbz	x0, #63, 409f80 <__fxstatat@plt+0x7cd0>
  409f58:	mov	x2, x0
  409f5c:	mov	x1, x22
  409f60:	mov	x0, x24
  409f64:	bl	409d8c <__fxstatat@plt+0x7adc>
  409f68:	mov	x0, x19
  409f6c:	mov	x2, x21
  409f70:	mov	x1, x20
  409f74:	bl	409e14 <__fxstatat@plt+0x7b64>
  409f78:	blr	x23
  409f7c:	mov	x0, #0xffffffffffffffff    	// #-1
  409f80:	ldp	x19, x20, [sp, #16]
  409f84:	ldp	x21, x22, [sp, #32]
  409f88:	ldp	x23, x24, [sp, #48]
  409f8c:	ldp	x29, x30, [sp], #64
  409f90:	ret
  409f94:	stp	x29, x30, [sp, #-64]!
  409f98:	mov	x29, sp
  409f9c:	stp	x19, x20, [sp, #16]
  409fa0:	mov	x19, x1
  409fa4:	mov	x20, x2
  409fa8:	stp	x21, x22, [sp, #32]
  409fac:	mov	x22, x0
  409fb0:	mov	x21, x3
  409fb4:	str	x23, [sp, #48]
  409fb8:	ldr	x23, [x19]
  409fbc:	cbz	x23, 409fdc <__fxstatat@plt+0x7d2c>
  409fc0:	mov	x1, x20
  409fc4:	mov	x2, x21
  409fc8:	mov	x0, x22
  409fcc:	add	x19, x19, #0x8
  409fd0:	add	x20, x20, x21
  409fd4:	bl	402050 <memcmp@plt>
  409fd8:	cbnz	w0, 409fb8 <__fxstatat@plt+0x7d08>
  409fdc:	mov	x0, x23
  409fe0:	ldp	x19, x20, [sp, #16]
  409fe4:	ldp	x21, x22, [sp, #32]
  409fe8:	ldr	x23, [sp, #48]
  409fec:	ldp	x29, x30, [sp], #64
  409ff0:	ret
  409ff4:	stp	x29, x30, [sp, #-48]!
  409ff8:	mov	x29, sp
  409ffc:	stp	x19, x20, [sp, #16]
  40a000:	mov	x19, x0
  40a004:	str	x21, [sp, #32]
  40a008:	bl	401e40 <__fpending@plt>
  40a00c:	mov	x20, x0
  40a010:	mov	x0, x19
  40a014:	bl	401df0 <ferror_unlocked@plt>
  40a018:	mov	w21, w0
  40a01c:	mov	x0, x19
  40a020:	bl	40a1b4 <__fxstatat@plt+0x7f04>
  40a024:	cbnz	w21, 40a050 <__fxstatat@plt+0x7da0>
  40a028:	cbz	w0, 40a040 <__fxstatat@plt+0x7d90>
  40a02c:	cbnz	x20, 40a05c <__fxstatat@plt+0x7dac>
  40a030:	bl	402260 <__errno_location@plt>
  40a034:	ldr	w0, [x0]
  40a038:	cmp	w0, #0x9
  40a03c:	csetm	w0, ne  // ne = any
  40a040:	ldp	x19, x20, [sp, #16]
  40a044:	ldr	x21, [sp, #32]
  40a048:	ldp	x29, x30, [sp], #48
  40a04c:	ret
  40a050:	cbnz	w0, 40a05c <__fxstatat@plt+0x7dac>
  40a054:	bl	402260 <__errno_location@plt>
  40a058:	str	wzr, [x0]
  40a05c:	mov	w0, #0xffffffff            	// #-1
  40a060:	b	40a040 <__fxstatat@plt+0x7d90>
  40a064:	stp	x29, x30, [sp, #-64]!
  40a068:	mov	x29, sp
  40a06c:	str	x2, [sp, #56]
  40a070:	tbz	w1, #6, 40a0a4 <__fxstatat@plt+0x7df4>
  40a074:	add	x2, sp, #0x40
  40a078:	stp	x2, x2, [sp, #16]
  40a07c:	add	x2, sp, #0x30
  40a080:	str	x2, [sp, #32]
  40a084:	mov	w2, #0xfffffff8            	// #-8
  40a088:	str	w2, [sp, #40]
  40a08c:	ldr	w2, [sp, #56]
  40a090:	str	wzr, [sp, #44]
  40a094:	bl	401ef0 <open@plt>
  40a098:	bl	40a160 <__fxstatat@plt+0x7eb0>
  40a09c:	ldp	x29, x30, [sp], #64
  40a0a0:	ret
  40a0a4:	mov	w2, #0x0                   	// #0
  40a0a8:	b	40a094 <__fxstatat@plt+0x7de4>
  40a0ac:	stp	x29, x30, [sp, #-32]!
  40a0b0:	mov	x1, #0x0                   	// #0
  40a0b4:	mov	x29, sp
  40a0b8:	str	x19, [sp, #16]
  40a0bc:	bl	4022a0 <setlocale@plt>
  40a0c0:	cbz	x0, 40a0fc <__fxstatat@plt+0x7e4c>
  40a0c4:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  40a0c8:	mov	x19, x0
  40a0cc:	add	x1, x1, #0x357
  40a0d0:	bl	4020a0 <strcmp@plt>
  40a0d4:	cbz	w0, 40a104 <__fxstatat@plt+0x7e54>
  40a0d8:	mov	x0, x19
  40a0dc:	adrp	x1, 40d000 <__fxstatat@plt+0xad50>
  40a0e0:	add	x1, x1, #0x359
  40a0e4:	bl	4020a0 <strcmp@plt>
  40a0e8:	cmp	w0, #0x0
  40a0ec:	cset	w0, ne  // ne = any
  40a0f0:	ldr	x19, [sp, #16]
  40a0f4:	ldp	x29, x30, [sp], #32
  40a0f8:	ret
  40a0fc:	mov	w0, #0x1                   	// #1
  40a100:	b	40a0f0 <__fxstatat@plt+0x7e40>
  40a104:	mov	w0, #0x0                   	// #0
  40a108:	b	40a0f0 <__fxstatat@plt+0x7e40>
  40a10c:	mov	x2, #0x0                   	// #0
  40a110:	ldrb	w3, [x0]
  40a114:	cbnz	w3, 40a124 <__fxstatat@plt+0x7e74>
  40a118:	udiv	x0, x2, x1
  40a11c:	msub	x0, x0, x1, x2
  40a120:	ret
  40a124:	add	x0, x0, #0x1
  40a128:	ror	x2, x2, #55
  40a12c:	add	x2, x2, w3, uxtb
  40a130:	b	40a110 <__fxstatat@plt+0x7e60>
  40a134:	stp	x29, x30, [sp, #-16]!
  40a138:	mov	w0, #0xe                   	// #14
  40a13c:	mov	x29, sp
  40a140:	bl	401eb0 <nl_langinfo@plt>
  40a144:	cbz	x0, 40a150 <__fxstatat@plt+0x7ea0>
  40a148:	ldrb	w1, [x0]
  40a14c:	cbnz	w1, 40a158 <__fxstatat@plt+0x7ea8>
  40a150:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  40a154:	add	x0, x0, #0x35f
  40a158:	ldp	x29, x30, [sp], #16
  40a15c:	ret
  40a160:	stp	x29, x30, [sp, #-48]!
  40a164:	cmp	w0, #0x2
  40a168:	mov	x29, sp
  40a16c:	stp	x19, x20, [sp, #16]
  40a170:	mov	w19, w0
  40a174:	stp	x21, x22, [sp, #32]
  40a178:	b.hi	40a1a0 <__fxstatat@plt+0x7ef0>  // b.pmore
  40a17c:	bl	40a328 <__fxstatat@plt+0x8078>
  40a180:	mov	w21, w0
  40a184:	bl	402260 <__errno_location@plt>
  40a188:	mov	x20, x0
  40a18c:	mov	w0, w19
  40a190:	mov	w19, w21
  40a194:	ldr	w22, [x20]
  40a198:	bl	401fd0 <close@plt>
  40a19c:	str	w22, [x20]
  40a1a0:	mov	w0, w19
  40a1a4:	ldp	x19, x20, [sp, #16]
  40a1a8:	ldp	x21, x22, [sp, #32]
  40a1ac:	ldp	x29, x30, [sp], #48
  40a1b0:	ret
  40a1b4:	stp	x29, x30, [sp, #-32]!
  40a1b8:	mov	x29, sp
  40a1bc:	stp	x19, x20, [sp, #16]
  40a1c0:	mov	x19, x0
  40a1c4:	bl	401e70 <fileno@plt>
  40a1c8:	tbz	w0, #31, 40a1dc <__fxstatat@plt+0x7f2c>
  40a1cc:	mov	x0, x19
  40a1d0:	ldp	x19, x20, [sp, #16]
  40a1d4:	ldp	x29, x30, [sp], #32
  40a1d8:	b	401ea0 <fclose@plt>
  40a1dc:	mov	x0, x19
  40a1e0:	bl	402210 <__freading@plt>
  40a1e4:	cbnz	w0, 40a21c <__fxstatat@plt+0x7f6c>
  40a1e8:	mov	x0, x19
  40a1ec:	bl	40a248 <__fxstatat@plt+0x7f98>
  40a1f0:	cbnz	w0, 40a23c <__fxstatat@plt+0x7f8c>
  40a1f4:	mov	w20, #0x0                   	// #0
  40a1f8:	mov	x0, x19
  40a1fc:	bl	401ea0 <fclose@plt>
  40a200:	cbz	w20, 40a210 <__fxstatat@plt+0x7f60>
  40a204:	bl	402260 <__errno_location@plt>
  40a208:	str	w20, [x0]
  40a20c:	mov	w0, #0xffffffff            	// #-1
  40a210:	ldp	x19, x20, [sp, #16]
  40a214:	ldp	x29, x30, [sp], #32
  40a218:	ret
  40a21c:	mov	x0, x19
  40a220:	bl	401e70 <fileno@plt>
  40a224:	mov	w2, #0x1                   	// #1
  40a228:	mov	x1, #0x0                   	// #0
  40a22c:	bl	401e30 <lseek@plt>
  40a230:	cmn	x0, #0x1
  40a234:	b.ne	40a1e8 <__fxstatat@plt+0x7f38>  // b.any
  40a238:	b	40a1f4 <__fxstatat@plt+0x7f44>
  40a23c:	bl	402260 <__errno_location@plt>
  40a240:	ldr	w20, [x0]
  40a244:	b	40a1f8 <__fxstatat@plt+0x7f48>
  40a248:	stp	x29, x30, [sp, #-32]!
  40a24c:	mov	x29, sp
  40a250:	str	x19, [sp, #16]
  40a254:	mov	x19, x0
  40a258:	cbnz	x0, 40a26c <__fxstatat@plt+0x7fbc>
  40a25c:	mov	x0, x19
  40a260:	ldr	x19, [sp, #16]
  40a264:	ldp	x29, x30, [sp], #32
  40a268:	b	402180 <fflush@plt>
  40a26c:	bl	402210 <__freading@plt>
  40a270:	cbz	w0, 40a25c <__fxstatat@plt+0x7fac>
  40a274:	ldr	w0, [x19]
  40a278:	tbz	w0, #8, 40a25c <__fxstatat@plt+0x7fac>
  40a27c:	mov	x0, x19
  40a280:	mov	w2, #0x1                   	// #1
  40a284:	mov	x1, #0x0                   	// #0
  40a288:	bl	40a290 <__fxstatat@plt+0x7fe0>
  40a28c:	b	40a25c <__fxstatat@plt+0x7fac>
  40a290:	stp	x29, x30, [sp, #-48]!
  40a294:	mov	x29, sp
  40a298:	stp	x19, x20, [sp, #16]
  40a29c:	mov	x20, x1
  40a2a0:	mov	x19, x0
  40a2a4:	ldr	x1, [x0, #8]
  40a2a8:	str	x21, [sp, #32]
  40a2ac:	mov	w21, w2
  40a2b0:	ldr	x2, [x0, #16]
  40a2b4:	cmp	x2, x1
  40a2b8:	b.ne	40a30c <__fxstatat@plt+0x805c>  // b.any
  40a2bc:	ldp	x1, x2, [x0, #32]
  40a2c0:	cmp	x2, x1
  40a2c4:	b.ne	40a30c <__fxstatat@plt+0x805c>  // b.any
  40a2c8:	ldr	x1, [x0, #72]
  40a2cc:	cbnz	x1, 40a30c <__fxstatat@plt+0x805c>
  40a2d0:	bl	401e70 <fileno@plt>
  40a2d4:	mov	w2, w21
  40a2d8:	mov	x1, x20
  40a2dc:	bl	401e30 <lseek@plt>
  40a2e0:	cmn	x0, #0x1
  40a2e4:	b.eq	40a2fc <__fxstatat@plt+0x804c>  // b.none
  40a2e8:	ldr	w1, [x19]
  40a2ec:	str	x0, [x19, #144]
  40a2f0:	mov	w0, #0x0                   	// #0
  40a2f4:	and	w1, w1, #0xffffffef
  40a2f8:	str	w1, [x19]
  40a2fc:	ldp	x19, x20, [sp, #16]
  40a300:	ldr	x21, [sp, #32]
  40a304:	ldp	x29, x30, [sp], #48
  40a308:	ret
  40a30c:	mov	w2, w21
  40a310:	mov	x1, x20
  40a314:	mov	x0, x19
  40a318:	ldp	x19, x20, [sp, #16]
  40a31c:	ldr	x21, [sp, #32]
  40a320:	ldp	x29, x30, [sp], #48
  40a324:	b	4020c0 <fseeko@plt>
  40a328:	mov	w2, #0x3                   	// #3
  40a32c:	mov	w1, #0x0                   	// #0
  40a330:	b	40a334 <__fxstatat@plt+0x8084>
  40a334:	stp	x29, x30, [sp, #-128]!
  40a338:	mov	x29, sp
  40a33c:	stp	x2, x3, [sp, #96]
  40a340:	add	x2, sp, #0x80
  40a344:	stp	x2, x2, [sp, #64]
  40a348:	add	x2, sp, #0x60
  40a34c:	stp	x19, x20, [sp, #16]
  40a350:	stp	x21, x22, [sp, #32]
  40a354:	str	x23, [sp, #48]
  40a358:	str	x2, [sp, #80]
  40a35c:	mov	w2, #0xffffffe0            	// #-32
  40a360:	str	w2, [sp, #88]
  40a364:	str	wzr, [sp, #92]
  40a368:	stp	x4, x5, [sp, #112]
  40a36c:	cbz	w1, 40a3b4 <__fxstatat@plt+0x8104>
  40a370:	mov	w20, w0
  40a374:	mov	w6, w1
  40a378:	cmp	w1, #0x406
  40a37c:	b.eq	40a3c0 <__fxstatat@plt+0x8110>  // b.none
  40a380:	cmp	w1, #0xb
  40a384:	b.gt	40a4c4 <__fxstatat@plt+0x8214>
  40a388:	cmp	w1, #0x0
  40a38c:	b.le	40a4d0 <__fxstatat@plt+0x8220>
  40a390:	sub	w1, w1, #0x1
  40a394:	cmp	w1, #0xa
  40a398:	b.hi	40a4d0 <__fxstatat@plt+0x8220>  // b.pmore
  40a39c:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  40a3a0:	add	x0, x0, #0x368
  40a3a4:	ldrb	w0, [x0, w1, uxtw]
  40a3a8:	adr	x1, 40a3b4 <__fxstatat@plt+0x8104>
  40a3ac:	add	x0, x1, w0, sxtb #2
  40a3b0:	br	x0
  40a3b4:	ldr	w2, [sp, #96]
  40a3b8:	bl	402170 <fcntl@plt>
  40a3bc:	b	40a50c <__fxstatat@plt+0x825c>
  40a3c0:	adrp	x21, 420000 <__fxstatat@plt+0x1dd50>
  40a3c4:	mov	w2, #0xffffffe8            	// #-24
  40a3c8:	str	w2, [sp, #88]
  40a3cc:	mov	x23, x21
  40a3d0:	ldr	w2, [x21, #1992]
  40a3d4:	ldr	w22, [sp, #96]
  40a3d8:	tbnz	w2, #31, 40a46c <__fxstatat@plt+0x81bc>
  40a3dc:	mov	w2, w22
  40a3e0:	bl	402170 <fcntl@plt>
  40a3e4:	mov	w19, w0
  40a3e8:	tbz	w0, #31, 40a3fc <__fxstatat@plt+0x814c>
  40a3ec:	bl	402260 <__errno_location@plt>
  40a3f0:	ldr	w0, [x0]
  40a3f4:	cmp	w0, #0x16
  40a3f8:	b.eq	40a41c <__fxstatat@plt+0x816c>  // b.none
  40a3fc:	mov	w0, #0x1                   	// #1
  40a400:	str	w0, [x23, #1992]
  40a404:	mov	w0, w19
  40a408:	ldp	x19, x20, [sp, #16]
  40a40c:	ldp	x21, x22, [sp, #32]
  40a410:	ldr	x23, [sp, #48]
  40a414:	ldp	x29, x30, [sp], #128
  40a418:	ret
  40a41c:	mov	w2, w22
  40a420:	mov	w0, w20
  40a424:	mov	w1, #0x0                   	// #0
  40a428:	bl	402170 <fcntl@plt>
  40a42c:	mov	w19, w0
  40a430:	tbnz	w0, #31, 40a404 <__fxstatat@plt+0x8154>
  40a434:	mov	w0, #0xffffffff            	// #-1
  40a438:	str	w0, [x21, #1992]
  40a43c:	mov	w0, w19
  40a440:	mov	w1, #0x1                   	// #1
  40a444:	bl	402170 <fcntl@plt>
  40a448:	tbz	w0, #31, 40a490 <__fxstatat@plt+0x81e0>
  40a44c:	bl	402260 <__errno_location@plt>
  40a450:	mov	x20, x0
  40a454:	mov	w0, w19
  40a458:	mov	w19, #0xffffffff            	// #-1
  40a45c:	ldr	w21, [x20]
  40a460:	bl	401fd0 <close@plt>
  40a464:	str	w21, [x20]
  40a468:	b	40a404 <__fxstatat@plt+0x8154>
  40a46c:	mov	w2, w22
  40a470:	mov	w1, #0x0                   	// #0
  40a474:	bl	402170 <fcntl@plt>
  40a478:	mov	w19, w0
  40a47c:	tbnz	w0, #31, 40a404 <__fxstatat@plt+0x8154>
  40a480:	ldr	w0, [x21, #1992]
  40a484:	cmn	w0, #0x1
  40a488:	b.ne	40a404 <__fxstatat@plt+0x8154>  // b.any
  40a48c:	b	40a43c <__fxstatat@plt+0x818c>
  40a490:	orr	w2, w0, #0x1
  40a494:	mov	w1, #0x2                   	// #2
  40a498:	mov	w0, w19
  40a49c:	bl	402170 <fcntl@plt>
  40a4a0:	cmn	w0, #0x1
  40a4a4:	b.ne	40a404 <__fxstatat@plt+0x8154>  // b.any
  40a4a8:	b	40a44c <__fxstatat@plt+0x819c>
  40a4ac:	adrp	x0, 40d000 <__fxstatat@plt+0xad50>
  40a4b0:	add	x0, x0, #0x374
  40a4b4:	ldrb	w0, [x0, w1, uxtw]
  40a4b8:	adr	x1, 40a4c4 <__fxstatat@plt+0x8214>
  40a4bc:	add	x0, x1, w0, sxtb #2
  40a4c0:	br	x0
  40a4c4:	sub	w1, w1, #0x400
  40a4c8:	cmp	w1, #0xa
  40a4cc:	b.ls	40a4ac <__fxstatat@plt+0x81fc>  // b.plast
  40a4d0:	ldr	w1, [sp, #88]
  40a4d4:	ldr	x0, [sp, #64]
  40a4d8:	tbz	w1, #31, 40a4ec <__fxstatat@plt+0x823c>
  40a4dc:	cmn	w1, #0x7
  40a4e0:	b.ge	40a4ec <__fxstatat@plt+0x823c>  // b.tcont
  40a4e4:	ldr	x0, [sp, #72]
  40a4e8:	add	x0, x0, w1, sxtw
  40a4ec:	ldr	x2, [x0]
  40a4f0:	mov	w1, w6
  40a4f4:	mov	w0, w20
  40a4f8:	bl	402170 <fcntl@plt>
  40a4fc:	b	40a50c <__fxstatat@plt+0x825c>
  40a500:	mov	w1, w6
  40a504:	mov	w0, w20
  40a508:	bl	402170 <fcntl@plt>
  40a50c:	mov	w19, w0
  40a510:	b	40a404 <__fxstatat@plt+0x8154>
  40a514:	ldr	w1, [sp, #88]
  40a518:	ldr	x0, [sp, #64]
  40a51c:	tbz	w1, #31, 40a530 <__fxstatat@plt+0x8280>
  40a520:	cmn	w1, #0x7
  40a524:	b.ge	40a530 <__fxstatat@plt+0x8280>  // b.tcont
  40a528:	ldr	x0, [sp, #72]
  40a52c:	add	x0, x0, w1, sxtw
  40a530:	ldr	w2, [x0]
  40a534:	mov	w1, w6
  40a538:	mov	w0, w20
  40a53c:	b	40a3b8 <__fxstatat@plt+0x8108>
  40a540:	stp	x29, x30, [sp, #-32]!
  40a544:	mov	x29, sp
  40a548:	str	q0, [sp, #16]
  40a54c:	ldp	x1, x10, [sp, #16]
  40a550:	str	q1, [sp, #16]
  40a554:	ldp	x8, x9, [sp, #16]
  40a558:	mrs	x6, fpcr
  40a55c:	ubfx	x4, x10, #0, #48
  40a560:	ubfx	x11, x10, #48, #15
  40a564:	lsr	x10, x10, #63
  40a568:	and	w5, w10, #0xff
  40a56c:	cbz	w11, 40a5a0 <__fxstatat@plt+0x82f0>
  40a570:	mov	w2, #0x7fff                	// #32767
  40a574:	cmp	w11, w2
  40a578:	b.eq	40a600 <__fxstatat@plt+0x8350>  // b.none
  40a57c:	and	x11, x11, #0xffff
  40a580:	extr	x2, x4, x1, #61
  40a584:	mov	x12, #0xffffffffffffc001    	// #-16383
  40a588:	orr	x2, x2, #0x8000000000000
  40a58c:	lsl	x1, x1, #3
  40a590:	add	x11, x11, x12
  40a594:	mov	x14, #0x0                   	// #0
  40a598:	mov	w0, #0x0                   	// #0
  40a59c:	b	40a61c <__fxstatat@plt+0x836c>
  40a5a0:	orr	x2, x4, x1
  40a5a4:	cbz	x2, 40a694 <__fxstatat@plt+0x83e4>
  40a5a8:	clz	x2, x1
  40a5ac:	cmp	x4, #0x0
  40a5b0:	add	x2, x2, #0x40
  40a5b4:	clz	x11, x4
  40a5b8:	csel	x0, x2, x11, eq  // eq = none
  40a5bc:	sub	x2, x0, #0xf
  40a5c0:	cmp	x2, #0x3c
  40a5c4:	b.gt	40a5f0 <__fxstatat@plt+0x8340>
  40a5c8:	add	w7, w2, #0x3
  40a5cc:	mov	w3, #0x3d                  	// #61
  40a5d0:	sub	w2, w3, w2
  40a5d4:	lsl	x4, x4, x7
  40a5d8:	lsr	x2, x1, x2
  40a5dc:	orr	x2, x2, x4
  40a5e0:	lsl	x1, x1, x7
  40a5e4:	mov	x11, #0xffffffffffffc011    	// #-16367
  40a5e8:	sub	x11, x11, x0
  40a5ec:	b	40a594 <__fxstatat@plt+0x82e4>
  40a5f0:	sub	w2, w2, #0x3d
  40a5f4:	lsl	x2, x1, x2
  40a5f8:	mov	x1, #0x0                   	// #0
  40a5fc:	b	40a5e4 <__fxstatat@plt+0x8334>
  40a600:	orr	x2, x4, x1
  40a604:	cbz	x2, 40a6a4 <__fxstatat@plt+0x83f4>
  40a608:	lsr	x0, x4, #47
  40a60c:	mov	x2, x4
  40a610:	eor	w0, w0, #0x1
  40a614:	mov	x11, #0x7fff                	// #32767
  40a618:	mov	x14, #0x3                   	// #3
  40a61c:	lsr	x13, x9, #63
  40a620:	ubfx	x7, x9, #0, #48
  40a624:	ubfx	x4, x9, #48, #15
  40a628:	and	w3, w13, #0xff
  40a62c:	cbz	w4, 40a6b4 <__fxstatat@plt+0x8404>
  40a630:	mov	w9, #0x7fff                	// #32767
  40a634:	cmp	w4, w9
  40a638:	b.eq	40a714 <__fxstatat@plt+0x8464>  // b.none
  40a63c:	and	x4, x4, #0xffff
  40a640:	extr	x7, x7, x8, #61
  40a644:	mov	x9, #0xffffffffffffc001    	// #-16383
  40a648:	orr	x7, x7, #0x8000000000000
  40a64c:	lsl	x8, x8, #3
  40a650:	add	x4, x4, x9
  40a654:	mov	x12, #0x0                   	// #0
  40a658:	eor	w5, w5, w3
  40a65c:	orr	x3, x12, x14, lsl #2
  40a660:	sub	x3, x3, #0x1
  40a664:	and	x5, x5, #0xff
  40a668:	sub	x9, x11, x4
  40a66c:	cmp	x3, #0xe
  40a670:	b.hi	40a758 <__fxstatat@plt+0x84a8>  // b.pmore
  40a674:	cmp	w3, #0xe
  40a678:	b.hi	40a758 <__fxstatat@plt+0x84a8>  // b.pmore
  40a67c:	adrp	x4, 40d000 <__fxstatat@plt+0xad50>
  40a680:	add	x4, x4, #0x380
  40a684:	ldrh	w3, [x4, w3, uxtw #1]
  40a688:	adr	x4, 40a694 <__fxstatat@plt+0x83e4>
  40a68c:	add	x3, x4, w3, sxth #2
  40a690:	br	x3
  40a694:	mov	x1, #0x0                   	// #0
  40a698:	mov	x11, #0x0                   	// #0
  40a69c:	mov	x14, #0x1                   	// #1
  40a6a0:	b	40a598 <__fxstatat@plt+0x82e8>
  40a6a4:	mov	x1, #0x0                   	// #0
  40a6a8:	mov	x11, #0x7fff                	// #32767
  40a6ac:	mov	x14, #0x2                   	// #2
  40a6b0:	b	40a598 <__fxstatat@plt+0x82e8>
  40a6b4:	orr	x4, x7, x8
  40a6b8:	cbz	x4, 40a730 <__fxstatat@plt+0x8480>
  40a6bc:	clz	x12, x8
  40a6c0:	cmp	x7, #0x0
  40a6c4:	add	x12, x12, #0x40
  40a6c8:	clz	x9, x7
  40a6cc:	csel	x9, x12, x9, eq  // eq = none
  40a6d0:	sub	x12, x9, #0xf
  40a6d4:	cmp	x12, #0x3c
  40a6d8:	b.gt	40a704 <__fxstatat@plt+0x8454>
  40a6dc:	add	w16, w12, #0x3
  40a6e0:	mov	w15, #0x3d                  	// #61
  40a6e4:	sub	w12, w15, w12
  40a6e8:	lsl	x7, x7, x16
  40a6ec:	lsr	x12, x8, x12
  40a6f0:	orr	x7, x12, x7
  40a6f4:	lsl	x8, x8, x16
  40a6f8:	mov	x4, #0xffffffffffffc011    	// #-16367
  40a6fc:	sub	x4, x4, x9
  40a700:	b	40a654 <__fxstatat@plt+0x83a4>
  40a704:	sub	w7, w12, #0x3d
  40a708:	lsl	x7, x8, x7
  40a70c:	mov	x8, #0x0                   	// #0
  40a710:	b	40a6f8 <__fxstatat@plt+0x8448>
  40a714:	orr	x4, x7, x8
  40a718:	cbz	x4, 40a744 <__fxstatat@plt+0x8494>
  40a71c:	tst	x7, #0x800000000000
  40a720:	mov	x4, #0x7fff                	// #32767
  40a724:	csinc	w0, w0, wzr, ne  // ne = any
  40a728:	mov	x12, #0x3                   	// #3
  40a72c:	b	40a658 <__fxstatat@plt+0x83a8>
  40a730:	mov	x7, #0x0                   	// #0
  40a734:	mov	x8, #0x0                   	// #0
  40a738:	mov	x4, #0x0                   	// #0
  40a73c:	mov	x12, #0x1                   	// #1
  40a740:	b	40a658 <__fxstatat@plt+0x83a8>
  40a744:	mov	x7, #0x0                   	// #0
  40a748:	mov	x8, #0x0                   	// #0
  40a74c:	mov	x4, #0x7fff                	// #32767
  40a750:	mov	x12, #0x2                   	// #2
  40a754:	b	40a658 <__fxstatat@plt+0x83a8>
  40a758:	cmp	x7, x2
  40a75c:	b.cc	40a768 <__fxstatat@plt+0x84b8>  // b.lo, b.ul, b.last
  40a760:	ccmp	x8, x1, #0x2, eq  // eq = none
  40a764:	b.hi	40aa00 <__fxstatat@plt+0x8750>  // b.pmore
  40a768:	lsl	x14, x1, #63
  40a76c:	extr	x1, x2, x1, #1
  40a770:	lsr	x2, x2, #1
  40a774:	extr	x3, x7, x8, #52
  40a778:	ubfx	x7, x7, #20, #32
  40a77c:	and	x13, x3, #0xffffffff
  40a780:	lsl	x8, x8, #12
  40a784:	udiv	x10, x2, x7
  40a788:	msub	x2, x10, x7, x2
  40a78c:	mul	x11, x13, x10
  40a790:	extr	x2, x2, x1, #32
  40a794:	cmp	x11, x2
  40a798:	b.ls	40aa0c <__fxstatat@plt+0x875c>  // b.plast
  40a79c:	sub	x4, x10, #0x1
  40a7a0:	adds	x2, x3, x2
  40a7a4:	b.cs	40a7b8 <__fxstatat@plt+0x8508>  // b.hs, b.nlast
  40a7a8:	cmp	x11, x2
  40a7ac:	b.ls	40a7b8 <__fxstatat@plt+0x8508>  // b.plast
  40a7b0:	sub	x4, x10, #0x2
  40a7b4:	add	x2, x2, x3
  40a7b8:	sub	x2, x2, x11
  40a7bc:	and	x1, x1, #0xffffffff
  40a7c0:	udiv	x10, x2, x7
  40a7c4:	msub	x2, x10, x7, x2
  40a7c8:	mul	x11, x13, x10
  40a7cc:	orr	x1, x1, x2, lsl #32
  40a7d0:	cmp	x11, x1
  40a7d4:	b.ls	40aa14 <__fxstatat@plt+0x8764>  // b.plast
  40a7d8:	sub	x2, x10, #0x1
  40a7dc:	adds	x1, x3, x1
  40a7e0:	b.cs	40a7f4 <__fxstatat@plt+0x8544>  // b.hs, b.nlast
  40a7e4:	cmp	x11, x1
  40a7e8:	b.ls	40a7f4 <__fxstatat@plt+0x8544>  // b.plast
  40a7ec:	sub	x2, x10, #0x2
  40a7f0:	add	x1, x1, x3
  40a7f4:	orr	x4, x2, x4, lsl #32
  40a7f8:	and	x15, x8, #0xffffffff
  40a7fc:	lsr	x10, x8, #32
  40a800:	sub	x1, x1, x11
  40a804:	lsr	x12, x4, #32
  40a808:	and	x11, x4, #0xffffffff
  40a80c:	mul	x16, x12, x15
  40a810:	mul	x2, x11, x15
  40a814:	madd	x11, x10, x11, x16
  40a818:	mul	x12, x12, x10
  40a81c:	add	x11, x11, x2, lsr #32
  40a820:	cmp	x16, x11
  40a824:	b.ls	40a830 <__fxstatat@plt+0x8580>  // b.plast
  40a828:	mov	x16, #0x100000000           	// #4294967296
  40a82c:	add	x12, x12, x16
  40a830:	add	x12, x12, x11, lsr #32
  40a834:	and	x2, x2, #0xffffffff
  40a838:	add	x11, x2, x11, lsl #32
  40a83c:	cmp	x1, x12
  40a840:	b.cc	40a84c <__fxstatat@plt+0x859c>  // b.lo, b.ul, b.last
  40a844:	ccmp	x14, x11, #0x2, eq  // eq = none
  40a848:	b.cs	40aa1c <__fxstatat@plt+0x876c>  // b.hs, b.nlast
  40a84c:	adds	x16, x14, x8
  40a850:	sub	x2, x4, #0x1
  40a854:	adc	x1, x1, x3
  40a858:	cset	x17, cs  // cs = hs, nlast
  40a85c:	mov	x14, x16
  40a860:	cmp	x3, x1
  40a864:	b.cc	40a874 <__fxstatat@plt+0x85c4>  // b.lo, b.ul, b.last
  40a868:	cmp	x17, #0x0
  40a86c:	ccmp	x3, x1, #0x0, eq  // eq = none
  40a870:	b.ne	40a890 <__fxstatat@plt+0x85e0>  // b.any
  40a874:	cmp	x12, x1
  40a878:	b.hi	40a884 <__fxstatat@plt+0x85d4>  // b.pmore
  40a87c:	ccmp	x11, x16, #0x0, eq  // eq = none
  40a880:	b.ls	40a890 <__fxstatat@plt+0x85e0>  // b.plast
  40a884:	adds	x14, x8, x16
  40a888:	sub	x2, x4, #0x2
  40a88c:	adc	x1, x1, x3
  40a890:	subs	x16, x14, x11
  40a894:	cmp	x14, x11
  40a898:	sbc	x1, x1, x12
  40a89c:	cmp	x3, x1
  40a8a0:	b.eq	40aab0 <__fxstatat@plt+0x8800>  // b.none
  40a8a4:	udiv	x12, x1, x7
  40a8a8:	msub	x1, x12, x7, x1
  40a8ac:	mul	x4, x13, x12
  40a8b0:	extr	x1, x1, x16, #32
  40a8b4:	cmp	x4, x1
  40a8b8:	b.ls	40aa24 <__fxstatat@plt+0x8774>  // b.plast
  40a8bc:	sub	x11, x12, #0x1
  40a8c0:	adds	x1, x3, x1
  40a8c4:	b.cs	40a8d8 <__fxstatat@plt+0x8628>  // b.hs, b.nlast
  40a8c8:	cmp	x4, x1
  40a8cc:	b.ls	40a8d8 <__fxstatat@plt+0x8628>  // b.plast
  40a8d0:	sub	x11, x12, #0x2
  40a8d4:	add	x1, x1, x3
  40a8d8:	sub	x1, x1, x4
  40a8dc:	and	x16, x16, #0xffffffff
  40a8e0:	udiv	x12, x1, x7
  40a8e4:	msub	x4, x12, x7, x1
  40a8e8:	mul	x13, x13, x12
  40a8ec:	orr	x4, x16, x4, lsl #32
  40a8f0:	cmp	x13, x4
  40a8f4:	b.ls	40aa2c <__fxstatat@plt+0x877c>  // b.plast
  40a8f8:	sub	x1, x12, #0x1
  40a8fc:	adds	x4, x3, x4
  40a900:	b.cs	40a914 <__fxstatat@plt+0x8664>  // b.hs, b.nlast
  40a904:	cmp	x13, x4
  40a908:	b.ls	40a914 <__fxstatat@plt+0x8664>  // b.plast
  40a90c:	sub	x1, x12, #0x2
  40a910:	add	x4, x4, x3
  40a914:	orr	x11, x1, x11, lsl #32
  40a918:	sub	x4, x4, x13
  40a91c:	and	x12, x11, #0xffffffff
  40a920:	lsr	x7, x11, #32
  40a924:	mul	x1, x15, x12
  40a928:	mul	x15, x7, x15
  40a92c:	mul	x7, x10, x7
  40a930:	madd	x10, x10, x12, x15
  40a934:	add	x10, x10, x1, lsr #32
  40a938:	cmp	x15, x10
  40a93c:	b.ls	40a948 <__fxstatat@plt+0x8698>  // b.plast
  40a940:	mov	x12, #0x100000000           	// #4294967296
  40a944:	add	x7, x7, x12
  40a948:	add	x7, x7, x10, lsr #32
  40a94c:	and	x1, x1, #0xffffffff
  40a950:	add	x10, x1, x10, lsl #32
  40a954:	cmp	x4, x7
  40a958:	b.cc	40a968 <__fxstatat@plt+0x86b8>  // b.lo, b.ul, b.last
  40a95c:	cmp	x10, #0x0
  40a960:	ccmp	x4, x7, #0x0, ne  // ne = any
  40a964:	b.ne	40aa34 <__fxstatat@plt+0x8784>  // b.any
  40a968:	adds	x12, x3, x4
  40a96c:	sub	x1, x11, #0x1
  40a970:	mov	x4, x12
  40a974:	b.cs	40a9a0 <__fxstatat@plt+0x86f0>  // b.hs, b.nlast
  40a978:	cmp	x12, x7
  40a97c:	b.cc	40a988 <__fxstatat@plt+0x86d8>  // b.lo, b.ul, b.last
  40a980:	ccmp	x8, x10, #0x2, eq  // eq = none
  40a984:	b.cs	40a9a0 <__fxstatat@plt+0x86f0>  // b.hs, b.nlast
  40a988:	sub	x1, x11, #0x2
  40a98c:	lsl	x11, x8, #1
  40a990:	cmp	x8, x11
  40a994:	mov	x8, x11
  40a998:	cinc	x4, x3, hi  // hi = pmore
  40a99c:	add	x4, x12, x4
  40a9a0:	cmp	x4, x7
  40a9a4:	mov	x3, x1
  40a9a8:	ccmp	x8, x10, #0x0, eq  // eq = none
  40a9ac:	orr	x1, x1, #0x1
  40a9b0:	csel	x1, x1, x3, ne  // ne = any
  40a9b4:	mov	x3, #0x3fff                	// #16383
  40a9b8:	add	x3, x9, x3
  40a9bc:	cmp	x3, #0x0
  40a9c0:	b.le	40ab7c <__fxstatat@plt+0x88cc>
  40a9c4:	tst	x1, #0x7
  40a9c8:	b.eq	40aac8 <__fxstatat@plt+0x8818>  // b.none
  40a9cc:	and	x4, x6, #0xc00000
  40a9d0:	orr	w0, w0, #0x10
  40a9d4:	cmp	x4, #0x400, lsl #12
  40a9d8:	b.eq	40aab8 <__fxstatat@plt+0x8808>  // b.none
  40a9dc:	cmp	x4, #0x800, lsl #12
  40a9e0:	b.eq	40aac4 <__fxstatat@plt+0x8814>  // b.none
  40a9e4:	cbnz	x4, 40aac8 <__fxstatat@plt+0x8818>
  40a9e8:	and	x4, x1, #0xf
  40a9ec:	cmp	x4, #0x4
  40a9f0:	b.eq	40aac8 <__fxstatat@plt+0x8818>  // b.none
  40a9f4:	adds	x1, x1, #0x4
  40a9f8:	cinc	x2, x2, cs  // cs = hs, nlast
  40a9fc:	b	40aac8 <__fxstatat@plt+0x8818>
  40aa00:	sub	x9, x9, #0x1
  40aa04:	mov	x14, #0x0                   	// #0
  40aa08:	b	40a774 <__fxstatat@plt+0x84c4>
  40aa0c:	mov	x4, x10
  40aa10:	b	40a7b8 <__fxstatat@plt+0x8508>
  40aa14:	mov	x2, x10
  40aa18:	b	40a7f4 <__fxstatat@plt+0x8544>
  40aa1c:	mov	x2, x4
  40aa20:	b	40a890 <__fxstatat@plt+0x85e0>
  40aa24:	mov	x11, x12
  40aa28:	b	40a8d8 <__fxstatat@plt+0x8628>
  40aa2c:	mov	x1, x12
  40aa30:	b	40a914 <__fxstatat@plt+0x8664>
  40aa34:	mov	x1, x11
  40aa38:	mov	x8, #0x0                   	// #0
  40aa3c:	b	40a9a0 <__fxstatat@plt+0x86f0>
  40aa40:	tbz	x2, #47, 40aa54 <__fxstatat@plt+0x87a4>
  40aa44:	tbnz	x7, #47, 40aa54 <__fxstatat@plt+0x87a4>
  40aa48:	mov	x2, x7
  40aa4c:	mov	x1, x8
  40aa50:	mov	x10, x13
  40aa54:	orr	x2, x2, #0x800000000000
  40aa58:	mov	x5, x10
  40aa5c:	mov	x3, #0x7fff                	// #32767
  40aa60:	b	40aae8 <__fxstatat@plt+0x8838>
  40aa64:	orr	w0, w0, #0x2
  40aa68:	mov	x2, #0x0                   	// #0
  40aa6c:	mov	x1, #0x0                   	// #0
  40aa70:	b	40aa5c <__fxstatat@plt+0x87ac>
  40aa74:	mov	x5, x10
  40aa78:	mov	x12, x14
  40aa7c:	cmp	x12, #0x1
  40aa80:	b.eq	40ace4 <__fxstatat@plt+0x8a34>  // b.none
  40aa84:	cbz	x12, 40a9b4 <__fxstatat@plt+0x8704>
  40aa88:	cmp	x12, #0x2
  40aa8c:	b.eq	40aa68 <__fxstatat@plt+0x87b8>  // b.none
  40aa90:	cmp	x12, #0x3
  40aa94:	b.ne	40a9b4 <__fxstatat@plt+0x8704>  // b.any
  40aa98:	mov	x10, x5
  40aa9c:	b	40aa54 <__fxstatat@plt+0x87a4>
  40aaa0:	mov	x2, x7
  40aaa4:	mov	x1, x8
  40aaa8:	mov	x5, x13
  40aaac:	b	40aa7c <__fxstatat@plt+0x87cc>
  40aab0:	mov	x1, #0xffffffffffffffff    	// #-1
  40aab4:	b	40a9b4 <__fxstatat@plt+0x8704>
  40aab8:	cbnz	x5, 40aac8 <__fxstatat@plt+0x8818>
  40aabc:	adds	x1, x1, #0x8
  40aac0:	b	40a9f8 <__fxstatat@plt+0x8748>
  40aac4:	cbnz	x5, 40aabc <__fxstatat@plt+0x880c>
  40aac8:	tbz	x2, #52, 40aad4 <__fxstatat@plt+0x8824>
  40aacc:	and	x2, x2, #0xffefffffffffffff
  40aad0:	add	x3, x9, #0x4, lsl #12
  40aad4:	mov	x4, #0x7ffe                	// #32766
  40aad8:	cmp	x3, x4
  40aadc:	b.gt	40ab1c <__fxstatat@plt+0x886c>
  40aae0:	extr	x1, x2, x1, #3
  40aae4:	lsr	x2, x2, #3
  40aae8:	and	x3, x3, #0x7fff
  40aaec:	mov	x7, #0x0                   	// #0
  40aaf0:	bfxil	x7, x2, #0, #48
  40aaf4:	orr	w3, w3, w5, lsl #15
  40aaf8:	fmov	d0, x1
  40aafc:	bfi	x7, x3, #48, #16
  40ab00:	fmov	v0.d[1], x7
  40ab04:	cbz	w0, 40ab14 <__fxstatat@plt+0x8864>
  40ab08:	str	q0, [sp, #16]
  40ab0c:	bl	40b784 <__fxstatat@plt+0x94d4>
  40ab10:	ldr	q0, [sp, #16]
  40ab14:	ldp	x29, x30, [sp], #32
  40ab18:	ret
  40ab1c:	and	x1, x6, #0xc00000
  40ab20:	cmp	x1, #0x400, lsl #12
  40ab24:	b.eq	40ab48 <__fxstatat@plt+0x8898>  // b.none
  40ab28:	cmp	x1, #0x800, lsl #12
  40ab2c:	b.eq	40ab5c <__fxstatat@plt+0x88ac>  // b.none
  40ab30:	cbnz	x1, 40ab70 <__fxstatat@plt+0x88c0>
  40ab34:	mov	x3, #0x7fff                	// #32767
  40ab38:	mov	w2, #0x14                  	// #20
  40ab3c:	orr	w0, w0, w2
  40ab40:	mov	x2, x1
  40ab44:	b	40aae8 <__fxstatat@plt+0x8838>
  40ab48:	cmp	x5, #0x0
  40ab4c:	mov	x2, #0x7fff                	// #32767
  40ab50:	csetm	x1, ne  // ne = any
  40ab54:	csel	x3, x2, x4, eq  // eq = none
  40ab58:	b	40ab38 <__fxstatat@plt+0x8888>
  40ab5c:	cmp	x5, #0x0
  40ab60:	mov	x2, #0x7fff                	// #32767
  40ab64:	csetm	x1, eq  // eq = none
  40ab68:	csel	x3, x2, x4, ne  // ne = any
  40ab6c:	b	40ab38 <__fxstatat@plt+0x8888>
  40ab70:	mov	x3, x4
  40ab74:	mov	x1, #0xffffffffffffffff    	// #-1
  40ab78:	b	40ab38 <__fxstatat@plt+0x8888>
  40ab7c:	mov	x4, #0x1                   	// #1
  40ab80:	sub	x3, x4, x3
  40ab84:	cmp	x3, #0x74
  40ab88:	b.gt	40ac70 <__fxstatat@plt+0x89c0>
  40ab8c:	cmp	x3, #0x3f
  40ab90:	b.gt	40abf8 <__fxstatat@plt+0x8948>
  40ab94:	mov	w7, #0x40                  	// #64
  40ab98:	sub	w7, w7, w3
  40ab9c:	lsr	x8, x1, x3
  40aba0:	lsl	x1, x1, x7
  40aba4:	cmp	x1, #0x0
  40aba8:	lsl	x4, x2, x7
  40abac:	cset	x1, ne  // ne = any
  40abb0:	orr	x4, x4, x8
  40abb4:	lsr	x2, x2, x3
  40abb8:	orr	x1, x4, x1
  40abbc:	tst	x1, #0x7
  40abc0:	b.eq	40ac3c <__fxstatat@plt+0x898c>  // b.none
  40abc4:	and	x3, x6, #0xc00000
  40abc8:	orr	w0, w0, #0x10
  40abcc:	cmp	x3, #0x400, lsl #12
  40abd0:	b.eq	40ac2c <__fxstatat@plt+0x897c>  // b.none
  40abd4:	cmp	x3, #0x800, lsl #12
  40abd8:	b.eq	40ac38 <__fxstatat@plt+0x8988>  // b.none
  40abdc:	cbnz	x3, 40ac3c <__fxstatat@plt+0x898c>
  40abe0:	and	x3, x1, #0xf
  40abe4:	cmp	x3, #0x4
  40abe8:	b.eq	40ac3c <__fxstatat@plt+0x898c>  // b.none
  40abec:	adds	x1, x1, #0x4
  40abf0:	cinc	x2, x2, cs  // cs = hs, nlast
  40abf4:	b	40ac3c <__fxstatat@plt+0x898c>
  40abf8:	sub	w4, w3, #0x40
  40abfc:	mov	w7, #0x80                  	// #128
  40ac00:	sub	w7, w7, w3
  40ac04:	cmp	x3, #0x40
  40ac08:	lsr	x4, x2, x4
  40ac0c:	lsl	x2, x2, x7
  40ac10:	csel	x2, x2, xzr, ne  // ne = any
  40ac14:	orr	x1, x2, x1
  40ac18:	mov	x2, #0x0                   	// #0
  40ac1c:	cmp	x1, #0x0
  40ac20:	cset	x1, ne  // ne = any
  40ac24:	orr	x1, x4, x1
  40ac28:	b	40abbc <__fxstatat@plt+0x890c>
  40ac2c:	cbnz	x5, 40ac3c <__fxstatat@plt+0x898c>
  40ac30:	adds	x1, x1, #0x8
  40ac34:	b	40abf0 <__fxstatat@plt+0x8940>
  40ac38:	cbnz	x5, 40ac30 <__fxstatat@plt+0x8980>
  40ac3c:	tbz	x2, #51, 40ac58 <__fxstatat@plt+0x89a8>
  40ac40:	orr	w0, w0, #0x10
  40ac44:	mov	x2, #0x0                   	// #0
  40ac48:	mov	x1, #0x0                   	// #0
  40ac4c:	mov	x3, #0x1                   	// #1
  40ac50:	orr	w0, w0, #0x8
  40ac54:	b	40aae8 <__fxstatat@plt+0x8838>
  40ac58:	mov	x3, #0x0                   	// #0
  40ac5c:	extr	x1, x2, x1, #3
  40ac60:	lsr	x2, x2, #3
  40ac64:	tbnz	w0, #4, 40ac50 <__fxstatat@plt+0x89a0>
  40ac68:	tbz	w6, #11, 40aae8 <__fxstatat@plt+0x8838>
  40ac6c:	b	40ac50 <__fxstatat@plt+0x89a0>
  40ac70:	orr	x1, x1, x2
  40ac74:	cbz	x1, 40aca0 <__fxstatat@plt+0x89f0>
  40ac78:	and	x6, x6, #0xc00000
  40ac7c:	orr	w0, w0, #0x10
  40ac80:	cmp	x6, #0x400, lsl #12
  40ac84:	b.eq	40acb0 <__fxstatat@plt+0x8a00>  // b.none
  40ac88:	cmp	x6, #0x800, lsl #12
  40ac8c:	b.eq	40acc0 <__fxstatat@plt+0x8a10>  // b.none
  40ac90:	cmp	x6, #0x0
  40ac94:	mov	x1, #0x5                   	// #5
  40ac98:	csel	x4, x4, x1, ne  // ne = any
  40ac9c:	lsr	x1, x4, #3
  40aca0:	orr	w0, w0, #0x8
  40aca4:	mov	x2, #0x0                   	// #0
  40aca8:	mov	x3, #0x0                   	// #0
  40acac:	b	40aae8 <__fxstatat@plt+0x8838>
  40acb0:	cmp	x5, #0x0
  40acb4:	mov	x1, #0x9                   	// #9
  40acb8:	csel	x4, x1, x4, eq  // eq = none
  40acbc:	b	40ac9c <__fxstatat@plt+0x89ec>
  40acc0:	cmp	x5, #0x0
  40acc4:	mov	x1, #0x9                   	// #9
  40acc8:	csel	x4, x1, x4, ne  // ne = any
  40accc:	b	40ac9c <__fxstatat@plt+0x89ec>
  40acd0:	mov	x2, #0xffffffffffff        	// #281474976710655
  40acd4:	mov	x1, #0xffffffffffffffff    	// #-1
  40acd8:	mov	w0, #0x1                   	// #1
  40acdc:	mov	x10, #0x0                   	// #0
  40ace0:	b	40aa54 <__fxstatat@plt+0x87a4>
  40ace4:	mov	x2, #0x0                   	// #0
  40ace8:	mov	x1, #0x0                   	// #0
  40acec:	b	40aca8 <__fxstatat@plt+0x89f8>
  40acf0:	stp	x29, x30, [sp, #-32]!
  40acf4:	mov	x29, sp
  40acf8:	str	q0, [sp, #16]
  40acfc:	ldp	x8, x0, [sp, #16]
  40ad00:	str	q1, [sp, #16]
  40ad04:	ldp	x9, x1, [sp, #16]
  40ad08:	mrs	x2, fpcr
  40ad0c:	ubfx	x3, x0, #48, #15
  40ad10:	ubfx	x2, x0, #0, #48
  40ad14:	ubfx	x7, x1, #0, #48
  40ad18:	lsr	x0, x0, #63
  40ad1c:	ubfx	x5, x1, #48, #15
  40ad20:	lsr	x1, x1, #63
  40ad24:	mov	x10, #0x7fff                	// #32767
  40ad28:	mov	x4, x8
  40ad2c:	and	w0, w0, #0xff
  40ad30:	mov	x6, x9
  40ad34:	and	w1, w1, #0xff
  40ad38:	cmp	x3, x10
  40ad3c:	b.ne	40ad54 <__fxstatat@plt+0x8aa4>  // b.any
  40ad40:	orr	x10, x2, x8
  40ad44:	cbnz	x10, 40adc0 <__fxstatat@plt+0x8b10>
  40ad48:	cmp	x5, x3
  40ad4c:	b.ne	40ade8 <__fxstatat@plt+0x8b38>  // b.any
  40ad50:	b	40ad5c <__fxstatat@plt+0x8aac>
  40ad54:	cmp	x5, x10
  40ad58:	b.ne	40ad64 <__fxstatat@plt+0x8ab4>  // b.any
  40ad5c:	orr	x10, x7, x6
  40ad60:	cbnz	x10, 40adac <__fxstatat@plt+0x8afc>
  40ad64:	cmp	x3, x5
  40ad68:	b.ne	40ade8 <__fxstatat@plt+0x8b38>  // b.any
  40ad6c:	cmp	x2, x7
  40ad70:	ccmp	x8, x9, #0x0, eq  // eq = none
  40ad74:	b.ne	40ade8 <__fxstatat@plt+0x8b38>  // b.any
  40ad78:	cmp	w0, w1
  40ad7c:	b.eq	40ada4 <__fxstatat@plt+0x8af4>  // b.none
  40ad80:	cbnz	x3, 40ade8 <__fxstatat@plt+0x8b38>
  40ad84:	orr	x2, x2, x4
  40ad88:	cmp	x2, #0x0
  40ad8c:	cset	w0, ne  // ne = any
  40ad90:	ldp	x29, x30, [sp], #32
  40ad94:	ret
  40ad98:	mov	w0, #0x1                   	// #1
  40ad9c:	bl	40b784 <__fxstatat@plt+0x94d4>
  40ada0:	b	40ade8 <__fxstatat@plt+0x8b38>
  40ada4:	mov	w0, #0x0                   	// #0
  40ada8:	b	40ad90 <__fxstatat@plt+0x8ae0>
  40adac:	mov	x0, #0x7fff                	// #32767
  40adb0:	cmp	x3, x0
  40adb4:	b.ne	40ade0 <__fxstatat@plt+0x8b30>  // b.any
  40adb8:	orr	x4, x2, x4
  40adbc:	cbz	x4, 40ade0 <__fxstatat@plt+0x8b30>
  40adc0:	tst	x2, #0x800000000000
  40adc4:	b.eq	40ad98 <__fxstatat@plt+0x8ae8>  // b.none
  40adc8:	mov	x1, #0x7fff                	// #32767
  40adcc:	mov	w0, #0x1                   	// #1
  40add0:	cmp	x5, x1
  40add4:	b.ne	40ad90 <__fxstatat@plt+0x8ae0>  // b.any
  40add8:	orr	x6, x7, x6
  40addc:	cbz	x6, 40ad90 <__fxstatat@plt+0x8ae0>
  40ade0:	tst	x7, #0x800000000000
  40ade4:	b.eq	40ad98 <__fxstatat@plt+0x8ae8>  // b.none
  40ade8:	mov	w0, #0x1                   	// #1
  40adec:	b	40ad90 <__fxstatat@plt+0x8ae0>
  40adf0:	stp	x29, x30, [sp, #-32]!
  40adf4:	mov	x29, sp
  40adf8:	str	q0, [sp, #16]
  40adfc:	ldp	x8, x1, [sp, #16]
  40ae00:	str	q1, [sp, #16]
  40ae04:	ldp	x7, x0, [sp, #16]
  40ae08:	mrs	x2, fpcr
  40ae0c:	ubfx	x10, x1, #48, #15
  40ae10:	lsr	x2, x0, #63
  40ae14:	ubfx	x4, x1, #0, #48
  40ae18:	lsr	x1, x1, #63
  40ae1c:	ubfx	x3, x0, #0, #48
  40ae20:	ubfx	x9, x0, #48, #15
  40ae24:	mov	x5, x8
  40ae28:	mov	x0, #0x7fff                	// #32767
  40ae2c:	and	w1, w1, #0xff
  40ae30:	mov	x6, x7
  40ae34:	and	w2, w2, #0xff
  40ae38:	cmp	x10, x0
  40ae3c:	b.ne	40ae48 <__fxstatat@plt+0x8b98>  // b.any
  40ae40:	orr	x11, x4, x8
  40ae44:	cbnz	x11, 40af18 <__fxstatat@plt+0x8c68>
  40ae48:	cmp	x9, x0
  40ae4c:	b.ne	40ae58 <__fxstatat@plt+0x8ba8>  // b.any
  40ae50:	orr	x0, x3, x6
  40ae54:	cbnz	x0, 40af18 <__fxstatat@plt+0x8c68>
  40ae58:	cbnz	x10, 40ae98 <__fxstatat@plt+0x8be8>
  40ae5c:	orr	x5, x4, x5
  40ae60:	cmp	x5, #0x0
  40ae64:	cset	w5, eq  // eq = none
  40ae68:	cbnz	x9, 40aea0 <__fxstatat@plt+0x8bf0>
  40ae6c:	orr	x6, x3, x6
  40ae70:	cmp	x6, #0x0
  40ae74:	cset	w0, eq  // eq = none
  40ae78:	csel	w6, w5, wzr, eq  // eq = none
  40ae7c:	cbnz	w6, 40af28 <__fxstatat@plt+0x8c78>
  40ae80:	and	x2, x2, #0xff
  40ae84:	cbz	w5, 40aea8 <__fxstatat@plt+0x8bf8>
  40ae88:	cmp	x2, #0x0
  40ae8c:	csinv	w0, w5, wzr, ne  // ne = any
  40ae90:	ldp	x29, x30, [sp], #32
  40ae94:	ret
  40ae98:	mov	w5, #0x0                   	// #0
  40ae9c:	b	40ae68 <__fxstatat@plt+0x8bb8>
  40aea0:	mov	w0, #0x0                   	// #0
  40aea4:	b	40ae80 <__fxstatat@plt+0x8bd0>
  40aea8:	and	x1, x1, #0xff
  40aeac:	cbz	w0, 40aebc <__fxstatat@plt+0x8c0c>
  40aeb0:	cmp	x1, #0x0
  40aeb4:	csinv	w0, w0, wzr, eq  // eq = none
  40aeb8:	b	40ae90 <__fxstatat@plt+0x8be0>
  40aebc:	cmp	x1, x2
  40aec0:	b.eq	40aed4 <__fxstatat@plt+0x8c24>  // b.none
  40aec4:	mov	w0, #0xffffffff            	// #-1
  40aec8:	cmp	x1, #0x0
  40aecc:	cneg	w0, w0, eq  // eq = none
  40aed0:	b	40ae90 <__fxstatat@plt+0x8be0>
  40aed4:	cmp	x10, x9
  40aed8:	b.gt	40aec4 <__fxstatat@plt+0x8c14>
  40aedc:	b.ge	40aee8 <__fxstatat@plt+0x8c38>  // b.tcont
  40aee0:	mov	w0, #0x1                   	// #1
  40aee4:	b	40aec8 <__fxstatat@plt+0x8c18>
  40aee8:	cmp	x4, x3
  40aeec:	b.hi	40aec4 <__fxstatat@plt+0x8c14>  // b.pmore
  40aef0:	cset	w2, eq  // eq = none
  40aef4:	cmp	w2, #0x0
  40aef8:	ccmp	x8, x7, #0x0, ne  // ne = any
  40aefc:	b.hi	40aec4 <__fxstatat@plt+0x8c14>  // b.pmore
  40af00:	cmp	x4, x3
  40af04:	b.cc	40aee0 <__fxstatat@plt+0x8c30>  // b.lo, b.ul, b.last
  40af08:	cmp	w2, #0x0
  40af0c:	ccmp	x8, x7, #0x2, ne  // ne = any
  40af10:	b.cs	40ae90 <__fxstatat@plt+0x8be0>  // b.hs, b.nlast
  40af14:	b	40aee0 <__fxstatat@plt+0x8c30>
  40af18:	mov	w0, #0x1                   	// #1
  40af1c:	bl	40b784 <__fxstatat@plt+0x94d4>
  40af20:	mov	w0, #0x2                   	// #2
  40af24:	b	40ae90 <__fxstatat@plt+0x8be0>
  40af28:	mov	w0, #0x0                   	// #0
  40af2c:	b	40ae90 <__fxstatat@plt+0x8be0>
  40af30:	stp	x29, x30, [sp, #-32]!
  40af34:	mov	x29, sp
  40af38:	str	q0, [sp, #16]
  40af3c:	ldp	x8, x4, [sp, #16]
  40af40:	str	q1, [sp, #16]
  40af44:	ldp	x1, x9, [sp, #16]
  40af48:	mrs	x6, fpcr
  40af4c:	ubfx	x11, x4, #0, #48
  40af50:	ubfx	x10, x4, #48, #15
  40af54:	lsr	x4, x4, #63
  40af58:	and	w5, w4, #0xff
  40af5c:	cbz	w10, 40af90 <__fxstatat@plt+0x8ce0>
  40af60:	mov	w2, #0x7fff                	// #32767
  40af64:	cmp	w10, w2
  40af68:	b.eq	40aff0 <__fxstatat@plt+0x8d40>  // b.none
  40af6c:	and	x10, x10, #0xffff
  40af70:	extr	x11, x11, x8, #61
  40af74:	mov	x12, #0xffffffffffffc001    	// #-16383
  40af78:	orr	x11, x11, #0x8000000000000
  40af7c:	lsl	x2, x8, #3
  40af80:	add	x10, x10, x12
  40af84:	mov	x15, #0x0                   	// #0
  40af88:	mov	w0, #0x0                   	// #0
  40af8c:	b	40b010 <__fxstatat@plt+0x8d60>
  40af90:	orr	x2, x11, x8
  40af94:	cbz	x2, 40b090 <__fxstatat@plt+0x8de0>
  40af98:	clz	x2, x8
  40af9c:	cmp	x11, #0x0
  40afa0:	clz	x0, x11
  40afa4:	add	x2, x2, #0x40
  40afa8:	csel	x0, x2, x0, eq  // eq = none
  40afac:	sub	x7, x0, #0xf
  40afb0:	cmp	x7, #0x3c
  40afb4:	b.gt	40afe0 <__fxstatat@plt+0x8d30>
  40afb8:	add	w2, w7, #0x3
  40afbc:	mov	w10, #0x3d                  	// #61
  40afc0:	sub	w7, w10, w7
  40afc4:	lsl	x11, x11, x2
  40afc8:	lsr	x7, x8, x7
  40afcc:	orr	x11, x7, x11
  40afd0:	lsl	x2, x8, x2
  40afd4:	mov	x10, #0xffffffffffffc011    	// #-16367
  40afd8:	sub	x10, x10, x0
  40afdc:	b	40af84 <__fxstatat@plt+0x8cd4>
  40afe0:	sub	w11, w7, #0x3d
  40afe4:	mov	x2, #0x0                   	// #0
  40afe8:	lsl	x11, x8, x11
  40afec:	b	40afd4 <__fxstatat@plt+0x8d24>
  40aff0:	orr	x2, x11, x8
  40aff4:	cbz	x2, 40b0a0 <__fxstatat@plt+0x8df0>
  40aff8:	lsr	x0, x11, #47
  40affc:	mov	x2, x8
  40b000:	eor	x0, x0, #0x1
  40b004:	mov	x10, #0x7fff                	// #32767
  40b008:	and	w0, w0, #0x1
  40b00c:	mov	x15, #0x3                   	// #3
  40b010:	lsr	x8, x9, #63
  40b014:	ubfx	x12, x9, #0, #48
  40b018:	ubfx	x7, x9, #48, #15
  40b01c:	and	w3, w8, #0xff
  40b020:	mov	x16, x8
  40b024:	cbz	w7, 40b0b0 <__fxstatat@plt+0x8e00>
  40b028:	mov	w8, #0x7fff                	// #32767
  40b02c:	cmp	w7, w8
  40b030:	b.eq	40b110 <__fxstatat@plt+0x8e60>  // b.none
  40b034:	and	x7, x7, #0xffff
  40b038:	extr	x12, x12, x1, #61
  40b03c:	mov	x8, #0xffffffffffffc001    	// #-16383
  40b040:	orr	x12, x12, #0x8000000000000
  40b044:	lsl	x1, x1, #3
  40b048:	add	x7, x7, x8
  40b04c:	mov	x8, #0x0                   	// #0
  40b050:	eor	w5, w5, w3
  40b054:	orr	x3, x8, x15, lsl #2
  40b058:	add	x10, x7, x10
  40b05c:	sub	x3, x3, #0x1
  40b060:	and	x5, x5, #0xff
  40b064:	add	x9, x10, #0x1
  40b068:	cmp	x3, #0xe
  40b06c:	b.hi	40b184 <__fxstatat@plt+0x8ed4>  // b.pmore
  40b070:	cmp	w3, #0xe
  40b074:	b.hi	40b184 <__fxstatat@plt+0x8ed4>  // b.pmore
  40b078:	adrp	x7, 40d000 <__fxstatat@plt+0xad50>
  40b07c:	add	x7, x7, #0x3a0
  40b080:	ldrh	w3, [x7, w3, uxtw #1]
  40b084:	adr	x7, 40b090 <__fxstatat@plt+0x8de0>
  40b088:	add	x3, x7, w3, sxth #2
  40b08c:	br	x3
  40b090:	mov	x11, #0x0                   	// #0
  40b094:	mov	x10, #0x0                   	// #0
  40b098:	mov	x15, #0x1                   	// #1
  40b09c:	b	40af88 <__fxstatat@plt+0x8cd8>
  40b0a0:	mov	x11, #0x0                   	// #0
  40b0a4:	mov	x10, #0x7fff                	// #32767
  40b0a8:	mov	x15, #0x2                   	// #2
  40b0ac:	b	40af88 <__fxstatat@plt+0x8cd8>
  40b0b0:	orr	x7, x12, x1
  40b0b4:	cbz	x7, 40b12c <__fxstatat@plt+0x8e7c>
  40b0b8:	clz	x13, x1
  40b0bc:	cmp	x12, #0x0
  40b0c0:	add	x13, x13, #0x40
  40b0c4:	clz	x7, x12
  40b0c8:	csel	x9, x13, x7, eq  // eq = none
  40b0cc:	sub	x13, x9, #0xf
  40b0d0:	cmp	x13, #0x3c
  40b0d4:	b.gt	40b100 <__fxstatat@plt+0x8e50>
  40b0d8:	add	w7, w13, #0x3
  40b0dc:	mov	w14, #0x3d                  	// #61
  40b0e0:	sub	w13, w14, w13
  40b0e4:	lsl	x12, x12, x7
  40b0e8:	lsr	x13, x1, x13
  40b0ec:	orr	x12, x13, x12
  40b0f0:	lsl	x1, x1, x7
  40b0f4:	mov	x7, #0xffffffffffffc011    	// #-16367
  40b0f8:	sub	x7, x7, x9
  40b0fc:	b	40b04c <__fxstatat@plt+0x8d9c>
  40b100:	sub	w12, w13, #0x3d
  40b104:	lsl	x12, x1, x12
  40b108:	mov	x1, #0x0                   	// #0
  40b10c:	b	40b0f4 <__fxstatat@plt+0x8e44>
  40b110:	orr	x7, x12, x1
  40b114:	cbz	x7, 40b140 <__fxstatat@plt+0x8e90>
  40b118:	tst	x12, #0x800000000000
  40b11c:	mov	x7, #0x7fff                	// #32767
  40b120:	csinc	w0, w0, wzr, ne  // ne = any
  40b124:	mov	x8, #0x3                   	// #3
  40b128:	b	40b050 <__fxstatat@plt+0x8da0>
  40b12c:	mov	x12, #0x0                   	// #0
  40b130:	mov	x1, #0x0                   	// #0
  40b134:	mov	x7, #0x0                   	// #0
  40b138:	mov	x8, #0x1                   	// #1
  40b13c:	b	40b050 <__fxstatat@plt+0x8da0>
  40b140:	mov	x12, #0x0                   	// #0
  40b144:	mov	x1, #0x0                   	// #0
  40b148:	mov	x7, #0x7fff                	// #32767
  40b14c:	mov	x8, #0x2                   	// #2
  40b150:	b	40b050 <__fxstatat@plt+0x8da0>
  40b154:	mov	x12, x11
  40b158:	mov	x1, x2
  40b15c:	mov	x8, x15
  40b160:	cmp	x8, #0x2
  40b164:	b.eq	40b5b0 <__fxstatat@plt+0x9300>  // b.none
  40b168:	cmp	x8, #0x3
  40b16c:	b.eq	40b5a0 <__fxstatat@plt+0x92f0>  // b.none
  40b170:	cmp	x8, #0x1
  40b174:	b.ne	40b2e4 <__fxstatat@plt+0x9034>  // b.any
  40b178:	mov	x1, #0x0                   	// #0
  40b17c:	mov	x2, #0x0                   	// #0
  40b180:	b	40b564 <__fxstatat@plt+0x92b4>
  40b184:	lsr	x14, x2, #32
  40b188:	and	x15, x1, #0xffffffff
  40b18c:	lsr	x4, x1, #32
  40b190:	and	x2, x2, #0xffffffff
  40b194:	mul	x1, x14, x15
  40b198:	mul	x3, x15, x2
  40b19c:	madd	x13, x4, x2, x1
  40b1a0:	mul	x17, x14, x4
  40b1a4:	add	x13, x13, x3, lsr #32
  40b1a8:	cmp	x1, x13
  40b1ac:	b.ls	40b1b8 <__fxstatat@plt+0x8f08>  // b.plast
  40b1b0:	mov	x1, #0x100000000           	// #4294967296
  40b1b4:	add	x17, x17, x1
  40b1b8:	and	x3, x3, #0xffffffff
  40b1bc:	and	x1, x12, #0xffffffff
  40b1c0:	lsr	x7, x13, #32
  40b1c4:	add	x13, x3, x13, lsl #32
  40b1c8:	lsr	x3, x12, #32
  40b1cc:	mul	x12, x14, x1
  40b1d0:	mul	x18, x2, x1
  40b1d4:	madd	x2, x3, x2, x12
  40b1d8:	mul	x14, x14, x3
  40b1dc:	add	x8, x2, x18, lsr #32
  40b1e0:	cmp	x12, x8
  40b1e4:	b.ls	40b1f0 <__fxstatat@plt+0x8f40>  // b.plast
  40b1e8:	mov	x2, #0x100000000           	// #4294967296
  40b1ec:	add	x14, x14, x2
  40b1f0:	lsr	x16, x11, #32
  40b1f4:	and	x11, x11, #0xffffffff
  40b1f8:	and	x18, x18, #0xffffffff
  40b1fc:	add	x14, x14, x8, lsr #32
  40b200:	add	x18, x18, x8, lsl #32
  40b204:	mul	x8, x15, x11
  40b208:	add	x7, x7, x18
  40b20c:	mul	x15, x16, x15
  40b210:	mul	x2, x4, x16
  40b214:	madd	x4, x4, x11, x15
  40b218:	add	x4, x4, x8, lsr #32
  40b21c:	cmp	x15, x4
  40b220:	b.ls	40b22c <__fxstatat@plt+0x8f7c>  // b.plast
  40b224:	mov	x12, #0x100000000           	// #4294967296
  40b228:	add	x2, x2, x12
  40b22c:	mul	x12, x16, x1
  40b230:	and	x8, x8, #0xffffffff
  40b234:	mul	x16, x3, x16
  40b238:	add	x15, x2, x4, lsr #32
  40b23c:	madd	x3, x3, x11, x12
  40b240:	add	x8, x8, x4, lsl #32
  40b244:	mul	x4, x11, x1
  40b248:	add	x3, x3, x4, lsr #32
  40b24c:	cmp	x12, x3
  40b250:	b.ls	40b25c <__fxstatat@plt+0x8fac>  // b.plast
  40b254:	mov	x1, #0x100000000           	// #4294967296
  40b258:	add	x16, x16, x1
  40b25c:	and	x2, x4, #0xffffffff
  40b260:	add	x7, x17, x7
  40b264:	add	x2, x2, x3, lsl #32
  40b268:	lsr	x3, x3, #32
  40b26c:	adds	x2, x2, x14
  40b270:	cset	x4, cs  // cs = hs, nlast
  40b274:	cmp	x7, x18
  40b278:	cset	x1, cc  // cc = lo, ul, last
  40b27c:	adds	x2, x2, x1
  40b280:	cset	x1, cs  // cs = hs, nlast
  40b284:	cmp	x4, #0x0
  40b288:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  40b28c:	cinc	x3, x3, ne  // ne = any
  40b290:	adds	x7, x7, x8
  40b294:	cset	x1, cs  // cs = hs, nlast
  40b298:	adds	x2, x2, x15
  40b29c:	cset	x4, cs  // cs = hs, nlast
  40b2a0:	adds	x2, x2, x1
  40b2a4:	cset	x1, cs  // cs = hs, nlast
  40b2a8:	cmp	x4, #0x0
  40b2ac:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  40b2b0:	orr	x13, x13, x7, lsl #13
  40b2b4:	cinc	x1, x16, ne  // ne = any
  40b2b8:	cmp	x13, #0x0
  40b2bc:	add	x3, x1, x3
  40b2c0:	cset	x1, ne  // ne = any
  40b2c4:	orr	x7, x1, x7, lsr #51
  40b2c8:	orr	x1, x7, x2, lsl #13
  40b2cc:	extr	x12, x3, x2, #51
  40b2d0:	tbz	x3, #39, 40b36c <__fxstatat@plt+0x90bc>
  40b2d4:	and	x2, x1, #0x1
  40b2d8:	orr	x1, x2, x1, lsr #1
  40b2dc:	orr	x1, x1, x12, lsl #63
  40b2e0:	lsr	x12, x12, #1
  40b2e4:	mov	x2, #0x3fff                	// #16383
  40b2e8:	add	x3, x9, x2
  40b2ec:	cmp	x3, #0x0
  40b2f0:	b.le	40b438 <__fxstatat@plt+0x9188>
  40b2f4:	tst	x1, #0x7
  40b2f8:	b.eq	40b384 <__fxstatat@plt+0x90d4>  // b.none
  40b2fc:	and	x2, x6, #0xc00000
  40b300:	orr	w0, w0, #0x10
  40b304:	cmp	x2, #0x400, lsl #12
  40b308:	b.eq	40b374 <__fxstatat@plt+0x90c4>  // b.none
  40b30c:	cmp	x2, #0x800, lsl #12
  40b310:	b.eq	40b380 <__fxstatat@plt+0x90d0>  // b.none
  40b314:	cbnz	x2, 40b384 <__fxstatat@plt+0x90d4>
  40b318:	and	x2, x1, #0xf
  40b31c:	cmp	x2, #0x4
  40b320:	b.eq	40b384 <__fxstatat@plt+0x90d4>  // b.none
  40b324:	adds	x1, x1, #0x4
  40b328:	cinc	x12, x12, cs  // cs = hs, nlast
  40b32c:	b	40b384 <__fxstatat@plt+0x90d4>
  40b330:	tbz	x11, #47, 40b344 <__fxstatat@plt+0x9094>
  40b334:	tbnz	x12, #47, 40b344 <__fxstatat@plt+0x9094>
  40b338:	mov	x11, x12
  40b33c:	mov	x2, x1
  40b340:	mov	x4, x16
  40b344:	orr	x1, x11, #0x800000000000
  40b348:	mov	x5, x4
  40b34c:	mov	x3, #0x7fff                	// #32767
  40b350:	b	40b3a4 <__fxstatat@plt+0x90f4>
  40b354:	mov	x12, x11
  40b358:	mov	x1, x2
  40b35c:	mov	x5, x4
  40b360:	b	40b15c <__fxstatat@plt+0x8eac>
  40b364:	mov	x5, x16
  40b368:	b	40b160 <__fxstatat@plt+0x8eb0>
  40b36c:	mov	x9, x10
  40b370:	b	40b2e4 <__fxstatat@plt+0x9034>
  40b374:	cbnz	x5, 40b384 <__fxstatat@plt+0x90d4>
  40b378:	adds	x1, x1, #0x8
  40b37c:	b	40b328 <__fxstatat@plt+0x9078>
  40b380:	cbnz	x5, 40b378 <__fxstatat@plt+0x90c8>
  40b384:	tbz	x12, #52, 40b390 <__fxstatat@plt+0x90e0>
  40b388:	and	x12, x12, #0xffefffffffffffff
  40b38c:	add	x3, x9, #0x4, lsl #12
  40b390:	mov	x4, #0x7ffe                	// #32766
  40b394:	cmp	x3, x4
  40b398:	b.gt	40b3d8 <__fxstatat@plt+0x9128>
  40b39c:	extr	x2, x12, x1, #3
  40b3a0:	lsr	x1, x12, #3
  40b3a4:	and	x3, x3, #0x7fff
  40b3a8:	mov	x7, #0x0                   	// #0
  40b3ac:	bfxil	x7, x1, #0, #48
  40b3b0:	orr	w3, w3, w5, lsl #15
  40b3b4:	fmov	d0, x2
  40b3b8:	bfi	x7, x3, #48, #16
  40b3bc:	fmov	v0.d[1], x7
  40b3c0:	cbz	w0, 40b3d0 <__fxstatat@plt+0x9120>
  40b3c4:	str	q0, [sp, #16]
  40b3c8:	bl	40b784 <__fxstatat@plt+0x94d4>
  40b3cc:	ldr	q0, [sp, #16]
  40b3d0:	ldp	x29, x30, [sp], #32
  40b3d4:	ret
  40b3d8:	and	x2, x6, #0xc00000
  40b3dc:	cmp	x2, #0x400, lsl #12
  40b3e0:	b.eq	40b404 <__fxstatat@plt+0x9154>  // b.none
  40b3e4:	cmp	x2, #0x800, lsl #12
  40b3e8:	b.eq	40b418 <__fxstatat@plt+0x9168>  // b.none
  40b3ec:	cbnz	x2, 40b42c <__fxstatat@plt+0x917c>
  40b3f0:	mov	x3, #0x7fff                	// #32767
  40b3f4:	mov	w1, #0x14                  	// #20
  40b3f8:	orr	w0, w0, w1
  40b3fc:	mov	x1, x2
  40b400:	b	40b3a4 <__fxstatat@plt+0x90f4>
  40b404:	cmp	x5, #0x0
  40b408:	mov	x3, #0x7fff                	// #32767
  40b40c:	csetm	x2, ne  // ne = any
  40b410:	csel	x3, x3, x4, eq  // eq = none
  40b414:	b	40b3f4 <__fxstatat@plt+0x9144>
  40b418:	cmp	x5, #0x0
  40b41c:	mov	x3, #0x7fff                	// #32767
  40b420:	csetm	x2, eq  // eq = none
  40b424:	csel	x3, x3, x4, ne  // ne = any
  40b428:	b	40b3f4 <__fxstatat@plt+0x9144>
  40b42c:	mov	x3, x4
  40b430:	mov	x2, #0xffffffffffffffff    	// #-1
  40b434:	b	40b3f4 <__fxstatat@plt+0x9144>
  40b438:	mov	x4, #0x1                   	// #1
  40b43c:	sub	x3, x4, x3
  40b440:	cmp	x3, #0x74
  40b444:	b.gt	40b52c <__fxstatat@plt+0x927c>
  40b448:	cmp	x3, #0x3f
  40b44c:	b.gt	40b4b4 <__fxstatat@plt+0x9204>
  40b450:	mov	w4, #0x40                  	// #64
  40b454:	sub	w4, w4, w3
  40b458:	lsr	x7, x1, x3
  40b45c:	lsl	x1, x1, x4
  40b460:	cmp	x1, #0x0
  40b464:	cset	x1, ne  // ne = any
  40b468:	lsl	x2, x12, x4
  40b46c:	orr	x2, x2, x7
  40b470:	orr	x2, x2, x1
  40b474:	lsr	x1, x12, x3
  40b478:	tst	x2, #0x7
  40b47c:	b.eq	40b4f8 <__fxstatat@plt+0x9248>  // b.none
  40b480:	and	x3, x6, #0xc00000
  40b484:	orr	w0, w0, #0x10
  40b488:	cmp	x3, #0x400, lsl #12
  40b48c:	b.eq	40b4e8 <__fxstatat@plt+0x9238>  // b.none
  40b490:	cmp	x3, #0x800, lsl #12
  40b494:	b.eq	40b4f4 <__fxstatat@plt+0x9244>  // b.none
  40b498:	cbnz	x3, 40b4f8 <__fxstatat@plt+0x9248>
  40b49c:	and	x3, x2, #0xf
  40b4a0:	cmp	x3, #0x4
  40b4a4:	b.eq	40b4f8 <__fxstatat@plt+0x9248>  // b.none
  40b4a8:	adds	x2, x2, #0x4
  40b4ac:	cinc	x1, x1, cs  // cs = hs, nlast
  40b4b0:	b	40b4f8 <__fxstatat@plt+0x9248>
  40b4b4:	sub	w2, w3, #0x40
  40b4b8:	mov	w4, #0x80                  	// #128
  40b4bc:	sub	w4, w4, w3
  40b4c0:	cmp	x3, #0x40
  40b4c4:	lsr	x2, x12, x2
  40b4c8:	lsl	x12, x12, x4
  40b4cc:	csel	x12, x12, xzr, ne  // ne = any
  40b4d0:	orr	x1, x12, x1
  40b4d4:	cmp	x1, #0x0
  40b4d8:	cset	x1, ne  // ne = any
  40b4dc:	orr	x2, x2, x1
  40b4e0:	mov	x1, #0x0                   	// #0
  40b4e4:	b	40b478 <__fxstatat@plt+0x91c8>
  40b4e8:	cbnz	x5, 40b4f8 <__fxstatat@plt+0x9248>
  40b4ec:	adds	x2, x2, #0x8
  40b4f0:	b	40b4ac <__fxstatat@plt+0x91fc>
  40b4f4:	cbnz	x5, 40b4ec <__fxstatat@plt+0x923c>
  40b4f8:	tbz	x1, #51, 40b514 <__fxstatat@plt+0x9264>
  40b4fc:	orr	w0, w0, #0x10
  40b500:	mov	x1, #0x0                   	// #0
  40b504:	mov	x2, #0x0                   	// #0
  40b508:	mov	x3, #0x1                   	// #1
  40b50c:	orr	w0, w0, #0x8
  40b510:	b	40b3a4 <__fxstatat@plt+0x90f4>
  40b514:	mov	x3, #0x0                   	// #0
  40b518:	extr	x2, x1, x2, #3
  40b51c:	lsr	x1, x1, #3
  40b520:	tbnz	w0, #4, 40b50c <__fxstatat@plt+0x925c>
  40b524:	tbz	w6, #11, 40b3a4 <__fxstatat@plt+0x90f4>
  40b528:	b	40b50c <__fxstatat@plt+0x925c>
  40b52c:	orr	x2, x1, x12
  40b530:	cbz	x2, 40b55c <__fxstatat@plt+0x92ac>
  40b534:	and	x6, x6, #0xc00000
  40b538:	orr	w0, w0, #0x10
  40b53c:	cmp	x6, #0x400, lsl #12
  40b540:	b.eq	40b56c <__fxstatat@plt+0x92bc>  // b.none
  40b544:	cmp	x6, #0x800, lsl #12
  40b548:	b.eq	40b57c <__fxstatat@plt+0x92cc>  // b.none
  40b54c:	cmp	x6, #0x0
  40b550:	mov	x2, #0x5                   	// #5
  40b554:	csel	x4, x4, x2, ne  // ne = any
  40b558:	lsr	x2, x4, #3
  40b55c:	orr	w0, w0, #0x8
  40b560:	mov	x1, #0x0                   	// #0
  40b564:	mov	x3, #0x0                   	// #0
  40b568:	b	40b3a4 <__fxstatat@plt+0x90f4>
  40b56c:	cmp	x5, #0x0
  40b570:	mov	x2, #0x9                   	// #9
  40b574:	csel	x4, x2, x4, eq  // eq = none
  40b578:	b	40b558 <__fxstatat@plt+0x92a8>
  40b57c:	cmp	x5, #0x0
  40b580:	mov	x2, #0x9                   	// #9
  40b584:	csel	x4, x2, x4, ne  // ne = any
  40b588:	b	40b558 <__fxstatat@plt+0x92a8>
  40b58c:	mov	x11, #0xffffffffffff        	// #281474976710655
  40b590:	mov	x2, #0xffffffffffffffff    	// #-1
  40b594:	mov	w0, #0x1                   	// #1
  40b598:	mov	x4, #0x0                   	// #0
  40b59c:	b	40b344 <__fxstatat@plt+0x9094>
  40b5a0:	mov	x11, x12
  40b5a4:	mov	x2, x1
  40b5a8:	mov	x4, x5
  40b5ac:	b	40b344 <__fxstatat@plt+0x9094>
  40b5b0:	mov	x1, #0x0                   	// #0
  40b5b4:	mov	x2, #0x0                   	// #0
  40b5b8:	b	40b34c <__fxstatat@plt+0x909c>
  40b5bc:	cbz	w0, 40b5fc <__fxstatat@plt+0x934c>
  40b5c0:	mov	w0, w0
  40b5c4:	mov	w1, #0x403e                	// #16446
  40b5c8:	clz	x2, x0
  40b5cc:	sub	w1, w1, w2
  40b5d0:	mov	w2, #0x402f                	// #16431
  40b5d4:	sxtw	x4, w1
  40b5d8:	sub	w1, w2, w1
  40b5dc:	lsl	x0, x0, x1
  40b5e0:	mov	x3, #0x0                   	// #0
  40b5e4:	mov	x2, #0x0                   	// #0
  40b5e8:	bfxil	x3, x0, #0, #48
  40b5ec:	fmov	d0, x2
  40b5f0:	bfi	x3, x4, #48, #16
  40b5f4:	fmov	v0.d[1], x3
  40b5f8:	ret
  40b5fc:	mov	x0, #0x0                   	// #0
  40b600:	mov	x4, #0x0                   	// #0
  40b604:	b	40b5e0 <__fxstatat@plt+0x9330>
  40b608:	stp	x29, x30, [sp, #-48]!
  40b60c:	mov	x29, sp
  40b610:	str	x19, [sp, #16]
  40b614:	str	q0, [sp, #32]
  40b618:	ldr	x19, [sp, #32]
  40b61c:	ldr	x0, [sp, #40]
  40b620:	mrs	x1, fpcr
  40b624:	ubfx	x3, x0, #48, #15
  40b628:	mov	x1, x19
  40b62c:	mov	x4, #0x3ffe                	// #16382
  40b630:	ubfx	x19, x0, #0, #48
  40b634:	cmp	x3, x4
  40b638:	b.gt	40b658 <__fxstatat@plt+0x93a8>
  40b63c:	cbnz	x3, 40b700 <__fxstatat@plt+0x9450>
  40b640:	orr	x19, x1, x19
  40b644:	cbnz	x19, 40b700 <__fxstatat@plt+0x9450>
  40b648:	mov	x0, x19
  40b64c:	ldr	x19, [sp, #16]
  40b650:	ldp	x29, x30, [sp], #48
  40b654:	ret
  40b658:	lsr	x0, x0, #63
  40b65c:	mov	x4, #0x403f                	// #16447
  40b660:	and	w0, w0, #0xff
  40b664:	and	x5, x0, #0xff
  40b668:	sub	x4, x4, x5
  40b66c:	cmp	x4, x3
  40b670:	b.le	40b6bc <__fxstatat@plt+0x940c>
  40b674:	cbnz	x5, 40b70c <__fxstatat@plt+0x945c>
  40b678:	mov	x4, #0x406f                	// #16495
  40b67c:	sub	x2, x4, x3
  40b680:	orr	x0, x19, #0x1000000000000
  40b684:	cmp	x2, #0x3f
  40b688:	b.gt	40b6d0 <__fxstatat@plt+0x9420>
  40b68c:	mov	w5, #0xffffbfd1            	// #-16431
  40b690:	add	w5, w3, w5
  40b694:	sub	w19, w4, w3
  40b698:	lsl	x2, x1, x5
  40b69c:	cmp	x2, #0x0
  40b6a0:	lsr	x1, x1, x19
  40b6a4:	cset	w2, ne  // ne = any
  40b6a8:	lsl	x19, x0, x5
  40b6ac:	orr	x19, x1, x19
  40b6b0:	cbz	w2, 40b648 <__fxstatat@plt+0x9398>
  40b6b4:	mov	w0, #0x10                  	// #16
  40b6b8:	b	40b6c8 <__fxstatat@plt+0x9418>
  40b6bc:	eor	w0, w0, #0x1
  40b6c0:	sbfx	x19, x0, #0, #1
  40b6c4:	mov	w0, #0x1                   	// #1
  40b6c8:	bl	40b784 <__fxstatat@plt+0x94d4>
  40b6cc:	b	40b648 <__fxstatat@plt+0x9398>
  40b6d0:	mov	w4, #0xffffc011            	// #-16367
  40b6d4:	add	w19, w3, w4
  40b6d8:	cmp	x2, #0x40
  40b6dc:	lsl	x19, x0, x19
  40b6e0:	csel	x19, x19, xzr, ne  // ne = any
  40b6e4:	orr	x19, x19, x1
  40b6e8:	cmp	x19, #0x0
  40b6ec:	mov	w19, #0x402f                	// #16431
  40b6f0:	sub	w19, w19, w3
  40b6f4:	cset	w2, ne  // ne = any
  40b6f8:	lsr	x19, x0, x19
  40b6fc:	b	40b6b0 <__fxstatat@plt+0x9400>
  40b700:	mov	w0, #0x10                  	// #16
  40b704:	mov	x19, #0x0                   	// #0
  40b708:	b	40b6c8 <__fxstatat@plt+0x9418>
  40b70c:	mov	w0, #0x1                   	// #1
  40b710:	b	40b704 <__fxstatat@plt+0x9454>
  40b714:	cbz	x0, 40b778 <__fxstatat@plt+0x94c8>
  40b718:	clz	x2, x0
  40b71c:	mov	w1, #0x403e                	// #16446
  40b720:	sub	w2, w1, w2
  40b724:	mov	x3, #0x406f                	// #16495
  40b728:	sub	x1, x3, w2, sxtw
  40b72c:	sxtw	x4, w2
  40b730:	cmp	x1, #0x3f
  40b734:	b.gt	40b764 <__fxstatat@plt+0x94b4>
  40b738:	mov	w1, #0xffffbfd1            	// #-16431
  40b73c:	add	w1, w2, w1
  40b740:	sub	w2, w3, w2
  40b744:	lsr	x1, x0, x1
  40b748:	lsl	x0, x0, x2
  40b74c:	mov	x3, #0x0                   	// #0
  40b750:	fmov	d0, x0
  40b754:	bfxil	x3, x1, #0, #48
  40b758:	bfi	x3, x4, #48, #16
  40b75c:	fmov	v0.d[1], x3
  40b760:	ret
  40b764:	mov	w1, #0x402f                	// #16431
  40b768:	sub	w1, w1, w2
  40b76c:	lsl	x1, x0, x1
  40b770:	mov	x0, #0x0                   	// #0
  40b774:	b	40b74c <__fxstatat@plt+0x949c>
  40b778:	mov	x1, #0x0                   	// #0
  40b77c:	mov	x4, #0x0                   	// #0
  40b780:	b	40b74c <__fxstatat@plt+0x949c>
  40b784:	tbz	w0, #0, 40b794 <__fxstatat@plt+0x94e4>
  40b788:	movi	v1.2s, #0x0
  40b78c:	fdiv	s0, s1, s1
  40b790:	mrs	x1, fpsr
  40b794:	tbz	w0, #1, 40b7a8 <__fxstatat@plt+0x94f8>
  40b798:	fmov	s1, #1.000000000000000000e+00
  40b79c:	movi	v2.2s, #0x0
  40b7a0:	fdiv	s0, s1, s2
  40b7a4:	mrs	x1, fpsr
  40b7a8:	tbz	w0, #2, 40b7c8 <__fxstatat@plt+0x9518>
  40b7ac:	mov	w1, #0x7f7fffff            	// #2139095039
  40b7b0:	fmov	s1, w1
  40b7b4:	mov	w1, #0xc5ae                	// #50606
  40b7b8:	movk	w1, #0x749d, lsl #16
  40b7bc:	fmov	s2, w1
  40b7c0:	fadd	s0, s1, s2
  40b7c4:	mrs	x1, fpsr
  40b7c8:	tbz	w0, #3, 40b7d8 <__fxstatat@plt+0x9528>
  40b7cc:	movi	v1.2s, #0x80, lsl #16
  40b7d0:	fmul	s0, s1, s1
  40b7d4:	mrs	x1, fpsr
  40b7d8:	tbz	w0, #4, 40b7f0 <__fxstatat@plt+0x9540>
  40b7dc:	mov	w0, #0x7f7fffff            	// #2139095039
  40b7e0:	fmov	s2, #1.000000000000000000e+00
  40b7e4:	fmov	s1, w0
  40b7e8:	fsub	s0, s1, s2
  40b7ec:	mrs	x0, fpsr
  40b7f0:	ret
  40b7f4:	nop
  40b7f8:	stp	x29, x30, [sp, #-64]!
  40b7fc:	mov	x29, sp
  40b800:	stp	x19, x20, [sp, #16]
  40b804:	adrp	x20, 41f000 <__fxstatat@plt+0x1cd50>
  40b808:	add	x20, x20, #0xdf0
  40b80c:	stp	x21, x22, [sp, #32]
  40b810:	adrp	x21, 41f000 <__fxstatat@plt+0x1cd50>
  40b814:	add	x21, x21, #0xde8
  40b818:	sub	x20, x20, x21
  40b81c:	mov	w22, w0
  40b820:	stp	x23, x24, [sp, #48]
  40b824:	mov	x23, x1
  40b828:	mov	x24, x2
  40b82c:	bl	401ce8 <mbrtowc@plt-0x38>
  40b830:	cmp	xzr, x20, asr #3
  40b834:	b.eq	40b860 <__fxstatat@plt+0x95b0>  // b.none
  40b838:	asr	x20, x20, #3
  40b83c:	mov	x19, #0x0                   	// #0
  40b840:	ldr	x3, [x21, x19, lsl #3]
  40b844:	mov	x2, x24
  40b848:	add	x19, x19, #0x1
  40b84c:	mov	x1, x23
  40b850:	mov	w0, w22
  40b854:	blr	x3
  40b858:	cmp	x20, x19
  40b85c:	b.ne	40b840 <__fxstatat@plt+0x9590>  // b.any
  40b860:	ldp	x19, x20, [sp, #16]
  40b864:	ldp	x21, x22, [sp, #32]
  40b868:	ldp	x23, x24, [sp, #48]
  40b86c:	ldp	x29, x30, [sp], #64
  40b870:	ret
  40b874:	nop
  40b878:	ret
  40b87c:	nop
  40b880:	adrp	x2, 420000 <__fxstatat@plt+0x1dd50>
  40b884:	mov	x1, #0x0                   	// #0
  40b888:	ldr	x2, [x2, #728]
  40b88c:	b	401e00 <__cxa_atexit@plt>
  40b890:	mov	x2, x1
  40b894:	mov	x1, x0
  40b898:	mov	w0, #0x0                   	// #0
  40b89c:	b	402290 <__xstat@plt>
  40b8a0:	mov	x2, x1
  40b8a4:	mov	x1, x0
  40b8a8:	mov	w0, #0x0                   	// #0
  40b8ac:	b	402190 <__lxstat@plt>
  40b8b0:	mov	x4, x1
  40b8b4:	mov	x5, x2
  40b8b8:	mov	w1, w0
  40b8bc:	mov	x2, x4
  40b8c0:	mov	w0, #0x0                   	// #0
  40b8c4:	mov	w4, w3
  40b8c8:	mov	x3, x5
  40b8cc:	b	4022b0 <__fxstatat@plt>

Disassembly of section .fini:

000000000040b8d0 <.fini>:
  40b8d0:	stp	x29, x30, [sp, #-16]!
  40b8d4:	mov	x29, sp
  40b8d8:	ldp	x29, x30, [sp], #16
  40b8dc:	ret
