{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606985254922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606985254925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  3 02:47:34 2020 " "Processing started: Thu Dec  3 02:47:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606985254925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985254925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mp4 -c mp4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mp4 -c mp4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985254925 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606985255734 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606985255734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/scott_cp4/data_array_p.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/scott_cp4/data_array_p.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_array_p " "Found entity 1: data_array_p" {  } { { "hdl/scott_cp4/data_array_p.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/scott_cp4/data_array_p.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/scott_cp4/cache_p_way.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/scott_cp4/cache_p_way.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_p_way " "Found entity 1: cache_p_way" {  } { { "hdl/scott_cp4/cache_p_way.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/scott_cp4/cache_p_way.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/scott_cp4/cache_p_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/scott_cp4/cache_p_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_p_datapath " "Found entity 1: cache_p_datapath" {  } { { "hdl/scott_cp4/cache_p_datapath.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/scott_cp4/cache_p_datapath.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/scott_cp4/cache_p.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/scott_cp4/cache_p.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_p " "Found entity 1: cache_p" {  } { { "hdl/scott_cp4/cache_p.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/scott_cp4/cache_p.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/scott_cp4/cache_IF_ID.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/scott_cp4/cache_IF_ID.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_IF_ID " "Found entity 1: cache_IF_ID" {  } { { "hdl/scott_cp4/cache_IF_ID.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/scott_cp4/cache_IF_ID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/scott_cp4/array_p.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/scott_cp4/array_p.sv" { { "Info" "ISGN_ENTITY_NAME" "1 array_p " "Found entity 1: array_p" {  } { { "hdl/scott_cp4/array_p.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/scott_cp4/array_p.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/scott_cp4/arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/scott_cp4/arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "hdl/scott_cp4/arbiter.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/scott_cp4/arbiter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272651 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lru_array.sv(38) " "Verilog HDL information at lru_array.sv(38): always construct contains both blocking and non-blocking assignments" {  } { { "hdl/scott_cp4/lru_array.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/scott_cp4/lru_array.sv" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606985272656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/scott_cp4/lru_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/scott_cp4/lru_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lru_array " "Found entity 1: lru_array" {  } { { "hdl/scott_cp4/lru_array.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/scott_cp4/lru_array.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/cacheline_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/cacheline_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cacheline_adaptor " "Found entity 1: cacheline_adaptor" {  } { { "hdl/cache/cacheline_adapter.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/cacheline_adapter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/line_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/line_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 line_adapter " "Found entity 1: line_adapter" {  } { { "hdl/cache/line_adapter.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/line_adapter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/rv32i_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file hdl/rv32i_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv32i_types (SystemVerilog) " "Found design unit 1: rv32i_types (SystemVerilog)" {  } { { "hdl/rv32i_types.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/rv32i_types.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/rv32i_mux_types.sv 5 0 " "Found 5 design units, including 0 entities, in source file hdl/rv32i_mux_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcmux (SystemVerilog) " "Found design unit 1: pcmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/rv32i_mux_types.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272680 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 marmux (SystemVerilog) " "Found design unit 2: marmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/rv32i_mux_types.sv" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272680 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cmpmux (SystemVerilog) " "Found design unit 3: cmpmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/rv32i_mux_types.sv" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272680 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alumux (SystemVerilog) " "Found design unit 4: alumux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/rv32i_mux_types.sv" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272680 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 regfilemux (SystemVerilog) " "Found design unit 5: regfilemux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/rv32i_mux_types.sv" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mp4.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/mp4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp4 " "Found entity 1: mp4" {  } { { "hdl/mp4.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/mp4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/WB.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/WB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "hdl/pipeline/WB.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/WB.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/sreg_MEM_WB.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/sreg_MEM_WB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sreg_MEM_WB " "Found entity 1: sreg_MEM_WB" {  } { { "hdl/pipeline/sreg_MEM_WB.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/sreg_MEM_WB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272697 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sreg_IF_ID.sv(16) " "Verilog HDL information at sreg_IF_ID.sv(16): always construct contains both blocking and non-blocking assignments" {  } { { "hdl/pipeline/sreg_IF_ID.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/sreg_IF_ID.sv" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606985272702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/sreg_IF_ID.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/sreg_IF_ID.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sreg_IF_ID " "Found entity 1: sreg_IF_ID" {  } { { "hdl/pipeline/sreg_IF_ID.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/sreg_IF_ID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/sreg_ID_EX.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/sreg_ID_EX.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sreg_ID_EX " "Found entity 1: sreg_ID_EX" {  } { { "hdl/pipeline/sreg_ID_EX.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/sreg_ID_EX.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/sreg_EX_MEM.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/sreg_EX_MEM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sreg_EX_MEM " "Found entity 1: sreg_EX_MEM" {  } { { "hdl/pipeline/sreg_EX_MEM.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/sreg_EX_MEM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/MEM.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/MEM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "hdl/pipeline/MEM.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/MEM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/IF.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/IF.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "hdl/pipeline/IF.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/IF.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/ID.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/ID.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "hdl/pipeline/ID.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/ID.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/hazard_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/hazard_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection " "Found entity 1: hazard_detection" {  } { { "hdl/pipeline/hazard_detection.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/hazard_detection.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/EX.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/EX.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX " "Found entity 1: EX" {  } { { "hdl/pipeline/EX.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/EX.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/control_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/control_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_rom " "Found entity 1: control_rom" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/control_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "hdl/cpu/register.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cpu/register.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "hdl/cpu/regfile.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cpu/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/pc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/pc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "hdl/cpu/pc_reg.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cpu/pc_reg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/cpu_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/cpu_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_datapath " "Found entity 1: cpu_datapath" {  } { { "hdl/cpu/cpu_datapath.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cpu/cpu_datapath.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/cmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/cmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "hdl/cpu/cmp.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cpu/cmp.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "hdl/cpu/alu.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cpu/alu.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/data_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/data_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_array " "Found entity 1: data_array" {  } { { "hdl/cache/data_array.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/data_array.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/cache_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/cache_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_datapath " "Found entity 1: cache_datapath" {  } { { "hdl/cache/cache_datapath.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/cache_datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/cache_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/cache_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_control " "Found entity 1: cache_control" {  } { { "hdl/cache/cache_control.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/cache_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "hdl/cache/cache.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/cache.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/array.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 array " "Found entity 1: array" {  } { { "hdl/cache/array.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/array.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606985272816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272816 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_byte_sel cache_p_way.sv(31) " "Verilog HDL Implicit Net warning at cache_p_way.sv(31): created implicit net for \"mem_byte_sel\"" {  } { { "hdl/scott_cp4/cache_p_way.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/scott_cp4/cache_p_way.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606985272817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "index cache_p_way.sv(44) " "Verilog HDL Implicit Net warning at cache_p_way.sv(44): created implicit net for \"index\"" {  } { { "hdl/scott_cp4/cache_p_way.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/scott_cp4/cache_p_way.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606985272817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IF_ID_cpu_data cache_p_datapath.sv(210) " "Verilog HDL Implicit Net warning at cache_p_datapath.sv(210): created implicit net for \"IF_ID_cpu_data\"" {  } { { "hdl/scott_cp4/cache_p_datapath.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/scott_cp4/cache_p_datapath.sv" 210 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606985272817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_in cache_p_datapath.sv(233) " "Verilog HDL Implicit Net warning at cache_p_datapath.sv(233): created implicit net for \"data_in\"" {  } { { "hdl/scott_cp4/cache_p_datapath.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/scott_cp4/cache_p_datapath.sv" 233 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606985272817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_mem_write mp4.sv(71) " "Verilog HDL Implicit Net warning at mp4.sv(71): created implicit net for \"i_mem_write\"" {  } { { "hdl/mp4.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/mp4.sv" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606985272818 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_out sreg_IF_ID.sv(33) " "Verilog HDL Implicit Net warning at sreg_IF_ID.sv(33): created implicit net for \"addr_out\"" {  } { { "hdl/pipeline/sreg_IF_ID.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/sreg_IF_ID.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606985272818 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "load_regfile_h ID.sv(24) " "Verilog HDL Implicit Net warning at ID.sv(24): created implicit net for \"load_regfile_h\"" {  } { { "hdl/pipeline/ID.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/ID.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606985272818 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "next_state arbiter.sv(130) " "Verilog HDL error at arbiter.sv(130): object \"next_state\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "hdl/scott_cp4/arbiter.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/scott_cp4/arbiter.sv" 130 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1606985272821 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "next_state arbiter.sv(136) " "Verilog HDL error at arbiter.sv(136): object \"next_state\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "hdl/scott_cp4/arbiter.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/scott_cp4/arbiter.sv" 136 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1606985272821 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/scottl4/hydration_is_key/mp4/output_files/mp4.map.smsg " "Generated suppressed messages file /home/scottl4/hydration_is_key/mp4/output_files/mp4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272854 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1060 " "Peak virtual memory: 1060 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606985272952 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec  3 02:47:52 2020 " "Processing ended: Thu Dec  3 02:47:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606985272952 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606985272952 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606985272952 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985272952 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606985273702 ""}
