m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/Users/dante/Practicas_FPGAs/BCD/simulation/questa
T_opt
!s110 1740532606
VY1_JJaiU0?N1eUfXdV<fo2
04 19 4 work DecodificadorBCD_tb fast 0
=1-d843ae07b1ae-67be6b7e-232-4320
R0
!s12b OEM100
!s124 OEM10U6 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vDecoder
2C:/Users/dante/Practicas_FPGAs/BCD/Decoder.v
Z3 !s110 1740532605
!i10b 1
!s100 06j0?X9T0?Cj1VohZTSI[2
I9W3lI4EK[W2fk7RLoQ@UT2
R1
w1739888692
8C:/Users/dante/Practicas_FPGAs/BCD/Decoder.v
FC:/Users/dante/Practicas_FPGAs/BCD/Decoder.v
!i122 1
L0 1 26
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2023.3;77
r1
!s85 0
31
Z6 !s108 1740532605.000000
!s107 C:/Users/dante/Practicas_FPGAs/BCD/Decoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/dante/Practicas_FPGAs/BCD|C:/Users/dante/Practicas_FPGAs/BCD/Decoder.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 -vlog01compat -work work +incdir+C:/Users/dante/Practicas_FPGAs/BCD -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
n@decoder
vDecodificadorBCD
2C:/Users/dante/Practicas_FPGAs/BCD/DecodificadorBCD.v
R3
!i10b 1
!s100 Ojcn<gIJIE]29c];;:YIY3
I:lH@hX[XFN[7`PnG41CC23
R1
w1739889929
8C:/Users/dante/Practicas_FPGAs/BCD/DecodificadorBCD.v
FC:/Users/dante/Practicas_FPGAs/BCD/DecodificadorBCD.v
!i122 0
L0 1 43
R4
R5
r1
!s85 0
31
R6
!s107 C:/Users/dante/Practicas_FPGAs/BCD/DecodificadorBCD.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/dante/Practicas_FPGAs/BCD|C:/Users/dante/Practicas_FPGAs/BCD/DecodificadorBCD.v|
!i113 0
R7
R8
R2
n@decodificador@b@c@d
vDecodificadorBCD_tb
2C:/Users/dante/Practicas_FPGAs/BCD/DecodificadorBCD_tb.sv
DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
R3
!i10b 1
!s100 7;L_dj[9YBKVT1NHZcOI22
IOOGDOHl[E_SINTz;]A2zT1
S1
R1
w1739889631
8C:/Users/dante/Practicas_FPGAs/BCD/DecodificadorBCD_tb.sv
FC:/Users/dante/Practicas_FPGAs/BCD/DecodificadorBCD_tb.sv
!i122 2
L0 1 36
R4
R5
r1
!s85 0
31
R6
!s107 C:/Users/dante/Practicas_FPGAs/BCD/DecodificadorBCD_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/dante/Practicas_FPGAs/BCD|C:/Users/dante/Practicas_FPGAs/BCD/DecodificadorBCD_tb.sv|
!i113 0
o-sv -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -sv -work work +incdir+C:/Users/dante/Practicas_FPGAs/BCD -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
n@decodificador@b@c@d_tb
