{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758845355121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758845355121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 25 21:09:15 2025 " "Processing started: Thu Sep 25 21:09:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758845355121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845355121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off laboratorio2 -c laboratorio2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off laboratorio2 -c laboratorio2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845355122 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1758845355855 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758845355855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758845363872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_module.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_module " "Found entity 1: vga_module" {  } { { "vga_module.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/vga_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758845363874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coprocessador.v 1 1 " "Found 1 design units, including 1 entities, in source file coprocessador.v" { { "Info" "ISGN_ENTITY_NAME" "1 coprocessador " "Found entity 1: coprocessador" {  } { { "coprocessador.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/coprocessador.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758845363875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "replicacao_pixel.v 1 1 " "Found 1 design units, including 1 entities, in source file replicacao_pixel.v" { { "Info" "ISGN_ENTITY_NAME" "1 replicacao_pixel " "Found entity 1: replicacao_pixel" {  } { { "replicacao_pixel.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/replicacao_pixel.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758845363877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363877 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "media_de_blocos.v(38) " "Verilog HDL information at media_de_blocos.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "media_de_blocos.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/media_de_blocos.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1758845363879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "media_de_blocos.v 1 1 " "Found 1 design units, including 1 entities, in source file media_de_blocos.v" { { "Info" "ISGN_ENTITY_NAME" "1 media_de_blocos " "Found entity 1: media_de_blocos" {  } { { "media_de_blocos.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/media_de_blocos.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758845363879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vizinho_proximo_in.v 1 1 " "Found 1 design units, including 1 entities, in source file vizinho_proximo_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 vizinho_proximo_in " "Found entity 1: vizinho_proximo_in" {  } { { "vizinho_proximo_in.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/vizinho_proximo_in.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758845363881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vizinho_proximo_out.v 1 1 " "Found 1 design units, including 1 entities, in source file vizinho_proximo_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 vizinho_proximo_out " "Found entity 1: vizinho_proximo_out" {  } { { "vizinho_proximo_out.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/vizinho_proximo_out.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758845363883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagem.v 1 1 " "Found 1 design units, including 1 entities, in source file imagem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imagem " "Found entity 1: imagem" {  } { { "imagem.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/imagem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758845363884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_pri.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_pri.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_pri " "Found entity 1: ram_pri" {  } { { "ram_pri.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/ram_pri.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758845363886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll100.v 1 1 " "Found 1 design units, including 1 entities, in source file pll100.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll100 " "Found entity 1: pll100" {  } { { "pll100.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/pll100.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758845363887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll100/pll100_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll100/pll100_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll100_0002 " "Found entity 1: pll100_0002" {  } { { "pll100/pll100_0002.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/pll100/pll100_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758845363889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/display.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758845363891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked main.v(69) " "Verilog HDL Implicit Net warning at main.v(69): created implicit net for \"locked\"" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845363891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_hex0 main.v(218) " "Verilog HDL Implicit Net warning at main.v(218): created implicit net for \"out_hex0\"" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 218 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845363891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_hex1 main.v(219) " "Verilog HDL Implicit Net warning at main.v(219): created implicit net for \"out_hex1\"" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 219 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845363891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_hex2 main.v(220) " "Verilog HDL Implicit Net warning at main.v(220): created implicit net for \"out_hex2\"" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 220 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845363891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_hex3 main.v(221) " "Verilog HDL Implicit Net warning at main.v(221): created implicit net for \"out_hex3\"" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 221 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845363891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_hex4 main.v(222) " "Verilog HDL Implicit Net warning at main.v(222): created implicit net for \"out_hex4\"" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 222 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845363891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_hex5 main.v(223) " "Verilog HDL Implicit Net warning at main.v(223): created implicit net for \"out_hex5\"" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 223 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845363891 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1758845363934 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_addr_peq4 main.v(115) " "Verilog HDL or VHDL warning at main.v(115): object \"ram_addr_peq4\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1758845363935 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_addr_peq8 main.v(118) " "Verilog HDL or VHDL warning at main.v(118): object \"ram_addr_peq8\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1758845363935 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(55) " "Verilog HDL assignment warning at main.v(55): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758845363936 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 main.v(105) " "Verilog HDL assignment warning at main.v(105): truncated value with size 32 to match size of target (19)" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758845363936 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 main.v(112) " "Verilog HDL assignment warning at main.v(112): truncated value with size 32 to match size of target (19)" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758845363937 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 main.v(115) " "Verilog HDL assignment warning at main.v(115): truncated value with size 32 to match size of target (19)" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758845363937 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 main.v(118) " "Verilog HDL assignment warning at main.v(118): truncated value with size 32 to match size of target (19)" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758845363937 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 main.v(121) " "Verilog HDL assignment warning at main.v(121): truncated value with size 32 to match size of target (19)" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758845363937 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 main.v(124) " "Verilog HDL assignment warning at main.v(124): truncated value with size 32 to match size of target (19)" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758845363937 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 main.v(127) " "Verilog HDL assignment warning at main.v(127): truncated value with size 32 to match size of target (19)" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758845363938 "|main"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main.v(146) " "Verilog HDL Case Statement warning at main.v(146): incomplete case statement has no default case item" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 146 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1758845363938 "|main"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "main.v(152) " "Verilog HDL Case Statement information at main.v(152): all case item expressions in this case statement are onehot" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 152 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1758845363938 "|main"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "main.v(136) " "Verilog HDL Case Statement information at main.v(136): all case item expressions in this case statement are onehot" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1758845363938 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ram_address_read main.v(136) " "Verilog HDL Always Construct warning at main.v(136): inferring latch(es) for variable \"ram_address_read\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1758845363938 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 main.v(195) " "Verilog HDL assignment warning at main.v(195): truncated value with size 32 to match size of target (19)" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758845363939 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex0 main.v(26) " "Output port \"hex0\" at main.v(26) has no driver" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1758845363942 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex1 main.v(27) " "Output port \"hex1\" at main.v(27) has no driver" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1758845363942 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex2 main.v(28) " "Output port \"hex2\" at main.v(28) has no driver" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1758845363942 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex3 main.v(29) " "Output port \"hex3\" at main.v(29) has no driver" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1758845363942 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex4 main.v(30) " "Output port \"hex4\" at main.v(30) has no driver" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1758845363942 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex5 main.v(31) " "Output port \"hex5\" at main.v(31) has no driver" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1758845363942 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_address_read\[0\] main.v(136) " "Inferred latch for \"ram_address_read\[0\]\" at main.v(136)" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363943 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_address_read\[1\] main.v(136) " "Inferred latch for \"ram_address_read\[1\]\" at main.v(136)" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363944 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_address_read\[2\] main.v(136) " "Inferred latch for \"ram_address_read\[2\]\" at main.v(136)" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363944 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_address_read\[3\] main.v(136) " "Inferred latch for \"ram_address_read\[3\]\" at main.v(136)" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363944 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_address_read\[4\] main.v(136) " "Inferred latch for \"ram_address_read\[4\]\" at main.v(136)" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363944 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_address_read\[5\] main.v(136) " "Inferred latch for \"ram_address_read\[5\]\" at main.v(136)" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363944 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_address_read\[6\] main.v(136) " "Inferred latch for \"ram_address_read\[6\]\" at main.v(136)" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363944 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_address_read\[7\] main.v(136) " "Inferred latch for \"ram_address_read\[7\]\" at main.v(136)" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363944 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_address_read\[8\] main.v(136) " "Inferred latch for \"ram_address_read\[8\]\" at main.v(136)" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363944 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_address_read\[9\] main.v(136) " "Inferred latch for \"ram_address_read\[9\]\" at main.v(136)" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363944 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_address_read\[10\] main.v(136) " "Inferred latch for \"ram_address_read\[10\]\" at main.v(136)" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363944 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_address_read\[11\] main.v(136) " "Inferred latch for \"ram_address_read\[11\]\" at main.v(136)" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363944 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_address_read\[12\] main.v(136) " "Inferred latch for \"ram_address_read\[12\]\" at main.v(136)" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363944 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_address_read\[13\] main.v(136) " "Inferred latch for \"ram_address_read\[13\]\" at main.v(136)" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363944 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_address_read\[14\] main.v(136) " "Inferred latch for \"ram_address_read\[14\]\" at main.v(136)" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363944 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_address_read\[15\] main.v(136) " "Inferred latch for \"ram_address_read\[15\]\" at main.v(136)" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363944 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_address_read\[16\] main.v(136) " "Inferred latch for \"ram_address_read\[16\]\" at main.v(136)" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363944 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_address_read\[17\] main.v(136) " "Inferred latch for \"ram_address_read\[17\]\" at main.v(136)" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363944 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_address_read\[18\] main.v(136) " "Inferred latch for \"ram_address_read\[18\]\" at main.v(136)" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845363945 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll100_0002 pll100_0002:pll100_inst " "Elaborating entity \"pll100_0002\" for hierarchy \"pll100_0002:pll100_inst\"" {  } { { "main.v" "pll100_inst" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845363966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll100_0002:pll100_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll100_0002:pll100_inst\|altera_pll:altera_pll_i\"" {  } { { "pll100/pll100_0002.v" "altera_pll_i" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/pll100/pll100_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845363997 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1758845364008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll100_0002:pll100_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll100_0002:pll100_inst\|altera_pll:altera_pll_i\"" {  } { { "pll100/pll100_0002.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/pll100/pll100_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845364017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll100_0002:pll100_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll100_0002:pll100_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364017 ""}  } { { "pll100/pll100_0002.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/pll100/pll100_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758845364017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imagem imagem:rom_inst_OR " "Elaborating entity \"imagem\" for hierarchy \"imagem:rom_inst_OR\"" {  } { { "main.v" "rom_inst_OR" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845364026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imagem:rom_inst_OR\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imagem:rom_inst_OR\|altsyncram:altsyncram_component\"" {  } { { "imagem.v" "altsyncram_component" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/imagem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845364075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imagem:rom_inst_OR\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imagem:rom_inst_OR\|altsyncram:altsyncram_component\"" {  } { { "imagem.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/imagem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845364087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imagem:rom_inst_OR\|altsyncram:altsyncram_component " "Instantiated megafunction \"imagem:rom_inst_OR\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file gatinho3_convertido.mif " "Parameter \"init_file\" = \"gatinho3_convertido.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364087 ""}  } { { "imagem.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/imagem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758845364087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vri1 " "Found entity 1: altsyncram_vri1" {  } { { "db/altsyncram_vri1.tdf" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/altsyncram_vri1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758845364129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845364129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vri1 imagem:rom_inst_OR\|altsyncram:altsyncram_component\|altsyncram_vri1:auto_generated " "Elaborating entity \"altsyncram_vri1\" for hierarchy \"imagem:rom_inst_OR\|altsyncram:altsyncram_component\|altsyncram_vri1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845364129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pek2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pek2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pek2 " "Found entity 1: altsyncram_pek2" {  } { { "db/altsyncram_pek2.tdf" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/altsyncram_pek2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758845364182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845364182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pek2 imagem:rom_inst_OR\|altsyncram:altsyncram_component\|altsyncram_vri1:auto_generated\|altsyncram_pek2:altsyncram1 " "Elaborating entity \"altsyncram_pek2\" for hierarchy \"imagem:rom_inst_OR\|altsyncram:altsyncram_component\|altsyncram_vri1:auto_generated\|altsyncram_pek2:altsyncram1\"" {  } { { "db/altsyncram_vri1.tdf" "altsyncram1" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/altsyncram_vri1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845364182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758845364346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845364346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la imagem:rom_inst_OR\|altsyncram:altsyncram_component\|altsyncram_vri1:auto_generated\|altsyncram_pek2:altsyncram1\|decode_7la:decode4 " "Elaborating entity \"decode_7la\" for hierarchy \"imagem:rom_inst_OR\|altsyncram:altsyncram_component\|altsyncram_vri1:auto_generated\|altsyncram_pek2:altsyncram1\|decode_7la:decode4\"" {  } { { "db/altsyncram_pek2.tdf" "decode4" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/altsyncram_pek2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845364347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758845364392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845364392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a imagem:rom_inst_OR\|altsyncram:altsyncram_component\|altsyncram_vri1:auto_generated\|altsyncram_pek2:altsyncram1\|decode_01a:rden_decode_a " "Elaborating entity \"decode_01a\" for hierarchy \"imagem:rom_inst_OR\|altsyncram:altsyncram_component\|altsyncram_vri1:auto_generated\|altsyncram_pek2:altsyncram1\|decode_01a:rden_decode_a\"" {  } { { "db/altsyncram_pek2.tdf" "rden_decode_a" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/altsyncram_pek2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845364393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nfb " "Found entity 1: mux_nfb" {  } { { "db/mux_nfb.tdf" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/mux_nfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758845364439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845364439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nfb imagem:rom_inst_OR\|altsyncram:altsyncram_component\|altsyncram_vri1:auto_generated\|altsyncram_pek2:altsyncram1\|mux_nfb:mux6 " "Elaborating entity \"mux_nfb\" for hierarchy \"imagem:rom_inst_OR\|altsyncram:altsyncram_component\|altsyncram_vri1:auto_generated\|altsyncram_pek2:altsyncram1\|mux_nfb:mux6\"" {  } { { "db/altsyncram_pek2.tdf" "mux6" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/altsyncram_pek2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845364440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom imagem:rom_inst_OR\|altsyncram:altsyncram_component\|altsyncram_vri1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"imagem:rom_inst_OR\|altsyncram:altsyncram_component\|altsyncram_vri1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_vri1.tdf" "mgl_prim2" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/altsyncram_vri1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845364947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imagem:rom_inst_OR\|altsyncram:altsyncram_component\|altsyncram_vri1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"imagem:rom_inst_OR\|altsyncram:altsyncram_component\|altsyncram_vri1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_vri1.tdf" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/altsyncram_vri1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845364962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imagem:rom_inst_OR\|altsyncram:altsyncram_component\|altsyncram_vri1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"imagem:rom_inst_OR\|altsyncram:altsyncram_component\|altsyncram_vri1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928817 " "Parameter \"NODE_NAME\" = \"1380928817\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 19200 " "Parameter \"NUMWORDS\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 15 " "Parameter \"WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845364963 ""}  } { { "db/altsyncram_vri1.tdf" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/altsyncram_vri1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758845364963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter imagem:rom_inst_OR\|altsyncram:altsyncram_component\|altsyncram_vri1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"imagem:rom_inst_OR\|altsyncram:altsyncram_component\|altsyncram_vri1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845365081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl imagem:rom_inst_OR\|altsyncram:altsyncram_component\|altsyncram_vri1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"imagem:rom_inst_OR\|altsyncram:altsyncram_component\|altsyncram_vri1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845365260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr imagem:rom_inst_OR\|altsyncram:altsyncram_component\|altsyncram_vri1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"imagem:rom_inst_OR\|altsyncram:altsyncram_component\|altsyncram_vri1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845365385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coprocessador coprocessador:coprocessador_inst " "Elaborating entity \"coprocessador\" for hierarchy \"coprocessador:coprocessador_inst\"" {  } { { "main.v" "coprocessador_inst" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845365425 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "coprocessador.v(105) " "Verilog HDL Case Statement information at coprocessador.v(105): all case item expressions in this case statement are onehot" {  } { { "coprocessador.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/coprocessador.v" 105 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1758845365426 "|main|coprocessador:coprocessador_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "replicacao_pixel coprocessador:coprocessador_inst\|replicacao_pixel:replicacao_pixel_inst " "Elaborating entity \"replicacao_pixel\" for hierarchy \"coprocessador:coprocessador_inst\|replicacao_pixel:replicacao_pixel_inst\"" {  } { { "coprocessador.v" "replicacao_pixel_inst" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/coprocessador.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845365433 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "replicacao_pixel.v(69) " "Verilog HDL Case Statement information at replicacao_pixel.v(69): all case item expressions in this case statement are onehot" {  } { { "replicacao_pixel.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/replicacao_pixel.v" 69 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1758845365437 "|main|coprocessador:coprocessador_inst|replicacao_pixel:replicacao_pixel_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 replicacao_pixel.v(91) " "Verilog HDL assignment warning at replicacao_pixel.v(91): truncated value with size 32 to match size of target (12)" {  } { { "replicacao_pixel.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/replicacao_pixel.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758845365549 "|main|coprocessador:coprocessador_inst|replicacao_pixel:replicacao_pixel_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 replicacao_pixel.v(95) " "Verilog HDL assignment warning at replicacao_pixel.v(95): truncated value with size 32 to match size of target (10)" {  } { { "replicacao_pixel.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/replicacao_pixel.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758845365550 "|main|coprocessador:coprocessador_inst|replicacao_pixel:replicacao_pixel_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 replicacao_pixel.v(109) " "Verilog HDL assignment warning at replicacao_pixel.v(109): truncated value with size 32 to match size of target (10)" {  } { { "replicacao_pixel.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/replicacao_pixel.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758845365552 "|main|coprocessador:coprocessador_inst|replicacao_pixel:replicacao_pixel_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 replicacao_pixel.v(113) " "Verilog HDL assignment warning at replicacao_pixel.v(113): truncated value with size 32 to match size of target (4)" {  } { { "replicacao_pixel.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/replicacao_pixel.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758845365552 "|main|coprocessador:coprocessador_inst|replicacao_pixel:replicacao_pixel_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 replicacao_pixel.v(116) " "Verilog HDL assignment warning at replicacao_pixel.v(116): truncated value with size 32 to match size of target (12)" {  } { { "replicacao_pixel.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/replicacao_pixel.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758845365552 "|main|coprocessador:coprocessador_inst|replicacao_pixel:replicacao_pixel_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "media_de_blocos coprocessador:coprocessador_inst\|media_de_blocos:media_de_blocos_inst " "Elaborating entity \"media_de_blocos\" for hierarchy \"coprocessador:coprocessador_inst\|media_de_blocos:media_de_blocos_inst\"" {  } { { "coprocessador.v" "media_de_blocos_inst" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/coprocessador.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845369279 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 media_de_blocos.v(54) " "Verilog HDL assignment warning at media_de_blocos.v(54): truncated value with size 32 to match size of target (10)" {  } { { "media_de_blocos.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/media_de_blocos.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758845369281 "|main|coprocessador:coprocessador_inst|media_de_blocos:media_de_blocos_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 media_de_blocos.v(68) " "Verilog HDL assignment warning at media_de_blocos.v(68): truncated value with size 32 to match size of target (10)" {  } { { "media_de_blocos.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/media_de_blocos.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758845369281 "|main|coprocessador:coprocessador_inst|media_de_blocos:media_de_blocos_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 8 media_de_blocos.v(80) " "Verilog HDL assignment warning at media_de_blocos.v(80): truncated value with size 11 to match size of target (8)" {  } { { "media_de_blocos.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/media_de_blocos.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758845369281 "|main|coprocessador:coprocessador_inst|media_de_blocos:media_de_blocos_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 media_de_blocos.v(91) " "Verilog HDL assignment warning at media_de_blocos.v(91): truncated value with size 32 to match size of target (10)" {  } { { "media_de_blocos.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/media_de_blocos.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758845369282 "|main|coprocessador:coprocessador_inst|media_de_blocos:media_de_blocos_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 media_de_blocos.v(94) " "Verilog HDL assignment warning at media_de_blocos.v(94): truncated value with size 32 to match size of target (10)" {  } { { "media_de_blocos.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/media_de_blocos.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758845369282 "|main|coprocessador:coprocessador_inst|media_de_blocos:media_de_blocos_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vizinho_proximo_in coprocessador:coprocessador_inst\|vizinho_proximo_in:vizinho_proximo_in_inst " "Elaborating entity \"vizinho_proximo_in\" for hierarchy \"coprocessador:coprocessador_inst\|vizinho_proximo_in:vizinho_proximo_in_inst\"" {  } { { "coprocessador.v" "vizinho_proximo_in_inst" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/coprocessador.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845369298 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vizinho_proximo_in.v(55) " "Verilog HDL assignment warning at vizinho_proximo_in.v(55): truncated value with size 32 to match size of target (10)" {  } { { "vizinho_proximo_in.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/vizinho_proximo_in.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758845369304 "|main|coprocessador:coprocessador_inst|vizinho_proximo_in:vizinho_proximo_in_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vizinho_proximo_in.v(72) " "Verilog HDL assignment warning at vizinho_proximo_in.v(72): truncated value with size 32 to match size of target (10)" {  } { { "vizinho_proximo_in.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/vizinho_proximo_in.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758845369324 "|main|coprocessador:coprocessador_inst|vizinho_proximo_in:vizinho_proximo_in_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vizinho_proximo_in.v(86) " "Verilog HDL assignment warning at vizinho_proximo_in.v(86): truncated value with size 32 to match size of target (10)" {  } { { "vizinho_proximo_in.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/vizinho_proximo_in.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758845369328 "|main|coprocessador:coprocessador_inst|vizinho_proximo_in:vizinho_proximo_in_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vizinho_proximo_in.v(93) " "Verilog HDL assignment warning at vizinho_proximo_in.v(93): truncated value with size 32 to match size of target (11)" {  } { { "vizinho_proximo_in.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/vizinho_proximo_in.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758845369328 "|main|coprocessador:coprocessador_inst|vizinho_proximo_in:vizinho_proximo_in_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vizinho_proximo_out coprocessador:coprocessador_inst\|vizinho_proximo_out:vizinho_proximo_out_inst " "Elaborating entity \"vizinho_proximo_out\" for hierarchy \"coprocessador:coprocessador_inst\|vizinho_proximo_out:vizinho_proximo_out_inst\"" {  } { { "coprocessador.v" "vizinho_proximo_out_inst" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/coprocessador.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845370936 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vizinho_proximo_out.v(70) " "Verilog HDL assignment warning at vizinho_proximo_out.v(70): truncated value with size 32 to match size of target (10)" {  } { { "vizinho_proximo_out.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/vizinho_proximo_out.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758845370937 "|main|coprocessador:coprocessador_inst|vizinho_proximo_out:vizinho_proximo_out_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vizinho_proximo_out.v(73) " "Verilog HDL assignment warning at vizinho_proximo_out.v(73): truncated value with size 32 to match size of target (10)" {  } { { "vizinho_proximo_out.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/vizinho_proximo_out.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758845370937 "|main|coprocessador:coprocessador_inst|vizinho_proximo_out:vizinho_proximo_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_pri ram_pri:ram_inst " "Elaborating entity \"ram_pri\" for hierarchy \"ram_pri:ram_inst\"" {  } { { "main.v" "ram_inst" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845370954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_pri:ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_pri:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "ram_pri.v" "altsyncram_component" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/ram_pri.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845370968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_pri:ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_pri:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "ram_pri.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/ram_pri.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845370977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_pri:ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_pri:ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845370978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845370978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845370978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845370978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845370978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845370978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845370978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845370978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845370978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845370978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845370978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845370978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845370978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845370978 ""}  } { { "ram_pri.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/ram_pri.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758845370978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_upn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_upn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_upn1 " "Found entity 1: altsyncram_upn1" {  } { { "db/altsyncram_upn1.tdf" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/altsyncram_upn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758845371020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845371020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_upn1 ram_pri:ram_inst\|altsyncram:altsyncram_component\|altsyncram_upn1:auto_generated " "Elaborating entity \"altsyncram_upn1\" for hierarchy \"ram_pri:ram_inst\|altsyncram:altsyncram_component\|altsyncram_upn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845371021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7e2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c7e2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7e2 " "Found entity 1: altsyncram_c7e2" {  } { { "db/altsyncram_c7e2.tdf" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/altsyncram_c7e2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758845371139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845371139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c7e2 ram_pri:ram_inst\|altsyncram:altsyncram_component\|altsyncram_upn1:auto_generated\|altsyncram_c7e2:altsyncram1 " "Elaborating entity \"altsyncram_c7e2\" for hierarchy \"ram_pri:ram_inst\|altsyncram:altsyncram_component\|altsyncram_upn1:auto_generated\|altsyncram_c7e2:altsyncram1\"" {  } { { "db/altsyncram_upn1.tdf" "altsyncram1" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/altsyncram_upn1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845371141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/decode_3na.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758845371325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845371325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na ram_pri:ram_inst\|altsyncram:altsyncram_component\|altsyncram_upn1:auto_generated\|altsyncram_c7e2:altsyncram1\|decode_3na:decode4 " "Elaborating entity \"decode_3na\" for hierarchy \"ram_pri:ram_inst\|altsyncram:altsyncram_component\|altsyncram_upn1:auto_generated\|altsyncram_c7e2:altsyncram1\|decode_3na:decode4\"" {  } { { "db/altsyncram_c7e2.tdf" "decode4" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/altsyncram_c7e2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845371325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/decode_s2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758845371380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845371380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a ram_pri:ram_inst\|altsyncram:altsyncram_component\|altsyncram_upn1:auto_generated\|altsyncram_c7e2:altsyncram1\|decode_s2a:rden_decode_a " "Elaborating entity \"decode_s2a\" for hierarchy \"ram_pri:ram_inst\|altsyncram:altsyncram_component\|altsyncram_upn1:auto_generated\|altsyncram_c7e2:altsyncram1\|decode_s2a:rden_decode_a\"" {  } { { "db/altsyncram_c7e2.tdf" "rden_decode_a" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/altsyncram_c7e2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845371381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/mux_jhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758845371440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845371440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb ram_pri:ram_inst\|altsyncram:altsyncram_component\|altsyncram_upn1:auto_generated\|altsyncram_c7e2:altsyncram1\|mux_jhb:mux6 " "Elaborating entity \"mux_jhb\" for hierarchy \"ram_pri:ram_inst\|altsyncram:altsyncram_component\|altsyncram_upn1:auto_generated\|altsyncram_c7e2:altsyncram1\|mux_jhb:mux6\"" {  } { { "db/altsyncram_c7e2.tdf" "mux6" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/altsyncram_c7e2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845371440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram_pri:ram_inst\|altsyncram:altsyncram_component\|altsyncram_upn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram_pri:ram_inst\|altsyncram:altsyncram_component\|altsyncram_upn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_upn1.tdf" "mgl_prim2" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/altsyncram_upn1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845371465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_pri:ram_inst\|altsyncram:altsyncram_component\|altsyncram_upn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram_pri:ram_inst\|altsyncram:altsyncram_component\|altsyncram_upn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_upn1.tdf" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/altsyncram_upn1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845371480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_pri:ram_inst\|altsyncram:altsyncram_component\|altsyncram_upn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram_pri:ram_inst\|altsyncram:altsyncram_component\|altsyncram_upn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845371480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845371480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845371480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011313 " "Parameter \"NODE_NAME\" = \"1380011313\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845371480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 307200 " "Parameter \"NUMWORDS\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845371480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845371480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845371480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 19 " "Parameter \"WIDTHAD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845371480 ""}  } { { "db/altsyncram_upn1.tdf" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/altsyncram_upn1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758845371480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:texto " "Elaborating entity \"display\" for hierarchy \"display:texto\"" {  } { { "main.v" "texto" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845371485 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "display.v(34) " "Verilog HDL Case Statement information at display.v(34): all case item expressions in this case statement are onehot" {  } { { "display.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/display.v" 34 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1758845371486 "|main|display:texto"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "display.v(42) " "Verilog HDL Case Statement information at display.v(42): all case item expressions in this case statement are onehot" {  } { { "display.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/display.v" 42 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1758845371486 "|main|display:texto"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_module vga_module:vga_inst " "Elaborating entity \"vga_module\" for hierarchy \"vga_module:vga_inst\"" {  } { { "main.v" "vga_inst" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845371501 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1758845373476 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.09.25.21:09:37 Progress: Loading slde663f021/alt_sld_fab_wrapper_hw.tcl " "2025.09.25.21:09:37 Progress: Loading slde663f021/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845377080 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845379530 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845379682 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845382523 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845382620 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845382726 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845382852 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845382858 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845382859 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1758845383563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde663f021/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde663f021/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde663f021/alt_sld_fab.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/ip/slde663f021/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758845383799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845383799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde663f021/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde663f021/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde663f021/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/ip/slde663f021/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758845383888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845383888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde663f021/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde663f021/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde663f021/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/ip/slde663f021/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758845383891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845383891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde663f021/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde663f021/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde663f021/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/ip/slde663f021/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758845383953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845383953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde663f021/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde663f021/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde663f021/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/ip/slde663f021/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758845384046 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde663f021/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/ip/slde663f021/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758845384046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845384046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde663f021/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde663f021/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde663f021/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/ip/slde663f021/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758845384111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845384111 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100 16 " "Ignored 16 assignments for entity \"pll100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1758845396548 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 23.1 -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 23.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1758845396548 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1758845396548 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1758845396548 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100 16 " "Ignored 16 assignments for entity \"pll100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1758845396601 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 23.1 -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 23.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1758845396601 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1758845396601 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1758845396601 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100 16 " "Ignored 16 assignments for entity \"pll100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1758845396616 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 23.1 -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 23.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1758845396616 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1758845396616 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1758845396616 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100 16 " "Ignored 16 assignments for entity \"pll100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1758845419139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 23.1 -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 23.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1758845419139 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1758845419139 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1758845419139 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "coprocessador:coprocessador_inst\|media_de_blocos:media_de_blocos_inst\|line_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"coprocessador:coprocessador_inst\|media_de_blocos:media_de_blocos_inst\|line_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1758845419990 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1758845419990 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1758845419990 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1758845419990 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1758845419990 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1758845419990 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1758845419990 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1758845419990 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1758845419990 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1758845419990 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1758845419990 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1758845419990 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1758845419990 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1758845419990 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1758845419990 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1758845419990 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1758845419990 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1758845419990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "coprocessador:coprocessador_inst\|media_de_blocos:media_de_blocos_inst\|altsyncram:line_buffer_rtl_0 " "Elaborated megafunction instantiation \"coprocessador:coprocessador_inst\|media_de_blocos:media_de_blocos_inst\|altsyncram:line_buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845420041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "coprocessador:coprocessador_inst\|media_de_blocos:media_de_blocos_inst\|altsyncram:line_buffer_rtl_0 " "Instantiated megafunction \"coprocessador:coprocessador_inst\|media_de_blocos:media_de_blocos_inst\|altsyncram:line_buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845420041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845420041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845420041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 640 " "Parameter \"NUMWORDS_A\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845420041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845420041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845420041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 640 " "Parameter \"NUMWORDS_B\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845420041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845420041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845420041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845420041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845420041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845420041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845420041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845420041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845420041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758845420041 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758845420041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_23q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_23q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_23q1 " "Found entity 1: altsyncram_23q1" {  } { { "db/altsyncram_23q1.tdf" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/db/altsyncram_23q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758845420085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845420085 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1758845420395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_address_read\[16\] " "Latch ram_address_read\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1758845423945 ""}  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1758845423945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_address_read\[17\] " "Latch ram_address_read\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1758845423946 ""}  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1758845423946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_address_read\[18\] " "Latch ram_address_read\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1758845423946 ""}  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1758845423946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_address_read\[13\] " "Latch ram_address_read\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1758845423946 ""}  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1758845423946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_address_read\[14\] " "Latch ram_address_read\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1758845423946 ""}  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1758845423946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_address_read\[15\] " "Latch ram_address_read\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1758845423946 ""}  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1758845423946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_address_read\[0\] " "Latch ram_address_read\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1758845423954 ""}  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1758845423954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_address_read\[1\] " "Latch ram_address_read\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1758845423954 ""}  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1758845423954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_address_read\[2\] " "Latch ram_address_read\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1758845423970 ""}  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1758845423970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_address_read\[3\] " "Latch ram_address_read\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1758845423986 ""}  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1758845423986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_address_read\[4\] " "Latch ram_address_read\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1758845423986 ""}  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1758845423986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_address_read\[5\] " "Latch ram_address_read\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1758845424001 ""}  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1758845424001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_address_read\[6\] " "Latch ram_address_read\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1758845424017 ""}  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1758845424017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_address_read\[7\] " "Latch ram_address_read\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1758845424017 ""}  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1758845424017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_address_read\[8\] " "Latch ram_address_read\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1758845424032 ""}  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1758845424032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_address_read\[9\] " "Latch ram_address_read\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1758845424048 ""}  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1758845424048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_address_read\[10\] " "Latch ram_address_read\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1758845424048 ""}  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1758845424048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_address_read\[11\] " "Latch ram_address_read\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1758845424064 ""}  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1758845424064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram_address_read\[12\] " "Latch ram_address_read\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1758845424079 ""}  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 136 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1758845424079 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[0\] GND " "Pin \"hex0\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[1\] GND " "Pin \"hex0\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[2\] GND " "Pin \"hex0\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[3\] GND " "Pin \"hex0\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[4\] GND " "Pin \"hex0\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[5\] GND " "Pin \"hex0\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[6\] GND " "Pin \"hex0\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[0\] GND " "Pin \"hex1\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[1\] GND " "Pin \"hex1\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[2\] GND " "Pin \"hex1\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[3\] GND " "Pin \"hex1\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[4\] GND " "Pin \"hex1\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[5\] GND " "Pin \"hex1\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[6\] GND " "Pin \"hex1\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[0\] GND " "Pin \"hex2\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[1\] GND " "Pin \"hex2\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[2\] GND " "Pin \"hex2\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[3\] GND " "Pin \"hex2\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[4\] GND " "Pin \"hex2\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] GND " "Pin \"hex2\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[6\] GND " "Pin \"hex2\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] GND " "Pin \"hex3\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] GND " "Pin \"hex3\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[2\] GND " "Pin \"hex3\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[3\] GND " "Pin \"hex3\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] GND " "Pin \"hex3\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] GND " "Pin \"hex3\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[6\] GND " "Pin \"hex3\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[0\] GND " "Pin \"hex4\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[1\] GND " "Pin \"hex4\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[2\] GND " "Pin \"hex4\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[3\] GND " "Pin \"hex4\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[4\] GND " "Pin \"hex4\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[5\] GND " "Pin \"hex4\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[6\] GND " "Pin \"hex4\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[0\] GND " "Pin \"hex5\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[1\] GND " "Pin \"hex5\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[2\] GND " "Pin \"hex5\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[3\] GND " "Pin \"hex5\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[4\] GND " "Pin \"hex5\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[5\] GND " "Pin \"hex5\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[6\] GND " "Pin \"hex5\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|hex5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758845438806 "|main|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1758845438806 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845439782 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1758845468312 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100 16 " "Ignored 16 assignments for entity \"pll100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758845469059 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 23.1 -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 23.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758845469059 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758845469059 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1758845469059 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/output_files/laboratorio2.map.smsg " "Generated suppressed messages file C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/output_files/laboratorio2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845469311 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 1 0 0 " "Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1758845471601 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758845471601 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll100_0002:pll100_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll100_0002:pll100_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1758845472584 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1758845472584 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "boton\[1\] " "No output dependent on input pin \"boton\[1\]\"" {  } { { "main.v" "" { Text "C:/Users/julia/Desktop/apresen/1 - JU/1 - julia/1 - lab2_ju/main.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1758845473545 "|main|boton[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1758845473545 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28801 " "Implemented 28801 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1758845473624 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1758845473624 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28364 " "Implemented 28364 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1758845473624 ""} { "Info" "ICUT_CUT_TM_RAMS" "336 " "Implemented 336 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1758845473624 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1758845473624 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1758845473624 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1758845473624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 151 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 151 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5246 " "Peak virtual memory: 5246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758845473699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 25 21:11:13 2025 " "Processing ended: Thu Sep 25 21:11:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758845473699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:58 " "Elapsed time: 00:01:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758845473699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:46 " "Total CPU time (on all processors): 00:02:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758845473699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758845473699 ""}
