\hypertarget{structSupc}{}\section{Supc Struct Reference}
\label{structSupc}\index{Supc@{Supc}}


\mbox{\hyperlink{structSupc}{Supc}} hardware registers.  




{\ttfamily \#include $<$component\+\_\+supc.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structSupc_a1260dc5318dd4785bbf9fa3b16b25cc4}\label{structSupc_a1260dc5318dd4785bbf9fa3b16b25cc4}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structSupc_a1260dc5318dd4785bbf9fa3b16b25cc4}{S\+U\+P\+C\+\_\+\+CR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSupc}{Supc}} Offset\+: 0x00) Supply Controller Control Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSupc_a3f6870f0cea8f2a7e4939f9b34a2bdd3}\label{structSupc_a3f6870f0cea8f2a7e4939f9b34a2bdd3}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSupc_a3f6870f0cea8f2a7e4939f9b34a2bdd3}{S\+U\+P\+C\+\_\+\+S\+M\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSupc}{Supc}} Offset\+: 0x04) Supply Controller Supply Monitor Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSupc_a40b3012d555416674d7a4bdd33d24899}\label{structSupc_a40b3012d555416674d7a4bdd33d24899}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSupc_a40b3012d555416674d7a4bdd33d24899}{S\+U\+P\+C\+\_\+\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSupc}{Supc}} Offset\+: 0x08) Supply Controller Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSupc_add26479862dd8e4bedc001624fd824ac}\label{structSupc_add26479862dd8e4bedc001624fd824ac}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSupc_add26479862dd8e4bedc001624fd824ac}{S\+U\+P\+C\+\_\+\+W\+U\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSupc}{Supc}} Offset\+: 0x0C) Supply Controller Wake-\/up Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSupc_a4f8141ee276011468c258e4eedc83a44}\label{structSupc_a4f8141ee276011468c258e4eedc83a44}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSupc_a4f8141ee276011468c258e4eedc83a44}{S\+U\+P\+C\+\_\+\+W\+U\+IR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSupc}{Supc}} Offset\+: 0x10) Supply Controller Wake-\/up Inputs Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSupc_ad24fb50340b7cc990ccd09f33f3ed124}\label{structSupc_ad24fb50340b7cc990ccd09f33f3ed124}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structSupc_ad24fb50340b7cc990ccd09f33f3ed124}{S\+U\+P\+C\+\_\+\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSupc}{Supc}} Offset\+: 0x14) Supply Controller Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSupc_a721522326adca0f189db47edca2bc9c0}\label{structSupc_a721522326adca0f189db47edca2bc9c0}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved1} \mbox{[}57\mbox{]}
\item 
\mbox{\Hypertarget{structSupc_a799818c9547ac12cddf338c269044602}\label{structSupc_a799818c9547ac12cddf338c269044602}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structSupc_a799818c9547ac12cddf338c269044602}{S\+Y\+S\+C\+\_\+\+V\+E\+R\+S\+I\+ON}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSupc}{Supc}} Offset\+: 0x\+FC) Version Register \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\mbox{\hyperlink{structSupc}{Supc}} hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/atsam/include/libchip/include/same70/component/component\+\_\+supc.\+h\end{DoxyCompactItemize}
