/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire [2:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_19z;
  wire [12:0] celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire [19:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [23:0] celloutsig_0_3z;
  wire [13:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [25:0] celloutsig_1_14z;
  wire [9:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [15:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_3z & celloutsig_1_2z);
  assign celloutsig_0_0z = ~in_data[51];
  assign celloutsig_0_17z = ~celloutsig_0_5z;
  assign celloutsig_0_16z = ~((celloutsig_0_11z | celloutsig_0_11z) & (celloutsig_0_11z | celloutsig_0_11z));
  assign celloutsig_0_2z = ~((in_data[51] | celloutsig_0_0z) & (in_data[38] | in_data[51]));
  assign celloutsig_1_0z = ~((in_data[120] | in_data[107]) & (in_data[127] | in_data[126]));
  assign celloutsig_0_34z = _00_ | ~(celloutsig_0_23z[10]);
  assign celloutsig_1_5z = in_data[124] ^ celloutsig_1_0z;
  assign celloutsig_0_4z = { celloutsig_0_3z[12:1], celloutsig_0_3z[16], in_data[51] } + celloutsig_0_3z[14:1];
  assign celloutsig_1_7z = { in_data[158:144], celloutsig_1_2z } + in_data[161:146];
  assign celloutsig_1_19z = celloutsig_1_7z[9:1] + celloutsig_1_14z[17:9];
  assign celloutsig_0_23z = { celloutsig_0_4z[2:1], celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_7z } + { celloutsig_0_4z[11:2], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_13z };
  reg [2:0] _15_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 3'h0;
    else _15_ <= { celloutsig_1_6z[3], 1'h1, celloutsig_1_5z };
  assign { celloutsig_1_17z[2], _01_[1:0] } = _15_;
  reg [2:0] _16_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _16_ <= 3'h0;
    else _16_ <= { celloutsig_0_4z[11:10], celloutsig_0_15z };
  assign { _02_[2:1], _00_ } = _16_;
  assign celloutsig_0_8z = celloutsig_0_4z[4:0] === { celloutsig_0_4z[12:9], celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[166:148], celloutsig_1_0z, celloutsig_1_1z } > { in_data[122:103], celloutsig_1_1z };
  assign celloutsig_0_11z = { celloutsig_0_4z[5:2], celloutsig_0_8z } <= celloutsig_0_7z[4:0];
  assign celloutsig_0_15z = celloutsig_0_7z[7:5] <= { in_data[1], celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_9z = ! { in_data[51], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_7z[12:9], 1'h1, celloutsig_1_7z } < { celloutsig_1_14z[6], celloutsig_1_7z, 1'h0, celloutsig_1_0z, 2'h3 };
  assign celloutsig_0_33z = ~ { in_data[54:41], celloutsig_0_15z, celloutsig_0_19z };
  assign celloutsig_1_11z = & { celloutsig_1_7z[15:9], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_1z = | in_data[104:102];
  assign celloutsig_1_3z = | { celloutsig_1_2z, in_data[104:102], in_data[97:96] };
  assign celloutsig_1_9z = | { celloutsig_1_7z[8:6], celloutsig_1_2z, in_data[104:102] };
  assign celloutsig_0_13z = | { celloutsig_0_3z[16], celloutsig_0_3z[9:1], in_data[51] };
  assign celloutsig_0_5z = ^ celloutsig_0_4z[3:0];
  assign celloutsig_0_7z = celloutsig_0_4z[10:3] ~^ celloutsig_0_3z[13:6];
  assign celloutsig_0_19z[3] = ~ celloutsig_0_9z;
  assign celloutsig_0_3z[23:1] = ~ in_data[58:36];
  assign { celloutsig_0_19z[2:0], celloutsig_0_19z[4] } = { celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_5z } ~^ { celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_3z[19] };
  assign { celloutsig_1_6z[1], celloutsig_1_6z[3], celloutsig_1_6z[0], celloutsig_1_6z[4] } = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z } ~^ { celloutsig_1_0z, in_data[175], celloutsig_1_2z, in_data[176] };
  assign { celloutsig_1_14z[0], celloutsig_1_14z[1], celloutsig_1_14z[25:6], celloutsig_1_14z[4:2] } = { celloutsig_1_5z, celloutsig_1_2z, in_data[119:100], in_data[98:96] } ^ { celloutsig_1_0z, celloutsig_1_3z, _01_[1], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_6z[4:3], celloutsig_1_6z[1:0], celloutsig_1_11z };
  assign _01_[2] = celloutsig_1_17z[2];
  assign _02_[0] = _00_;
  assign celloutsig_0_3z[0] = celloutsig_0_3z[16];
  assign celloutsig_1_6z[2] = 1'h1;
  assign { out_data[128], out_data[104:96], out_data[51:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
