{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1645038760818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1645038760823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 16 14:12:40 2022 " "Processing started: Wed Feb 16 14:12:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1645038760823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1645038760823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2_qsim " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2_qsim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1645038760823 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1645038765298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ceg3155lab3/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ceg3155lab3/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "../ceg3155lab3/counter.vhd" "" { Text "H:/ceg3155lab3/counter.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038766450 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../ceg3155lab3/counter.vhd" "" { Text "H:/ceg3155lab3/counter.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038766450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645038766450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add4-logicAdd4 " "Found design unit 1: add4-logicAdd4" {  } { { "add4.vhd" "" { Text "H:/ceg3156_lab1/add4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038766475 ""} { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "add4.vhd" "" { Text "H:/ceg3156_lab1/add4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038766475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645038766475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add8-logicAdd8 " "Found design unit 1: add8-logicAdd8" {  } { { "add8.vhd" "" { Text "H:/ceg3156_lab1/add8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038766500 ""} { "Info" "ISGN_ENTITY_NAME" "1 add8 " "Found entity 1: add8" {  } { { "add8.vhd" "" { Text "H:/ceg3156_lab1/add8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038766500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645038766500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file left8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left8-logicLeft8 " "Found design unit 1: left8-logicLeft8" {  } { { "left8.vhd" "" { Text "H:/ceg3156_lab1/left8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038766525 ""} { "Info" "ISGN_ENTITY_NAME" "1 left8 " "Found entity 1: left8" {  } { { "left8.vhd" "" { Text "H:/ceg3156_lab1/left8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038766525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645038766525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1_8b-logicmux2_1 " "Found design unit 1: mux2_1_8b-logicmux2_1" {  } { { "mux2_1_8b.vhd" "" { Text "H:/ceg3156_lab1/mux2_1_8b.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038766860 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_8b " "Found entity 1: mux2_1_8b" {  } { { "mux2_1_8b.vhd" "" { Text "H:/ceg3156_lab1/mux2_1_8b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038766860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645038766860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inc-logicinc " "Found design unit 1: inc-logicinc" {  } { { "inc.vhd" "" { Text "H:/ceg3156_lab1/inc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038766890 ""} { "Info" "ISGN_ENTITY_NAME" "1 inc " "Found entity 1: inc" {  } { { "inc.vhd" "" { Text "H:/ceg3156_lab1/inc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038766890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645038766890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_mul8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_mul8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_mul8-logicreset_mul8 " "Found design unit 1: reset_mul8-logicreset_mul8" {  } { { "reset_mul8.vhd" "" { Text "H:/ceg3156_lab1/reset_mul8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038766915 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_mul8 " "Found entity 1: reset_mul8" {  } { { "reset_mul8.vhd" "" { Text "H:/ceg3156_lab1/reset_mul8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038766915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645038766915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_flow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_flow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_flow-logicFlow " "Found design unit 1: out_flow-logicFlow" {  } { { "out_flow.vhd" "" { Text "H:/ceg3156_lab1/out_flow.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038766940 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_flow " "Found entity 1: out_flow" {  } { { "out_flow.vhd" "" { Text "H:/ceg3156_lab1/out_flow.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038766940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645038766940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_zero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file check_zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 check_zero-logicz " "Found design unit 1: check_zero-logicz" {  } { { "check_zero.vhd" "" { Text "H:/ceg3156_lab1/check_zero.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038766965 ""} { "Info" "ISGN_ENTITY_NAME" "1 check_zero " "Found entity 1: check_zero" {  } { { "check_zero.vhd" "" { Text "H:/ceg3156_lab1/check_zero.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038766965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645038766965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi4-logicMulti4 " "Found design unit 1: multi4-logicMulti4" {  } { { "multi4.vhd" "" { Text "H:/ceg3156_lab1/multi4.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038766985 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi4 " "Found entity 1: multi4" {  } { { "multi4.vhd" "" { Text "H:/ceg3156_lab1/multi4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038766985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645038766985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_1_8b-logicmux4_1 " "Found design unit 1: mux4_1_8b-logicmux4_1" {  } { { "mux4_1_8b.vhd" "" { Text "H:/ceg3156_lab1/mux4_1_8b.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767320 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_1_8b " "Found entity 1: mux4_1_8b" {  } { { "mux4_1_8b.vhd" "" { Text "H:/ceg3156_lab1/mux4_1_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645038767320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1_1b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1_1b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_1_1b-logicmux4 " "Found design unit 1: mux4_1_1b-logicmux4" {  } { { "mux4_1_1b.vhd" "" { Text "H:/ceg3156_lab1/mux4_1_1b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767355 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_1_1b " "Found entity 1: mux4_1_1b" {  } { { "mux4_1_1b.vhd" "" { Text "H:/ceg3156_lab1/mux4_1_1b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645038767355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1_4b-logicmux2_1_4 " "Found design unit 1: mux2_1_4b-logicmux2_1_4" {  } { { "mux2_1_4b.vhd" "" { Text "H:/ceg3156_lab1/mux2_1_4b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767375 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_4b " "Found entity 1: mux2_1_4b" {  } { { "mux2_1_4b.vhd" "" { Text "H:/ceg3156_lab1/mux2_1_4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645038767375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div4-divider4 " "Found design unit 1: div4-divider4" {  } { { "div4.vhd" "" { Text "H:/ceg3156_lab1/div4.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767400 ""} { "Info" "ISGN_ENTITY_NAME" "1 div4 " "Found entity 1: div4" {  } { { "div4.vhd" "" { Text "H:/ceg3156_lab1/div4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645038767400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_add4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s_add4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s_add4-logicAdd4 " "Found design unit 1: s_add4-logicAdd4" {  } { { "s_add4.vhd" "" { Text "H:/ceg3156_lab1/s_add4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767425 ""} { "Info" "ISGN_ENTITY_NAME" "1 s_add4 " "Found entity 1: s_add4" {  } { { "s_add4.vhd" "" { Text "H:/ceg3156_lab1/s_add4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645038767425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla_16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla_16b-adder " "Found design unit 1: cla_16b-adder" {  } { { "cla_16b.vhd" "" { Text "H:/ceg3156_lab1/cla_16b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767455 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla_16b " "Found entity 1: cla_16b" {  } { { "cla_16b.vhd" "" { Text "H:/ceg3156_lab1/cla_16b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645038767455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1_16b-logicmux2_1 " "Found design unit 1: mux2_1_16b-logicmux2_1" {  } { { "mux2_1_16b.vhd" "" { Text "H:/ceg3156_lab1/mux2_1_16b.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767485 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_16b " "Found entity 1: mux2_1_16b" {  } { { "mux2_1_16b.vhd" "" { Text "H:/ceg3156_lab1/mux2_1_16b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645038767485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1_16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1_16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_1_16b-logicmux4_1 " "Found design unit 1: mux4_1_16b-logicmux4_1" {  } { { "mux4_1_16b.vhd" "" { Text "H:/ceg3156_lab1/mux4_1_16b.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767510 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_1_16b " "Found entity 1: mux4_1_16b" {  } { { "mux4_1_16b.vhd" "" { Text "H:/ceg3156_lab1/mux4_1_16b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645038767510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_cla_16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sel_cla_16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEL_cla_16b-adder " "Found design unit 1: SEL_cla_16b-adder" {  } { { "SEL_cla_16b.vhd" "" { Text "H:/ceg3156_lab1/SEL_cla_16b.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767531 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEL_cla_16b " "Found entity 1: SEL_cla_16b" {  } { { "SEL_cla_16b.vhd" "" { Text "H:/ceg3156_lab1/SEL_cla_16b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645038767531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_16b-ff " "Found design unit 1: dff_16b-ff" {  } { { "dff_16b.vhd" "" { Text "H:/ceg3156_lab1/dff_16b.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767556 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_16b " "Found entity 1: dff_16b" {  } { { "dff_16b.vhd" "" { Text "H:/ceg3156_lab1/dff_16b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645038767556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1-logicLab1 " "Found design unit 1: lab1-logicLab1" {  } { { "lab1.vhd" "" { Text "H:/ceg3156_lab1/lab1.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767596 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.vhd" "" { Text "H:/ceg3156_lab1/lab1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645038767596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "onebitadder.vhd" "" { Text "H:/ceg3156_lab1/onebitadder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767628 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "onebitadder.vhd" "" { Text "H:/ceg3156_lab1/onebitadder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645038767628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dFF_2-rtl " "Found design unit 1: dFF_2-rtl" {  } { { "dFF_2.vhd" "" { Text "H:/ceg3156_lab1/dFF_2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767648 ""} { "Info" "ISGN_ENTITY_NAME" "1 dFF_2 " "Found entity 1: dFF_2" {  } { { "dFF_2.vhd" "" { Text "H:/ceg3156_lab1/dFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645038767648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext_6to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ext_6to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ext_6to8-logic_ext " "Found design unit 1: ext_6to8-logic_ext" {  } { { "ext_6to8.vhd" "" { Text "H:/ceg3156_lab1/ext_6to8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767668 ""} { "Info" "ISGN_ENTITY_NAME" "1 ext_6to8 " "Found entity 1: ext_6to8" {  } { { "ext_6to8.vhd" "" { Text "H:/ceg3156_lab1/ext_6to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645038767668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normalization16to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file normalization16to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 normalization16to8-logic_norm " "Found design unit 1: normalization16to8-logic_norm" {  } { { "normalization16to8.vhd" "" { Text "H:/ceg3156_lab1/normalization16to8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767693 ""} { "Info" "ISGN_ENTITY_NAME" "1 normalization16to8 " "Found entity 1: normalization16to8" {  } { { "normalization16to8.vhd" "" { Text "H:/ceg3156_lab1/normalization16to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645038767693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file right8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 right8-logicRight8 " "Found design unit 1: right8-logicRight8" {  } { { "right8.vhd" "" { Text "H:/ceg3156_lab1/right8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767718 ""} { "Info" "ISGN_ENTITY_NAME" "1 right8 " "Found entity 1: right8" {  } { { "right8.vhd" "" { Text "H:/ceg3156_lab1/right8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645038767718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_8b-ff " "Found design unit 1: dff_8b-ff" {  } { { "dff_8b.vhd" "" { Text "H:/ceg3156_lab1/dff_8b.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767748 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_8b " "Found entity 1: dff_8b" {  } { { "dff_8b.vhd" "" { Text "H:/ceg3156_lab1/dff_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645038767748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcounter_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file upcounter_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 upcounter_8b-logic " "Found design unit 1: upcounter_8b-logic" {  } { { "upcounter_8b.vhd" "" { Text "H:/ceg3156_lab1/upcounter_8b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767778 ""} { "Info" "ISGN_ENTITY_NAME" "1 upcounter_8b " "Found entity 1: upcounter_8b" {  } { { "upcounter_8b.vhd" "" { Text "H:/ceg3156_lab1/upcounter_8b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645038767778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645038767778 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1 " "Elaborating entity \"lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1645038768143 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s5 lab1.vhd(69) " "Verilog HDL or VHDL warning at lab1.vhd(69): object \"s5\" assigned a value but never read" {  } { { "lab1.vhd" "" { Text "H:/ceg3156_lab1/lab1.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1645038768148 "|lab1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GReset lab1.vhd(78) " "VHDL Process Statement warning at lab1.vhd(78): signal \"GReset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab1.vhd" "" { Text "H:/ceg3156_lab1/lab1.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1645038768148 "|lab1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ext_6to8 ext_6to8:extA " "Elaborating entity \"ext_6to8\" for hierarchy \"ext_6to8:extA\"" {  } { { "lab1.vhd" "extA" { Text "H:/ceg3156_lab1/lab1.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645038768348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dFF_2 ext_6to8:extA\|dFF_2:i0 " "Elaborating entity \"dFF_2\" for hierarchy \"ext_6to8:extA\|dFF_2:i0\"" {  } { { "ext_6to8.vhd" "i0" { Text "H:/ceg3156_lab1/ext_6to8.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645038768358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add8 add8:ext_add " "Elaborating entity \"add8\" for hierarchy \"add8:ext_add\"" {  } { { "lab1.vhd" "ext_add" { Text "H:/ceg3156_lab1/lab1.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645038768433 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oper add8.vhd(31) " "VHDL Process Statement warning at add8.vhd(31): signal \"oper\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3156_lab1/add8.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1645038768438 "|lab1|add8:ext_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(32) " "VHDL Process Statement warning at add8.vhd(32): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3156_lab1/add8.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1645038768438 "|lab1|add8:ext_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(33) " "VHDL Process Statement warning at add8.vhd(33): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3156_lab1/add8.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1645038768438 "|lab1|add8:ext_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(34) " "VHDL Process Statement warning at add8.vhd(34): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3156_lab1/add8.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1645038768438 "|lab1|add8:ext_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(35) " "VHDL Process Statement warning at add8.vhd(35): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3156_lab1/add8.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1645038768438 "|lab1|add8:ext_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(36) " "VHDL Process Statement warning at add8.vhd(36): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3156_lab1/add8.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1645038768438 "|lab1|add8:ext_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(37) " "VHDL Process Statement warning at add8.vhd(37): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3156_lab1/add8.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1645038768438 "|lab1|add8:ext_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(38) " "VHDL Process Statement warning at add8.vhd(38): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3156_lab1/add8.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1645038768438 "|lab1|add8:ext_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(39) " "VHDL Process Statement warning at add8.vhd(39): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3156_lab1/add8.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1645038768438 "|lab1|add8:ext_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(42) " "VHDL Process Statement warning at add8.vhd(42): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3156_lab1/add8.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1645038768438 "|lab1|add8:ext_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(43) " "VHDL Process Statement warning at add8.vhd(43): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3156_lab1/add8.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1645038768438 "|lab1|add8:ext_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(44) " "VHDL Process Statement warning at add8.vhd(44): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3156_lab1/add8.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1645038768438 "|lab1|add8:ext_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(45) " "VHDL Process Statement warning at add8.vhd(45): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3156_lab1/add8.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1645038768438 "|lab1|add8:ext_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(46) " "VHDL Process Statement warning at add8.vhd(46): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3156_lab1/add8.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1645038768438 "|lab1|add8:ext_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(47) " "VHDL Process Statement warning at add8.vhd(47): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3156_lab1/add8.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1645038768438 "|lab1|add8:ext_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(48) " "VHDL Process Statement warning at add8.vhd(48): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3156_lab1/add8.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1645038768438 "|lab1|add8:ext_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b add8.vhd(49) " "VHDL Process Statement warning at add8.vhd(49): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3156_lab1/add8.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1645038768438 "|lab1|add8:ext_add"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cin add8.vhd(50) " "VHDL Process Statement warning at add8.vhd(50): signal \"Cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add8.vhd" "" { Text "H:/ceg3156_lab1/add8.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1645038768438 "|lab1|add8:ext_add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdder add8:ext_add\|oneBitAdder:bit0 " "Elaborating entity \"oneBitAdder\" for hierarchy \"add8:ext_add\|oneBitAdder:bit0\"" {  } { { "add8.vhd" "bit0" { Text "H:/ceg3156_lab1/add8.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645038768448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi4 multi4:man_mul " "Elaborating entity \"multi4\" for hierarchy \"multi4:man_mul\"" {  } { { "lab1.vhd" "man_mul" { Text "H:/ceg3156_lab1/lab1.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645038768524 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b multi4.vhd(36) " "Verilog HDL or VHDL warning at multi4.vhd(36): object \"b\" assigned a value but never read" {  } { { "multi4.vhd" "" { Text "H:/ceg3156_lab1/multi4.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1645038768529 "|multi4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_mul8 multi4:man_mul\|reset_mul8:reseting " "Elaborating entity \"reset_mul8\" for hierarchy \"multi4:man_mul\|reset_mul8:reseting\"" {  } { { "multi4.vhd" "reseting" { Text "H:/ceg3156_lab1/multi4.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645038768534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_16b multi4:man_mul\|dff_16b:a2_ff " "Elaborating entity \"dff_16b\" for hierarchy \"multi4:man_mul\|dff_16b:a2_ff\"" {  } { { "multi4.vhd" "a2_ff" { Text "H:/ceg3156_lab1/multi4.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645038768679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_16b multi4:man_mul\|mux2_1_16b:a2_mux " "Elaborating entity \"mux2_1_16b\" for hierarchy \"multi4:man_mul\|mux2_1_16b:a2_mux\"" {  } { { "multi4.vhd" "a2_mux" { Text "H:/ceg3156_lab1/multi4.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645038768754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_16b multi4:man_mul\|cla_16b:adder " "Elaborating entity \"cla_16b\" for hierarchy \"multi4:man_mul\|cla_16b:adder\"" {  } { { "multi4.vhd" "adder" { Text "H:/ceg3156_lab1/multi4.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645038768849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left8 multi4:man_mul\|left8:left_shift " "Elaborating entity \"left8\" for hierarchy \"multi4:man_mul\|left8:left_shift\"" {  } { { "multi4.vhd" "left_shift" { Text "H:/ceg3156_lab1/multi4.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645038768999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_zero multi4:man_mul\|check_zero:zero_c " "Elaborating entity \"check_zero\" for hierarchy \"multi4:man_mul\|check_zero:zero_c\"" {  } { { "multi4.vhd" "zero_c" { Text "H:/ceg3156_lab1/multi4.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645038769079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "normalization16to8 normalization16to8:man_normalization " "Elaborating entity \"normalization16to8\" for hierarchy \"normalization16to8:man_normalization\"" {  } { { "lab1.vhd" "man_normalization" { Text "H:/ceg3156_lab1/lab1.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645038769089 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input normalization16to8.vhd(20) " "VHDL Process Statement warning at normalization16to8.vhd(20): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "normalization16to8.vhd" "" { Text "H:/ceg3156_lab1/normalization16to8.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1645038769094 "|lab1|normalization16to8:man_normalization"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input normalization16to8.vhd(22) " "VHDL Process Statement warning at normalization16to8.vhd(22): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "normalization16to8.vhd" "" { Text "H:/ceg3156_lab1/normalization16to8.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1645038769094 "|lab1|normalization16to8:man_normalization"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input normalization16to8.vhd(24) " "VHDL Process Statement warning at normalization16to8.vhd(24): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "normalization16to8.vhd" "" { Text "H:/ceg3156_lab1/normalization16to8.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1645038769094 "|lab1|normalization16to8:man_normalization"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input normalization16to8.vhd(26) " "VHDL Process Statement warning at normalization16to8.vhd(26): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "normalization16to8.vhd" "" { Text "H:/ceg3156_lab1/normalization16to8.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1645038769094 "|lab1|normalization16to8:man_normalization"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input normalization16to8.vhd(28) " "VHDL Process Statement warning at normalization16to8.vhd(28): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "normalization16to8.vhd" "" { Text "H:/ceg3156_lab1/normalization16to8.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1645038769094 "|lab1|normalization16to8:man_normalization"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input normalization16to8.vhd(30) " "VHDL Process Statement warning at normalization16to8.vhd(30): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "normalization16to8.vhd" "" { Text "H:/ceg3156_lab1/normalization16to8.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1645038769094 "|lab1|normalization16to8:man_normalization"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input normalization16to8.vhd(32) " "VHDL Process Statement warning at normalization16to8.vhd(32): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "normalization16to8.vhd" "" { Text "H:/ceg3156_lab1/normalization16to8.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1645038769094 "|lab1|normalization16to8:man_normalization"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input normalization16to8.vhd(34) " "VHDL Process Statement warning at normalization16to8.vhd(34): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "normalization16to8.vhd" "" { Text "H:/ceg3156_lab1/normalization16to8.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1645038769094 "|lab1|normalization16to8:man_normalization"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_8b mux2_1_8b:counter_mux " "Elaborating entity \"mux2_1_8b\" for hierarchy \"mux2_1_8b:counter_mux\"" {  } { { "lab1.vhd" "counter_mux" { Text "H:/ceg3156_lab1/lab1.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645038769179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcounter_8b upcounter_8b:counter " "Elaborating entity \"upcounter_8b\" for hierarchy \"upcounter_8b:counter\"" {  } { { "lab1.vhd" "counter" { Text "H:/ceg3156_lab1/lab1.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645038769189 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Count upcounter_8b.vhd(17) " "VHDL Process Statement warning at upcounter_8b.vhd(17): signal \"Count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "upcounter_8b.vhd" "" { Text "H:/ceg3156_lab1/upcounter_8b.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1645038769194 "|lab1|upcounter_8b:counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Count upcounter_8b.vhd(23) " "VHDL Process Statement warning at upcounter_8b.vhd(23): signal \"Count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "upcounter_8b.vhd" "" { Text "H:/ceg3156_lab1/upcounter_8b.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1645038769194 "|lab1|upcounter_8b:counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "target upcounter_8b.vhd(23) " "VHDL Process Statement warning at upcounter_8b.vhd(23): signal \"target\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "upcounter_8b.vhd" "" { Text "H:/ceg3156_lab1/upcounter_8b.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1645038769194 "|lab1|upcounter_8b:counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o upcounter_8b.vhd(15) " "VHDL Process Statement warning at upcounter_8b.vhd(15): inferring latch(es) for signal or variable \"o\", which holds its previous value in one or more paths through the process" {  } { { "upcounter_8b.vhd" "" { Text "H:/ceg3156_lab1/upcounter_8b.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1645038769194 "|lab1|upcounter_8b:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o upcounter_8b.vhd(15) " "Inferred latch for \"o\" at upcounter_8b.vhd(15)" {  } { { "upcounter_8b.vhd" "" { Text "H:/ceg3156_lab1/upcounter_8b.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645038769194 "|lab1|upcounter_8b:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_8b dff_8b:dff_rrAtoSfht " "Elaborating entity \"dff_8b\" for hierarchy \"dff_8b:dff_rrAtoSfht\"" {  } { { "lab1.vhd" "dff_rrAtoSfht" { Text "H:/ceg3156_lab1/lab1.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645038769209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right8 right8:rrA_shiftR " "Elaborating entity \"right8\" for hierarchy \"right8:rrA_shiftR\"" {  } { { "lab1.vhd" "rrA_shiftR" { Text "H:/ceg3156_lab1/lab1.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645038769259 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1645038772515 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1645038775525 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645038775525 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "424 " "Implemented 424 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1645038775953 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1645038775953 ""} { "Info" "ICUT_CUT_TM_LCELLS" "372 " "Implemented 372 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1645038775953 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1645038775953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "548 " "Peak virtual memory: 548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1645038776218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 16 14:12:56 2022 " "Processing ended: Wed Feb 16 14:12:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1645038776218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1645038776218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1645038776218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1645038776218 ""}
