{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1770665920865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770665920881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 09 14:38:40 2026 " "Processing started: Mon Feb 09 14:38:40 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770665920881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1770665920881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpMultiplier -c fpMultiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpMultiplier -c fpMultiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1770665920881 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1770665923515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genericadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genericAdder-structural " "Found design unit 1: genericAdder-structural" {  } { { "genericAdder.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/genericAdder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665924390 ""} { "Info" "ISGN_ENTITY_NAME" "1 genericAdder " "Found entity 1: genericAdder" {  } { { "genericAdder.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/genericAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665924390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770665924390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genericregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genericRegister-structural " "Found design unit 1: genericRegister-structural" {  } { { "genericRegister.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/genericRegister.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665924429 ""} { "Info" "ISGN_ENTITY_NAME" "1 genericRegister " "Found entity 1: genericRegister" {  } { { "genericRegister.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/genericRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665924429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770665924429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genericcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genericComparator-structural " "Found design unit 1: genericComparator-structural" {  } { { "genericComparator.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/genericComparator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665924476 ""} { "Info" "ISGN_ENTITY_NAME" "1 genericComparator " "Found entity 1: genericComparator" {  } { { "genericComparator.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/genericComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665924476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770665924476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericmux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genericmux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genericMux2to1-structural " "Found design unit 1: genericMux2to1-structural" {  } { { "genericMux2to1.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/genericMux2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665924507 ""} { "Info" "ISGN_ENTITY_NAME" "1 genericMux2to1 " "Found entity 1: genericMux2to1" {  } { { "genericMux2to1.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/genericMux2to1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665924507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770665924507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complementreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complementreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complementReg-structural " "Found design unit 1: complementReg-structural" {  } { { "complementReg.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/complementReg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665924601 ""} { "Info" "ISGN_ENTITY_NAME" "1 complementReg " "Found entity 1: complementReg" {  } { { "complementReg.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/complementReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665924601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770665924601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enARdFF_2.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/enARdFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665924641 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enARdFF_2.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/enARdFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665924641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770665924641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file expadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExpAdder-structural " "Found design unit 1: ExpAdder-structural" {  } { { "ExpAdder.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/ExpAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665924677 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExpAdder " "Found entity 1: ExpAdder" {  } { { "ExpAdder.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/ExpAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665924677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770665924677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "oneBitAdder.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/oneBitAdder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665924724 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "oneBitAdder.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/oneBitAdder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665924724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770665924724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_multiplier_array.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_multiplier_array.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_multiplier_array-structural " "Found design unit 1: fp_multiplier_array-structural" {  } { { "fp_multiplier_array.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/fp_multiplier_array.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665924755 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_multiplier_array " "Found entity 1: fp_multiplier_array" {  } { { "fp_multiplier_array.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/fp_multiplier_array.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665924755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770665924755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp_counter7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exp_counter7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp_counter7-structural " "Found design unit 1: exp_counter7-structural" {  } { { "exp_counter7.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/exp_counter7.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665924802 ""} { "Info" "ISGN_ENTITY_NAME" "1 exp_counter7 " "Found entity 1: exp_counter7" {  } { { "exp_counter7.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/exp_counter7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665924802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770665924802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_shiftright_norm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_shiftright_norm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_shiftright_norm-structural " "Found design unit 1: fp_shiftright_norm-structural" {  } { { "fp_shiftright_norm.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/fp_shiftright_norm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665924860 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_shiftright_norm " "Found entity 1: fp_shiftright_norm" {  } { { "fp_shiftright_norm.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/fp_shiftright_norm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665924860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770665924860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitmux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitmux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitMux2to1-structural " "Found design unit 1: oneBitMux2to1-structural" {  } { { "oneBitMux2to1.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/oneBitMux2to1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665924891 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitMux2to1 " "Found entity 1: oneBitMux2to1" {  } { { "oneBitMux2to1.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/oneBitMux2to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665924891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770665924891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitrightshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitrightshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitRightShift-rtl " "Found design unit 1: eightBitRightShift-rtl" {  } { { "eightBitRightShift.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/eightBitRightShift.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665924954 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRightShift " "Found entity 1: eightBitRightShift" {  } { { "eightBitRightShift.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/eightBitRightShift.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665924954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770665924954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpmultiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpmultiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fpMultiplier " "Found entity 1: fpMultiplier" {  } { { "fpMultiplier.bdf" "" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/fpMultiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665925000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770665925000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "oneBitComparator.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/oneBitComparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665925047 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "oneBitComparator.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/oneBitComparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665925047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770665925047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlpath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlPath-structural " "Found design unit 1: ControlPath-structural" {  } { { "ControlPath.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/ControlPath.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665925069 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlPath " "Found entity 1: ControlPath" {  } { { "ControlPath.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/ControlPath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665925069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770665925069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enasdff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enasdff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enASdFF_2-rtl " "Found design unit 1: enASdFF_2-rtl" {  } { { "enASdFF_2.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/enASdFF_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665925110 ""} { "Info" "ISGN_ENTITY_NAME" "1 enASdFF_2 " "Found entity 1: enASdFF_2" {  } { { "enASdFF_2.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/enASdFF_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665925110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770665925110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevelmmult.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevelmmult.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 toplevelmMULT " "Found entity 1: toplevelmMULT" {  } { { "toplevelmMULT.bdf" "" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/toplevelmMULT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665925135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770665925135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_sign.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_sign.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_sign-rtl " "Found design unit 1: xor_sign-rtl" {  } { { "xor_sign.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/xor_sign.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665925166 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_sign " "Found entity 1: xor_sign" {  } { { "xor_sign.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/xor_sign.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665925166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770665925166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expoverunderunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file expoverunderunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 expOverUnderUnit-structural " "Found design unit 1: expOverUnderUnit-structural" {  } { { "expOverUnderUnit.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/expOverUnderUnit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665925198 ""} { "Info" "ISGN_ENTITY_NAME" "1 expOverUnderUnit " "Found entity 1: expOverUnderUnit" {  } { { "expOverUnderUnit.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/expOverUnderUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665925198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770665925198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflow_underflow_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file overflow_underflow_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 overflow_underflow_unit-structural " "Found design unit 1: overflow_underflow_unit-structural" {  } { { "overflow_underflow_unit.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/overflow_underflow_unit.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665925313 ""} { "Info" "ISGN_ENTITY_NAME" "1 overflow_underflow_unit " "Found entity 1: overflow_underflow_unit" {  } { { "overflow_underflow_unit.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/overflow_underflow_unit.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665925313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770665925313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665925343 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665925343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770665925343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1-SYN " "Found design unit 1: lpm_constant1-SYN" {  } { { "lpm_constant1.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/lpm_constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665925392 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1 " "Found entity 1: lpm_constant1" {  } { { "lpm_constant1.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/lpm_constant1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665925392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770665925392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant2-SYN " "Found design unit 1: lpm_constant2-SYN" {  } { { "lpm_constant2.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/lpm_constant2.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665925424 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant2 " "Found entity 1: lpm_constant2" {  } { { "lpm_constant2.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/lpm_constant2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665925424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770665925424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant3-SYN " "Found design unit 1: lpm_constant3-SYN" {  } { { "lpm_constant3.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/lpm_constant3.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665925473 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant3 " "Found entity 1: lpm_constant3" {  } { { "lpm_constant3.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/lpm_constant3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665925473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770665925473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant4-SYN " "Found design unit 1: lpm_constant4-SYN" {  } { { "lpm_constant4.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/lpm_constant4.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665925520 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant4 " "Found entity 1: lpm_constant4" {  } { { "lpm_constant4.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/lpm_constant4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770665925520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770665925520 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevelmMULT " "Elaborating entity \"toplevelmMULT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1770665925767 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "fpMultiplier inst2 " "Block or symbol \"fpMultiplier\" of instance \"inst2\" overlaps another block or symbol" {  } { { "toplevelmMULT.bdf" "" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/toplevelmMULT.bdf" { { 280 832 1136 664 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1770665925783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpMultiplier fpMultiplier:inst2 " "Elaborating entity \"fpMultiplier\" for hierarchy \"fpMultiplier:inst2\"" {  } { { "toplevelmMULT.bdf" "inst2" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/toplevelmMULT.bdf" { { 280 832 1136 664 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665925798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_multiplier_array fpMultiplier:inst2\|fp_multiplier_array:inst12 " "Elaborating entity \"fp_multiplier_array\" for hierarchy \"fpMultiplier:inst2\|fp_multiplier_array:inst12\"" {  } { { "fpMultiplier.bdf" "inst12" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/fpMultiplier.bdf" { { 232 1168 1248 424 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665925814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericAdder fpMultiplier:inst2\|fp_multiplier_array:inst12\|genericAdder:row0 " "Elaborating entity \"genericAdder\" for hierarchy \"fpMultiplier:inst2\|fp_multiplier_array:inst12\|genericAdder:row0\"" {  } { { "fp_multiplier_array.vhd" "row0" { Text "H:/Lab1 ceg3156/Multfina/Multfina/fp_multiplier_array.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665925829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdder fpMultiplier:inst2\|fp_multiplier_array:inst12\|genericAdder:row0\|oneBitAdder:add0 " "Elaborating entity \"oneBitAdder\" for hierarchy \"fpMultiplier:inst2\|fp_multiplier_array:inst12\|genericAdder:row0\|oneBitAdder:add0\"" {  } { { "genericAdder.vhd" "add0" { Text "H:/Lab1 ceg3156/Multfina/Multfina/genericAdder.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665925861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericRegister fpMultiplier:inst2\|genericRegister:inst11 " "Elaborating entity \"genericRegister\" for hierarchy \"fpMultiplier:inst2\|genericRegister:inst11\"" {  } { { "fpMultiplier.bdf" "inst11" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/fpMultiplier.bdf" { { 48 1216 1408 160 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665926573 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_unusedQbar genericRegister.vhd(31) " "Verilog HDL or VHDL warning at genericRegister.vhd(31): object \"w_unusedQbar\" assigned a value but never read" {  } { { "genericRegister.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/genericRegister.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770665926573 "|toplevelmMULT|fpMultiplier:inst2|genericRegister:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 fpMultiplier:inst2\|genericRegister:inst11\|enARdFF_2:\\gen_reg:7:bit_inst " "Elaborating entity \"enARdFF_2\" for hierarchy \"fpMultiplier:inst2\|genericRegister:inst11\|enARdFF_2:\\gen_reg:7:bit_inst\"" {  } { { "genericRegister.vhd" "\\gen_reg:7:bit_inst" { Text "H:/Lab1 ceg3156/Multfina/Multfina/genericRegister.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665926588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_sign fpMultiplier:inst2\|xor_sign:inst2 " "Elaborating entity \"xor_sign\" for hierarchy \"fpMultiplier:inst2\|xor_sign:inst2\"" {  } { { "fpMultiplier.bdf" "inst2" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/fpMultiplier.bdf" { { 1120 1128 1304 1232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665926716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "overflow_underflow_unit fpMultiplier:inst2\|overflow_underflow_unit:inst14 " "Elaborating entity \"overflow_underflow_unit\" for hierarchy \"fpMultiplier:inst2\|overflow_underflow_unit:inst14\"" {  } { { "fpMultiplier.bdf" "inst14" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/fpMultiplier.bdf" { { 1336 872 1112 1448 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665926747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp_counter7 fpMultiplier:inst2\|exp_counter7:inst9 " "Elaborating entity \"exp_counter7\" for hierarchy \"fpMultiplier:inst2\|exp_counter7:inst9\"" {  } { { "fpMultiplier.bdf" "inst9" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/fpMultiplier.bdf" { { 1208 608 800 1352 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665926763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericAdder fpMultiplier:inst2\|exp_counter7:inst9\|genericAdder:u_inc " "Elaborating entity \"genericAdder\" for hierarchy \"fpMultiplier:inst2\|exp_counter7:inst9\|genericAdder:u_inc\"" {  } { { "exp_counter7.vhd" "u_inc" { Text "H:/Lab1 ceg3156/Multfina/Multfina/exp_counter7.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665926779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericAdder fpMultiplier:inst2\|genericAdder:inst7 " "Elaborating entity \"genericAdder\" for hierarchy \"fpMultiplier:inst2\|genericAdder:inst7\"" {  } { { "fpMultiplier.bdf" "inst7" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/fpMultiplier.bdf" { { 976 480 592 1176 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665926841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complementReg fpMultiplier:inst2\|complementReg:inst6 " "Elaborating entity \"complementReg\" for hierarchy \"fpMultiplier:inst2\|complementReg:inst6\"" {  } { { "fpMultiplier.bdf" "inst6" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/fpMultiplier.bdf" { { 760 624 736 960 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665926940 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "qbar_int complementReg.vhd(33) " "Verilog HDL or VHDL warning at complementReg.vhd(33): object \"qbar_int\" assigned a value but never read" {  } { { "complementReg.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/complementReg.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770665926940 "|toplevelmMULT|fpMultiplier:inst2|complementReg:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericRegister fpMultiplier:inst2\|genericRegister:inst5 " "Elaborating entity \"genericRegister\" for hierarchy \"fpMultiplier:inst2\|genericRegister:inst5\"" {  } { { "fpMultiplier.bdf" "inst5" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/fpMultiplier.bdf" { { 536 560 672 728 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927003 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_unusedQbar genericRegister.vhd(31) " "Verilog HDL or VHDL warning at genericRegister.vhd(31): object \"w_unusedQbar\" assigned a value but never read" {  } { { "genericRegister.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/genericRegister.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770665927003 "|toplevelmMULT|fpMultiplier:inst2|genericRegister:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRightShift fpMultiplier:inst2\|eightBitRightShift:inst13 " "Elaborating entity \"eightBitRightShift\" for hierarchy \"fpMultiplier:inst2\|eightBitRightShift:inst13\"" {  } { { "fpMultiplier.bdf" "inst13" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/fpMultiplier.bdf" { { 560 1168 1312 768 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927300 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue eightBitRightShift.vhd(13) " "Verilog HDL or VHDL warning at eightBitRightShift.vhd(13): object \"int_notValue\" assigned a value but never read" {  } { { "eightBitRightShift.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/eightBitRightShift.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770665927300 "|toplevelmMULT|fpMultiplier:inst2|eightBitRightShift:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlPath ControlPath:inst " "Elaborating entity \"ControlPath\" for hierarchy \"ControlPath:inst\"" {  } { { "toplevelmMULT.bdf" "inst" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/toplevelmMULT.bdf" { { 368 376 592 544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927441 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vcc ControlPath.vhd(45) " "VHDL Signal Declaration warning at ControlPath.vhd(45): used explicit default value for signal \"vcc\" because signal was never assigned a value" {  } { { "ControlPath.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/ControlPath.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1770665927457 "|toplevelmMULT|ControlPath:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "gnd ControlPath.vhd(46) " "VHDL Signal Declaration warning at ControlPath.vhd(46): used explicit default value for signal \"gnd\" because signal was never assigned a value" {  } { { "ControlPath.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/ControlPath.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1770665927457 "|toplevelmMULT|ControlPath:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enASdFF_2 ControlPath:inst\|enASdFF_2:FF0 " "Elaborating entity \"enASdFF_2\" for hierarchy \"ControlPath:inst\|enASdFF_2:FF0\"" {  } { { "ControlPath.vhd" "FF0" { Text "H:/Lab1 ceg3156/Multfina/Multfina/ControlPath.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant3 lpm_constant3:inst7 " "Elaborating entity \"lpm_constant3\" for hierarchy \"lpm_constant3:inst7\"" {  } { { "toplevelmMULT.bdf" "inst7" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/toplevelmMULT.bdf" { { 480 64 176 528 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant3:inst7\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant3:inst7\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant3.vhd" "LPM_CONSTANT_component" { Text "H:/Lab1 ceg3156/Multfina/Multfina/lpm_constant3.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant3:inst7\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant3:inst7\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant3.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/lpm_constant3.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770665927707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant3:inst7\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant3:inst7\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927707 ""}  } { { "lpm_constant3.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/lpm_constant3.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770665927707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant4 lpm_constant4:inst8 " "Elaborating entity \"lpm_constant4\" for hierarchy \"lpm_constant4:inst8\"" {  } { { "toplevelmMULT.bdf" "inst8" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/toplevelmMULT.bdf" { { 544 64 176 592 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant4:inst8\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant4:inst8\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant4.vhd" "LPM_CONSTANT_component" { Text "H:/Lab1 ceg3156/Multfina/Multfina/lpm_constant4.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant4:inst8\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant4:inst8\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant4.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/lpm_constant4.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770665927759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant4:inst8\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant4:inst8\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927759 ""}  } { { "lpm_constant4.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/lpm_constant4.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770665927759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 lpm_constant0:inst1 " "Elaborating entity \"lpm_constant0\" for hierarchy \"lpm_constant0:inst1\"" {  } { { "toplevelmMULT.bdf" "inst1" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/toplevelmMULT.bdf" { { 0 440 552 48 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant0:inst1\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant0:inst1\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "LPM_CONSTANT_component" { Text "H:/Lab1 ceg3156/Multfina/Multfina/lpm_constant0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant0:inst1\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant0:inst1\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/lpm_constant0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770665927821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant0:inst1\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant0:inst1\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 64 " "Parameter \"lpm_cvalue\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927821 ""}  } { { "lpm_constant0.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/lpm_constant0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770665927821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant1 lpm_constant1:inst4 " "Elaborating entity \"lpm_constant1\" for hierarchy \"lpm_constant1:inst4\"" {  } { { "toplevelmMULT.bdf" "inst4" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/toplevelmMULT.bdf" { { 192 440 552 240 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant1:inst4\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant1:inst4\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant1.vhd" "LPM_CONSTANT_component" { Text "H:/Lab1 ceg3156/Multfina/Multfina/lpm_constant1.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant1:inst4\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant1:inst4\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant1.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/lpm_constant1.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770665927879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant1:inst4\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant1:inst4\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 24 " "Parameter \"lpm_cvalue\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927879 ""}  } { { "lpm_constant1.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/lpm_constant1.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770665927879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant2 lpm_constant2:inst5 " "Elaborating entity \"lpm_constant2\" for hierarchy \"lpm_constant2:inst5\"" {  } { { "toplevelmMULT.bdf" "inst5" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/toplevelmMULT.bdf" { { 128 440 552 176 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant2:inst5\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant2:inst5\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant2.vhd" "LPM_CONSTANT_component" { Text "H:/Lab1 ceg3156/Multfina/Multfina/lpm_constant2.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant2:inst5\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant2:inst5\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant2.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/lpm_constant2.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770665927942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant2:inst5\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant2:inst5\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 128 " "Parameter \"lpm_cvalue\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770665927942 ""}  } { { "lpm_constant2.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/lpm_constant2.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770665927942 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "enASdFF_2.vhd" "" { Text "H:/Lab1 ceg3156/Multfina/Multfina/enASdFF_2.vhd" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1770665929680 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1770665929680 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "s3 GND " "Pin \"s3\" is stuck at GND" {  } { { "toplevelmMULT.bdf" "" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/toplevelmMULT.bdf" { { 672 664 840 688 "s3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770665929707 "|toplevelmMULT|s3"} { "Warning" "WMLS_MLS_STUCK_PIN" "MantissaOut\[7\] GND " "Pin \"MantissaOut\[7\]\" is stuck at GND" {  } { { "toplevelmMULT.bdf" "" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/toplevelmMULT.bdf" { { 296 1200 1376 312 "MantissaOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770665929707 "|toplevelmMULT|MantissaOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MantissaOut\[4\] GND " "Pin \"MantissaOut\[4\]\" is stuck at GND" {  } { { "toplevelmMULT.bdf" "" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/toplevelmMULT.bdf" { { 296 1200 1376 312 "MantissaOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770665929707 "|toplevelmMULT|MantissaOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MantissaOut\[2\] GND " "Pin \"MantissaOut\[2\]\" is stuck at GND" {  } { { "toplevelmMULT.bdf" "" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/toplevelmMULT.bdf" { { 296 1200 1376 312 "MantissaOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770665929707 "|toplevelmMULT|MantissaOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MantissaOut\[1\] GND " "Pin \"MantissaOut\[1\]\" is stuck at GND" {  } { { "toplevelmMULT.bdf" "" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/toplevelmMULT.bdf" { { 296 1200 1376 312 "MantissaOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770665929707 "|toplevelmMULT|MantissaOut[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1770665929707 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1770665929832 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1770665932622 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770665932622 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1770665933107 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1770665933107 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1770665933107 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1770665933107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "428 " "Peak virtual memory: 428 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770665933378 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 09 14:38:53 2026 " "Processing ended: Mon Feb 09 14:38:53 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770665933378 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770665933378 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770665933378 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770665933378 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1770665937316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770665937340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 09 14:38:55 2026 " "Processing started: Mon Feb 09 14:38:55 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770665937340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1770665937340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fpMultiplier -c fpMultiplier " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fpMultiplier -c fpMultiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1770665937340 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1770665938023 ""}
{ "Info" "0" "" "Project  = fpMultiplier" {  } {  } 0 0 "Project  = fpMultiplier" 0 0 "Fitter" 0 0 1770665938023 ""}
{ "Info" "0" "" "Revision = fpMultiplier" {  } {  } 0 0 "Revision = fpMultiplier" 0 0 "Fitter" 0 0 1770665938023 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1770665938380 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpMultiplier EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"fpMultiplier\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1770665938412 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770665938484 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770665938484 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770665938484 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1770665938772 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1770665938796 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770665939992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770665939992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770665939992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770665939992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770665939992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770665939992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770665939992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770665939992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770665939992 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1770665939992 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Lab1 ceg3156/Multfina/Multfina/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1770665939992 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Lab1 ceg3156/Multfina/Multfina/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1770665939992 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Lab1 ceg3156/Multfina/Multfina/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1770665939992 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Lab1 ceg3156/Multfina/Multfina/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1770665939992 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Lab1 ceg3156/Multfina/Multfina/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1770665939992 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1770665939992 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1770665939992 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 25 " "No exact pin location assignment(s) for 7 pins of 25 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "so " "Pin so not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/pin_planner.ppl" { so } } } { "toplevelmMULT.bdf" "" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/toplevelmMULT.bdf" { { 584 664 840 600 "so" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { so } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Lab1 ceg3156/Multfina/Multfina/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770665941353 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1 " "Pin s1 not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/pin_planner.ppl" { s1 } } } { "toplevelmMULT.bdf" "" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/toplevelmMULT.bdf" { { 608 656 832 624 "s1" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Lab1 ceg3156/Multfina/Multfina/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770665941353 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2 " "Pin s2 not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/pin_planner.ppl" { s2 } } } { "toplevelmMULT.bdf" "" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/toplevelmMULT.bdf" { { 632 656 832 648 "s2" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { s2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Lab1 ceg3156/Multfina/Multfina/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770665941353 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3 " "Pin s3 not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/pin_planner.ppl" { s3 } } } { "toplevelmMULT.bdf" "" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/toplevelmMULT.bdf" { { 672 664 840 688 "s3" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { s3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Lab1 ceg3156/Multfina/Multfina/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770665941353 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s6 " "Pin s6 not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/pin_planner.ppl" { s6 } } } { "toplevelmMULT.bdf" "" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/toplevelmMULT.bdf" { { 808 608 784 824 "s6" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { s6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Lab1 ceg3156/Multfina/Multfina/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770665941353 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s4 " "Pin s4 not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/pin_planner.ppl" { s4 } } } { "toplevelmMULT.bdf" "" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/toplevelmMULT.bdf" { { 744 640 816 760 "s4" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { s4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Lab1 ceg3156/Multfina/Multfina/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770665941353 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "overflow " "Pin overflow not assigned to an exact location on the device" {  } { { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/pin_planner.ppl" { overflow } } } { "toplevelmMULT.bdf" "" { Schematic "H:/Lab1 ceg3156/Multfina/Multfina/toplevelmMULT.bdf" { { 344 1264 1440 360 "overflow" "" } } } } { "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { overflow } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Lab1 ceg3156/Multfina/Multfina/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770665941353 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1770665941353 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fpMultiplier.sdc " "Synopsys Design Constraints File file not found: 'fpMultiplier.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1770665941668 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1770665941668 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1770665941668 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1770665941668 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1770665941668 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1770665942353 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1770665942353 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1770665942353 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1770665942353 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1770665942353 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1770665942353 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1770665942353 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1770665942353 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1770665942886 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1770665942886 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1770665942886 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 2.5V 0 7 0 " "Number of I/O pins in group: 7 (unused VREF, 2.5V VCCIO, 0 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1770665942902 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1770665942902 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1770665942902 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770665942902 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770665942902 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770665942902 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770665942902 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 64 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770665942902 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 56 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770665942902 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 16 56 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770665942902 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770665942902 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1770665942902 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1770665942902 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770665942902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1770665948259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770665948443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1770665948459 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1770665950024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770665950040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1770665950666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X81_Y61 X91_Y73 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X81_Y61 to location X91_Y73" {  } { { "loc" "" { Generic "H:/Lab1 ceg3156/Multfina/Multfina/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X81_Y61 to location X91_Y73"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X81_Y61 to location X91_Y73"} 81 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1770665953529 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1770665953529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770665953967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1770665953967 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1770665953967 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1770665953983 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1770665954145 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1770665954483 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1770665954617 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1770665954953 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770665955312 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Lab1 ceg3156/Multfina/Multfina/output_files/fpMultiplier.fit.smsg " "Generated suppressed messages file H:/Lab1 ceg3156/Multfina/Multfina/output_files/fpMultiplier.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1770665956674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "709 " "Peak virtual memory: 709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770665958637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 09 14:39:18 2026 " "Processing ended: Mon Feb 09 14:39:18 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770665958637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770665958637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770665958637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1770665958637 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1770665961142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770665961196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 09 14:39:20 2026 " "Processing started: Mon Feb 09 14:39:20 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770665961196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1770665961196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fpMultiplier -c fpMultiplier " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fpMultiplier -c fpMultiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1770665961196 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1770665965894 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1770665966203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "397 " "Peak virtual memory: 397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770665970756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 09 14:39:30 2026 " "Processing ended: Mon Feb 09 14:39:30 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770665970756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770665970756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770665970756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1770665970756 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1770665971578 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1770665973701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770665973716 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 09 14:39:31 2026 " "Processing started: Mon Feb 09 14:39:31 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770665973716 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1770665973716 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fpMultiplier -c fpMultiplier " "Command: quartus_sta fpMultiplier -c fpMultiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1770665973732 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1770665974389 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1770665975407 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1770665975407 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1770665975484 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1770665975484 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fpMultiplier.sdc " "Synopsys Design Constraints File file not found: 'fpMultiplier.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1770665976236 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1770665976236 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Gclock Gclock " "create_clock -period 1.000 -name Gclock Gclock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1770665976236 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1770665976236 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1770665976589 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1770665976589 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1770665976604 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1770665976705 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1770665976772 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1770665976772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.033 " "Worst-case setup slack is -1.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770665976826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770665976826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.033        -6.551 Gclock  " "   -1.033        -6.551 Gclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770665976826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770665976826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.440 " "Worst-case hold slack is 0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770665976865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770665976865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440         0.000 Gclock  " "    0.440         0.000 Gclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770665976865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770665976865 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1770665976897 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1770665976955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770665977018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770665977018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -24.845 Gclock  " "   -3.000       -24.845 Gclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770665977018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770665977018 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1770665977407 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1770665977438 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1770665977862 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1770665978034 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1770665978082 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1770665978082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.861 " "Worst-case setup slack is -0.861" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770665978124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770665978124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.861        -4.848 Gclock  " "   -0.861        -4.848 Gclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770665978124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770665978124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770665978171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770665978171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387         0.000 Gclock  " "    0.387         0.000 Gclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770665978171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770665978171 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1770665978238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1770665978269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770665978326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770665978326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -24.845 Gclock  " "   -3.000       -24.845 Gclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770665978326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770665978326 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1770665978687 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1770665978918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.021 " "Worst-case setup slack is 0.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770665978974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770665978974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021         0.000 Gclock  " "    0.021         0.000 Gclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770665978974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770665978974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.201 " "Worst-case hold slack is 0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770665979020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770665979020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201         0.000 Gclock  " "    0.201         0.000 Gclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770665979020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770665979020 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1770665979052 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1770665979099 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1770665979099 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1770665979099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770665979146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770665979146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -24.672 Gclock  " "   -3.000       -24.672 Gclock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770665979146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770665979146 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1770665980931 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1770665980931 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "455 " "Peak virtual memory: 455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770665981493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 09 14:39:41 2026 " "Processing ended: Mon Feb 09 14:39:41 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770665981493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770665981493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770665981493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770665981493 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1770665984441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770665984457 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 09 14:39:44 2026 " "Processing started: Mon Feb 09 14:39:44 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770665984457 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1770665984457 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fpMultiplier -c fpMultiplier " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fpMultiplier -c fpMultiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1770665984457 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpMultiplier.vo H:/Lab1 ceg3156/Multfina/Multfina/simulation/modelsim/ simulation " "Generated file fpMultiplier.vo in folder \"H:/Lab1 ceg3156/Multfina/Multfina/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1770665985847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770665986144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 09 14:39:46 2026 " "Processing ended: Mon Feb 09 14:39:46 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770665986144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770665986144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770665986144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770665986144 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus II Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770665987005 ""}
