<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><title>LP_CLKG</title></head>
<body>
<h1><a name="LP_CLKG">"LP_CLKG"</a>
        </h1>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_CLKG_CTRL">LP_CLKG_CTRL</a></p>
</td>
<td><p>32'h00000000</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[28:0]</p>
</td>
<td><p><a HREF="vispLPGlob.htm#LP_CLKG_CTRL_CFG">CFG</a></p>
</td>
<td><p>0x1FFFFFFF</p>
</td>
<td><p>0:csi2rx1_cfgClkg =CFG clock Gate to CSIRX1<p></p>
1:dphy_cfgClk_cg =CFG clock Gate to DPHY<p></p>
2:vidmute_cfgClkg =CFG clock Gate to VideoMute<p></p>
3:isplite_cfgClkg =CFG clock Gate to ISPLITE<p></p>
4:dhbintf_cfgClkg =CFG clock Gate to DHUBINTF<p></p>
5:dhub64b_cfgClkg =CFG clock Gate to DHUB64B<p></p>
6:bcmwrap_cfgClkg =CFG clock Gate to BCMBIU<p></p>
7:isplite_sysClkg =SYS clock Gate to ISPLITE<p></p>
8:dhub64b_sysClkg =SYS clock Gate to DHUB64B<p></p>
9:dhbintf_sysClkg =SYS clock Gate to DHUBINT<p></p>
10:bcmwrap_sysClkg =SYS clock Gate to BCMWRAP<p></p>
11:csi2rx1_ipiClkg =CLK clock Gate to CSIRX1<p></p>
12:hostrx1_ipi0Clkg=CFG clock Gate to CSIIPI0<p></p>
13:hostrx1_ipi1Clkg=CLK clock Gate to CSIIPI1<p></p>
14:hostrx1_ipi2Clkg=CFG clock Gate to CSIIPI2<p></p>
15:hostrx1_ipi3Clkg=CLK clock Gate to CSIIPI3<p></p>
16:rx1tdvp_ipi0Clkg=CLK clock Gate to RX1IPI0<p></p>
17:rx1tdvp_ipi1Clkg=CLK clock Gate to RX1IPI1<p></p>
18:rx1tdvp_ipi2Clkg=CLK clock Gate to RX1IPI2<p></p>
19:rx1tdvp_ipi3Clkg=CLK clock Gate to RX1IPI3<p></p>
20:rx2tdvp_ipixClkg=CLK clock Gate to RX2IPIx<p></p>
21:isplite_Clkg =CLK clock Gate to ISPLITE<p></p>
22:rx1tdhb_ipi0Clkg=CLK clock Gate to DHBIPI0<p></p>
23:rx1tdhb_ipi1Clkg=CLK clock Gate to DHBIPI1<p></p>
24:rx1tdhb_ipi2Clkg=CLK clock Gate to DHBIPI2<p></p>
25:rx1tdhb_ipi3Clkg=CLK clock Gate to DHBIPI3<p></p>
26:rx2tdhb_ipixClkg=CLK clock Gate to DHBIPIx<p></p>
27:isplite_biuClkg= BIU clock Gate to ISPLITE<p></p>
28:dhbintf_biuClkg= BIU clock Gate to DHBINTF</p>
</td>
</tr>
</table><p><p></p>
</p>
</body></html>