<dec f='linux/drivers/gpu/drm/i915/intel_drv.h' l='1226' type='void intel_check_cpu_fifo_underruns(struct drm_i915_private * dev_priv)'/>
<use f='linux/drivers/gpu/drm/i915/intel_display.c' l='4939' u='c' c='intel_post_enable_primary'/>
<use f='linux/drivers/gpu/drm/i915/intel_display.c' l='12311' u='c' c='intel_atomic_commit_tail'/>
<def f='linux/drivers/gpu/drm/i915/intel_fifo_underrun.c' l='414' ll='431' type='void intel_check_cpu_fifo_underruns(struct drm_i915_private * dev_priv)'/>
<doc f='linux/drivers/gpu/drm/i915/intel_fifo_underrun.c' l='405'>/**
 * intel_check_cpu_fifo_underruns - check for CPU fifo underruns immediately
 * @dev_priv: i915 device instance
 *
 * Check for CPU fifo underruns immediately. Useful on IVB/HSW where the shared
 * error interrupt may have been disabled, and so CPU fifo underruns won&apos;t
 * necessarily raise an interrupt, and on GMCH platforms where underruns never
 * raise an interrupt.
 */</doc>
