git clone --depth 1 --no-tags https://github.com/danielgranhao/transparent-acceleration.git f:/verilog_sva_gh_scraper/data/full_repos/177812434
git clone --depth 1 --no-tags https://github.com/BradAricW/137-8BitAddSub.git f:/verilog_sva_gh_scraper/data/full_repos/177836877
git clone --depth 1 --no-tags https://github.com/ChFrenkel/ODIN.git f:/verilog_sva_gh_scraper/data/full_repos/182438188
git clone --depth 1 --no-tags https://github.com/nishthaparashar/Floating-Point-ALU-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/184356332
git clone --depth 1 --no-tags https://github.com/hjs557523/Computer-Experiment-on-the-principle-of-computer-composition.git f:/verilog_sva_gh_scraper/data/full_repos/179790027
git clone --depth 1 --no-tags https://github.com/ultraembedded/core_spiflash.git f:/verilog_sva_gh_scraper/data/full_repos/182995708
git clone --depth 1 --no-tags https://github.com/crypt-xie/XCryptCore.git f:/verilog_sva_gh_scraper/data/full_repos/182026356
git clone --depth 1 --no-tags https://github.com/NingHeChuan/Digital_Front_End_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/182242825
git clone --depth 1 --no-tags https://github.com/CodeNameGrapefruit/SoC_CNN.git f:/verilog_sva_gh_scraper/data/full_repos/180032111
git clone --depth 1 --no-tags https://github.com/OldRepoPreservation/mpeg2fpga.git f:/verilog_sva_gh_scraper/data/full_repos/183254752
git clone --depth 1 --no-tags https://github.com/Silverster98/bitmips2019.git f:/verilog_sva_gh_scraper/data/full_repos/182489107
git clone --depth 1 --no-tags https://github.com/fanbinqi/CNN-Based-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/180088350
git clone --depth 1 --no-tags https://github.com/sprout-uci/vrased.git f:/verilog_sva_gh_scraper/data/full_repos/185287750
git clone --depth 1 --no-tags https://github.com/loghall/axi_cache.git f:/verilog_sva_gh_scraper/data/full_repos/182579770
git clone --depth 1 --no-tags https://github.com/emard/oberon.git f:/verilog_sva_gh_scraper/data/full_repos/183018749
git clone --depth 1 --no-tags https://github.com/mjkkirschner/simpleGPUCore.git f:/verilog_sva_gh_scraper/data/full_repos/180282590
git clone --depth 1 --no-tags https://github.com/ecelab-org/Split-Chip_authentication.git f:/verilog_sva_gh_scraper/data/full_repos/185088867
git clone --depth 1 --no-tags https://github.com/kaito0422/Nexy4-DDR-ARM-Cortex-M3-system-for-ARM-core-.git f:/verilog_sva_gh_scraper/data/full_repos/180139539
git clone --depth 1 --no-tags https://github.com/maxs-well/USB_Ctrl.git f:/verilog_sva_gh_scraper/data/full_repos/182362084
git clone --depth 1 --no-tags https://github.com/trialley/loongson_MIPS_demo.git f:/verilog_sva_gh_scraper/data/full_repos/184371514
git clone --depth 1 --no-tags https://github.com/verimake-team/SparkRoad-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/182791900
git clone --depth 1 --no-tags https://github.com/zhouzaixin/arm_soc.git f:/verilog_sva_gh_scraper/data/full_repos/179316880
git clone --depth 1 --no-tags https://github.com/theseus-cores/theseus-cores.git f:/verilog_sva_gh_scraper/data/full_repos/183118050
git clone --depth 1 --no-tags https://github.com/webfpga/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/179884651
git clone --depth 1 --no-tags https://github.com/joey1115/Alpha64_R10000_Superscalar_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/184936624
git clone --depth 1 --no-tags https://github.com/adamwalker/starty.git f:/verilog_sva_gh_scraper/data/full_repos/184508899
git clone --depth 1 --no-tags https://github.com/bondhugula/fw_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/184108896
git clone --depth 1 --no-tags https://github.com/jinexplorer/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/180790981
git clone --depth 1 --no-tags https://github.com/Anand270294/AES-encryption-VSLI.git f:/verilog_sva_gh_scraper/data/full_repos/183460228
git clone --depth 1 --no-tags https://github.com/f-of-e/f-of-e-tools.git f:/verilog_sva_gh_scraper/data/full_repos/185049323
git clone --depth 1 --no-tags https://github.com/gyurco/gstmcu.git f:/verilog_sva_gh_scraper/data/full_repos/183443028
git clone --depth 1 --no-tags https://github.com/tymcgrew/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/179177303
git clone --depth 1 --no-tags https://github.com/jotego/jt8255.git f:/verilog_sva_gh_scraper/data/full_repos/181511023
git clone --depth 1 --no-tags https://github.com/RPISEC/website.git f:/verilog_sva_gh_scraper/data/full_repos/179775326
git clone --depth 1 --no-tags https://github.com/alexandrado/camera_system.git f:/verilog_sva_gh_scraper/data/full_repos/179965087
git clone --depth 1 --no-tags https://github.com/sammy17/simba-core.git f:/verilog_sva_gh_scraper/data/full_repos/181027054
git clone --depth 1 --no-tags https://github.com/GeekAlexis/superscalar-mips.git f:/verilog_sva_gh_scraper/data/full_repos/180921496
git clone --depth 1 --no-tags https://github.com/mattco98/LEGv8-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/180413071
git clone --depth 1 --no-tags https://github.com/NegarMirgati/KoggeStone-BrentKung.git f:/verilog_sva_gh_scraper/data/full_repos/180968290
git clone --depth 1 --no-tags https://github.com/BENAGP/SLAM-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/182532355
git clone --depth 1 --no-tags https://github.com/s-bear/verilog-basics.git f:/verilog_sva_gh_scraper/data/full_repos/179451217
git clone --depth 1 --no-tags https://github.com/shyoshyo/openriscv.git f:/verilog_sva_gh_scraper/data/full_repos/184921205
git clone --depth 1 --no-tags https://github.com/William6Sun/Zynq_PS_PL_interface.git f:/verilog_sva_gh_scraper/data/full_repos/181306418
git clone --depth 1 --no-tags https://github.com/mxllc/CPU54_EhternetTransmit.git f:/verilog_sva_gh_scraper/data/full_repos/181113628
git clone --depth 1 --no-tags https://github.com/QzLancer/EDADesign.git f:/verilog_sva_gh_scraper/data/full_repos/182246043
git clone --depth 1 --no-tags https://github.com/mxllc/CPU_StaticPipeline_ThreeLevelCache.git f:/verilog_sva_gh_scraper/data/full_repos/181888724
git clone --depth 1 --no-tags https://github.com/Starrynightzyq/ARM_hardware.git f:/verilog_sva_gh_scraper/data/full_repos/181105196
git clone --depth 1 --no-tags https://github.com/myriadrf/Lime-GPSDO_GW.git f:/verilog_sva_gh_scraper/data/full_repos/184717673
git clone --depth 1 --no-tags https://github.com/ZipCPU/zipstormmx.git f:/verilog_sva_gh_scraper/data/full_repos/184450205
git clone --depth 1 --no-tags https://github.com/hbrc-fpga-class/peripherals.git f:/verilog_sva_gh_scraper/data/full_repos/183345139
git clone --depth 1 --no-tags https://github.com/Verdvana/LCD_Driver.git f:/verilog_sva_gh_scraper/data/full_repos/180999967
git clone --depth 1 --no-tags https://github.com/dormando/tinyfpga-raycaster.git f:/verilog_sva_gh_scraper/data/full_repos/182319584
git clone --depth 1 --no-tags https://github.com/DoctorWkt/SimpleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/179947554
git clone --depth 1 --no-tags https://github.com/hou602630036/SMS4.git f:/verilog_sva_gh_scraper/data/full_repos/180795519
git clone --depth 1 --no-tags https://github.com/jpcarvao/FPGA_speech_vocoder.git f:/verilog_sva_gh_scraper/data/full_repos/180910440
git clone --depth 1 --no-tags https://github.com/Eiji-Kb/friendsRISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/180862366
git clone --depth 1 --no-tags https://github.com/ColtonBeery/Basys3_VGA_Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/183131088
git clone --depth 1 --no-tags https://github.com/XuetongZhou/SVM-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/182805324
git clone --depth 1 --no-tags https://github.com/Tawfeeq04/Floating-Point-Converter-in-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/179246595
git clone --depth 1 --no-tags https://github.com/akifuslu/RGB-Memory-Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/184764409
git clone --depth 1 --no-tags https://github.com/JinwooWang/Inverse-Discrete-Cosine-Transform.git f:/verilog_sva_gh_scraper/data/full_repos/181866938
git clone --depth 1 --no-tags https://github.com/NEEMSYS/X2401020-faq.git f:/verilog_sva_gh_scraper/data/full_repos/182253197
git clone --depth 1 --no-tags https://github.com/ColtonBeery/Basys3_Camera_Driver.git f:/verilog_sva_gh_scraper/data/full_repos/180640075
git clone --depth 1 --no-tags https://github.com/lyc0930/COD.git f:/verilog_sva_gh_scraper/data/full_repos/180193695
git clone --depth 1 --no-tags https://github.com/ece532-2019-g7/G7_Suspicious-Package-Detection-and-Alert.git f:/verilog_sva_gh_scraper/data/full_repos/180011830
git clone --depth 1 --no-tags https://github.com/hotwolf/NiNA.git f:/verilog_sva_gh_scraper/data/full_repos/181774932
git clone --depth 1 --no-tags https://github.com/Jaina-96/Reconfigurable-cache.git f:/verilog_sva_gh_scraper/data/full_repos/179616190
git clone --depth 1 --no-tags https://github.com/mdanilow/ddctracking.git f:/verilog_sva_gh_scraper/data/full_repos/180184887
git clone --depth 1 --no-tags https://github.com/clkwrkunvrs/ELEC-5200-Computer-Architecture-CPU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/179611932
git clone --depth 1 --no-tags https://github.com/hjs557523/Computer-experiments-on-EDA.git f:/verilog_sva_gh_scraper/data/full_repos/179808889
git clone --depth 1 --no-tags https://github.com/SC2019-MD/SC2019_MD.git f:/verilog_sva_gh_scraper/data/full_repos/180639299
git clone --depth 1 --no-tags https://github.com/zhelnio/ddstart.git f:/verilog_sva_gh_scraper/data/full_repos/181082280
git clone --depth 1 --no-tags https://github.com/zyldgd/Graduation_Project.git f:/verilog_sva_gh_scraper/data/full_repos/183383566
git clone --depth 1 --no-tags https://github.com/Dipperss/FPGA_2_SHT21.git f:/verilog_sva_gh_scraper/data/full_repos/184281830
git clone --depth 1 --no-tags https://github.com/Saanlima/Pano_G2C.git f:/verilog_sva_gh_scraper/data/full_repos/183519538
git clone --depth 1 --no-tags https://github.com/mxllc/Verilog-based-Bluetooth-player-for-musical-notes.git f:/verilog_sva_gh_scraper/data/full_repos/180740613
git clone --depth 1 --no-tags https://github.com/Floral/Study.git f:/verilog_sva_gh_scraper/data/full_repos/184597375
git clone --depth 1 --no-tags https://github.com/colinshane/LIF_Neuromorphic.git f:/verilog_sva_gh_scraper/data/full_repos/180827980
git clone --depth 1 --no-tags https://github.com/LEE-JAE-HYUN179/Verilog_Design.git f:/verilog_sva_gh_scraper/data/full_repos/179414071
git clone --depth 1 --no-tags https://github.com/kappa3-rv32i/hw2019.git f:/verilog_sva_gh_scraper/data/full_repos/183580645
git clone --depth 1 --no-tags https://github.com/milanvidakovic/FPGAComputer32.git f:/verilog_sva_gh_scraper/data/full_repos/183296664
git clone --depth 1 --no-tags https://github.com/DavidKopalaCU/Verilog-ReactionTimer.git f:/verilog_sva_gh_scraper/data/full_repos/184648807
git clone --depth 1 --no-tags https://github.com/Provencih/5-Stage_Pipeline_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/184847821
git clone --depth 1 --no-tags https://github.com/KorotkiyEugene/digital_micro_labs.git f:/verilog_sva_gh_scraper/data/full_repos/183221243
git clone --depth 1 --no-tags https://github.com/ChandulaNethmal/Processor-Design-and-Implementation-on-a-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/183839796
git clone --depth 1 --no-tags https://github.com/honorpeter/FPGA.DNN.Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/180269048
git clone --depth 1 --no-tags https://github.com/AngelSol/HuffmanEncodingVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/181093729
git clone --depth 1 --no-tags https://github.com/sean-brandenburg/Verilog-Processor-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/184946878
git clone --depth 1 --no-tags https://github.com/nimamg/UT-DLD-Tangent-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/185079446
git clone --depth 1 --no-tags https://github.com/upscale-project/sqed-generator.git f:/verilog_sva_gh_scraper/data/full_repos/181754667
git clone --depth 1 --no-tags https://github.com/yuxguo/USTC_CS_COD_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/182030264
git clone --depth 1 --no-tags https://github.com/FiveGuysProj/Image-processing-and-VGA.git f:/verilog_sva_gh_scraper/data/full_repos/184163590
git clone --depth 1 --no-tags https://github.com/aabuyazid/TrainedANN-EE460M-Lab6.git f:/verilog_sva_gh_scraper/data/full_repos/179743268
git clone --depth 1 --no-tags https://github.com/Howeng98/FloatingPointAdder.git f:/verilog_sva_gh_scraper/data/full_repos/184376654
git clone --depth 1 --no-tags https://github.com/misakisaysyes/MipsCpuFpga.git f:/verilog_sva_gh_scraper/data/full_repos/180087380
git clone --depth 1 --no-tags https://github.com/leapoo/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/179198883
git clone --depth 1 --no-tags https://github.com/B0WEN-HU/64-point-FFT.git f:/verilog_sva_gh_scraper/data/full_repos/179855752
git clone --depth 1 --no-tags https://github.com/TrevorStevenson/Processor.git f:/verilog_sva_gh_scraper/data/full_repos/181206345
git clone --depth 1 --no-tags https://github.com/blacktion/OpenMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/182803965
git clone --depth 1 --no-tags https://github.com/JuliaWPereira/asterixForth.git f:/verilog_sva_gh_scraper/data/full_repos/183672386
