From 6c53b4a0427b50edde2e7f0203e044d550413ee9 Mon Sep 17 00:00:00 2001
From: Darren Huang <darren.huang@advantech.com.tw>
Date: Thu, 19 Sep 2024 10:28:30 +0800
Subject: [PATCH 14/35] modify dts to support the PCIE0 fucntion

---
 arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts |  10 ++
 arch/arm64/boot/dts/qcom/sc7280.dtsi         | 135 ++++++++++++++++++-
 2 files changed, 144 insertions(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts b/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts
index d446551d99f4..41361578fde1 100644
--- a/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts
+++ b/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts
@@ -694,6 +694,16 @@ &lpass_wsa_swr_data {
 	bias-bus-hold;
 };
 
+&pcie0 {
+	pinctrl-0 = <&pcie0_clkreq_n>, <&pcie0_reset_n>, <&pcie0_wake_n>;
+	pinctrl-names = "default";
+	status = "okay";
+};
+
+&pcie0_phy {
+	status = "okay";
+};
+
 &pcie1 {
 	perst-gpios = <&tlmm 2 GPIO_ACTIVE_LOW>;
 
-- 
2.47.0

