$date
	Tue Jan 10 15:29:39 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DFlipFlop $end
$var wire 1 ! D $end
$var wire 1 " clk $end
$var wire 1 # qBar $end
$var wire 1 $ rst $end
$var reg 1 % q $end
$upscope $end
$scope module testBench $end
$var wire 1 & rst $end
$var wire 4 ' q [3:0] $end
$var wire 1 ( clk $end
$scope module counter $end
$var wire 1 & rst $end
$var wire 1 ( clk $end
$var reg 4 ) out [3:0] $end
$upscope $end
$scope module curTest $end
$var wire 4 * qOut [3:0] $end
$var reg 1 ( clk $end
$var reg 1 & rst $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
0(
bx '
0&
x%
z$
x#
z"
z!
$end
#5
b1111 '
b1111 )
b1111 *
1(
#10
0(
#15
1(
#20
0(
#25
1(
#30
0(
#35
1(
#40
0(
#45
b111 '
b111 )
b111 *
1(
1&
#50
0(
#55
b11 '
b11 )
b11 *
1(
#60
0(
#65
b1 '
b1 )
b1 *
1(
#70
0(
#75
b0 '
b0 )
b0 *
1(
#80
0(
#85
b1000 '
b1000 )
b1000 *
1(
#90
0(
#95
b1100 '
b1100 )
b1100 *
1(
#100
0(
#105
b1111 '
b1111 )
b1111 *
1(
0&
#110
0(
#115
1(
#120
0(
#125
b111 '
b111 )
b111 *
1(
1&
#130
0(
#135
b11 '
b11 )
b11 *
1(
#140
0(
#145
b1 '
b1 )
b1 *
1(
#150
0(
#155
b0 '
b0 )
b0 *
1(
#160
0(
#165
b1000 '
b1000 )
b1000 *
1(
#170
0(
#175
b1100 '
b1100 )
b1100 *
1(
#180
0(
#185
b1110 '
b1110 )
b1110 *
1(
#190
0(
#195
b1111 '
b1111 )
b1111 *
1(
#200
0(
#205
b111 '
b111 )
b111 *
1(
#210
0(
#215
b11 '
b11 )
b11 *
1(
#220
0(
#225
b1 '
b1 )
b1 *
1(
#230
0(
#235
b0 '
b0 )
b0 *
1(
#240
0(
#245
b1000 '
b1000 )
b1000 *
1(
#250
0(
#255
b1100 '
b1100 )
b1100 *
1(
#260
0(
#265
