<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CompRegReg.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="ALU_4bits.vhi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Banco_registros_8x3.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Banco_registros_8x3.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Banco_registros_8x3.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Banco_registros_8x3.xst"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Banco_registros_8x4.vhi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Control_unit.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Control_unit.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Control_unit.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Control_unit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Control_unit.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Control_unit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Control_unit_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Control_unit_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Control_unit_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Control_unit_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Data_Path.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Data_Path.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Data_Path.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Data_Path.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Data_Path.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Data_Path.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Data_Path.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Data_Path.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Data_Path.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Data_Path.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Data_Path.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Data_Path.tfi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Data_Path.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Data_Path.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Data_Path_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Data_Path_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Data_Path_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Data_Path_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Data_Path_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Data_Path_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Data_Path_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Debounce.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Debounce.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Debounce.vhi"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Display7Seg_4ON.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Display7Seg_4ON.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Display7Seg_4ON.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="FFD_Basic.vhi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FFD_FZ.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="FFD_FZ.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="FFD_FZ.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Inc1_4bits.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Inc1_4bits.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Inc1_4bits.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Inc1_4bits.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux2_4bits.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux2_4bits.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Mux2_4bits.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux2_4bits.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux3_4bits.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux3_4bits.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux3_4bits.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RAM_16x10.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RAM_16x10.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="RAM_16x10.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RAM_16x10.xst"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Reg_10bits.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Reg_4bits.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="TOP.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TOP.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TOP.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TOP.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="TOP.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TOP.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TOP.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TOP.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TOP.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TOP.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TOP_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TOP_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TOP_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOP_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TOP_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TOP_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOP_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1453461958" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1453461958">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1453483304" xil_pn:in_ck="4953390876198033942" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1453483304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_4bits.vhd"/>
      <outfile xil_pn:name="Banco_Registros_8x4.vhd"/>
      <outfile xil_pn:name="CLK_1KHz.vhd"/>
      <outfile xil_pn:name="Control_unit.vhd"/>
      <outfile xil_pn:name="Control_unit_tb.vhd"/>
      <outfile xil_pn:name="Data_Path.vhd"/>
      <outfile xil_pn:name="DeBounceFSM.vhd"/>
      <outfile xil_pn:name="Debounce.vhd"/>
      <outfile xil_pn:name="Disp7Seg.vhd"/>
      <outfile xil_pn:name="Display7Seg_4ON.vhd"/>
      <outfile xil_pn:name="FFD_FZ.vhd"/>
      <outfile xil_pn:name="Inc1_3bits.vhd"/>
      <outfile xil_pn:name="Mux2_4bits.vhd"/>
      <outfile xil_pn:name="Mux4_4bits.vhd"/>
      <outfile xil_pn:name="RAM_16x10.vhd"/>
      <outfile xil_pn:name="Reg_10bits.vhd"/>
      <outfile xil_pn:name="Reg_4bits.vhd"/>
      <outfile xil_pn:name="RisingEdge.vhd"/>
      <outfile xil_pn:name="TOP.vhd"/>
      <outfile xil_pn:name="Timer300ms.vhd"/>
      <outfile xil_pn:name="YourTurn.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1453463097" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="88461554943317429" xil_pn:start_ts="1453463097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1453463097" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8494551394461136585" xil_pn:start_ts="1453463097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1453483307" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2288844910886609880" xil_pn:start_ts="1453483307">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1453483307" xil_pn:in_ck="4953390876198033942" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1453483307">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_4bits.vhd"/>
      <outfile xil_pn:name="Banco_Registros_8x4.vhd"/>
      <outfile xil_pn:name="CLK_1KHz.vhd"/>
      <outfile xil_pn:name="Control_unit.vhd"/>
      <outfile xil_pn:name="Control_unit_tb.vhd"/>
      <outfile xil_pn:name="Data_Path.vhd"/>
      <outfile xil_pn:name="DeBounceFSM.vhd"/>
      <outfile xil_pn:name="Debounce.vhd"/>
      <outfile xil_pn:name="Disp7Seg.vhd"/>
      <outfile xil_pn:name="Display7Seg_4ON.vhd"/>
      <outfile xil_pn:name="FFD_FZ.vhd"/>
      <outfile xil_pn:name="Inc1_3bits.vhd"/>
      <outfile xil_pn:name="Mux2_4bits.vhd"/>
      <outfile xil_pn:name="Mux4_4bits.vhd"/>
      <outfile xil_pn:name="RAM_16x10.vhd"/>
      <outfile xil_pn:name="Reg_10bits.vhd"/>
      <outfile xil_pn:name="Reg_4bits.vhd"/>
      <outfile xil_pn:name="RisingEdge.vhd"/>
      <outfile xil_pn:name="TOP.vhd"/>
      <outfile xil_pn:name="Timer300ms.vhd"/>
      <outfile xil_pn:name="YourTurn.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1453483314" xil_pn:in_ck="4953390876198033942" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7002979601146599938" xil_pn:start_ts="1453483307">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Control_unit_tb_beh.prj"/>
      <outfile xil_pn:name="Control_unit_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1453483314" xil_pn:in_ck="-4648747296634555452" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2507368407152315973" xil_pn:start_ts="1453483314">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Control_unit_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1452952372" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1452952372">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1453469385" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8452257247632833598" xil_pn:start_ts="1453469385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1453469385" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2288844910886609880" xil_pn:start_ts="1453469385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1453469385" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1453469385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1453469385" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8106952116428108284" xil_pn:start_ts="1453469385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1453469385" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1453469385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1453469385" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3534540437212587982" xil_pn:start_ts="1453469385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1453485513" xil_pn:in_ck="-8972623956136773199" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8962137516395898181" xil_pn:start_ts="1453485504">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Data_Path.ngr"/>
      <outfile xil_pn:name="TOP.lso"/>
      <outfile xil_pn:name="TOP.ngc"/>
      <outfile xil_pn:name="TOP.ngr"/>
      <outfile xil_pn:name="TOP.prj"/>
      <outfile xil_pn:name="TOP.stx"/>
      <outfile xil_pn:name="TOP.syr"/>
      <outfile xil_pn:name="TOP.xst"/>
      <outfile xil_pn:name="TOP_vhdl.prj"/>
      <outfile xil_pn:name="TOP_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1453485470" xil_pn:in_ck="132435858570414204" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-1805574035947192153" xil_pn:start_ts="1453485470">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1453485475" xil_pn:in_ck="6173501240525867105" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8846636657521182443" xil_pn:start_ts="1453485470">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="TOP.bld"/>
      <outfile xil_pn:name="TOP.ngd"/>
      <outfile xil_pn:name="TOP_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1453485479" xil_pn:in_ck="-9041924755480376317" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3236488012892527759" xil_pn:start_ts="1453485475">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="TOP_map.map"/>
      <outfile xil_pn:name="TOP_map.mrp"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
