

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_4'
================================================================
* Date:           Fri Nov 29 20:35:02 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.878|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  52585|  52585|  52585|  52585|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  52584|  52584|      1878|          -|          -|    28|    no    |
        | + Loop 1.1      |   1876|   1876|        67|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1  |     64|     64|         4|          -|          -|    16|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	8  / (exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	4  / true
8 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %.preheader4" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%out_h = phi i5 [ 0, %.preheader4.preheader.critedge ], [ %out_h_2, %.preheader4.loopexit ]"   --->   Operation 11 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.36ns)   --->   "%exitcond2 = icmp eq i5 %out_h, -4" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 12 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 13 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.78ns)   --->   "%out_h_2 = add i5 %out_h, 1" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 14 'add' 'out_h_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %3, label %.preheader.preheader" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 16 'bitconcatenate' 'p_shl' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %p_shl to i11" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 17 'zext' 'p_shl_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl4 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h, i2 0)" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 18 'bitconcatenate' 'p_shl4' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i7 %p_shl4 to i11" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 19 'zext' 'p_shl4_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.73ns)   --->   "%tmp_1 = sub i11 %p_shl_cast, %p_shl4_cast" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 20 'sub' 'tmp_1' <Predicate = (!exitcond2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_22_cast = sext i11 %tmp_1 to i15" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 21 'sext' 'tmp_22_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 22 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 23 'speclooptripcount' 'empty_14' <Predicate = (exitcond2)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 24 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%out_w = phi i5 [ %out_w_2, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 25 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.36ns)   --->   "%exitcond1 = icmp eq i5 %out_w, -4" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 26 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 27 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.78ns)   --->   "%out_w_2 = add i5 %out_w, 1" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 28 'add' 'out_w_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader4.loopexit, label %0" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_23_cast3 = zext i5 %out_w to i14" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 30 'zext' 'tmp_23_cast3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i5 %out_w to i11" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 31 'zext' 'tmp_23_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.63ns)   --->   "%tmp = add i11 %tmp_1, %tmp_23_cast" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 32 'add' 'tmp' <Predicate = (!exitcond1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_25_cast = sext i11 %tmp to i32" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 33 'sext' 'tmp_25_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = zext i32 %tmp_25_cast to i64" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 34 'zext' 'tmp_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_2" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 35 'getelementptr' 'output_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.76ns)   --->   "br label %1" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 36 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 37 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.87>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%output_load_1 = phi i16 [ 0, %0 ], [ %tmp_s, %2 ]" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 38 'phi' 'output_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%in_d = phi i5 [ 0, %0 ], [ %in_d_1, %2 ]"   --->   Operation 39 'phi' 'in_d' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %0 ], [ %next_mul, %2 ]"   --->   Operation 40 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (3.25ns)   --->   "store i16 %output_load_1, i16* %output_addr, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 41 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 42 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %in_d, -16" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 42 'icmp' 'exitcond' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 43 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.78ns)   --->   "%in_d_1 = add i5 %in_d, 1" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 44 'add' 'in_d_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %._crit_edge, label %2" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.81ns)   --->   "%next_mul = add i14 %phi_mul, 784"   --->   Operation 46 'add' 'next_mul' <Predicate = (!exitcond)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (1.81ns)   --->   "%tmp1 = add i14 %phi_mul, %tmp_23_cast3" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 47 'add' 'tmp1' <Predicate = (!exitcond)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i14 %tmp1 to i15" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 48 'zext' 'tmp1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.81ns)   --->   "%tmp_7 = add i15 %tmp1_cast, %tmp_22_cast" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 49 'add' 'tmp_7' <Predicate = (!exitcond)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_32_cast = sext i15 %tmp_7 to i32" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 50 'sext' 'tmp_32_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_8 = zext i32 %tmp_32_cast to i64" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 51 'zext' 'tmp_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_8" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 52 'getelementptr' 'input_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 53 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 53 'load' 'input_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 54 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 54 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_34_cast = sext i16 %input_load to i30" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 55 'sext' 'tmp_34_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_9 = mul i30 %tmp_34_cast, -6502" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 56 'mul' 'tmp_9' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_6 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_9, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 57 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.07>
ST_7 : Operation 58 [1/1] (2.07ns)   --->   "%tmp_s = add i16 %output_load_1, %tmp_6" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 58 'add' 'tmp_s' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "br label %1" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 6.08>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i16 %output_load_1 to i15" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 60 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (2.07ns)   --->   "%tmp_4 = add i16 -10739, %output_load_1" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 61 'add' 'tmp_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 62 [1/1] (1.94ns)   --->   "%tmp_27_cast = add i15 -10739, %tmp_3" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 62 'add' 'tmp_27_cast' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_4, i32 15)" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 63 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.75ns)   --->   "%p_tmp_s = select i1 %tmp_5, i15 0, i15 %tmp_27_cast" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 64 'select' 'p_tmp_s' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%p_tmp_cast = zext i15 %p_tmp_s to i16" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 65 'zext' 'p_tmp_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (3.25ns)   --->   "store i16 %p_tmp_cast, i16* %output_addr, align 2" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 66 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out_h') with incoming values : ('out_h', layers_c/pointwise_conv2d.cpp:16) [6]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('out_h') with incoming values : ('out_h', layers_c/pointwise_conv2d.cpp:16) [6]  (0 ns)
	'add' operation ('out_h', layers_c/pointwise_conv2d.cpp:16) [9]  (1.78 ns)

 <State 3>: 1.78ns
The critical path consists of the following:
	'phi' operation ('out_w') with incoming values : ('out_w', layers_c/pointwise_conv2d.cpp:17) [20]  (0 ns)
	'add' operation ('out_w', layers_c/pointwise_conv2d.cpp:17) [23]  (1.78 ns)

 <State 4>: 6.88ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [36]  (0 ns)
	'add' operation ('tmp1', layers_c/pointwise_conv2d.cpp:21) [44]  (1.81 ns)
	'add' operation ('tmp_7', layers_c/pointwise_conv2d.cpp:21) [46]  (1.81 ns)
	'getelementptr' operation ('input_addr', layers_c/pointwise_conv2d.cpp:21) [49]  (0 ns)
	'load' operation ('input_load', layers_c/pointwise_conv2d.cpp:21) on array 'input_r' [50]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_load', layers_c/pointwise_conv2d.cpp:21) on array 'input_r' [50]  (3.25 ns)

 <State 6>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[52] ('tmp_9', layers_c/pointwise_conv2d.cpp:21) [52]  (6.38 ns)

 <State 7>: 2.08ns
The critical path consists of the following:
	'add' operation ('tmp_s', layers_c/pointwise_conv2d.cpp:21) [54]  (2.08 ns)

 <State 8>: 6.08ns
The critical path consists of the following:
	'add' operation ('tmp_4', layers_c/pointwise_conv2d.cpp:27) [58]  (2.08 ns)
	'select' operation ('p_tmp_s', layers_c/pointwise_conv2d.cpp:30) [61]  (0.754 ns)
	'store' operation (layers_c/pointwise_conv2d.cpp:27) of variable 'p_tmp_cast', layers_c/pointwise_conv2d.cpp:30 on array 'output_r' [63]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
