
             Lattice Mapping Report File for Design Module 'top'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-2000HC -t TQFP100 -s 6 -oc Commercial
     data_transfer_impl1.ngd -o data_transfer_impl1_map.ncd -pr
     data_transfer_impl1.prf -mp data_transfer_impl1.mrp -lpf /home/apurvan/GSoC
     /BER_measurement_5_Lane/MachXO2/proj/impl1/data_transfer_impl1.lpf -lpf
     /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/proj/data_transfer.lpf -c
     0 -gui -msgset
     /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/proj/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-2000HCTQFP100
Target Performance:   6
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  08/19/19  12:35:38

Design Summary
--------------

   Number of registers:    286 out of  2352 (12%)
      PFU registers:          286 out of  2112 (14%)
      PIO registers:            0 out of   240 (0%)
   Number of SLICEs:       229 out of  1056 (22%)
      SLICEs as Logic/ROM:    229 out of  1056 (22%)
      SLICEs as RAM:            0 out of   792 (0%)
      SLICEs as Carry:         34 out of  1056 (3%)
   Number of LUT4s:        456 out of  2112 (22%)
      Number used as logic LUTs:        388
      Number used as distributed RAM:     0
      Number used as ripple logic:       68
      Number used as shift registers:     0
   Number of PIO sites used: 56 + 4(JTAG) out of 80 (75%)
      Number of PIO sites used for single ended IOs: 48
      Number of PIO sites used for differential IOs: 12 (represented by 6 PIO
     comps in NCD)
   Number of IDDR/ODDR/TDDR cells used: 5 out of 240 (2%)
      Number of IDDR cells:   5
      Number of ODDR cells:   0
      Number of TDDR cells:   0
   Number of PIO using at least one IDDR/ODDR/TDDR: 5 (5 differential)
      Number of PIO using IDDR only:        5 (5 differential)
      Number of PIO using ODDR only:        0 (0 differential)
      Number of PIO using TDDR only:        0 (0 differential)
      Number of PIO using IDDR/ODDR:        0 (0 differential)
      Number of PIO using IDDR/TDDR:        0 (0 differential)
      Number of PIO using ODDR/TDDR:        0 (0 differential)
      Number of PIO using IDDR/ODDR/TDDR:   0 (0 differential)
   Number of block RAMs:  8 out of 8 (100%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)

                                    Page 1




Design:  top                                           Date:  08/19/19  12:35:38

Design Summary (cont)
---------------------
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 1 (0%)
   Number of DQSDLLs:  1 out of 2 (50%)
   Number of CLKDIVC:  1 out of 4 (25%)
   Number of ECLKSYNCA:  1 out of 4 (25%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  6
     Net clk_int: 12 loads, 12 rising, 0 falling (Driver: oscinst0 )
     Net FT601_CLK_c: 9 loads, 9 rising, 0 falling (Driver: PIO FT601_CLK )
     Net sclk: 187 loads, 147 rising, 40 falling (Driver:
     deser_inst/ddrx4_inst/Inst7_CLKDIVC )
     Net deser_inst/ddrx4_inst/eclko: 7 loads, 7 rising, 0 falling (Driver:
     deser_inst/ddrx4_inst/Inst6_ECLKSYNCA )
     Net deser_inst/ddrx4_inst/eclki: 1 loads, 1 rising, 0 falling (Driver:
     deser_inst/ddrx4_inst/Inst4_DLLDELC )
     Net buf_clk: 1 loads, 1 rising, 0 falling (Driver: PIO CLK_LANE )
   Number of Clock Enables:  11
     Net deser_inst/sclk_enable_84: 10 loads, 10 LSLICEs
     Net deser_inst/sclk_enable_96: 1 loads, 1 LSLICEs
     Net deser_inst/sclk_enable_90: 5 loads, 5 LSLICEs
     Net deser_inst/sclk_enable_93: 3 loads, 3 LSLICEs
     Net sclk_enable_97: 35 loads, 35 LSLICEs
     Net deser_inst/sclk_enable_86: 5 loads, 5 LSLICEs
     Net deser_inst/sclk_enable_88: 5 loads, 5 LSLICEs
     Net deser_inst/sclk_enable_95: 1 loads, 1 LSLICEs
     Net deser_inst/ddrx4_inst/Inst5_rx_sync/N_161_I: 2 loads, 2 LSLICEs
     Net fifo_wr_en: 8 loads, 0 LSLICEs
     Net tx_active_N_629: 16 loads, 0 LSLICEs
   Number of local set/reset loads for net deser_inst/ddrx4_inst/rx_reset merged
     into GSR:  5
   Number of LSRs:  10
     Net deser_inst/n1792: 1 loads, 1 LSLICEs
     Net deser_inst/n483: 1 loads, 1 LSLICEs
     Net deser_inst/bit_slip_N_312: 1 loads, 1 LSLICEs
     Net rx_rdy: 35 loads, 35 LSLICEs
     Net deser_inst/n484: 1 loads, 1 LSLICEs
     Net deser_inst/n5811: 1 loads, 1 LSLICEs
     Net deser_inst/n5807: 2 loads, 2 LSLICEs
     Net deser_inst/n2857: 25 loads, 25 LSLICEs
     Net deser_inst/ddrx4_inst/rx_reset: 1 loads, 0 LSLICEs
     Net sync_prng: 17 loads, 17 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net rx_rdy: 50 loads
     Net deser_inst/n482: 45 loads
     Net deser_inst/n484: 35 loads
     Net sclk_enable_97: 35 loads
     Net deser_inst/bit_slip_N_312: 33 loads
     Net deser_inst/n483: 26 loads

                                    Page 2




Design:  top                                           Date:  08/19/19  12:35:38

Design Summary (cont)
---------------------
     Net deser_inst/n2857: 25 loads
     Net deser_inst/n5456: 20 loads
     Net tx_active_N_629: 18 loads
     Net sync_prng: 17 loads




   Number of warnings:  11
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: input pad net 'FT601_RXF_N' has no legal load.
WARNING - map: Using local reset signal 'deser_inst/ddrx4_inst/rx_reset' to
     infer global GSR net.
WARNING - map: IO buffer missing for top level port FT601_RXF_N...logic will be
     discarded.
WARNING - map: The reset of EBR 'cdc_fifo_inst/async_fifo_1_6' cannot be
     controlled. The local reset is not connected to any control signal and set
     to GND. The global reset is disabled via GSR property. To control the EBR
     reset, either connect the local reset to a control signal or force the GSR
     property to be enabled.
WARNING - map: The reset of EBR 'cdc_fifo_inst/async_fifo_2_5' cannot be
     controlled. The local reset is not connected to any control signal and set
     to GND. The global reset is disabled via GSR property. To control the EBR
     reset, either connect the local reset to a control signal or force the GSR
     property to be enabled.
WARNING - map: The reset of EBR 'cdc_fifo_inst/async_fifo_3_4' cannot be
     controlled. The local reset is not connected to any control signal and set
     to GND. The global reset is disabled via GSR property. To control the EBR
     reset, either connect the local reset to a control signal or force the GSR
     property to be enabled.
WARNING - map: The reset of EBR 'cdc_fifo_inst/async_fifo_4_3' cannot be
     controlled. The local reset is not connected to any control signal and set
     to GND. The global reset is disabled via GSR property. To control the EBR
     reset, either connect the local reset to a control signal or force the GSR
     property to be enabled.
WARNING - map: The reset of EBR 'cdc_fifo_inst/async_fifo_5_2' cannot be
     controlled. The local reset is not connected to any control signal and set
     to GND. The global reset is disabled via GSR property. To control the EBR
     reset, either connect the local reset to a control signal or force the GSR
     property to be enabled.
WARNING - map: The reset of EBR 'cdc_fifo_inst/async_fifo_6_1' cannot be
     controlled. The local reset is not connected to any control signal and set
     to GND. The global reset is disabled via GSR property. To control the EBR
     reset, either connect the local reset to a control signal or force the GSR
     property to be enabled.
WARNING - map: The reset of EBR 'cdc_fifo_inst/async_fifo_7_0' cannot be
     controlled. The local reset is not connected to any control signal and set
     to GND. The global reset is disabled via GSR property. To control the EBR
     reset, either connect the local reset to a control signal or force the GSR
     property to be enabled.
WARNING - map: The reset of EBR 'cdc_fifo_inst/async_fifo_0_7' cannot be

                                    Page 3




Design:  top                                           Date:  08/19/19  12:35:38

Design Errors/Warnings (cont)
-----------------------------
     controlled. The local reset is not connected to any control signal and set
     to GND. The global reset is disabled via GSR property. To control the EBR
     reset, either connect the local reset to a control signal or force the GSR
     property to be enabled.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| FT601_DATA[18]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[19]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[20]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[21]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[22]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[23]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[24]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[25]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[26]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[31]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_RST_N         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[13]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[3]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[4]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_TXE_N         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_CLK           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[14]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[5]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_OE_N          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[6]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_RD_N          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_SIWU_N        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 4




Design:  top                                           Date:  08/19/19  12:35:38

IO (PIO) Attributes (cont)
--------------------------
| FT601_DATA[15]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[7]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_WR_N          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[8]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_BE[0]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_BE[1]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[16]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[9]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_BE[2]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[10]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_BE[3]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[0]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[17]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[11]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[1]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[12]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[2]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[27]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[28]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[29]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| FT601_DATA[30]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CLK_LANE            | INPUT     | LVDS25    |            |
+---------------------+-----------+-----------+------------+
| DATA_LANE[4]        | INPUT     | LVDS25    |            |
+---------------------+-----------+-----------+------------+
| DATA_LANE[3]        | INPUT     | LVDS25    |            |
+---------------------+-----------+-----------+------------+
| DATA_LANE[2]        | INPUT     | LVDS25    |            |
+---------------------+-----------+-----------+------------+
| DATA_LANE[1]        | INPUT     | LVDS25    |            |
+---------------------+-----------+-----------+------------+
| DATA_LANE[0]        | INPUT     | LVDS25    |            |
+---------------------+-----------+-----------+------------+
| LED                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 5




Design:  top                                           Date:  08/19/19  12:35:38


Removed logic
-------------

Signal rbyteclk_N_428 was merged into signal sclk
Signal deser_inst/n5823 was merged into signal rx_rdy
Signal deser_inst/n2860 was merged into signal deser_inst/n484
Signal deser_inst/n2861 was merged into signal deser_inst/n483
Signal deser_inst/n2859 was merged into signal deser_inst/bit_slip_N_312
Signal GND_net undriven or does not drive anything - clipped.
Signal deser_inst/ddrx4_inst/reset_inv undriven or does not drive anything -
     clipped.
Signal deser_inst/ddrx4_inst/Inst5_rx_sync/RSTN_I undriven or does not drive
     anything - clipped.
Signal prng_inst/add_6_1/S0 undriven or does not drive anything - clipped.
Signal prng_inst/add_6_1/CI undriven or does not drive anything - clipped.
Signal prng_inst/add_6_33/CO undriven or does not drive anything - clipped.
Signal sub_15_add_2_33/S1 undriven or does not drive anything - clipped.
Signal sub_15_add_2_33/CO undriven or does not drive anything - clipped.
Signal sub_15_add_2_1/S0 undriven or does not drive anything - clipped.
Signal sub_15_add_2_1/CI undriven or does not drive anything - clipped.
Block deser_inst/ddrx4_inst/i4187 was optimized away.
Block deser_inst/ddrx4_inst/Inst5_rx_sync/rx_start_I_0_1_lut_rep_81 was
     optimized away.
Block deser_inst/i1377_1_lut was optimized away.
Block deser_inst/i1378_1_lut was optimized away.
Block deser_inst/i1376_1_lut was optimized away.
Block i1 was optimized away.
Block deser_inst/ddrx4_inst/INV_0 was optimized away.
Block deser_inst/ddrx4_inst/Inst5_rx_sync/RSTN_RNIB582 was optimized away.

Memory Usage
------------

/cdc_fifo_inst:
    EBRs: 8
    RAM SLICEs: 0
    Logic SLICEs: 0
    PFU Registers: 0
    -Contains EBR async_fifo_1_6:  TYPE= FIFO8KB,  Width= 4,  REGMODE= NOREG,
         RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  GSR= DISABLED
    -Contains EBR async_fifo_2_5:  TYPE= FIFO8KB,  Width= 4,  REGMODE= NOREG,
         RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  GSR= DISABLED
    -Contains EBR async_fifo_3_4:  TYPE= FIFO8KB,  Width= 4,  REGMODE= NOREG,
         RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  GSR= DISABLED
    -Contains EBR async_fifo_4_3:  TYPE= FIFO8KB,  Width= 4,  REGMODE= NOREG,
         RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  GSR= DISABLED
    -Contains EBR async_fifo_5_2:  TYPE= FIFO8KB,  Width= 4,  REGMODE= NOREG,
         RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  GSR= DISABLED
    -Contains EBR async_fifo_6_1:  TYPE= FIFO8KB,  Width= 4,  REGMODE= NOREG,
         RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  GSR= DISABLED
    -Contains EBR async_fifo_7_0:  TYPE= FIFO8KB,  Width= 4,  REGMODE= NOREG,
         RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  GSR= DISABLED
    -Contains EBR async_fifo_0_7:  TYPE= FIFO8KB,  Width= 4,  REGMODE= NOREG,
         RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  GSR= DISABLED

     


                                    Page 6




Design:  top                                           Date:  08/19/19  12:35:38

CLKDIV Summary
--------------

CLKDIV 1:                                     Pin/Node Value
  CLKDIV Instance Name:
       deser_inst/ddrx4_inst/Inst7_CLKDIVC
  CLKDIV Type:                                         CLKDIVC
  GSR:                                              DISABLED
  CLK DIVIDER:                                      4.0

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                oscinst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     clk_int
  OSC Nominal Frequency (MHz):                      133.00

ECLKSYNC Summary
----------------

ECLKSYNC 1:                                     Pin/Node Value
  ECLKSYNC Instance Name:
       deser_inst/ddrx4_inst/Inst6_ECLKSYNCA
  ECLKSYNC Type:                                         ECLKSYNCA
  ECLKI Input:                             NODE     deser_inst/ddrx4_inst/eclki
  STOP Input:                              NODE     deser_inst/ddrx4_inst/xstop
  ECLKO Output:                            NODE     deser_inst/ddrx4_inst/eclko

ASIC Components
---------------

Instance Name: oscinst0
         Type: OSCH
Instance Name: deser_inst/ddrx4_inst/Inst7_CLKDIVC
         Type: CLKDIVC
Instance Name: deser_inst/ddrx4_inst/Inst6_ECLKSYNCA
         Type: ECLKSYNCA
Instance Name: deser_inst/ddrx4_inst/Inst4_DLLDELC
         Type: DLLDELC
Instance Name: deser_inst/ddrx4_inst/Inst3_DQSDLLC
         Type: DQSDLLC
Instance Name: cdc_fifo_inst/async_fifo_1_6
         Type: FIFO8KB
Instance Name: cdc_fifo_inst/async_fifo_2_5
         Type: FIFO8KB
Instance Name: cdc_fifo_inst/async_fifo_3_4
         Type: FIFO8KB
Instance Name: cdc_fifo_inst/async_fifo_4_3
         Type: FIFO8KB
Instance Name: cdc_fifo_inst/async_fifo_5_2
         Type: FIFO8KB
Instance Name: cdc_fifo_inst/async_fifo_6_1
         Type: FIFO8KB
Instance Name: cdc_fifo_inst/async_fifo_7_0
         Type: FIFO8KB

                                    Page 7




Design:  top                                           Date:  08/19/19  12:35:38

ASIC Components (cont)
----------------------
Instance Name: cdc_fifo_inst/async_fifo_0_7
         Type: FIFO8KB

GSR Usage
---------

GSR Component:
   The local reset signal 'deser_inst/ddrx4_inst/rx_reset' of the design has
        been inferred as Global Set Reset (GSR). The reset signal used for GSR
        control is 'deser_inst/ddrx4_inst/rx_reset'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components on inferred reset domain with GSR Property disabled
--------------------------------------------------------------

     These components have the GSR property set to DISABLED and are on the
     inferred reset domain. The components will respond to the reset signal
     'deser_inst/ddrx4_inst/rx_reset' via the local reset on the component and
     not the GSR component.

     Type and number of components of the type: 
   CLKDIVC = 1

     Type and instance name of component: 
   CLKDIVC : deser_inst/ddrx4_inst/Inst7_CLKDIVC

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 184 MB
        


















                                    Page 8


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
