#alu ops

[x] add
[x] sub
[x] xor
[x] or

[x] and
[x] lsl
[x] lsr
[x] asr

[x] slt
[x] sltu
[x] immfwd

#mem ops
[] byte
[] half
[] word

[] sign-ext
[] zero-ext

#imm ops
[x] imm20 << 12


combi 2260
rv 1649
arm 1530
