// Generated by CIRCT unknown git version
module la_eth(	// file.cleaned.mlir:2:3
  input          clk,	// file.cleaned.mlir:2:24
                 nreset,	// file.cleaned.mlir:2:38
  input  [31:0]  ctrl,	// file.cleaned.mlir:2:55
  input          udev_req_valid,	// file.cleaned.mlir:2:71
  input  [31:0]  udev_req_cmd,	// file.cleaned.mlir:2:96
  input  [63:0]  udev_req_dstaddr,	// file.cleaned.mlir:2:120
                 udev_req_srcaddr,	// file.cleaned.mlir:2:148
  input  [127:0] udev_req_data,	// file.cleaned.mlir:2:176
  input          udev_resp_ready,	// file.cleaned.mlir:2:202
  input  [7:0]   gmii_rx_data,	// file.cleaned.mlir:2:228
  input          gmii_rx_valid,	// file.cleaned.mlir:2:251
                 gmii_rx_error,	// file.cleaned.mlir:2:275
  input  [3:0]   rgmii_rx_data,	// file.cleaned.mlir:2:299
  input          rgmii_rx_ctl,	// file.cleaned.mlir:2:323
                 rgmii_rx_mdc,	// file.cleaned.mlir:2:346
                 rgmii_rx_mdin,	// file.cleaned.mlir:2:369
  output [31:0]  status,	// file.cleaned.mlir:2:394
  output         udev_req_ready,	// file.cleaned.mlir:2:412
                 udev_resp_valid,	// file.cleaned.mlir:2:437
  output [31:0]  udev_resp_cmd,	// file.cleaned.mlir:2:463
  output [63:0]  udev_resp_dstaddr,	// file.cleaned.mlir:2:488
                 udev_resp_srcaddr,	// file.cleaned.mlir:2:517
  output [127:0] udev_resp_data,	// file.cleaned.mlir:2:546
  output         gmii_tx_clk,	// file.cleaned.mlir:2:573
  output [7:0]   gmii_tx_data,	// file.cleaned.mlir:2:595
  output         gmii_tx_enable,	// file.cleaned.mlir:2:618
                 gmii_tx_error,	// file.cleaned.mlir:2:643
                 rgmii_rx_mdout,	// file.cleaned.mlir:2:667
                 rgmii_rx_mden,	// file.cleaned.mlir:2:692
                 rgmii_tx_clk,	// file.cleaned.mlir:2:716
  output [3:0]   rgmii_tx_data,	// file.cleaned.mlir:2:739
  output         rgmii_tx_ctl	// file.cleaned.mlir:2:763
);

  assign status = 32'h0;	// file.cleaned.mlir:3:15, :9:5
  assign udev_req_ready = 1'h0;	// file.cleaned.mlir:4:14, :9:5
  assign udev_resp_valid = 1'h0;	// file.cleaned.mlir:4:14, :9:5
  assign udev_resp_cmd = 32'h0;	// file.cleaned.mlir:3:15, :9:5
  assign udev_resp_dstaddr = 64'h0;	// file.cleaned.mlir:5:15, :9:5
  assign udev_resp_srcaddr = 64'h0;	// file.cleaned.mlir:5:15, :9:5
  assign udev_resp_data = 128'h0;	// file.cleaned.mlir:6:16, :9:5
  assign gmii_tx_clk = 1'h0;	// file.cleaned.mlir:4:14, :9:5
  assign gmii_tx_data = 8'h0;	// file.cleaned.mlir:7:14, :9:5
  assign gmii_tx_enable = 1'h0;	// file.cleaned.mlir:4:14, :9:5
  assign gmii_tx_error = 1'h0;	// file.cleaned.mlir:4:14, :9:5
  assign rgmii_rx_mdout = 1'h0;	// file.cleaned.mlir:4:14, :9:5
  assign rgmii_rx_mden = 1'h0;	// file.cleaned.mlir:4:14, :9:5
  assign rgmii_tx_clk = 1'h0;	// file.cleaned.mlir:4:14, :9:5
  assign rgmii_tx_data = 4'h0;	// file.cleaned.mlir:8:14, :9:5
  assign rgmii_tx_ctl = 1'h0;	// file.cleaned.mlir:4:14, :9:5
endmodule

