ARM GAS  C:\Users\sapph\AppData\Local\Temp\ccccOx91.s 			page 1


   1              		.cpu cortex-m33
   2              		.arch armv8-m.main
   3              		.fpu fpv4-sp-d16
   4              		.arch_extension dsp
   5              		.eabi_attribute 27, 1
   6              		.eabi_attribute 28, 1
   7              		.eabi_attribute 20, 1
   8              		.eabi_attribute 21, 1
   9              		.eabi_attribute 23, 3
  10              		.eabi_attribute 24, 1
  11              		.eabi_attribute 25, 1
  12              		.eabi_attribute 26, 1
  13              		.eabi_attribute 30, 1
  14              		.eabi_attribute 34, 1
  15              		.eabi_attribute 18, 4
  16              		.file	"stm32h5xx_hal_msp.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.file 1 "Core/Src/stm32h5xx_hal_msp.c"
  21              		.section	.text.HAL_MspInit,"ax",%progbits
  22              		.align	1
  23              		.global	HAL_MspInit
  24              		.syntax unified
  25              		.thumb
  26              		.thumb_func
  28              	HAL_MspInit:
  29              	.LFB160:
   1:Core/Src/stm32h5xx_hal_msp.c **** 
   2:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32h5xx_hal_msp.c **** /**
   4:Core/Src/stm32h5xx_hal_msp.c ****   ******************************************************************************
   5:Core/Src/stm32h5xx_hal_msp.c ****   * @file         stm32h5xx_hal_msp.c
   6:Core/Src/stm32h5xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32h5xx_hal_msp.c ****   *               and de-Initialization codes.
   8:Core/Src/stm32h5xx_hal_msp.c ****   ******************************************************************************
   9:Core/Src/stm32h5xx_hal_msp.c ****   * @attention
  10:Core/Src/stm32h5xx_hal_msp.c ****   *
  11:Core/Src/stm32h5xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  12:Core/Src/stm32h5xx_hal_msp.c ****   * All rights reserved.
  13:Core/Src/stm32h5xx_hal_msp.c ****   *
  14:Core/Src/stm32h5xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32h5xx_hal_msp.c ****   * in the root directory of this software component.
  16:Core/Src/stm32h5xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32h5xx_hal_msp.c ****   *
  18:Core/Src/stm32h5xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32h5xx_hal_msp.c ****   */
  20:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32h5xx_hal_msp.c **** 
  22:Core/Src/stm32h5xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32h5xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32h5xx_hal_msp.c **** 
  26:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32h5xx_hal_msp.c **** 
  28:Core/Src/stm32h5xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE BEGIN TD */
ARM GAS  C:\Users\sapph\AppData\Local\Temp\ccccOx91.s 			page 2


  30:Core/Src/stm32h5xx_hal_msp.c **** 
  31:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32h5xx_hal_msp.c **** 
  33:Core/Src/stm32h5xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32h5xx_hal_msp.c **** 
  36:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32h5xx_hal_msp.c **** 
  38:Core/Src/stm32h5xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32h5xx_hal_msp.c **** 
  41:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32h5xx_hal_msp.c **** 
  43:Core/Src/stm32h5xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32h5xx_hal_msp.c **** 
  46:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32h5xx_hal_msp.c **** 
  48:Core/Src/stm32h5xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32h5xx_hal_msp.c **** 
  51:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32h5xx_hal_msp.c **** 
  53:Core/Src/stm32h5xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32h5xx_hal_msp.c **** 
  56:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32h5xx_hal_msp.c **** 
  58:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32h5xx_hal_msp.c **** 
  60:Core/Src/stm32h5xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32h5xx_hal_msp.c **** /**
  62:Core/Src/stm32h5xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32h5xx_hal_msp.c ****   */
  64:Core/Src/stm32h5xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32h5xx_hal_msp.c **** {
  30              		.loc 1 65 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  66:Core/Src/stm32h5xx_hal_msp.c **** 
  67:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32h5xx_hal_msp.c **** 
  69:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32h5xx_hal_msp.c **** 
  71:Core/Src/stm32h5xx_hal_msp.c ****   /* System interrupt init*/
  72:Core/Src/stm32h5xx_hal_msp.c **** 
  73:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  74:Core/Src/stm32h5xx_hal_msp.c **** 
  75:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  76:Core/Src/stm32h5xx_hal_msp.c **** }
  35              		.loc 1 76 1 view .LVU1
  36 0000 7047     		bx	lr
  37              		.cfi_endproc
  38              	.LFE160:
  40              		.section	.text.HAL_FDCAN_MspInit,"ax",%progbits
ARM GAS  C:\Users\sapph\AppData\Local\Temp\ccccOx91.s 			page 3


  41              		.align	1
  42              		.global	HAL_FDCAN_MspInit
  43              		.syntax unified
  44              		.thumb
  45              		.thumb_func
  47              	HAL_FDCAN_MspInit:
  48              	.LVL0:
  49              	.LFB161:
  77:Core/Src/stm32h5xx_hal_msp.c **** 
  78:Core/Src/stm32h5xx_hal_msp.c **** /**
  79:Core/Src/stm32h5xx_hal_msp.c **** * @brief FDCAN MSP Initialization
  80:Core/Src/stm32h5xx_hal_msp.c **** * This function configures the hardware resources used in this example
  81:Core/Src/stm32h5xx_hal_msp.c **** * @param hfdcan: FDCAN handle pointer
  82:Core/Src/stm32h5xx_hal_msp.c **** * @retval None
  83:Core/Src/stm32h5xx_hal_msp.c **** */
  84:Core/Src/stm32h5xx_hal_msp.c **** void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
  85:Core/Src/stm32h5xx_hal_msp.c **** {
  50              		.loc 1 85 1 view -0
  51              		.cfi_startproc
  52              		@ args = 0, pretend = 0, frame = 240
  53              		@ frame_needed = 0, uses_anonymous_args = 0
  54              		.loc 1 85 1 is_stmt 0 view .LVU3
  55 0000 10B5     		push	{r4, lr}
  56              		.cfi_def_cfa_offset 8
  57              		.cfi_offset 4, -8
  58              		.cfi_offset 14, -4
  59 0002 BCB0     		sub	sp, sp, #240
  60              		.cfi_def_cfa_offset 248
  61 0004 0446     		mov	r4, r0
  86:Core/Src/stm32h5xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  62              		.loc 1 86 3 is_stmt 1 view .LVU4
  63              		.loc 1 86 20 is_stmt 0 view .LVU5
  64 0006 0021     		movs	r1, #0
  65 0008 3791     		str	r1, [sp, #220]
  66 000a 3891     		str	r1, [sp, #224]
  67 000c 3991     		str	r1, [sp, #228]
  68 000e 3A91     		str	r1, [sp, #232]
  69 0010 3B91     		str	r1, [sp, #236]
  87:Core/Src/stm32h5xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  70              		.loc 1 87 3 is_stmt 1 view .LVU6
  71              		.loc 1 87 28 is_stmt 0 view .LVU7
  72 0012 D022     		movs	r2, #208
  73 0014 02A8     		add	r0, sp, #8
  74              	.LVL1:
  75              		.loc 1 87 28 view .LVU8
  76 0016 FFF7FEFF 		bl	memset
  77              	.LVL2:
  88:Core/Src/stm32h5xx_hal_msp.c ****   if(hfdcan->Instance==FDCAN1)
  78              		.loc 1 88 3 is_stmt 1 view .LVU9
  79              		.loc 1 88 12 is_stmt 0 view .LVU10
  80 001a 2268     		ldr	r2, [r4]
  81              		.loc 1 88 5 view .LVU11
  82 001c 214B     		ldr	r3, .L8
  83 001e 9A42     		cmp	r2, r3
  84 0020 01D0     		beq	.L6
  85              	.LVL3:
  86              	.L2:
ARM GAS  C:\Users\sapph\AppData\Local\Temp\ccccOx91.s 			page 4


  89:Core/Src/stm32h5xx_hal_msp.c ****   {
  90:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspInit 0 */
  91:Core/Src/stm32h5xx_hal_msp.c **** 
  92:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END FDCAN1_MspInit 0 */
  93:Core/Src/stm32h5xx_hal_msp.c **** 
  94:Core/Src/stm32h5xx_hal_msp.c ****   /** Initializes the peripherals clock
  95:Core/Src/stm32h5xx_hal_msp.c ****   */
  96:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
  97:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL1Q;
  98:Core/Src/stm32h5xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
  99:Core/Src/stm32h5xx_hal_msp.c ****     {
 100:Core/Src/stm32h5xx_hal_msp.c ****       Error_Handler();
 101:Core/Src/stm32h5xx_hal_msp.c ****     }
 102:Core/Src/stm32h5xx_hal_msp.c **** 
 103:Core/Src/stm32h5xx_hal_msp.c ****     /* Peripheral clock enable */
 104:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_FDCAN_CLK_ENABLE();
 105:Core/Src/stm32h5xx_hal_msp.c **** 
 106:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 107:Core/Src/stm32h5xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 108:Core/Src/stm32h5xx_hal_msp.c ****     PB7     ------> FDCAN1_TX
 109:Core/Src/stm32h5xx_hal_msp.c ****     PB8     ------> FDCAN1_RX
 110:Core/Src/stm32h5xx_hal_msp.c ****     */
 111:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 112:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 113:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 114:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 115:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 116:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 117:Core/Src/stm32h5xx_hal_msp.c **** 
 118:Core/Src/stm32h5xx_hal_msp.c ****     /* FDCAN1 interrupt Init */
 119:Core/Src/stm32h5xx_hal_msp.c ****     HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 120:Core/Src/stm32h5xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 121:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspInit 1 */
 122:Core/Src/stm32h5xx_hal_msp.c **** 
 123:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END FDCAN1_MspInit 1 */
 124:Core/Src/stm32h5xx_hal_msp.c **** 
 125:Core/Src/stm32h5xx_hal_msp.c ****   }
 126:Core/Src/stm32h5xx_hal_msp.c **** 
 127:Core/Src/stm32h5xx_hal_msp.c **** }
  87              		.loc 1 127 1 view .LVU12
  88 0022 3CB0     		add	sp, sp, #240
  89              		.cfi_remember_state
  90              		.cfi_def_cfa_offset 8
  91              		@ sp needed
  92 0024 10BD     		pop	{r4, pc}
  93              	.LVL4:
  94              	.L6:
  95              		.cfi_restore_state
  96:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL1Q;
  96              		.loc 1 96 5 is_stmt 1 view .LVU13
  96:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL1Q;
  97              		.loc 1 96 46 is_stmt 0 view .LVU14
  98 0026 0022     		movs	r2, #0
  99 0028 0423     		movs	r3, #4
 100 002a CDE90223 		strd	r2, [sp, #8]
  97:Core/Src/stm32h5xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 101              		.loc 1 97 5 is_stmt 1 view .LVU15
ARM GAS  C:\Users\sapph\AppData\Local\Temp\ccccOx91.s 			page 5


  97:Core/Src/stm32h5xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 102              		.loc 1 97 45 is_stmt 0 view .LVU16
 103 002e 4FF48073 		mov	r3, #256
 104 0032 2793     		str	r3, [sp, #156]
  98:Core/Src/stm32h5xx_hal_msp.c ****     {
 105              		.loc 1 98 5 is_stmt 1 view .LVU17
  98:Core/Src/stm32h5xx_hal_msp.c ****     {
 106              		.loc 1 98 9 is_stmt 0 view .LVU18
 107 0034 02A8     		add	r0, sp, #8
 108 0036 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 109              	.LVL5:
  98:Core/Src/stm32h5xx_hal_msp.c ****     {
 110              		.loc 1 98 8 discriminator 1 view .LVU19
 111 003a 78BB     		cbnz	r0, .L7
 112              	.L4:
 104:Core/Src/stm32h5xx_hal_msp.c **** 
 113              		.loc 1 104 5 is_stmt 1 view .LVU20
 114              	.LBB2:
 104:Core/Src/stm32h5xx_hal_msp.c **** 
 115              		.loc 1 104 5 view .LVU21
 104:Core/Src/stm32h5xx_hal_msp.c **** 
 116              		.loc 1 104 5 view .LVU22
 117 003c 1A4B     		ldr	r3, .L8+4
 118 003e D3F8A020 		ldr	r2, [r3, #160]
 119 0042 42F40072 		orr	r2, r2, #512
 120 0046 C3F8A020 		str	r2, [r3, #160]
 104:Core/Src/stm32h5xx_hal_msp.c **** 
 121              		.loc 1 104 5 view .LVU23
 122 004a D3F8A020 		ldr	r2, [r3, #160]
 123 004e 02F40072 		and	r2, r2, #512
 124 0052 0092     		str	r2, [sp]
 104:Core/Src/stm32h5xx_hal_msp.c **** 
 125              		.loc 1 104 5 view .LVU24
 126 0054 009A     		ldr	r2, [sp]
 127              	.LBE2:
 104:Core/Src/stm32h5xx_hal_msp.c **** 
 128              		.loc 1 104 5 view .LVU25
 106:Core/Src/stm32h5xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 129              		.loc 1 106 5 view .LVU26
 130              	.LBB3:
 106:Core/Src/stm32h5xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 131              		.loc 1 106 5 view .LVU27
 106:Core/Src/stm32h5xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 132              		.loc 1 106 5 view .LVU28
 133 0056 D3F88C20 		ldr	r2, [r3, #140]
 134 005a 42F00202 		orr	r2, r2, #2
 135 005e C3F88C20 		str	r2, [r3, #140]
 106:Core/Src/stm32h5xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 136              		.loc 1 106 5 view .LVU29
 137 0062 D3F88C30 		ldr	r3, [r3, #140]
 138 0066 03F00203 		and	r3, r3, #2
 139 006a 0193     		str	r3, [sp, #4]
 106:Core/Src/stm32h5xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 140              		.loc 1 106 5 view .LVU30
 141 006c 019B     		ldr	r3, [sp, #4]
 142              	.LBE3:
 106:Core/Src/stm32h5xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
ARM GAS  C:\Users\sapph\AppData\Local\Temp\ccccOx91.s 			page 6


 143              		.loc 1 106 5 view .LVU31
 111:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 144              		.loc 1 111 5 view .LVU32
 111:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 145              		.loc 1 111 25 is_stmt 0 view .LVU33
 146 006e 4FF4C073 		mov	r3, #384
 147 0072 3793     		str	r3, [sp, #220]
 112:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 148              		.loc 1 112 5 is_stmt 1 view .LVU34
 112:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 149              		.loc 1 112 26 is_stmt 0 view .LVU35
 150 0074 0223     		movs	r3, #2
 151 0076 3893     		str	r3, [sp, #224]
 113:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 152              		.loc 1 113 5 is_stmt 1 view .LVU36
 113:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 153              		.loc 1 113 26 is_stmt 0 view .LVU37
 154 0078 0024     		movs	r4, #0
 155              	.LVL6:
 113:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 156              		.loc 1 113 26 view .LVU38
 157 007a 3994     		str	r4, [sp, #228]
 114:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 158              		.loc 1 114 5 is_stmt 1 view .LVU39
 114:Core/Src/stm32h5xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 159              		.loc 1 114 27 is_stmt 0 view .LVU40
 160 007c 3A94     		str	r4, [sp, #232]
 115:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 161              		.loc 1 115 5 is_stmt 1 view .LVU41
 115:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 162              		.loc 1 115 31 is_stmt 0 view .LVU42
 163 007e 0923     		movs	r3, #9
 164 0080 3B93     		str	r3, [sp, #236]
 116:Core/Src/stm32h5xx_hal_msp.c **** 
 165              		.loc 1 116 5 is_stmt 1 view .LVU43
 166 0082 37A9     		add	r1, sp, #220
 167 0084 0948     		ldr	r0, .L8+8
 168 0086 FFF7FEFF 		bl	HAL_GPIO_Init
 169              	.LVL7:
 119:Core/Src/stm32h5xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 170              		.loc 1 119 5 view .LVU44
 171 008a 2246     		mov	r2, r4
 172 008c 2146     		mov	r1, r4
 173 008e 2720     		movs	r0, #39
 174 0090 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 175              	.LVL8:
 120:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspInit 1 */
 176              		.loc 1 120 5 view .LVU45
 177 0094 2720     		movs	r0, #39
 178 0096 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 179              	.LVL9:
 180              		.loc 1 127 1 is_stmt 0 view .LVU46
 181 009a C2E7     		b	.L2
 182              	.LVL10:
 183              	.L7:
 100:Core/Src/stm32h5xx_hal_msp.c ****     }
 184              		.loc 1 100 7 is_stmt 1 view .LVU47
ARM GAS  C:\Users\sapph\AppData\Local\Temp\ccccOx91.s 			page 7


 185 009c FFF7FEFF 		bl	Error_Handler
 186              	.LVL11:
 187 00a0 CCE7     		b	.L4
 188              	.L9:
 189 00a2 00BF     		.align	2
 190              	.L8:
 191 00a4 00A40040 		.word	1073783808
 192 00a8 000C0244 		.word	1140984832
 193 00ac 00040242 		.word	1107428352
 194              		.cfi_endproc
 195              	.LFE161:
 197              		.section	.text.HAL_FDCAN_MspDeInit,"ax",%progbits
 198              		.align	1
 199              		.global	HAL_FDCAN_MspDeInit
 200              		.syntax unified
 201              		.thumb
 202              		.thumb_func
 204              	HAL_FDCAN_MspDeInit:
 205              	.LVL12:
 206              	.LFB162:
 128:Core/Src/stm32h5xx_hal_msp.c **** 
 129:Core/Src/stm32h5xx_hal_msp.c **** /**
 130:Core/Src/stm32h5xx_hal_msp.c **** * @brief FDCAN MSP De-Initialization
 131:Core/Src/stm32h5xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 132:Core/Src/stm32h5xx_hal_msp.c **** * @param hfdcan: FDCAN handle pointer
 133:Core/Src/stm32h5xx_hal_msp.c **** * @retval None
 134:Core/Src/stm32h5xx_hal_msp.c **** */
 135:Core/Src/stm32h5xx_hal_msp.c **** void HAL_FDCAN_MspDeInit(FDCAN_HandleTypeDef* hfdcan)
 136:Core/Src/stm32h5xx_hal_msp.c **** {
 207              		.loc 1 136 1 view -0
 208              		.cfi_startproc
 209              		@ args = 0, pretend = 0, frame = 0
 210              		@ frame_needed = 0, uses_anonymous_args = 0
 211              		.loc 1 136 1 is_stmt 0 view .LVU49
 212 0000 08B5     		push	{r3, lr}
 213              		.cfi_def_cfa_offset 8
 214              		.cfi_offset 3, -8
 215              		.cfi_offset 14, -4
 137:Core/Src/stm32h5xx_hal_msp.c ****   if(hfdcan->Instance==FDCAN1)
 216              		.loc 1 137 3 is_stmt 1 view .LVU50
 217              		.loc 1 137 12 is_stmt 0 view .LVU51
 218 0002 0268     		ldr	r2, [r0]
 219              		.loc 1 137 5 view .LVU52
 220 0004 094B     		ldr	r3, .L14
 221 0006 9A42     		cmp	r2, r3
 222 0008 00D0     		beq	.L13
 223              	.LVL13:
 224              	.L10:
 138:Core/Src/stm32h5xx_hal_msp.c ****   {
 139:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspDeInit 0 */
 140:Core/Src/stm32h5xx_hal_msp.c **** 
 141:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END FDCAN1_MspDeInit 0 */
 142:Core/Src/stm32h5xx_hal_msp.c ****     /* Peripheral clock disable */
 143:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_FDCAN_CLK_DISABLE();
 144:Core/Src/stm32h5xx_hal_msp.c **** 
 145:Core/Src/stm32h5xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 146:Core/Src/stm32h5xx_hal_msp.c ****     PB7     ------> FDCAN1_TX
ARM GAS  C:\Users\sapph\AppData\Local\Temp\ccccOx91.s 			page 8


 147:Core/Src/stm32h5xx_hal_msp.c ****     PB8     ------> FDCAN1_RX
 148:Core/Src/stm32h5xx_hal_msp.c ****     */
 149:Core/Src/stm32h5xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7|GPIO_PIN_8);
 150:Core/Src/stm32h5xx_hal_msp.c **** 
 151:Core/Src/stm32h5xx_hal_msp.c ****     /* FDCAN1 interrupt DeInit */
 152:Core/Src/stm32h5xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(FDCAN1_IT0_IRQn);
 153:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspDeInit 1 */
 154:Core/Src/stm32h5xx_hal_msp.c **** 
 155:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END FDCAN1_MspDeInit 1 */
 156:Core/Src/stm32h5xx_hal_msp.c ****   }
 157:Core/Src/stm32h5xx_hal_msp.c **** 
 158:Core/Src/stm32h5xx_hal_msp.c **** }
 225              		.loc 1 158 1 view .LVU53
 226 000a 08BD     		pop	{r3, pc}
 227              	.LVL14:
 228              	.L13:
 143:Core/Src/stm32h5xx_hal_msp.c **** 
 229              		.loc 1 143 5 is_stmt 1 view .LVU54
 230 000c 084A     		ldr	r2, .L14+4
 231 000e D2F8A030 		ldr	r3, [r2, #160]
 232 0012 23F40073 		bic	r3, r3, #512
 233 0016 C2F8A030 		str	r3, [r2, #160]
 149:Core/Src/stm32h5xx_hal_msp.c **** 
 234              		.loc 1 149 5 view .LVU55
 235 001a 4FF4C071 		mov	r1, #384
 236 001e 0548     		ldr	r0, .L14+8
 237              	.LVL15:
 149:Core/Src/stm32h5xx_hal_msp.c **** 
 238              		.loc 1 149 5 is_stmt 0 view .LVU56
 239 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 240              	.LVL16:
 152:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN FDCAN1_MspDeInit 1 */
 241              		.loc 1 152 5 is_stmt 1 view .LVU57
 242 0024 2720     		movs	r0, #39
 243 0026 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 244              	.LVL17:
 245              		.loc 1 158 1 is_stmt 0 view .LVU58
 246 002a EEE7     		b	.L10
 247              	.L15:
 248              		.align	2
 249              	.L14:
 250 002c 00A40040 		.word	1073783808
 251 0030 000C0244 		.word	1140984832
 252 0034 00040242 		.word	1107428352
 253              		.cfi_endproc
 254              	.LFE162:
 256              		.section	.text.HAL_PCD_MspInit,"ax",%progbits
 257              		.align	1
 258              		.global	HAL_PCD_MspInit
 259              		.syntax unified
 260              		.thumb
 261              		.thumb_func
 263              	HAL_PCD_MspInit:
 264              	.LVL18:
 265              	.LFB163:
 159:Core/Src/stm32h5xx_hal_msp.c **** 
 160:Core/Src/stm32h5xx_hal_msp.c **** /**
ARM GAS  C:\Users\sapph\AppData\Local\Temp\ccccOx91.s 			page 9


 161:Core/Src/stm32h5xx_hal_msp.c **** * @brief PCD MSP Initialization
 162:Core/Src/stm32h5xx_hal_msp.c **** * This function configures the hardware resources used in this example
 163:Core/Src/stm32h5xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 164:Core/Src/stm32h5xx_hal_msp.c **** * @retval None
 165:Core/Src/stm32h5xx_hal_msp.c **** */
 166:Core/Src/stm32h5xx_hal_msp.c **** void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
 167:Core/Src/stm32h5xx_hal_msp.c **** {
 266              		.loc 1 167 1 is_stmt 1 view -0
 267              		.cfi_startproc
 268              		@ args = 0, pretend = 0, frame = 216
 269              		@ frame_needed = 0, uses_anonymous_args = 0
 270              		.loc 1 167 1 is_stmt 0 view .LVU60
 271 0000 10B5     		push	{r4, lr}
 272              		.cfi_def_cfa_offset 8
 273              		.cfi_offset 4, -8
 274              		.cfi_offset 14, -4
 275 0002 B6B0     		sub	sp, sp, #216
 276              		.cfi_def_cfa_offset 224
 277 0004 0446     		mov	r4, r0
 168:Core/Src/stm32h5xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 278              		.loc 1 168 3 is_stmt 1 view .LVU61
 279              		.loc 1 168 28 is_stmt 0 view .LVU62
 280 0006 D022     		movs	r2, #208
 281 0008 0021     		movs	r1, #0
 282 000a 02A8     		add	r0, sp, #8
 283              	.LVL19:
 284              		.loc 1 168 28 view .LVU63
 285 000c FFF7FEFF 		bl	memset
 286              	.LVL20:
 169:Core/Src/stm32h5xx_hal_msp.c ****   if(hpcd->Instance==USB_DRD_FS)
 287              		.loc 1 169 3 is_stmt 1 view .LVU64
 288              		.loc 1 169 10 is_stmt 0 view .LVU65
 289 0010 2268     		ldr	r2, [r4]
 290              		.loc 1 169 5 view .LVU66
 291 0012 114B     		ldr	r3, .L22
 292 0014 9A42     		cmp	r2, r3
 293 0016 01D0     		beq	.L20
 294              	.L16:
 170:Core/Src/stm32h5xx_hal_msp.c ****   {
 171:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN USB_DRD_FS_MspInit 0 */
 172:Core/Src/stm32h5xx_hal_msp.c **** 
 173:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END USB_DRD_FS_MspInit 0 */
 174:Core/Src/stm32h5xx_hal_msp.c **** 
 175:Core/Src/stm32h5xx_hal_msp.c ****   /** Initializes the peripherals clock
 176:Core/Src/stm32h5xx_hal_msp.c ****   */
 177:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 178:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 179:Core/Src/stm32h5xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 180:Core/Src/stm32h5xx_hal_msp.c ****     {
 181:Core/Src/stm32h5xx_hal_msp.c ****       Error_Handler();
 182:Core/Src/stm32h5xx_hal_msp.c ****     }
 183:Core/Src/stm32h5xx_hal_msp.c **** 
 184:Core/Src/stm32h5xx_hal_msp.c ****   /* Enable VDDUSB */
 185:Core/Src/stm32h5xx_hal_msp.c ****   HAL_PWREx_EnableVddUSB();
 186:Core/Src/stm32h5xx_hal_msp.c ****     /* Peripheral clock enable */
 187:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_USB_CLK_ENABLE();
 188:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */
ARM GAS  C:\Users\sapph\AppData\Local\Temp\ccccOx91.s 			page 10


 189:Core/Src/stm32h5xx_hal_msp.c **** 
 190:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END USB_DRD_FS_MspInit 1 */
 191:Core/Src/stm32h5xx_hal_msp.c **** 
 192:Core/Src/stm32h5xx_hal_msp.c ****   }
 193:Core/Src/stm32h5xx_hal_msp.c **** 
 194:Core/Src/stm32h5xx_hal_msp.c **** }
 295              		.loc 1 194 1 view .LVU67
 296 0018 36B0     		add	sp, sp, #216
 297              		.cfi_remember_state
 298              		.cfi_def_cfa_offset 8
 299              		@ sp needed
 300 001a 10BD     		pop	{r4, pc}
 301              	.LVL21:
 302              	.L20:
 303              		.cfi_restore_state
 177:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 304              		.loc 1 177 5 is_stmt 1 view .LVU68
 177:Core/Src/stm32h5xx_hal_msp.c ****     PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 305              		.loc 1 177 46 is_stmt 0 view .LVU69
 306 001c 0022     		movs	r2, #0
 307 001e 1023     		movs	r3, #16
 308 0020 CDE90223 		strd	r2, [sp, #8]
 178:Core/Src/stm32h5xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 309              		.loc 1 178 5 is_stmt 1 view .LVU70
 178:Core/Src/stm32h5xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 310              		.loc 1 178 43 is_stmt 0 view .LVU71
 311 0024 3023     		movs	r3, #48
 312 0026 3393     		str	r3, [sp, #204]
 179:Core/Src/stm32h5xx_hal_msp.c ****     {
 313              		.loc 1 179 5 is_stmt 1 view .LVU72
 179:Core/Src/stm32h5xx_hal_msp.c ****     {
 314              		.loc 1 179 9 is_stmt 0 view .LVU73
 315 0028 02A8     		add	r0, sp, #8
 316 002a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 317              	.LVL22:
 179:Core/Src/stm32h5xx_hal_msp.c ****     {
 318              		.loc 1 179 8 discriminator 1 view .LVU74
 319 002e 78B9     		cbnz	r0, .L21
 320              	.L18:
 185:Core/Src/stm32h5xx_hal_msp.c ****     /* Peripheral clock enable */
 321              		.loc 1 185 3 is_stmt 1 view .LVU75
 322 0030 FFF7FEFF 		bl	HAL_PWREx_EnableVddUSB
 323              	.LVL23:
 187:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */
 324              		.loc 1 187 5 view .LVU76
 325              	.LBB4:
 187:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */
 326              		.loc 1 187 5 view .LVU77
 187:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */
 327              		.loc 1 187 5 view .LVU78
 328 0034 094B     		ldr	r3, .L22+4
 329 0036 D3F8A420 		ldr	r2, [r3, #164]
 330 003a 42F08072 		orr	r2, r2, #16777216
 331 003e C3F8A420 		str	r2, [r3, #164]
 187:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */
 332              		.loc 1 187 5 view .LVU79
 333 0042 D3F8A430 		ldr	r3, [r3, #164]
ARM GAS  C:\Users\sapph\AppData\Local\Temp\ccccOx91.s 			page 11


 334 0046 03F08073 		and	r3, r3, #16777216
 335 004a 0193     		str	r3, [sp, #4]
 187:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */
 336              		.loc 1 187 5 view .LVU80
 337 004c 019B     		ldr	r3, [sp, #4]
 338              	.LBE4:
 187:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */
 339              		.loc 1 187 5 discriminator 1 view .LVU81
 340              		.loc 1 194 1 is_stmt 0 view .LVU82
 341 004e E3E7     		b	.L16
 342              	.L21:
 181:Core/Src/stm32h5xx_hal_msp.c ****     }
 343              		.loc 1 181 7 is_stmt 1 view .LVU83
 344 0050 FFF7FEFF 		bl	Error_Handler
 345              	.LVL24:
 346 0054 ECE7     		b	.L18
 347              	.L23:
 348 0056 00BF     		.align	2
 349              	.L22:
 350 0058 00600140 		.word	1073831936
 351 005c 000C0244 		.word	1140984832
 352              		.cfi_endproc
 353              	.LFE163:
 355              		.section	.text.HAL_PCD_MspDeInit,"ax",%progbits
 356              		.align	1
 357              		.global	HAL_PCD_MspDeInit
 358              		.syntax unified
 359              		.thumb
 360              		.thumb_func
 362              	HAL_PCD_MspDeInit:
 363              	.LVL25:
 364              	.LFB164:
 195:Core/Src/stm32h5xx_hal_msp.c **** 
 196:Core/Src/stm32h5xx_hal_msp.c **** /**
 197:Core/Src/stm32h5xx_hal_msp.c **** * @brief PCD MSP De-Initialization
 198:Core/Src/stm32h5xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 199:Core/Src/stm32h5xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 200:Core/Src/stm32h5xx_hal_msp.c **** * @retval None
 201:Core/Src/stm32h5xx_hal_msp.c **** */
 202:Core/Src/stm32h5xx_hal_msp.c **** void HAL_PCD_MspDeInit(PCD_HandleTypeDef* hpcd)
 203:Core/Src/stm32h5xx_hal_msp.c **** {
 365              		.loc 1 203 1 view -0
 366              		.cfi_startproc
 367              		@ args = 0, pretend = 0, frame = 0
 368              		@ frame_needed = 0, uses_anonymous_args = 0
 369              		@ link register save eliminated.
 204:Core/Src/stm32h5xx_hal_msp.c ****   if(hpcd->Instance==USB_DRD_FS)
 370              		.loc 1 204 3 view .LVU85
 371              		.loc 1 204 10 is_stmt 0 view .LVU86
 372 0000 0268     		ldr	r2, [r0]
 373              		.loc 1 204 5 view .LVU87
 374 0002 064B     		ldr	r3, .L27
 375 0004 9A42     		cmp	r2, r3
 376 0006 00D0     		beq	.L26
 377              	.L24:
 205:Core/Src/stm32h5xx_hal_msp.c ****   {
 206:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN USB_DRD_FS_MspDeInit 0 */
ARM GAS  C:\Users\sapph\AppData\Local\Temp\ccccOx91.s 			page 12


 207:Core/Src/stm32h5xx_hal_msp.c **** 
 208:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END USB_DRD_FS_MspDeInit 0 */
 209:Core/Src/stm32h5xx_hal_msp.c ****     /* Peripheral clock disable */
 210:Core/Src/stm32h5xx_hal_msp.c ****     __HAL_RCC_USB_CLK_DISABLE();
 211:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN USB_DRD_FS_MspDeInit 1 */
 212:Core/Src/stm32h5xx_hal_msp.c **** 
 213:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE END USB_DRD_FS_MspDeInit 1 */
 214:Core/Src/stm32h5xx_hal_msp.c ****   }
 215:Core/Src/stm32h5xx_hal_msp.c **** 
 216:Core/Src/stm32h5xx_hal_msp.c **** }
 378              		.loc 1 216 1 view .LVU88
 379 0008 7047     		bx	lr
 380              	.L26:
 210:Core/Src/stm32h5xx_hal_msp.c ****   /* USER CODE BEGIN USB_DRD_FS_MspDeInit 1 */
 381              		.loc 1 210 5 is_stmt 1 view .LVU89
 382 000a 054A     		ldr	r2, .L27+4
 383 000c D2F8A430 		ldr	r3, [r2, #164]
 384 0010 23F08073 		bic	r3, r3, #16777216
 385 0014 C2F8A430 		str	r3, [r2, #164]
 386              		.loc 1 216 1 is_stmt 0 view .LVU90
 387 0018 F6E7     		b	.L24
 388              	.L28:
 389 001a 00BF     		.align	2
 390              	.L27:
 391 001c 00600140 		.word	1073831936
 392 0020 000C0244 		.word	1140984832
 393              		.cfi_endproc
 394              	.LFE164:
 396              		.text
 397              	.Letext0:
 398              		.file 2 "C:/Users/sapph/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 399              		.file 3 "Drivers/CMSIS/Device/ST/STM32H5xx/Include/stm32h533xx.h"
 400              		.file 4 "C:/Users/sapph/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 401              		.file 5 "Drivers/CMSIS/Device/ST/STM32H5xx/Include/stm32h5xx.h"
 402              		.file 6 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_def.h"
 403              		.file 7 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_rcc_ex.h"
 404              		.file 8 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_gpio.h"
 405              		.file 9 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_usb.h"
 406              		.file 10 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_pcd.h"
 407              		.file 11 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_fdcan.h"
 408              		.file 12 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_cortex.h"
 409              		.file 13 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_pwr_ex.h"
 410              		.file 14 "Core/Inc/main.h"
 411              		.file 15 "<built-in>"
ARM GAS  C:\Users\sapph\AppData\Local\Temp\ccccOx91.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 stm32h5xx_hal_msp.c
C:\Users\sapph\AppData\Local\Temp\ccccOx91.s:22     .text.HAL_MspInit:00000000 $t
C:\Users\sapph\AppData\Local\Temp\ccccOx91.s:28     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\sapph\AppData\Local\Temp\ccccOx91.s:41     .text.HAL_FDCAN_MspInit:00000000 $t
C:\Users\sapph\AppData\Local\Temp\ccccOx91.s:47     .text.HAL_FDCAN_MspInit:00000000 HAL_FDCAN_MspInit
C:\Users\sapph\AppData\Local\Temp\ccccOx91.s:191    .text.HAL_FDCAN_MspInit:000000a4 $d
C:\Users\sapph\AppData\Local\Temp\ccccOx91.s:198    .text.HAL_FDCAN_MspDeInit:00000000 $t
C:\Users\sapph\AppData\Local\Temp\ccccOx91.s:204    .text.HAL_FDCAN_MspDeInit:00000000 HAL_FDCAN_MspDeInit
C:\Users\sapph\AppData\Local\Temp\ccccOx91.s:250    .text.HAL_FDCAN_MspDeInit:0000002c $d
C:\Users\sapph\AppData\Local\Temp\ccccOx91.s:257    .text.HAL_PCD_MspInit:00000000 $t
C:\Users\sapph\AppData\Local\Temp\ccccOx91.s:263    .text.HAL_PCD_MspInit:00000000 HAL_PCD_MspInit
C:\Users\sapph\AppData\Local\Temp\ccccOx91.s:350    .text.HAL_PCD_MspInit:00000058 $d
C:\Users\sapph\AppData\Local\Temp\ccccOx91.s:356    .text.HAL_PCD_MspDeInit:00000000 $t
C:\Users\sapph\AppData\Local\Temp\ccccOx91.s:362    .text.HAL_PCD_MspDeInit:00000000 HAL_PCD_MspDeInit
C:\Users\sapph\AppData\Local\Temp\ccccOx91.s:391    .text.HAL_PCD_MspDeInit:0000001c $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
HAL_PWREx_EnableVddUSB
