{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 01:52:37 2019 " "Info: Processing started: Wed Apr 10 01:52:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off termProject -c termProject " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off termProject -c termProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "termproject.v 6 6 " "Info: Found 6 design units, including 6 entities, in source file termproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 termProject " "Info: Found entity 1: termProject" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 bcd_8bit_adder " "Info: Found entity 2: bcd_8bit_adder" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 120 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 bcd_adder " "Info: Found entity 3: bcd_adder" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 142 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 full_adder " "Info: Found entity 4: full_adder" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 160 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 nines_complement " "Info: Found entity 5: nines_complement" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 181 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 tens_complement " "Info: Found entity 6: tens_complement" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 192 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "overflow termProject.v(200) " "Warning (10236): Verilog HDL Implicit Net warning at termProject.v(200): created implicit net for \"overflow\"" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 200 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "termProject.v(133) " "Critical Warning (10846): Verilog HDL Instantiation warning at termProject.v(133): instance has no name" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 133 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "termProject.v(134) " "Critical Warning (10846): Verilog HDL Instantiation warning at termProject.v(134): instance has no name" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 134 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "termProject.v(16) " "Critical Warning (10846): Verilog HDL Instantiation warning at termProject.v(16): instance has no name" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "termProject " "Info: Elaborating entity \"termProject\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "overflow_underflow termProject.v(7) " "Warning (10858): Verilog HDL warning at termProject.v(7): object overflow_underflow used but never assigned" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "operator termProject.v(9) " "Warning (10036): Verilog HDL or VHDL warning at termProject.v(9): object \"operator\" assigned a value but never read" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "overflow_underflow 0 termProject.v(7) " "Warning (10030): Net \"overflow_underflow\" at termProject.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..0\] termProject.v(5) " "Warning (10034): Output port \"LEDG\[7..0\]\" at termProject.v(5) has no driver" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tens_complement tens_complement:comb_3 " "Info: Elaborating entity \"tens_complement\" for hierarchy \"tens_complement:comb_3\"" {  } { { "termProject.v" "comb_3" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nines_complement tens_complement:comb_3\|nines_complement:_9c1 " "Info: Elaborating entity \"nines_complement\" for hierarchy \"tens_complement:comb_3\|nines_complement:_9c1\"" {  } { { "termProject.v" "_9c1" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 198 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_8bit_adder tens_complement:comb_3\|bcd_8bit_adder:add1 " "Info: Elaborating entity \"bcd_8bit_adder\" for hierarchy \"tens_complement:comb_3\|bcd_8bit_adder:add1\"" {  } { { "termProject.v" "add1" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 200 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_adder tens_complement:comb_3\|bcd_8bit_adder:add1\|bcd_adder:comb_7 " "Info: Elaborating entity \"bcd_adder\" for hierarchy \"tens_complement:comb_3\|bcd_8bit_adder:add1\|bcd_adder:comb_7\"" {  } { { "termProject.v" "comb_7" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 133 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder tens_complement:comb_3\|bcd_8bit_adder:add1\|bcd_adder:comb_7\|full_adder:fulladd1 " "Info: Elaborating entity \"full_adder\" for hierarchy \"tens_complement:comb_3\|bcd_8bit_adder:add1\|bcd_adder:comb_7\|full_adder:fulladd1\"" {  } { { "termProject.v" "fulladd1" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[8\] GND " "Warning (13410): Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Info: Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Info: Implemented 51 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Info: Implemented 48 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 01:52:39 2019 " "Info: Processing ended: Wed Apr 10 01:52:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
