--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.662ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y10.YQ      Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X56Y10.BX      net (fanout=2)        0.829   ftop/clkN210/unlock2
    SLICE_X56Y10.CLK     Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.662ns (0.833ns logic, 0.829ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.535ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.055 - 0.069)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y10.YQ      Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X56Y10.G4      net (fanout=1)        0.340   ftop/clkN210/locked_d
    SLICE_X56Y10.CLK     Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.535ns (1.195ns logic, 0.340ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.069 - 0.055)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y10.YQ      Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X56Y10.G4      net (fanout=1)        0.272   ftop/clkN210/locked_d
    SLICE_X56Y10.CLK     Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (0.869ns logic, 0.272ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.242ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y10.YQ      Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X56Y10.BX      net (fanout=2)        0.663   ftop/clkN210/unlock2
    SLICE_X56Y10.CLK     Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.579ns logic, 0.663ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X56Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X56Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X56Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X56Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X56Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X56Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X57Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X57Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X57Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X81Y48.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X81Y48.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X81Y48.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.590ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_6/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.727ns (Levels of Logic = 0)
  Clock Path Skew:      -0.068ns (0.695 - 0.763)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData_6/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    C26.SR               net (fanout=11)       1.752   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    C26.OTCLK2           Tiosrcko              0.379   gmii_txd<6>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_6/FF1
    -------------------------------------------------  ---------------------------
    Total                                      2.727ns (0.975ns logic, 1.752ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_4/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.699ns (Levels of Logic = 0)
  Clock Path Skew:      -0.078ns (0.685 - 0.763)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData_4/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    J21.SR               net (fanout=11)       1.724   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    J21.OTCLK2           Tiosrcko              0.379   gmii_txd<4>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_4/FF1
    -------------------------------------------------  ---------------------------
    Total                                      2.699ns (0.975ns logic, 1.724ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_3/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.699ns (Levels of Logic = 0)
  Clock Path Skew:      -0.078ns (0.685 - 0.763)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData_3/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    H21.SR               net (fanout=11)       1.724   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    H21.OTCLK2           Tiosrcko              0.379   gmii_txd<3>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_3/FF1
    -------------------------------------------------  ---------------------------
    Total                                      2.699ns (0.975ns logic, 1.724ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_5/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.703ns (Levels of Logic = 0)
  Clock Path Skew:      -0.068ns (0.695 - 0.763)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData_5/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    C25.SR               net (fanout=11)       1.728   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    C25.OTCLK2           Tiosrcko              0.379   gmii_txd<5>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_5/FF1
    -------------------------------------------------  ---------------------------
    Total                                      2.703ns (0.975ns logic, 1.728ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_7/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.609ns (Levels of Logic = 0)
  Clock Path Skew:      -0.064ns (0.699 - 0.763)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData_7/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    G21.SR               net (fanout=11)       1.634   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    G21.OTCLK2           Tiosrcko              0.379   gmii_txd<7>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_7/FF1
    -------------------------------------------------  ---------------------------
    Total                                      2.609ns (0.975ns logic, 1.634ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxClk/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.034ns (Levels of Logic = 0)
  Clock Path Skew:      -0.045ns (0.718 - 0.763)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxClk/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    J20.SR               net (fanout=11)       1.059   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    J20.OTCLK2           Tiosrcko              0.379   gmii_gtx_clk
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxClk/FF1
    -------------------------------------------------  ---------------------------
    Total                                      2.034ns (0.975ns logic, 1.059ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxErr/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.034ns (Levels of Logic = 0)
  Clock Path Skew:      -0.045ns (0.718 - 0.763)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxErr/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    J19.SR               net (fanout=11)       1.059   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    J19.OTCLK2           Tiosrcko              0.379   gmii_tx_er
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxErr/FF1
    -------------------------------------------------  ---------------------------
    Total                                      2.034ns (0.975ns logic, 1.059ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.033ns (Levels of Logic = 0)
  Clock Path Skew:      -0.033ns (0.730 - 0.763)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    D26.SR               net (fanout=11)       1.058   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    D26.OTCLK2           Tiosrcko              0.379   gmii_tx_en
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1
    -------------------------------------------------  ---------------------------
    Total                                      2.033ns (0.975ns logic, 1.058ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.033ns (Levels of Logic = 0)
  Clock Path Skew:      -0.033ns (0.730 - 0.763)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    E26.SR               net (fanout=11)       1.058   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    E26.OTCLK2           Tiosrcko              0.379   gmii_txd<0>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData/FF1
    -------------------------------------------------  ---------------------------
    Total                                      2.033ns (0.975ns logic, 1.058ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_2/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.031ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.738 - 0.763)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData_2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    D25.SR               net (fanout=11)       1.056   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    D25.OTCLK2           Tiosrcko              0.379   gmii_txd<2>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_2/FF1
    -------------------------------------------------  ---------------------------
    Total                                      2.031ns (0.975ns logic, 1.056ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_1/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.031ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.738 - 0.763)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData_1/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    D24.SR               net (fanout=11)       1.056   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    D24.OTCLK2           Tiosrcko              0.379   gmii_txd<1>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_1/FF1
    -------------------------------------------------  ---------------------------
    Total                                      2.031ns (0.975ns logic, 1.056ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_6/FF0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.727ns (Levels of Logic = 0)
  Clock Path Skew:      -0.068ns (0.695 - 0.763)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData_6/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    C26.SR               net (fanout=11)       1.752   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    C26.OTCLK1           Tiosrcko              0.379   gmii_txd<6>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_6/FF0
    -------------------------------------------------  ---------------------------
    Total                                      2.727ns (0.975ns logic, 1.752ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_4/FF0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.699ns (Levels of Logic = 0)
  Clock Path Skew:      -0.078ns (0.685 - 0.763)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData_4/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    J21.SR               net (fanout=11)       1.724   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    J21.OTCLK1           Tiosrcko              0.379   gmii_txd<4>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_4/FF0
    -------------------------------------------------  ---------------------------
    Total                                      2.699ns (0.975ns logic, 1.724ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_3/FF0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.699ns (Levels of Logic = 0)
  Clock Path Skew:      -0.078ns (0.685 - 0.763)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData_3/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    H21.SR               net (fanout=11)       1.724   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    H21.OTCLK1           Tiosrcko              0.379   gmii_txd<3>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_3/FF0
    -------------------------------------------------  ---------------------------
    Total                                      2.699ns (0.975ns logic, 1.724ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_5/FF0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.703ns (Levels of Logic = 0)
  Clock Path Skew:      -0.068ns (0.695 - 0.763)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData_5/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    C25.SR               net (fanout=11)       1.728   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    C25.OTCLK1           Tiosrcko              0.379   gmii_txd<5>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_5/FF0
    -------------------------------------------------  ---------------------------
    Total                                      2.703ns (0.975ns logic, 1.728ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_7/FF0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.609ns (Levels of Logic = 0)
  Clock Path Skew:      -0.064ns (0.699 - 0.763)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData_7/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    G21.SR               net (fanout=11)       1.634   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    G21.OTCLK1           Tiosrcko              0.379   gmii_txd<7>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_7/FF0
    -------------------------------------------------  ---------------------------
    Total                                      2.609ns (0.975ns logic, 1.634ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxClk/FF0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.034ns (Levels of Logic = 0)
  Clock Path Skew:      -0.045ns (0.718 - 0.763)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxClk/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    J20.SR               net (fanout=11)       1.059   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    J20.OTCLK1           Tiosrcko              0.379   gmii_gtx_clk
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxClk/FF0
    -------------------------------------------------  ---------------------------
    Total                                      2.034ns (0.975ns logic, 1.059ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxErr/FF0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.034ns (Levels of Logic = 0)
  Clock Path Skew:      -0.045ns (0.718 - 0.763)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxErr/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    J19.SR               net (fanout=11)       1.059   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    J19.OTCLK1           Tiosrcko              0.379   gmii_tx_er
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxErr/FF0
    -------------------------------------------------  ---------------------------
    Total                                      2.034ns (0.975ns logic, 1.059ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.033ns (Levels of Logic = 0)
  Clock Path Skew:      -0.033ns (0.730 - 0.763)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    D26.SR               net (fanout=11)       1.058   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    D26.OTCLK1           Tiosrcko              0.379   gmii_tx_en
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF0
    -------------------------------------------------  ---------------------------
    Total                                      2.033ns (0.975ns logic, 1.058ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData/FF0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.033ns (Levels of Logic = 0)
  Clock Path Skew:      -0.033ns (0.730 - 0.763)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    E26.SR               net (fanout=11)       1.058   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    E26.OTCLK1           Tiosrcko              0.379   gmii_txd<0>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData/FF0
    -------------------------------------------------  ---------------------------
    Total                                      2.033ns (0.975ns logic, 1.058ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.866ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.020 - 0.017)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_0 to ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y171.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold<0>
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_0
    SLICE_X110Y170.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold<0>
    SLICE_X110Y170.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.908ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gmiixo_rst/reset_hold_0 (FF)
  Destination:          ftop/gmiixo_rst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.023 - 0.019)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gmiixo_rst/reset_hold_0 to ftop/gmiixo_rst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y104.YQ     Tcko                  0.477   ftop/gmiixo_rst/reset_hold<0>
                                                       ftop/gmiixo_rst/reset_hold_0
    SLICE_X91Y104.BY     net (fanout=1)        0.313   ftop/gmiixo_rst/reset_hold<0>
    SLICE_X91Y104.CLK    Tckdi       (-Th)    -0.122   ftop/gmiixo_rst_OUT_RST_N
                                                       ftop/gmiixo_rst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.599ns logic, 0.313ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_2/FF0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.611ns (Levels of Logic = 0)
  Clock Path Skew:      0.220ns (0.868 - 0.648)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData_2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    D25.SR               net (fanout=11)       0.844   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    D25.OTCLK1           Tiockosr    (-Th)    -0.290   gmii_txd<2>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_2/FF0
    -------------------------------------------------  ---------------------------
    Total                                      1.611ns (0.767ns logic, 0.844ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_1/FF0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.611ns (Levels of Logic = 0)
  Clock Path Skew:      0.220ns (0.868 - 0.648)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData_1/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    D24.SR               net (fanout=11)       0.844   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    D24.OTCLK1           Tiockosr    (-Th)    -0.290   gmii_txd<1>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_1/FF0
    -------------------------------------------------  ---------------------------
    Total                                      1.611ns (0.767ns logic, 0.844ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.613ns (Levels of Logic = 0)
  Clock Path Skew:      0.212ns (0.860 - 0.648)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    D26.SR               net (fanout=11)       0.846   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    D26.OTCLK1           Tiockosr    (-Th)    -0.290   gmii_tx_en
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF0
    -------------------------------------------------  ---------------------------
    Total                                      1.613ns (0.767ns logic, 0.846ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData/FF0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.613ns (Levels of Logic = 0)
  Clock Path Skew:      0.212ns (0.860 - 0.648)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    E26.SR               net (fanout=11)       0.846   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    E26.OTCLK1           Tiockosr    (-Th)    -0.290   gmii_txd<0>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData/FF0
    -------------------------------------------------  ---------------------------
    Total                                      1.613ns (0.767ns logic, 0.846ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxClk/FF0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.614ns (Levels of Logic = 0)
  Clock Path Skew:      0.197ns (0.845 - 0.648)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxClk/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    J20.SR               net (fanout=11)       0.847   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    J20.OTCLK1           Tiockosr    (-Th)    -0.290   gmii_gtx_clk
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxClk/FF0
    -------------------------------------------------  ---------------------------
    Total                                      1.614ns (0.767ns logic, 0.847ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxErr/FF0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.614ns (Levels of Logic = 0)
  Clock Path Skew:      0.197ns (0.845 - 0.648)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxErr/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    J19.SR               net (fanout=11)       0.847   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    J19.OTCLK1           Tiockosr    (-Th)    -0.290   gmii_tx_er
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxErr/FF0
    -------------------------------------------------  ---------------------------
    Total                                      1.614ns (0.767ns logic, 0.847ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.900ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_7/FF0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.074ns (Levels of Logic = 0)
  Clock Path Skew:      0.174ns (0.822 - 0.648)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData_7/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    G21.SR               net (fanout=11)       1.307   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    G21.OTCLK1           Tiockosr    (-Th)    -0.290   gmii_txd<7>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_7/FF0
    -------------------------------------------------  ---------------------------
    Total                                      2.074ns (0.767ns logic, 1.307ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.979ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_5/FF0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.149ns (Levels of Logic = 0)
  Clock Path Skew:      0.170ns (0.818 - 0.648)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData_5/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    C25.SR               net (fanout=11)       1.382   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    C25.OTCLK1           Tiockosr    (-Th)    -0.290   gmii_txd<5>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_5/FF0
    -------------------------------------------------  ---------------------------
    Total                                      2.149ns (0.767ns logic, 1.382ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.987ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_4/FF0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.146ns (Levels of Logic = 0)
  Clock Path Skew:      0.159ns (0.807 - 0.648)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData_4/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    J21.SR               net (fanout=11)       1.379   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    J21.OTCLK1           Tiockosr    (-Th)    -0.290   gmii_txd<4>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_4/FF0
    -------------------------------------------------  ---------------------------
    Total                                      2.146ns (0.767ns logic, 1.379ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.987ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_3/FF0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.146ns (Levels of Logic = 0)
  Clock Path Skew:      0.159ns (0.807 - 0.648)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData_3/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    H21.SR               net (fanout=11)       1.379   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    H21.OTCLK1           Tiockosr    (-Th)    -0.290   gmii_txd<3>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_3/FF0
    -------------------------------------------------  ---------------------------
    Total                                      2.146ns (0.767ns logic, 1.379ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.999ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_6/FF0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.169ns (Levels of Logic = 0)
  Clock Path Skew:      0.170ns (0.818 - 0.648)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData_6/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    C26.SR               net (fanout=11)       1.402   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    C26.OTCLK1           Tiockosr    (-Th)    -0.290   gmii_txd<6>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_6/FF0
    -------------------------------------------------  ---------------------------
    Total                                      2.169ns (0.767ns logic, 1.402ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      5.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_2/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.611ns (Levels of Logic = 0)
  Clock Path Skew:      0.220ns (0.868 - 0.648)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData_2/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    D25.SR               net (fanout=11)       0.844   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    D25.OTCLK2           Tiockosr    (-Th)    -0.290   gmii_txd<2>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_2/FF1
    -------------------------------------------------  ---------------------------
    Total                                      1.611ns (0.767ns logic, 0.844ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      5.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_1/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.611ns (Levels of Logic = 0)
  Clock Path Skew:      0.220ns (0.868 - 0.648)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData_1/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    D24.SR               net (fanout=11)       0.844   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    D24.OTCLK2           Tiockosr    (-Th)    -0.290   gmii_txd<1>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_1/FF1
    -------------------------------------------------  ---------------------------
    Total                                      1.611ns (0.767ns logic, 0.844ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      5.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.613ns (Levels of Logic = 0)
  Clock Path Skew:      0.212ns (0.860 - 0.648)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    D26.SR               net (fanout=11)       0.846   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    D26.OTCLK2           Tiockosr    (-Th)    -0.290   gmii_tx_en
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1
    -------------------------------------------------  ---------------------------
    Total                                      1.613ns (0.767ns logic, 0.846ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      5.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.613ns (Levels of Logic = 0)
  Clock Path Skew:      0.212ns (0.860 - 0.648)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    E26.SR               net (fanout=11)       0.846   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    E26.OTCLK2           Tiockosr    (-Th)    -0.290   gmii_txd<0>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData/FF1
    -------------------------------------------------  ---------------------------
    Total                                      1.613ns (0.767ns logic, 0.846ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      5.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxClk/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.614ns (Levels of Logic = 0)
  Clock Path Skew:      0.197ns (0.845 - 0.648)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxClk/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    J20.SR               net (fanout=11)       0.847   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    J20.OTCLK2           Tiockosr    (-Th)    -0.290   gmii_gtx_clk
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxClk/FF1
    -------------------------------------------------  ---------------------------
    Total                                      1.614ns (0.767ns logic, 0.847ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      5.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxErr/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.614ns (Levels of Logic = 0)
  Clock Path Skew:      0.197ns (0.845 - 0.648)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxErr/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    J19.SR               net (fanout=11)       0.847   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    J19.OTCLK2           Tiockosr    (-Th)    -0.290   gmii_tx_er
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxErr/FF1
    -------------------------------------------------  ---------------------------
    Total                                      1.614ns (0.767ns logic, 0.847ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      5.900ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_7/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.074ns (Levels of Logic = 0)
  Clock Path Skew:      0.174ns (0.822 - 0.648)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData_7/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    G21.SR               net (fanout=11)       1.307   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    G21.OTCLK2           Tiockosr    (-Th)    -0.290   gmii_txd<7>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_7/FF1
    -------------------------------------------------  ---------------------------
    Total                                      2.074ns (0.767ns logic, 1.307ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1/SR
  Location pin: SLICE_X110Y170.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1/SR
  Location pin: SLICE_X110Y170.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gmiixo_rst/reset_hold<0>/SR
  Logical resource: ftop/gmiixo_rst/reset_hold_0/SR
  Location pin: SLICE_X90Y104.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gmiixo_rst/reset_hold<0>/SR
  Logical resource: ftop/gmiixo_rst/reset_hold_0/SR
  Location pin: SLICE_X90Y104.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gmiixo_rst_OUT_RST_N/SR
  Logical resource: ftop/gmiixo_rst/reset_hold_1/SR
  Location pin: SLICE_X91Y104.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gmiixo_rst_OUT_RST_N/SR
  Logical resource: ftop/gmiixo_rst/reset_hold_1/SR
  Location pin: SLICE_X91Y104.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_0/SR
  Location pin: SLICE_X111Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_0/SR
  Location pin: SLICE_X111Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 6.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N/CLK
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1/CK
  Location pin: SLICE_X110Y170.CLK
  Clock network: ftop/gmiixo_clk_O
--------------------------------------------------------------------------------
Slack: 6.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N/CLK
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1/CK
  Location pin: SLICE_X110Y170.CLK
  Clock network: ftop/gmiixo_clk_O
--------------------------------------------------------------------------------
Slack: 6.672ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N/CLK
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1/CK
  Location pin: SLICE_X110Y170.CLK
  Clock network: ftop/gmiixo_clk_O
--------------------------------------------------------------------------------
Slack: 6.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/gmiixo_rst/reset_hold<0>/CLK
  Logical resource: ftop/gmiixo_rst/reset_hold_0/CK
  Location pin: SLICE_X90Y104.CLK
  Clock network: ftop/gmiixo_clk_O
--------------------------------------------------------------------------------
Slack: 6.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/gmiixo_rst/reset_hold<0>/CLK
  Logical resource: ftop/gmiixo_rst/reset_hold_0/CK
  Location pin: SLICE_X90Y104.CLK
  Clock network: ftop/gmiixo_clk_O
--------------------------------------------------------------------------------
Slack: 6.672ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/gmiixo_rst/reset_hold<0>/CLK
  Logical resource: ftop/gmiixo_rst/reset_hold_0/CK
  Location pin: SLICE_X90Y104.CLK
  Clock network: ftop/gmiixo_clk_O
--------------------------------------------------------------------------------
Slack: 6.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/gmiixo_rst_OUT_RST_N/CLK
  Logical resource: ftop/gmiixo_rst/reset_hold_1/CK
  Location pin: SLICE_X91Y104.CLK
  Clock network: ftop/gmiixo_clk_O
--------------------------------------------------------------------------------
Slack: 6.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/gmiixo_rst_OUT_RST_N/CLK
  Logical resource: ftop/gmiixo_rst/reset_hold_1/CK
  Location pin: SLICE_X91Y104.CLK
  Clock network: ftop/gmiixo_clk_O
--------------------------------------------------------------------------------
Slack: 6.752ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/gmiixo_rst_OUT_RST_N/CLK
  Logical resource: ftop/gmiixo_rst/reset_hold_1/CK
  Location pin: SLICE_X91Y104.CLK
  Clock network: ftop/gmiixo_clk_O
--------------------------------------------------------------------------------
Slack: 6.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold<0>/CLK
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_0/CK
  Location pin: SLICE_X111Y171.CLK
  Clock network: ftop/gmiixo_clk_O
--------------------------------------------------------------------------------
Slack: 6.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold<0>/CLK
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_0/CK
  Location pin: SLICE_X111Y171.CLK
  Clock network: ftop/gmiixo_clk_O
--------------------------------------------------------------------------------
Slack: 6.752ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold<0>/CLK
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_0/CK
  Location pin: SLICE_X111Y171.CLK
  Clock network: ftop/gmiixo_clk_O
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.742ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.559ns (Levels of Logic = 0)
  Clock Path Skew:      -5.183ns (-1.445 - 3.738)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y48.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X82Y50.SR      net (fanout=3)        0.602   ftop/clkN210/rstInD
    SLICE_X82Y50.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.559ns (0.957ns logic, 0.602ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      4.870ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.191ns (Levels of Logic = 0)
  Clock Path Skew:      -3.679ns (-0.689 - 2.990)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y48.YQ      Tcko                  0.419   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X82Y50.SR      net (fanout=3)        0.482   ftop/clkN210/rstInD
    SLICE_X82Y50.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.191ns (0.709ns logic, 0.482ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X82Y50.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X82Y50.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X82Y50.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 34810 paths analyzed, 1476 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.528ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clkdv_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.561ns (Levels of Logic = 0)
  Clock Path Skew:      -5.203ns (-1.465 - 3.738)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clkdv_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y48.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X83Y50.SR      net (fanout=3)        0.604   ftop/clkN210/rstInD
    SLICE_X83Y50.CLK     Tsrck                 0.433   ftop/sys1Rst
                                                       ftop/clkN210/clkdv_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.561ns (0.957ns logic, 0.604ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_69 (FF)
  Destination:          ftop/iqadc/adcCore_reqF/data0_reg_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.873ns (Levels of Logic = 6)
  Clock Path Skew:      -0.126ns (0.635 - 0.761)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_69 to ftop/iqadc/adcCore_reqF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y4.YQ        Tcko                  0.596   ftop/iqadc/wci_wslv_reqF_D_OUT<70>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_69
    SLICE_X5Y14.G2       net (fanout=2)        1.397   ftop/iqadc/wci_wslv_reqF_D_OUT<69>
    SLICE_X5Y14.Y        Tilo                  0.561   ftop/iqadc/WILL_FIRE_RL_wci_cfwr19
                                                       ftop/iqadc/wci_wslv_ctlOpActive_EN11
    SLICE_X4Y20.G1       net (fanout=2)        0.609   ftop/iqadc/N412
    SLICE_X4Y20.Y        Tilo                  0.616   ftop/iqadc/N34
                                                       ftop/iqadc/splitReadInFlight_EN11
    SLICE_X4Y20.F4       net (fanout=6)        0.067   ftop/iqadc/N219
    SLICE_X4Y20.X        Tilo                  0.601   ftop/iqadc/N34
                                                       ftop/iqadc/adcCore_reqF_ENQ_SW0
    SLICE_X4Y32.F1       net (fanout=1)        0.617   ftop/iqadc/N34
    SLICE_X4Y32.X        Tilo                  0.601   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/adcCore_reqF_ENQ
    SLICE_X5Y41.G4       net (fanout=7)        0.554   ftop/iqadc/adcCore_reqF_ENQ
    SLICE_X5Y41.Y        Tilo                  0.561   ftop/iqadc/adcCore_reqF/N01
                                                       ftop/iqadc/adcCore_reqF/d0h1
    SLICE_X1Y65.G3       net (fanout=17)       2.335   ftop/iqadc/adcCore_reqF/d0h
    SLICE_X1Y65.Y        Tilo                  0.561   ftop/iqadc/adcCore_reqF/N4
                                                       ftop/iqadc/adcCore_reqF/data0_reg_or0000<6>_SW0
    SLICE_X1Y64.SR       net (fanout=1)        0.764   ftop/iqadc/adcCore_reqF/N6
    SLICE_X1Y64.CLK      Tsrck                 0.433   ftop/iqadc/adcCore_reqF_D_OUT<6>
                                                       ftop/iqadc/adcCore_reqF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     10.873ns (4.530ns logic, 6.343ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pwrk/i2cC_rPrescaler/q_state_11 (FF)
  Destination:          ftop/pwrk/i2cC_rPlayIndex/q_state_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.661ns (Levels of Logic = 11)
  Clock Path Skew:      -0.275ns (0.531 - 0.806)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/pwrk/i2cC_rPrescaler/q_state_11 to ftop/pwrk/i2cC_rPlayIndex/q_state_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y45.XQ     Tcko                  0.521   ftop/pwrk/i2cC_rPrescaler_Q_OUT<11>
                                                       ftop/pwrk/i2cC_rPrescaler/q_state_11
    SLICE_X109Y47.G4     net (fanout=2)        0.799   ftop/pwrk/i2cC_rPrescaler_Q_OUT<11>
    SLICE_X109Y47.COUT   Topcyg                1.009   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<1>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_lut<1>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<1>
    SLICE_X109Y48.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<1>
    SLICE_X109Y48.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X109Y49.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X109Y49.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<4>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X109Y50.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X109Y50.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<6>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<7>
    SLICE_X72Y24.F1      net (fanout=68)       3.733   ftop/pwrk/i2cC_rPrescaler_SETF
    SLICE_X72Y24.X       Tilo                  0.601   ftop/pwrk/i2cC_rPlayIndex_ADDB
                                                       ftop/pwrk/i2cC_rPlayIndex_ADDB1
    SLICE_X72Y23.G3      net (fanout=10)       0.600   ftop/pwrk/i2cC_rPlayIndex_ADDB
    SLICE_X72Y23.Y       Tilo                  0.616   ftop/pwrk/i2cC_rPlayIndex/DATA_F<5>1
                                                       ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>11
    SLICE_X73Y21.G3      net (fanout=1)        0.289   ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>1
    SLICE_X73Y21.COUT    Topcyg                1.009   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<0>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_lut<1>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X73Y22.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X73Y23.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X73Y24.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<7>
    SLICE_X73Y25.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<7>
    SLICE_X73Y25.CLK     Tcinck                0.704   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<8>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<8>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_xor<9>
                                                       ftop/pwrk/i2cC_rPlayIndex/q_state_9
    -------------------------------------------------  ---------------------------
    Total                                     10.661ns (5.240ns logic, 5.421ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pwrk/i2cC_rPrescaler/q_state_5 (FF)
  Destination:          ftop/pwrk/i2cC_rPlayIndex/q_state_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.637ns (Levels of Logic = 10)
  Clock Path Skew:      -0.287ns (0.531 - 0.818)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/pwrk/i2cC_rPrescaler/q_state_5 to ftop/pwrk/i2cC_rPlayIndex/q_state_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y40.YQ     Tcko                  0.596   ftop/pwrk/i2cC_rPrescaler_Q_OUT<5>
                                                       ftop/pwrk/i2cC_rPrescaler/q_state_5
    SLICE_X109Y48.F2     net (fanout=2)        0.813   ftop/pwrk/i2cC_rPrescaler_Q_OUT<5>
    SLICE_X109Y48.COUT   Topcyf                1.026   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_lut<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X109Y49.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X109Y49.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<4>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X109Y50.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X109Y50.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<6>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<7>
    SLICE_X72Y24.F1      net (fanout=68)       3.733   ftop/pwrk/i2cC_rPrescaler_SETF
    SLICE_X72Y24.X       Tilo                  0.601   ftop/pwrk/i2cC_rPlayIndex_ADDB
                                                       ftop/pwrk/i2cC_rPlayIndex_ADDB1
    SLICE_X72Y23.G3      net (fanout=10)       0.600   ftop/pwrk/i2cC_rPlayIndex_ADDB
    SLICE_X72Y23.Y       Tilo                  0.616   ftop/pwrk/i2cC_rPlayIndex/DATA_F<5>1
                                                       ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>11
    SLICE_X73Y21.G3      net (fanout=1)        0.289   ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>1
    SLICE_X73Y21.COUT    Topcyg                1.009   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<0>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_lut<1>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X73Y22.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X73Y23.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X73Y24.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<7>
    SLICE_X73Y25.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<7>
    SLICE_X73Y25.CLK     Tcinck                0.704   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<8>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<8>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_xor<9>
                                                       ftop/pwrk/i2cC_rPlayIndex/q_state_9
    -------------------------------------------------  ---------------------------
    Total                                     10.637ns (5.202ns logic, 5.435ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pwrk/i2cC_rPrescaler/q_state_17 (FF)
  Destination:          ftop/pwrk/i2cC_rPlayIndex/q_state_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.637ns (Levels of Logic = 10)
  Clock Path Skew:      -0.264ns (0.531 - 0.795)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/pwrk/i2cC_rPrescaler/q_state_17 to ftop/pwrk/i2cC_rPlayIndex/q_state_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y47.XQ     Tcko                  0.521   ftop/pwrk/i2cC_rPrescaler_Q_OUT<17>
                                                       ftop/pwrk/i2cC_rPrescaler/q_state_17
    SLICE_X109Y48.G1     net (fanout=2)        0.905   ftop/pwrk/i2cC_rPrescaler_Q_OUT<17>
    SLICE_X109Y48.COUT   Topcyg                1.009   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_lut<3>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X109Y49.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X109Y49.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<4>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X109Y50.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X109Y50.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<6>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<7>
    SLICE_X72Y24.F1      net (fanout=68)       3.733   ftop/pwrk/i2cC_rPrescaler_SETF
    SLICE_X72Y24.X       Tilo                  0.601   ftop/pwrk/i2cC_rPlayIndex_ADDB
                                                       ftop/pwrk/i2cC_rPlayIndex_ADDB1
    SLICE_X72Y23.G3      net (fanout=10)       0.600   ftop/pwrk/i2cC_rPlayIndex_ADDB
    SLICE_X72Y23.Y       Tilo                  0.616   ftop/pwrk/i2cC_rPlayIndex/DATA_F<5>1
                                                       ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>11
    SLICE_X73Y21.G3      net (fanout=1)        0.289   ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>1
    SLICE_X73Y21.COUT    Topcyg                1.009   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<0>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_lut<1>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X73Y22.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X73Y23.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X73Y24.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<7>
    SLICE_X73Y25.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<7>
    SLICE_X73Y25.CLK     Tcinck                0.704   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<8>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<8>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_xor<9>
                                                       ftop/pwrk/i2cC_rPlayIndex/q_state_9
    -------------------------------------------------  ---------------------------
    Total                                     10.637ns (5.110ns logic, 5.527ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_70 (FF)
  Destination:          ftop/iqadc/adcCore_reqF/data0_reg_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.747ns (Levels of Logic = 6)
  Clock Path Skew:      -0.126ns (0.635 - 0.761)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_70 to ftop/iqadc/adcCore_reqF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y4.XQ        Tcko                  0.521   ftop/iqadc/wci_wslv_reqF_D_OUT<70>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_70
    SLICE_X5Y14.G4       net (fanout=2)        1.346   ftop/iqadc/wci_wslv_reqF_D_OUT<70>
    SLICE_X5Y14.Y        Tilo                  0.561   ftop/iqadc/WILL_FIRE_RL_wci_cfwr19
                                                       ftop/iqadc/wci_wslv_ctlOpActive_EN11
    SLICE_X4Y20.G1       net (fanout=2)        0.609   ftop/iqadc/N412
    SLICE_X4Y20.Y        Tilo                  0.616   ftop/iqadc/N34
                                                       ftop/iqadc/splitReadInFlight_EN11
    SLICE_X4Y20.F4       net (fanout=6)        0.067   ftop/iqadc/N219
    SLICE_X4Y20.X        Tilo                  0.601   ftop/iqadc/N34
                                                       ftop/iqadc/adcCore_reqF_ENQ_SW0
    SLICE_X4Y32.F1       net (fanout=1)        0.617   ftop/iqadc/N34
    SLICE_X4Y32.X        Tilo                  0.601   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/adcCore_reqF_ENQ
    SLICE_X5Y41.G4       net (fanout=7)        0.554   ftop/iqadc/adcCore_reqF_ENQ
    SLICE_X5Y41.Y        Tilo                  0.561   ftop/iqadc/adcCore_reqF/N01
                                                       ftop/iqadc/adcCore_reqF/d0h1
    SLICE_X1Y65.G3       net (fanout=17)       2.335   ftop/iqadc/adcCore_reqF/d0h
    SLICE_X1Y65.Y        Tilo                  0.561   ftop/iqadc/adcCore_reqF/N4
                                                       ftop/iqadc/adcCore_reqF/data0_reg_or0000<6>_SW0
    SLICE_X1Y64.SR       net (fanout=1)        0.764   ftop/iqadc/adcCore_reqF/N6
    SLICE_X1Y64.CLK      Tsrck                 0.433   ftop/iqadc/adcCore_reqF_D_OUT<6>
                                                       ftop/iqadc/adcCore_reqF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     10.747ns (4.455ns logic, 6.292ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pwrk/i2cC_rPrescaler/q_state_10 (FF)
  Destination:          ftop/pwrk/i2cC_rPlayIndex/q_state_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.531ns (Levels of Logic = 11)
  Clock Path Skew:      -0.275ns (0.531 - 0.806)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/pwrk/i2cC_rPrescaler/q_state_10 to ftop/pwrk/i2cC_rPlayIndex/q_state_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y45.YQ     Tcko                  0.596   ftop/pwrk/i2cC_rPrescaler_Q_OUT<11>
                                                       ftop/pwrk/i2cC_rPrescaler/q_state_10
    SLICE_X109Y47.F3     net (fanout=2)        0.577   ftop/pwrk/i2cC_rPrescaler_Q_OUT<10>
    SLICE_X109Y47.COUT   Topcyf                1.026   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<1>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_lut<0>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<0>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<1>
    SLICE_X109Y48.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<1>
    SLICE_X109Y48.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X109Y49.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X109Y49.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<4>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X109Y50.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X109Y50.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<6>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<7>
    SLICE_X72Y24.F1      net (fanout=68)       3.733   ftop/pwrk/i2cC_rPrescaler_SETF
    SLICE_X72Y24.X       Tilo                  0.601   ftop/pwrk/i2cC_rPlayIndex_ADDB
                                                       ftop/pwrk/i2cC_rPlayIndex_ADDB1
    SLICE_X72Y23.G3      net (fanout=10)       0.600   ftop/pwrk/i2cC_rPlayIndex_ADDB
    SLICE_X72Y23.Y       Tilo                  0.616   ftop/pwrk/i2cC_rPlayIndex/DATA_F<5>1
                                                       ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>11
    SLICE_X73Y21.G3      net (fanout=1)        0.289   ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>1
    SLICE_X73Y21.COUT    Topcyg                1.009   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<0>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_lut<1>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X73Y22.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X73Y23.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X73Y24.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<7>
    SLICE_X73Y25.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<7>
    SLICE_X73Y25.CLK     Tcinck                0.704   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<8>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<8>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_xor<9>
                                                       ftop/pwrk/i2cC_rPlayIndex/q_state_9
    -------------------------------------------------  ---------------------------
    Total                                     10.531ns (5.332ns logic, 5.199ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pwrk/i2cC_rPrescaler/q_state_11 (FF)
  Destination:          ftop/pwrk/i2cC_rPlayIndex/q_state_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.531ns (Levels of Logic = 10)
  Clock Path Skew:      -0.275ns (0.531 - 0.806)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/pwrk/i2cC_rPrescaler/q_state_11 to ftop/pwrk/i2cC_rPlayIndex/q_state_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y45.XQ     Tcko                  0.521   ftop/pwrk/i2cC_rPrescaler_Q_OUT<11>
                                                       ftop/pwrk/i2cC_rPrescaler/q_state_11
    SLICE_X109Y47.G4     net (fanout=2)        0.799   ftop/pwrk/i2cC_rPrescaler_Q_OUT<11>
    SLICE_X109Y47.COUT   Topcyg                1.009   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<1>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_lut<1>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<1>
    SLICE_X109Y48.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<1>
    SLICE_X109Y48.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X109Y49.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X109Y49.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<4>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X109Y50.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X109Y50.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<6>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<7>
    SLICE_X72Y24.F1      net (fanout=68)       3.733   ftop/pwrk/i2cC_rPrescaler_SETF
    SLICE_X72Y24.X       Tilo                  0.601   ftop/pwrk/i2cC_rPlayIndex_ADDB
                                                       ftop/pwrk/i2cC_rPlayIndex_ADDB1
    SLICE_X72Y23.G3      net (fanout=10)       0.600   ftop/pwrk/i2cC_rPlayIndex_ADDB
    SLICE_X72Y23.Y       Tilo                  0.616   ftop/pwrk/i2cC_rPlayIndex/DATA_F<5>1
                                                       ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>11
    SLICE_X73Y21.G3      net (fanout=1)        0.289   ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>1
    SLICE_X73Y21.COUT    Topcyg                1.009   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<0>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_lut<1>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X73Y22.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X73Y23.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X73Y24.CLK     Tcinck                0.704   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_xor<7>
                                                       ftop/pwrk/i2cC_rPlayIndex/q_state_7
    -------------------------------------------------  ---------------------------
    Total                                     10.531ns (5.110ns logic, 5.421ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pwrk/i2cC_rPrescaler/q_state_3 (FF)
  Destination:          ftop/pwrk/i2cC_rPlayIndex/q_state_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.516ns (Levels of Logic = 9)
  Clock Path Skew:      -0.287ns (0.531 - 0.818)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/pwrk/i2cC_rPrescaler/q_state_3 to ftop/pwrk/i2cC_rPlayIndex/q_state_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y41.XQ     Tcko                  0.521   ftop/pwrk/i2cC_rPrescaler_Q_OUT<3>
                                                       ftop/pwrk/i2cC_rPrescaler/q_state_3
    SLICE_X109Y49.F1     net (fanout=2)        0.897   ftop/pwrk/i2cC_rPrescaler_Q_OUT<3>
    SLICE_X109Y49.COUT   Topcyf                1.026   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_lut<4>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<4>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X109Y50.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X109Y50.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<6>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<7>
    SLICE_X72Y24.F1      net (fanout=68)       3.733   ftop/pwrk/i2cC_rPrescaler_SETF
    SLICE_X72Y24.X       Tilo                  0.601   ftop/pwrk/i2cC_rPlayIndex_ADDB
                                                       ftop/pwrk/i2cC_rPlayIndex_ADDB1
    SLICE_X72Y23.G3      net (fanout=10)       0.600   ftop/pwrk/i2cC_rPlayIndex_ADDB
    SLICE_X72Y23.Y       Tilo                  0.616   ftop/pwrk/i2cC_rPlayIndex/DATA_F<5>1
                                                       ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>11
    SLICE_X73Y21.G3      net (fanout=1)        0.289   ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>1
    SLICE_X73Y21.COUT    Topcyg                1.009   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<0>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_lut<1>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X73Y22.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X73Y23.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X73Y24.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<7>
    SLICE_X73Y25.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<7>
    SLICE_X73Y25.CLK     Tcinck                0.704   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<8>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<8>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_xor<9>
                                                       ftop/pwrk/i2cC_rPlayIndex/q_state_9
    -------------------------------------------------  ---------------------------
    Total                                     10.516ns (4.997ns logic, 5.519ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pwrk/i2cC_rPrescaler/q_state_6 (FF)
  Destination:          ftop/pwrk/i2cC_rPlayIndex/q_state_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.516ns (Levels of Logic = 11)
  Clock Path Skew:      -0.283ns (0.531 - 0.814)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/pwrk/i2cC_rPrescaler/q_state_6 to ftop/pwrk/i2cC_rPlayIndex/q_state_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y43.YQ     Tcko                  0.596   ftop/pwrk/i2cC_rPrescaler_Q_OUT<6>
                                                       ftop/pwrk/i2cC_rPrescaler/q_state_6
    SLICE_X109Y47.G2     net (fanout=2)        0.579   ftop/pwrk/i2cC_rPrescaler_Q_OUT<6>
    SLICE_X109Y47.COUT   Topcyg                1.009   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<1>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_lut<1>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<1>
    SLICE_X109Y48.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<1>
    SLICE_X109Y48.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X109Y49.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X109Y49.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<4>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X109Y50.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X109Y50.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<6>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<7>
    SLICE_X72Y24.F1      net (fanout=68)       3.733   ftop/pwrk/i2cC_rPrescaler_SETF
    SLICE_X72Y24.X       Tilo                  0.601   ftop/pwrk/i2cC_rPlayIndex_ADDB
                                                       ftop/pwrk/i2cC_rPlayIndex_ADDB1
    SLICE_X72Y23.G3      net (fanout=10)       0.600   ftop/pwrk/i2cC_rPlayIndex_ADDB
    SLICE_X72Y23.Y       Tilo                  0.616   ftop/pwrk/i2cC_rPlayIndex/DATA_F<5>1
                                                       ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>11
    SLICE_X73Y21.G3      net (fanout=1)        0.289   ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>1
    SLICE_X73Y21.COUT    Topcyg                1.009   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<0>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_lut<1>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X73Y22.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X73Y23.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X73Y24.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<7>
    SLICE_X73Y25.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<7>
    SLICE_X73Y25.CLK     Tcinck                0.704   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<8>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<8>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_xor<9>
                                                       ftop/pwrk/i2cC_rPlayIndex/q_state_9
    -------------------------------------------------  ---------------------------
    Total                                     10.516ns (5.315ns logic, 5.201ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pwrk/i2cC_rPrescaler/q_state_5 (FF)
  Destination:          ftop/pwrk/i2cC_rPlayIndex/q_state_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.507ns (Levels of Logic = 9)
  Clock Path Skew:      -0.287ns (0.531 - 0.818)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/pwrk/i2cC_rPrescaler/q_state_5 to ftop/pwrk/i2cC_rPlayIndex/q_state_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y40.YQ     Tcko                  0.596   ftop/pwrk/i2cC_rPrescaler_Q_OUT<5>
                                                       ftop/pwrk/i2cC_rPrescaler/q_state_5
    SLICE_X109Y48.F2     net (fanout=2)        0.813   ftop/pwrk/i2cC_rPrescaler_Q_OUT<5>
    SLICE_X109Y48.COUT   Topcyf                1.026   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_lut<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X109Y49.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X109Y49.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<4>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X109Y50.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X109Y50.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<6>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<7>
    SLICE_X72Y24.F1      net (fanout=68)       3.733   ftop/pwrk/i2cC_rPrescaler_SETF
    SLICE_X72Y24.X       Tilo                  0.601   ftop/pwrk/i2cC_rPlayIndex_ADDB
                                                       ftop/pwrk/i2cC_rPlayIndex_ADDB1
    SLICE_X72Y23.G3      net (fanout=10)       0.600   ftop/pwrk/i2cC_rPlayIndex_ADDB
    SLICE_X72Y23.Y       Tilo                  0.616   ftop/pwrk/i2cC_rPlayIndex/DATA_F<5>1
                                                       ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>11
    SLICE_X73Y21.G3      net (fanout=1)        0.289   ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>1
    SLICE_X73Y21.COUT    Topcyg                1.009   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<0>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_lut<1>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X73Y22.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X73Y23.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X73Y24.CLK     Tcinck                0.704   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_xor<7>
                                                       ftop/pwrk/i2cC_rPlayIndex/q_state_7
    -------------------------------------------------  ---------------------------
    Total                                     10.507ns (5.072ns logic, 5.435ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_69 (FF)
  Destination:          ftop/iqadc/adcCore_reqF/data0_reg_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.610ns (Levels of Logic = 6)
  Clock Path Skew:      -0.164ns (0.597 - 0.761)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_69 to ftop/iqadc/adcCore_reqF/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y4.YQ        Tcko                  0.596   ftop/iqadc/wci_wslv_reqF_D_OUT<70>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_69
    SLICE_X5Y14.G2       net (fanout=2)        1.397   ftop/iqadc/wci_wslv_reqF_D_OUT<69>
    SLICE_X5Y14.Y        Tilo                  0.561   ftop/iqadc/WILL_FIRE_RL_wci_cfwr19
                                                       ftop/iqadc/wci_wslv_ctlOpActive_EN11
    SLICE_X4Y20.G1       net (fanout=2)        0.609   ftop/iqadc/N412
    SLICE_X4Y20.Y        Tilo                  0.616   ftop/iqadc/N34
                                                       ftop/iqadc/splitReadInFlight_EN11
    SLICE_X4Y20.F4       net (fanout=6)        0.067   ftop/iqadc/N219
    SLICE_X4Y20.X        Tilo                  0.601   ftop/iqadc/N34
                                                       ftop/iqadc/adcCore_reqF_ENQ_SW0
    SLICE_X4Y32.F1       net (fanout=1)        0.617   ftop/iqadc/N34
    SLICE_X4Y32.X        Tilo                  0.601   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/adcCore_reqF_ENQ
    SLICE_X5Y41.G4       net (fanout=7)        0.554   ftop/iqadc/adcCore_reqF_ENQ
    SLICE_X5Y41.Y        Tilo                  0.561   ftop/iqadc/adcCore_reqF/N01
                                                       ftop/iqadc/adcCore_reqF/d0h1
    SLICE_X5Y62.G2       net (fanout=17)       1.865   ftop/iqadc/adcCore_reqF/d0h
    SLICE_X5Y62.Y        Tilo                  0.561   ftop/iqadc/adcCore_reqF/N28
                                                       ftop/iqadc/adcCore_reqF/data0_reg_or0000<1>_SW0
    SLICE_X4Y62.SR       net (fanout=1)        0.971   ftop/iqadc/adcCore_reqF/N16
    SLICE_X4Y62.CLK      Tsrck                 0.433   ftop/iqadc/adcCore_reqF_D_OUT<1>
                                                       ftop/iqadc/adcCore_reqF/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     10.610ns (4.530ns logic, 6.080ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pwrk/i2cC_rPrescaler/q_state_17 (FF)
  Destination:          ftop/pwrk/i2cC_rPlayIndex/q_state_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.507ns (Levels of Logic = 9)
  Clock Path Skew:      -0.264ns (0.531 - 0.795)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/pwrk/i2cC_rPrescaler/q_state_17 to ftop/pwrk/i2cC_rPlayIndex/q_state_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y47.XQ     Tcko                  0.521   ftop/pwrk/i2cC_rPrescaler_Q_OUT<17>
                                                       ftop/pwrk/i2cC_rPrescaler/q_state_17
    SLICE_X109Y48.G1     net (fanout=2)        0.905   ftop/pwrk/i2cC_rPrescaler_Q_OUT<17>
    SLICE_X109Y48.COUT   Topcyg                1.009   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_lut<3>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X109Y49.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X109Y49.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<4>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X109Y50.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X109Y50.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<6>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<7>
    SLICE_X72Y24.F1      net (fanout=68)       3.733   ftop/pwrk/i2cC_rPrescaler_SETF
    SLICE_X72Y24.X       Tilo                  0.601   ftop/pwrk/i2cC_rPlayIndex_ADDB
                                                       ftop/pwrk/i2cC_rPlayIndex_ADDB1
    SLICE_X72Y23.G3      net (fanout=10)       0.600   ftop/pwrk/i2cC_rPlayIndex_ADDB
    SLICE_X72Y23.Y       Tilo                  0.616   ftop/pwrk/i2cC_rPlayIndex/DATA_F<5>1
                                                       ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>11
    SLICE_X73Y21.G3      net (fanout=1)        0.289   ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>1
    SLICE_X73Y21.COUT    Topcyg                1.009   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<0>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_lut<1>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X73Y22.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X73Y23.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X73Y24.CLK     Tcinck                0.704   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_xor<7>
                                                       ftop/pwrk/i2cC_rPlayIndex/q_state_7
    -------------------------------------------------  ---------------------------
    Total                                     10.507ns (4.980ns logic, 5.527ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pwrk/i2cC_rPrescaler/q_state_2 (FF)
  Destination:          ftop/pwrk/i2cC_rPlayIndex/q_state_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.477ns (Levels of Logic = 9)
  Clock Path Skew:      -0.287ns (0.531 - 0.818)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/pwrk/i2cC_rPrescaler/q_state_2 to ftop/pwrk/i2cC_rPlayIndex/q_state_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y41.YQ     Tcko                  0.596   ftop/pwrk/i2cC_rPrescaler_Q_OUT<3>
                                                       ftop/pwrk/i2cC_rPrescaler/q_state_2
    SLICE_X109Y49.G2     net (fanout=2)        0.800   ftop/pwrk/i2cC_rPrescaler_Q_OUT<2>
    SLICE_X109Y49.COUT   Topcyg                1.009   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_lut<5>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X109Y50.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X109Y50.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<6>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<7>
    SLICE_X72Y24.F1      net (fanout=68)       3.733   ftop/pwrk/i2cC_rPrescaler_SETF
    SLICE_X72Y24.X       Tilo                  0.601   ftop/pwrk/i2cC_rPlayIndex_ADDB
                                                       ftop/pwrk/i2cC_rPlayIndex_ADDB1
    SLICE_X72Y23.G3      net (fanout=10)       0.600   ftop/pwrk/i2cC_rPlayIndex_ADDB
    SLICE_X72Y23.Y       Tilo                  0.616   ftop/pwrk/i2cC_rPlayIndex/DATA_F<5>1
                                                       ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>11
    SLICE_X73Y21.G3      net (fanout=1)        0.289   ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>1
    SLICE_X73Y21.COUT    Topcyg                1.009   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<0>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_lut<1>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X73Y22.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X73Y23.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X73Y24.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<7>
    SLICE_X73Y25.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<7>
    SLICE_X73Y25.CLK     Tcinck                0.704   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<8>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<8>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_xor<9>
                                                       ftop/pwrk/i2cC_rPlayIndex/q_state_9
    -------------------------------------------------  ---------------------------
    Total                                     10.477ns (5.055ns logic, 5.422ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pwrk/i2cC_rPrescaler/q_state_11 (FF)
  Destination:          ftop/pwrk/i2cC_rPlayIndex/q_state_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.486ns (Levels of Logic = 11)
  Clock Path Skew:      -0.275ns (0.531 - 0.806)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/pwrk/i2cC_rPrescaler/q_state_11 to ftop/pwrk/i2cC_rPlayIndex/q_state_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y45.XQ     Tcko                  0.521   ftop/pwrk/i2cC_rPrescaler_Q_OUT<11>
                                                       ftop/pwrk/i2cC_rPrescaler/q_state_11
    SLICE_X109Y47.G4     net (fanout=2)        0.799   ftop/pwrk/i2cC_rPrescaler_Q_OUT<11>
    SLICE_X109Y47.COUT   Topcyg                1.009   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<1>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_lut<1>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<1>
    SLICE_X109Y48.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<1>
    SLICE_X109Y48.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X109Y49.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X109Y49.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<4>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X109Y50.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X109Y50.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<6>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<7>
    SLICE_X72Y24.F1      net (fanout=68)       3.733   ftop/pwrk/i2cC_rPrescaler_SETF
    SLICE_X72Y24.X       Tilo                  0.601   ftop/pwrk/i2cC_rPlayIndex_ADDB
                                                       ftop/pwrk/i2cC_rPlayIndex_ADDB1
    SLICE_X72Y23.G3      net (fanout=10)       0.600   ftop/pwrk/i2cC_rPlayIndex_ADDB
    SLICE_X72Y23.Y       Tilo                  0.616   ftop/pwrk/i2cC_rPlayIndex/DATA_F<5>1
                                                       ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>11
    SLICE_X73Y21.G3      net (fanout=1)        0.289   ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>1
    SLICE_X73Y21.COUT    Topcyg                1.009   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<0>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_lut<1>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X73Y22.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X73Y23.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X73Y24.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<7>
    SLICE_X73Y25.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<7>
    SLICE_X73Y25.CLK     Tcinck                0.529   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<8>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_xor<8>
                                                       ftop/pwrk/i2cC_rPlayIndex/q_state_8
    -------------------------------------------------  ---------------------------
    Total                                     10.486ns (5.065ns logic, 5.421ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pwrk/i2cC_rPrescaler/q_state_5 (FF)
  Destination:          ftop/pwrk/i2cC_rPlayIndex/q_state_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.462ns (Levels of Logic = 10)
  Clock Path Skew:      -0.287ns (0.531 - 0.818)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/pwrk/i2cC_rPrescaler/q_state_5 to ftop/pwrk/i2cC_rPlayIndex/q_state_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y40.YQ     Tcko                  0.596   ftop/pwrk/i2cC_rPrescaler_Q_OUT<5>
                                                       ftop/pwrk/i2cC_rPrescaler/q_state_5
    SLICE_X109Y48.F2     net (fanout=2)        0.813   ftop/pwrk/i2cC_rPrescaler_Q_OUT<5>
    SLICE_X109Y48.COUT   Topcyf                1.026   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_lut<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X109Y49.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X109Y49.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<4>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X109Y50.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X109Y50.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<6>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<7>
    SLICE_X72Y24.F1      net (fanout=68)       3.733   ftop/pwrk/i2cC_rPrescaler_SETF
    SLICE_X72Y24.X       Tilo                  0.601   ftop/pwrk/i2cC_rPlayIndex_ADDB
                                                       ftop/pwrk/i2cC_rPlayIndex_ADDB1
    SLICE_X72Y23.G3      net (fanout=10)       0.600   ftop/pwrk/i2cC_rPlayIndex_ADDB
    SLICE_X72Y23.Y       Tilo                  0.616   ftop/pwrk/i2cC_rPlayIndex/DATA_F<5>1
                                                       ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>11
    SLICE_X73Y21.G3      net (fanout=1)        0.289   ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>1
    SLICE_X73Y21.COUT    Topcyg                1.009   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<0>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_lut<1>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X73Y22.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X73Y23.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X73Y24.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<7>
    SLICE_X73Y25.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<7>
    SLICE_X73Y25.CLK     Tcinck                0.529   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<8>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_xor<8>
                                                       ftop/pwrk/i2cC_rPlayIndex/q_state_8
    -------------------------------------------------  ---------------------------
    Total                                     10.462ns (5.027ns logic, 5.435ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pwrk/i2cC_rPrescaler/q_state_8 (FF)
  Destination:          ftop/pwrk/i2cC_rPlayIndex/q_state_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.531ns (Levels of Logic = 11)
  Clock Path Skew:      -0.200ns (0.531 - 0.731)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/pwrk/i2cC_rPrescaler/q_state_8 to ftop/pwrk/i2cC_rPlayIndex/q_state_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y42.YQ     Tcko                  0.524   ftop/pwrk/i2cC_rPrescaler_Q_OUT<8>
                                                       ftop/pwrk/i2cC_rPrescaler/q_state_8
    SLICE_X109Y47.F1     net (fanout=2)        0.649   ftop/pwrk/i2cC_rPrescaler_Q_OUT<8>
    SLICE_X109Y47.COUT   Topcyf                1.026   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<1>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_lut<0>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<0>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<1>
    SLICE_X109Y48.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<1>
    SLICE_X109Y48.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X109Y49.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X109Y49.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<4>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X109Y50.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X109Y50.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<6>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<7>
    SLICE_X72Y24.F1      net (fanout=68)       3.733   ftop/pwrk/i2cC_rPrescaler_SETF
    SLICE_X72Y24.X       Tilo                  0.601   ftop/pwrk/i2cC_rPlayIndex_ADDB
                                                       ftop/pwrk/i2cC_rPlayIndex_ADDB1
    SLICE_X72Y23.G3      net (fanout=10)       0.600   ftop/pwrk/i2cC_rPlayIndex_ADDB
    SLICE_X72Y23.Y       Tilo                  0.616   ftop/pwrk/i2cC_rPlayIndex/DATA_F<5>1
                                                       ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>11
    SLICE_X73Y21.G3      net (fanout=1)        0.289   ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>1
    SLICE_X73Y21.COUT    Topcyg                1.009   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<0>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_lut<1>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X73Y22.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X73Y23.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X73Y24.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<7>
    SLICE_X73Y25.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<7>
    SLICE_X73Y25.CLK     Tcinck                0.704   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<8>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<8>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_xor<9>
                                                       ftop/pwrk/i2cC_rPlayIndex/q_state_9
    -------------------------------------------------  ---------------------------
    Total                                     10.531ns (5.260ns logic, 5.271ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pwrk/i2cC_rPrescaler/q_state_9 (FF)
  Destination:          ftop/pwrk/i2cC_rPlayIndex/q_state_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.443ns (Levels of Logic = 11)
  Clock Path Skew:      -0.283ns (0.531 - 0.814)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/pwrk/i2cC_rPrescaler/q_state_9 to ftop/pwrk/i2cC_rPlayIndex/q_state_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y42.XQ     Tcko                  0.521   ftop/pwrk/i2cC_rPrescaler_Q_OUT<9>
                                                       ftop/pwrk/i2cC_rPrescaler/q_state_9
    SLICE_X109Y47.F4     net (fanout=2)        0.564   ftop/pwrk/i2cC_rPrescaler_Q_OUT<9>
    SLICE_X109Y47.COUT   Topcyf                1.026   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<1>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_lut<0>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<0>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<1>
    SLICE_X109Y48.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<1>
    SLICE_X109Y48.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<2>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X109Y49.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X109Y49.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<4>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X109Y50.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X109Y50.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<6>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<7>
    SLICE_X72Y24.F1      net (fanout=68)       3.733   ftop/pwrk/i2cC_rPrescaler_SETF
    SLICE_X72Y24.X       Tilo                  0.601   ftop/pwrk/i2cC_rPlayIndex_ADDB
                                                       ftop/pwrk/i2cC_rPlayIndex_ADDB1
    SLICE_X72Y23.G3      net (fanout=10)       0.600   ftop/pwrk/i2cC_rPlayIndex_ADDB
    SLICE_X72Y23.Y       Tilo                  0.616   ftop/pwrk/i2cC_rPlayIndex/DATA_F<5>1
                                                       ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>11
    SLICE_X73Y21.G3      net (fanout=1)        0.289   ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>1
    SLICE_X73Y21.COUT    Topcyg                1.009   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<0>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_lut<1>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X73Y22.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X73Y23.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X73Y24.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<7>
    SLICE_X73Y25.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<7>
    SLICE_X73Y25.CLK     Tcinck                0.704   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<8>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<8>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_xor<9>
                                                       ftop/pwrk/i2cC_rPlayIndex/q_state_9
    -------------------------------------------------  ---------------------------
    Total                                     10.443ns (5.257ns logic, 5.186ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pwrk/i2cC_rPrescaler/q_state_17 (FF)
  Destination:          ftop/pwrk/i2cC_rPlayIndex/q_state_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.462ns (Levels of Logic = 10)
  Clock Path Skew:      -0.264ns (0.531 - 0.795)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/pwrk/i2cC_rPrescaler/q_state_17 to ftop/pwrk/i2cC_rPlayIndex/q_state_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y47.XQ     Tcko                  0.521   ftop/pwrk/i2cC_rPrescaler_Q_OUT<17>
                                                       ftop/pwrk/i2cC_rPrescaler/q_state_17
    SLICE_X109Y48.G1     net (fanout=2)        0.905   ftop/pwrk/i2cC_rPrescaler_Q_OUT<17>
    SLICE_X109Y48.COUT   Topcyg                1.009   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_lut<3>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X109Y49.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<3>
    SLICE_X109Y49.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<4>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X109Y50.CIN    net (fanout=1)        0.000   ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<5>
    SLICE_X109Y50.COUT   Tbyp                  0.130   ftop/pwrk/i2cC_rPrescaler_SETF
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<6>
                                                       ftop/pwrk/i2cC_rPrescaler_SETF_wg_cy<7>
    SLICE_X72Y24.F1      net (fanout=68)       3.733   ftop/pwrk/i2cC_rPrescaler_SETF
    SLICE_X72Y24.X       Tilo                  0.601   ftop/pwrk/i2cC_rPlayIndex_ADDB
                                                       ftop/pwrk/i2cC_rPlayIndex_ADDB1
    SLICE_X72Y23.G3      net (fanout=10)       0.600   ftop/pwrk/i2cC_rPlayIndex_ADDB
    SLICE_X72Y23.Y       Tilo                  0.616   ftop/pwrk/i2cC_rPlayIndex/DATA_F<5>1
                                                       ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>11
    SLICE_X73Y21.G3      net (fanout=1)        0.289   ftop/pwrk/i2cC_rPlayIndex/DATA_F<1>1
    SLICE_X73Y21.COUT    Topcyg                1.009   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<0>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_lut<1>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X73Y22.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<1>
    SLICE_X73Y22.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<2>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X73Y23.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<3>
    SLICE_X73Y23.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<4>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X73Y24.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<5>
    SLICE_X73Y24.COUT    Tbyp                  0.130   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<6>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<7>
    SLICE_X73Y25.CIN     net (fanout=1)        0.000   ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_cy<7>
    SLICE_X73Y25.CLK     Tcinck                0.529   ftop/pwrk/i2cC_rPlayIndex_Q_OUT<8>
                                                       ftop/pwrk/i2cC_rPlayIndex/Maccum_q_state_xor<8>
                                                       ftop/pwrk/i2cC_rPlayIndex/q_state_8
    -------------------------------------------------  ---------------------------
    Total                                     10.462ns (4.935ns logic, 5.527ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/iqadc/wci_wslv_reqF/D_OUT_69 (FF)
  Destination:          ftop/iqadc/adcCore_reqF/data0_reg_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.592ns (Levels of Logic = 6)
  Clock Path Skew:      -0.126ns (0.635 - 0.761)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/iqadc/wci_wslv_reqF/D_OUT_69 to ftop/iqadc/adcCore_reqF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y4.YQ        Tcko                  0.596   ftop/iqadc/wci_wslv_reqF_D_OUT<70>
                                                       ftop/iqadc/wci_wslv_reqF/D_OUT_69
    SLICE_X5Y14.F2       net (fanout=2)        1.410   ftop/iqadc/wci_wslv_reqF_D_OUT<69>
    SLICE_X5Y14.X        Tilo                  0.562   ftop/iqadc/WILL_FIRE_RL_wci_cfwr19
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr19
    SLICE_X4Y17.F1       net (fanout=1)        0.359   ftop/iqadc/WILL_FIRE_RL_wci_cfwr19
    SLICE_X4Y17.X        Tilo                  0.601   ftop/iqadc/WILL_FIRE_RL_wci_cfwr31
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr31
    SLICE_X4Y32.G4       net (fanout=2)        0.582   ftop/iqadc/WILL_FIRE_RL_wci_cfwr31
    SLICE_X4Y32.Y        Tilo                  0.616   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/WILL_FIRE_RL_wci_cfwr40
    SLICE_X4Y32.F4       net (fanout=5)        0.057   ftop/iqadc/WILL_FIRE_RL_wci_cfwr
    SLICE_X4Y32.X        Tilo                  0.601   ftop/iqadc/adcCore_reqF_ENQ
                                                       ftop/iqadc/adcCore_reqF_ENQ
    SLICE_X5Y41.G4       net (fanout=7)        0.554   ftop/iqadc/adcCore_reqF_ENQ
    SLICE_X5Y41.Y        Tilo                  0.561   ftop/iqadc/adcCore_reqF/N01
                                                       ftop/iqadc/adcCore_reqF/d0h1
    SLICE_X1Y65.G3       net (fanout=17)       2.335   ftop/iqadc/adcCore_reqF/d0h
    SLICE_X1Y65.Y        Tilo                  0.561   ftop/iqadc/adcCore_reqF/N4
                                                       ftop/iqadc/adcCore_reqF/data0_reg_or0000<6>_SW0
    SLICE_X1Y64.SR       net (fanout=1)        0.764   ftop/iqadc/adcCore_reqF/N6
    SLICE_X1Y64.CLK      Tsrck                 0.433   ftop/iqadc/adcCore_reqF_D_OUT<6>
                                                       ftop/iqadc/adcCore_reqF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     10.592ns (4.531ns logic, 6.061ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.616ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/doGetMAC_0 (FF)
  Destination:          ftop/pwrk/i2cC_fRequest/Mram_arr9.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.052 - 0.044)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/doGetMAC_0 to ftop/pwrk/i2cC_fRequest/Mram_arr9.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y72.XQ      Tcko                  0.396   ftop/pwrk/doGetMAC<0>
                                                       ftop/pwrk/doGetMAC_0
    SLICE_X70Y72.BY      net (fanout=8)        0.358   ftop/pwrk/doGetMAC<0>
    SLICE_X70Y72.CLK     Tdh         (-Th)     0.130   ftop/pwrk/i2cC_fRequest/_varindex0000<8>
                                                       ftop/pwrk/i2cC_fRequest/Mram_arr9.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.266ns logic, 0.358ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.617ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/doGetMAC_0 (FF)
  Destination:          ftop/pwrk/i2cC_fRequest/Mram_arr9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.625ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.052 - 0.044)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/doGetMAC_0 to ftop/pwrk/i2cC_fRequest/Mram_arr9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y72.XQ      Tcko                  0.396   ftop/pwrk/doGetMAC<0>
                                                       ftop/pwrk/doGetMAC_0
    SLICE_X70Y72.BY      net (fanout=8)        0.358   ftop/pwrk/doGetMAC<0>
    SLICE_X70Y72.CLK     Tdh         (-Th)     0.129   ftop/pwrk/i2cC_fRequest/_varindex0000<8>
                                                       ftop/pwrk/i2cC_fRequest/Mram_arr9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.625ns (0.267ns logic, 0.358ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.762ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/iqadc/wci_wslv_nState_1 (FF)
  Destination:          ftop/iqadc/wci_wslv_cState_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.025 - 0.021)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/iqadc/wci_wslv_nState_1 to ftop/iqadc/wci_wslv_cState_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y0.XQ        Tcko                  0.417   ftop/iqadc/wci_wslv_nState<1>
                                                       ftop/iqadc/wci_wslv_nState_1
    SLICE_X7Y1.BX        net (fanout=1)        0.287   ftop/iqadc/wci_wslv_nState<1>
    SLICE_X7Y1.CLK       Tckdi       (-Th)    -0.062   ftop/iqadc/wci_wslv_cState<1>
                                                       ftop/iqadc/wci_wslv_cState_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.768ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_8 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_8 to ftop/gbe0/phyRst/rstSync/reset_hold_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y93.YQ      Tcko                  0.419   ftop/gbe0/phyRst/rstSync/reset_hold<9>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_8
    SLICE_X89Y93.BX      net (fanout=1)        0.287   ftop/gbe0/phyRst/rstSync/reset_hold<8>
    SLICE_X89Y93.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/phyRst/rstSync/reset_hold<9>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_9
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.481ns logic, 0.287ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.768ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_14 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_14 to ftop/gbe0/phyRst/rstSync/reset_hold_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y106.YQ    Tcko                  0.419   ftop/gbe0/phyRst/rstSync/reset_hold<15>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_14
    SLICE_X101Y106.BX    net (fanout=1)        0.287   ftop/gbe0/phyRst/rstSync/reset_hold<14>
    SLICE_X101Y106.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/phyRst/rstSync/reset_hold<15>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_15
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.481ns logic, 0.287ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.768ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_2 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_2 to ftop/gbe0/phyRst/rstSync/reset_hold_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y91.YQ      Tcko                  0.419   ftop/gbe0/phyRst/rstSync/reset_hold<3>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_2
    SLICE_X85Y91.BX      net (fanout=1)        0.287   ftop/gbe0/phyRst/rstSync/reset_hold<2>
    SLICE_X85Y91.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/phyRst/rstSync/reset_hold<3>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_3
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.481ns logic, 0.287ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.768ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_12 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_12 to ftop/gbe0/phyRst/rstSync/reset_hold_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y99.YQ      Tcko                  0.419   ftop/gbe0/phyRst/rstSync/reset_hold<13>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_12
    SLICE_X95Y99.BX      net (fanout=1)        0.287   ftop/gbe0/phyRst/rstSync/reset_hold<12>
    SLICE_X95Y99.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/phyRst/rstSync/reset_hold<13>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_13
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.481ns logic, 0.287ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.768ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_10 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_10 to ftop/gbe0/phyRst/rstSync/reset_hold_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y95.YQ      Tcko                  0.419   ftop/gbe0/phyRst/rstSync/reset_hold<11>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_10
    SLICE_X91Y95.BX      net (fanout=1)        0.287   ftop/gbe0/phyRst/rstSync/reset_hold<10>
    SLICE_X91Y95.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/phyRst/rstSync/reset_hold<11>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_11
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.481ns logic, 0.287ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.768ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_6 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_6 to ftop/gbe0/phyRst/rstSync/reset_hold_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y92.YQ      Tcko                  0.419   ftop/gbe0/phyRst/rstSync/reset_hold<7>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_6
    SLICE_X87Y92.BX      net (fanout=1)        0.287   ftop/gbe0/phyRst/rstSync/reset_hold<6>
    SLICE_X87Y92.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/phyRst/rstSync/reset_hold<7>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_7
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.481ns logic, 0.287ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.776ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_7 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.823ns (Levels of Logic = 0)
  Clock Path Skew:      0.047ns (0.266 - 0.219)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_7 to ftop/gbe0/phyRst/rstSync/reset_hold_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y92.XQ      Tcko                  0.396   ftop/gbe0/phyRst/rstSync/reset_hold<7>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_7
    SLICE_X89Y93.BY      net (fanout=1)        0.305   ftop/gbe0/phyRst/rstSync/reset_hold<7>
    SLICE_X89Y93.CLK     Tckdi       (-Th)    -0.122   ftop/gbe0/phyRst/rstSync/reset_hold<9>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_8
    -------------------------------------------------  ---------------------------
    Total                                      0.823ns (0.518ns logic, 0.305ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.779ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_3 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.831ns (Levels of Logic = 0)
  Clock Path Skew:      0.052ns (0.255 - 0.203)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_3 to ftop/gbe0/phyRst/rstSync/reset_hold_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y91.XQ      Tcko                  0.396   ftop/gbe0/phyRst/rstSync/reset_hold<3>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_3
    SLICE_X86Y91.BY      net (fanout=1)        0.298   ftop/gbe0/phyRst/rstSync/reset_hold<3>
    SLICE_X86Y91.CLK     Tckdi       (-Th)    -0.137   ftop/gbe0/phyRst/rstSync/reset_hold<5>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_4
    -------------------------------------------------  ---------------------------
    Total                                      0.831ns (0.533ns logic, 0.298ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.792ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/iqadc/wci_wslv_nState_2 (FF)
  Destination:          ftop/iqadc/wci_wslv_cState_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (0.414 - 0.337)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/iqadc/wci_wslv_nState_2 to ftop/iqadc/wci_wslv_cState_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y0.YQ        Tcko                  0.419   ftop/iqadc/wci_wslv_nState<2>
                                                       ftop/iqadc/wci_wslv_nState_2
    SLICE_X4Y1.BY        net (fanout=1)        0.313   ftop/iqadc/wci_wslv_nState<2>
    SLICE_X4Y1.CLK       Tckdi       (-Th)    -0.137   ftop/iqadc/wci_wslv_cState<3>
                                                       ftop/iqadc/wci_wslv_cState_2
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.820ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_5 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.823ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.009 - 0.006)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_5 to ftop/gbe0/phyRst/rstSync/reset_hold_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y91.XQ      Tcko                  0.417   ftop/gbe0/phyRst/rstSync/reset_hold<5>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_5
    SLICE_X87Y92.BY      net (fanout=1)        0.284   ftop/gbe0/phyRst/rstSync/reset_hold<5>
    SLICE_X87Y92.CLK     Tckdi       (-Th)    -0.122   ftop/gbe0/phyRst/rstSync/reset_hold<7>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_6
    -------------------------------------------------  ---------------------------
    Total                                      0.823ns (0.539ns logic, 0.284ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.837ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/mdi_fRequest/full_reg (FF)
  Destination:          ftop/gbe0/mdi_fRequest/empty_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.840ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.017 - 0.014)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/mdi_fRequest/full_reg to ftop/gbe0/mdi_fRequest/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y109.XQ     Tcko                  0.396   ftop/gbe0/mdi_fRequest_FULL_N
                                                       ftop/gbe0/mdi_fRequest/full_reg
    SLICE_X96Y109.BX     net (fanout=2)        0.316   ftop/gbe0/mdi_fRequest_FULL_N
    SLICE_X96Y109.CLK    Tckdi       (-Th)    -0.128   ftop/gbe0/mdi_fRequest_EMPTY_N
                                                       ftop/gbe0/mdi_fRequest/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.840ns (0.524ns logic, 0.316ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.840ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_fRequest/D_OUT_5 (FF)
  Destination:          ftop/pwrk/i2cC_rWriteData_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.922ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (0.751 - 0.669)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_fRequest/D_OUT_5 to ftop/pwrk/i2cC_rWriteData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y42.XQ      Tcko                  0.396   ftop/pwrk/i2cC_fRequest_D_OUT<5>
                                                       ftop/pwrk/i2cC_fRequest/D_OUT_5
    SLICE_X67Y37.BX      net (fanout=1)        0.464   ftop/pwrk/i2cC_fRequest_D_OUT<5>
    SLICE_X67Y37.CLK     Tckdi       (-Th)    -0.062   ftop/pwrk/i2cC_rWriteData<5>
                                                       ftop/pwrk/i2cC_rWriteData_5
    -------------------------------------------------  ---------------------------
    Total                                      0.922ns (0.458ns logic, 0.464ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.852ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/iqadc/wci_wslv_nState_3 (FF)
  Destination:          ftop/iqadc/wci_wslv_cState_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.861ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.030 - 0.021)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/iqadc/wci_wslv_nState_3 to ftop/iqadc/wci_wslv_cState_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.YQ        Tcko                  0.477   ftop/iqadc/wci_wslv_nState<3>
                                                       ftop/iqadc/wci_wslv_nState_3
    SLICE_X4Y1.BX        net (fanout=1)        0.282   ftop/iqadc/wci_wslv_nState<3>
    SLICE_X4Y1.CLK       Tckdi       (-Th)    -0.102   ftop/iqadc/wci_wslv_cState<3>
                                                       ftop/iqadc/wci_wslv_cState_3
    -------------------------------------------------  ---------------------------
    Total                                      0.861ns (0.579ns logic, 0.282ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.866ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_4 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_4 to ftop/gbe0/phyRst/rstSync/reset_hold_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y91.YQ      Tcko                  0.477   ftop/gbe0/phyRst/rstSync/reset_hold<5>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_4
    SLICE_X86Y91.BX      net (fanout=1)        0.287   ftop/gbe0/phyRst/rstSync/reset_hold<4>
    SLICE_X86Y91.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/phyRst/rstSync/reset_hold<5>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_5
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.579ns logic, 0.287ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.866ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_0 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_0 to ftop/gbe0/phyRst/rstSync/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y90.YQ      Tcko                  0.477   ftop/gbe0/phyRst/rstSync/reset_hold<1>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_0
    SLICE_X84Y90.BX      net (fanout=1)        0.287   ftop/gbe0/phyRst/rstSync/reset_hold<0>
    SLICE_X84Y90.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/phyRst/rstSync/reset_hold<1>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.579ns logic, 0.287ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.867ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_mReset/rstSync/reset_hold_0 (FF)
  Destination:          ftop/cp/wci_mReset/rstSync/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.010 - 0.008)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_mReset/rstSync/reset_hold_0 to ftop/cp/wci_mReset/rstSync/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.YQ       Tcko                  0.419   ftop/cp/wci_mReset/rstSync/reset_hold<0>
                                                       ftop/cp/wci_mReset/rstSync/reset_hold_0
    SLICE_X6Y29.BY       net (fanout=1)        0.313   ftop/cp/wci_mReset/rstSync/reset_hold<0>
    SLICE_X6Y29.CLK      Tckdi       (-Th)    -0.137   ftop/cp_RST_N_wci_Vm_10
                                                       ftop/cp/wci_mReset/rstSync/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.868ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_1 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.870ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.006 - 0.004)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_1 to ftop/gbe0/phyRst/rstSync/reset_hold_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y90.XQ      Tcko                  0.417   ftop/gbe0/phyRst/rstSync/reset_hold<1>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_1
    SLICE_X85Y91.BY      net (fanout=1)        0.331   ftop/gbe0/phyRst/rstSync/reset_hold<1>
    SLICE_X85Y91.CLK     Tckdi       (-Th)    -0.122   ftop/gbe0/phyRst/rstSync/reset_hold<3>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_2
    -------------------------------------------------  ---------------------------
    Total                                      0.870ns (0.539ns logic, 0.331ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<1>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_1/SR
  Location pin: SLICE_X84Y90.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<1>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_1/SR
  Location pin: SLICE_X84Y90.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<1>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_0/SR
  Location pin: SLICE_X84Y90.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<1>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_0/SR
  Location pin: SLICE_X84Y90.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<5>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_5/SR
  Location pin: SLICE_X86Y91.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<5>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_5/SR
  Location pin: SLICE_X86Y91.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<5>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_4/SR
  Location pin: SLICE_X86Y91.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<5>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_4/SR
  Location pin: SLICE_X86Y91.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_spiI_cd/cntr<0>/SR
  Logical resource: ftop/iqadc/adcCore_spiI_cd/cntr_0/SR
  Location pin: SLICE_X14Y71.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_spiI_cd/cntr<0>/SR
  Logical resource: ftop/iqadc/adcCore_spiI_cd/cntr_0/SR
  Location pin: SLICE_X14Y71.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_spiI_cd/cntr<0>/SR
  Logical resource: ftop/iqadc/adcCore_spiI_cd/cntr_1/SR
  Location pin: SLICE_X14Y71.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_spiI_cd/cntr<0>/SR
  Logical resource: ftop/iqadc/adcCore_spiI_cd/cntr_1/SR
  Location pin: SLICE_X14Y71.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp_RST_N_wci_Vm_10/SR
  Logical resource: ftop/cp/wci_mReset/rstSync/reset_hold_1/SR
  Location pin: SLICE_X6Y29.SR
  Clock network: ftop/cp/wci_mReset/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp_RST_N_wci_Vm_10/SR
  Logical resource: ftop/cp/wci_mReset/rstSync/reset_hold_1/SR
  Location pin: SLICE_X6Y29.SR
  Clock network: ftop/cp/wci_mReset/rst
--------------------------------------------------------------------------------
Slack: 17.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<3>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_3/SR
  Location pin: SLICE_X85Y91.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<3>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_3/SR
  Location pin: SLICE_X85Y91.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<3>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_2/SR
  Location pin: SLICE_X85Y91.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<3>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_2/SR
  Location pin: SLICE_X85Y91.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<7>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_7/SR
  Location pin: SLICE_X87Y92.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<7>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_7/SR
  Location pin: SLICE_X87Y92.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      6.764ns|            0|            0|            2|        34811|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      6.742ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     13.528ns|          N/A|            0|            0|        34810|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    2.795|         |    2.795|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   10.999|         |         |         |
sys0_clkp      |   10.999|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   10.999|         |         |         |
sys0_clkp      |   10.999|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 34837 paths, 0 nets, and 2941 connections

Design statistics:
   Minimum period:  13.528ns{1}   (Maximum frequency:  73.921MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep  2 12:26:06 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 497 MB



