{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544790733643 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544790733646 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 14 06:32:13 2018 " "Processing started: Fri Dec 14 06:32:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544790733646 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790733646 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Typhoon -c Typhoon " "Command: quartus_map --read_settings_files=on --write_settings_files=off Typhoon -c Typhoon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790733646 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "testPLL.qip " "Tcl Script File testPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE testPLL.qip " "set_global_assignment -name QIP_FILE testPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544790733829 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1544790733829 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SysPLL.qip " "Tcl Script File SysPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SysPLL.qip " "set_global_assignment -name QIP_FILE SysPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544790733829 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1544790733829 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SRAMCLK.qip " "Tcl Script File SRAMCLK.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SRAMCLK.qip " "set_global_assignment -name QIP_FILE SRAMCLK.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544790733829 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1544790733829 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "my_test.qip " "Tcl Script File my_test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE my_test.qip " "set_global_assignment -name QIP_FILE my_test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544790733829 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1544790733829 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544790734449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544790734449 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "framebuffer.sv(83) " "Verilog HDL warning at framebuffer.sv(83): extended using \"x\" or \"z\"" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544790741369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 framebuffer " "Found entity 1: framebuffer" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790741371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790741371 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_thin_controller.sv(78) " "Verilog HDL warning at SRAM_thin_controller.sv(78): extended using \"x\" or \"z\"" {  } { { "SRAM_thin_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_thin_controller.sv" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544790741373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_thin_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_thin_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_thin_controller " "Found entity 1: SRAM_thin_controller" {  } { { "SRAM_thin_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_thin_controller.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790741375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790741375 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testPLL.v " "Can't analyze file -- file testPLL.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1544790741380 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SRAMCLK.v " "Can't analyze file -- file SRAMCLK.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1544790741384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vga_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790741389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790741389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790741393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790741393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790741396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790741396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "typhoon.sv 1 1 " "Found 1 design units, including 1 entities, in source file typhoon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Typhoon " "Found entity 1: Typhoon" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790741400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790741400 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_controller.sv(99) " "Verilog HDL warning at SRAM_controller.sv(99): extended using \"x\" or \"z\"" {  } { { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544790741403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_controller " "Found entity 1: SRAM_controller" {  } { { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790741404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790741404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_FIFO " "Found entity 1: SRAM_FIFO" {  } { { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790741409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790741409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790741413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790741413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_clk " "Found entity 1: mem_clk" {  } { { "mem_clk.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790741418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790741418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_port " "Found entity 1: VGA_port" {  } { { "VGA_port.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_port.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790741422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790741422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_shader.sv 1 1 " "Found 1 design units, including 1 entities, in source file pixel_shader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_shader " "Found entity 1: pixel_shader" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790741427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790741427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rasterizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file rasterizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rasterizer " "Found entity 1: rasterizer" {  } { { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790741432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790741432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_shader.sv 1 1 " "Found 1 design units, including 1 entities, in source file debug_shader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debug_shader " "Found entity 1: debug_shader" {  } { { "debug_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/debug_shader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790741436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790741436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_transform.sv 1 1 " "Found 1 design units, including 1 entities, in source file vertex_transform.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vertex_transform " "Found entity 1: vertex_transform" {  } { { "vertex_transform.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790741440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790741440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file vertex_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertex_memory " "Found entity 1: vertex_memory" {  } { { "vertex_memory.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790741445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790741445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_divide.v 1 1 " "Found 1 design units, including 1 entities, in source file vertex_divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertex_divide " "Found entity 1: vertex_divide" {  } { { "vertex_divide.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_divide.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790741450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790741450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_memory_bins.v 1 1 " "Found 1 design units, including 1 entities, in source file vertex_memory_bins.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertex_memory_bins " "Found entity 1: vertex_memory_bins" {  } { { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790741456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790741456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_memory_norms.v 1 1 " "Found 1 design units, including 1 entities, in source file vertex_memory_norms.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertex_memory_norms " "Found entity 1: vertex_memory_norms" {  } { { "vertex_memory_norms.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_norms.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790741461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790741461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file vertex_multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertex_multiply " "Found entity 1: vertex_multiply" {  } { { "vertex_multiply.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_multiply.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790741466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790741466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_transform_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file vertex_transform_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vertex_transform_new " "Found entity 1: vertex_transform_new" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790741471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790741471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reciprocal.v 1 1 " "Found 1 design units, including 1 entities, in source file reciprocal.v" { { "Info" "ISGN_ENTITY_NAME" "1 reciprocal " "Found entity 1: reciprocal" {  } { { "reciprocal.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790741475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790741475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zmult_32.v 1 1 " "Found 1 design units, including 1 entities, in source file zmult_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 zmult_32 " "Found entity 1: zmult_32" {  } { { "zmult_32.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/zmult_32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790741480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790741480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_memory_input.v 1 1 " "Found 1 design units, including 1 entities, in source file vertex_memory_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertex_memory_input " "Found entity 1: vertex_memory_input" {  } { { "vertex_memory_input.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790741486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790741486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perspective_divide.v 1 1 " "Found 1 design units, including 1 entities, in source file perspective_divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 perspective_divide " "Found entity 1: perspective_divide" {  } { { "perspective_divide.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790741491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790741491 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "framebuffer framebuffer.sv(41) " "Verilog HDL Parameter Declaration warning at framebuffer.sv(41): Parameter Declaration in module \"framebuffer\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1544790741491 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Typhoon Typhoon.sv(22) " "Verilog HDL Parameter Declaration warning at Typhoon.sv(22): Parameter Declaration in module \"Typhoon\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1544790741492 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Typhoon Typhoon.sv(23) " "Verilog HDL Parameter Declaration warning at Typhoon.sv(23): Parameter Declaration in module \"Typhoon\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1544790741492 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Typhoon Typhoon.sv(24) " "Verilog HDL Parameter Declaration warning at Typhoon.sv(24): Parameter Declaration in module \"Typhoon\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1544790741492 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vertex_transform vertex_transform.sv(71) " "Verilog HDL Parameter Declaration warning at vertex_transform.sv(71): Parameter Declaration in module \"vertex_transform\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vertex_transform.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform.sv" 71 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1544790741497 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vertex_transform vertex_transform.sv(72) " "Verilog HDL Parameter Declaration warning at vertex_transform.sv(72): Parameter Declaration in module \"vertex_transform\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vertex_transform.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform.sv" 72 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1544790741497 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Typhoon " "Elaborating entity \"Typhoon\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544790741828 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastDoneStreaming Typhoon.sv(77) " "Verilog HDL or VHDL warning at Typhoon.sv(77): object \"lastDoneStreaming\" assigned a value but never read" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544790741833 "|Typhoon"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Typhoon.sv(125) " "Verilog HDL assignment warning at Typhoon.sv(125): truncated value with size 32 to match size of target (16)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790741852 "|Typhoon"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VGA_reset 0 Typhoon.sv(34) " "Net \"VGA_reset\" at Typhoon.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544790741869 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG Typhoon.sv(10) " "Output port \"LEDG\" at Typhoon.sv(10) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544790741869 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Typhoon.sv(14) " "Output port \"HEX0\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544790741869 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Typhoon.sv(14) " "Output port \"HEX1\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544790741869 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Typhoon.sv(14) " "Output port \"HEX2\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544790741869 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Typhoon.sv(14) " "Output port \"HEX3\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544790741869 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Typhoon.sv(14) " "Output port \"HEX4\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544790741869 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Typhoon.sv(14) " "Output port \"HEX5\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544790741869 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 Typhoon.sv(14) " "Output port \"HEX6\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544790741869 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 Typhoon.sv(14) " "Output port \"HEX7\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544790741869 "|Typhoon"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tileAinput " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tileAinput\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544790741924 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tileBinput " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tileBinput\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544790741924 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "linkedListHeadPointers " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"linkedListHeadPointers\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544790741924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vertex_transform_new vertex_transform_new:transform_core " "Elaborating entity \"vertex_transform_new\" for hierarchy \"vertex_transform_new:transform_core\"" {  } { { "Typhoon.sv" "transform_core" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790741968 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastKEY vertex_transform_new.sv(29) " "Verilog HDL or VHDL warning at vertex_transform_new.sv(29): object \"lastKEY\" assigned a value but never read" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544790741969 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vertex_transform_new.sv(23) " "Verilog HDL assignment warning at vertex_transform_new.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790741970 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vertex_transform_new.sv(24) " "Verilog HDL assignment warning at vertex_transform_new.sv(24): truncated value with size 32 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790741970 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 4 vertex_transform_new.sv(63) " "Verilog HDL assignment warning at vertex_transform_new.sv(63): truncated value with size 11 to match size of target (4)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790741970 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 4 vertex_transform_new.sv(64) " "Verilog HDL assignment warning at vertex_transform_new.sv(64): truncated value with size 11 to match size of target (4)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790741970 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 4 vertex_transform_new.sv(65) " "Verilog HDL assignment warning at vertex_transform_new.sv(65): truncated value with size 11 to match size of target (4)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790741970 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 4 vertex_transform_new.sv(66) " "Verilog HDL assignment warning at vertex_transform_new.sv(66): truncated value with size 11 to match size of target (4)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790741970 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vertex_transform_new.sv(223) " "Verilog HDL assignment warning at vertex_transform_new.sv(223): truncated value with size 32 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790741973 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vertex_transform_new.sv(226) " "Verilog HDL assignment warning at vertex_transform_new.sv(226): truncated value with size 32 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790741973 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vertex_transform_new.sv(230) " "Verilog HDL assignment warning at vertex_transform_new.sv(230): truncated value with size 32 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790741973 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vertex_transform_new.sv(232) " "Verilog HDL assignment warning at vertex_transform_new.sv(232): truncated value with size 32 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790741973 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vertex_transform_new.sv(236) " "Verilog HDL assignment warning at vertex_transform_new.sv(236): truncated value with size 32 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790741973 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vertex_transform_new.sv(240) " "Verilog HDL assignment warning at vertex_transform_new.sv(240): truncated value with size 32 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790741973 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vertex_transform_new.sv(244) " "Verilog HDL assignment warning at vertex_transform_new.sv(244): truncated value with size 32 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790741973 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vertex_transform_new.sv(246) " "Verilog HDL assignment warning at vertex_transform_new.sv(246): truncated value with size 32 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790741973 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 11 vertex_transform_new.sv(269) " "Verilog HDL assignment warning at vertex_transform_new.sv(269): truncated value with size 33 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790741978 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 11 vertex_transform_new.sv(270) " "Verilog HDL assignment warning at vertex_transform_new.sv(270): truncated value with size 33 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790741978 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 11 vertex_transform_new.sv(271) " "Verilog HDL assignment warning at vertex_transform_new.sv(271): truncated value with size 33 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790741978 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 11 vertex_transform_new.sv(274) " "Verilog HDL assignment warning at vertex_transform_new.sv(274): truncated value with size 33 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790741978 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 11 vertex_transform_new.sv(275) " "Verilog HDL assignment warning at vertex_transform_new.sv(275): truncated value with size 33 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790741978 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 11 vertex_transform_new.sv(276) " "Verilog HDL assignment warning at vertex_transform_new.sv(276): truncated value with size 33 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790741979 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vertex_transform_new.sv(317) " "Verilog HDL assignment warning at vertex_transform_new.sv(317): truncated value with size 32 to match size of target (8)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790741981 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vertex_transform_new.sv(334) " "Verilog HDL assignment warning at vertex_transform_new.sv(334): truncated value with size 32 to match size of target (12)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790741982 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vertex_transform_new.sv(349) " "Verilog HDL assignment warning at vertex_transform_new.sv(349): truncated value with size 32 to match size of target (12)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790741982 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vertex_transform_new.sv(352) " "Verilog HDL assignment warning at vertex_transform_new.sv(352): truncated value with size 32 to match size of target (4)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790741982 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vertex_transform_new.sv(353) " "Verilog HDL assignment warning at vertex_transform_new.sv(353): truncated value with size 32 to match size of target (4)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790741982 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vertex_transform_new.sv(356) " "Verilog HDL assignment warning at vertex_transform_new.sv(356): truncated value with size 32 to match size of target (12)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790741982 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vertex_transform_new.sv(361) " "Verilog HDL assignment warning at vertex_transform_new.sv(361): truncated value with size 32 to match size of target (4)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790741982 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vertex_transform_new.sv(365) " "Verilog HDL assignment warning at vertex_transform_new.sv(365): truncated value with size 32 to match size of target (4)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790741982 "|Typhoon|vertex_transform_new:transform_core"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "listRegisters " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"listRegisters\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544790742042 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "listRegisters " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"listRegisters\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544790742042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vertex_memory_input vertex_transform_new:transform_core\|vertex_memory_input:inputGeometry " "Elaborating entity \"vertex_memory_input\" for hierarchy \"vertex_transform_new:transform_core\|vertex_memory_input:inputGeometry\"" {  } { { "vertex_transform_new.sv" "inputGeometry" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790742081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vertex_transform_new:transform_core\|vertex_memory_input:inputGeometry\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vertex_transform_new:transform_core\|vertex_memory_input:inputGeometry\|altsyncram:altsyncram_component\"" {  } { { "vertex_memory_input.v" "altsyncram_component" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790742136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vertex_transform_new:transform_core\|vertex_memory_input:inputGeometry\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vertex_transform_new:transform_core\|vertex_memory_input:inputGeometry\|altsyncram:altsyncram_component\"" {  } { { "vertex_memory_input.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790742137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vertex_transform_new:transform_core\|vertex_memory_input:inputGeometry\|altsyncram:altsyncram_component " "Instantiated megafunction \"vertex_transform_new:transform_core\|vertex_memory_input:inputGeometry\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file worldGeo.mif " "Parameter \"init_file\" = \"worldGeo.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 144 " "Parameter \"width_a\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 144 " "Parameter \"width_b\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742137 ""}  } { { "vertex_memory_input.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544790742137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_01s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_01s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_01s1 " "Found entity 1: altsyncram_01s1" {  } { { "db/altsyncram_01s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_01s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790742195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790742195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_01s1 vertex_transform_new:transform_core\|vertex_memory_input:inputGeometry\|altsyncram:altsyncram_component\|altsyncram_01s1:auto_generated " "Elaborating entity \"altsyncram_01s1\" for hierarchy \"vertex_transform_new:transform_core\|vertex_memory_input:inputGeometry\|altsyncram:altsyncram_component\|altsyncram_01s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790742198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vertex_memory_bins vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry " "Elaborating entity \"vertex_memory_bins\" for hierarchy \"vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\"" {  } { { "vertex_transform_new.sv" "binnedGeometry" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790742427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\"" {  } { { "vertex_memory_bins.v" "altsyncram_component" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790742439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\"" {  } { { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790742440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component " "Instantiated megafunction \"vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 144 " "Parameter \"width_a\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 144 " "Parameter \"width_b\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742440 ""}  } { { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544790742440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_keq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_keq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_keq1 " "Found entity 1: altsyncram_keq1" {  } { { "db/altsyncram_keq1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_keq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790742497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790742497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_keq1 vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated " "Elaborating entity \"altsyncram_keq1\" for hierarchy \"vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790742499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "perspective_divide vertex_transform_new:transform_core\|perspective_divide:z0div " "Elaborating entity \"perspective_divide\" for hierarchy \"vertex_transform_new:transform_core\|perspective_divide:z0div\"" {  } { { "vertex_transform_new.sv" "z0div" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790742514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "perspective_divide.v" "LPM_DIVIDE_component" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790742549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "perspective_divide.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790742550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 5 " "Parameter \"lpm_pipeline\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 17 " "Parameter \"lpm_widthd\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 17 " "Parameter \"lpm_widthn\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742550 ""}  } { { "perspective_divide.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/perspective_divide.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544790742550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vou.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vou.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vou " "Found entity 1: lpm_divide_vou" {  } { { "db/lpm_divide_vou.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/lpm_divide_vou.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790742592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790742592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_vou vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vou:auto_generated " "Elaborating entity \"lpm_divide_vou\" for hierarchy \"vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vou:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790742595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bji " "Found entity 1: sign_div_unsign_bji" {  } { { "db/sign_div_unsign_bji.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/sign_div_unsign_bji.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790742615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790742615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_bji vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vou:auto_generated\|sign_div_unsign_bji:divider " "Elaborating entity \"sign_div_unsign_bji\" for hierarchy \"vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vou:auto_generated\|sign_div_unsign_bji:divider\"" {  } { { "db/lpm_divide_vou.tdf" "divider" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/lpm_divide_vou.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790742618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ggg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ggg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ggg " "Found entity 1: alt_u_div_ggg" {  } { { "db/alt_u_div_ggg.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/alt_u_div_ggg.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790742652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790742652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_ggg vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vou:auto_generated\|sign_div_unsign_bji:divider\|alt_u_div_ggg:divider " "Elaborating entity \"alt_u_div_ggg\" for hierarchy \"vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vou:auto_generated\|sign_div_unsign_bji:divider\|alt_u_div_ggg:divider\"" {  } { { "db/sign_div_unsign_bji.tdf" "divider" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/sign_div_unsign_bji.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790742656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790742700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790742700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vou:auto_generated\|sign_div_unsign_bji:divider\|alt_u_div_ggg:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vou:auto_generated\|sign_div_unsign_bji:divider\|alt_u_div_ggg:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_ggg.tdf" "add_sub_0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/alt_u_div_ggg.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790742705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790742744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790742744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vou:auto_generated\|sign_div_unsign_bji:divider\|alt_u_div_ggg:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vou:auto_generated\|sign_div_unsign_bji:divider\|alt_u_div_ggg:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_ggg.tdf" "add_sub_1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/alt_u_div_ggg.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790742749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rasterizer rasterizer:tiledRasterizer " "Elaborating entity \"rasterizer\" for hierarchy \"rasterizer:tiledRasterizer\"" {  } { { "Typhoon.sv" "tiledRasterizer" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790742843 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 rasterizer.sv(225) " "Verilog HDL assignment warning at rasterizer.sv(225): truncated value with size 32 to match size of target (10)" {  } { { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790742898 "|Typhoon|rasterizer:tiledRasterizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 rasterizer.sv(228) " "Verilog HDL assignment warning at rasterizer.sv(228): truncated value with size 32 to match size of target (10)" {  } { { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790742898 "|Typhoon|rasterizer:tiledRasterizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rasterizer.sv(238) " "Verilog HDL assignment warning at rasterizer.sv(238): truncated value with size 32 to match size of target (8)" {  } { { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790742898 "|Typhoon|rasterizer:tiledRasterizer"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "linkedListHeadPointers " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"linkedListHeadPointers\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544790742898 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cBufferTile0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cBufferTile0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544790742898 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cBufferTile1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cBufferTile1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544790742898 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "zBufferTile " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"zBufferTile\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544790742898 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "nanoTiles0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"nanoTiles0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544790742898 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "nanoTiles1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"nanoTiles1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544790742898 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "linkedListHeadPointers " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"linkedListHeadPointers\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544790742898 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cBufferTile0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cBufferTile0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544790742898 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cBufferTile1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cBufferTile1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544790742898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_shader rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader " "Elaborating entity \"pixel_shader\" for hierarchy \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\"" {  } { { "rasterizer.sv" "shaderLoopY\[0\].shaderLoopX\[0\].shader" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790742900 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nextDoneSetup pixel_shader.sv(27) " "Verilog HDL or VHDL warning at pixel_shader.sv(27): object \"nextDoneSetup\" assigned a value but never read" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544790742908 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shaderLoopY[0].shaderLoopX[0].shader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_shader.sv(210) " "Verilog HDL assignment warning at pixel_shader.sv(210): truncated value with size 32 to match size of target (10)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790742908 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shaderLoopY[0].shaderLoopX[0].shader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_shader.sv(211) " "Verilog HDL assignment warning at pixel_shader.sv(211): truncated value with size 32 to match size of target (10)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790742908 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shaderLoopY[0].shaderLoopX[0].shader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pixel_shader.sv(354) " "Verilog HDL assignment warning at pixel_shader.sv(354): truncated value with size 32 to match size of target (16)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790742908 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shaderLoopY[0].shaderLoopX[0].shader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pixel_shader.sv(359) " "Verilog HDL assignment warning at pixel_shader.sv(359): truncated value with size 32 to match size of target (16)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790742908 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shaderLoopY[0].shaderLoopX[0].shader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_shader.sv(391) " "Verilog HDL assignment warning at pixel_shader.sv(391): truncated value with size 32 to match size of target (10)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790742908 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shaderLoopY[0].shaderLoopX[0].shader"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "nanoTile0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"nanoTile0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544790742908 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "nanoTile1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"nanoTile1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544790742908 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "zBuffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"zBuffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544790742909 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "nanoTile0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"nanoTile0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544790742909 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "nanoTile1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"nanoTile1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544790742909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reciprocal rasterizer:tiledRasterizer\|reciprocal:areaDivider " "Elaborating entity \"reciprocal\" for hierarchy \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\"" {  } { { "rasterizer.sv" "areaDivider" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790742987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "reciprocal.v" "LPM_DIVIDE_component" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790742995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "reciprocal.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790742996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 6 " "Parameter \"lpm_pipeline\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 19 " "Parameter \"lpm_widthd\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 19 " "Parameter \"lpm_widthn\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790742996 ""}  } { { "reciprocal.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544790742996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_t5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_t5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_t5t " "Found entity 1: lpm_divide_t5t" {  } { { "db/lpm_divide_t5t.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/lpm_divide_t5t.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790743036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790743036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_t5t rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_t5t:auto_generated " "Elaborating entity \"lpm_divide_t5t\" for hierarchy \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_t5t:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790743038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fji " "Found entity 1: sign_div_unsign_fji" {  } { { "db/sign_div_unsign_fji.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/sign_div_unsign_fji.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790743056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790743056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_fji rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_t5t:auto_generated\|sign_div_unsign_fji:divider " "Elaborating entity \"sign_div_unsign_fji\" for hierarchy \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_t5t:auto_generated\|sign_div_unsign_fji:divider\"" {  } { { "db/lpm_divide_t5t.tdf" "divider" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/lpm_divide_t5t.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790743059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ogg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ogg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ogg " "Found entity 1: alt_u_div_ogg" {  } { { "db/alt_u_div_ogg.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/alt_u_div_ogg.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790743095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790743095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_ogg rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_t5t:auto_generated\|sign_div_unsign_fji:divider\|alt_u_div_ogg:divider " "Elaborating entity \"alt_u_div_ogg\" for hierarchy \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_t5t:auto_generated\|sign_div_unsign_fji:divider\|alt_u_div_ogg:divider\"" {  } { { "db/sign_div_unsign_fji.tdf" "divider" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/sign_div_unsign_fji.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790743100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_clk mem_clk:myTest " "Elaborating entity \"mem_clk\" for hierarchy \"mem_clk:myTest\"" {  } { { "Typhoon.sv" "myTest" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790743133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll mem_clk:myTest\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"mem_clk:myTest\|altpll:altpll_component\"" {  } { { "mem_clk.v" "altpll_component" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790743176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_clk:myTest\|altpll:altpll_component " "Elaborated megafunction instantiation \"mem_clk:myTest\|altpll:altpll_component\"" {  } { { "mem_clk.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790743177 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_clk:myTest\|altpll:altpll_component " "Instantiated megafunction \"mem_clk:myTest\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 13 " "Parameter \"clk0_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mem_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mem_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790743177 ""}  } { { "mem_clk.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544790743177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mem_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mem_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_clk_altpll " "Found entity 1: mem_clk_altpll" {  } { { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790743223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790743223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_clk_altpll mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated " "Elaborating entity \"mem_clk_altpll\" for hierarchy \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790743226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:VGAtiming " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:VGAtiming\"" {  } { { "Typhoon.sv" "VGAtiming" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790743234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "framebuffer framebuffer:SRAM " "Elaborating entity \"framebuffer\" for hierarchy \"framebuffer:SRAM\"" {  } { { "Typhoon.sv" "SRAM" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790743236 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funDemo framebuffer.sv(50) " "Verilog HDL or VHDL warning at framebuffer.sv(50): object \"funDemo\" assigned a value but never read" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544790743254 "|Typhoon|framebuffer:SRAM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "readSync framebuffer.sv(72) " "Verilog HDL or VHDL warning at framebuffer.sv(72): object \"readSync\" assigned a value but never read" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544790743254 "|Typhoon|framebuffer:SRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 framebuffer.sv(87) " "Verilog HDL assignment warning at framebuffer.sv(87): truncated value with size 32 to match size of target (20)" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790743254 "|Typhoon|framebuffer:SRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 framebuffer.sv(108) " "Verilog HDL assignment warning at framebuffer.sv(108): truncated value with size 32 to match size of target (20)" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790743254 "|Typhoon|framebuffer:SRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 framebuffer.sv(181) " "Verilog HDL assignment warning at framebuffer.sv(181): truncated value with size 32 to match size of target (8)" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790743254 "|Typhoon|framebuffer:SRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 framebuffer.sv(185) " "Verilog HDL assignment warning at framebuffer.sv(185): truncated value with size 32 to match size of target (8)" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544790743254 "|Typhoon|framebuffer:SRAM"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tileAinput " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tileAinput\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544790743254 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tileBinput " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tileBinput\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544790743254 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tileAinput " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tileAinput\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544790743254 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tileBinput " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tileBinput\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544790743254 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[108\] " "Synthesized away node \"vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_keq1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_keq1.tdf" 3385 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 169 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790744906 "|Typhoon|vertex_transform_new:transform_core|vertex_memory_bins:binnedGeometry|altsyncram:altsyncram_component|altsyncram_keq1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[109\] " "Synthesized away node \"vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_keq1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_keq1.tdf" 3416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 169 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790744906 "|Typhoon|vertex_transform_new:transform_core|vertex_memory_bins:binnedGeometry|altsyncram:altsyncram_component|altsyncram_keq1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[110\] " "Synthesized away node \"vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_keq1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_keq1.tdf" 3447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 169 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790744906 "|Typhoon|vertex_transform_new:transform_core|vertex_memory_bins:binnedGeometry|altsyncram:altsyncram_component|altsyncram_keq1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[116\] " "Synthesized away node \"vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_keq1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_keq1.tdf" 3633 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 169 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790744906 "|Typhoon|vertex_transform_new:transform_core|vertex_memory_bins:binnedGeometry|altsyncram:altsyncram_component|altsyncram_keq1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[117\] " "Synthesized away node \"vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_keq1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_keq1.tdf" 3664 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 169 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790744906 "|Typhoon|vertex_transform_new:transform_core|vertex_memory_bins:binnedGeometry|altsyncram:altsyncram_component|altsyncram_keq1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[124\] " "Synthesized away node \"vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_keq1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_keq1.tdf" 3881 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 169 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790744906 "|Typhoon|vertex_transform_new:transform_core|vertex_memory_bins:binnedGeometry|altsyncram:altsyncram_component|altsyncram_keq1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[125\] " "Synthesized away node \"vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_keq1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_keq1.tdf" 3912 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 169 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790744906 "|Typhoon|vertex_transform_new:transform_core|vertex_memory_bins:binnedGeometry|altsyncram:altsyncram_component|altsyncram_keq1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[126\] " "Synthesized away node \"vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_keq1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_keq1.tdf" 3943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 169 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790744906 "|Typhoon|vertex_transform_new:transform_core|vertex_memory_bins:binnedGeometry|altsyncram:altsyncram_component|altsyncram_keq1:auto_generated|ram_block1a126"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1544790744906 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1544790744906 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vou:auto_generated\|sign_div_unsign_bji:divider\|alt_u_div_ggg:divider\|DFFQuotient_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vou:auto_generated\|sign_div_unsign_bji:divider\|alt_u_div_ggg:divider\|DFFQuotient_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544790773143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544790773143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544790773143 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773143 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1544790773143 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "176 " "Inferred 176 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "vertex_transform_new:transform_core\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vertex_transform_new:transform_core\|Mult0\"" {  } { { "vertex_transform_new.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 269 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vertex_transform_new:transform_core\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vertex_transform_new:transform_core\|Mult1\"" {  } { { "vertex_transform_new.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 269 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "framebuffer:SRAM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"framebuffer:SRAM\|Mult0\"" {  } { { "framebuffer.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "framebuffer:SRAM\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"framebuffer:SRAM\|Mult1\"" {  } { { "framebuffer.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vertex_transform_new:transform_core\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vertex_transform_new:transform_core\|Mult4\"" {  } { { "vertex_transform_new.sv" "Mult4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 271 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vertex_transform_new:transform_core\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vertex_transform_new:transform_core\|Mult5\"" {  } { { "vertex_transform_new.sv" "Mult5" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 271 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vertex_transform_new:transform_core\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vertex_transform_new:transform_core\|Mult2\"" {  } { { "vertex_transform_new.sv" "Mult2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 270 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vertex_transform_new:transform_core\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vertex_transform_new:transform_core\|Mult3\"" {  } { { "vertex_transform_new.sv" "Mult3" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 270 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vertex_transform_new:transform_core\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vertex_transform_new:transform_core\|Mult10\"" {  } { { "vertex_transform_new.sv" "Mult10" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 276 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vertex_transform_new:transform_core\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vertex_transform_new:transform_core\|Mult11\"" {  } { { "vertex_transform_new.sv" "Mult11" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 276 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vertex_transform_new:transform_core\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vertex_transform_new:transform_core\|Mult8\"" {  } { { "vertex_transform_new.sv" "Mult8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 275 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vertex_transform_new:transform_core\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vertex_transform_new:transform_core\|Mult9\"" {  } { { "vertex_transform_new.sv" "Mult9" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 275 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vertex_transform_new:transform_core\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vertex_transform_new:transform_core\|Mult6\"" {  } { { "vertex_transform_new.sv" "Mult6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 274 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vertex_transform_new:transform_core\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vertex_transform_new:transform_core\|Mult7\"" {  } { { "vertex_transform_new.sv" "Mult7" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 274 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult8\"" {  } { { "pixel_shader.sv" "Mult8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult9\"" {  } { { "pixel_shader.sv" "Mult9" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|Mult8\"" {  } { { "pixel_shader.sv" "Mult8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|Mult9\"" {  } { { "pixel_shader.sv" "Mult9" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult8\"" {  } { { "pixel_shader.sv" "Mult8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult9\"" {  } { { "pixel_shader.sv" "Mult9" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|Mult8\"" {  } { { "pixel_shader.sv" "Mult8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|Mult9\"" {  } { { "pixel_shader.sv" "Mult9" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[0\].shader\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[0\].shader\|Mult8\"" {  } { { "pixel_shader.sv" "Mult8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[0\].shader\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[0\].shader\|Mult9\"" {  } { { "pixel_shader.sv" "Mult9" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[2\].shader\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[2\].shader\|Mult8\"" {  } { { "pixel_shader.sv" "Mult8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[2\].shader\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[2\].shader\|Mult9\"" {  } { { "pixel_shader.sv" "Mult9" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[0\].shader\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[0\].shader\|Mult8\"" {  } { { "pixel_shader.sv" "Mult8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[0\].shader\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[0\].shader\|Mult9\"" {  } { { "pixel_shader.sv" "Mult9" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[2\].shader\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[2\].shader\|Mult8\"" {  } { { "pixel_shader.sv" "Mult8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[2\].shader\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[2\].shader\|Mult9\"" {  } { { "pixel_shader.sv" "Mult9" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult8\"" {  } { { "pixel_shader.sv" "Mult8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult9\"" {  } { { "pixel_shader.sv" "Mult9" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[2\].shader\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[2\].shader\|Mult8\"" {  } { { "pixel_shader.sv" "Mult8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[2\].shader\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[2\].shader\|Mult9\"" {  } { { "pixel_shader.sv" "Mult9" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult8\"" {  } { { "pixel_shader.sv" "Mult8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult9\"" {  } { { "pixel_shader.sv" "Mult9" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[2\].shader\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[2\].shader\|Mult8\"" {  } { { "pixel_shader.sv" "Mult8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[2\].shader\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[2\].shader\|Mult9\"" {  } { { "pixel_shader.sv" "Mult9" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|Mult8\"" {  } { { "pixel_shader.sv" "Mult8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|Mult9\"" {  } { { "pixel_shader.sv" "Mult9" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[3\].shader\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[3\].shader\|Mult8\"" {  } { { "pixel_shader.sv" "Mult8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[3\].shader\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[3\].shader\|Mult9\"" {  } { { "pixel_shader.sv" "Mult9" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[1\].shader\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[1\].shader\|Mult8\"" {  } { { "pixel_shader.sv" "Mult8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[1\].shader\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[1\].shader\|Mult9\"" {  } { { "pixel_shader.sv" "Mult9" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|Mult8\"" {  } { { "pixel_shader.sv" "Mult8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|Mult9\"" {  } { { "pixel_shader.sv" "Mult9" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[2\].shader\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[2\].shader\|Mult0\"" {  } { { "pixel_shader.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[2\].shader\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[2\].shader\|Mult1\"" {  } { { "pixel_shader.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[2\].shader\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[2\].shader\|Mult2\"" {  } { { "pixel_shader.sv" "Mult2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[2\].shader\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[2\].shader\|Mult3\"" {  } { { "pixel_shader.sv" "Mult3" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[2\].shader\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[2\].shader\|Mult4\"" {  } { { "pixel_shader.sv" "Mult4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[2\].shader\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[2\].shader\|Mult5\"" {  } { { "pixel_shader.sv" "Mult5" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[2\].shader\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[2\].shader\|Mult0\"" {  } { { "pixel_shader.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[2\].shader\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[2\].shader\|Mult1\"" {  } { { "pixel_shader.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[2\].shader\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[2\].shader\|Mult2\"" {  } { { "pixel_shader.sv" "Mult2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[2\].shader\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[2\].shader\|Mult3\"" {  } { { "pixel_shader.sv" "Mult3" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[2\].shader\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[2\].shader\|Mult4\"" {  } { { "pixel_shader.sv" "Mult4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[2\].shader\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[2\].shader\|Mult5\"" {  } { { "pixel_shader.sv" "Mult5" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult0\"" {  } { { "pixel_shader.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult1\"" {  } { { "pixel_shader.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult2\"" {  } { { "pixel_shader.sv" "Mult2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult3\"" {  } { { "pixel_shader.sv" "Mult3" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult4\"" {  } { { "pixel_shader.sv" "Mult4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult5\"" {  } { { "pixel_shader.sv" "Mult5" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult0\"" {  } { { "pixel_shader.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult1\"" {  } { { "pixel_shader.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult2\"" {  } { { "pixel_shader.sv" "Mult2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult3\"" {  } { { "pixel_shader.sv" "Mult3" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult4\"" {  } { { "pixel_shader.sv" "Mult4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult5\"" {  } { { "pixel_shader.sv" "Mult5" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult0\"" {  } { { "pixel_shader.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult1\"" {  } { { "pixel_shader.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult2\"" {  } { { "pixel_shader.sv" "Mult2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult3\"" {  } { { "pixel_shader.sv" "Mult3" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult4\"" {  } { { "pixel_shader.sv" "Mult4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult5\"" {  } { { "pixel_shader.sv" "Mult5" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult0\"" {  } { { "pixel_shader.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult1\"" {  } { { "pixel_shader.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult2\"" {  } { { "pixel_shader.sv" "Mult2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult3\"" {  } { { "pixel_shader.sv" "Mult3" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult4\"" {  } { { "pixel_shader.sv" "Mult4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult5\"" {  } { { "pixel_shader.sv" "Mult5" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|Mult0\"" {  } { { "pixel_shader.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|Mult1\"" {  } { { "pixel_shader.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|Mult2\"" {  } { { "pixel_shader.sv" "Mult2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|Mult3\"" {  } { { "pixel_shader.sv" "Mult3" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|Mult4\"" {  } { { "pixel_shader.sv" "Mult4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|Mult5\"" {  } { { "pixel_shader.sv" "Mult5" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|Mult0\"" {  } { { "pixel_shader.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|Mult1\"" {  } { { "pixel_shader.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|Mult2\"" {  } { { "pixel_shader.sv" "Mult2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|Mult3\"" {  } { { "pixel_shader.sv" "Mult3" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|Mult4\"" {  } { { "pixel_shader.sv" "Mult4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|Mult5\"" {  } { { "pixel_shader.sv" "Mult5" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[3\].shader\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[3\].shader\|Mult0\"" {  } { { "pixel_shader.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[3\].shader\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[3\].shader\|Mult1\"" {  } { { "pixel_shader.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[3\].shader\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[3\].shader\|Mult2\"" {  } { { "pixel_shader.sv" "Mult2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[3\].shader\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[3\].shader\|Mult3\"" {  } { { "pixel_shader.sv" "Mult3" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[3\].shader\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[3\].shader\|Mult4\"" {  } { { "pixel_shader.sv" "Mult4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[3\].shader\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[3\].shader\|Mult5\"" {  } { { "pixel_shader.sv" "Mult5" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|Mult0\"" {  } { { "pixel_shader.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|Mult1\"" {  } { { "pixel_shader.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|Mult2\"" {  } { { "pixel_shader.sv" "Mult2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|Mult3\"" {  } { { "pixel_shader.sv" "Mult3" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|Mult4\"" {  } { { "pixel_shader.sv" "Mult4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|Mult5\"" {  } { { "pixel_shader.sv" "Mult5" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[1\].shader\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[1\].shader\|Mult0\"" {  } { { "pixel_shader.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[1\].shader\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[1\].shader\|Mult1\"" {  } { { "pixel_shader.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[1\].shader\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[1\].shader\|Mult2\"" {  } { { "pixel_shader.sv" "Mult2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[1\].shader\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[1\].shader\|Mult3\"" {  } { { "pixel_shader.sv" "Mult3" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[1\].shader\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[1\].shader\|Mult4\"" {  } { { "pixel_shader.sv" "Mult4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[1\].shader\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[1\].shader\|Mult5\"" {  } { { "pixel_shader.sv" "Mult5" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|Mult0\"" {  } { { "pixel_shader.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|Mult1\"" {  } { { "pixel_shader.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|Mult2\"" {  } { { "pixel_shader.sv" "Mult2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|Mult3\"" {  } { { "pixel_shader.sv" "Mult3" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|Mult4\"" {  } { { "pixel_shader.sv" "Mult4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|Mult5\"" {  } { { "pixel_shader.sv" "Mult5" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[0\].shader\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[0\].shader\|Mult0\"" {  } { { "pixel_shader.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[0\].shader\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[0\].shader\|Mult1\"" {  } { { "pixel_shader.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[0\].shader\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[0\].shader\|Mult2\"" {  } { { "pixel_shader.sv" "Mult2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[0\].shader\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[0\].shader\|Mult3\"" {  } { { "pixel_shader.sv" "Mult3" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[0\].shader\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[0\].shader\|Mult4\"" {  } { { "pixel_shader.sv" "Mult4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[0\].shader\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[0\].shader\|Mult5\"" {  } { { "pixel_shader.sv" "Mult5" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[2\].shader\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[2\].shader\|Mult0\"" {  } { { "pixel_shader.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[2\].shader\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[2\].shader\|Mult1\"" {  } { { "pixel_shader.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[2\].shader\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[2\].shader\|Mult2\"" {  } { { "pixel_shader.sv" "Mult2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[2\].shader\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[2\].shader\|Mult3\"" {  } { { "pixel_shader.sv" "Mult3" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[2\].shader\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[2\].shader\|Mult4\"" {  } { { "pixel_shader.sv" "Mult4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[2\].shader\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[2\].shader\|Mult5\"" {  } { { "pixel_shader.sv" "Mult5" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[0\].shader\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[0\].shader\|Mult0\"" {  } { { "pixel_shader.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[0\].shader\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[0\].shader\|Mult1\"" {  } { { "pixel_shader.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[0\].shader\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[0\].shader\|Mult2\"" {  } { { "pixel_shader.sv" "Mult2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[0\].shader\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[0\].shader\|Mult3\"" {  } { { "pixel_shader.sv" "Mult3" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[0\].shader\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[0\].shader\|Mult4\"" {  } { { "pixel_shader.sv" "Mult4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[0\].shader\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[0\].shader\|Mult5\"" {  } { { "pixel_shader.sv" "Mult5" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[2\].shader\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[2\].shader\|Mult0\"" {  } { { "pixel_shader.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[2\].shader\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[2\].shader\|Mult1\"" {  } { { "pixel_shader.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[2\].shader\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[2\].shader\|Mult2\"" {  } { { "pixel_shader.sv" "Mult2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[2\].shader\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[2\].shader\|Mult3\"" {  } { { "pixel_shader.sv" "Mult3" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[2\].shader\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[2\].shader\|Mult4\"" {  } { { "pixel_shader.sv" "Mult4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[2\].shader\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[2\].shader\|Mult5\"" {  } { { "pixel_shader.sv" "Mult5" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult6\"" {  } { { "pixel_shader.sv" "Mult6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult7\"" {  } { { "pixel_shader.sv" "Mult7" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|Mult6\"" {  } { { "pixel_shader.sv" "Mult6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|Mult7\"" {  } { { "pixel_shader.sv" "Mult7" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult6\"" {  } { { "pixel_shader.sv" "Mult6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult7\"" {  } { { "pixel_shader.sv" "Mult7" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|Mult6\"" {  } { { "pixel_shader.sv" "Mult6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|Mult7\"" {  } { { "pixel_shader.sv" "Mult7" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[0\].shader\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[0\].shader\|Mult6\"" {  } { { "pixel_shader.sv" "Mult6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[0\].shader\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[0\].shader\|Mult7\"" {  } { { "pixel_shader.sv" "Mult7" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[2\].shader\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[2\].shader\|Mult6\"" {  } { { "pixel_shader.sv" "Mult6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[2\].shader\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[2\].shader\|Mult7\"" {  } { { "pixel_shader.sv" "Mult7" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[0\].shader\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[0\].shader\|Mult6\"" {  } { { "pixel_shader.sv" "Mult6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[0\].shader\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[0\].shader\|Mult7\"" {  } { { "pixel_shader.sv" "Mult7" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[2\].shader\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[2\].shader\|Mult6\"" {  } { { "pixel_shader.sv" "Mult6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[2\].shader\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[2\].shader\|Mult7\"" {  } { { "pixel_shader.sv" "Mult7" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult6\"" {  } { { "pixel_shader.sv" "Mult6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult7\"" {  } { { "pixel_shader.sv" "Mult7" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[2\].shader\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[2\].shader\|Mult6\"" {  } { { "pixel_shader.sv" "Mult6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[2\].shader\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[2\].shader\|Mult7\"" {  } { { "pixel_shader.sv" "Mult7" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult6\"" {  } { { "pixel_shader.sv" "Mult6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult7\"" {  } { { "pixel_shader.sv" "Mult7" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[2\].shader\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[2\].shader\|Mult6\"" {  } { { "pixel_shader.sv" "Mult6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[2\].shader\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[2\].shader\|Mult7\"" {  } { { "pixel_shader.sv" "Mult7" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|Mult6\"" {  } { { "pixel_shader.sv" "Mult6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|Mult7\"" {  } { { "pixel_shader.sv" "Mult7" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[3\].shader\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[3\].shader\|Mult6\"" {  } { { "pixel_shader.sv" "Mult6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[3\].shader\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[3\].shader\|Mult7\"" {  } { { "pixel_shader.sv" "Mult7" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[1\].shader\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[1\].shader\|Mult6\"" {  } { { "pixel_shader.sv" "Mult6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[1\].shader\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[2\].shaderLoopX\[1\].shader\|Mult7\"" {  } { { "pixel_shader.sv" "Mult7" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|Mult6\"" {  } { { "pixel_shader.sv" "Mult6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|Mult7\"" {  } { { "pixel_shader.sv" "Mult7" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|Mult0\"" {  } { { "rasterizer.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 180 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|Mult1\"" {  } { { "rasterizer.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 180 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790773163 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1544790773163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vou:auto_generated\|sign_div_unsign_bji:divider\|alt_u_div_ggg:divider\|altshift_taps:DFFQuotient_rtl_0 " "Elaborated megafunction instantiation \"vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vou:auto_generated\|sign_div_unsign_bji:divider\|alt_u_div_ggg:divider\|altshift_taps:DFFQuotient_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790773280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vou:auto_generated\|sign_div_unsign_bji:divider\|alt_u_div_ggg:divider\|altshift_taps:DFFQuotient_rtl_0 " "Instantiated megafunction \"vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vou:auto_generated\|sign_div_unsign_bji:divider\|alt_u_div_ggg:divider\|altshift_taps:DFFQuotient_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773280 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544790773280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_o9p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_o9p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_o9p " "Found entity 1: shift_taps_o9p" {  } { { "db/shift_taps_o9p.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/shift_taps_o9p.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790773320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790773320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rk31 " "Found entity 1: altsyncram_rk31" {  } { { "db/altsyncram_rk31.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_rk31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790773364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790773364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790773406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790773406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790773448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790773448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790773490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790773490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vertex_transform_new:transform_core\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vertex_transform_new:transform_core\|lpm_mult:Mult0\"" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 269 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790773548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vertex_transform_new:transform_core\|lpm_mult:Mult0 " "Instantiated megafunction \"vertex_transform_new:transform_core\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773548 ""}  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 269 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544790773548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_k6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_k6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_k6t " "Found entity 1: mult_k6t" {  } { { "db/mult_k6t.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mult_k6t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790773591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790773591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vertex_transform_new:transform_core\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vertex_transform_new:transform_core\|lpm_mult:Mult1\"" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 269 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790773605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vertex_transform_new:transform_core\|lpm_mult:Mult1 " "Instantiated megafunction \"vertex_transform_new:transform_core\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 27 " "Parameter \"LPM_WIDTHA\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773605 ""}  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 269 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544790773605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p9t " "Found entity 1: mult_p9t" {  } { { "db/mult_p9t.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mult_p9t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790773648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790773648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "framebuffer:SRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\"" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790773662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "framebuffer:SRAM\|lpm_mult:Mult0 " "Instantiated megafunction \"framebuffer:SRAM\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773662 ""}  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544790773662 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "framebuffer:SRAM\|lpm_mult:Mult0\|multcore:mult_core framebuffer:SRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790773735 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "framebuffer:SRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder framebuffer:SRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790773777 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "framebuffer:SRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] framebuffer:SRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790773834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/add_sub_ngh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790773878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790773878 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "framebuffer:SRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add framebuffer:SRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790773892 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "framebuffer:SRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] framebuffer:SRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790773904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/add_sub_rgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790773948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790773948 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "framebuffer:SRAM\|lpm_mult:Mult0\|altshift:external_latency_ffs framebuffer:SRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790773979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "framebuffer:SRAM\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult1\"" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 108 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790773988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "framebuffer:SRAM\|lpm_mult:Mult1 " "Instantiated megafunction \"framebuffer:SRAM\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790773988 ""}  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 108 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544790773988 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "framebuffer:SRAM\|lpm_mult:Mult1\|multcore:mult_core framebuffer:SRAM\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 108 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790773998 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "framebuffer:SRAM\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder framebuffer:SRAM\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 108 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790774012 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "framebuffer:SRAM\|lpm_mult:Mult1\|altshift:external_latency_ffs framebuffer:SRAM\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 108 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790774068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|lpm_mult:Mult8\"" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790774236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|lpm_mult:Mult8 " "Instantiated megafunction \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790774236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 19 " "Parameter \"LPM_WIDTHB\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790774236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790774236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790774236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790774236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790774236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790774236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790774236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790774236 ""}  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544790774236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i6t " "Found entity 1: mult_i6t" {  } { { "db/mult_i6t.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mult_i6t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790774280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790774280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|lpm_mult:Mult9\"" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790774295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|lpm_mult:Mult9 " "Instantiated megafunction \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 34 " "Parameter \"LPM_WIDTHA\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790774295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790774295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 51 " "Parameter \"LPM_WIDTHP\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790774295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 51 " "Parameter \"LPM_WIDTHR\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790774295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790774295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790774295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790774295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790774295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790774295 ""}  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 195 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544790774295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j6t " "Found entity 1: mult_j6t" {  } { { "db/mult_j6t.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mult_j6t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790774339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790774339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[2\].shader\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[2\].shader\|lpm_mult:Mult0\"" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790774858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[2\].shader\|lpm_mult:Mult0 " "Instantiated megafunction \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[2\].shader\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790774858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790774858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790774858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790774858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790774858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790774858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790774858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790774858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790774858 ""}  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 188 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544790774858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t5t " "Found entity 1: mult_t5t" {  } { { "db/mult_t5t.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mult_t5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544790774901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790774901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rasterizer:tiledRasterizer\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rasterizer:tiledRasterizer\|lpm_mult:Mult0\"" {  } { { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 180 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790776952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rasterizer:tiledRasterizer\|lpm_mult:Mult0 " "Instantiated megafunction \"rasterizer:tiledRasterizer\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790776952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790776952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790776952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790776952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790776952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790776952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790776952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790776952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544790776952 ""}  } { { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 180 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544790776952 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3234 " "Ignored 3234 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3234 " "Ignored 3234 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1544790779689 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1544790779689 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544790788115 "|Typhoon|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544790788115 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544790789101 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "120 " "120 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544790801484 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[5\]~0 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[5\]~0\"" {  } { { "pixel_shader.sv" "trueY\[5\]~0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|trueY\[5\]~0 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|trueY\[5\]~0\"" {  } { { "pixel_shader.sv" "trueY\[5\]~0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|trueY\[5\]~0 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|trueY\[5\]~0\"" {  } { { "pixel_shader.sv" "trueY\[5\]~0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|trueY\[5\]~0 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|trueY\[5\]~0\"" {  } { { "pixel_shader.sv" "trueY\[5\]~0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[5\]~0 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[5\]~0\"" {  } { { "pixel_shader.sv" "trueY\[5\]~0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|trueY\[5\]~0 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|trueY\[5\]~0\"" {  } { { "pixel_shader.sv" "trueY\[5\]~0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[6\]~2 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[6\]~2\"" {  } { { "pixel_shader.sv" "trueY\[6\]~2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|trueY\[6\]~2 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|trueY\[6\]~2\"" {  } { { "pixel_shader.sv" "trueY\[6\]~2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|trueY\[6\]~2 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|trueY\[6\]~2\"" {  } { { "pixel_shader.sv" "trueY\[6\]~2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[6\]~2 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[6\]~2\"" {  } { { "pixel_shader.sv" "trueY\[6\]~2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|trueY\[6\]~2 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|trueY\[6\]~2\"" {  } { { "pixel_shader.sv" "trueY\[6\]~2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|trueY\[6\]~2 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|trueY\[6\]~2\"" {  } { { "pixel_shader.sv" "trueY\[6\]~2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|trueY\[7\]~4 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|trueY\[7\]~4\"" {  } { { "pixel_shader.sv" "trueY\[7\]~4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|trueY\[7\]~4 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|trueY\[7\]~4\"" {  } { { "pixel_shader.sv" "trueY\[7\]~4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|trueY\[7\]~4 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|trueY\[7\]~4\"" {  } { { "pixel_shader.sv" "trueY\[7\]~4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[7\]~4 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[7\]~4\"" {  } { { "pixel_shader.sv" "trueY\[7\]~4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[7\]~4 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[7\]~4\"" {  } { { "pixel_shader.sv" "trueY\[7\]~4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|trueY\[7\]~4 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|trueY\[7\]~4\"" {  } { { "pixel_shader.sv" "trueY\[7\]~4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|trueY\[8\]~6 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|trueY\[8\]~6\"" {  } { { "pixel_shader.sv" "trueY\[8\]~6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[8\]~6 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[8\]~6\"" {  } { { "pixel_shader.sv" "trueY\[8\]~6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|trueY\[8\]~6 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|trueY\[8\]~6\"" {  } { { "pixel_shader.sv" "trueY\[8\]~6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[8\]~6 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[8\]~6\"" {  } { { "pixel_shader.sv" "trueY\[8\]~6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|trueY\[8\]~6 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|trueY\[8\]~6\"" {  } { { "pixel_shader.sv" "trueY\[8\]~6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|trueY\[8\]~6 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|trueY\[8\]~6\"" {  } { { "pixel_shader.sv" "trueY\[8\]~6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[4\]~8 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[4\]~8\"" {  } { { "pixel_shader.sv" "trueY\[4\]~8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[9\]~10 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[9\]~10\"" {  } { { "pixel_shader.sv" "trueY\[9\]~10" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|trueY\[4\]~8 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|trueY\[4\]~8\"" {  } { { "pixel_shader.sv" "trueY\[4\]~8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|trueY\[9\]~10 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[3\].shader\|trueY\[9\]~10\"" {  } { { "pixel_shader.sv" "trueY\[9\]~10" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|trueY\[4\]~8 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|trueY\[4\]~8\"" {  } { { "pixel_shader.sv" "trueY\[4\]~8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|trueY\[9\]~10 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[1\].shader\|trueY\[9\]~10\"" {  } { { "pixel_shader.sv" "trueY\[9\]~10" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|trueY\[4\]~8 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|trueY\[4\]~8\"" {  } { { "pixel_shader.sv" "trueY\[4\]~8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|trueY\[9\]~10 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[3\].shader\|trueY\[9\]~10\"" {  } { { "pixel_shader.sv" "trueY\[9\]~10" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[4\]~8 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[4\]~8\"" {  } { { "pixel_shader.sv" "trueY\[4\]~8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[9\]~10 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[9\]~10\"" {  } { { "pixel_shader.sv" "trueY\[9\]~10" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|trueY\[4\]~8 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|trueY\[4\]~8\"" {  } { { "pixel_shader.sv" "trueY\[4\]~8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|trueY\[9\]~10 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[3\].shaderLoopX\[3\].shader\|trueY\[9\]~10\"" {  } { { "pixel_shader.sv" "trueY\[9\]~10" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790801631 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1544790801631 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/output_files/Typhoon.map.smsg " "Generated suppressed messages file C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/output_files/Typhoon.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790802381 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544790803845 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544790803845 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mem_clk.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 242 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1544790804538 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mem_clk.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 242 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1544790804538 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790805644 "|Typhoon|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790805644 "|Typhoon|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790805644 "|Typhoon|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790805644 "|Typhoon|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790805644 "|Typhoon|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790805644 "|Typhoon|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544790805644 "|Typhoon|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1544790805644 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35074 " "Implemented 35074 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544790805644 ""} { "Info" "ICUT_CUT_TM_OPINS" "136 " "Implemented 136 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544790805644 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1544790805644 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34118 " "Implemented 34118 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544790805644 ""} { "Info" "ICUT_CUT_TM_RAMS" "292 " "Implemented 292 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1544790805644 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1544790805644 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "488 " "Implemented 488 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1544790805644 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544790805644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 167 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 167 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5165 " "Peak virtual memory: 5165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544790805759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 14 06:33:25 2018 " "Processing ended: Fri Dec 14 06:33:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544790805759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544790805759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544790805759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544790805759 ""}
