--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf xem6010.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.23 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - hi_in<0> does not clock data to hi_out<1>
WARNING:Timing:3225 - Timing constraint COMP "hi_out<1>" OFFSET = OUT 11.93 ns 
   AFTER COMP "hi_in<0>" "RISING"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point host/flop4 (SLICE_X30Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/flop3 (FF)
  Destination:          host/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.499ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/flop3 to host/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y4.DQ       Tcko                  0.525   host/rst3
                                                       host/flop3
    SLICE_X30Y4.AX       net (fanout=2)        0.889   host/rst3
    SLICE_X30Y4.CLK      Tdick                 0.085   host/rst3
                                                       host/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.499ns (0.610ns logic, 0.889ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point host/flop2 (SLICE_X30Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/flop1 (FF)
  Destination:          host/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.199ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.119 - 0.126)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/flop1 to host/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y3.CQ       Tcko                  0.430   host/rst1
                                                       host/flop1
    SLICE_X30Y3.AX       net (fanout=1)        0.684   host/rst1
    SLICE_X30Y3.CLK      Tdick                 0.085   host/rst2
                                                       host/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.199ns (0.515ns logic, 0.684ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point host/flop3 (SLICE_X30Y4.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/flop2 (FF)
  Destination:          host/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.170ns (0.296 - 0.126)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/flop2 to host/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y3.AQ       Tcko                  0.525   host/rst2
                                                       host/flop2
    SLICE_X30Y4.DX       net (fanout=2)        0.491   host/rst2
    SLICE_X30Y4.CLK      Tdick                 0.085   host/rst3
                                                       host/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.101ns (0.610ns logic, 0.491ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point host/flop3 (SLICE_X30Y4.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/flop2 (FF)
  Destination:          host/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.496ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.107 - 0.000)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/flop2 to host/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y3.AQ       Tcko                  0.234   host/rst2
                                                       host/flop2
    SLICE_X30Y4.DX       net (fanout=2)        0.221   host/rst2
    SLICE_X30Y4.CLK      Tckdi       (-Th)    -0.041   host/rst3
                                                       host/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.496ns (0.275ns logic, 0.221ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point host/flop2 (SLICE_X30Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/flop1 (FF)
  Destination:          host/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/flop1 to host/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y3.CQ       Tcko                  0.198   host/rst1
                                                       host/flop1
    SLICE_X30Y3.AX       net (fanout=1)        0.291   host/rst1
    SLICE_X30Y3.CLK      Tckdi       (-Th)    -0.041   host/rst2
                                                       host/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.239ns logic, 0.291ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point host/flop4 (SLICE_X30Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.695ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/flop3 (FF)
  Destination:          host/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.695ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/flop3 to host/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y4.DQ       Tcko                  0.234   host/rst3
                                                       host/flop3
    SLICE_X30Y4.AX       net (fanout=2)        0.420   host/rst3
    SLICE_X30Y4.CLK      Tckdi       (-Th)    -0.041   host/rst3
                                                       host/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.695ns (0.275ns logic, 0.420ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: host/hi_dcm/CLKIN
  Logical resource: host/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: host/hi_dcm/CLKIN
  Logical resource: host/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: host/hi_dcm/CLKIN
  Logical resource: host/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2374 paths analyzed, 279 endpoints analyzed, 48 failing endpoints
 48 timing errors detected. (48 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 310.146ns.
--------------------------------------------------------------------------------

Paths for end point WS2812controller/GRB_reg_10 (SLICE_X30Y36.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -14.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SPI_running (FF)
  Destination:          WS2812controller/GRB_reg_10 (FF)
  Requirement:          0.477ns
  Data Path Delay:      2.035ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -12.574ns (2.349 - 14.923)
  Source Clock:         dataclk rising at 59.523ns
  Destination Clock:    SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 60.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: SPI_running to WS2812controller/GRB_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y42.AQ      Tcko                  0.525   SPI_running
                                                       SPI_running
    SLICE_X30Y36.C3      net (fanout=18)       1.171   SPI_running
    SLICE_X30Y36.CLK     Tas                   0.339   WS2812controller/GRB_reg<10>
                                                       WS2812controller/Mmux__n013317
                                                       WS2812controller/GRB_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      2.035ns (0.864ns logic, 1.171ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point WS2812controller/GRB_reg_23 (SLICE_X42Y48.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -14.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SPI_running (FF)
  Destination:          WS2812controller/GRB_reg_23 (FF)
  Requirement:          0.477ns
  Data Path Delay:      1.947ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -12.544ns (2.379 - 14.923)
  Source Clock:         dataclk rising at 59.523ns
  Destination Clock:    SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 60.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: SPI_running to WS2812controller/GRB_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y42.AQ      Tcko                  0.525   SPI_running
                                                       SPI_running
    SLICE_X42Y48.C6      net (fanout=18)       1.073   SPI_running
    SLICE_X42Y48.CLK     Tas                   0.349   WS2812controller/GRB_reg<23>
                                                       WS2812controller/Mmux__n0133141
                                                       WS2812controller/GRB_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      1.947ns (0.874ns logic, 1.073ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point WS2812controller/GRB_reg_8 (SLICE_X30Y36.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -14.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SPI_running (FF)
  Destination:          WS2812controller/GRB_reg_8 (FF)
  Requirement:          0.477ns
  Data Path Delay:      1.800ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -12.574ns (2.349 - 14.923)
  Source Clock:         dataclk rising at 59.523ns
  Destination Clock:    SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 60.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: SPI_running to WS2812controller/GRB_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y42.AQ      Tcko                  0.525   SPI_running
                                                       SPI_running
    SLICE_X30Y36.A6      net (fanout=18)       0.936   SPI_running
    SLICE_X30Y36.CLK     Tas                   0.339   WS2812controller/GRB_reg<10>
                                                       WS2812controller/Mmux__n0133151
                                                       WS2812controller/GRB_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.800ns (0.864ns logic, 0.936ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point WS2812controller/GRB_state_3 (SLICE_X36Y55.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               WS2812controller/GRB_state_4 (FF)
  Destination:          WS2812controller/GRB_state_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 10.000ns
  Destination Clock:    SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: WS2812controller/GRB_state_4 to WS2812controller/GRB_state_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y55.CQ      Tcko                  0.200   WS2812controller/GRB_state<4>
                                                       WS2812controller/GRB_state_4
    SLICE_X36Y55.C5      net (fanout=3)        0.079   WS2812controller/GRB_state<4>
    SLICE_X36Y55.CLK     Tah         (-Th)    -0.121   WS2812controller/GRB_state<4>
                                                       WS2812controller/Mcount_GRB_state_xor<3>11
                                                       WS2812controller/GRB_state_3
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.321ns logic, 0.079ns route)
                                                       (80.3% logic, 19.8% route)

--------------------------------------------------------------------------------

Paths for end point WS2812controller/GRB_state_0 (SLICE_X36Y55.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               WS2812controller/GRB_state_0 (FF)
  Destination:          WS2812controller/GRB_state_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 10.000ns
  Destination Clock:    SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: WS2812controller/GRB_state_0 to WS2812controller/GRB_state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y55.AQ      Tcko                  0.200   WS2812controller/GRB_state<4>
                                                       WS2812controller/GRB_state_0
    SLICE_X36Y55.A6      net (fanout=8)        0.048   WS2812controller/GRB_state<0>
    SLICE_X36Y55.CLK     Tah         (-Th)    -0.190   WS2812controller/GRB_state<4>
                                                       WS2812controller/Mcount_GRB_state_xor<0>11_INV_0
                                                       WS2812controller/GRB_state_0
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.390ns logic, 0.048ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Paths for end point WS2812controller/bit_state_15 (SLICE_X36Y64.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               WS2812controller/bit_state_15 (FF)
  Destination:          WS2812controller/bit_state_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 10.000ns
  Destination Clock:    SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: WS2812controller/bit_state_15 to WS2812controller/bit_state_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y64.DQ      Tcko                  0.200   WS2812controller/bit_state<15>
                                                       WS2812controller/bit_state_15
    SLICE_X36Y64.D6      net (fanout=3)        0.026   WS2812controller/bit_state<15>
    SLICE_X36Y64.CLK     Tah         (-Th)    -0.237   WS2812controller/bit_state<15>
                                                       WS2812controller/bit_state<15>_rt
                                                       WS2812controller/Mcount_bit_state_xor<15>
                                                       WS2812controller/bit_state_15
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 42366 paths analyzed, 7417 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.464ns.
--------------------------------------------------------------------------------

Paths for end point host/delays[5].fdreout0 (OLOGIC_X20Y0.D1), 48 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_1 (FF)
  Destination:          host/delays[5].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      16.820ns (Levels of Logic = 5)
  Clock Path Skew:      0.491ns (1.171 - 0.680)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_1 to host/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y15.AQ      Tcko                  0.525   ok1<20>
                                                       host/core0/core0/ti_addr_1
    SLICE_X25Y45.A3      net (fanout=49)       4.654   ok1<17>
    SLICE_X25Y45.A       Tilo                  0.259   wo3f/wirehold<0>
                                                       wo23/ti_addr[7]_ep_addr[7]_equal_2_o81
    SLICE_X24Y45.A6      net (fanout=1)        0.143   wo23/ti_addr[7]_ep_addr[7]_equal_2_o8
    SLICE_X24Y45.A       Tilo                  0.235   ep17wirein<7>
                                                       wo23/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X26Y34.A4      net (fanout=16)       1.656   wo23/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X26Y34.A       Tilo                  0.254   wireOR/ok2<90>5
                                                       wireOR/ok2<90>6
    SLICE_X11Y40.A2      net (fanout=1)        2.117   wireOR/ok2<90>5
    SLICE_X11Y40.A       Tilo                  0.259   wireOR/ok2<90>4
                                                       wireOR/ok2<90>7
    SLICE_X11Y40.C2      net (fanout=1)        0.530   ok2<5>
    SLICE_X11Y40.CMUX    Tilo                  0.337   wireOR/ok2<90>4
                                                       host/core0/core0/Mmux_hi_dataout1111
    OLOGIC_X20Y0.D1      net (fanout=1)        4.673   host/okCH<8>
    OLOGIC_X20Y0.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<5>
                                                       host/delays[5].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     16.820ns (3.047ns logic, 13.773ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_4 (FF)
  Destination:          host/delays[5].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      16.530ns (Levels of Logic = 4)
  Clock Path Skew:      0.491ns (1.171 - 0.680)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_4 to host/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y15.DQ      Tcko                  0.525   ok1<20>
                                                       host/core0/core0/ti_addr_4
    SLICE_X24Y45.A4      net (fanout=47)       4.766   ok1<20>
    SLICE_X24Y45.A       Tilo                  0.235   ep17wirein<7>
                                                       wo23/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X26Y34.A4      net (fanout=16)       1.656   wo23/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X26Y34.A       Tilo                  0.254   wireOR/ok2<90>5
                                                       wireOR/ok2<90>6
    SLICE_X11Y40.A2      net (fanout=1)        2.117   wireOR/ok2<90>5
    SLICE_X11Y40.A       Tilo                  0.259   wireOR/ok2<90>4
                                                       wireOR/ok2<90>7
    SLICE_X11Y40.C2      net (fanout=1)        0.530   ok2<5>
    SLICE_X11Y40.CMUX    Tilo                  0.337   wireOR/ok2<90>4
                                                       host/core0/core0/Mmux_hi_dataout1111
    OLOGIC_X20Y0.D1      net (fanout=1)        4.673   host/okCH<8>
    OLOGIC_X20Y0.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<5>
                                                       host/delays[5].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     16.530ns (2.788ns logic, 13.742ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_7 (FF)
  Destination:          host/delays[5].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      15.794ns (Levels of Logic = 4)
  Clock Path Skew:      0.520ns (1.171 - 0.651)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_7 to host/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y17.CQ      Tcko                  0.430   ok1<23>
                                                       host/core0/core0/ti_addr_7
    SLICE_X24Y45.A1      net (fanout=44)       4.125   ok1<23>
    SLICE_X24Y45.A       Tilo                  0.235   ep17wirein<7>
                                                       wo23/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X26Y34.A4      net (fanout=16)       1.656   wo23/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X26Y34.A       Tilo                  0.254   wireOR/ok2<90>5
                                                       wireOR/ok2<90>6
    SLICE_X11Y40.A2      net (fanout=1)        2.117   wireOR/ok2<90>5
    SLICE_X11Y40.A       Tilo                  0.259   wireOR/ok2<90>4
                                                       wireOR/ok2<90>7
    SLICE_X11Y40.C2      net (fanout=1)        0.530   ok2<5>
    SLICE_X11Y40.CMUX    Tilo                  0.337   wireOR/ok2<90>4
                                                       host/core0/core0/Mmux_hi_dataout1111
    OLOGIC_X20Y0.D1      net (fanout=1)        4.673   host/okCH<8>
    OLOGIC_X20Y0.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<5>
                                                       host/delays[5].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     15.794ns (2.693ns logic, 13.101ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point host/delays[15].fdreout0 (OLOGIC_X25Y1.D1), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_1 (FF)
  Destination:          host/delays[15].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      15.280ns (Levels of Logic = 4)
  Clock Path Skew:      0.490ns (1.170 - 0.680)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_1 to host/delays[15].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y15.AQ      Tcko                  0.525   ok1<20>
                                                       host/core0/core0/ti_addr_1
    SLICE_X25Y45.A3      net (fanout=49)       4.654   ok1<17>
    SLICE_X25Y45.A       Tilo                  0.259   wo3f/wirehold<0>
                                                       wo23/ti_addr[7]_ep_addr[7]_equal_2_o81
    SLICE_X24Y45.A6      net (fanout=1)        0.143   wo23/ti_addr[7]_ep_addr[7]_equal_2_o8
    SLICE_X24Y45.A       Tilo                  0.235   ep17wirein<7>
                                                       wo23/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X11Y38.A4      net (fanout=16)       2.023   wo23/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X11Y38.A       Tilo                  0.259   wireOR/ok2<91>4
                                                       wireOR/ok2<100>7
    SLICE_X11Y38.C2      net (fanout=1)        0.530   ok2<15>
    SLICE_X11Y38.CMUX    Tilo                  0.337   wireOR/ok2<91>4
                                                       host/core0/core0/Mmux_hi_dataout171
    OLOGIC_X25Y1.D1      net (fanout=1)        5.137   host/okCH<18>
    OLOGIC_X25Y1.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<15>
                                                       host/delays[15].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     15.280ns (2.793ns logic, 12.487ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_6 (FF)
  Destination:          host/delays[15].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      15.273ns (Levels of Logic = 4)
  Clock Path Skew:      0.519ns (1.170 - 0.651)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_6 to host/delays[15].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y17.BQ      Tcko                  0.430   ok1<23>
                                                       host/core0/core0/ti_addr_6
    SLICE_X13Y48.B1      net (fanout=45)       4.592   ok1<22>
    SLICE_X13Y48.B       Tilo                  0.259   wireOR/ok2<86>4
                                                       wo20/ti_addr[7]_ep_addr[7]_equal_2_o81
    SLICE_X13Y48.A3      net (fanout=1)        0.564   wo20/ti_addr[7]_ep_addr[7]_equal_2_o8
    SLICE_X13Y48.A       Tilo                  0.259   wireOR/ok2<86>4
                                                       wo20/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X11Y38.A1      net (fanout=16)       1.728   wo20/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X11Y38.A       Tilo                  0.259   wireOR/ok2<91>4
                                                       wireOR/ok2<100>7
    SLICE_X11Y38.C2      net (fanout=1)        0.530   ok2<15>
    SLICE_X11Y38.CMUX    Tilo                  0.337   wireOR/ok2<91>4
                                                       host/core0/core0/Mmux_hi_dataout171
    OLOGIC_X25Y1.D1      net (fanout=1)        5.137   host/okCH<18>
    OLOGIC_X25Y1.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<15>
                                                       host/delays[15].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     15.273ns (2.722ns logic, 12.551ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_1 (FF)
  Destination:          host/delays[15].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      15.138ns (Levels of Logic = 4)
  Clock Path Skew:      0.490ns (1.170 - 0.680)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_1 to host/delays[15].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y15.AQ      Tcko                  0.525   ok1<20>
                                                       host/core0/core0/ti_addr_1
    SLICE_X13Y48.B4      net (fanout=49)       4.362   ok1<17>
    SLICE_X13Y48.B       Tilo                  0.259   wireOR/ok2<86>4
                                                       wo20/ti_addr[7]_ep_addr[7]_equal_2_o81
    SLICE_X13Y48.A3      net (fanout=1)        0.564   wo20/ti_addr[7]_ep_addr[7]_equal_2_o8
    SLICE_X13Y48.A       Tilo                  0.259   wireOR/ok2<86>4
                                                       wo20/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X11Y38.A1      net (fanout=16)       1.728   wo20/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X11Y38.A       Tilo                  0.259   wireOR/ok2<91>4
                                                       wireOR/ok2<100>7
    SLICE_X11Y38.C2      net (fanout=1)        0.530   ok2<15>
    SLICE_X11Y38.CMUX    Tilo                  0.337   wireOR/ok2<91>4
                                                       host/core0/core0/Mmux_hi_dataout171
    OLOGIC_X25Y1.D1      net (fanout=1)        5.137   host/okCH<18>
    OLOGIC_X25Y1.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<15>
                                                       host/delays[15].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     15.138ns (2.817ns logic, 12.321ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point wi03/ep_dataout_6 (SLICE_X17Y89.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_wireupdate (FF)
  Destination:          wi03/ep_dataout_6 (FF)
  Requirement:          20.830ns
  Data Path Delay:      14.267ns (Levels of Logic = 0)
  Clock Path Skew:      -0.071ns (0.694 - 0.765)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_wireupdate to wi03/ep_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y9.DQ       Tcko                  0.525   ok1<28>
                                                       host/core0/core0/ti_wireupdate
    SLICE_X17Y89.CE      net (fanout=119)     13.334   ok1<28>
    SLICE_X17Y89.CLK     Tceck                 0.408   ep03wirein<7>
                                                       wi03/ep_dataout_6
    -------------------------------------------------  ---------------------------
    Total                                     14.267ns (0.933ns logic, 13.334ns route)
                                                       (6.5% logic, 93.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/pc0/zero_flag_flop (SLICE_X18Y7.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/pc0/flag_enable_flop (FF)
  Destination:          host/core0/core0/a0/pc0/zero_flag_flop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.279ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.032 - 0.030)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/pc0/flag_enable_flop to host/core0/core0/a0/pc0/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y7.DMUX     Tshcko                0.244   host/core0/core0/a0/pc0/KCPSM6_STROBES
                                                       host/core0/core0/a0/pc0/flag_enable_flop
    SLICE_X18Y7.CE       net (fanout=1)        0.143   host/core0/core0/a0/pc0/flag_enable
    SLICE_X18Y7.CLK      Tckce       (-Th)     0.108   host/core0/core0/a0/pc0/KCPSM6_FLAGS
                                                       host/core0/core0/a0/pc0/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                      0.279ns (0.136ns logic, 0.143ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/pc0/carry_flag_flop (SLICE_X18Y7.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/pc0/flag_enable_flop (FF)
  Destination:          host/core0/core0/a0/pc0/carry_flag_flop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.295ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.032 - 0.030)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/pc0/flag_enable_flop to host/core0/core0/a0/pc0/carry_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y7.DMUX     Tshcko                0.244   host/core0/core0/a0/pc0/KCPSM6_STROBES
                                                       host/core0/core0/a0/pc0/flag_enable_flop
    SLICE_X18Y7.CE       net (fanout=1)        0.143   host/core0/core0/a0/pc0/flag_enable
    SLICE_X18Y7.CLK      Tckce       (-Th)     0.092   host/core0/core0/a0/pc0/KCPSM6_FLAGS
                                                       host/core0/core0/a0/pc0/carry_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                      0.295ns (0.152ns logic, 0.143ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Paths for end point variable_freq_clk_generator_inst/Mshreg_DCM_prog_state_FSM_FFd2 (SLICE_X18Y92.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd8 (FF)
  Destination:          variable_freq_clk_generator_inst/Mshreg_DCM_prog_state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.372ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.077 - 0.072)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd8 to variable_freq_clk_generator_inst/Mshreg_DCM_prog_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y92.CQ      Tcko                  0.198   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd9
                                                       variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd8
    SLICE_X18Y92.DI      net (fanout=3)        0.141   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd8
    SLICE_X18Y92.CLK     Tdh         (-Th)    -0.033   variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd21
                                                       variable_freq_clk_generator_inst/Mshreg_DCM_prog_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.372ns (0.231ns logic, 0.141ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.840ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKA
  Logical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X0Y36.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKA
  Logical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X3Y34.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD       
  TIMEGRP         
"SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"         
TS_SYS_CLK3 / 0.78125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13112 paths analyzed, 1297 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.466ns.
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13 (SLICE_X32Y106.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.533ns (Levels of Logic = 1)
  Clock Path Skew:      -0.437ns (1.996 - 2.433)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y80.AQ       Tcko                  0.476   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X9Y85.A6       net (fanout=1)        0.585   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X9Y85.A        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X32Y106.SR     net (fanout=56)       3.980   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X32Y106.CLK    Trck                  0.233   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13
    -------------------------------------------------  ---------------------------
    Total                                      5.533ns (0.968ns logic, 4.565ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13 (FF)
  Requirement:          12.800ns
  Data Path Delay:      6.278ns (Levels of Logic = 1)
  Clock Path Skew:      -0.070ns (0.589 - 0.659)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y71.AQ       Tcko                  0.430   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X9Y85.A5       net (fanout=3)        1.376   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X9Y85.A        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X32Y106.SR     net (fanout=56)       3.980   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X32Y106.CLK    Trck                  0.233   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13
    -------------------------------------------------  ---------------------------
    Total                                      6.278ns (0.922ns logic, 5.356ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12 (SLICE_X32Y106.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.522ns (Levels of Logic = 1)
  Clock Path Skew:      -0.437ns (1.996 - 2.433)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y80.AQ       Tcko                  0.476   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X9Y85.A6       net (fanout=1)        0.585   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X9Y85.A        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X32Y106.SR     net (fanout=56)       3.980   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X32Y106.CLK    Trck                  0.222   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12
    -------------------------------------------------  ---------------------------
    Total                                      5.522ns (0.957ns logic, 4.565ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12 (FF)
  Requirement:          12.800ns
  Data Path Delay:      6.267ns (Levels of Logic = 1)
  Clock Path Skew:      -0.070ns (0.589 - 0.659)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y71.AQ       Tcko                  0.430   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X9Y85.A5       net (fanout=3)        1.376   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X9Y85.A        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X32Y106.SR     net (fanout=56)       3.980   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X32Y106.CLK    Trck                  0.222   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12
    -------------------------------------------------  ---------------------------
    Total                                      6.267ns (0.911ns logic, 5.356ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14 (SLICE_X32Y106.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14 (FF)
  Requirement:          6.400ns
  Data Path Delay:      5.499ns (Levels of Logic = 1)
  Clock Path Skew:      -0.437ns (1.996 - 2.433)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y80.AQ       Tcko                  0.476   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X9Y85.A6       net (fanout=1)        0.585   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X9Y85.A        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X32Y106.SR     net (fanout=56)       3.980   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X32Y106.CLK    Trck                  0.199   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14
    -------------------------------------------------  ---------------------------
    Total                                      5.499ns (0.934ns logic, 4.565ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14 (FF)
  Requirement:          12.800ns
  Data Path Delay:      6.244ns (Levels of Logic = 1)
  Clock Path Skew:      -0.070ns (0.589 - 0.659)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y71.AQ       Tcko                  0.430   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X9Y85.A5       net (fanout=3)        1.376   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X9Y85.A        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X32Y106.SR     net (fanout=56)       3.980   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X32Y106.CLK    Trck                  0.199   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14
    -------------------------------------------------  ---------------------------
    Total                                      6.244ns (0.888ns logic, 5.356ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_SYS_CLK3 / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg (SLICE_X6Y95.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.260ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.045 - 0.041)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y93.CQ       Tcko                  0.198   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8
    SLICE_X6Y95.CE       net (fanout=27)       0.170   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8
    SLICE_X6Y95.CLK      Tckce       (-Th)     0.108   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.260ns (0.090ns logic, 0.170ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_7 (SLICE_X6Y96.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.361ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.358ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.204 - 0.207)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y93.CQ       Tcko                  0.198   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8
    SLICE_X6Y96.CE       net (fanout=27)       0.268   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8
    SLICE_X6Y96.CLK      Tckce       (-Th)     0.108   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.358ns (0.090ns logic, 0.268ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_3 (SLICE_X6Y96.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.362ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.204 - 0.207)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y93.CQ       Tcko                  0.198   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8
    SLICE_X6Y96.CE       net (fanout=27)       0.268   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8
    SLICE_X6Y96.CLK      Tckce       (-Th)     0.104   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.362ns (0.094ns logic, 0.268ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_SYS_CLK3 / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.401ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X2Y91.CLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" 
TS_SYS_CLK3 /         6.25 PHASE 0.8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" TS_SYS_CLK3 /
        6.25 PHASE 0.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" 
TS_SYS_CLK3 /         6.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" TS_SYS_CLK3 /
        6.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" 
TS_SYS_CLK3 /         1.5625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4315 paths analyzed, 2048 endpoints analyzed, 10 failing endpoints
 10 timing errors detected. (10 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 3962.560ns.
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3 (SLICE_X11Y67.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -12.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.537ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -10.447ns (4.525 - 14.972)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y67.AQ      Tcko                  0.525   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3
    SLICE_X11Y67.A1      net (fanout=1)        0.748   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<3>
    SLICE_X11Y67.CLK     Tas                   0.264   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<4>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<3>_rt
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.537ns (0.789ns logic, 0.748ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9 (SLICE_X11Y67.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -12.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.526ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -10.447ns (4.525 - 14.972)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y67.DQ      Tcko                  0.525   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9
    SLICE_X11Y67.D2      net (fanout=1)        0.737   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>
    SLICE_X11Y67.CLK     Tas                   0.264   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<4>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>_rt
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.526ns (0.789ns logic, 0.737ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8 (SLICE_X11Y68.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -12.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.347ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -10.449ns (4.523 - 14.972)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y67.DMUX    Tshcko                0.576   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8
    SLICE_X11Y68.AX      net (fanout=1)        0.657   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<8>
    SLICE_X11Y68.CLK     Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<8>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (0.690ns logic, 0.657ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" TS_SYS_CLK3 /
        1.5625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0CMDRA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.358ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_23 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.361ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.075 - 0.072)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_23 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y83.CQ       Tcko                  0.200   SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr<24>
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_23
    MCB_X0Y1.P0CMDRA9    net (fanout=2)        0.132   SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr<23>
    MCB_X0Y1.P0CMDCLK    Tmcbckd_CMDRA(-Th)    -0.029   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.361ns (0.229ns logic, 0.132ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_3 (SLICE_X12Y80.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_2 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_2 to SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y80.CQ      Tcko                  0.200   SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r<3>
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_2
    SLICE_X12Y80.DX      net (fanout=1)        0.137   SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r<2>
    SLICE_X12Y80.CLK     Tckdi       (-Th)    -0.048   SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r<3>
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_16 (SLICE_X19Y80.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_15 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_15 to SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y80.CQ      Tcko                  0.198   SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r<16>
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_15
    SLICE_X19Y80.DX      net (fanout=1)        0.142   SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r<15>
    SLICE_X19Y80.CLK     Tckdi       (-Th)    -0.059   SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r<16>
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_16
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" TS_SYS_CLK3 /
        1.5625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y22.CLKB
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD 
TIMEGRP         "variable_freq_clk_generator_inst_clkout_i" TS_SYS_CLK3 / 0.84 
HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 356081 paths analyzed, 7326 endpoints analyzed, 123 failing endpoints
 123 timing errors detected. (122 setup errors, 1 hold error, 0 component switching limit errors)
 Minimum period is  13.684ns.
--------------------------------------------------------------------------------

Paths for end point in4x_C1_16 (SLICE_X43Y25.A5), 80 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_state_FSM_FFd40 (FF)
  Destination:          in4x_C1_16 (FF)
  Requirement:          11.904ns
  Data Path Delay:      13.587ns (Levels of Logic = 12)
  Clock Path Skew:      -0.062ns (0.584 - 0.646)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_state_FSM_FFd40 to in4x_C1_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y59.DQ      Tcko                  0.476   main_state_FSM_FFd40
                                                       main_state_FSM_FFd40
    SLICE_X43Y59.D6      net (fanout=17)       0.877   main_state_FSM_FFd40
    SLICE_X43Y59.D       Tilo                  0.259   main_state_FSM_FFd8
                                                       main_state_main_state[0]3_SW0
    SLICE_X43Y59.C6      net (fanout=1)        0.143   N20
    SLICE_X43Y59.C       Tilo                  0.259   main_state_FSM_FFd8
                                                       main_state_main_state[0]3
    SLICE_X42Y59.C4      net (fanout=1)        0.576   main_state_main_state[0]3
    SLICE_X42Y59.C       Tilo                  0.235   main_state_FSM_FFd40
                                                       main_state__n443321_SW0
    SLICE_X42Y59.B4      net (fanout=1)        0.303   N22
    SLICE_X42Y59.B       Tilo                  0.235   main_state_FSM_FFd40
                                                       main_state__n443321
    SLICE_X45Y58.C6      net (fanout=2)        0.505   main_state__n443321
    SLICE_X45Y58.C       Tilo                  0.259   N382
                                                       main_state__n44332_SW0
    SLICE_X45Y58.B4      net (fanout=1)        0.352   N382
    SLICE_X45Y58.B       Tilo                  0.259   N382
                                                       main_state__n44332
    SLICE_X45Y56.D5      net (fanout=8)        0.874   main_state__n44332
    SLICE_X45Y56.D       Tilo                  0.259   sample_clk_OBUF
                                                       main_state_main_state[3]2
    SLICE_X45Y56.B2      net (fanout=14)       0.560   main_state[3]
    SLICE_X45Y56.B       Tilo                  0.259   sample_clk_OBUF
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<12>111
    SLICE_X45Y35.A1      net (fanout=18)       3.107   main_state[31]_in4x_A1[73]_select_495_OUT<12>111
    SLICE_X45Y35.A       Tilo                  0.259   main_state[31]_in4x_A1[73]_select_495_OUT<24>111
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<24>1111
    SLICE_X45Y34.C5      net (fanout=18)       0.400   main_state[31]_in4x_A1[73]_select_495_OUT<24>1111
    SLICE_X45Y34.C       Tilo                  0.259   main_state[31]_in4x_A1[73]_select_495_OUT<56>111
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<56>111
    SLICE_X44Y24.C5      net (fanout=2)        0.910   main_state[31]_in4x_A1[73]_select_495_OUT<56>111
    SLICE_X44Y24.CMUX    Tilo                  0.326   in4x_A1_17
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<57>11
    SLICE_X43Y25.A5      net (fanout=8)        1.263   main_state[31]_in4x_A1[73]_select_495_OUT<57>1
    SLICE_X43Y25.CLK     Tas                   0.373   in4x_C1_16
                                                       main_state[31]_in4x_C1[73]_select_499_OUT<57>1
                                                       in4x_C1_16
    -------------------------------------------------  ---------------------------
    Total                                     13.587ns (3.717ns logic, 9.870ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_state_FSM_FFd6 (FF)
  Destination:          in4x_C1_16 (FF)
  Requirement:          11.904ns
  Data Path Delay:      13.266ns (Levels of Logic = 12)
  Clock Path Skew:      -0.062ns (0.584 - 0.646)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_state_FSM_FFd6 to in4x_C1_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y59.BQ      Tcko                  0.476   main_state_FSM_FFd40
                                                       main_state_FSM_FFd6
    SLICE_X43Y59.D2      net (fanout=33)       0.556   main_state_FSM_FFd6
    SLICE_X43Y59.D       Tilo                  0.259   main_state_FSM_FFd8
                                                       main_state_main_state[0]3_SW0
    SLICE_X43Y59.C6      net (fanout=1)        0.143   N20
    SLICE_X43Y59.C       Tilo                  0.259   main_state_FSM_FFd8
                                                       main_state_main_state[0]3
    SLICE_X42Y59.C4      net (fanout=1)        0.576   main_state_main_state[0]3
    SLICE_X42Y59.C       Tilo                  0.235   main_state_FSM_FFd40
                                                       main_state__n443321_SW0
    SLICE_X42Y59.B4      net (fanout=1)        0.303   N22
    SLICE_X42Y59.B       Tilo                  0.235   main_state_FSM_FFd40
                                                       main_state__n443321
    SLICE_X45Y58.C6      net (fanout=2)        0.505   main_state__n443321
    SLICE_X45Y58.C       Tilo                  0.259   N382
                                                       main_state__n44332_SW0
    SLICE_X45Y58.B4      net (fanout=1)        0.352   N382
    SLICE_X45Y58.B       Tilo                  0.259   N382
                                                       main_state__n44332
    SLICE_X45Y56.D5      net (fanout=8)        0.874   main_state__n44332
    SLICE_X45Y56.D       Tilo                  0.259   sample_clk_OBUF
                                                       main_state_main_state[3]2
    SLICE_X45Y56.B2      net (fanout=14)       0.560   main_state[3]
    SLICE_X45Y56.B       Tilo                  0.259   sample_clk_OBUF
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<12>111
    SLICE_X45Y35.A1      net (fanout=18)       3.107   main_state[31]_in4x_A1[73]_select_495_OUT<12>111
    SLICE_X45Y35.A       Tilo                  0.259   main_state[31]_in4x_A1[73]_select_495_OUT<24>111
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<24>1111
    SLICE_X45Y34.C5      net (fanout=18)       0.400   main_state[31]_in4x_A1[73]_select_495_OUT<24>1111
    SLICE_X45Y34.C       Tilo                  0.259   main_state[31]_in4x_A1[73]_select_495_OUT<56>111
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<56>111
    SLICE_X44Y24.C5      net (fanout=2)        0.910   main_state[31]_in4x_A1[73]_select_495_OUT<56>111
    SLICE_X44Y24.CMUX    Tilo                  0.326   in4x_A1_17
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<57>11
    SLICE_X43Y25.A5      net (fanout=8)        1.263   main_state[31]_in4x_A1[73]_select_495_OUT<57>1
    SLICE_X43Y25.CLK     Tas                   0.373   in4x_C1_16
                                                       main_state[31]_in4x_C1[73]_select_499_OUT<57>1
                                                       in4x_C1_16
    -------------------------------------------------  ---------------------------
    Total                                     13.266ns (3.717ns logic, 9.549ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_state_FSM_FFd42 (FF)
  Destination:          in4x_C1_16 (FF)
  Requirement:          11.904ns
  Data Path Delay:      13.213ns (Levels of Logic = 12)
  Clock Path Skew:      -0.060ns (0.584 - 0.644)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_state_FSM_FFd42 to in4x_C1_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y58.DQ      Tcko                  0.476   main_state_FSM_FFd42
                                                       main_state_FSM_FFd42
    SLICE_X43Y59.D4      net (fanout=15)       0.503   main_state_FSM_FFd42
    SLICE_X43Y59.D       Tilo                  0.259   main_state_FSM_FFd8
                                                       main_state_main_state[0]3_SW0
    SLICE_X43Y59.C6      net (fanout=1)        0.143   N20
    SLICE_X43Y59.C       Tilo                  0.259   main_state_FSM_FFd8
                                                       main_state_main_state[0]3
    SLICE_X42Y59.C4      net (fanout=1)        0.576   main_state_main_state[0]3
    SLICE_X42Y59.C       Tilo                  0.235   main_state_FSM_FFd40
                                                       main_state__n443321_SW0
    SLICE_X42Y59.B4      net (fanout=1)        0.303   N22
    SLICE_X42Y59.B       Tilo                  0.235   main_state_FSM_FFd40
                                                       main_state__n443321
    SLICE_X45Y58.C6      net (fanout=2)        0.505   main_state__n443321
    SLICE_X45Y58.C       Tilo                  0.259   N382
                                                       main_state__n44332_SW0
    SLICE_X45Y58.B4      net (fanout=1)        0.352   N382
    SLICE_X45Y58.B       Tilo                  0.259   N382
                                                       main_state__n44332
    SLICE_X45Y56.D5      net (fanout=8)        0.874   main_state__n44332
    SLICE_X45Y56.D       Tilo                  0.259   sample_clk_OBUF
                                                       main_state_main_state[3]2
    SLICE_X45Y56.B2      net (fanout=14)       0.560   main_state[3]
    SLICE_X45Y56.B       Tilo                  0.259   sample_clk_OBUF
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<12>111
    SLICE_X45Y35.A1      net (fanout=18)       3.107   main_state[31]_in4x_A1[73]_select_495_OUT<12>111
    SLICE_X45Y35.A       Tilo                  0.259   main_state[31]_in4x_A1[73]_select_495_OUT<24>111
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<24>1111
    SLICE_X45Y34.C5      net (fanout=18)       0.400   main_state[31]_in4x_A1[73]_select_495_OUT<24>1111
    SLICE_X45Y34.C       Tilo                  0.259   main_state[31]_in4x_A1[73]_select_495_OUT<56>111
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<56>111
    SLICE_X44Y24.C5      net (fanout=2)        0.910   main_state[31]_in4x_A1[73]_select_495_OUT<56>111
    SLICE_X44Y24.CMUX    Tilo                  0.326   in4x_A1_17
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<57>11
    SLICE_X43Y25.A5      net (fanout=8)        1.263   main_state[31]_in4x_A1[73]_select_495_OUT<57>1
    SLICE_X43Y25.CLK     Tas                   0.373   in4x_C1_16
                                                       main_state[31]_in4x_C1[73]_select_499_OUT<57>1
                                                       in4x_C1_16
    -------------------------------------------------  ---------------------------
    Total                                     13.213ns (3.717ns logic, 9.496ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point in4x_D1_48 (SLICE_X56Y33.A6), 80 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_state_FSM_FFd40 (FF)
  Destination:          in4x_D1_48 (FF)
  Requirement:          11.904ns
  Data Path Delay:      13.473ns (Levels of Logic = 12)
  Clock Path Skew:      -0.052ns (0.594 - 0.646)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_state_FSM_FFd40 to in4x_D1_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y59.DQ      Tcko                  0.476   main_state_FSM_FFd40
                                                       main_state_FSM_FFd40
    SLICE_X43Y59.D6      net (fanout=17)       0.877   main_state_FSM_FFd40
    SLICE_X43Y59.D       Tilo                  0.259   main_state_FSM_FFd8
                                                       main_state_main_state[0]3_SW0
    SLICE_X43Y59.C6      net (fanout=1)        0.143   N20
    SLICE_X43Y59.C       Tilo                  0.259   main_state_FSM_FFd8
                                                       main_state_main_state[0]3
    SLICE_X42Y59.C4      net (fanout=1)        0.576   main_state_main_state[0]3
    SLICE_X42Y59.C       Tilo                  0.235   main_state_FSM_FFd40
                                                       main_state__n443321_SW0
    SLICE_X42Y59.B4      net (fanout=1)        0.303   N22
    SLICE_X42Y59.B       Tilo                  0.235   main_state_FSM_FFd40
                                                       main_state__n443321
    SLICE_X45Y58.C6      net (fanout=2)        0.505   main_state__n443321
    SLICE_X45Y58.C       Tilo                  0.259   N382
                                                       main_state__n44332_SW0
    SLICE_X45Y58.B4      net (fanout=1)        0.352   N382
    SLICE_X45Y58.B       Tilo                  0.259   N382
                                                       main_state__n44332
    SLICE_X45Y56.D5      net (fanout=8)        0.874   main_state__n44332
    SLICE_X45Y56.D       Tilo                  0.259   sample_clk_OBUF
                                                       main_state_main_state[3]2
    SLICE_X45Y56.B2      net (fanout=14)       0.560   main_state[3]
    SLICE_X45Y56.B       Tilo                  0.259   sample_clk_OBUF
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<12>111
    SLICE_X45Y35.A1      net (fanout=18)       3.107   main_state[31]_in4x_A1[73]_select_495_OUT<12>111
    SLICE_X45Y35.A       Tilo                  0.259   main_state[31]_in4x_A1[73]_select_495_OUT<24>111
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<24>1111
    SLICE_X45Y35.B6      net (fanout=18)       0.158   main_state[31]_in4x_A1[73]_select_495_OUT<24>1111
    SLICE_X45Y35.B       Tilo                  0.259   main_state[31]_in4x_A1[73]_select_495_OUT<24>111
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<24>1112
    SLICE_X57Y33.D4      net (fanout=2)        1.288   main_state[31]_in4x_A1[73]_select_495_OUT<24>111
    SLICE_X57Y33.D       Tilo                  0.259   in4x_A1_48
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<25>11
    SLICE_X56Y33.A6      net (fanout=8)        1.114   main_state[31]_in4x_A1[73]_select_495_OUT<25>1
    SLICE_X56Y33.CLK     Tas                   0.339   in4x_B1_47
                                                       main_state[31]_in4x_D1[73]_select_501_OUT<25>1
                                                       in4x_D1_48
    -------------------------------------------------  ---------------------------
    Total                                     13.473ns (3.616ns logic, 9.857ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_state_FSM_FFd6 (FF)
  Destination:          in4x_D1_48 (FF)
  Requirement:          11.904ns
  Data Path Delay:      13.152ns (Levels of Logic = 12)
  Clock Path Skew:      -0.052ns (0.594 - 0.646)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_state_FSM_FFd6 to in4x_D1_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y59.BQ      Tcko                  0.476   main_state_FSM_FFd40
                                                       main_state_FSM_FFd6
    SLICE_X43Y59.D2      net (fanout=33)       0.556   main_state_FSM_FFd6
    SLICE_X43Y59.D       Tilo                  0.259   main_state_FSM_FFd8
                                                       main_state_main_state[0]3_SW0
    SLICE_X43Y59.C6      net (fanout=1)        0.143   N20
    SLICE_X43Y59.C       Tilo                  0.259   main_state_FSM_FFd8
                                                       main_state_main_state[0]3
    SLICE_X42Y59.C4      net (fanout=1)        0.576   main_state_main_state[0]3
    SLICE_X42Y59.C       Tilo                  0.235   main_state_FSM_FFd40
                                                       main_state__n443321_SW0
    SLICE_X42Y59.B4      net (fanout=1)        0.303   N22
    SLICE_X42Y59.B       Tilo                  0.235   main_state_FSM_FFd40
                                                       main_state__n443321
    SLICE_X45Y58.C6      net (fanout=2)        0.505   main_state__n443321
    SLICE_X45Y58.C       Tilo                  0.259   N382
                                                       main_state__n44332_SW0
    SLICE_X45Y58.B4      net (fanout=1)        0.352   N382
    SLICE_X45Y58.B       Tilo                  0.259   N382
                                                       main_state__n44332
    SLICE_X45Y56.D5      net (fanout=8)        0.874   main_state__n44332
    SLICE_X45Y56.D       Tilo                  0.259   sample_clk_OBUF
                                                       main_state_main_state[3]2
    SLICE_X45Y56.B2      net (fanout=14)       0.560   main_state[3]
    SLICE_X45Y56.B       Tilo                  0.259   sample_clk_OBUF
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<12>111
    SLICE_X45Y35.A1      net (fanout=18)       3.107   main_state[31]_in4x_A1[73]_select_495_OUT<12>111
    SLICE_X45Y35.A       Tilo                  0.259   main_state[31]_in4x_A1[73]_select_495_OUT<24>111
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<24>1111
    SLICE_X45Y35.B6      net (fanout=18)       0.158   main_state[31]_in4x_A1[73]_select_495_OUT<24>1111
    SLICE_X45Y35.B       Tilo                  0.259   main_state[31]_in4x_A1[73]_select_495_OUT<24>111
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<24>1112
    SLICE_X57Y33.D4      net (fanout=2)        1.288   main_state[31]_in4x_A1[73]_select_495_OUT<24>111
    SLICE_X57Y33.D       Tilo                  0.259   in4x_A1_48
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<25>11
    SLICE_X56Y33.A6      net (fanout=8)        1.114   main_state[31]_in4x_A1[73]_select_495_OUT<25>1
    SLICE_X56Y33.CLK     Tas                   0.339   in4x_B1_47
                                                       main_state[31]_in4x_D1[73]_select_501_OUT<25>1
                                                       in4x_D1_48
    -------------------------------------------------  ---------------------------
    Total                                     13.152ns (3.616ns logic, 9.536ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_state_FSM_FFd42 (FF)
  Destination:          in4x_D1_48 (FF)
  Requirement:          11.904ns
  Data Path Delay:      13.099ns (Levels of Logic = 12)
  Clock Path Skew:      -0.050ns (0.594 - 0.644)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_state_FSM_FFd42 to in4x_D1_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y58.DQ      Tcko                  0.476   main_state_FSM_FFd42
                                                       main_state_FSM_FFd42
    SLICE_X43Y59.D4      net (fanout=15)       0.503   main_state_FSM_FFd42
    SLICE_X43Y59.D       Tilo                  0.259   main_state_FSM_FFd8
                                                       main_state_main_state[0]3_SW0
    SLICE_X43Y59.C6      net (fanout=1)        0.143   N20
    SLICE_X43Y59.C       Tilo                  0.259   main_state_FSM_FFd8
                                                       main_state_main_state[0]3
    SLICE_X42Y59.C4      net (fanout=1)        0.576   main_state_main_state[0]3
    SLICE_X42Y59.C       Tilo                  0.235   main_state_FSM_FFd40
                                                       main_state__n443321_SW0
    SLICE_X42Y59.B4      net (fanout=1)        0.303   N22
    SLICE_X42Y59.B       Tilo                  0.235   main_state_FSM_FFd40
                                                       main_state__n443321
    SLICE_X45Y58.C6      net (fanout=2)        0.505   main_state__n443321
    SLICE_X45Y58.C       Tilo                  0.259   N382
                                                       main_state__n44332_SW0
    SLICE_X45Y58.B4      net (fanout=1)        0.352   N382
    SLICE_X45Y58.B       Tilo                  0.259   N382
                                                       main_state__n44332
    SLICE_X45Y56.D5      net (fanout=8)        0.874   main_state__n44332
    SLICE_X45Y56.D       Tilo                  0.259   sample_clk_OBUF
                                                       main_state_main_state[3]2
    SLICE_X45Y56.B2      net (fanout=14)       0.560   main_state[3]
    SLICE_X45Y56.B       Tilo                  0.259   sample_clk_OBUF
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<12>111
    SLICE_X45Y35.A1      net (fanout=18)       3.107   main_state[31]_in4x_A1[73]_select_495_OUT<12>111
    SLICE_X45Y35.A       Tilo                  0.259   main_state[31]_in4x_A1[73]_select_495_OUT<24>111
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<24>1111
    SLICE_X45Y35.B6      net (fanout=18)       0.158   main_state[31]_in4x_A1[73]_select_495_OUT<24>1111
    SLICE_X45Y35.B       Tilo                  0.259   main_state[31]_in4x_A1[73]_select_495_OUT<24>111
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<24>1112
    SLICE_X57Y33.D4      net (fanout=2)        1.288   main_state[31]_in4x_A1[73]_select_495_OUT<24>111
    SLICE_X57Y33.D       Tilo                  0.259   in4x_A1_48
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<25>11
    SLICE_X56Y33.A6      net (fanout=8)        1.114   main_state[31]_in4x_A1[73]_select_495_OUT<25>1
    SLICE_X56Y33.CLK     Tas                   0.339   in4x_B1_47
                                                       main_state[31]_in4x_D1[73]_select_501_OUT<25>1
                                                       in4x_D1_48
    -------------------------------------------------  ---------------------------
    Total                                     13.099ns (3.616ns logic, 9.483ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point in4x_A1_12 (SLICE_X38Y37.A6), 80 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_state_FSM_FFd40 (FF)
  Destination:          in4x_A1_12 (FF)
  Requirement:          11.904ns
  Data Path Delay:      13.435ns (Levels of Logic = 12)
  Clock Path Skew:      -0.060ns (0.586 - 0.646)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_state_FSM_FFd40 to in4x_A1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y59.DQ      Tcko                  0.476   main_state_FSM_FFd40
                                                       main_state_FSM_FFd40
    SLICE_X43Y59.D6      net (fanout=17)       0.877   main_state_FSM_FFd40
    SLICE_X43Y59.D       Tilo                  0.259   main_state_FSM_FFd8
                                                       main_state_main_state[0]3_SW0
    SLICE_X43Y59.C6      net (fanout=1)        0.143   N20
    SLICE_X43Y59.C       Tilo                  0.259   main_state_FSM_FFd8
                                                       main_state_main_state[0]3
    SLICE_X42Y59.C4      net (fanout=1)        0.576   main_state_main_state[0]3
    SLICE_X42Y59.C       Tilo                  0.235   main_state_FSM_FFd40
                                                       main_state__n443321_SW0
    SLICE_X42Y59.B4      net (fanout=1)        0.303   N22
    SLICE_X42Y59.B       Tilo                  0.235   main_state_FSM_FFd40
                                                       main_state__n443321
    SLICE_X45Y58.C6      net (fanout=2)        0.505   main_state__n443321
    SLICE_X45Y58.C       Tilo                  0.259   N382
                                                       main_state__n44332_SW0
    SLICE_X45Y58.B4      net (fanout=1)        0.352   N382
    SLICE_X45Y58.B       Tilo                  0.259   N382
                                                       main_state__n44332
    SLICE_X45Y56.D5      net (fanout=8)        0.874   main_state__n44332
    SLICE_X45Y56.D       Tilo                  0.259   sample_clk_OBUF
                                                       main_state_main_state[3]2
    SLICE_X45Y56.B2      net (fanout=14)       0.560   main_state[3]
    SLICE_X45Y56.B       Tilo                  0.259   sample_clk_OBUF
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<12>111
    SLICE_X45Y35.A1      net (fanout=18)       3.107   main_state[31]_in4x_A1[73]_select_495_OUT<12>111
    SLICE_X45Y35.A       Tilo                  0.259   main_state[31]_in4x_A1[73]_select_495_OUT<24>111
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<24>1111
    SLICE_X45Y34.C5      net (fanout=18)       0.400   main_state[31]_in4x_A1[73]_select_495_OUT<24>1111
    SLICE_X45Y34.C       Tilo                  0.259   main_state[31]_in4x_A1[73]_select_495_OUT<56>111
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<56>111
    SLICE_X38Y37.C3      net (fanout=2)        1.198   main_state[31]_in4x_A1[73]_select_495_OUT<56>111
    SLICE_X38Y37.CMUX    Tilo                  0.326   in4x_A1_13
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<61>11
    SLICE_X38Y37.A6      net (fanout=8)        0.857   main_state[31]_in4x_A1[73]_select_495_OUT<61>1
    SLICE_X38Y37.CLK     Tas                   0.339   in4x_A1_13
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<61>2
                                                       in4x_A1_12
    -------------------------------------------------  ---------------------------
    Total                                     13.435ns (3.683ns logic, 9.752ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_state_FSM_FFd6 (FF)
  Destination:          in4x_A1_12 (FF)
  Requirement:          11.904ns
  Data Path Delay:      13.114ns (Levels of Logic = 12)
  Clock Path Skew:      -0.060ns (0.586 - 0.646)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_state_FSM_FFd6 to in4x_A1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y59.BQ      Tcko                  0.476   main_state_FSM_FFd40
                                                       main_state_FSM_FFd6
    SLICE_X43Y59.D2      net (fanout=33)       0.556   main_state_FSM_FFd6
    SLICE_X43Y59.D       Tilo                  0.259   main_state_FSM_FFd8
                                                       main_state_main_state[0]3_SW0
    SLICE_X43Y59.C6      net (fanout=1)        0.143   N20
    SLICE_X43Y59.C       Tilo                  0.259   main_state_FSM_FFd8
                                                       main_state_main_state[0]3
    SLICE_X42Y59.C4      net (fanout=1)        0.576   main_state_main_state[0]3
    SLICE_X42Y59.C       Tilo                  0.235   main_state_FSM_FFd40
                                                       main_state__n443321_SW0
    SLICE_X42Y59.B4      net (fanout=1)        0.303   N22
    SLICE_X42Y59.B       Tilo                  0.235   main_state_FSM_FFd40
                                                       main_state__n443321
    SLICE_X45Y58.C6      net (fanout=2)        0.505   main_state__n443321
    SLICE_X45Y58.C       Tilo                  0.259   N382
                                                       main_state__n44332_SW0
    SLICE_X45Y58.B4      net (fanout=1)        0.352   N382
    SLICE_X45Y58.B       Tilo                  0.259   N382
                                                       main_state__n44332
    SLICE_X45Y56.D5      net (fanout=8)        0.874   main_state__n44332
    SLICE_X45Y56.D       Tilo                  0.259   sample_clk_OBUF
                                                       main_state_main_state[3]2
    SLICE_X45Y56.B2      net (fanout=14)       0.560   main_state[3]
    SLICE_X45Y56.B       Tilo                  0.259   sample_clk_OBUF
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<12>111
    SLICE_X45Y35.A1      net (fanout=18)       3.107   main_state[31]_in4x_A1[73]_select_495_OUT<12>111
    SLICE_X45Y35.A       Tilo                  0.259   main_state[31]_in4x_A1[73]_select_495_OUT<24>111
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<24>1111
    SLICE_X45Y34.C5      net (fanout=18)       0.400   main_state[31]_in4x_A1[73]_select_495_OUT<24>1111
    SLICE_X45Y34.C       Tilo                  0.259   main_state[31]_in4x_A1[73]_select_495_OUT<56>111
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<56>111
    SLICE_X38Y37.C3      net (fanout=2)        1.198   main_state[31]_in4x_A1[73]_select_495_OUT<56>111
    SLICE_X38Y37.CMUX    Tilo                  0.326   in4x_A1_13
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<61>11
    SLICE_X38Y37.A6      net (fanout=8)        0.857   main_state[31]_in4x_A1[73]_select_495_OUT<61>1
    SLICE_X38Y37.CLK     Tas                   0.339   in4x_A1_13
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<61>2
                                                       in4x_A1_12
    -------------------------------------------------  ---------------------------
    Total                                     13.114ns (3.683ns logic, 9.431ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_state_FSM_FFd42 (FF)
  Destination:          in4x_A1_12 (FF)
  Requirement:          11.904ns
  Data Path Delay:      13.061ns (Levels of Logic = 12)
  Clock Path Skew:      -0.058ns (0.586 - 0.644)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_state_FSM_FFd42 to in4x_A1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y58.DQ      Tcko                  0.476   main_state_FSM_FFd42
                                                       main_state_FSM_FFd42
    SLICE_X43Y59.D4      net (fanout=15)       0.503   main_state_FSM_FFd42
    SLICE_X43Y59.D       Tilo                  0.259   main_state_FSM_FFd8
                                                       main_state_main_state[0]3_SW0
    SLICE_X43Y59.C6      net (fanout=1)        0.143   N20
    SLICE_X43Y59.C       Tilo                  0.259   main_state_FSM_FFd8
                                                       main_state_main_state[0]3
    SLICE_X42Y59.C4      net (fanout=1)        0.576   main_state_main_state[0]3
    SLICE_X42Y59.C       Tilo                  0.235   main_state_FSM_FFd40
                                                       main_state__n443321_SW0
    SLICE_X42Y59.B4      net (fanout=1)        0.303   N22
    SLICE_X42Y59.B       Tilo                  0.235   main_state_FSM_FFd40
                                                       main_state__n443321
    SLICE_X45Y58.C6      net (fanout=2)        0.505   main_state__n443321
    SLICE_X45Y58.C       Tilo                  0.259   N382
                                                       main_state__n44332_SW0
    SLICE_X45Y58.B4      net (fanout=1)        0.352   N382
    SLICE_X45Y58.B       Tilo                  0.259   N382
                                                       main_state__n44332
    SLICE_X45Y56.D5      net (fanout=8)        0.874   main_state__n44332
    SLICE_X45Y56.D       Tilo                  0.259   sample_clk_OBUF
                                                       main_state_main_state[3]2
    SLICE_X45Y56.B2      net (fanout=14)       0.560   main_state[3]
    SLICE_X45Y56.B       Tilo                  0.259   sample_clk_OBUF
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<12>111
    SLICE_X45Y35.A1      net (fanout=18)       3.107   main_state[31]_in4x_A1[73]_select_495_OUT<12>111
    SLICE_X45Y35.A       Tilo                  0.259   main_state[31]_in4x_A1[73]_select_495_OUT<24>111
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<24>1111
    SLICE_X45Y34.C5      net (fanout=18)       0.400   main_state[31]_in4x_A1[73]_select_495_OUT<24>1111
    SLICE_X45Y34.C       Tilo                  0.259   main_state[31]_in4x_A1[73]_select_495_OUT<56>111
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<56>111
    SLICE_X38Y37.C3      net (fanout=2)        1.198   main_state[31]_in4x_A1[73]_select_495_OUT<56>111
    SLICE_X38Y37.CMUX    Tilo                  0.326   in4x_A1_13
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<61>11
    SLICE_X38Y37.A6      net (fanout=8)        0.857   main_state[31]_in4x_A1[73]_select_495_OUT<61>1
    SLICE_X38Y37.CLK     Tas                   0.339   in4x_A1_13
                                                       main_state[31]_in4x_A1[73]_select_495_OUT<61>2
                                                       in4x_A1_12
    -------------------------------------------------  ---------------------------
    Total                                     13.061ns (3.683ns logic, 9.378ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i" TS_SYS_CLK3 / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8 (SLICE_X15Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -3.573ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8 (FF)
  Requirement:          6.381ns
  Data Path Delay:      0.925ns (Levels of Logic = 0)
  Clock Path Skew:      10.449ns (14.976 - 4.527)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 2304.000ns
  Destination Clock:    dataclk rising at 2297.619ns
  Clock Uncertainty:    0.430ns

  Clock Uncertainty:          0.430ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y62.AQ      Tcko                  0.405   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8
    SLICE_X15Y63.AX      net (fanout=1)        0.474   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8>
    SLICE_X15Y63.CLK     Tckdi       (-Th)    -0.046   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<8>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (0.451ns logic, 0.474ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6 (SLICE_X12Y62.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y62.CQ      Tcko                  0.200   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6
    SLICE_X12Y62.C5      net (fanout=1)        0.061   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<6>
    SLICE_X12Y62.CLK     Tah         (-Th)    -0.121   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<6>_rt
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5 (SLICE_X12Y62.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y62.BQ      Tcko                  0.200   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5
    SLICE_X12Y62.B5      net (fanout=1)        0.071   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<5>
    SLICE_X12Y62.CLK     Tah         (-Th)    -0.121   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<5>_rt
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.321ns logic, 0.071ns route)
                                                       (81.9% logic, 18.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i" TS_SYS_CLK3 / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X0Y36.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X3Y34.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X2Y24.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<1>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   9.021ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.909ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      7.133ns (Levels of Logic = 1)
  Clock Path Delay:     1.613ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X38Y14.CLK     net (fanout=539)      1.752   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.613ns (-5.511ns logic, 7.124ns route)

  Maximum Data Path at Slow Process Corner: host/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y14.AQ      Tcko                  0.525   host/okCH<0>
                                                       host/core0/core0/hi_busy
    Y19.O                net (fanout=1)        3.886   host/okCH<0>
    Y19.PAD              Tioop                 2.722   hi_out<0>
                                                       host/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      7.133ns (3.247ns logic, 3.886ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.486ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.659ns (Levels of Logic = 1)
  Clock Path Delay:     1.102ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X38Y14.CLK     net (fanout=539)      0.708   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.102ns (-1.699ns logic, 2.801ns route)

  Minimum Data Path at Fast Process Corner: host/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y14.AQ      Tcko                  0.234   host/okCH<0>
                                                       host/core0/core0/hi_busy
    Y19.O                net (fanout=1)        2.029   host/okCH<0>
    Y19.PAD              Tioop                 1.396   hi_out<0>
                                                       host/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.659ns (1.630ns logic, 2.029ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.010ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/timeout_3 (SLICE_X14Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.320ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/a0/timeout_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.082ns (Levels of Logic = 2)
  Clock Path Delay:     1.347ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to host/core0/core0/a0/timeout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp688.IMUX.8
    SLICE_X22Y18.D2      net (fanout=15)       4.803   hi_in_7_IBUF
    SLICE_X22Y18.DMUX    Tilo                  0.326   host/core0/core0/reset_inv
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X14Y3.SR       net (fanout=18)       3.175   host/core0/core0/a0/reset_sync
    SLICE_X14Y3.CLK      Trck                  0.221   host/core0/core0/a0/timeout<3>
                                                       host/core0/core0/a0/timeout_3
    -------------------------------------------------  ---------------------------
    Total                                     10.082ns (2.104ns logic, 7.978ns route)
                                                       (20.9% logic, 79.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/timeout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X14Y3.CLK      net (fanout=539)      1.424   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (-4.752ns logic, 6.099ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/timeout_2 (SLICE_X14Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.329ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/a0/timeout_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.073ns (Levels of Logic = 2)
  Clock Path Delay:     1.347ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to host/core0/core0/a0/timeout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp688.IMUX.8
    SLICE_X22Y18.D2      net (fanout=15)       4.803   hi_in_7_IBUF
    SLICE_X22Y18.DMUX    Tilo                  0.326   host/core0/core0/reset_inv
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X14Y3.SR       net (fanout=18)       3.175   host/core0/core0/a0/reset_sync
    SLICE_X14Y3.CLK      Trck                  0.212   host/core0/core0/a0/timeout<3>
                                                       host/core0/core0/a0/timeout_2
    -------------------------------------------------  ---------------------------
    Total                                     10.073ns (2.095ns logic, 7.978ns route)
                                                       (20.8% logic, 79.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/timeout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X14Y3.CLK      net (fanout=539)      1.424   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (-4.752ns logic, 6.099ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/timeout_1 (SLICE_X14Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.340ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/a0/timeout_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.062ns (Levels of Logic = 2)
  Clock Path Delay:     1.347ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to host/core0/core0/a0/timeout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp688.IMUX.8
    SLICE_X22Y18.D2      net (fanout=15)       4.803   hi_in_7_IBUF
    SLICE_X22Y18.DMUX    Tilo                  0.326   host/core0/core0/reset_inv
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X14Y3.SR       net (fanout=18)       3.175   host/core0/core0/a0/reset_sync
    SLICE_X14Y3.CLK      Trck                  0.201   host/core0/core0/a0/timeout<3>
                                                       host/core0/core0/a0/timeout_1
    -------------------------------------------------  ---------------------------
    Total                                     10.062ns (2.084ns logic, 7.978ns route)
                                                       (20.7% logic, 79.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/timeout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X14Y3.CLK      net (fanout=539)      1.424   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (-4.752ns logic, 6.099ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_wireupdate (SLICE_X22Y9.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.799ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.735ns (Levels of Logic = 2)
  Clock Path Delay:     1.161ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp688.IMUX.8
    SLICE_X22Y9.D4       net (fanout=15)       1.775   hi_in_7_IBUF
    SLICE_X22Y9.CLK      Tah         (-Th)    -0.197   ok1<28>
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11
                                                       host/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      2.735ns (0.960ns logic, 1.775ns route)
                                                       (35.1% logic, 64.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X22Y9.CLK      net (fanout=539)      0.740   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.161ns (-1.826ns logic, 2.987ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_reset (SLICE_X23Y10.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.892ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.831ns (Levels of Logic = 2)
  Clock Path Delay:     1.164ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp688.IMUX.8
    SLICE_X23Y10.A5      net (fanout=15)       1.913   hi_in_7_IBUF
    SLICE_X23Y10.CLK     Tah         (-Th)    -0.155   host/core0/N4
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11
                                                       host/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      2.831ns (0.918ns logic, 1.913ns route)
                                                       (32.4% logic, 67.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y10.CLK     net (fanout=539)      0.743   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.164ns (-1.826ns logic, 2.990ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_reset (SLICE_X23Y10.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.979ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.918ns (Levels of Logic = 2)
  Clock Path Delay:     1.164ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp688.IMUX.8
    SLICE_X21Y10.A3      net (fanout=15)       1.815   hi_in_7_IBUF
    SLICE_X21Y10.AMUX    Tilo                  0.203   host/core0/core0/_n0201_inv
                                                       host/core0/core0/state[31]_GND_2_o_equal_69_o_inv1_01
    SLICE_X23Y10.SR      net (fanout=2)        0.275   host/core0/core0/state[31]_GND_2_o_equal_69_o_inv1_0
    SLICE_X23Y10.CLK     Tcksr       (-Th)     0.138   host/core0/N4
                                                       host/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      2.918ns (0.828ns logic, 2.090ns route)
                                                       (28.4% logic, 71.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y10.CLK     net (fanout=539)      0.743   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.164ns (-1.826ns logic, 2.990ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   8.695ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/timeout_3 (SLICE_X14Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.635ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/a0/timeout_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.767ns (Levels of Logic = 2)
  Clock Path Delay:     1.347ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to host/core0/core0/a0/timeout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp688.IMUX.7
    SLICE_X22Y18.D3      net (fanout=14)       4.488   hi_in_6_IBUF
    SLICE_X22Y18.DMUX    Tilo                  0.326   host/core0/core0/reset_inv
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X14Y3.SR       net (fanout=18)       3.175   host/core0/core0/a0/reset_sync
    SLICE_X14Y3.CLK      Trck                  0.221   host/core0/core0/a0/timeout<3>
                                                       host/core0/core0/a0/timeout_3
    -------------------------------------------------  ---------------------------
    Total                                      9.767ns (2.104ns logic, 7.663ns route)
                                                       (21.5% logic, 78.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/timeout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X14Y3.CLK      net (fanout=539)      1.424   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (-4.752ns logic, 6.099ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/timeout_2 (SLICE_X14Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.644ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/a0/timeout_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.758ns (Levels of Logic = 2)
  Clock Path Delay:     1.347ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to host/core0/core0/a0/timeout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp688.IMUX.7
    SLICE_X22Y18.D3      net (fanout=14)       4.488   hi_in_6_IBUF
    SLICE_X22Y18.DMUX    Tilo                  0.326   host/core0/core0/reset_inv
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X14Y3.SR       net (fanout=18)       3.175   host/core0/core0/a0/reset_sync
    SLICE_X14Y3.CLK      Trck                  0.212   host/core0/core0/a0/timeout<3>
                                                       host/core0/core0/a0/timeout_2
    -------------------------------------------------  ---------------------------
    Total                                      9.758ns (2.095ns logic, 7.663ns route)
                                                       (21.5% logic, 78.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/timeout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X14Y3.CLK      net (fanout=539)      1.424   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (-4.752ns logic, 6.099ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/timeout_1 (SLICE_X14Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.655ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/a0/timeout_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.747ns (Levels of Logic = 2)
  Clock Path Delay:     1.347ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to host/core0/core0/a0/timeout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp688.IMUX.7
    SLICE_X22Y18.D3      net (fanout=14)       4.488   hi_in_6_IBUF
    SLICE_X22Y18.DMUX    Tilo                  0.326   host/core0/core0/reset_inv
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X14Y3.SR       net (fanout=18)       3.175   host/core0/core0/a0/reset_sync
    SLICE_X14Y3.CLK      Trck                  0.201   host/core0/core0/a0/timeout<3>
                                                       host/core0/core0/a0/timeout_1
    -------------------------------------------------  ---------------------------
    Total                                      9.747ns (2.084ns logic, 7.663ns route)
                                                       (21.4% logic, 78.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/timeout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X14Y3.CLK      net (fanout=539)      1.424   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (-4.752ns logic, 6.099ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_write (SLICE_X22Y17.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.119ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/ti_write (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.038ns (Levels of Logic = 2)
  Clock Path Delay:     1.144ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to host/core0/core0/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp688.IMUX.7
    SLICE_X22Y17.B4      net (fanout=14)       2.078   hi_in_6_IBUF
    SLICE_X22Y17.CLK     Tah         (-Th)    -0.197   ok1<27>
                                                       host/core0/core0/state_state[31]_GND_2_o_Select_92_o1
                                                       host/core0/core0/ti_write
    -------------------------------------------------  ---------------------------
    Total                                      3.038ns (0.960ns logic, 2.078ns route)
                                                       (31.6% logic, 68.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X22Y17.CLK     net (fanout=539)      0.723   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.144ns (-1.826ns logic, 2.970ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd2 (SLICE_X27Y11.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.223ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.165ns (Levels of Logic = 2)
  Clock Path Delay:     1.167ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to host/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp688.IMUX.7
    SLICE_X27Y11.A5      net (fanout=14)       2.187   hi_in_6_IBUF
    SLICE_X27Y11.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd2
                                                       host/core0/core0/state_FSM_FFd2_rstpot
                                                       host/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.165ns (0.978ns logic, 2.187ns route)
                                                       (30.9% logic, 69.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y11.CLK     net (fanout=539)      0.746   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.167ns (-1.826ns logic, 2.993ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_reset (SLICE_X23Y10.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.226ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.165ns (Levels of Logic = 2)
  Clock Path Delay:     1.164ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp688.IMUX.7
    SLICE_X23Y10.A2      net (fanout=14)       2.247   hi_in_6_IBUF
    SLICE_X23Y10.CLK     Tah         (-Th)    -0.155   host/core0/N4
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11
                                                       host/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      3.165ns (0.918ns logic, 2.247ns route)
                                                       (29.0% logic, 71.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y10.CLK     net (fanout=539)      0.743   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.164ns (-1.826ns logic, 2.990ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.821ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/timeout_3 (SLICE_X14Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.509ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/a0/timeout_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.893ns (Levels of Logic = 2)
  Clock Path Delay:     1.347ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to host/core0/core0/a0/timeout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp688.IMUX.6
    SLICE_X22Y18.D1      net (fanout=14)       5.614   hi_in_5_IBUF
    SLICE_X22Y18.DMUX    Tilo                  0.326   host/core0/core0/reset_inv
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X14Y3.SR       net (fanout=18)       3.175   host/core0/core0/a0/reset_sync
    SLICE_X14Y3.CLK      Trck                  0.221   host/core0/core0/a0/timeout<3>
                                                       host/core0/core0/a0/timeout_3
    -------------------------------------------------  ---------------------------
    Total                                     10.893ns (2.104ns logic, 8.789ns route)
                                                       (19.3% logic, 80.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/timeout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X14Y3.CLK      net (fanout=539)      1.424   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (-4.752ns logic, 6.099ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/timeout_2 (SLICE_X14Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.518ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/a0/timeout_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.884ns (Levels of Logic = 2)
  Clock Path Delay:     1.347ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to host/core0/core0/a0/timeout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp688.IMUX.6
    SLICE_X22Y18.D1      net (fanout=14)       5.614   hi_in_5_IBUF
    SLICE_X22Y18.DMUX    Tilo                  0.326   host/core0/core0/reset_inv
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X14Y3.SR       net (fanout=18)       3.175   host/core0/core0/a0/reset_sync
    SLICE_X14Y3.CLK      Trck                  0.212   host/core0/core0/a0/timeout<3>
                                                       host/core0/core0/a0/timeout_2
    -------------------------------------------------  ---------------------------
    Total                                     10.884ns (2.095ns logic, 8.789ns route)
                                                       (19.2% logic, 80.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/timeout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X14Y3.CLK      net (fanout=539)      1.424   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (-4.752ns logic, 6.099ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/timeout_1 (SLICE_X14Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.529ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/a0/timeout_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.873ns (Levels of Logic = 2)
  Clock Path Delay:     1.347ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to host/core0/core0/a0/timeout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp688.IMUX.6
    SLICE_X22Y18.D1      net (fanout=14)       5.614   hi_in_5_IBUF
    SLICE_X22Y18.DMUX    Tilo                  0.326   host/core0/core0/reset_inv
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X14Y3.SR       net (fanout=18)       3.175   host/core0/core0/a0/reset_sync
    SLICE_X14Y3.CLK      Trck                  0.201   host/core0/core0/a0/timeout<3>
                                                       host/core0/core0/a0/timeout_1
    -------------------------------------------------  ---------------------------
    Total                                     10.873ns (2.084ns logic, 8.789ns route)
                                                       (19.2% logic, 80.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/timeout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X14Y3.CLK      net (fanout=539)      1.424   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (-4.752ns logic, 6.099ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_wireupdate (SLICE_X22Y9.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.810ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.746ns (Levels of Logic = 2)
  Clock Path Delay:     1.161ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp688.IMUX.6
    SLICE_X22Y9.D6       net (fanout=14)       1.786   hi_in_5_IBUF
    SLICE_X22Y9.CLK      Tah         (-Th)    -0.197   ok1<28>
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11
                                                       host/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      2.746ns (0.960ns logic, 1.786ns route)
                                                       (35.0% logic, 65.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X22Y9.CLK      net (fanout=539)      0.740   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.161ns (-1.826ns logic, 2.987ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_reset (SLICE_X23Y10.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.952ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.891ns (Levels of Logic = 2)
  Clock Path Delay:     1.164ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp688.IMUX.6
    SLICE_X23Y10.A4      net (fanout=14)       1.973   hi_in_5_IBUF
    SLICE_X23Y10.CLK     Tah         (-Th)    -0.155   host/core0/N4
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11
                                                       host/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      2.891ns (0.918ns logic, 1.973ns route)
                                                       (31.8% logic, 68.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y10.CLK     net (fanout=539)      0.743   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.164ns (-1.826ns logic, 2.990ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd2 (SLICE_X27Y11.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.234ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.176ns (Levels of Logic = 2)
  Clock Path Delay:     1.167ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to host/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp688.IMUX.6
    SLICE_X27Y11.A3      net (fanout=14)       2.198   hi_in_5_IBUF
    SLICE_X27Y11.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd2
                                                       host/core0/core0/state_FSM_FFd2_rstpot
                                                       host/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.176ns (0.978ns logic, 2.198ns route)
                                                       (30.8% logic, 69.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y11.CLK     net (fanout=539)      0.746   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.167ns (-1.826ns logic, 2.993ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.054ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/timeout_3 (SLICE_X14Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.276ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/a0/timeout_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.126ns (Levels of Logic = 2)
  Clock Path Delay:     1.347ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to host/core0/core0/a0/timeout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp688.IMUX.5
    SLICE_X22Y18.D5      net (fanout=14)       4.847   hi_in_4_IBUF
    SLICE_X22Y18.DMUX    Tilo                  0.326   host/core0/core0/reset_inv
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X14Y3.SR       net (fanout=18)       3.175   host/core0/core0/a0/reset_sync
    SLICE_X14Y3.CLK      Trck                  0.221   host/core0/core0/a0/timeout<3>
                                                       host/core0/core0/a0/timeout_3
    -------------------------------------------------  ---------------------------
    Total                                     10.126ns (2.104ns logic, 8.022ns route)
                                                       (20.8% logic, 79.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/timeout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X14Y3.CLK      net (fanout=539)      1.424   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (-4.752ns logic, 6.099ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/timeout_2 (SLICE_X14Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.285ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/a0/timeout_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.117ns (Levels of Logic = 2)
  Clock Path Delay:     1.347ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to host/core0/core0/a0/timeout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp688.IMUX.5
    SLICE_X22Y18.D5      net (fanout=14)       4.847   hi_in_4_IBUF
    SLICE_X22Y18.DMUX    Tilo                  0.326   host/core0/core0/reset_inv
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X14Y3.SR       net (fanout=18)       3.175   host/core0/core0/a0/reset_sync
    SLICE_X14Y3.CLK      Trck                  0.212   host/core0/core0/a0/timeout<3>
                                                       host/core0/core0/a0/timeout_2
    -------------------------------------------------  ---------------------------
    Total                                     10.117ns (2.095ns logic, 8.022ns route)
                                                       (20.7% logic, 79.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/timeout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X14Y3.CLK      net (fanout=539)      1.424   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (-4.752ns logic, 6.099ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/timeout_1 (SLICE_X14Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.296ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/a0/timeout_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.106ns (Levels of Logic = 2)
  Clock Path Delay:     1.347ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to host/core0/core0/a0/timeout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp688.IMUX.5
    SLICE_X22Y18.D5      net (fanout=14)       4.847   hi_in_4_IBUF
    SLICE_X22Y18.DMUX    Tilo                  0.326   host/core0/core0/reset_inv
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X14Y3.SR       net (fanout=18)       3.175   host/core0/core0/a0/reset_sync
    SLICE_X14Y3.CLK      Trck                  0.201   host/core0/core0/a0/timeout<3>
                                                       host/core0/core0/a0/timeout_1
    -------------------------------------------------  ---------------------------
    Total                                     10.106ns (2.084ns logic, 8.022ns route)
                                                       (20.6% logic, 79.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/timeout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X14Y3.CLK      net (fanout=539)      1.424   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (-4.752ns logic, 6.099ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_wireupdate (SLICE_X22Y9.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.980ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.916ns (Levels of Logic = 2)
  Clock Path Delay:     1.161ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp688.IMUX.5
    SLICE_X22Y9.D3       net (fanout=14)       1.956   hi_in_4_IBUF
    SLICE_X22Y9.CLK      Tah         (-Th)    -0.197   ok1<28>
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11
                                                       host/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      2.916ns (0.960ns logic, 1.956ns route)
                                                       (32.9% logic, 67.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X22Y9.CLK      net (fanout=539)      0.740   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.161ns (-1.826ns logic, 2.987ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd2 (SLICE_X27Y11.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.984ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.926ns (Levels of Logic = 2)
  Clock Path Delay:     1.167ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to host/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp688.IMUX.5
    SLICE_X27Y11.A6      net (fanout=14)       1.948   hi_in_4_IBUF
    SLICE_X27Y11.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd2
                                                       host/core0/core0/state_FSM_FFd2_rstpot
                                                       host/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.926ns (0.978ns logic, 1.948ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y11.CLK     net (fanout=539)      0.746   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.167ns (-1.826ns logic, 2.993ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_reset (SLICE_X23Y10.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.031ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.970ns (Levels of Logic = 2)
  Clock Path Delay:     1.164ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp688.IMUX.5
    SLICE_X23Y10.A3      net (fanout=14)       2.052   hi_in_4_IBUF
    SLICE_X23Y10.CLK     Tah         (-Th)    -0.155   host/core0/N4
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11
                                                       host/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      2.970ns (0.918ns logic, 2.052ns route)
                                                       (30.9% logic, 69.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y10.CLK     net (fanout=539)      0.743   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.164ns (-1.826ns logic, 2.990ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.020ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X26Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.096ns (Levels of Logic = 2)
  Clock Path Delay:     1.351ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp688.IMUX.4
    SLICE_X25Y12.A4      net (fanout=1)        3.125   hi_in_3_IBUF
    SLICE_X25Y12.AMUX    Tilo                  0.337   host/core0/core0/hi_cmd<2>_2
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X26Y13.SR      net (fanout=2)        0.607   host/core0/core0/hi_cmd<2>_0
    SLICE_X26Y13.CLK     Tsrck                 0.470   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.096ns (2.364ns logic, 3.732ns route)
                                                       (38.8% logic, 61.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X26Y13.CLK     net (fanout=539)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.351ns (-4.752ns logic, 6.103ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X27Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.170ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.036ns (Levels of Logic = 2)
  Clock Path Delay:     1.351ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp688.IMUX.4
    SLICE_X25Y12.A4      net (fanout=1)        3.125   hi_in_3_IBUF
    SLICE_X25Y12.AMUX    Tilo                  0.337   host/core0/core0/hi_cmd<2>_2
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X27Y13.SR      net (fanout=2)        0.607   host/core0/core0/hi_cmd<2>_0
    SLICE_X27Y13.CLK     Tsrck                 0.410   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.036ns (2.304ns logic, 3.732ns route)
                                                       (38.2% logic, 61.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y13.CLK     net (fanout=539)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.351ns (-4.752ns logic, 6.103ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X26Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.260ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.945ns (Levels of Logic = 2)
  Clock Path Delay:     1.350ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp688.IMUX.4
    SLICE_X25Y12.A4      net (fanout=1)        3.125   hi_in_3_IBUF
    SLICE_X25Y12.A       Tilo                  0.259   host/core0/core0/hi_cmd<2>_2
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X26Y12.SR      net (fanout=2)        0.576   host/core0/core0/hi_cmd<2>_2
    SLICE_X26Y12.CLK     Tsrck                 0.428   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      5.945ns (2.244ns logic, 3.701ns route)
                                                       (37.7% logic, 62.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X26Y12.CLK     net (fanout=539)      1.427   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (-4.752ns logic, 6.102ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X27Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.766ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.511ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp688.IMUX.4
    SLICE_X25Y12.A4      net (fanout=1)        1.458   hi_in_3_IBUF
    SLICE_X25Y12.A       Tilo                  0.156   host/core0/core0/hi_cmd<2>_2
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X27Y12.SR      net (fanout=2)        0.265   host/core0/core0/hi_cmd<2>_2
    SLICE_X27Y12.CLK     Tcksr       (-Th)     0.131   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.511ns (0.788ns logic, 1.723ns route)
                                                       (31.4% logic, 68.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y12.CLK     net (fanout=539)      0.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.826ns logic, 2.996ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X27Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.842ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.588ns (Levels of Logic = 2)
  Clock Path Delay:     1.171ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp688.IMUX.4
    SLICE_X25Y12.A4      net (fanout=1)        1.458   hi_in_3_IBUF
    SLICE_X25Y12.AMUX    Tilo                  0.203   host/core0/core0/hi_cmd<2>_2
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X27Y13.SR      net (fanout=2)        0.295   host/core0/core0/hi_cmd<2>_0
    SLICE_X27Y13.CLK     Tcksr       (-Th)     0.131   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.588ns (0.835ns logic, 1.753ns route)
                                                       (32.3% logic, 67.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y13.CLK     net (fanout=539)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (-1.826ns logic, 2.997ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X26Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.915ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.660ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp688.IMUX.4
    SLICE_X25Y12.A4      net (fanout=1)        1.458   hi_in_3_IBUF
    SLICE_X25Y12.A       Tilo                  0.156   host/core0/core0/hi_cmd<2>_2
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X26Y12.SR      net (fanout=2)        0.265   host/core0/core0/hi_cmd<2>_2
    SLICE_X26Y12.CLK     Tcksr       (-Th)    -0.018   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.660ns (0.937ns logic, 1.723ns route)
                                                       (35.2% logic, 64.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X26Y12.CLK     net (fanout=539)      0.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.826ns logic, 2.996ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.560ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd17 (SLICE_X26Y11.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.570ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.632ns (Levels of Logic = 4)
  Clock Path Delay:     1.347ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp688.IMUX.3
    SLICE_X27Y13.A5      net (fanout=2)        3.431   hi_in_2_IBUF
    SLICE_X27Y13.AMUX    Tilo                  0.337   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd17-In2
    SLICE_X26Y11.B4      net (fanout=1)        0.523   host/core0/core0/state_FSM_FFd17-In2
    SLICE_X26Y11.B       Tilo                  0.254   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In3
    SLICE_X26Y11.C4      net (fanout=1)        0.330   host/core0/core0/state_FSM_FFd17-In3
    SLICE_X26Y11.CLK     Tas                   0.200   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In4
                                                       host/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      6.632ns (2.348ns logic, 4.284ns route)
                                                       (35.4% logic, 64.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X26Y11.CLK     net (fanout=539)      1.424   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (-4.752ns logic, 6.099ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X27Y12.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.139ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.066ns (Levels of Logic = 2)
  Clock Path Delay:     1.350ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp688.IMUX.3
    SLICE_X26Y13.D5      net (fanout=2)        3.440   hi_in_2_IBUF
    SLICE_X26Y13.D       Tilo                  0.254   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14-In11
    SLICE_X27Y12.AX      net (fanout=1)        0.701   host/core0/core0/state_FSM_FFd14-In1
    SLICE_X27Y12.CLK     Tdick                 0.114   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.066ns (1.925ns logic, 4.141ns route)
                                                       (31.7% logic, 68.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y12.CLK     net (fanout=539)      1.427   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (-4.752ns logic, 6.102ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X26Y12.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.387ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.818ns (Levels of Logic = 2)
  Clock Path Delay:     1.350ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp688.IMUX.3
    SLICE_X27Y13.A5      net (fanout=2)        3.431   hi_in_2_IBUF
    SLICE_X27Y13.A       Tilo                  0.259   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16-In11
    SLICE_X26Y12.AX      net (fanout=1)        0.486   host/core0/core0/state_FSM_FFd16-In1
    SLICE_X26Y12.CLK     Tdick                 0.085   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      5.818ns (1.901ns logic, 3.917ns route)
                                                       (32.7% logic, 67.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X26Y12.CLK     net (fanout=539)      1.427   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (-4.752ns logic, 6.102ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X26Y13.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.906ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.652ns (Levels of Logic = 2)
  Clock Path Delay:     1.171ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp688.IMUX.3
    SLICE_X26Y13.D5      net (fanout=2)        1.692   hi_in_2_IBUF
    SLICE_X26Y13.CLK     Tah         (-Th)    -0.197   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14-In11
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.652ns (0.960ns logic, 1.692ns route)
                                                       (36.2% logic, 63.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X26Y13.CLK     net (fanout=539)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (-1.826ns logic, 2.997ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X27Y13.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.922ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.668ns (Levels of Logic = 2)
  Clock Path Delay:     1.171ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp688.IMUX.3
    SLICE_X27Y13.A5      net (fanout=2)        1.690   hi_in_2_IBUF
    SLICE_X27Y13.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16-In11
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.668ns (0.978ns logic, 1.690ns route)
                                                       (36.7% logic, 63.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y13.CLK     net (fanout=539)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (-1.826ns logic, 2.997ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X26Y12.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.117ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.862ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp688.IMUX.3
    SLICE_X27Y13.A5      net (fanout=2)        1.690   hi_in_2_IBUF
    SLICE_X27Y13.A       Tilo                  0.156   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16-In11
    SLICE_X26Y12.AX      net (fanout=1)        0.212   host/core0/core0/state_FSM_FFd16-In1
    SLICE_X26Y12.CLK     Tckdi       (-Th)    -0.041   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.862ns (0.960ns logic, 1.902ns route)
                                                       (33.5% logic, 66.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X26Y12.CLK     net (fanout=539)      0.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.826ns logic, 2.996ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.839ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd17 (SLICE_X26Y11.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.291ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.911ns (Levels of Logic = 4)
  Clock Path Delay:     1.347ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp688.IMUX.2
    SLICE_X27Y13.A3      net (fanout=2)        4.710   hi_in_1_IBUF
    SLICE_X27Y13.AMUX    Tilo                  0.337   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd17-In2
    SLICE_X26Y11.B4      net (fanout=1)        0.523   host/core0/core0/state_FSM_FFd17-In2
    SLICE_X26Y11.B       Tilo                  0.254   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In3
    SLICE_X26Y11.C4      net (fanout=1)        0.330   host/core0/core0/state_FSM_FFd17-In3
    SLICE_X26Y11.CLK     Tas                   0.200   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In4
                                                       host/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      7.911ns (2.348ns logic, 5.563ns route)
                                                       (29.7% logic, 70.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X26Y11.CLK     net (fanout=539)      1.424   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (-4.752ns logic, 6.099ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X27Y12.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.867ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.338ns (Levels of Logic = 2)
  Clock Path Delay:     1.350ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp688.IMUX.2
    SLICE_X26Y13.D3      net (fanout=2)        4.712   hi_in_1_IBUF
    SLICE_X26Y13.D       Tilo                  0.254   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14-In11
    SLICE_X27Y12.AX      net (fanout=1)        0.701   host/core0/core0/state_FSM_FFd14-In1
    SLICE_X27Y12.CLK     Tdick                 0.114   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      7.338ns (1.925ns logic, 5.413ns route)
                                                       (26.2% logic, 73.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y12.CLK     net (fanout=539)      1.427   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (-4.752ns logic, 6.102ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X26Y12.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.108ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.097ns (Levels of Logic = 2)
  Clock Path Delay:     1.350ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp688.IMUX.2
    SLICE_X27Y13.A3      net (fanout=2)        4.710   hi_in_1_IBUF
    SLICE_X27Y13.A       Tilo                  0.259   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16-In11
    SLICE_X26Y12.AX      net (fanout=1)        0.486   host/core0/core0/state_FSM_FFd16-In1
    SLICE_X26Y12.CLK     Tdick                 0.085   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      7.097ns (1.901ns logic, 5.196ns route)
                                                       (26.8% logic, 73.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X26Y12.CLK     net (fanout=539)      1.427   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (-4.752ns logic, 6.102ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X26Y13.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.768ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.514ns (Levels of Logic = 2)
  Clock Path Delay:     1.171ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp688.IMUX.2
    SLICE_X26Y13.D3      net (fanout=2)        2.554   hi_in_1_IBUF
    SLICE_X26Y13.CLK     Tah         (-Th)    -0.197   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14-In11
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.514ns (0.960ns logic, 2.554ns route)
                                                       (27.3% logic, 72.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X26Y13.CLK     net (fanout=539)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (-1.826ns logic, 2.997ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X27Y13.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.784ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.530ns (Levels of Logic = 2)
  Clock Path Delay:     1.171ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp688.IMUX.2
    SLICE_X27Y13.A3      net (fanout=2)        2.552   hi_in_1_IBUF
    SLICE_X27Y13.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16-In11
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.530ns (0.978ns logic, 2.552ns route)
                                                       (27.7% logic, 72.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X27Y13.CLK     net (fanout=539)      0.750   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (-1.826ns logic, 2.997ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X26Y12.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.979ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.724ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp688.IMUX.2
    SLICE_X27Y13.A3      net (fanout=2)        2.552   hi_in_1_IBUF
    SLICE_X27Y13.A       Tilo                  0.156   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16-In11
    SLICE_X26Y12.AX      net (fanout=1)        0.212   host/core0/core0/state_FSM_FFd16-In1
    SLICE_X26Y12.CLK     Tckdi       (-Th)    -0.041   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.724ns (0.960ns logic, 2.764ns route)
                                                       (25.8% logic, 74.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X26Y12.CLK     net (fanout=539)      0.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.826ns logic, 2.996ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.720ns.
--------------------------------------------------------------------------------

Paths for end point host/delays[5].fdrein0 (ILOGIC_X20Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<5> (PAD)
  Destination:          host/delays[5].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<5> to host/delays[5].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V15.I                Tiopi                 1.557   hi_inout<5>
                                                       hi_inout<5>
                                                       host/delays[5].iobf0/IBUF
                                                       ProtoComp685.IMUX.5
    IODELAY_X20Y0.IDATAINnet (fanout=1)        0.153   host/iobf0_hi_datain<5>
    IODELAY_X20Y0.DATAOUTTioddo_IDATAIN        5.082   host/delays[5].iodelay_inst
                                                       host/delays[5].iodelay_inst
    ILOGIC_X20Y0.DDLY    net (fanout=1)        0.007   host/iodly0_datain<5>
    ILOGIC_X20Y0.CLK0    Tidockd               0.532   host/hi_datain<5>
                                                       ProtoComp738.D2OFFBYP_SRC.5
                                                       host/delays[5].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/delays[5].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X20Y0.CLK0    net (fanout=539)      1.963   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.752ns logic, 6.638ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[15].fdrein0 (ILOGIC_X25Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<15> (PAD)
  Destination:          host/delays[15].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<15> to host/delays[15].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.557   hi_inout<15>
                                                       hi_inout<15>
                                                       host/delays[15].iobf0/IBUF
                                                       ProtoComp685.IMUX.16
    IODELAY_X25Y1.IDATAINnet (fanout=1)        0.153   host/iobf0_hi_datain<15>
    IODELAY_X25Y1.DATAOUTTioddo_IDATAIN        5.082   host/delays[15].iodelay_inst
                                                       host/delays[15].iodelay_inst
    ILOGIC_X25Y1.DDLY    net (fanout=1)        0.007   host/iodly0_datain<15>
    ILOGIC_X25Y1.CLK0    Tidockd               0.532   host/hi_datain<15>
                                                       ProtoComp738.D2OFFBYP_SRC.15
                                                       host/delays[15].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/delays[15].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X25Y1.CLK0    net (fanout=539)      1.963   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.752ns logic, 6.638ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[6].fdrein0 (ILOGIC_X1Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.132ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<6> (PAD)
  Destination:          host/delays[6].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.908ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<6> to host/delays[6].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB2.I                Tiopi                 1.557   hi_inout<6>
                                                       hi_inout<6>
                                                       host/delays[6].iobf0/IBUF
                                                       ProtoComp685.IMUX.6
    IODELAY_X1Y0.IDATAIN net (fanout=1)        0.153   host/iobf0_hi_datain<6>
    IODELAY_X1Y0.DATAOUT Tioddo_IDATAIN        5.082   host/delays[6].iodelay_inst
                                                       host/delays[6].iodelay_inst
    ILOGIC_X1Y0.DDLY     net (fanout=1)        0.007   host/iodly0_datain<6>
    ILOGIC_X1Y0.CLK0     Tidockd               0.532   host/hi_datain<6>
                                                       ProtoComp738.D2OFFBYP_SRC.6
                                                       host/delays[6].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/delays[6].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X1Y0.CLK0     net (fanout=539)      1.985   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.908ns (-4.752ns logic, 6.660ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point host/delays[8].fdrein0 (ILOGIC_X8Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<8> (PAD)
  Destination:          host/delays[8].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.429ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<8> to host/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y7.I                 Tiopi                 0.763   hi_inout<8>
                                                       hi_inout<8>
                                                       host/delays[8].iobf0/IBUF
                                                       ProtoComp685.IMUX.8
    IODELAY_X8Y3.IDATAIN net (fanout=1)        0.093   host/iobf0_hi_datain<8>
    IODELAY_X8Y3.DATAOUT Tioddo_IDATAIN        1.178   host/delays[8].iodelay_inst
                                                       host/delays[8].iodelay_inst
    ILOGIC_X8Y3.DDLY     net (fanout=1)        0.005   host/iodly0_datain<8>
    ILOGIC_X8Y3.CLK0     Tiockdd     (-Th)    -0.136   host/hi_datain<8>
                                                       ProtoComp738.D2OFFBYP_SRC.8
                                                       host/delays[8].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X8Y3.CLK0     net (fanout=539)      1.008   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.429ns (-1.826ns logic, 3.255ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[3].fdrein0 (ILOGIC_X20Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          host/delays[3].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 3)
  Clock Path Delay:     1.409ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to host/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       host/delays[3].iobf0/IBUF
                                                       ProtoComp685.IMUX.3
    IODELAY_X20Y2.IDATAINnet (fanout=1)        0.091   host/iobf0_hi_datain<3>
    IODELAY_X20Y2.DATAOUTTioddo_IDATAIN        1.178   host/delays[3].iodelay_inst
                                                       host/delays[3].iodelay_inst
    ILOGIC_X20Y2.DDLY    net (fanout=1)        0.005   host/iodly0_datain<3>
    ILOGIC_X20Y2.CLK0    Tiockdd     (-Th)    -0.136   host/hi_datain<3>
                                                       ProtoComp738.D2OFFBYP_SRC.3
                                                       host/delays[3].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (2.077ns logic, 0.096ns route)
                                                       (95.6% logic, 4.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X20Y2.CLK0    net (fanout=539)      0.988   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.409ns (-1.826ns logic, 3.235ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[2].fdrein0 (ILOGIC_X14Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<2> (PAD)
  Destination:          host/delays[2].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<2> to host/delays[2].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y13.I                Tiopi                 0.763   hi_inout<2>
                                                       hi_inout<2>
                                                       host/delays[2].iobf0/IBUF
                                                       ProtoComp685.IMUX.2
    IODELAY_X14Y3.IDATAINnet (fanout=1)        0.093   host/iobf0_hi_datain<2>
    IODELAY_X14Y3.DATAOUTTioddo_IDATAIN        1.178   host/delays[2].iodelay_inst
                                                       host/delays[2].iodelay_inst
    ILOGIC_X14Y3.DDLY    net (fanout=1)        0.005   host/iodly0_datain<2>
    ILOGIC_X14Y3.CLK0    Tiockdd     (-Th)    -0.136   host/hi_datain<2>
                                                       ProtoComp738.D2OFFBYP_SRC.2
                                                       host/delays[2].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/delays[2].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X14Y3.CLK0    net (fanout=539)      0.989   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-1.826ns logic, 3.236ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.778ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<8> (Y7.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.852ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[8].fdreout0 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.263ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[8].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X8Y3.CLK0     net (fanout=539)      2.402   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (-5.511ns logic, 7.774ns route)

  Maximum Data Path at Slow Process Corner: host/delays[8].fdreout0 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y3.OQ       Tockq                 1.080   host/fdreout0_hi_dataout<8>
                                                       host/delays[8].fdreout0
    Y7.O                 net (fanout=1)        0.438   host/fdreout0_hi_dataout<8>
    Y7.PAD               Tioop                 2.722   hi_inout<8>
                                                       host/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.233ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[8].fdreout1 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.263ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[8].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X8Y3.CLK0     net (fanout=539)      2.402   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (-5.511ns logic, 7.774ns route)

  Maximum Data Path at Slow Process Corner: host/delays[8].fdreout1 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y3.TQ       Tockq                 0.699   host/fdreout0_hi_dataout<8>
                                                       host/delays[8].fdreout1
    Y7.T                 net (fanout=1)        0.438   host/fdreout1_hi_drive<8>
    Y7.PAD               Tiotp                 2.722   hi_inout<8>
                                                       host/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<2> (Y13.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.872ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[2].fdreout0 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.243ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[2].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X14Y3.CLK0    net (fanout=539)      2.382   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.243ns (-5.511ns logic, 7.754ns route)

  Maximum Data Path at Slow Process Corner: host/delays[2].fdreout0 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.OQ      Tockq                 1.080   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout0
    Y13.O                net (fanout=1)        0.438   host/fdreout0_hi_dataout<2>
    Y13.PAD              Tioop                 2.722   hi_inout<2>
                                                       host/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.253ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[2].fdreout1 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.243ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[2].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X14Y3.CLK0    net (fanout=539)      2.382   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.243ns (-5.511ns logic, 7.754ns route)

  Maximum Data Path at Slow Process Corner: host/delays[2].fdreout1 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.TQ      Tockq                 0.699   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout1
    Y13.T                net (fanout=1)        0.438   host/fdreout1_hi_drive<2>
    Y13.PAD              Tiotp                 2.722   hi_inout<2>
                                                       host/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<3> (AB18.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.873ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[3].fdreout0 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.242ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[3].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y2.CLK0    net (fanout=539)      2.381   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.242ns (-5.511ns logic, 7.753ns route)

  Maximum Data Path at Slow Process Corner: host/delays[3].fdreout0 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y2.OQ      Tockq                 1.080   host/fdreout0_hi_dataout<3>
                                                       host/delays[3].fdreout0
    AB18.O               net (fanout=1)        0.438   host/fdreout0_hi_dataout<3>
    AB18.PAD             Tioop                 2.722   hi_inout<3>
                                                       host/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.254ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[3].fdreout1 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.242ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[3].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y2.CLK0    net (fanout=539)      2.381   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.242ns (-5.511ns logic, 7.753ns route)

  Maximum Data Path at Slow Process Corner: host/delays[3].fdreout1 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y2.TQ      Tockq                 0.699   host/fdreout0_hi_dataout<3>
                                                       host/delays[3].fdreout1
    AB18.T               net (fanout=1)        0.438   host/fdreout1_hi_drive<3>
    AB18.PAD             Tiotp                 2.722   hi_inout<3>
                                                       host/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<15> (AA20.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.052ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[15].fdreout0 (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.327ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[15].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X25Y1.CLK0    net (fanout=539)      0.933   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (-1.699ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: host/delays[15].fdreout0 to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.OQ      Tockq                 0.336   host/fdreout0_hi_dataout<15>
                                                       host/delays[15].fdreout0
    AA20.O               net (fanout=1)        0.268   host/fdreout0_hi_dataout<15>
    AA20.PAD             Tioop                 1.396   hi_inout<15>
                                                       host/delays[15].iobf0/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.944ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[15].fdreout1 (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.327ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[15].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X25Y1.CLK0    net (fanout=539)      0.933   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (-1.699ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: host/delays[15].fdreout1 to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.TQ      Tockq                 0.228   host/fdreout0_hi_dataout<15>
                                                       host/delays[15].fdreout1
    AA20.T               net (fanout=1)        0.268   host/fdreout1_hi_drive<15>
    AA20.PAD             Tiotp                 1.396   hi_inout<15>
                                                       host/delays[15].iobf0/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<5> (V15.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.053ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[5].fdreout0 (FF)
  Destination:          hi_inout<5> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.328ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y0.CLK0    net (fanout=539)      0.934   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.328ns (-1.699ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: host/delays[5].fdreout0 to hi_inout<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y0.OQ      Tockq                 0.336   host/fdreout0_hi_dataout<5>
                                                       host/delays[5].fdreout0
    V15.O                net (fanout=1)        0.268   host/fdreout0_hi_dataout<5>
    V15.PAD              Tioop                 1.396   hi_inout<5>
                                                       host/delays[5].iobf0/OBUFT
                                                       hi_inout<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.945ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[5].fdreout1 (FF)
  Destination:          hi_inout<5> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.328ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[5].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y0.CLK0    net (fanout=539)      0.934   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.328ns (-1.699ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: host/delays[5].fdreout1 to hi_inout<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y0.TQ      Tockq                 0.228   host/fdreout0_hi_dataout<5>
                                                       host/delays[5].fdreout1
    V15.T                net (fanout=1)        0.268   host/fdreout1_hi_drive<5>
    V15.PAD              Tiotp                 1.396   hi_inout<5>
                                                       host/delays[5].iobf0/OBUFT
                                                       hi_inout<5>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<6> (AB2.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.075ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[6].fdreout0 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.350ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[6].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X1Y0.CLK0     net (fanout=539)      0.956   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (-1.699ns logic, 3.049ns route)

  Minimum Data Path at Fast Process Corner: host/delays[6].fdreout0 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y0.OQ       Tockq                 0.336   host/fdreout0_hi_dataout<6>
                                                       host/delays[6].fdreout0
    AB2.O                net (fanout=1)        0.268   host/fdreout0_hi_dataout<6>
    AB2.PAD              Tioop                 1.396   hi_inout<6>
                                                       host/delays[6].iobf0/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.967ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[6].fdreout1 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.350ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[6].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp688.IMUX.1
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X1Y0.CLK0     net (fanout=539)      0.956   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (-1.699ns logic, 3.049ns route)

  Minimum Data Path at Fast Process Corner: host/delays[6].fdreout1 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y0.TQ       Tockq                 0.228   host/fdreout0_hi_dataout<6>
                                                       host/delays[6].fdreout1
    AB2.T                net (fanout=1)        0.268   host/fdreout1_hi_drive<6>
    AB2.PAD              Tiotp                 1.396   hi_inout<6>
                                                       host/delays[6].iobf0/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|     16.464ns|            0|            0|            3|        42366|
| TS_host_dcm_clk0              |     20.830ns|     16.464ns|          N/A|            0|            0|        42366|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_SYS_CLK3
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK3                    |     10.000ns|    310.146ns|   6191.500ns|           48|          133|         2374|       373508|
| TS_SDRAM_FIFO_inst_memc3_infra|     12.800ns|     12.466ns|          N/A|            0|            0|        13112|            0|
| structure_inst_mcb_drp_clk_buf|             |             |             |             |             |             |             |
| g_in                          |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_180     |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_0       |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      6.400ns|   3962.560ns|          N/A|           10|            0|         4315|            0|
| structure_inst_clk0_bufg_in   |             |             |             |             |             |             |             |
| TS_variable_freq_clk_generator|     11.905ns|     13.684ns|          N/A|          123|            0|       356081|            0|
| _inst_clkout_i                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    6.839(R)|      SLOW  |   -2.068(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    5.560(R)|      SLOW  |   -1.206(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    5.020(R)|      SLOW  |   -1.066(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |    9.054(R)|      SLOW  |   -1.480(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |    9.821(R)|      SLOW  |   -1.310(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |    8.695(R)|      SLOW  |   -1.619(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |    9.010(R)|      SLOW  |   -1.299(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    5.660(R)|      SLOW  |   -0.489(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    5.642(R)|      SLOW  |   -0.471(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         6.730(R)|      SLOW  |         2.968(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         6.730(R)|      SLOW  |         2.968(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         6.758(R)|      SLOW  |         2.996(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         6.757(R)|      SLOW  |         2.995(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         6.757(R)|      SLOW  |         2.995(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |         6.707(R)|      SLOW  |         2.945(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |         6.729(R)|      SLOW  |         2.967(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |         6.729(R)|      SLOW  |         2.967(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         6.778(R)|      SLOW  |         3.016(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |         6.729(R)|      SLOW  |         2.967(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|         6.729(R)|      SLOW  |         2.967(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         6.729(R)|      SLOW  |         2.967(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|         6.729(R)|      SLOW  |         2.967(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|         6.756(R)|      SLOW  |         2.994(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|         6.756(R)|      SLOW  |         2.994(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|         6.706(R)|      SLOW  |         2.944(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |         9.021(R)|      SLOW  |         4.486(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk1_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1_in        |   14.794|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   16.464|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.711; Ideal Clock Offset To Actual Clock 2.239; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |    9.010(R)|      SLOW  |   -1.299(R)|      FAST  |    4.320|    8.799|       -2.239|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.010|         -  |      -1.299|         -  |    4.320|    8.799|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.076; Ideal Clock Offset To Actual Clock 2.242; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |    8.695(R)|      SLOW  |   -1.619(R)|      FAST  |    4.635|    9.119|       -2.242|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       8.695|         -  |      -1.619|         -  |    4.635|    9.119|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.511; Ideal Clock Offset To Actual Clock 2.651; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |    9.821(R)|      SLOW  |   -1.310(R)|      FAST  |    3.509|    8.810|       -2.651|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.821|         -  |      -1.310|         -  |    3.509|    8.810|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.574; Ideal Clock Offset To Actual Clock 2.352; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |    9.054(R)|      SLOW  |   -1.480(R)|      FAST  |    4.276|    8.980|       -2.352|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.054|         -  |      -1.480|         -  |    4.276|    8.980|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 3.954; Ideal Clock Offset To Actual Clock -0.672; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    5.020(R)|      SLOW  |   -1.066(R)|      FAST  |    9.110|    7.766|        0.672|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.020|         -  |      -1.066|         -  |    9.110|    7.766|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.354; Ideal Clock Offset To Actual Clock -0.332; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    5.560(R)|      SLOW  |   -1.206(R)|      FAST  |    8.570|    7.906|        0.332|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.560|         -  |      -1.206|         -  |    8.570|    7.906|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.771; Ideal Clock Offset To Actual Clock 0.739; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    6.839(R)|      SLOW  |   -2.068(R)|      FAST  |    7.291|    8.768|       -0.739|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.839|         -  |      -2.068|         -  |    7.291|    8.768|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 5.249; Ideal Clock Offset To Actual Clock -1.820; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<1>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<2>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<3>       |    5.660(R)|      SLOW  |   -0.489(R)|      FAST  |    4.170|    0.489|        1.841|
hi_inout<4>       |    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |    4.168|    0.491|        1.839|
hi_inout<5>       |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |    4.110|    0.549|        1.781|
hi_inout<6>       |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<7>       |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<8>       |    5.642(R)|      SLOW  |   -0.471(R)|      FAST  |    4.188|    0.471|        1.859|
hi_inout<9>       |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<10>      |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<11>      |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<12>      |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<13>      |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<14>      |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |    4.167|    0.492|        1.838|
hi_inout<15>      |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |    4.110|    0.549|        1.781|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.720|         -  |      -0.471|         -  |    4.110|    0.471|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |        9.021|      SLOW  |        4.486|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 0.072 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        6.730|      SLOW  |        2.968|      FAST  |         0.024|
hi_inout<1>                                    |        6.730|      SLOW  |        2.968|      FAST  |         0.024|
hi_inout<2>                                    |        6.758|      SLOW  |        2.996|      FAST  |         0.052|
hi_inout<3>                                    |        6.757|      SLOW  |        2.995|      FAST  |         0.051|
hi_inout<4>                                    |        6.757|      SLOW  |        2.995|      FAST  |         0.051|
hi_inout<5>                                    |        6.707|      SLOW  |        2.945|      FAST  |         0.001|
hi_inout<6>                                    |        6.729|      SLOW  |        2.967|      FAST  |         0.023|
hi_inout<7>                                    |        6.729|      SLOW  |        2.967|      FAST  |         0.023|
hi_inout<8>                                    |        6.778|      SLOW  |        3.016|      FAST  |         0.072|
hi_inout<9>                                    |        6.729|      SLOW  |        2.967|      FAST  |         0.023|
hi_inout<10>                                   |        6.729|      SLOW  |        2.967|      FAST  |         0.023|
hi_inout<11>                                   |        6.729|      SLOW  |        2.967|      FAST  |         0.023|
hi_inout<12>                                   |        6.729|      SLOW  |        2.967|      FAST  |         0.023|
hi_inout<13>                                   |        6.756|      SLOW  |        2.994|      FAST  |         0.050|
hi_inout<14>                                   |        6.756|      SLOW  |        2.994|      FAST  |         0.050|
hi_inout<15>                                   |        6.706|      SLOW  |        2.944|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 181  Score: 867957  (Setup/Max: 864384, Hold: 3573)

Constraints cover 419310 paths, 0 nets, and 36585 connections

Design statistics:
   Minimum period: 3962.560ns{1}   (Maximum frequency:   0.252MHz)
   Minimum input required time before clock:   9.821ns
   Minimum output required time after clock:   9.021ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 31 07:27:08 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 412 MB



