#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000014c3620edf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000014c3624ad90_0 .net "PC", 31 0, v0000014c36245f80_0;  1 drivers
v0000014c3624b470_0 .var "clk", 0 0;
v0000014c3624ae30_0 .net "clkout", 0 0, L_0000014c3628ea90;  1 drivers
v0000014c3624aed0_0 .net "cycles_consumed", 31 0, v0000014c3624a570_0;  1 drivers
v0000014c3624af70_0 .var "rst", 0 0;
S_0000014c361b5d10 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000014c3620edf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000014c36223190 .param/l "RType" 0 4 2, C4<000000>;
P_0000014c362231c8 .param/l "add" 0 4 5, C4<100000>;
P_0000014c36223200 .param/l "addi" 0 4 8, C4<001000>;
P_0000014c36223238 .param/l "addu" 0 4 5, C4<100001>;
P_0000014c36223270 .param/l "and_" 0 4 5, C4<100100>;
P_0000014c362232a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000014c362232e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000014c36223318 .param/l "bne" 0 4 10, C4<000101>;
P_0000014c36223350 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000014c36223388 .param/l "j" 0 4 12, C4<000010>;
P_0000014c362233c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000014c362233f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000014c36223430 .param/l "lw" 0 4 8, C4<100011>;
P_0000014c36223468 .param/l "nor_" 0 4 5, C4<100111>;
P_0000014c362234a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000014c362234d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000014c36223510 .param/l "sgt" 0 4 6, C4<101011>;
P_0000014c36223548 .param/l "sll" 0 4 6, C4<000000>;
P_0000014c36223580 .param/l "slt" 0 4 5, C4<101010>;
P_0000014c362235b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000014c362235f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000014c36223628 .param/l "sub" 0 4 5, C4<100010>;
P_0000014c36223660 .param/l "subu" 0 4 5, C4<100011>;
P_0000014c36223698 .param/l "sw" 0 4 8, C4<101011>;
P_0000014c362236d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000014c36223708 .param/l "xori" 0 4 8, C4<001110>;
L_0000014c3628e7f0 .functor NOT 1, v0000014c3624af70_0, C4<0>, C4<0>, C4<0>;
L_0000014c3628f200 .functor NOT 1, v0000014c3624af70_0, C4<0>, C4<0>, C4<0>;
L_0000014c3628ed30 .functor NOT 1, v0000014c3624af70_0, C4<0>, C4<0>, C4<0>;
L_0000014c3628eb70 .functor NOT 1, v0000014c3624af70_0, C4<0>, C4<0>, C4<0>;
L_0000014c3628f190 .functor NOT 1, v0000014c3624af70_0, C4<0>, C4<0>, C4<0>;
L_0000014c3628f270 .functor NOT 1, v0000014c3624af70_0, C4<0>, C4<0>, C4<0>;
L_0000014c3628ee10 .functor NOT 1, v0000014c3624af70_0, C4<0>, C4<0>, C4<0>;
L_0000014c3628f510 .functor NOT 1, v0000014c3624af70_0, C4<0>, C4<0>, C4<0>;
L_0000014c3628ea90 .functor OR 1, v0000014c3624b470_0, v0000014c36217be0_0, C4<0>, C4<0>;
L_0000014c3628f350 .functor OR 1, L_0000014c3624d160, L_0000014c3624d700, C4<0>, C4<0>;
L_0000014c3628e6a0 .functor AND 1, L_0000014c3624ce40, L_0000014c3624da20, C4<1>, C4<1>;
L_0000014c3628ea20 .functor NOT 1, v0000014c3624af70_0, C4<0>, C4<0>, C4<0>;
L_0000014c3628f430 .functor OR 1, L_0000014c3624d2a0, L_0000014c3624d3e0, C4<0>, C4<0>;
L_0000014c3628f4a0 .functor OR 1, L_0000014c3628f430, L_0000014c3624d8e0, C4<0>, C4<0>;
L_0000014c3628e630 .functor OR 1, L_0000014c3624df20, L_0000014c362e7f20, C4<0>, C4<0>;
L_0000014c3628e710 .functor AND 1, L_0000014c3624de80, L_0000014c3628e630, C4<1>, C4<1>;
L_0000014c3628e860 .functor OR 1, L_0000014c362e9320, L_0000014c362e9460, C4<0>, C4<0>;
L_0000014c3628e8d0 .functor AND 1, L_0000014c362e89c0, L_0000014c3628e860, C4<1>, C4<1>;
L_0000014c3628ee80 .functor NOT 1, L_0000014c3628ea90, C4<0>, C4<0>, C4<0>;
v0000014c362444a0_0 .net "ALUOp", 3 0, v0000014c36217280_0;  1 drivers
v0000014c36244540_0 .net "ALUResult", 31 0, v0000014c362442c0_0;  1 drivers
v0000014c36244860_0 .net "ALUSrc", 0 0, v0000014c36215f20_0;  1 drivers
v0000014c36246730_0 .net "ALUin2", 31 0, L_0000014c362e7fc0;  1 drivers
v0000014c36247f90_0 .net "MemReadEn", 0 0, v0000014c36216e20_0;  1 drivers
v0000014c362479f0_0 .net "MemWriteEn", 0 0, v0000014c362175a0_0;  1 drivers
v0000014c36247bd0_0 .net "MemtoReg", 0 0, v0000014c362176e0_0;  1 drivers
v0000014c36247d10_0 .net "PC", 31 0, v0000014c36245f80_0;  alias, 1 drivers
v0000014c362478b0_0 .net "PCPlus1", 31 0, L_0000014c3624dfc0;  1 drivers
v0000014c36247310_0 .net "PCsrc", 0 0, v0000014c36245ee0_0;  1 drivers
v0000014c36246870_0 .net "RegDst", 0 0, v0000014c36217960_0;  1 drivers
v0000014c362462d0_0 .net "RegWriteEn", 0 0, v0000014c36217aa0_0;  1 drivers
v0000014c36246370_0 .net "WriteRegister", 4 0, L_0000014c3624d200;  1 drivers
v0000014c36247c70_0 .net *"_ivl_0", 0 0, L_0000014c3628e7f0;  1 drivers
L_0000014c3628f640 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000014c36247630_0 .net/2u *"_ivl_10", 4 0, L_0000014c3628f640;  1 drivers
L_0000014c3628fa30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c36247130_0 .net *"_ivl_101", 15 0, L_0000014c3628fa30;  1 drivers
v0000014c362474f0_0 .net *"_ivl_102", 31 0, L_0000014c3624c800;  1 drivers
L_0000014c3628fa78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c36247270_0 .net *"_ivl_105", 25 0, L_0000014c3628fa78;  1 drivers
L_0000014c3628fac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c36247db0_0 .net/2u *"_ivl_106", 31 0, L_0000014c3628fac0;  1 drivers
v0000014c36248030_0 .net *"_ivl_108", 0 0, L_0000014c3624ce40;  1 drivers
L_0000014c3628fb08 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000014c36246eb0_0 .net/2u *"_ivl_110", 5 0, L_0000014c3628fb08;  1 drivers
v0000014c36247950_0 .net *"_ivl_112", 0 0, L_0000014c3624da20;  1 drivers
v0000014c36246910_0 .net *"_ivl_115", 0 0, L_0000014c3628e6a0;  1 drivers
v0000014c36247090_0 .net *"_ivl_116", 47 0, L_0000014c3624c3a0;  1 drivers
L_0000014c3628fb50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c36246410_0 .net *"_ivl_119", 15 0, L_0000014c3628fb50;  1 drivers
L_0000014c3628f688 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000014c36247590_0 .net/2u *"_ivl_12", 5 0, L_0000014c3628f688;  1 drivers
v0000014c36246e10_0 .net *"_ivl_120", 47 0, L_0000014c3624c620;  1 drivers
L_0000014c3628fb98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c36248170_0 .net *"_ivl_123", 15 0, L_0000014c3628fb98;  1 drivers
v0000014c36246ff0_0 .net *"_ivl_125", 0 0, L_0000014c3624dd40;  1 drivers
v0000014c362464b0_0 .net *"_ivl_126", 31 0, L_0000014c3624dde0;  1 drivers
v0000014c36247e50_0 .net *"_ivl_128", 47 0, L_0000014c3624c440;  1 drivers
v0000014c36246c30_0 .net *"_ivl_130", 47 0, L_0000014c3624c940;  1 drivers
v0000014c36247770_0 .net *"_ivl_132", 47 0, L_0000014c3624d980;  1 drivers
v0000014c362467d0_0 .net *"_ivl_134", 47 0, L_0000014c3624cbc0;  1 drivers
v0000014c36247a90_0 .net *"_ivl_14", 0 0, L_0000014c3624b8d0;  1 drivers
v0000014c36247ef0_0 .net *"_ivl_140", 0 0, L_0000014c3628ea20;  1 drivers
L_0000014c3628fc28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c362473b0_0 .net/2u *"_ivl_142", 31 0, L_0000014c3628fc28;  1 drivers
L_0000014c3628fd00 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000014c362480d0_0 .net/2u *"_ivl_146", 5 0, L_0000014c3628fd00;  1 drivers
v0000014c36246550_0 .net *"_ivl_148", 0 0, L_0000014c3624d2a0;  1 drivers
L_0000014c3628fd48 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000014c362471d0_0 .net/2u *"_ivl_150", 5 0, L_0000014c3628fd48;  1 drivers
v0000014c36246f50_0 .net *"_ivl_152", 0 0, L_0000014c3624d3e0;  1 drivers
v0000014c362465f0_0 .net *"_ivl_155", 0 0, L_0000014c3628f430;  1 drivers
L_0000014c3628fd90 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000014c362476d0_0 .net/2u *"_ivl_156", 5 0, L_0000014c3628fd90;  1 drivers
v0000014c36247450_0 .net *"_ivl_158", 0 0, L_0000014c3624d8e0;  1 drivers
L_0000014c3628f6d0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000014c36247810_0 .net/2u *"_ivl_16", 4 0, L_0000014c3628f6d0;  1 drivers
v0000014c36247b30_0 .net *"_ivl_161", 0 0, L_0000014c3628f4a0;  1 drivers
L_0000014c3628fdd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c36246690_0 .net/2u *"_ivl_162", 15 0, L_0000014c3628fdd8;  1 drivers
v0000014c362469b0_0 .net *"_ivl_164", 31 0, L_0000014c3624dac0;  1 drivers
v0000014c36246a50_0 .net *"_ivl_167", 0 0, L_0000014c3624d480;  1 drivers
v0000014c36246af0_0 .net *"_ivl_168", 15 0, L_0000014c3624e100;  1 drivers
v0000014c36246b90_0 .net *"_ivl_170", 31 0, L_0000014c3624d5c0;  1 drivers
v0000014c36246cd0_0 .net *"_ivl_174", 31 0, L_0000014c3624dc00;  1 drivers
L_0000014c3628fe20 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c36246d70_0 .net *"_ivl_177", 25 0, L_0000014c3628fe20;  1 drivers
L_0000014c3628fe68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c36249780_0 .net/2u *"_ivl_178", 31 0, L_0000014c3628fe68;  1 drivers
v0000014c36249000_0 .net *"_ivl_180", 0 0, L_0000014c3624de80;  1 drivers
L_0000014c3628feb0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000014c362498c0_0 .net/2u *"_ivl_182", 5 0, L_0000014c3628feb0;  1 drivers
v0000014c36249140_0 .net *"_ivl_184", 0 0, L_0000014c3624df20;  1 drivers
L_0000014c3628fef8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000014c36248920_0 .net/2u *"_ivl_186", 5 0, L_0000014c3628fef8;  1 drivers
v0000014c36249820_0 .net *"_ivl_188", 0 0, L_0000014c362e7f20;  1 drivers
v0000014c36249960_0 .net *"_ivl_19", 4 0, L_0000014c3624b010;  1 drivers
v0000014c36248600_0 .net *"_ivl_191", 0 0, L_0000014c3628e630;  1 drivers
v0000014c362496e0_0 .net *"_ivl_193", 0 0, L_0000014c3628e710;  1 drivers
L_0000014c3628ff40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000014c36249a00_0 .net/2u *"_ivl_194", 5 0, L_0000014c3628ff40;  1 drivers
v0000014c36249500_0 .net *"_ivl_196", 0 0, L_0000014c362e8ce0;  1 drivers
L_0000014c3628ff88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000014c362489c0_0 .net/2u *"_ivl_198", 31 0, L_0000014c3628ff88;  1 drivers
L_0000014c3628f5f8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000014c36249640_0 .net/2u *"_ivl_2", 5 0, L_0000014c3628f5f8;  1 drivers
v0000014c36249f00_0 .net *"_ivl_20", 4 0, L_0000014c3624b290;  1 drivers
v0000014c36249aa0_0 .net *"_ivl_200", 31 0, L_0000014c362e84c0;  1 drivers
v0000014c36249b40_0 .net *"_ivl_204", 31 0, L_0000014c362e9500;  1 drivers
L_0000014c3628ffd0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c36248560_0 .net *"_ivl_207", 25 0, L_0000014c3628ffd0;  1 drivers
L_0000014c36290018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c36249280_0 .net/2u *"_ivl_208", 31 0, L_0000014c36290018;  1 drivers
v0000014c362491e0_0 .net *"_ivl_210", 0 0, L_0000014c362e89c0;  1 drivers
L_0000014c36290060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000014c362495a0_0 .net/2u *"_ivl_212", 5 0, L_0000014c36290060;  1 drivers
v0000014c362484c0_0 .net *"_ivl_214", 0 0, L_0000014c362e9320;  1 drivers
L_0000014c362900a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000014c36248e20_0 .net/2u *"_ivl_216", 5 0, L_0000014c362900a8;  1 drivers
v0000014c36249be0_0 .net *"_ivl_218", 0 0, L_0000014c362e9460;  1 drivers
v0000014c36248a60_0 .net *"_ivl_221", 0 0, L_0000014c3628e860;  1 drivers
v0000014c36248b00_0 .net *"_ivl_223", 0 0, L_0000014c3628e8d0;  1 drivers
L_0000014c362900f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000014c36249c80_0 .net/2u *"_ivl_224", 5 0, L_0000014c362900f0;  1 drivers
v0000014c3624a0e0_0 .net *"_ivl_226", 0 0, L_0000014c362e93c0;  1 drivers
v0000014c36248ba0_0 .net *"_ivl_228", 31 0, L_0000014c362e7660;  1 drivers
v0000014c362486a0_0 .net *"_ivl_24", 0 0, L_0000014c3628ed30;  1 drivers
L_0000014c3628f718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000014c36249320_0 .net/2u *"_ivl_26", 4 0, L_0000014c3628f718;  1 drivers
v0000014c36249dc0_0 .net *"_ivl_29", 4 0, L_0000014c3624b510;  1 drivers
v0000014c362490a0_0 .net *"_ivl_32", 0 0, L_0000014c3628eb70;  1 drivers
L_0000014c3628f760 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000014c362493c0_0 .net/2u *"_ivl_34", 4 0, L_0000014c3628f760;  1 drivers
v0000014c36249460_0 .net *"_ivl_37", 4 0, L_0000014c3624b650;  1 drivers
v0000014c36248f60_0 .net *"_ivl_40", 0 0, L_0000014c3628f190;  1 drivers
L_0000014c3628f7a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c36248c40_0 .net/2u *"_ivl_42", 15 0, L_0000014c3628f7a8;  1 drivers
v0000014c36249d20_0 .net *"_ivl_45", 15 0, L_0000014c3624cee0;  1 drivers
v0000014c36248ce0_0 .net *"_ivl_48", 0 0, L_0000014c3628f270;  1 drivers
v0000014c36249e60_0 .net *"_ivl_5", 5 0, L_0000014c3624b1f0;  1 drivers
L_0000014c3628f7f0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c36248740_0 .net/2u *"_ivl_50", 36 0, L_0000014c3628f7f0;  1 drivers
L_0000014c3628f838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c36249fa0_0 .net/2u *"_ivl_52", 31 0, L_0000014c3628f838;  1 drivers
v0000014c3624a040_0 .net *"_ivl_55", 4 0, L_0000014c3624cb20;  1 drivers
v0000014c36248ec0_0 .net *"_ivl_56", 36 0, L_0000014c3624e1a0;  1 drivers
v0000014c3624a180_0 .net *"_ivl_58", 36 0, L_0000014c3624d520;  1 drivers
v0000014c362482e0_0 .net *"_ivl_62", 0 0, L_0000014c3628ee10;  1 drivers
L_0000014c3628f880 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000014c36248d80_0 .net/2u *"_ivl_64", 5 0, L_0000014c3628f880;  1 drivers
v0000014c362487e0_0 .net *"_ivl_67", 5 0, L_0000014c3624dca0;  1 drivers
v0000014c36248380_0 .net *"_ivl_70", 0 0, L_0000014c3628f510;  1 drivers
L_0000014c3628f8c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c36248420_0 .net/2u *"_ivl_72", 57 0, L_0000014c3628f8c8;  1 drivers
L_0000014c3628f910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c36248880_0 .net/2u *"_ivl_74", 31 0, L_0000014c3628f910;  1 drivers
v0000014c3624b6f0_0 .net *"_ivl_77", 25 0, L_0000014c3624d7a0;  1 drivers
v0000014c3624bf10_0 .net *"_ivl_78", 57 0, L_0000014c3624c580;  1 drivers
v0000014c3624b0b0_0 .net *"_ivl_8", 0 0, L_0000014c3628f200;  1 drivers
v0000014c3624b150_0 .net *"_ivl_80", 57 0, L_0000014c3624d660;  1 drivers
L_0000014c3628f958 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000014c3624abb0_0 .net/2u *"_ivl_84", 31 0, L_0000014c3628f958;  1 drivers
L_0000014c3628f9a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000014c3624bbf0_0 .net/2u *"_ivl_88", 5 0, L_0000014c3628f9a0;  1 drivers
v0000014c3624bc90_0 .net *"_ivl_90", 0 0, L_0000014c3624d160;  1 drivers
L_0000014c3628f9e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000014c3624ba10_0 .net/2u *"_ivl_92", 5 0, L_0000014c3628f9e8;  1 drivers
v0000014c3624a6b0_0 .net *"_ivl_94", 0 0, L_0000014c3624d700;  1 drivers
v0000014c3624b970_0 .net *"_ivl_97", 0 0, L_0000014c3628f350;  1 drivers
v0000014c3624c190_0 .net *"_ivl_98", 47 0, L_0000014c3624cc60;  1 drivers
v0000014c3624a930_0 .net "adderResult", 31 0, L_0000014c3624c4e0;  1 drivers
v0000014c3624b790_0 .net "address", 31 0, L_0000014c3624c300;  1 drivers
v0000014c3624b830_0 .net "clk", 0 0, L_0000014c3628ea90;  alias, 1 drivers
v0000014c3624a570_0 .var "cycles_consumed", 31 0;
v0000014c3624a9d0_0 .net "extImm", 31 0, L_0000014c3624db60;  1 drivers
v0000014c3624a2f0_0 .net "funct", 5 0, L_0000014c3624c8a0;  1 drivers
v0000014c3624be70_0 .net "hlt", 0 0, v0000014c36217be0_0;  1 drivers
v0000014c3624c0f0_0 .net "imm", 15 0, L_0000014c3624e060;  1 drivers
v0000014c3624bd30_0 .net "immediate", 31 0, L_0000014c362e7700;  1 drivers
v0000014c3624a390_0 .net "input_clk", 0 0, v0000014c3624b470_0;  1 drivers
v0000014c3624bdd0_0 .net "instruction", 31 0, L_0000014c3624d840;  1 drivers
v0000014c3624c050_0 .net "memoryReadData", 31 0, v0000014c36245c60_0;  1 drivers
v0000014c3624a430_0 .net "nextPC", 31 0, L_0000014c3624c6c0;  1 drivers
v0000014c3624bfb0_0 .net "opcode", 5 0, L_0000014c3624bb50;  1 drivers
v0000014c3624a4d0_0 .net "rd", 4 0, L_0000014c3624b3d0;  1 drivers
v0000014c3624a610_0 .net "readData1", 31 0, L_0000014c3628e780;  1 drivers
v0000014c3624a750_0 .net "readData1_w", 31 0, L_0000014c362e8560;  1 drivers
v0000014c3624a7f0_0 .net "readData2", 31 0, L_0000014c3628f040;  1 drivers
v0000014c3624b330_0 .net "rs", 4 0, L_0000014c3624b5b0;  1 drivers
v0000014c3624a890_0 .net "rst", 0 0, v0000014c3624af70_0;  1 drivers
v0000014c3624aa70_0 .net "rt", 4 0, L_0000014c3624c760;  1 drivers
v0000014c3624ab10_0 .net "shamt", 31 0, L_0000014c3624d0c0;  1 drivers
v0000014c3624ac50_0 .net "wire_instruction", 31 0, L_0000014c3628f2e0;  1 drivers
v0000014c3624bab0_0 .net "writeData", 31 0, L_0000014c362e8740;  1 drivers
v0000014c3624acf0_0 .net "zero", 0 0, L_0000014c362e9140;  1 drivers
L_0000014c3624b1f0 .part L_0000014c3624d840, 26, 6;
L_0000014c3624bb50 .functor MUXZ 6, L_0000014c3624b1f0, L_0000014c3628f5f8, L_0000014c3628e7f0, C4<>;
L_0000014c3624b8d0 .cmp/eq 6, L_0000014c3624bb50, L_0000014c3628f688;
L_0000014c3624b010 .part L_0000014c3624d840, 11, 5;
L_0000014c3624b290 .functor MUXZ 5, L_0000014c3624b010, L_0000014c3628f6d0, L_0000014c3624b8d0, C4<>;
L_0000014c3624b3d0 .functor MUXZ 5, L_0000014c3624b290, L_0000014c3628f640, L_0000014c3628f200, C4<>;
L_0000014c3624b510 .part L_0000014c3624d840, 21, 5;
L_0000014c3624b5b0 .functor MUXZ 5, L_0000014c3624b510, L_0000014c3628f718, L_0000014c3628ed30, C4<>;
L_0000014c3624b650 .part L_0000014c3624d840, 16, 5;
L_0000014c3624c760 .functor MUXZ 5, L_0000014c3624b650, L_0000014c3628f760, L_0000014c3628eb70, C4<>;
L_0000014c3624cee0 .part L_0000014c3624d840, 0, 16;
L_0000014c3624e060 .functor MUXZ 16, L_0000014c3624cee0, L_0000014c3628f7a8, L_0000014c3628f190, C4<>;
L_0000014c3624cb20 .part L_0000014c3624d840, 6, 5;
L_0000014c3624e1a0 .concat [ 5 32 0 0], L_0000014c3624cb20, L_0000014c3628f838;
L_0000014c3624d520 .functor MUXZ 37, L_0000014c3624e1a0, L_0000014c3628f7f0, L_0000014c3628f270, C4<>;
L_0000014c3624d0c0 .part L_0000014c3624d520, 0, 32;
L_0000014c3624dca0 .part L_0000014c3624d840, 0, 6;
L_0000014c3624c8a0 .functor MUXZ 6, L_0000014c3624dca0, L_0000014c3628f880, L_0000014c3628ee10, C4<>;
L_0000014c3624d7a0 .part L_0000014c3624d840, 0, 26;
L_0000014c3624c580 .concat [ 26 32 0 0], L_0000014c3624d7a0, L_0000014c3628f910;
L_0000014c3624d660 .functor MUXZ 58, L_0000014c3624c580, L_0000014c3628f8c8, L_0000014c3628f510, C4<>;
L_0000014c3624c300 .part L_0000014c3624d660, 0, 32;
L_0000014c3624dfc0 .arith/sum 32, v0000014c36245f80_0, L_0000014c3628f958;
L_0000014c3624d160 .cmp/eq 6, L_0000014c3624bb50, L_0000014c3628f9a0;
L_0000014c3624d700 .cmp/eq 6, L_0000014c3624bb50, L_0000014c3628f9e8;
L_0000014c3624cc60 .concat [ 32 16 0 0], L_0000014c3624c300, L_0000014c3628fa30;
L_0000014c3624c800 .concat [ 6 26 0 0], L_0000014c3624bb50, L_0000014c3628fa78;
L_0000014c3624ce40 .cmp/eq 32, L_0000014c3624c800, L_0000014c3628fac0;
L_0000014c3624da20 .cmp/eq 6, L_0000014c3624c8a0, L_0000014c3628fb08;
L_0000014c3624c3a0 .concat [ 32 16 0 0], L_0000014c3628e780, L_0000014c3628fb50;
L_0000014c3624c620 .concat [ 32 16 0 0], v0000014c36245f80_0, L_0000014c3628fb98;
L_0000014c3624dd40 .part L_0000014c3624e060, 15, 1;
LS_0000014c3624dde0_0_0 .concat [ 1 1 1 1], L_0000014c3624dd40, L_0000014c3624dd40, L_0000014c3624dd40, L_0000014c3624dd40;
LS_0000014c3624dde0_0_4 .concat [ 1 1 1 1], L_0000014c3624dd40, L_0000014c3624dd40, L_0000014c3624dd40, L_0000014c3624dd40;
LS_0000014c3624dde0_0_8 .concat [ 1 1 1 1], L_0000014c3624dd40, L_0000014c3624dd40, L_0000014c3624dd40, L_0000014c3624dd40;
LS_0000014c3624dde0_0_12 .concat [ 1 1 1 1], L_0000014c3624dd40, L_0000014c3624dd40, L_0000014c3624dd40, L_0000014c3624dd40;
LS_0000014c3624dde0_0_16 .concat [ 1 1 1 1], L_0000014c3624dd40, L_0000014c3624dd40, L_0000014c3624dd40, L_0000014c3624dd40;
LS_0000014c3624dde0_0_20 .concat [ 1 1 1 1], L_0000014c3624dd40, L_0000014c3624dd40, L_0000014c3624dd40, L_0000014c3624dd40;
LS_0000014c3624dde0_0_24 .concat [ 1 1 1 1], L_0000014c3624dd40, L_0000014c3624dd40, L_0000014c3624dd40, L_0000014c3624dd40;
LS_0000014c3624dde0_0_28 .concat [ 1 1 1 1], L_0000014c3624dd40, L_0000014c3624dd40, L_0000014c3624dd40, L_0000014c3624dd40;
LS_0000014c3624dde0_1_0 .concat [ 4 4 4 4], LS_0000014c3624dde0_0_0, LS_0000014c3624dde0_0_4, LS_0000014c3624dde0_0_8, LS_0000014c3624dde0_0_12;
LS_0000014c3624dde0_1_4 .concat [ 4 4 4 4], LS_0000014c3624dde0_0_16, LS_0000014c3624dde0_0_20, LS_0000014c3624dde0_0_24, LS_0000014c3624dde0_0_28;
L_0000014c3624dde0 .concat [ 16 16 0 0], LS_0000014c3624dde0_1_0, LS_0000014c3624dde0_1_4;
L_0000014c3624c440 .concat [ 16 32 0 0], L_0000014c3624e060, L_0000014c3624dde0;
L_0000014c3624c940 .arith/sum 48, L_0000014c3624c620, L_0000014c3624c440;
L_0000014c3624d980 .functor MUXZ 48, L_0000014c3624c940, L_0000014c3624c3a0, L_0000014c3628e6a0, C4<>;
L_0000014c3624cbc0 .functor MUXZ 48, L_0000014c3624d980, L_0000014c3624cc60, L_0000014c3628f350, C4<>;
L_0000014c3624c4e0 .part L_0000014c3624cbc0, 0, 32;
L_0000014c3624c6c0 .functor MUXZ 32, L_0000014c3624dfc0, L_0000014c3624c4e0, v0000014c36245ee0_0, C4<>;
L_0000014c3624d840 .functor MUXZ 32, L_0000014c3628f2e0, L_0000014c3628fc28, L_0000014c3628ea20, C4<>;
L_0000014c3624d2a0 .cmp/eq 6, L_0000014c3624bb50, L_0000014c3628fd00;
L_0000014c3624d3e0 .cmp/eq 6, L_0000014c3624bb50, L_0000014c3628fd48;
L_0000014c3624d8e0 .cmp/eq 6, L_0000014c3624bb50, L_0000014c3628fd90;
L_0000014c3624dac0 .concat [ 16 16 0 0], L_0000014c3624e060, L_0000014c3628fdd8;
L_0000014c3624d480 .part L_0000014c3624e060, 15, 1;
LS_0000014c3624e100_0_0 .concat [ 1 1 1 1], L_0000014c3624d480, L_0000014c3624d480, L_0000014c3624d480, L_0000014c3624d480;
LS_0000014c3624e100_0_4 .concat [ 1 1 1 1], L_0000014c3624d480, L_0000014c3624d480, L_0000014c3624d480, L_0000014c3624d480;
LS_0000014c3624e100_0_8 .concat [ 1 1 1 1], L_0000014c3624d480, L_0000014c3624d480, L_0000014c3624d480, L_0000014c3624d480;
LS_0000014c3624e100_0_12 .concat [ 1 1 1 1], L_0000014c3624d480, L_0000014c3624d480, L_0000014c3624d480, L_0000014c3624d480;
L_0000014c3624e100 .concat [ 4 4 4 4], LS_0000014c3624e100_0_0, LS_0000014c3624e100_0_4, LS_0000014c3624e100_0_8, LS_0000014c3624e100_0_12;
L_0000014c3624d5c0 .concat [ 16 16 0 0], L_0000014c3624e060, L_0000014c3624e100;
L_0000014c3624db60 .functor MUXZ 32, L_0000014c3624d5c0, L_0000014c3624dac0, L_0000014c3628f4a0, C4<>;
L_0000014c3624dc00 .concat [ 6 26 0 0], L_0000014c3624bb50, L_0000014c3628fe20;
L_0000014c3624de80 .cmp/eq 32, L_0000014c3624dc00, L_0000014c3628fe68;
L_0000014c3624df20 .cmp/eq 6, L_0000014c3624c8a0, L_0000014c3628feb0;
L_0000014c362e7f20 .cmp/eq 6, L_0000014c3624c8a0, L_0000014c3628fef8;
L_0000014c362e8ce0 .cmp/eq 6, L_0000014c3624bb50, L_0000014c3628ff40;
L_0000014c362e84c0 .functor MUXZ 32, L_0000014c3624db60, L_0000014c3628ff88, L_0000014c362e8ce0, C4<>;
L_0000014c362e7700 .functor MUXZ 32, L_0000014c362e84c0, L_0000014c3624d0c0, L_0000014c3628e710, C4<>;
L_0000014c362e9500 .concat [ 6 26 0 0], L_0000014c3624bb50, L_0000014c3628ffd0;
L_0000014c362e89c0 .cmp/eq 32, L_0000014c362e9500, L_0000014c36290018;
L_0000014c362e9320 .cmp/eq 6, L_0000014c3624c8a0, L_0000014c36290060;
L_0000014c362e9460 .cmp/eq 6, L_0000014c3624c8a0, L_0000014c362900a8;
L_0000014c362e93c0 .cmp/eq 6, L_0000014c3624bb50, L_0000014c362900f0;
L_0000014c362e7660 .functor MUXZ 32, L_0000014c3628e780, v0000014c36245f80_0, L_0000014c362e93c0, C4<>;
L_0000014c362e8560 .functor MUXZ 32, L_0000014c362e7660, L_0000014c3628f040, L_0000014c3628e8d0, C4<>;
S_0000014c361b5ea0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000014c361b5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000014c36205760 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000014c3628eda0 .functor NOT 1, v0000014c36215f20_0, C4<0>, C4<0>, C4<0>;
v0000014c36217140_0 .net *"_ivl_0", 0 0, L_0000014c3628eda0;  1 drivers
v0000014c36216ec0_0 .net "in1", 31 0, L_0000014c3628f040;  alias, 1 drivers
v0000014c36216380_0 .net "in2", 31 0, L_0000014c362e7700;  alias, 1 drivers
v0000014c362161a0_0 .net "out", 31 0, L_0000014c362e7fc0;  alias, 1 drivers
v0000014c362171e0_0 .net "s", 0 0, v0000014c36215f20_0;  alias, 1 drivers
L_0000014c362e7fc0 .functor MUXZ 32, L_0000014c362e7700, L_0000014c3628f040, L_0000014c3628eda0, C4<>;
S_0000014c360d69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000014c361b5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000014c36280090 .param/l "RType" 0 4 2, C4<000000>;
P_0000014c362800c8 .param/l "add" 0 4 5, C4<100000>;
P_0000014c36280100 .param/l "addi" 0 4 8, C4<001000>;
P_0000014c36280138 .param/l "addu" 0 4 5, C4<100001>;
P_0000014c36280170 .param/l "and_" 0 4 5, C4<100100>;
P_0000014c362801a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000014c362801e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000014c36280218 .param/l "bne" 0 4 10, C4<000101>;
P_0000014c36280250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000014c36280288 .param/l "j" 0 4 12, C4<000010>;
P_0000014c362802c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000014c362802f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000014c36280330 .param/l "lw" 0 4 8, C4<100011>;
P_0000014c36280368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000014c362803a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000014c362803d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000014c36280410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000014c36280448 .param/l "sll" 0 4 6, C4<000000>;
P_0000014c36280480 .param/l "slt" 0 4 5, C4<101010>;
P_0000014c362804b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000014c362804f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000014c36280528 .param/l "sub" 0 4 5, C4<100010>;
P_0000014c36280560 .param/l "subu" 0 4 5, C4<100011>;
P_0000014c36280598 .param/l "sw" 0 4 8, C4<101011>;
P_0000014c362805d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000014c36280608 .param/l "xori" 0 4 8, C4<001110>;
v0000014c36217280_0 .var "ALUOp", 3 0;
v0000014c36215f20_0 .var "ALUSrc", 0 0;
v0000014c36216e20_0 .var "MemReadEn", 0 0;
v0000014c362175a0_0 .var "MemWriteEn", 0 0;
v0000014c362176e0_0 .var "MemtoReg", 0 0;
v0000014c36217960_0 .var "RegDst", 0 0;
v0000014c36217aa0_0 .var "RegWriteEn", 0 0;
v0000014c36217b40_0 .net "funct", 5 0, L_0000014c3624c8a0;  alias, 1 drivers
v0000014c36217be0_0 .var "hlt", 0 0;
v0000014c36217c80_0 .net "opcode", 5 0, L_0000014c3624bb50;  alias, 1 drivers
v0000014c36216b00_0 .net "rst", 0 0, v0000014c3624af70_0;  alias, 1 drivers
E_0000014c36205a20 .event anyedge, v0000014c36216b00_0, v0000014c36217c80_0, v0000014c36217b40_0;
S_0000014c360d6b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000014c361b5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000014c36205820 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000014c3628f2e0 .functor BUFZ 32, L_0000014c3624d340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000014c36216600_0 .net "Data_Out", 31 0, L_0000014c3628f2e0;  alias, 1 drivers
v0000014c36217d20 .array "InstMem", 0 1023, 31 0;
v0000014c36216920_0 .net *"_ivl_0", 31 0, L_0000014c3624d340;  1 drivers
v0000014c36217dc0_0 .net *"_ivl_3", 9 0, L_0000014c3624c9e0;  1 drivers
v0000014c36215fc0_0 .net *"_ivl_4", 11 0, L_0000014c3624ca80;  1 drivers
L_0000014c3628fbe0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014c36216240_0 .net *"_ivl_7", 1 0, L_0000014c3628fbe0;  1 drivers
v0000014c36216420_0 .net "addr", 31 0, v0000014c36245f80_0;  alias, 1 drivers
v0000014c362166a0_0 .var/i "i", 31 0;
L_0000014c3624d340 .array/port v0000014c36217d20, L_0000014c3624ca80;
L_0000014c3624c9e0 .part v0000014c36245f80_0, 0, 10;
L_0000014c3624ca80 .concat [ 10 2 0 0], L_0000014c3624c9e0, L_0000014c3628fbe0;
S_0000014c361b53d0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000014c361b5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000014c3628e780 .functor BUFZ 32, L_0000014c3624cd00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000014c3628f040 .functor BUFZ 32, L_0000014c3624cf80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000014c36216ba0_0 .net *"_ivl_0", 31 0, L_0000014c3624cd00;  1 drivers
v0000014c36216c40_0 .net *"_ivl_10", 6 0, L_0000014c3624d020;  1 drivers
L_0000014c3628fcb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014c361f4340_0 .net *"_ivl_13", 1 0, L_0000014c3628fcb8;  1 drivers
v0000014c361f48e0_0 .net *"_ivl_2", 6 0, L_0000014c3624cda0;  1 drivers
L_0000014c3628fc70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014c362445e0_0 .net *"_ivl_5", 1 0, L_0000014c3628fc70;  1 drivers
v0000014c36245940_0 .net *"_ivl_8", 31 0, L_0000014c3624cf80;  1 drivers
v0000014c362454e0_0 .net "clk", 0 0, L_0000014c3628ea90;  alias, 1 drivers
v0000014c362449a0_0 .var/i "i", 31 0;
v0000014c36245620_0 .net "readData1", 31 0, L_0000014c3628e780;  alias, 1 drivers
v0000014c36245120_0 .net "readData2", 31 0, L_0000014c3628f040;  alias, 1 drivers
v0000014c36246160_0 .net "readRegister1", 4 0, L_0000014c3624b5b0;  alias, 1 drivers
v0000014c36244f40_0 .net "readRegister2", 4 0, L_0000014c3624c760;  alias, 1 drivers
v0000014c36244e00 .array "registers", 31 0, 31 0;
v0000014c36245260_0 .net "rst", 0 0, v0000014c3624af70_0;  alias, 1 drivers
v0000014c36244a40_0 .net "we", 0 0, v0000014c36217aa0_0;  alias, 1 drivers
v0000014c362453a0_0 .net "writeData", 31 0, L_0000014c362e8740;  alias, 1 drivers
v0000014c36244b80_0 .net "writeRegister", 4 0, L_0000014c3624d200;  alias, 1 drivers
E_0000014c36205be0/0 .event negedge, v0000014c36216b00_0;
E_0000014c36205be0/1 .event posedge, v0000014c362454e0_0;
E_0000014c36205be0 .event/or E_0000014c36205be0/0, E_0000014c36205be0/1;
L_0000014c3624cd00 .array/port v0000014c36244e00, L_0000014c3624cda0;
L_0000014c3624cda0 .concat [ 5 2 0 0], L_0000014c3624b5b0, L_0000014c3628fc70;
L_0000014c3624cf80 .array/port v0000014c36244e00, L_0000014c3624d020;
L_0000014c3624d020 .concat [ 5 2 0 0], L_0000014c3624c760, L_0000014c3628fcb8;
S_0000014c361b5560 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000014c361b53d0;
 .timescale 0 0;
v0000014c36216a60_0 .var/i "i", 31 0;
S_0000014c3619e550 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000014c361b5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000014c36205c60 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000014c3628f3c0 .functor NOT 1, v0000014c36217960_0, C4<0>, C4<0>, C4<0>;
v0000014c36244680_0 .net *"_ivl_0", 0 0, L_0000014c3628f3c0;  1 drivers
v0000014c36244ae0_0 .net "in1", 4 0, L_0000014c3624c760;  alias, 1 drivers
v0000014c36245080_0 .net "in2", 4 0, L_0000014c3624b3d0;  alias, 1 drivers
v0000014c362459e0_0 .net "out", 4 0, L_0000014c3624d200;  alias, 1 drivers
v0000014c362456c0_0 .net "s", 0 0, v0000014c36217960_0;  alias, 1 drivers
L_0000014c3624d200 .functor MUXZ 5, L_0000014c3624b3d0, L_0000014c3624c760, L_0000014c3628f3c0, C4<>;
S_0000014c3619e6e0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000014c361b5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000014c362066e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000014c3628eef0 .functor NOT 1, v0000014c362176e0_0, C4<0>, C4<0>, C4<0>;
v0000014c36244cc0_0 .net *"_ivl_0", 0 0, L_0000014c3628eef0;  1 drivers
v0000014c36246020_0 .net "in1", 31 0, v0000014c362442c0_0;  alias, 1 drivers
v0000014c36244fe0_0 .net "in2", 31 0, v0000014c36245c60_0;  alias, 1 drivers
v0000014c36245440_0 .net "out", 31 0, L_0000014c362e8740;  alias, 1 drivers
v0000014c36244d60_0 .net "s", 0 0, v0000014c362176e0_0;  alias, 1 drivers
L_0000014c362e8740 .functor MUXZ 32, v0000014c36245c60_0, v0000014c362442c0_0, L_0000014c3628eef0, C4<>;
S_0000014c361e3200 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000014c361b5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000014c361e3390 .param/l "ADD" 0 9 12, C4<0000>;
P_0000014c361e33c8 .param/l "AND" 0 9 12, C4<0010>;
P_0000014c361e3400 .param/l "NOR" 0 9 12, C4<0101>;
P_0000014c361e3438 .param/l "OR" 0 9 12, C4<0011>;
P_0000014c361e3470 .param/l "SGT" 0 9 12, C4<0111>;
P_0000014c361e34a8 .param/l "SLL" 0 9 12, C4<1000>;
P_0000014c361e34e0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000014c361e3518 .param/l "SRL" 0 9 12, C4<1001>;
P_0000014c361e3550 .param/l "SUB" 0 9 12, C4<0001>;
P_0000014c361e3588 .param/l "XOR" 0 9 12, C4<0100>;
P_0000014c361e35c0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000014c361e35f8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000014c36290138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c36245a80_0 .net/2u *"_ivl_0", 31 0, L_0000014c36290138;  1 drivers
v0000014c36245760_0 .net "opSel", 3 0, v0000014c36217280_0;  alias, 1 drivers
v0000014c36245800_0 .net "operand1", 31 0, L_0000014c362e8560;  alias, 1 drivers
v0000014c36244900_0 .net "operand2", 31 0, L_0000014c362e7fc0;  alias, 1 drivers
v0000014c362442c0_0 .var "result", 31 0;
v0000014c36245e40_0 .net "zero", 0 0, L_0000014c362e9140;  alias, 1 drivers
E_0000014c36206f20 .event anyedge, v0000014c36217280_0, v0000014c36245800_0, v0000014c362161a0_0;
L_0000014c362e9140 .cmp/eq 32, v0000014c362442c0_0, L_0000014c36290138;
S_0000014c361cb890 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000014c361b5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000014c36281660 .param/l "RType" 0 4 2, C4<000000>;
P_0000014c36281698 .param/l "add" 0 4 5, C4<100000>;
P_0000014c362816d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000014c36281708 .param/l "addu" 0 4 5, C4<100001>;
P_0000014c36281740 .param/l "and_" 0 4 5, C4<100100>;
P_0000014c36281778 .param/l "andi" 0 4 8, C4<001100>;
P_0000014c362817b0 .param/l "beq" 0 4 10, C4<000100>;
P_0000014c362817e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000014c36281820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000014c36281858 .param/l "j" 0 4 12, C4<000010>;
P_0000014c36281890 .param/l "jal" 0 4 12, C4<000011>;
P_0000014c362818c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000014c36281900 .param/l "lw" 0 4 8, C4<100011>;
P_0000014c36281938 .param/l "nor_" 0 4 5, C4<100111>;
P_0000014c36281970 .param/l "or_" 0 4 5, C4<100101>;
P_0000014c362819a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000014c362819e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000014c36281a18 .param/l "sll" 0 4 6, C4<000000>;
P_0000014c36281a50 .param/l "slt" 0 4 5, C4<101010>;
P_0000014c36281a88 .param/l "slti" 0 4 8, C4<101010>;
P_0000014c36281ac0 .param/l "srl" 0 4 6, C4<000010>;
P_0000014c36281af8 .param/l "sub" 0 4 5, C4<100010>;
P_0000014c36281b30 .param/l "subu" 0 4 5, C4<100011>;
P_0000014c36281b68 .param/l "sw" 0 4 8, C4<101011>;
P_0000014c36281ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000014c36281bd8 .param/l "xori" 0 4 8, C4<001110>;
v0000014c36245ee0_0 .var "PCsrc", 0 0;
v0000014c36245b20_0 .net "funct", 5 0, L_0000014c3624c8a0;  alias, 1 drivers
v0000014c36244c20_0 .net "opcode", 5 0, L_0000014c3624bb50;  alias, 1 drivers
v0000014c36245300_0 .net "operand1", 31 0, L_0000014c3628e780;  alias, 1 drivers
v0000014c36244ea0_0 .net "operand2", 31 0, L_0000014c362e7fc0;  alias, 1 drivers
v0000014c36244720_0 .net "rst", 0 0, v0000014c3624af70_0;  alias, 1 drivers
E_0000014c36206260/0 .event anyedge, v0000014c36216b00_0, v0000014c36217c80_0, v0000014c36245620_0, v0000014c362161a0_0;
E_0000014c36206260/1 .event anyedge, v0000014c36217b40_0;
E_0000014c36206260 .event/or E_0000014c36206260/0, E_0000014c36206260/1;
S_0000014c361cba20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000014c361b5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000014c36245bc0 .array "DataMem", 0 1023, 31 0;
v0000014c362447c0_0 .net "address", 31 0, v0000014c362442c0_0;  alias, 1 drivers
v0000014c36244360_0 .net "clock", 0 0, L_0000014c3628ee80;  1 drivers
v0000014c362451c0_0 .net "data", 31 0, L_0000014c3628f040;  alias, 1 drivers
v0000014c362458a0_0 .var/i "i", 31 0;
v0000014c36245c60_0 .var "q", 31 0;
v0000014c36245580_0 .net "rden", 0 0, v0000014c36216e20_0;  alias, 1 drivers
v0000014c36245d00_0 .net "wren", 0 0, v0000014c362175a0_0;  alias, 1 drivers
E_0000014c36206a20 .event posedge, v0000014c36244360_0;
S_0000014c36281c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000014c361b5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000014c362062a0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000014c36245da0_0 .net "PCin", 31 0, L_0000014c3624c6c0;  alias, 1 drivers
v0000014c36245f80_0 .var "PCout", 31 0;
v0000014c362460c0_0 .net "clk", 0 0, L_0000014c3628ea90;  alias, 1 drivers
v0000014c36244400_0 .net "rst", 0 0, v0000014c3624af70_0;  alias, 1 drivers
    .scope S_0000014c361cb890;
T_0 ;
    %wait E_0000014c36206260;
    %load/vec4 v0000014c36244720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c36245ee0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000014c36244c20_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000014c36245300_0;
    %load/vec4 v0000014c36244ea0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000014c36244c20_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000014c36245300_0;
    %load/vec4 v0000014c36244ea0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000014c36244c20_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000014c36244c20_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000014c36244c20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000014c36245b20_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000014c36245ee0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000014c36281c20;
T_1 ;
    %wait E_0000014c36205be0;
    %load/vec4 v0000014c36244400_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000014c36245f80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000014c36245da0_0;
    %assign/vec4 v0000014c36245f80_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000014c360d6b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014c362166a0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000014c362166a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000014c362166a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36217d20, 0, 4;
    %load/vec4 v0000014c362166a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014c362166a0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36217d20, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36217d20, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36217d20, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36217d20, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36217d20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36217d20, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36217d20, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36217d20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36217d20, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36217d20, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36217d20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36217d20, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36217d20, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36217d20, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36217d20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36217d20, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36217d20, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36217d20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36217d20, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36217d20, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36217d20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36217d20, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36217d20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36217d20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36217d20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36217d20, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36217d20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36217d20, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000014c360d69c0;
T_3 ;
    %wait E_0000014c36205a20;
    %load/vec4 v0000014c36216b00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000014c36217be0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000014c36217280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014c36215f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014c36217aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014c362175a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014c362176e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014c36216e20_0, 0;
    %assign/vec4 v0000014c36217960_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000014c36217be0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000014c36217280_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000014c36215f20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000014c36217aa0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000014c362175a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000014c362176e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000014c36216e20_0, 0, 1;
    %store/vec4 v0000014c36217960_0, 0, 1;
    %load/vec4 v0000014c36217c80_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c36217be0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c36217960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c36217aa0_0, 0;
    %load/vec4 v0000014c36217b40_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014c36217280_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014c36217280_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000014c36217280_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000014c36217280_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000014c36217280_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000014c36217280_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000014c36217280_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000014c36217280_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000014c36217280_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000014c36217280_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c36215f20_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000014c36217280_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c36215f20_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000014c36217280_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014c36217280_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c36217aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c36217960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c36215f20_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c36217aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c36217960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c36215f20_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000014c36217280_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c36217aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c36215f20_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000014c36217280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c36217aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c36215f20_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000014c36217280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c36217aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c36215f20_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000014c36217280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c36217aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c36215f20_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c36216e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c36217aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c36215f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c362176e0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c362175a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c36215f20_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000014c36217280_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000014c36217280_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000014c361b53d0;
T_4 ;
    %wait E_0000014c36205be0;
    %fork t_1, S_0000014c361b5560;
    %jmp t_0;
    .scope S_0000014c361b5560;
t_1 ;
    %load/vec4 v0000014c36245260_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014c36216a60_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000014c36216a60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000014c36216a60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36244e00, 0, 4;
    %load/vec4 v0000014c36216a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014c36216a60_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000014c36244a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000014c362453a0_0;
    %load/vec4 v0000014c36244b80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36244e00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36244e00, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000014c361b53d0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000014c361b53d0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014c362449a0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000014c362449a0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000014c362449a0_0;
    %ix/getv/s 4, v0000014c362449a0_0;
    %load/vec4a v0000014c36244e00, 4;
    %ix/getv/s 4, v0000014c362449a0_0;
    %load/vec4a v0000014c36244e00, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000014c362449a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014c362449a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000014c361e3200;
T_6 ;
    %wait E_0000014c36206f20;
    %load/vec4 v0000014c36245760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000014c362442c0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000014c36245800_0;
    %load/vec4 v0000014c36244900_0;
    %add;
    %assign/vec4 v0000014c362442c0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000014c36245800_0;
    %load/vec4 v0000014c36244900_0;
    %sub;
    %assign/vec4 v0000014c362442c0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000014c36245800_0;
    %load/vec4 v0000014c36244900_0;
    %and;
    %assign/vec4 v0000014c362442c0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000014c36245800_0;
    %load/vec4 v0000014c36244900_0;
    %or;
    %assign/vec4 v0000014c362442c0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000014c36245800_0;
    %load/vec4 v0000014c36244900_0;
    %xor;
    %assign/vec4 v0000014c362442c0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000014c36245800_0;
    %load/vec4 v0000014c36244900_0;
    %or;
    %inv;
    %assign/vec4 v0000014c362442c0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000014c36245800_0;
    %load/vec4 v0000014c36244900_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000014c362442c0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000014c36244900_0;
    %load/vec4 v0000014c36245800_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000014c362442c0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000014c36245800_0;
    %ix/getv 4, v0000014c36244900_0;
    %shiftl 4;
    %assign/vec4 v0000014c362442c0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000014c36245800_0;
    %ix/getv 4, v0000014c36244900_0;
    %shiftr 4;
    %assign/vec4 v0000014c362442c0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000014c361cba20;
T_7 ;
    %wait E_0000014c36206a20;
    %load/vec4 v0000014c36245580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000014c362447c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000014c36245bc0, 4;
    %assign/vec4 v0000014c36245c60_0, 0;
T_7.0 ;
    %load/vec4 v0000014c36245d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000014c362451c0_0;
    %ix/getv 3, v0000014c362447c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36245bc0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000014c361cba20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014c362458a0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000014c362458a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000014c362458a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c36245bc0, 0, 4;
    %load/vec4 v0000014c362458a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014c362458a0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000014c361cba20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014c362458a0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000014c362458a0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000014c362458a0_0;
    %load/vec4a v0000014c36245bc0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000014c362458a0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000014c362458a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014c362458a0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000014c361b5d10;
T_10 ;
    %wait E_0000014c36205be0;
    %load/vec4 v0000014c3624a890_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014c3624a570_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000014c3624a570_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000014c3624a570_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000014c3620edf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014c3624b470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014c3624af70_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000014c3620edf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000014c3624b470_0;
    %inv;
    %assign/vec4 v0000014c3624b470_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000014c3620edf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014c3624af70_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014c3624af70_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000014c3624aed0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
