######################################################################

# Created by Genus(TM) Synthesis Solution 19.14-s108_1 on Sat May 03 14:52:17 CDT 2025

# This file contains the RC script for design:MSDAP

######################################################################

set_db -quiet design_mode_process 72.0
set_db -quiet phys_assume_met_fill 0.0
set_db -quiet map_placed_for_hum false
set_db -quiet phys_use_invs_extraction true
set_db -quiet phys_route_time_out 120.0
set_db -quiet db_units 4000
set_db -quiet capacitance_per_unit_length_mmmc {}
set_db -quiet resistance_per_unit_length_mmmc {}
set_db -quiet runtime_by_stage {{PBS_Generic-Start 0 22 0.0 26.0} {to_generic 9 31 9 35} {first_condense 4 37 6 43} {PBS_Generic_Opt-Post 15 37 16.025191999999997 42.025192} {{PBS_Generic-Postgen HBO Optimizations} 0 38 0.0 42.025192} {PBS_TechMap-Start 0 40 0.0 44.025192} {{PBS_TechMap-Premap HBO Optimizations} 0 40 0.0 44.025192} {second_condense 1 41 2 48} {reify 5 46 8 57} {global_incr_map 1 47 1 59} {{PBS_Techmap-Global Mapping} 7 47 7.380018999999997 51.405210999999994} {{PBS_TechMap-Datapath Postmap Operations} 1 49 0.9539310000000043 53.359142} {{PBS_TechMap-Postmap HBO Optimizations} 0 49 -0.05169699999999722 53.307445} {{PBS_TechMap-Postmap Clock Gating} 0 49 0.0 53.307445} {{PBS_TechMap-Postmap Cleanup} 2 51 1.9482299999999952 55.255675} {PBS_Techmap-Post_MBCI 0 51 0.0 55.255675}}
set_db -quiet hdl_error_on_blackbox true
set_db -quiet tinfo_tstamp_file .rs_oma190007.tstamp
set_db -quiet metric_enable true
set_db -quiet use_tiehilo_for_const duplicate
set_db -quiet use_area_from_lef true
set_db -quiet flow_metrics_snapshot_uuid 04464907-488e-4aa9-8a40-87beb3726eca
set_db -quiet read_qrc_tech_file_rc_corner true
set_db -quiet auto_ungroup none
if {[vfind design:MSDAP -mode PVT_0P63V_100C.setup_view] eq ""} {
 create_mode -name PVT_0P63V_100C.setup_view -design design:MSDAP 
}
set_db -quiet phys_use_segment_parasitics true
set_db -quiet probabilistic_extraction true
set_db -quiet ple_correlation_factors {1.9000 2.0000}
set_db -quiet maximum_interval_of_vias inf
set_db -quiet layer_aware_buffer true
set_db -quiet ple_mode global
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020/AND4x1_ASAP7_75t_R .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020/FAx1_ASAP7_75t_R .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020/OR2x6_ASAP7_75t_R .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020/XNOR2x1_ASAP7_75t_R .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020/XOR2x2_ASAP7_75t_R .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020/AND4x1_ASAP7_75t_L .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020/FAx1_ASAP7_75t_L .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020/OR2x6_ASAP7_75t_L .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020/XNOR2x1_ASAP7_75t_L .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020/XOR2x2_ASAP7_75t_L .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/AND4x1_ASAP7_75t_SL .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/FAx1_ASAP7_75t_SL .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/OR2x6_ASAP7_75t_SL .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/XNOR2x1_ASAP7_75t_SL .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/XOR2x2_ASAP7_75t_SL .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020/AND4x1_ASAP7_75t_SRAM .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020/FAx1_ASAP7_75t_SRAM .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020/OR2x6_ASAP7_75t_SRAM .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020/XNOR2x1_ASAP7_75t_SRAM .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020/XOR2x2_ASAP7_75t_SRAM .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_AO_RVT_SS_nldm_201020/A2O1A1O1Ixp25_ASAP7_75t_R .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_AO_RVT_SS_nldm_201020/AO21x1_ASAP7_75t_R .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_AO_RVT_SS_nldm_201020/AO21x2_ASAP7_75t_R .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_AO_RVT_SS_nldm_201020/AOI211xp5_ASAP7_75t_R .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_AO_RVT_SS_nldm_201020/AOI32xp33_ASAP7_75t_R .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_AO_LVT_SS_nldm_201020/A2O1A1O1Ixp25_ASAP7_75t_L .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_AO_LVT_SS_nldm_201020/AO21x1_ASAP7_75t_L .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_AO_LVT_SS_nldm_201020/AO21x2_ASAP7_75t_L .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_AO_LVT_SS_nldm_201020/AOI211xp5_ASAP7_75t_L .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_AO_LVT_SS_nldm_201020/AOI32xp33_ASAP7_75t_L .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_AO_SLVT_SS_nldm_201020/A2O1A1O1Ixp25_ASAP7_75t_SL .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_AO_SLVT_SS_nldm_201020/AO21x1_ASAP7_75t_SL .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_AO_SLVT_SS_nldm_201020/AO21x2_ASAP7_75t_SL .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_AO_SLVT_SS_nldm_201020/AOI211xp5_ASAP7_75t_SL .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_AO_SLVT_SS_nldm_201020/AOI32xp33_ASAP7_75t_SL .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_AO_SRAM_SS_nldm_201020/A2O1A1O1Ixp25_ASAP7_75t_SRAM .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_AO_SRAM_SS_nldm_201020/AO21x1_ASAP7_75t_SRAM .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_AO_SRAM_SS_nldm_201020/AO21x2_ASAP7_75t_SRAM .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_AO_SRAM_SS_nldm_201020/AOI211xp5_ASAP7_75t_SRAM .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_AO_SRAM_SS_nldm_201020/AOI32xp33_ASAP7_75t_SRAM .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_RVT_SS_nldm_201020/OAI21x1_ASAP7_75t_R .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_RVT_SS_nldm_201020/OAI221xp5_ASAP7_75t_R .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_RVT_SS_nldm_201020/OAI31xp33_ASAP7_75t_R .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_RVT_SS_nldm_201020/OAI31xp67_ASAP7_75t_R .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_RVT_SS_nldm_201020/OAI322xp33_ASAP7_75t_R .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_RVT_SS_nldm_201020/OAI32xp33_ASAP7_75t_R .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_RVT_SS_nldm_201020/OAI33xp33_ASAP7_75t_R .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_LVT_SS_nldm_201020/OAI21x1_ASAP7_75t_L .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_LVT_SS_nldm_201020/OAI221xp5_ASAP7_75t_L .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_LVT_SS_nldm_201020/OAI31xp33_ASAP7_75t_L .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_LVT_SS_nldm_201020/OAI31xp67_ASAP7_75t_L .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_LVT_SS_nldm_201020/OAI322xp33_ASAP7_75t_L .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_LVT_SS_nldm_201020/OAI32xp33_ASAP7_75t_L .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_LVT_SS_nldm_201020/OAI33xp33_ASAP7_75t_L .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_SLVT_SS_nldm_201020/OAI21x1_ASAP7_75t_SL .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_SLVT_SS_nldm_201020/OAI221xp5_ASAP7_75t_SL .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_SLVT_SS_nldm_201020/OAI31xp33_ASAP7_75t_SL .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_SLVT_SS_nldm_201020/OAI31xp67_ASAP7_75t_SL .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_SLVT_SS_nldm_201020/OAI322xp33_ASAP7_75t_SL .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_SLVT_SS_nldm_201020/OAI32xp33_ASAP7_75t_SL .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_SLVT_SS_nldm_201020/OAI33xp33_ASAP7_75t_SL .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_SRAM_SS_nldm_201020/OAI21x1_ASAP7_75t_SRAM .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_SRAM_SS_nldm_201020/OAI221xp5_ASAP7_75t_SRAM .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_SRAM_SS_nldm_201020/OAI31xp33_ASAP7_75t_SRAM .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_SRAM_SS_nldm_201020/OAI31xp67_ASAP7_75t_SRAM .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_SRAM_SS_nldm_201020/OAI322xp33_ASAP7_75t_SRAM .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_SRAM_SS_nldm_201020/OAI32xp33_ASAP7_75t_SRAM .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_SRAM_SS_nldm_201020/OAI33xp33_ASAP7_75t_SRAM .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_RVT_SS_nldm_201020/ICGx2p67DC_ASAP7_75t_R .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_RVT_SS_nldm_201020/ICGx4DC_ASAP7_75t_R .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_RVT_SS_nldm_201020/ICGx5p33DC_ASAP7_75t_R .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_RVT_SS_nldm_201020/ICGx6p67DC_ASAP7_75t_R .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_RVT_SS_nldm_201020/ICGx8DC_ASAP7_75t_R .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_RVT_SS_nldm_201020/SDFLx1_ASAP7_75t_R .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_RVT_SS_nldm_201020/SDFLx2_ASAP7_75t_R .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_RVT_SS_nldm_201020/SDFLx3_ASAP7_75t_R .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_LVT_SS_nldm_201020/ICGx2p67DC_ASAP7_75t_L .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_LVT_SS_nldm_201020/ICGx4DC_ASAP7_75t_L .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_LVT_SS_nldm_201020/ICGx5p33DC_ASAP7_75t_L .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_LVT_SS_nldm_201020/ICGx6p67DC_ASAP7_75t_L .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_LVT_SS_nldm_201020/ICGx8DC_ASAP7_75t_L .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_LVT_SS_nldm_201020/SDFLx1_ASAP7_75t_L .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_LVT_SS_nldm_201020/SDFLx2_ASAP7_75t_L .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_LVT_SS_nldm_201020/SDFLx3_ASAP7_75t_L .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020/ICGx2p67DC_ASAP7_75t_SL .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020/ICGx4DC_ASAP7_75t_SL .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020/ICGx5p33DC_ASAP7_75t_SL .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020/ICGx6p67DC_ASAP7_75t_SL .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020/ICGx8DC_ASAP7_75t_SL .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020/SDFLx1_ASAP7_75t_SL .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020/SDFLx2_ASAP7_75t_SL .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020/SDFLx3_ASAP7_75t_SL .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020/ICGx2p67DC_ASAP7_75t_SRAM .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020/ICGx4DC_ASAP7_75t_SRAM .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020/ICGx5p33DC_ASAP7_75t_SRAM .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020/ICGx6p67DC_ASAP7_75t_SRAM .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020/ICGx8DC_ASAP7_75t_SRAM .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020/SDFLx1_ASAP7_75t_SRAM .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020/SDFLx2_ASAP7_75t_SRAM .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020/SDFLx3_ASAP7_75t_SRAM .avoid true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM1RW128x12_PVT_0P63V_100C/SRAM1RW128x12 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM1RW256x8_PVT_0P63V_100C/SRAM1RW256x8 .is_macro_cell true
set_db -quiet lib_cell:PVT_0P63V_100C.setup_set/SRAM2RW16x8_PVT_0P63V_100C/SRAM2RW16x8 .is_macro_cell true
set_db -quiet library_domain:PVT_0P63V_100C.setup_cond .wireload_selection none
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_AO_RVT_SS_nldm_201020/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_AO_RVT_SS_nldm_201020/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_AO_LVT_SS_nldm_201020/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_AO_LVT_SS_nldm_201020/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_AO_SLVT_SS_nldm_201020/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_AO_SLVT_SS_nldm_201020/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_AO_SRAM_SS_nldm_201020/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_AO_SRAM_SS_nldm_201020/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_RVT_SS_nldm_201020/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_RVT_SS_nldm_201020/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_LVT_SS_nldm_201020/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_LVT_SS_nldm_201020/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_SLVT_SS_nldm_201020/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_SLVT_SS_nldm_201020/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_SRAM_SS_nldm_201020/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_OA_SRAM_SS_nldm_201020/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_RVT_SS_nldm_201020/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_RVT_SS_nldm_201020/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_LVT_SS_nldm_201020/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_LVT_SS_nldm_201020/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_INVBUF_RVT_SS_nldm_201020/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_INVBUF_RVT_SS_nldm_201020/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_INVBUF_LVT_SS_nldm_201020/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_INVBUF_LVT_SS_nldm_201020/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW128x12_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW128x12_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW256x8_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM1RW256x8_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW16x8_PVT_0P63V_100C/PVT_0P63V_100C .tree_type balanced_tree
set_db -quiet operating_condition:PVT_0P63V_100C.setup_set/SRAM2RW16x8_PVT_0P63V_100C/_nominal_ .tree_type balanced_tree
# BEGIN MSV SECTION
# END MSV SECTION
define_clock -name Dclk -mode mode:MSDAP/PVT_0P63V_100C.setup_view -domain domain_1 -period 1302000.0 -divide_period 1 -rise 0 -divide_rise 1 -fall 1 -divide_fall 2 -remove -design design:MSDAP port:MSDAP/Dclk
set_db -quiet clock:MSDAP/PVT_0P63V_100C.setup_view/Dclk .clock_setup_uncertainty {100.0 100.0}
set_db -quiet clock:MSDAP/PVT_0P63V_100C.setup_view/Dclk .clock_hold_uncertainty {100.0 100.0}
define_clock -name Sclk -mode mode:MSDAP/PVT_0P63V_100C.setup_view -domain domain_1 -period 333333.0 -divide_period 10 -rise 0 -divide_rise 1 -fall 1 -divide_fall 2 -remove -design design:MSDAP port:MSDAP/Sclk
set_db -quiet clock:MSDAP/PVT_0P63V_100C.setup_view/Sclk .clock_setup_uncertainty {100.0 100.0}
set_db -quiet clock:MSDAP/PVT_0P63V_100C.setup_view/Sclk .clock_hold_uncertainty {100.0 100.0}
define_cost_group -design design:MSDAP -name Dclk
define_cost_group -design design:MSDAP -name Sclk
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:MSDAP/PVT_0P63V_100C.setup_view/Dclk -name create_clock_delay_domain_1_Dclk_R_0 port:MSDAP/Dclk
set_db -quiet external_delay:MSDAP/PVT_0P63V_100C.setup_view/create_clock_delay_domain_1_Dclk_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:MSDAP/PVT_0P63V_100C.setup_view/Dclk -edge_fall -name create_clock_delay_domain_1_Dclk_F_0 port:MSDAP/Dclk
set_db -quiet external_delay:MSDAP/PVT_0P63V_100C.setup_view/create_clock_delay_domain_1_Dclk_F_0 .clock_network_latency_included true
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:MSDAP/PVT_0P63V_100C.setup_view/Sclk -name create_clock_delay_domain_1_Sclk_R_0 port:MSDAP/Sclk
set_db -quiet external_delay:MSDAP/PVT_0P63V_100C.setup_view/create_clock_delay_domain_1_Sclk_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:MSDAP/PVT_0P63V_100C.setup_view/Sclk -edge_fall -name create_clock_delay_domain_1_Sclk_F_0 port:MSDAP/Sclk
set_db -quiet external_delay:MSDAP/PVT_0P63V_100C.setup_view/create_clock_delay_domain_1_Sclk_F_0 .clock_network_latency_included true
path_group -paths [specify_paths -mode mode:MSDAP/PVT_0P63V_100C.setup_view -to clock:MSDAP/PVT_0P63V_100C.setup_view/Dclk]  -name Dclk -group cost_group:MSDAP/Dclk -user_priority -1047552
path_group -paths [specify_paths -mode mode:MSDAP/PVT_0P63V_100C.setup_view -to clock:MSDAP/PVT_0P63V_100C.setup_view/Sclk]  -name Sclk -group cost_group:MSDAP/Sclk -user_priority -1047552
path_disable -paths [specify_paths -lenient -mode mode:MSDAP/PVT_0P63V_100C.setup_view -from clock:MSDAP/PVT_0P63V_100C.setup_view/Sclk -to clock:MSDAP/PVT_0P63V_100C.setup_view/Dclk]  -name set_clock_groups_exception_clock_constraints_fr_line_7 -user_priority -887808
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/set_clock_groups_exception_clock_constraints_fr_line_7 .sdc_filename_linenumber {{clock_constraints_fragment.sdc 7}}
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/set_clock_groups_exception_clock_constraints_fr_line_7 .skip_in_write_sdc true
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/set_clock_groups_exception_clock_constraints_fr_line_7 .asynchronous true
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/set_clock_groups_exception_clock_constraints_fr_line_7 .scg_one_group true
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/set_clock_groups_exception_clock_constraints_fr_line_7 .scg_id 1
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/set_clock_groups_exception_clock_constraints_fr_line_7 .scg_name clock_groups_Dclk_to_others
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/set_clock_groups_exception_clock_constraints_fr_line_7 .unused true
path_disable -paths [specify_paths -lenient -mode mode:MSDAP/PVT_0P63V_100C.setup_view -from clock:MSDAP/PVT_0P63V_100C.setup_view/Dclk -to clock:MSDAP/PVT_0P63V_100C.setup_view/Sclk]  -name set_clock_groups_exception_clock_constraints_fr_line_7_1 -user_priority -887808
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/set_clock_groups_exception_clock_constraints_fr_line_7_1 .sdc_filename_linenumber {{clock_constraints_fragment.sdc 7}}
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/set_clock_groups_exception_clock_constraints_fr_line_7_1 .skip_in_write_sdc true
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/set_clock_groups_exception_clock_constraints_fr_line_7_1 .asynchronous true
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/set_clock_groups_exception_clock_constraints_fr_line_7_1 .scg_one_group true
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/set_clock_groups_exception_clock_constraints_fr_line_7_1 .from_corresponds_to_group_option true
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/set_clock_groups_exception_clock_constraints_fr_line_7_1 .scg_id 1
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/set_clock_groups_exception_clock_constraints_fr_line_7_1 .scg_name clock_groups_Dclk_to_others
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/set_clock_groups_exception_clock_constraints_fr_line_7_1 .unused true
path_disable -paths [specify_paths -lenient -mode mode:MSDAP/PVT_0P63V_100C.setup_view -from clock:MSDAP/PVT_0P63V_100C.setup_view/Dclk -to clock:MSDAP/PVT_0P63V_100C.setup_view/Sclk]  -name set_clock_groups_exception_clock_constraints_fr_line_8 -user_priority -887808
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/set_clock_groups_exception_clock_constraints_fr_line_8 .sdc_filename_linenumber {{clock_constraints_fragment.sdc 8}}
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/set_clock_groups_exception_clock_constraints_fr_line_8 .skip_in_write_sdc true
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/set_clock_groups_exception_clock_constraints_fr_line_8 .asynchronous true
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/set_clock_groups_exception_clock_constraints_fr_line_8 .scg_one_group true
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/set_clock_groups_exception_clock_constraints_fr_line_8 .scg_id 2
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/set_clock_groups_exception_clock_constraints_fr_line_8 .scg_name clock_groups_Sclk_to_others
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/set_clock_groups_exception_clock_constraints_fr_line_8 .unused true
path_disable -paths [specify_paths -lenient -mode mode:MSDAP/PVT_0P63V_100C.setup_view -from clock:MSDAP/PVT_0P63V_100C.setup_view/Dclk -to clock:MSDAP/PVT_0P63V_100C.setup_view/Sclk]  -name zipped_path_disable_1 -user_priority -887808
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/zipped_path_disable_1 .sdc_filename_linenumber {{clock_constraints_fragment.sdc 8} {clock_constraints_fragment.sdc 7}}
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/zipped_path_disable_1 .skip_in_write_sdc true
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/zipped_path_disable_1 .asynchronous true
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/zipped_path_disable_1 .scg_one_group true
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/zipped_path_disable_1 .scg_name clock_groups_Sclk_to_others
path_disable -paths [specify_paths -lenient -mode mode:MSDAP/PVT_0P63V_100C.setup_view -from clock:MSDAP/PVT_0P63V_100C.setup_view/Sclk -to clock:MSDAP/PVT_0P63V_100C.setup_view/Dclk]  -name set_clock_groups_exception_clock_constraints_fr_line_8_1 -user_priority -887808
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/set_clock_groups_exception_clock_constraints_fr_line_8_1 .sdc_filename_linenumber {{clock_constraints_fragment.sdc 8}}
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/set_clock_groups_exception_clock_constraints_fr_line_8_1 .skip_in_write_sdc true
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/set_clock_groups_exception_clock_constraints_fr_line_8_1 .asynchronous true
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/set_clock_groups_exception_clock_constraints_fr_line_8_1 .scg_one_group true
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/set_clock_groups_exception_clock_constraints_fr_line_8_1 .from_corresponds_to_group_option true
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/set_clock_groups_exception_clock_constraints_fr_line_8_1 .scg_id 2
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/set_clock_groups_exception_clock_constraints_fr_line_8_1 .scg_name clock_groups_Sclk_to_others
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/set_clock_groups_exception_clock_constraints_fr_line_8_1 .unused true
path_disable -paths [specify_paths -lenient -mode mode:MSDAP/PVT_0P63V_100C.setup_view -from clock:MSDAP/PVT_0P63V_100C.setup_view/Sclk -to clock:MSDAP/PVT_0P63V_100C.setup_view/Dclk]  -name zipped_path_disable_0 -user_priority -887808
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/zipped_path_disable_0 .sdc_filename_linenumber {{clock_constraints_fragment.sdc 8} {clock_constraints_fragment.sdc 7}}
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/zipped_path_disable_0 .skip_in_write_sdc true
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/zipped_path_disable_0 .asynchronous true
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/zipped_path_disable_0 .scg_one_group true
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/zipped_path_disable_0 .from_corresponds_to_group_option true
set_db -quiet exception:MSDAP/PVT_0P63V_100C.setup_view/zipped_path_disable_0 .scg_name clock_groups_Sclk_to_others
# BEGIN DFT SECTION
set_db -quiet dft_scan_style muxed_scan
set_db -quiet dft_scanbit_waveform_analysis false
# END DFT SECTION
set_db -quiet design:MSDAP .seq_reason_deleted_internal {{main_ctrl/count unloaded main_ctrl/count} {alu_ctrl/adderL_en_reg unloaded alu_ctrl/adderL_en} {alu_ctrl/adderR_en_reg unloaded alu_ctrl/adderR_en} {alu_ctrl/rjL_enable_reg {{merged with alu_ctrl/coeffL_enable_reg}} alu_ctrl/rjL_enable alu_ctrl/coeffL_enable} {alu_ctrl/rjR_enable_reg {{merged with alu_ctrl/coeffR_enable_reg}} alu_ctrl/rjR_enable alu_ctrl/coeffR_enable} {main_ctrl/en_FIR_reg {{merged with main_ctrl/Data_Read_Enable_reg}} main_ctrl/en_FIR main_ctrl/Data_Read_Enable} {{alu_ctrl/next_stateR_reg[1]} {{constant 0}} {alu_ctrl/next_stateR[1]}} {{Data_mem_L/count_zero_reg[10]} {{constant 0}} {Data_mem_L/count_zero[10]}} {{Data_mem_L/count_zero_reg[11]} {{constant 0}} {Data_mem_L/count_zero[11]}} {{Data_mem_R/count_zero_reg[10]} {{constant 0}} {Data_mem_R/count_zero[10]}} {{Data_mem_R/count_zero_reg[11]} {{constant 0}} {Data_mem_R/count_zero[11]}} {PISOL/frame_flag_reg {{merged with PISOL/OutReady_reg}} PISOL/frame_flag PISOL/OutReady} {PISOR/frame_flag_reg {{merged with PISOR/OutReady_reg}} PISOR/frame_flag PISOR/OutReady}}
set_db -quiet design:MSDAP .qos_by_stage {{to_generic {wns -11111111} {tns -111111111} {vep -111111111} {area 27097} {cell_count 4327} {utilization  0.00} {runtime 9 32 9 35} }{first_condense {wns -11111111} {tns -111111111} {vep -111111111} {area 25635} {cell_count 3493} {utilization  0.00} {runtime 4 37 6 43} }{second_condense {wns -11111111} {tns -111111111} {vep -111111111} {area 25635} {cell_count 3493} {utilization  0.00} {runtime 1 41 2 48} }{reify {wns 15443} {tns 0} {vep 0} {area 23941} {cell_count 2286} {utilization  0.00} {runtime 5 46 8 57} }{global_incr_map {wns 15440} {tns 0} {vep 0} {area 23871} {cell_count 2176} {utilization  0.00} {runtime 1 47 1 59} }}
set_db -quiet design:MSDAP .seq_mbci_coverage 0.0
set_db -quiet design:MSDAP .hdl_user_name MSDAP
set_db -quiet design:MSDAP .hdl_filelist {{default -sv {SYNTHESIS} {/home/013/o/om/oma190007/cad/msdap_new/adder.v /home/013/o/om/oma190007/cad/msdap_new/alu_controller.v /home/013/o/om/oma190007/cad/msdap_new/coeff_memory.v /home/013/o/om/oma190007/cad/msdap_new/data_memory.v /home/013/o/om/oma190007/cad/msdap_new/main_controller.v /home/013/o/om/oma190007/cad/msdap_new/MSDAP.v /home/013/o/om/oma190007/cad/msdap_new/PISO.v /home/013/o/om/oma190007/cad/msdap_new/rj_memory.v /home/013/o/om/oma190007/cad/msdap_new/shift_accumulator.v /home/013/o/om/oma190007/cad/msdap_new/PIPO.v} {} {}}}
set_db -quiet design:MSDAP .seq_reason_deleted {{main_ctrl/count unloaded} {alu_ctrl/adderL_en_reg unloaded} {alu_ctrl/adderR_en_reg unloaded} {alu_ctrl/rjL_enable_reg {{merged with alu_ctrl/coeffL_enable_reg}}} {alu_ctrl/rjR_enable_reg {{merged with alu_ctrl/coeffR_enable_reg}}} {main_ctrl/en_FIR_reg {{merged with main_ctrl/Data_Read_Enable_reg}}} {{alu_ctrl/next_stateR_reg[1]} {{constant 0}}} {{Data_mem_L/count_zero_reg[10]} {{constant 0}}} {{Data_mem_L/count_zero_reg[11]} {{constant 0}}} {{Data_mem_R/count_zero_reg[10]} {{constant 0}}} {{Data_mem_R/count_zero_reg[11]} {{constant 0}}} {PISOL/frame_flag_reg {{merged with PISOL/OutReady_reg}}} {PISOR/frame_flag_reg {{merged with PISOR/OutReady_reg}}}}
set_db -quiet design:MSDAP .verification_directory fv/MSDAP
set_db -quiet design:MSDAP .lp_clock_gating_max_flops inf
set_db -quiet port:MSDAP/Dclk .original_name Dclk
set_db -quiet port:MSDAP/Sclk .original_name Sclk
set_db -quiet port:MSDAP/Reset_n .original_name Reset_n
set_db -quiet port:MSDAP/Frame .original_name Frame
set_db -quiet port:MSDAP/Start .original_name Start
set_db -quiet {port:MSDAP/InputL[15]} .original_name {InputL[15]}
set_db -quiet {port:MSDAP/InputL[14]} .original_name {InputL[14]}
set_db -quiet {port:MSDAP/InputL[13]} .original_name {InputL[13]}
set_db -quiet {port:MSDAP/InputL[12]} .original_name {InputL[12]}
set_db -quiet {port:MSDAP/InputL[11]} .original_name {InputL[11]}
set_db -quiet {port:MSDAP/InputL[10]} .original_name {InputL[10]}
set_db -quiet {port:MSDAP/InputL[9]} .original_name {InputL[9]}
set_db -quiet {port:MSDAP/InputL[8]} .original_name {InputL[8]}
set_db -quiet {port:MSDAP/InputL[7]} .original_name {InputL[7]}
set_db -quiet {port:MSDAP/InputL[6]} .original_name {InputL[6]}
set_db -quiet {port:MSDAP/InputL[5]} .original_name {InputL[5]}
set_db -quiet {port:MSDAP/InputL[4]} .original_name {InputL[4]}
set_db -quiet {port:MSDAP/InputL[3]} .original_name {InputL[3]}
set_db -quiet {port:MSDAP/InputL[2]} .original_name {InputL[2]}
set_db -quiet {port:MSDAP/InputL[1]} .original_name {InputL[1]}
set_db -quiet {port:MSDAP/InputL[0]} .original_name {InputL[0]}
set_db -quiet {port:MSDAP/InputR[15]} .original_name {InputR[15]}
set_db -quiet {port:MSDAP/InputR[14]} .original_name {InputR[14]}
set_db -quiet {port:MSDAP/InputR[13]} .original_name {InputR[13]}
set_db -quiet {port:MSDAP/InputR[12]} .original_name {InputR[12]}
set_db -quiet {port:MSDAP/InputR[11]} .original_name {InputR[11]}
set_db -quiet {port:MSDAP/InputR[10]} .original_name {InputR[10]}
set_db -quiet {port:MSDAP/InputR[9]} .original_name {InputR[9]}
set_db -quiet {port:MSDAP/InputR[8]} .original_name {InputR[8]}
set_db -quiet {port:MSDAP/InputR[7]} .original_name {InputR[7]}
set_db -quiet {port:MSDAP/InputR[6]} .original_name {InputR[6]}
set_db -quiet {port:MSDAP/InputR[5]} .original_name {InputR[5]}
set_db -quiet {port:MSDAP/InputR[4]} .original_name {InputR[4]}
set_db -quiet {port:MSDAP/InputR[3]} .original_name {InputR[3]}
set_db -quiet {port:MSDAP/InputR[2]} .original_name {InputR[2]}
set_db -quiet {port:MSDAP/InputR[1]} .original_name {InputR[1]}
set_db -quiet {port:MSDAP/InputR[0]} .original_name {InputR[0]}
set_db -quiet port:MSDAP/InReady .external_pin_cap_min 1.0
set_db -quiet port:MSDAP/InReady .external_capacitance_max {1.0 1.0}
set_db -quiet port:MSDAP/InReady .external_capacitance_min 1.0
set_db -quiet port:MSDAP/InReady .external_pin_cap_min_by_mode {{mode:MSDAP/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet port:MSDAP/InReady .external_capacitance_min_by_mode {{mode:MSDAP/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet port:MSDAP/InReady .external_pin_cap_by_mode {{mode:MSDAP/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet port:MSDAP/InReady .external_capacitance_max_by_mode {{mode:MSDAP/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet port:MSDAP/InReady .original_name InReady
set_db -quiet port:MSDAP/InReady .external_pin_cap {1.0 1.0}
set_db -quiet port:MSDAP/OutReady .external_pin_cap_min 1.0
set_db -quiet port:MSDAP/OutReady .external_capacitance_max {1.0 1.0}
set_db -quiet port:MSDAP/OutReady .external_capacitance_min 1.0
set_db -quiet port:MSDAP/OutReady .external_pin_cap_min_by_mode {{mode:MSDAP/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet port:MSDAP/OutReady .external_capacitance_min_by_mode {{mode:MSDAP/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet port:MSDAP/OutReady .external_pin_cap_by_mode {{mode:MSDAP/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet port:MSDAP/OutReady .external_capacitance_max_by_mode {{mode:MSDAP/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet port:MSDAP/OutReady .original_name OutReady
set_db -quiet port:MSDAP/OutReady .external_pin_cap {1.0 1.0}
set_db -quiet port:MSDAP/OutputL .external_pin_cap_min 1.0
set_db -quiet port:MSDAP/OutputL .external_capacitance_max {1.0 1.0}
set_db -quiet port:MSDAP/OutputL .external_capacitance_min 1.0
set_db -quiet port:MSDAP/OutputL .external_pin_cap_min_by_mode {{mode:MSDAP/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet port:MSDAP/OutputL .external_capacitance_min_by_mode {{mode:MSDAP/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet port:MSDAP/OutputL .external_pin_cap_by_mode {{mode:MSDAP/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet port:MSDAP/OutputL .external_capacitance_max_by_mode {{mode:MSDAP/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet port:MSDAP/OutputL .original_name OutputL
set_db -quiet port:MSDAP/OutputL .external_pin_cap {1.0 1.0}
set_db -quiet port:MSDAP/OutputR .external_pin_cap_min 1.0
set_db -quiet port:MSDAP/OutputR .external_capacitance_max {1.0 1.0}
set_db -quiet port:MSDAP/OutputR .external_capacitance_min 1.0
set_db -quiet port:MSDAP/OutputR .external_pin_cap_min_by_mode {{mode:MSDAP/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet port:MSDAP/OutputR .external_capacitance_min_by_mode {{mode:MSDAP/PVT_0P63V_100C.setup_view 1.0}}
set_db -quiet port:MSDAP/OutputR .external_pin_cap_by_mode {{mode:MSDAP/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet port:MSDAP/OutputR .external_capacitance_max_by_mode {{mode:MSDAP/PVT_0P63V_100C.setup_view {1.0 1.0}}}
set_db -quiet port:MSDAP/OutputR .original_name OutputR
set_db -quiet port:MSDAP/OutputR .external_pin_cap {1.0 1.0}
set_db -quiet module:MSDAP/CO_MEM .hdl_user_name CO_MEM
set_db -quiet module:MSDAP/CO_MEM .hdl_filelist {{default -sv {SYNTHESIS} {/home/013/o/om/oma190007/cad/msdap_new/coeff_memory.v} {} {}}}
set_db -quiet module:MSDAP/CO_MEM .lp_clock_gating_max_flops inf
set_db -quiet inst:MSDAP/Co_mem_L/mem_0_0 .original_name Co_mem_L/mem_0_0
set_db -quiet inst:MSDAP/Co_mem_L/mem_0_0 .single_bit_orig_name Co_mem_L/mem_0_0
set_db -quiet inst:MSDAP/Co_mem_L/mem_0_0 .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_0/O[11]} .original_name Co_mem_L/mem_0_0/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_0/O[10]} .original_name Co_mem_L/mem_0_0/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_0/O[9]} .original_name Co_mem_L/mem_0_0/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_0/O[8]} .original_name Co_mem_L/mem_0_0/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_0/O[7]} .original_name Co_mem_L/mem_0_0/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_0/O[6]} .original_name Co_mem_L/mem_0_0/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_0/O[5]} .original_name Co_mem_L/mem_0_0/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_0/O[4]} .original_name Co_mem_L/mem_0_0/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_0/O[3]} .original_name Co_mem_L/mem_0_0/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_0/O[2]} .original_name Co_mem_L/mem_0_0/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_0/O[1]} .original_name Co_mem_L/mem_0_0/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_0/O[0]} .original_name Co_mem_L/mem_0_0/O
set_db -quiet inst:MSDAP/Co_mem_L/mem_0_1 .original_name Co_mem_L/mem_0_1
set_db -quiet inst:MSDAP/Co_mem_L/mem_0_1 .single_bit_orig_name Co_mem_L/mem_0_1
set_db -quiet inst:MSDAP/Co_mem_L/mem_0_1 .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_1/O[11]} .original_name Co_mem_L/mem_0_1/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_1/O[10]} .original_name Co_mem_L/mem_0_1/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_1/O[9]} .original_name Co_mem_L/mem_0_1/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_1/O[8]} .original_name Co_mem_L/mem_0_1/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_1/O[7]} .original_name Co_mem_L/mem_0_1/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_1/O[6]} .original_name Co_mem_L/mem_0_1/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_1/O[5]} .original_name Co_mem_L/mem_0_1/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_1/O[4]} .original_name Co_mem_L/mem_0_1/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_1/O[3]} .original_name Co_mem_L/mem_0_1/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_1/O[2]} .original_name Co_mem_L/mem_0_1/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_1/O[1]} .original_name Co_mem_L/mem_0_1/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_1/O[0]} .original_name Co_mem_L/mem_0_1/O
set_db -quiet inst:MSDAP/Co_mem_L/mem_0_2 .original_name Co_mem_L/mem_0_2
set_db -quiet inst:MSDAP/Co_mem_L/mem_0_2 .single_bit_orig_name Co_mem_L/mem_0_2
set_db -quiet inst:MSDAP/Co_mem_L/mem_0_2 .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_2/O[11]} .original_name Co_mem_L/mem_0_2/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_2/O[10]} .original_name Co_mem_L/mem_0_2/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_2/O[9]} .original_name Co_mem_L/mem_0_2/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_2/O[8]} .original_name Co_mem_L/mem_0_2/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_2/O[7]} .original_name Co_mem_L/mem_0_2/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_2/O[6]} .original_name Co_mem_L/mem_0_2/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_2/O[5]} .original_name Co_mem_L/mem_0_2/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_2/O[4]} .original_name Co_mem_L/mem_0_2/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_2/O[3]} .original_name Co_mem_L/mem_0_2/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_2/O[2]} .original_name Co_mem_L/mem_0_2/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_2/O[1]} .original_name Co_mem_L/mem_0_2/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_2/O[0]} .original_name Co_mem_L/mem_0_2/O
set_db -quiet inst:MSDAP/Co_mem_L/mem_0_3 .original_name Co_mem_L/mem_0_3
set_db -quiet inst:MSDAP/Co_mem_L/mem_0_3 .single_bit_orig_name Co_mem_L/mem_0_3
set_db -quiet inst:MSDAP/Co_mem_L/mem_0_3 .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_3/O[11]} .original_name Co_mem_L/mem_0_3/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_3/O[10]} .original_name Co_mem_L/mem_0_3/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_3/O[9]} .original_name Co_mem_L/mem_0_3/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_3/O[8]} .original_name Co_mem_L/mem_0_3/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_3/O[7]} .original_name Co_mem_L/mem_0_3/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_3/O[6]} .original_name Co_mem_L/mem_0_3/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_3/O[5]} .original_name Co_mem_L/mem_0_3/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_3/O[4]} .original_name Co_mem_L/mem_0_3/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_3/O[3]} .original_name Co_mem_L/mem_0_3/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_3/O[2]} .original_name Co_mem_L/mem_0_3/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_3/O[1]} .original_name Co_mem_L/mem_0_3/O
set_db -quiet {pin:MSDAP/Co_mem_L/mem_0_3/O[0]} .original_name Co_mem_L/mem_0_3/O
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[5]} .original_name {{Co_mem_L/RW0_rdata[5]}}
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[5]} .single_bit_orig_name {Co_mem_L/RW0_rdata[5]}
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Co_mem_L/RW0_rdata_reg[5]/Q} .original_name {Co_mem_L/RW0_rdata[5]/q}
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[7]} .original_name {{Co_mem_L/RW0_rdata[7]}}
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[7]} .single_bit_orig_name {Co_mem_L/RW0_rdata[7]}
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Co_mem_L/RW0_rdata_reg[7]/Q} .original_name {Co_mem_L/RW0_rdata[7]/q}
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[8]} .original_name {{Co_mem_L/RW0_rdata[8]}}
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[8]} .single_bit_orig_name {Co_mem_L/RW0_rdata[8]}
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Co_mem_L/RW0_rdata_reg[8]/Q} .original_name {Co_mem_L/RW0_rdata[8]/q}
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[1]} .original_name {{Co_mem_L/RW0_rdata[1]}}
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[1]} .single_bit_orig_name {Co_mem_L/RW0_rdata[1]}
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Co_mem_L/RW0_rdata_reg[1]/Q} .original_name {Co_mem_L/RW0_rdata[1]/q}
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[6]} .original_name {{Co_mem_L/RW0_rdata[6]}}
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[6]} .single_bit_orig_name {Co_mem_L/RW0_rdata[6]}
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Co_mem_L/RW0_rdata_reg[6]/Q} .original_name {Co_mem_L/RW0_rdata[6]/q}
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[4]} .original_name {{Co_mem_L/RW0_rdata[4]}}
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[4]} .single_bit_orig_name {Co_mem_L/RW0_rdata[4]}
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Co_mem_L/RW0_rdata_reg[4]/Q} .original_name {Co_mem_L/RW0_rdata[4]/q}
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[0]} .original_name {{Co_mem_L/RW0_rdata[0]}}
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[0]} .single_bit_orig_name {Co_mem_L/RW0_rdata[0]}
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Co_mem_L/RW0_rdata_reg[0]/Q} .original_name {Co_mem_L/RW0_rdata[0]/q}
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[3]} .original_name {{Co_mem_L/RW0_rdata[3]}}
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[3]} .single_bit_orig_name {Co_mem_L/RW0_rdata[3]}
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Co_mem_L/RW0_rdata_reg[3]/Q} .original_name {Co_mem_L/RW0_rdata[3]/q}
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[2]} .original_name {{Co_mem_L/RW0_rdata[2]}}
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[2]} .single_bit_orig_name {Co_mem_L/RW0_rdata[2]}
set_db -quiet {inst:MSDAP/Co_mem_L/RW0_rdata_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Co_mem_L/RW0_rdata_reg[2]/Q} .original_name {Co_mem_L/RW0_rdata[2]/q}
set_db -quiet {inst:MSDAP/Co_mem_L/cs_vec_reg[0]} .original_name {{Co_mem_L/cs_vec[0]}}
set_db -quiet {inst:MSDAP/Co_mem_L/cs_vec_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Co_mem_L/cs_vec_reg[0]} .single_bit_orig_name {Co_mem_L/cs_vec[0]}
set_db -quiet {inst:MSDAP/Co_mem_L/cs_vec_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Co_mem_L/cs_vec_reg[0]/QN} .original_name {Co_mem_L/cs_vec[0]/q}
set_db -quiet {inst:MSDAP/Co_mem_L/cs_vec_reg[1]} .original_name {{Co_mem_L/cs_vec[1]}}
set_db -quiet {inst:MSDAP/Co_mem_L/cs_vec_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Co_mem_L/cs_vec_reg[1]} .single_bit_orig_name {Co_mem_L/cs_vec[1]}
set_db -quiet {inst:MSDAP/Co_mem_L/cs_vec_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Co_mem_L/cs_vec_reg[1]/QN} .original_name {Co_mem_L/cs_vec[1]/q}
set_db -quiet module:MSDAP/CO_MEM_1 .hdl_user_name CO_MEM
set_db -quiet module:MSDAP/CO_MEM_1 .hdl_filelist {{default -sv {SYNTHESIS} {/home/013/o/om/oma190007/cad/msdap_new/coeff_memory.v} {} {}}}
set_db -quiet module:MSDAP/CO_MEM_1 .lp_clock_gating_max_flops inf
set_db -quiet inst:MSDAP/Co_mem_R/mem_0_0 .original_name Co_mem_R/mem_0_0
set_db -quiet inst:MSDAP/Co_mem_R/mem_0_0 .single_bit_orig_name Co_mem_R/mem_0_0
set_db -quiet inst:MSDAP/Co_mem_R/mem_0_0 .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_0/O[11]} .original_name Co_mem_R/mem_0_0/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_0/O[10]} .original_name Co_mem_R/mem_0_0/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_0/O[9]} .original_name Co_mem_R/mem_0_0/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_0/O[8]} .original_name Co_mem_R/mem_0_0/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_0/O[7]} .original_name Co_mem_R/mem_0_0/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_0/O[6]} .original_name Co_mem_R/mem_0_0/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_0/O[5]} .original_name Co_mem_R/mem_0_0/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_0/O[4]} .original_name Co_mem_R/mem_0_0/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_0/O[3]} .original_name Co_mem_R/mem_0_0/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_0/O[2]} .original_name Co_mem_R/mem_0_0/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_0/O[1]} .original_name Co_mem_R/mem_0_0/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_0/O[0]} .original_name Co_mem_R/mem_0_0/O
set_db -quiet inst:MSDAP/Co_mem_R/mem_0_1 .original_name Co_mem_R/mem_0_1
set_db -quiet inst:MSDAP/Co_mem_R/mem_0_1 .single_bit_orig_name Co_mem_R/mem_0_1
set_db -quiet inst:MSDAP/Co_mem_R/mem_0_1 .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_1/O[11]} .original_name Co_mem_R/mem_0_1/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_1/O[10]} .original_name Co_mem_R/mem_0_1/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_1/O[9]} .original_name Co_mem_R/mem_0_1/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_1/O[8]} .original_name Co_mem_R/mem_0_1/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_1/O[7]} .original_name Co_mem_R/mem_0_1/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_1/O[6]} .original_name Co_mem_R/mem_0_1/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_1/O[5]} .original_name Co_mem_R/mem_0_1/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_1/O[4]} .original_name Co_mem_R/mem_0_1/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_1/O[3]} .original_name Co_mem_R/mem_0_1/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_1/O[2]} .original_name Co_mem_R/mem_0_1/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_1/O[1]} .original_name Co_mem_R/mem_0_1/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_1/O[0]} .original_name Co_mem_R/mem_0_1/O
set_db -quiet inst:MSDAP/Co_mem_R/mem_0_2 .original_name Co_mem_R/mem_0_2
set_db -quiet inst:MSDAP/Co_mem_R/mem_0_2 .single_bit_orig_name Co_mem_R/mem_0_2
set_db -quiet inst:MSDAP/Co_mem_R/mem_0_2 .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_2/O[11]} .original_name Co_mem_R/mem_0_2/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_2/O[10]} .original_name Co_mem_R/mem_0_2/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_2/O[9]} .original_name Co_mem_R/mem_0_2/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_2/O[8]} .original_name Co_mem_R/mem_0_2/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_2/O[7]} .original_name Co_mem_R/mem_0_2/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_2/O[6]} .original_name Co_mem_R/mem_0_2/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_2/O[5]} .original_name Co_mem_R/mem_0_2/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_2/O[4]} .original_name Co_mem_R/mem_0_2/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_2/O[3]} .original_name Co_mem_R/mem_0_2/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_2/O[2]} .original_name Co_mem_R/mem_0_2/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_2/O[1]} .original_name Co_mem_R/mem_0_2/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_2/O[0]} .original_name Co_mem_R/mem_0_2/O
set_db -quiet inst:MSDAP/Co_mem_R/mem_0_3 .original_name Co_mem_R/mem_0_3
set_db -quiet inst:MSDAP/Co_mem_R/mem_0_3 .single_bit_orig_name Co_mem_R/mem_0_3
set_db -quiet inst:MSDAP/Co_mem_R/mem_0_3 .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_3/O[11]} .original_name Co_mem_R/mem_0_3/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_3/O[10]} .original_name Co_mem_R/mem_0_3/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_3/O[9]} .original_name Co_mem_R/mem_0_3/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_3/O[8]} .original_name Co_mem_R/mem_0_3/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_3/O[7]} .original_name Co_mem_R/mem_0_3/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_3/O[6]} .original_name Co_mem_R/mem_0_3/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_3/O[5]} .original_name Co_mem_R/mem_0_3/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_3/O[4]} .original_name Co_mem_R/mem_0_3/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_3/O[3]} .original_name Co_mem_R/mem_0_3/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_3/O[2]} .original_name Co_mem_R/mem_0_3/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_3/O[1]} .original_name Co_mem_R/mem_0_3/O
set_db -quiet {pin:MSDAP/Co_mem_R/mem_0_3/O[0]} .original_name Co_mem_R/mem_0_3/O
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[5]} .original_name {{Co_mem_R/RW0_rdata[5]}}
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[5]} .single_bit_orig_name {Co_mem_R/RW0_rdata[5]}
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Co_mem_R/RW0_rdata_reg[5]/Q} .original_name {Co_mem_R/RW0_rdata[5]/q}
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[7]} .original_name {{Co_mem_R/RW0_rdata[7]}}
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[7]} .single_bit_orig_name {Co_mem_R/RW0_rdata[7]}
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Co_mem_R/RW0_rdata_reg[7]/Q} .original_name {Co_mem_R/RW0_rdata[7]/q}
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[8]} .original_name {{Co_mem_R/RW0_rdata[8]}}
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[8]} .single_bit_orig_name {Co_mem_R/RW0_rdata[8]}
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Co_mem_R/RW0_rdata_reg[8]/Q} .original_name {Co_mem_R/RW0_rdata[8]/q}
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[1]} .original_name {{Co_mem_R/RW0_rdata[1]}}
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[1]} .single_bit_orig_name {Co_mem_R/RW0_rdata[1]}
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Co_mem_R/RW0_rdata_reg[1]/Q} .original_name {Co_mem_R/RW0_rdata[1]/q}
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[6]} .original_name {{Co_mem_R/RW0_rdata[6]}}
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[6]} .single_bit_orig_name {Co_mem_R/RW0_rdata[6]}
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Co_mem_R/RW0_rdata_reg[6]/Q} .original_name {Co_mem_R/RW0_rdata[6]/q}
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[4]} .original_name {{Co_mem_R/RW0_rdata[4]}}
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[4]} .single_bit_orig_name {Co_mem_R/RW0_rdata[4]}
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Co_mem_R/RW0_rdata_reg[4]/Q} .original_name {Co_mem_R/RW0_rdata[4]/q}
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[0]} .original_name {{Co_mem_R/RW0_rdata[0]}}
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[0]} .single_bit_orig_name {Co_mem_R/RW0_rdata[0]}
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Co_mem_R/RW0_rdata_reg[0]/Q} .original_name {Co_mem_R/RW0_rdata[0]/q}
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[3]} .original_name {{Co_mem_R/RW0_rdata[3]}}
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[3]} .single_bit_orig_name {Co_mem_R/RW0_rdata[3]}
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Co_mem_R/RW0_rdata_reg[3]/Q} .original_name {Co_mem_R/RW0_rdata[3]/q}
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[2]} .original_name {{Co_mem_R/RW0_rdata[2]}}
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[2]} .single_bit_orig_name {Co_mem_R/RW0_rdata[2]}
set_db -quiet {inst:MSDAP/Co_mem_R/RW0_rdata_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Co_mem_R/RW0_rdata_reg[2]/Q} .original_name {Co_mem_R/RW0_rdata[2]/q}
set_db -quiet {inst:MSDAP/Co_mem_R/cs_vec_reg[0]} .original_name {{Co_mem_R/cs_vec[0]}}
set_db -quiet {inst:MSDAP/Co_mem_R/cs_vec_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Co_mem_R/cs_vec_reg[0]} .single_bit_orig_name {Co_mem_R/cs_vec[0]}
set_db -quiet {inst:MSDAP/Co_mem_R/cs_vec_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Co_mem_R/cs_vec_reg[0]/QN} .original_name {Co_mem_R/cs_vec[0]/q}
set_db -quiet {inst:MSDAP/Co_mem_R/cs_vec_reg[1]} .original_name {{Co_mem_R/cs_vec[1]}}
set_db -quiet {inst:MSDAP/Co_mem_R/cs_vec_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Co_mem_R/cs_vec_reg[1]} .single_bit_orig_name {Co_mem_R/cs_vec[1]}
set_db -quiet {inst:MSDAP/Co_mem_R/cs_vec_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Co_mem_R/cs_vec_reg[1]/QN} .original_name {Co_mem_R/cs_vec[1]/q}
set_db -quiet module:MSDAP/DATA_MEM .hdl_user_name DATA_MEM
set_db -quiet module:MSDAP/DATA_MEM .hdl_filelist {{default -sv {SYNTHESIS} {/home/013/o/om/oma190007/cad/msdap_new/data_memory.v} {} {}}}
set_db -quiet module:MSDAP/DATA_MEM .lp_clock_gating_max_flops inf
set_db -quiet inst:MSDAP/Data_mem_L/mem_0_0 .original_name Data_mem_L/mem_0_0
set_db -quiet inst:MSDAP/Data_mem_L/mem_0_0 .single_bit_orig_name Data_mem_L/mem_0_0
set_db -quiet inst:MSDAP/Data_mem_L/mem_0_0 .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Data_mem_L/mem_0_0/O[7]} .original_name Data_mem_L/mem_0_0/O
set_db -quiet {pin:MSDAP/Data_mem_L/mem_0_0/O[6]} .original_name Data_mem_L/mem_0_0/O
set_db -quiet {pin:MSDAP/Data_mem_L/mem_0_0/O[5]} .original_name Data_mem_L/mem_0_0/O
set_db -quiet {pin:MSDAP/Data_mem_L/mem_0_0/O[4]} .original_name Data_mem_L/mem_0_0/O
set_db -quiet {pin:MSDAP/Data_mem_L/mem_0_0/O[3]} .original_name Data_mem_L/mem_0_0/O
set_db -quiet {pin:MSDAP/Data_mem_L/mem_0_0/O[2]} .original_name Data_mem_L/mem_0_0/O
set_db -quiet {pin:MSDAP/Data_mem_L/mem_0_0/O[1]} .original_name Data_mem_L/mem_0_0/O
set_db -quiet {pin:MSDAP/Data_mem_L/mem_0_0/O[0]} .original_name Data_mem_L/mem_0_0/O
set_db -quiet inst:MSDAP/Data_mem_L/mem_0_1 .original_name Data_mem_L/mem_0_1
set_db -quiet inst:MSDAP/Data_mem_L/mem_0_1 .single_bit_orig_name Data_mem_L/mem_0_1
set_db -quiet inst:MSDAP/Data_mem_L/mem_0_1 .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Data_mem_L/mem_0_1/O[7]} .original_name Data_mem_L/mem_0_1/O
set_db -quiet {pin:MSDAP/Data_mem_L/mem_0_1/O[6]} .original_name Data_mem_L/mem_0_1/O
set_db -quiet {pin:MSDAP/Data_mem_L/mem_0_1/O[5]} .original_name Data_mem_L/mem_0_1/O
set_db -quiet {pin:MSDAP/Data_mem_L/mem_0_1/O[4]} .original_name Data_mem_L/mem_0_1/O
set_db -quiet {pin:MSDAP/Data_mem_L/mem_0_1/O[3]} .original_name Data_mem_L/mem_0_1/O
set_db -quiet {pin:MSDAP/Data_mem_L/mem_0_1/O[2]} .original_name Data_mem_L/mem_0_1/O
set_db -quiet {pin:MSDAP/Data_mem_L/mem_0_1/O[1]} .original_name Data_mem_L/mem_0_1/O
set_db -quiet {pin:MSDAP/Data_mem_L/mem_0_1/O[0]} .original_name Data_mem_L/mem_0_1/O
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[1]} .original_name {{Data_mem_L/count_zero[1]}}
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[1]} .single_bit_orig_name {Data_mem_L/count_zero[1]}
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Data_mem_L/count_zero_reg[1]/QN} .original_name {Data_mem_L/count_zero[1]/q}
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[8]} .original_name {{Data_mem_L/count_zero[8]}}
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[8]} .single_bit_orig_name {Data_mem_L/count_zero[8]}
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Data_mem_L/count_zero_reg[8]/QN} .original_name {Data_mem_L/count_zero[8]/q}
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[2]} .original_name {{Data_mem_L/count_zero[2]}}
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[2]} .single_bit_orig_name {Data_mem_L/count_zero[2]}
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Data_mem_L/count_zero_reg[2]/QN} .original_name {Data_mem_L/count_zero[2]/q}
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[0]} .original_name {{Data_mem_L/count_zero[0]}}
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[0]} .single_bit_orig_name {Data_mem_L/count_zero[0]}
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Data_mem_L/count_zero_reg[0]/QN} .original_name {Data_mem_L/count_zero[0]/q}
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[4]} .original_name {{Data_mem_L/count_zero[4]}}
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[4]} .single_bit_orig_name {Data_mem_L/count_zero[4]}
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Data_mem_L/count_zero_reg[4]/QN} .original_name {Data_mem_L/count_zero[4]/q}
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[3]} .original_name {{Data_mem_L/count_zero[3]}}
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[3]} .single_bit_orig_name {Data_mem_L/count_zero[3]}
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Data_mem_L/count_zero_reg[3]/QN} .original_name {Data_mem_L/count_zero[3]/q}
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[6]} .original_name {{Data_mem_L/count_zero[6]}}
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[6]} .single_bit_orig_name {Data_mem_L/count_zero[6]}
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Data_mem_L/count_zero_reg[6]/QN} .original_name {Data_mem_L/count_zero[6]/q}
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[7]} .original_name {{Data_mem_L/count_zero[7]}}
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[7]} .single_bit_orig_name {Data_mem_L/count_zero[7]}
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Data_mem_L/count_zero_reg[7]/QN} .original_name {Data_mem_L/count_zero[7]/q}
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[5]} .original_name {{Data_mem_L/count_zero[5]}}
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[5]} .single_bit_orig_name {Data_mem_L/count_zero[5]}
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Data_mem_L/count_zero_reg[5]/QN} .original_name {Data_mem_L/count_zero[5]/q}
set_db -quiet inst:MSDAP/Data_mem_L/allzeros_reg .original_name Data_mem_L/allzeros
set_db -quiet inst:MSDAP/Data_mem_L/allzeros_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/Data_mem_L/allzeros_reg .single_bit_orig_name Data_mem_L/allzeros
set_db -quiet inst:MSDAP/Data_mem_L/allzeros_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/Data_mem_L/allzeros_reg/QN .original_name Data_mem_L/allzeros/q
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[9]} .original_name {{Data_mem_L/count_zero[9]}}
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[9]} .single_bit_orig_name {Data_mem_L/count_zero[9]}
set_db -quiet {inst:MSDAP/Data_mem_L/count_zero_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Data_mem_L/count_zero_reg[9]/QN} .original_name {Data_mem_L/count_zero[9]/q}
set_db -quiet module:MSDAP/DATA_MEM_1 .hdl_user_name DATA_MEM
set_db -quiet module:MSDAP/DATA_MEM_1 .hdl_filelist {{default -sv {SYNTHESIS} {/home/013/o/om/oma190007/cad/msdap_new/data_memory.v} {} {}}}
set_db -quiet module:MSDAP/DATA_MEM_1 .lp_clock_gating_max_flops inf
set_db -quiet inst:MSDAP/Data_mem_R/mem_0_0 .original_name Data_mem_R/mem_0_0
set_db -quiet inst:MSDAP/Data_mem_R/mem_0_0 .single_bit_orig_name Data_mem_R/mem_0_0
set_db -quiet inst:MSDAP/Data_mem_R/mem_0_0 .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Data_mem_R/mem_0_0/O[7]} .original_name Data_mem_R/mem_0_0/O
set_db -quiet {pin:MSDAP/Data_mem_R/mem_0_0/O[6]} .original_name Data_mem_R/mem_0_0/O
set_db -quiet {pin:MSDAP/Data_mem_R/mem_0_0/O[5]} .original_name Data_mem_R/mem_0_0/O
set_db -quiet {pin:MSDAP/Data_mem_R/mem_0_0/O[4]} .original_name Data_mem_R/mem_0_0/O
set_db -quiet {pin:MSDAP/Data_mem_R/mem_0_0/O[3]} .original_name Data_mem_R/mem_0_0/O
set_db -quiet {pin:MSDAP/Data_mem_R/mem_0_0/O[2]} .original_name Data_mem_R/mem_0_0/O
set_db -quiet {pin:MSDAP/Data_mem_R/mem_0_0/O[1]} .original_name Data_mem_R/mem_0_0/O
set_db -quiet {pin:MSDAP/Data_mem_R/mem_0_0/O[0]} .original_name Data_mem_R/mem_0_0/O
set_db -quiet inst:MSDAP/Data_mem_R/mem_0_1 .original_name Data_mem_R/mem_0_1
set_db -quiet inst:MSDAP/Data_mem_R/mem_0_1 .single_bit_orig_name Data_mem_R/mem_0_1
set_db -quiet inst:MSDAP/Data_mem_R/mem_0_1 .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Data_mem_R/mem_0_1/O[7]} .original_name Data_mem_R/mem_0_1/O
set_db -quiet {pin:MSDAP/Data_mem_R/mem_0_1/O[6]} .original_name Data_mem_R/mem_0_1/O
set_db -quiet {pin:MSDAP/Data_mem_R/mem_0_1/O[5]} .original_name Data_mem_R/mem_0_1/O
set_db -quiet {pin:MSDAP/Data_mem_R/mem_0_1/O[4]} .original_name Data_mem_R/mem_0_1/O
set_db -quiet {pin:MSDAP/Data_mem_R/mem_0_1/O[3]} .original_name Data_mem_R/mem_0_1/O
set_db -quiet {pin:MSDAP/Data_mem_R/mem_0_1/O[2]} .original_name Data_mem_R/mem_0_1/O
set_db -quiet {pin:MSDAP/Data_mem_R/mem_0_1/O[1]} .original_name Data_mem_R/mem_0_1/O
set_db -quiet {pin:MSDAP/Data_mem_R/mem_0_1/O[0]} .original_name Data_mem_R/mem_0_1/O
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[1]} .original_name {{Data_mem_R/count_zero[1]}}
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[1]} .single_bit_orig_name {Data_mem_R/count_zero[1]}
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Data_mem_R/count_zero_reg[1]/QN} .original_name {Data_mem_R/count_zero[1]/q}
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[8]} .original_name {{Data_mem_R/count_zero[8]}}
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[8]} .single_bit_orig_name {Data_mem_R/count_zero[8]}
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Data_mem_R/count_zero_reg[8]/QN} .original_name {Data_mem_R/count_zero[8]/q}
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[2]} .original_name {{Data_mem_R/count_zero[2]}}
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[2]} .single_bit_orig_name {Data_mem_R/count_zero[2]}
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Data_mem_R/count_zero_reg[2]/QN} .original_name {Data_mem_R/count_zero[2]/q}
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[0]} .original_name {{Data_mem_R/count_zero[0]}}
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[0]} .single_bit_orig_name {Data_mem_R/count_zero[0]}
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Data_mem_R/count_zero_reg[0]/QN} .original_name {Data_mem_R/count_zero[0]/q}
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[4]} .original_name {{Data_mem_R/count_zero[4]}}
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[4]} .single_bit_orig_name {Data_mem_R/count_zero[4]}
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Data_mem_R/count_zero_reg[4]/QN} .original_name {Data_mem_R/count_zero[4]/q}
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[3]} .original_name {{Data_mem_R/count_zero[3]}}
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[3]} .single_bit_orig_name {Data_mem_R/count_zero[3]}
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Data_mem_R/count_zero_reg[3]/QN} .original_name {Data_mem_R/count_zero[3]/q}
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[6]} .original_name {{Data_mem_R/count_zero[6]}}
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[6]} .single_bit_orig_name {Data_mem_R/count_zero[6]}
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Data_mem_R/count_zero_reg[6]/QN} .original_name {Data_mem_R/count_zero[6]/q}
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[7]} .original_name {{Data_mem_R/count_zero[7]}}
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[7]} .single_bit_orig_name {Data_mem_R/count_zero[7]}
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Data_mem_R/count_zero_reg[7]/QN} .original_name {Data_mem_R/count_zero[7]/q}
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[5]} .original_name {{Data_mem_R/count_zero[5]}}
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[5]} .single_bit_orig_name {Data_mem_R/count_zero[5]}
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Data_mem_R/count_zero_reg[5]/QN} .original_name {Data_mem_R/count_zero[5]/q}
set_db -quiet inst:MSDAP/Data_mem_R/allzeros_reg .original_name Data_mem_R/allzeros
set_db -quiet inst:MSDAP/Data_mem_R/allzeros_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/Data_mem_R/allzeros_reg .single_bit_orig_name Data_mem_R/allzeros
set_db -quiet inst:MSDAP/Data_mem_R/allzeros_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/Data_mem_R/allzeros_reg/QN .original_name Data_mem_R/allzeros/q
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[9]} .original_name {{Data_mem_R/count_zero[9]}}
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[9]} .single_bit_orig_name {Data_mem_R/count_zero[9]}
set_db -quiet {inst:MSDAP/Data_mem_R/count_zero_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/Data_mem_R/count_zero_reg[9]/QN} .original_name {Data_mem_R/count_zero[9]/q}
set_db -quiet module:MSDAP/PISO .hdl_user_name PISO
set_db -quiet module:MSDAP/PISO .hdl_filelist {{default -sv {SYNTHESIS} {/home/013/o/om/oma190007/cad/msdap_new/PISO.v} {} {}}}
set_db -quiet module:MSDAP/PISO .lp_clock_gating_max_flops inf
set_db -quiet inst:MSDAP/PISOL/OutReady_reg .original_name PISOL/OutReady
set_db -quiet inst:MSDAP/PISOL/OutReady_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/PISOL/OutReady_reg .single_bit_orig_name PISOL/OutReady
set_db -quiet inst:MSDAP/PISOL/OutReady_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/PISOL/OutReady_reg/QN .original_name PISOL/OutReady/q
set_db -quiet inst:MSDAP/PISOL/OutputSerial_reg .original_name PISOL/OutputSerial
set_db -quiet inst:MSDAP/PISOL/OutputSerial_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/PISOL/OutputSerial_reg .single_bit_orig_name PISOL/OutputSerial
set_db -quiet inst:MSDAP/PISOL/OutputSerial_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/PISOL/OutputSerial_reg/QN .original_name PISOL/OutputSerial/q
set_db -quiet {inst:MSDAP/PISOL/count_bit_reg[0]} .original_name {{PISOL/count_bit[0]}}
set_db -quiet {inst:MSDAP/PISOL/count_bit_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/count_bit_reg[0]} .single_bit_orig_name {PISOL/count_bit[0]}
set_db -quiet {inst:MSDAP/PISOL/count_bit_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/count_bit_reg[0]/QN} .original_name {PISOL/count_bit[0]/q}
set_db -quiet {inst:MSDAP/PISOL/count_bit_reg[1]} .original_name {{PISOL/count_bit[1]}}
set_db -quiet {inst:MSDAP/PISOL/count_bit_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/count_bit_reg[1]} .single_bit_orig_name {PISOL/count_bit[1]}
set_db -quiet {inst:MSDAP/PISOL/count_bit_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/count_bit_reg[1]/QN} .original_name {PISOL/count_bit[1]/q}
set_db -quiet {inst:MSDAP/PISOL/count_bit_reg[2]} .original_name {{PISOL/count_bit[2]}}
set_db -quiet {inst:MSDAP/PISOL/count_bit_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/count_bit_reg[2]} .single_bit_orig_name {PISOL/count_bit[2]}
set_db -quiet {inst:MSDAP/PISOL/count_bit_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/count_bit_reg[2]/QN} .original_name {PISOL/count_bit[2]/q}
set_db -quiet {inst:MSDAP/PISOL/count_bit_reg[3]} .original_name {{PISOL/count_bit[3]}}
set_db -quiet {inst:MSDAP/PISOL/count_bit_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/count_bit_reg[3]} .single_bit_orig_name {PISOL/count_bit[3]}
set_db -quiet {inst:MSDAP/PISOL/count_bit_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/count_bit_reg[3]/QN} .original_name {PISOL/count_bit[3]/q}
set_db -quiet {inst:MSDAP/PISOL/count_bit_reg[4]} .original_name {{PISOL/count_bit[4]}}
set_db -quiet {inst:MSDAP/PISOL/count_bit_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/count_bit_reg[4]} .single_bit_orig_name {PISOL/count_bit[4]}
set_db -quiet {inst:MSDAP/PISOL/count_bit_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/count_bit_reg[4]/QN} .original_name {PISOL/count_bit[4]/q}
set_db -quiet {inst:MSDAP/PISOL/count_bit_reg[5]} .original_name {{PISOL/count_bit[5]}}
set_db -quiet {inst:MSDAP/PISOL/count_bit_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/count_bit_reg[5]} .single_bit_orig_name {PISOL/count_bit[5]}
set_db -quiet {inst:MSDAP/PISOL/count_bit_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/count_bit_reg[5]/QN} .original_name {PISOL/count_bit[5]/q}
set_db -quiet inst:MSDAP/PISOL/ready_out_reg .original_name PISOL/ready_out
set_db -quiet inst:MSDAP/PISOL/ready_out_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/PISOL/ready_out_reg .single_bit_orig_name PISOL/ready_out
set_db -quiet inst:MSDAP/PISOL/ready_out_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/PISOL/ready_out_reg/QN .original_name PISOL/ready_out/q
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[0]} .original_name {{PISOL/register_dataout[0]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[0]} .single_bit_orig_name {PISOL/register_dataout[0]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[0]/QN} .original_name {PISOL/register_dataout[0]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[1]} .original_name {{PISOL/register_dataout[1]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[1]} .single_bit_orig_name {PISOL/register_dataout[1]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[1]/QN} .original_name {PISOL/register_dataout[1]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[2]} .original_name {{PISOL/register_dataout[2]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[2]} .single_bit_orig_name {PISOL/register_dataout[2]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[2]/QN} .original_name {PISOL/register_dataout[2]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[3]} .original_name {{PISOL/register_dataout[3]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[3]} .single_bit_orig_name {PISOL/register_dataout[3]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[3]/QN} .original_name {PISOL/register_dataout[3]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[4]} .original_name {{PISOL/register_dataout[4]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[4]} .single_bit_orig_name {PISOL/register_dataout[4]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[4]/QN} .original_name {PISOL/register_dataout[4]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[5]} .original_name {{PISOL/register_dataout[5]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[5]} .single_bit_orig_name {PISOL/register_dataout[5]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[5]/QN} .original_name {PISOL/register_dataout[5]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[6]} .original_name {{PISOL/register_dataout[6]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[6]} .single_bit_orig_name {PISOL/register_dataout[6]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[6]/QN} .original_name {PISOL/register_dataout[6]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[7]} .original_name {{PISOL/register_dataout[7]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[7]} .single_bit_orig_name {PISOL/register_dataout[7]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[7]/QN} .original_name {PISOL/register_dataout[7]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[8]} .original_name {{PISOL/register_dataout[8]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[8]} .single_bit_orig_name {PISOL/register_dataout[8]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[8]/QN} .original_name {PISOL/register_dataout[8]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[9]} .original_name {{PISOL/register_dataout[9]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[9]} .single_bit_orig_name {PISOL/register_dataout[9]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[9]/QN} .original_name {PISOL/register_dataout[9]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[10]} .original_name {{PISOL/register_dataout[10]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[10]} .single_bit_orig_name {PISOL/register_dataout[10]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[10]/QN} .original_name {PISOL/register_dataout[10]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[11]} .original_name {{PISOL/register_dataout[11]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[11]} .single_bit_orig_name {PISOL/register_dataout[11]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[11]/QN} .original_name {PISOL/register_dataout[11]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[12]} .original_name {{PISOL/register_dataout[12]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[12]} .single_bit_orig_name {PISOL/register_dataout[12]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[12]/QN} .original_name {PISOL/register_dataout[12]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[13]} .original_name {{PISOL/register_dataout[13]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[13]} .single_bit_orig_name {PISOL/register_dataout[13]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[13]/QN} .original_name {PISOL/register_dataout[13]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[14]} .original_name {{PISOL/register_dataout[14]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[14]} .single_bit_orig_name {PISOL/register_dataout[14]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[14]/QN} .original_name {PISOL/register_dataout[14]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[15]} .original_name {{PISOL/register_dataout[15]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[15]} .single_bit_orig_name {PISOL/register_dataout[15]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[15]/QN} .original_name {PISOL/register_dataout[15]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[16]} .original_name {{PISOL/register_dataout[16]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[16]} .single_bit_orig_name {PISOL/register_dataout[16]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[16]/QN} .original_name {PISOL/register_dataout[16]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[17]} .original_name {{PISOL/register_dataout[17]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[17]} .single_bit_orig_name {PISOL/register_dataout[17]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[17]/QN} .original_name {PISOL/register_dataout[17]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[18]} .original_name {{PISOL/register_dataout[18]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[18]} .single_bit_orig_name {PISOL/register_dataout[18]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[18]/QN} .original_name {PISOL/register_dataout[18]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[19]} .original_name {{PISOL/register_dataout[19]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[19]} .single_bit_orig_name {PISOL/register_dataout[19]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[19]/QN} .original_name {PISOL/register_dataout[19]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[20]} .original_name {{PISOL/register_dataout[20]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[20]} .single_bit_orig_name {PISOL/register_dataout[20]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[20]/QN} .original_name {PISOL/register_dataout[20]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[21]} .original_name {{PISOL/register_dataout[21]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[21]} .single_bit_orig_name {PISOL/register_dataout[21]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[21]/QN} .original_name {PISOL/register_dataout[21]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[22]} .original_name {{PISOL/register_dataout[22]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[22]} .single_bit_orig_name {PISOL/register_dataout[22]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[22]/QN} .original_name {PISOL/register_dataout[22]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[23]} .original_name {{PISOL/register_dataout[23]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[23]} .single_bit_orig_name {PISOL/register_dataout[23]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[23]/QN} .original_name {PISOL/register_dataout[23]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[24]} .original_name {{PISOL/register_dataout[24]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[24]} .single_bit_orig_name {PISOL/register_dataout[24]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[24]/QN} .original_name {PISOL/register_dataout[24]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[25]} .original_name {{PISOL/register_dataout[25]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[25]} .single_bit_orig_name {PISOL/register_dataout[25]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[25]/QN} .original_name {PISOL/register_dataout[25]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[26]} .original_name {{PISOL/register_dataout[26]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[26]} .single_bit_orig_name {PISOL/register_dataout[26]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[26]/QN} .original_name {PISOL/register_dataout[26]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[27]} .original_name {{PISOL/register_dataout[27]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[27]} .single_bit_orig_name {PISOL/register_dataout[27]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[27]/QN} .original_name {PISOL/register_dataout[27]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[28]} .original_name {{PISOL/register_dataout[28]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[28]} .single_bit_orig_name {PISOL/register_dataout[28]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[28]/QN} .original_name {PISOL/register_dataout[28]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[29]} .original_name {{PISOL/register_dataout[29]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[29]} .single_bit_orig_name {PISOL/register_dataout[29]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[29]/QN} .original_name {PISOL/register_dataout[29]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[30]} .original_name {{PISOL/register_dataout[30]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[30]} .single_bit_orig_name {PISOL/register_dataout[30]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[30]/QN} .original_name {PISOL/register_dataout[30]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[31]} .original_name {{PISOL/register_dataout[31]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[31]} .single_bit_orig_name {PISOL/register_dataout[31]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[31]/QN} .original_name {PISOL/register_dataout[31]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[32]} .original_name {{PISOL/register_dataout[32]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[32]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[32]} .single_bit_orig_name {PISOL/register_dataout[32]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[32]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[32]/QN} .original_name {PISOL/register_dataout[32]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[33]} .original_name {{PISOL/register_dataout[33]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[33]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[33]} .single_bit_orig_name {PISOL/register_dataout[33]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[33]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[33]/QN} .original_name {PISOL/register_dataout[33]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[34]} .original_name {{PISOL/register_dataout[34]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[34]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[34]} .single_bit_orig_name {PISOL/register_dataout[34]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[34]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[34]/QN} .original_name {PISOL/register_dataout[34]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[35]} .original_name {{PISOL/register_dataout[35]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[35]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[35]} .single_bit_orig_name {PISOL/register_dataout[35]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[35]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[35]/QN} .original_name {PISOL/register_dataout[35]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[36]} .original_name {{PISOL/register_dataout[36]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[36]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[36]} .single_bit_orig_name {PISOL/register_dataout[36]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[36]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[36]/QN} .original_name {PISOL/register_dataout[36]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[37]} .original_name {{PISOL/register_dataout[37]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[37]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[37]} .single_bit_orig_name {PISOL/register_dataout[37]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[37]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[37]/QN} .original_name {PISOL/register_dataout[37]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[38]} .original_name {{PISOL/register_dataout[38]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[38]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[38]} .single_bit_orig_name {PISOL/register_dataout[38]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[38]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[38]/QN} .original_name {PISOL/register_dataout[38]/q}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[39]} .original_name {{PISOL/register_dataout[39]}}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[39]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[39]} .single_bit_orig_name {PISOL/register_dataout[39]}
set_db -quiet {inst:MSDAP/PISOL/register_dataout_reg[39]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOL/register_dataout_reg[39]/QN} .original_name {PISOL/register_dataout[39]/q}
set_db -quiet module:MSDAP/PISO_1 .hdl_user_name PISO
set_db -quiet module:MSDAP/PISO_1 .hdl_filelist {{default -sv {SYNTHESIS} {/home/013/o/om/oma190007/cad/msdap_new/PISO.v} {} {}}}
set_db -quiet module:MSDAP/PISO_1 .lp_clock_gating_max_flops inf
set_db -quiet inst:MSDAP/PISOR/OutReady_reg .original_name PISOR/OutReady
set_db -quiet inst:MSDAP/PISOR/OutReady_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/PISOR/OutReady_reg .single_bit_orig_name PISOR/OutReady
set_db -quiet inst:MSDAP/PISOR/OutReady_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/PISOR/OutReady_reg/QN .original_name PISOR/OutReady/q
set_db -quiet inst:MSDAP/PISOR/OutputSerial_reg .original_name PISOR/OutputSerial
set_db -quiet inst:MSDAP/PISOR/OutputSerial_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/PISOR/OutputSerial_reg .single_bit_orig_name PISOR/OutputSerial
set_db -quiet inst:MSDAP/PISOR/OutputSerial_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/PISOR/OutputSerial_reg/QN .original_name PISOR/OutputSerial/q
set_db -quiet {inst:MSDAP/PISOR/count_bit_reg[0]} .original_name {{PISOR/count_bit[0]}}
set_db -quiet {inst:MSDAP/PISOR/count_bit_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/count_bit_reg[0]} .single_bit_orig_name {PISOR/count_bit[0]}
set_db -quiet {inst:MSDAP/PISOR/count_bit_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/count_bit_reg[0]/QN} .original_name {PISOR/count_bit[0]/q}
set_db -quiet {inst:MSDAP/PISOR/count_bit_reg[1]} .original_name {{PISOR/count_bit[1]}}
set_db -quiet {inst:MSDAP/PISOR/count_bit_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/count_bit_reg[1]} .single_bit_orig_name {PISOR/count_bit[1]}
set_db -quiet {inst:MSDAP/PISOR/count_bit_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/count_bit_reg[1]/QN} .original_name {PISOR/count_bit[1]/q}
set_db -quiet {inst:MSDAP/PISOR/count_bit_reg[2]} .original_name {{PISOR/count_bit[2]}}
set_db -quiet {inst:MSDAP/PISOR/count_bit_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/count_bit_reg[2]} .single_bit_orig_name {PISOR/count_bit[2]}
set_db -quiet {inst:MSDAP/PISOR/count_bit_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/count_bit_reg[2]/QN} .original_name {PISOR/count_bit[2]/q}
set_db -quiet {inst:MSDAP/PISOR/count_bit_reg[3]} .original_name {{PISOR/count_bit[3]}}
set_db -quiet {inst:MSDAP/PISOR/count_bit_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/count_bit_reg[3]} .single_bit_orig_name {PISOR/count_bit[3]}
set_db -quiet {inst:MSDAP/PISOR/count_bit_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/count_bit_reg[3]/QN} .original_name {PISOR/count_bit[3]/q}
set_db -quiet {inst:MSDAP/PISOR/count_bit_reg[4]} .original_name {{PISOR/count_bit[4]}}
set_db -quiet {inst:MSDAP/PISOR/count_bit_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/count_bit_reg[4]} .single_bit_orig_name {PISOR/count_bit[4]}
set_db -quiet {inst:MSDAP/PISOR/count_bit_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/count_bit_reg[4]/QN} .original_name {PISOR/count_bit[4]/q}
set_db -quiet {inst:MSDAP/PISOR/count_bit_reg[5]} .original_name {{PISOR/count_bit[5]}}
set_db -quiet {inst:MSDAP/PISOR/count_bit_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/count_bit_reg[5]} .single_bit_orig_name {PISOR/count_bit[5]}
set_db -quiet {inst:MSDAP/PISOR/count_bit_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/count_bit_reg[5]/QN} .original_name {PISOR/count_bit[5]/q}
set_db -quiet inst:MSDAP/PISOR/ready_out_reg .original_name PISOR/ready_out
set_db -quiet inst:MSDAP/PISOR/ready_out_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/PISOR/ready_out_reg .single_bit_orig_name PISOR/ready_out
set_db -quiet inst:MSDAP/PISOR/ready_out_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/PISOR/ready_out_reg/QN .original_name PISOR/ready_out/q
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[0]} .original_name {{PISOR/register_dataout[0]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[0]} .single_bit_orig_name {PISOR/register_dataout[0]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[0]/QN} .original_name {PISOR/register_dataout[0]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[1]} .original_name {{PISOR/register_dataout[1]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[1]} .single_bit_orig_name {PISOR/register_dataout[1]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[1]/QN} .original_name {PISOR/register_dataout[1]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[2]} .original_name {{PISOR/register_dataout[2]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[2]} .single_bit_orig_name {PISOR/register_dataout[2]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[2]/QN} .original_name {PISOR/register_dataout[2]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[3]} .original_name {{PISOR/register_dataout[3]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[3]} .single_bit_orig_name {PISOR/register_dataout[3]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[3]/QN} .original_name {PISOR/register_dataout[3]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[4]} .original_name {{PISOR/register_dataout[4]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[4]} .single_bit_orig_name {PISOR/register_dataout[4]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[4]/QN} .original_name {PISOR/register_dataout[4]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[5]} .original_name {{PISOR/register_dataout[5]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[5]} .single_bit_orig_name {PISOR/register_dataout[5]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[5]/QN} .original_name {PISOR/register_dataout[5]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[6]} .original_name {{PISOR/register_dataout[6]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[6]} .single_bit_orig_name {PISOR/register_dataout[6]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[6]/QN} .original_name {PISOR/register_dataout[6]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[7]} .original_name {{PISOR/register_dataout[7]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[7]} .single_bit_orig_name {PISOR/register_dataout[7]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[7]/QN} .original_name {PISOR/register_dataout[7]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[8]} .original_name {{PISOR/register_dataout[8]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[8]} .single_bit_orig_name {PISOR/register_dataout[8]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[8]/QN} .original_name {PISOR/register_dataout[8]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[9]} .original_name {{PISOR/register_dataout[9]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[9]} .single_bit_orig_name {PISOR/register_dataout[9]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[9]/QN} .original_name {PISOR/register_dataout[9]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[10]} .original_name {{PISOR/register_dataout[10]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[10]} .single_bit_orig_name {PISOR/register_dataout[10]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[10]/QN} .original_name {PISOR/register_dataout[10]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[11]} .original_name {{PISOR/register_dataout[11]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[11]} .single_bit_orig_name {PISOR/register_dataout[11]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[11]/QN} .original_name {PISOR/register_dataout[11]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[12]} .original_name {{PISOR/register_dataout[12]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[12]} .single_bit_orig_name {PISOR/register_dataout[12]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[12]/QN} .original_name {PISOR/register_dataout[12]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[13]} .original_name {{PISOR/register_dataout[13]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[13]} .single_bit_orig_name {PISOR/register_dataout[13]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[13]/QN} .original_name {PISOR/register_dataout[13]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[14]} .original_name {{PISOR/register_dataout[14]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[14]} .single_bit_orig_name {PISOR/register_dataout[14]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[14]/QN} .original_name {PISOR/register_dataout[14]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[15]} .original_name {{PISOR/register_dataout[15]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[15]} .single_bit_orig_name {PISOR/register_dataout[15]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[15]/QN} .original_name {PISOR/register_dataout[15]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[16]} .original_name {{PISOR/register_dataout[16]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[16]} .single_bit_orig_name {PISOR/register_dataout[16]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[16]/QN} .original_name {PISOR/register_dataout[16]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[17]} .original_name {{PISOR/register_dataout[17]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[17]} .single_bit_orig_name {PISOR/register_dataout[17]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[17]/QN} .original_name {PISOR/register_dataout[17]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[18]} .original_name {{PISOR/register_dataout[18]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[18]} .single_bit_orig_name {PISOR/register_dataout[18]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[18]/QN} .original_name {PISOR/register_dataout[18]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[19]} .original_name {{PISOR/register_dataout[19]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[19]} .single_bit_orig_name {PISOR/register_dataout[19]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[19]/QN} .original_name {PISOR/register_dataout[19]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[20]} .original_name {{PISOR/register_dataout[20]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[20]} .single_bit_orig_name {PISOR/register_dataout[20]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[20]/QN} .original_name {PISOR/register_dataout[20]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[21]} .original_name {{PISOR/register_dataout[21]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[21]} .single_bit_orig_name {PISOR/register_dataout[21]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[21]/QN} .original_name {PISOR/register_dataout[21]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[22]} .original_name {{PISOR/register_dataout[22]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[22]} .single_bit_orig_name {PISOR/register_dataout[22]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[22]/QN} .original_name {PISOR/register_dataout[22]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[23]} .original_name {{PISOR/register_dataout[23]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[23]} .single_bit_orig_name {PISOR/register_dataout[23]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[23]/QN} .original_name {PISOR/register_dataout[23]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[24]} .original_name {{PISOR/register_dataout[24]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[24]} .single_bit_orig_name {PISOR/register_dataout[24]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[24]/QN} .original_name {PISOR/register_dataout[24]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[25]} .original_name {{PISOR/register_dataout[25]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[25]} .single_bit_orig_name {PISOR/register_dataout[25]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[25]/QN} .original_name {PISOR/register_dataout[25]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[26]} .original_name {{PISOR/register_dataout[26]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[26]} .single_bit_orig_name {PISOR/register_dataout[26]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[26]/QN} .original_name {PISOR/register_dataout[26]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[27]} .original_name {{PISOR/register_dataout[27]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[27]} .single_bit_orig_name {PISOR/register_dataout[27]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[27]/QN} .original_name {PISOR/register_dataout[27]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[28]} .original_name {{PISOR/register_dataout[28]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[28]} .single_bit_orig_name {PISOR/register_dataout[28]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[28]/QN} .original_name {PISOR/register_dataout[28]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[29]} .original_name {{PISOR/register_dataout[29]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[29]} .single_bit_orig_name {PISOR/register_dataout[29]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[29]/QN} .original_name {PISOR/register_dataout[29]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[30]} .original_name {{PISOR/register_dataout[30]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[30]} .single_bit_orig_name {PISOR/register_dataout[30]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[30]/QN} .original_name {PISOR/register_dataout[30]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[31]} .original_name {{PISOR/register_dataout[31]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[31]} .single_bit_orig_name {PISOR/register_dataout[31]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[31]/QN} .original_name {PISOR/register_dataout[31]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[32]} .original_name {{PISOR/register_dataout[32]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[32]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[32]} .single_bit_orig_name {PISOR/register_dataout[32]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[32]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[32]/QN} .original_name {PISOR/register_dataout[32]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[33]} .original_name {{PISOR/register_dataout[33]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[33]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[33]} .single_bit_orig_name {PISOR/register_dataout[33]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[33]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[33]/QN} .original_name {PISOR/register_dataout[33]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[34]} .original_name {{PISOR/register_dataout[34]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[34]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[34]} .single_bit_orig_name {PISOR/register_dataout[34]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[34]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[34]/QN} .original_name {PISOR/register_dataout[34]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[35]} .original_name {{PISOR/register_dataout[35]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[35]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[35]} .single_bit_orig_name {PISOR/register_dataout[35]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[35]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[35]/QN} .original_name {PISOR/register_dataout[35]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[36]} .original_name {{PISOR/register_dataout[36]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[36]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[36]} .single_bit_orig_name {PISOR/register_dataout[36]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[36]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[36]/QN} .original_name {PISOR/register_dataout[36]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[37]} .original_name {{PISOR/register_dataout[37]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[37]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[37]} .single_bit_orig_name {PISOR/register_dataout[37]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[37]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[37]/QN} .original_name {PISOR/register_dataout[37]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[38]} .original_name {{PISOR/register_dataout[38]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[38]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[38]} .single_bit_orig_name {PISOR/register_dataout[38]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[38]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[38]/QN} .original_name {PISOR/register_dataout[38]/q}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[39]} .original_name {{PISOR/register_dataout[39]}}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[39]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[39]} .single_bit_orig_name {PISOR/register_dataout[39]}
set_db -quiet {inst:MSDAP/PISOR/register_dataout_reg[39]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/PISOR/register_dataout_reg[39]/QN} .original_name {PISOR/register_dataout[39]/q}
set_db -quiet module:MSDAP/R_MEM .hdl_user_name R_MEM
set_db -quiet module:MSDAP/R_MEM .hdl_filelist {{default -sv {SYNTHESIS} {/home/013/o/om/oma190007/cad/msdap_new/rj_memory.v} {} {}}}
set_db -quiet module:MSDAP/R_MEM .lp_clock_gating_max_flops inf
set_db -quiet inst:MSDAP/R_mem_L/mem_0_0 .original_name R_mem_L/mem_0_0
set_db -quiet inst:MSDAP/R_mem_L/mem_0_0 .single_bit_orig_name R_mem_L/mem_0_0
set_db -quiet inst:MSDAP/R_mem_L/mem_0_0 .gint_phase_inversion false
set_db -quiet {pin:MSDAP/R_mem_L/mem_0_0/O1[7]} .original_name R_mem_L/mem_0_0/O1
set_db -quiet {pin:MSDAP/R_mem_L/mem_0_0/O1[6]} .original_name R_mem_L/mem_0_0/O1
set_db -quiet {pin:MSDAP/R_mem_L/mem_0_0/O1[5]} .original_name R_mem_L/mem_0_0/O1
set_db -quiet {pin:MSDAP/R_mem_L/mem_0_0/O1[4]} .original_name R_mem_L/mem_0_0/O1
set_db -quiet {pin:MSDAP/R_mem_L/mem_0_0/O1[3]} .original_name R_mem_L/mem_0_0/O1
set_db -quiet {pin:MSDAP/R_mem_L/mem_0_0/O1[2]} .original_name R_mem_L/mem_0_0/O1
set_db -quiet {pin:MSDAP/R_mem_L/mem_0_0/O1[1]} .original_name R_mem_L/mem_0_0/O1
set_db -quiet {pin:MSDAP/R_mem_L/mem_0_0/O1[0]} .original_name R_mem_L/mem_0_0/O1
set_db -quiet {pin:MSDAP/R_mem_L/mem_0_0/O2[7]} .original_name R_mem_L/mem_0_0/O2
set_db -quiet {pin:MSDAP/R_mem_L/mem_0_0/O2[6]} .original_name R_mem_L/mem_0_0/O2
set_db -quiet {pin:MSDAP/R_mem_L/mem_0_0/O2[5]} .original_name R_mem_L/mem_0_0/O2
set_db -quiet {pin:MSDAP/R_mem_L/mem_0_0/O2[4]} .original_name R_mem_L/mem_0_0/O2
set_db -quiet {pin:MSDAP/R_mem_L/mem_0_0/O2[3]} .original_name R_mem_L/mem_0_0/O2
set_db -quiet {pin:MSDAP/R_mem_L/mem_0_0/O2[2]} .original_name R_mem_L/mem_0_0/O2
set_db -quiet {pin:MSDAP/R_mem_L/mem_0_0/O2[1]} .original_name R_mem_L/mem_0_0/O2
set_db -quiet {pin:MSDAP/R_mem_L/mem_0_0/O2[0]} .original_name R_mem_L/mem_0_0/O2
set_db -quiet module:MSDAP/R_MEM_1 .hdl_user_name R_MEM
set_db -quiet module:MSDAP/R_MEM_1 .hdl_filelist {{default -sv {SYNTHESIS} {/home/013/o/om/oma190007/cad/msdap_new/rj_memory.v} {} {}}}
set_db -quiet module:MSDAP/R_MEM_1 .lp_clock_gating_max_flops inf
set_db -quiet inst:MSDAP/R_mem_R/mem_0_0 .original_name R_mem_R/mem_0_0
set_db -quiet inst:MSDAP/R_mem_R/mem_0_0 .single_bit_orig_name R_mem_R/mem_0_0
set_db -quiet inst:MSDAP/R_mem_R/mem_0_0 .gint_phase_inversion false
set_db -quiet {pin:MSDAP/R_mem_R/mem_0_0/O1[7]} .original_name R_mem_R/mem_0_0/O1
set_db -quiet {pin:MSDAP/R_mem_R/mem_0_0/O1[6]} .original_name R_mem_R/mem_0_0/O1
set_db -quiet {pin:MSDAP/R_mem_R/mem_0_0/O1[5]} .original_name R_mem_R/mem_0_0/O1
set_db -quiet {pin:MSDAP/R_mem_R/mem_0_0/O1[4]} .original_name R_mem_R/mem_0_0/O1
set_db -quiet {pin:MSDAP/R_mem_R/mem_0_0/O1[3]} .original_name R_mem_R/mem_0_0/O1
set_db -quiet {pin:MSDAP/R_mem_R/mem_0_0/O1[2]} .original_name R_mem_R/mem_0_0/O1
set_db -quiet {pin:MSDAP/R_mem_R/mem_0_0/O1[1]} .original_name R_mem_R/mem_0_0/O1
set_db -quiet {pin:MSDAP/R_mem_R/mem_0_0/O1[0]} .original_name R_mem_R/mem_0_0/O1
set_db -quiet {pin:MSDAP/R_mem_R/mem_0_0/O2[7]} .original_name R_mem_R/mem_0_0/O2
set_db -quiet {pin:MSDAP/R_mem_R/mem_0_0/O2[6]} .original_name R_mem_R/mem_0_0/O2
set_db -quiet {pin:MSDAP/R_mem_R/mem_0_0/O2[5]} .original_name R_mem_R/mem_0_0/O2
set_db -quiet {pin:MSDAP/R_mem_R/mem_0_0/O2[4]} .original_name R_mem_R/mem_0_0/O2
set_db -quiet {pin:MSDAP/R_mem_R/mem_0_0/O2[3]} .original_name R_mem_R/mem_0_0/O2
set_db -quiet {pin:MSDAP/R_mem_R/mem_0_0/O2[2]} .original_name R_mem_R/mem_0_0/O2
set_db -quiet {pin:MSDAP/R_mem_R/mem_0_0/O2[1]} .original_name R_mem_R/mem_0_0/O2
set_db -quiet {pin:MSDAP/R_mem_R/mem_0_0/O2[0]} .original_name R_mem_R/mem_0_0/O2
set_db -quiet module:MSDAP/adder .hdl_user_name adder
set_db -quiet module:MSDAP/adder .hdl_filelist {{default -sv {SYNTHESIS} {/home/013/o/om/oma190007/cad/msdap_new/adder.v} {} {}}}
set_db -quiet module:MSDAP/adder .lp_clock_gating_max_flops inf
set_db -quiet module:MSDAP/adder_1 .hdl_user_name adder
set_db -quiet module:MSDAP/adder_1 .hdl_filelist {{default -sv {SYNTHESIS} {/home/013/o/om/oma190007/cad/msdap_new/adder.v} {} {}}}
set_db -quiet module:MSDAP/adder_1 .lp_clock_gating_max_flops inf
set_db -quiet module:MSDAP/alu_controller .hdl_user_name alu_controller
set_db -quiet module:MSDAP/alu_controller .hdl_filelist {{default -sv {SYNTHESIS} {/home/013/o/om/oma190007/cad/msdap_new/alu_controller.v} {} {}}}
set_db -quiet module:MSDAP/alu_controller .lp_clock_gating_max_flops inf
set_db -quiet inst:MSDAP/alu_ctrl/clearL_reg .original_name alu_ctrl/clearL
set_db -quiet inst:MSDAP/alu_ctrl/clearL_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/alu_ctrl/clearL_reg .single_bit_orig_name alu_ctrl/clearL
set_db -quiet inst:MSDAP/alu_ctrl/clearL_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/alu_ctrl/clearL_reg/QN .original_name alu_ctrl/clearL/q
set_db -quiet inst:MSDAP/alu_ctrl/clearR_reg .original_name alu_ctrl/clearR
set_db -quiet inst:MSDAP/alu_ctrl/clearR_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/alu_ctrl/clearR_reg .single_bit_orig_name alu_ctrl/clearR
set_db -quiet inst:MSDAP/alu_ctrl/clearR_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/alu_ctrl/clearR_reg/QN .original_name alu_ctrl/clearR/q
set_db -quiet inst:MSDAP/alu_ctrl/enable_PISO_L_reg .original_name alu_ctrl/enable_PISO_L
set_db -quiet inst:MSDAP/alu_ctrl/enable_PISO_L_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/alu_ctrl/enable_PISO_L_reg .single_bit_orig_name alu_ctrl/enable_PISO_L
set_db -quiet inst:MSDAP/alu_ctrl/enable_PISO_L_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/alu_ctrl/enable_PISO_L_reg/QN .original_name alu_ctrl/enable_PISO_L/q
set_db -quiet inst:MSDAP/alu_ctrl/enable_PISO_R_reg .original_name alu_ctrl/enable_PISO_R
set_db -quiet inst:MSDAP/alu_ctrl/enable_PISO_R_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/alu_ctrl/enable_PISO_R_reg .single_bit_orig_name alu_ctrl/enable_PISO_R
set_db -quiet inst:MSDAP/alu_ctrl/enable_PISO_R_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/alu_ctrl/enable_PISO_R_reg/QN .original_name alu_ctrl/enable_PISO_R/q
set_db -quiet inst:MSDAP/alu_ctrl/inputL_enable_reg .original_name alu_ctrl/inputL_enable
set_db -quiet inst:MSDAP/alu_ctrl/inputL_enable_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/alu_ctrl/inputL_enable_reg .single_bit_orig_name alu_ctrl/inputL_enable
set_db -quiet inst:MSDAP/alu_ctrl/inputL_enable_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/alu_ctrl/inputL_enable_reg/QN .original_name alu_ctrl/inputL_enable/q
set_db -quiet inst:MSDAP/alu_ctrl/inputR_enable_reg .original_name alu_ctrl/inputR_enable
set_db -quiet inst:MSDAP/alu_ctrl/inputR_enable_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/alu_ctrl/inputR_enable_reg .single_bit_orig_name alu_ctrl/inputR_enable
set_db -quiet inst:MSDAP/alu_ctrl/inputR_enable_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/alu_ctrl/inputR_enable_reg/QN .original_name alu_ctrl/inputR_enable/q
set_db -quiet inst:MSDAP/alu_ctrl/loadL_reg .original_name alu_ctrl/loadL
set_db -quiet inst:MSDAP/alu_ctrl/loadL_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/alu_ctrl/loadL_reg .single_bit_orig_name alu_ctrl/loadL
set_db -quiet inst:MSDAP/alu_ctrl/loadL_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/alu_ctrl/loadL_reg/QN .original_name alu_ctrl/loadL/q
set_db -quiet inst:MSDAP/alu_ctrl/loadR_reg .original_name alu_ctrl/loadR
set_db -quiet inst:MSDAP/alu_ctrl/loadR_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/alu_ctrl/loadR_reg .single_bit_orig_name alu_ctrl/loadR
set_db -quiet inst:MSDAP/alu_ctrl/loadR_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/alu_ctrl/loadR_reg/QN .original_name alu_ctrl/loadR/q
set_db -quiet inst:MSDAP/alu_ctrl/shiftL_en_reg .original_name alu_ctrl/shiftL_en
set_db -quiet inst:MSDAP/alu_ctrl/shiftL_en_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/alu_ctrl/shiftL_en_reg .single_bit_orig_name alu_ctrl/shiftL_en
set_db -quiet inst:MSDAP/alu_ctrl/shiftL_en_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/alu_ctrl/shiftL_en_reg/QN .original_name alu_ctrl/shiftL_en/q
set_db -quiet inst:MSDAP/alu_ctrl/shiftR_en_reg .original_name alu_ctrl/shiftR_en
set_db -quiet inst:MSDAP/alu_ctrl/shiftR_en_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/alu_ctrl/shiftR_en_reg .single_bit_orig_name alu_ctrl/shiftR_en
set_db -quiet inst:MSDAP/alu_ctrl/shiftR_en_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/alu_ctrl/shiftR_en_reg/QN .original_name alu_ctrl/shiftR_en/q
set_db -quiet inst:MSDAP/alu_ctrl/addsubL_reg .original_name alu_ctrl/addsubL
set_db -quiet inst:MSDAP/alu_ctrl/addsubL_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/alu_ctrl/addsubL_reg .single_bit_orig_name alu_ctrl/addsubL
set_db -quiet inst:MSDAP/alu_ctrl/addsubL_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/alu_ctrl/addsubL_reg/QN .original_name alu_ctrl/addsubL/q
set_db -quiet inst:MSDAP/alu_ctrl/addsubR_reg .original_name alu_ctrl/addsubR
set_db -quiet inst:MSDAP/alu_ctrl/addsubR_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/alu_ctrl/addsubR_reg .single_bit_orig_name alu_ctrl/addsubR
set_db -quiet inst:MSDAP/alu_ctrl/addsubR_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/alu_ctrl/addsubR_reg/QN .original_name alu_ctrl/addsubR/q
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[0]} .original_name {{alu_ctrl/coeffL_addr[0]}}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[0]} .single_bit_orig_name {alu_ctrl/coeffL_addr[0]}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/coeffL_addr_reg[0]/QN} .original_name {alu_ctrl/coeffL_addr[0]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[1]} .original_name {{alu_ctrl/coeffL_addr[1]}}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[1]} .single_bit_orig_name {alu_ctrl/coeffL_addr[1]}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/coeffL_addr_reg[1]/QN} .original_name {alu_ctrl/coeffL_addr[1]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[2]} .original_name {{alu_ctrl/coeffL_addr[2]}}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[2]} .single_bit_orig_name {alu_ctrl/coeffL_addr[2]}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/coeffL_addr_reg[2]/QN} .original_name {alu_ctrl/coeffL_addr[2]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[3]} .original_name {{alu_ctrl/coeffL_addr[3]}}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[3]} .single_bit_orig_name {alu_ctrl/coeffL_addr[3]}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/coeffL_addr_reg[3]/QN} .original_name {alu_ctrl/coeffL_addr[3]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[4]} .original_name {{alu_ctrl/coeffL_addr[4]}}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[4]} .single_bit_orig_name {alu_ctrl/coeffL_addr[4]}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/coeffL_addr_reg[4]/QN} .original_name {alu_ctrl/coeffL_addr[4]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[5]} .original_name {{alu_ctrl/coeffL_addr[5]}}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[5]} .single_bit_orig_name {alu_ctrl/coeffL_addr[5]}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/coeffL_addr_reg[5]/QN} .original_name {alu_ctrl/coeffL_addr[5]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[6]} .original_name {{alu_ctrl/coeffL_addr[6]}}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[6]} .single_bit_orig_name {alu_ctrl/coeffL_addr[6]}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/coeffL_addr_reg[6]/QN} .original_name {alu_ctrl/coeffL_addr[6]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[7]} .original_name {{alu_ctrl/coeffL_addr[7]}}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[7]} .single_bit_orig_name {alu_ctrl/coeffL_addr[7]}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/coeffL_addr_reg[7]/QN} .original_name {alu_ctrl/coeffL_addr[7]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[8]} .original_name {{alu_ctrl/coeffL_addr[8]}}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[8]} .single_bit_orig_name {alu_ctrl/coeffL_addr[8]}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffL_addr_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/coeffL_addr_reg[8]/QN} .original_name {alu_ctrl/coeffL_addr[8]/q}
set_db -quiet inst:MSDAP/alu_ctrl/coeffL_enable_reg .original_name alu_ctrl/coeffL_enable
set_db -quiet inst:MSDAP/alu_ctrl/coeffL_enable_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/alu_ctrl/coeffL_enable_reg .single_bit_orig_name alu_ctrl/coeffL_enable
set_db -quiet inst:MSDAP/alu_ctrl/coeffL_enable_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/alu_ctrl/coeffL_enable_reg/QN .original_name alu_ctrl/coeffL_enable/q
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[0]} .original_name {{alu_ctrl/coeffR_addr[0]}}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[0]} .single_bit_orig_name {alu_ctrl/coeffR_addr[0]}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/coeffR_addr_reg[0]/QN} .original_name {alu_ctrl/coeffR_addr[0]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[1]} .original_name {{alu_ctrl/coeffR_addr[1]}}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[1]} .single_bit_orig_name {alu_ctrl/coeffR_addr[1]}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/coeffR_addr_reg[1]/QN} .original_name {alu_ctrl/coeffR_addr[1]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[2]} .original_name {{alu_ctrl/coeffR_addr[2]}}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[2]} .single_bit_orig_name {alu_ctrl/coeffR_addr[2]}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/coeffR_addr_reg[2]/QN} .original_name {alu_ctrl/coeffR_addr[2]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[3]} .original_name {{alu_ctrl/coeffR_addr[3]}}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[3]} .single_bit_orig_name {alu_ctrl/coeffR_addr[3]}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/coeffR_addr_reg[3]/QN} .original_name {alu_ctrl/coeffR_addr[3]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[4]} .original_name {{alu_ctrl/coeffR_addr[4]}}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[4]} .single_bit_orig_name {alu_ctrl/coeffR_addr[4]}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/coeffR_addr_reg[4]/QN} .original_name {alu_ctrl/coeffR_addr[4]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[5]} .original_name {{alu_ctrl/coeffR_addr[5]}}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[5]} .single_bit_orig_name {alu_ctrl/coeffR_addr[5]}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/coeffR_addr_reg[5]/QN} .original_name {alu_ctrl/coeffR_addr[5]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[6]} .original_name {{alu_ctrl/coeffR_addr[6]}}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[6]} .single_bit_orig_name {alu_ctrl/coeffR_addr[6]}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/coeffR_addr_reg[6]/QN} .original_name {alu_ctrl/coeffR_addr[6]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[7]} .original_name {{alu_ctrl/coeffR_addr[7]}}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[7]} .single_bit_orig_name {alu_ctrl/coeffR_addr[7]}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/coeffR_addr_reg[7]/QN} .original_name {alu_ctrl/coeffR_addr[7]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[8]} .original_name {{alu_ctrl/coeffR_addr[8]}}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[8]} .single_bit_orig_name {alu_ctrl/coeffR_addr[8]}
set_db -quiet {inst:MSDAP/alu_ctrl/coeffR_addr_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/coeffR_addr_reg[8]/QN} .original_name {alu_ctrl/coeffR_addr[8]/q}
set_db -quiet inst:MSDAP/alu_ctrl/coeffR_enable_reg .original_name alu_ctrl/coeffR_enable
set_db -quiet inst:MSDAP/alu_ctrl/coeffR_enable_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/alu_ctrl/coeffR_enable_reg .single_bit_orig_name alu_ctrl/coeffR_enable
set_db -quiet inst:MSDAP/alu_ctrl/coeffR_enable_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/alu_ctrl/coeffR_enable_reg/QN .original_name alu_ctrl/coeffR_enable/q
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[0]} .original_name {{alu_ctrl/inputL_addr[0]}}
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[0]} .single_bit_orig_name {alu_ctrl/inputL_addr[0]}
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/inputL_addr_reg[0]/QN} .original_name {alu_ctrl/inputL_addr[0]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[1]} .original_name {{alu_ctrl/inputL_addr[1]}}
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[1]} .single_bit_orig_name {alu_ctrl/inputL_addr[1]}
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/inputL_addr_reg[1]/QN} .original_name {alu_ctrl/inputL_addr[1]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[2]} .original_name {{alu_ctrl/inputL_addr[2]}}
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[2]} .single_bit_orig_name {alu_ctrl/inputL_addr[2]}
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/inputL_addr_reg[2]/QN} .original_name {alu_ctrl/inputL_addr[2]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[3]} .original_name {{alu_ctrl/inputL_addr[3]}}
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[3]} .single_bit_orig_name {alu_ctrl/inputL_addr[3]}
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/inputL_addr_reg[3]/QN} .original_name {alu_ctrl/inputL_addr[3]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[4]} .original_name {{alu_ctrl/inputL_addr[4]}}
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[4]} .single_bit_orig_name {alu_ctrl/inputL_addr[4]}
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/inputL_addr_reg[4]/QN} .original_name {alu_ctrl/inputL_addr[4]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[5]} .original_name {{alu_ctrl/inputL_addr[5]}}
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[5]} .single_bit_orig_name {alu_ctrl/inputL_addr[5]}
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/inputL_addr_reg[5]/QN} .original_name {alu_ctrl/inputL_addr[5]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[6]} .original_name {{alu_ctrl/inputL_addr[6]}}
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[6]} .single_bit_orig_name {alu_ctrl/inputL_addr[6]}
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/inputL_addr_reg[6]/QN} .original_name {alu_ctrl/inputL_addr[6]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[7]} .original_name {{alu_ctrl/inputL_addr[7]}}
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[7]} .single_bit_orig_name {alu_ctrl/inputL_addr[7]}
set_db -quiet {inst:MSDAP/alu_ctrl/inputL_addr_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/inputL_addr_reg[7]/QN} .original_name {alu_ctrl/inputL_addr[7]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[0]} .original_name {{alu_ctrl/inputR_addr[0]}}
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[0]} .single_bit_orig_name {alu_ctrl/inputR_addr[0]}
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/inputR_addr_reg[0]/QN} .original_name {alu_ctrl/inputR_addr[0]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[1]} .original_name {{alu_ctrl/inputR_addr[1]}}
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[1]} .single_bit_orig_name {alu_ctrl/inputR_addr[1]}
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/inputR_addr_reg[1]/QN} .original_name {alu_ctrl/inputR_addr[1]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[2]} .original_name {{alu_ctrl/inputR_addr[2]}}
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[2]} .single_bit_orig_name {alu_ctrl/inputR_addr[2]}
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/inputR_addr_reg[2]/QN} .original_name {alu_ctrl/inputR_addr[2]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[3]} .original_name {{alu_ctrl/inputR_addr[3]}}
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[3]} .single_bit_orig_name {alu_ctrl/inputR_addr[3]}
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/inputR_addr_reg[3]/QN} .original_name {alu_ctrl/inputR_addr[3]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[4]} .original_name {{alu_ctrl/inputR_addr[4]}}
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[4]} .single_bit_orig_name {alu_ctrl/inputR_addr[4]}
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/inputR_addr_reg[4]/QN} .original_name {alu_ctrl/inputR_addr[4]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[5]} .original_name {{alu_ctrl/inputR_addr[5]}}
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[5]} .single_bit_orig_name {alu_ctrl/inputR_addr[5]}
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/inputR_addr_reg[5]/QN} .original_name {alu_ctrl/inputR_addr[5]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[6]} .original_name {{alu_ctrl/inputR_addr[6]}}
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[6]} .single_bit_orig_name {alu_ctrl/inputR_addr[6]}
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/inputR_addr_reg[6]/QN} .original_name {alu_ctrl/inputR_addr[6]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[7]} .original_name {{alu_ctrl/inputR_addr[7]}}
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[7]} .single_bit_orig_name {alu_ctrl/inputR_addr[7]}
set_db -quiet {inst:MSDAP/alu_ctrl/inputR_addr_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/inputR_addr_reg[7]/QN} .original_name {alu_ctrl/inputR_addr[7]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[0]} .original_name {{alu_ctrl/kL[0]}}
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[0]} .single_bit_orig_name {alu_ctrl/kL[0]}
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/kL_reg[0]/QN} .original_name {alu_ctrl/kL[0]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[1]} .original_name {{alu_ctrl/kL[1]}}
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[1]} .single_bit_orig_name {alu_ctrl/kL[1]}
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/kL_reg[1]/QN} .original_name {alu_ctrl/kL[1]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[2]} .original_name {{alu_ctrl/kL[2]}}
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[2]} .single_bit_orig_name {alu_ctrl/kL[2]}
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/kL_reg[2]/QN} .original_name {alu_ctrl/kL[2]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[3]} .original_name {{alu_ctrl/kL[3]}}
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[3]} .single_bit_orig_name {alu_ctrl/kL[3]}
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/kL_reg[3]/QN} .original_name {alu_ctrl/kL[3]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[4]} .original_name {{alu_ctrl/kL[4]}}
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[4]} .single_bit_orig_name {alu_ctrl/kL[4]}
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/kL_reg[4]/QN} .original_name {alu_ctrl/kL[4]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[5]} .original_name {{alu_ctrl/kL[5]}}
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[5]} .single_bit_orig_name {alu_ctrl/kL[5]}
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/kL_reg[5]/QN} .original_name {alu_ctrl/kL[5]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[6]} .original_name {{alu_ctrl/kL[6]}}
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[6]} .single_bit_orig_name {alu_ctrl/kL[6]}
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/kL_reg[6]/QN} .original_name {alu_ctrl/kL[6]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[7]} .original_name {{alu_ctrl/kL[7]}}
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[7]} .single_bit_orig_name {alu_ctrl/kL[7]}
set_db -quiet {inst:MSDAP/alu_ctrl/kL_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/kL_reg[7]/QN} .original_name {alu_ctrl/kL[7]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[0]} .original_name {{alu_ctrl/kR[0]}}
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[0]} .single_bit_orig_name {alu_ctrl/kR[0]}
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/kR_reg[0]/QN} .original_name {alu_ctrl/kR[0]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[1]} .original_name {{alu_ctrl/kR[1]}}
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[1]} .single_bit_orig_name {alu_ctrl/kR[1]}
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/kR_reg[1]/QN} .original_name {alu_ctrl/kR[1]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[2]} .original_name {{alu_ctrl/kR[2]}}
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[2]} .single_bit_orig_name {alu_ctrl/kR[2]}
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/kR_reg[2]/QN} .original_name {alu_ctrl/kR[2]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[3]} .original_name {{alu_ctrl/kR[3]}}
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[3]} .single_bit_orig_name {alu_ctrl/kR[3]}
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/kR_reg[3]/QN} .original_name {alu_ctrl/kR[3]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[4]} .original_name {{alu_ctrl/kR[4]}}
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[4]} .single_bit_orig_name {alu_ctrl/kR[4]}
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/kR_reg[4]/QN} .original_name {alu_ctrl/kR[4]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[5]} .original_name {{alu_ctrl/kR[5]}}
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[5]} .single_bit_orig_name {alu_ctrl/kR[5]}
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/kR_reg[5]/QN} .original_name {alu_ctrl/kR[5]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[6]} .original_name {{alu_ctrl/kR[6]}}
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[6]} .single_bit_orig_name {alu_ctrl/kR[6]}
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/kR_reg[6]/QN} .original_name {alu_ctrl/kR[6]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[7]} .original_name {{alu_ctrl/kR[7]}}
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[7]} .single_bit_orig_name {alu_ctrl/kR[7]}
set_db -quiet {inst:MSDAP/alu_ctrl/kR_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/kR_reg[7]/QN} .original_name {alu_ctrl/kR[7]/q}
set_db -quiet inst:MSDAP/alu_ctrl/memL_overflow_reg .original_name alu_ctrl/memL_overflow
set_db -quiet inst:MSDAP/alu_ctrl/memL_overflow_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/alu_ctrl/memL_overflow_reg .single_bit_orig_name alu_ctrl/memL_overflow
set_db -quiet inst:MSDAP/alu_ctrl/memL_overflow_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/alu_ctrl/memL_overflow_reg/QN .original_name alu_ctrl/memL_overflow/q
set_db -quiet inst:MSDAP/alu_ctrl/memR_overflow_reg .original_name alu_ctrl/memR_overflow
set_db -quiet inst:MSDAP/alu_ctrl/memR_overflow_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/alu_ctrl/memR_overflow_reg .single_bit_orig_name alu_ctrl/memR_overflow
set_db -quiet inst:MSDAP/alu_ctrl/memR_overflow_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/alu_ctrl/memR_overflow_reg/QN .original_name alu_ctrl/memR_overflow/q
set_db -quiet {inst:MSDAP/alu_ctrl/next_stateL_reg[0]} .original_name {{alu_ctrl/next_stateL[0]}}
set_db -quiet {inst:MSDAP/alu_ctrl/next_stateL_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/next_stateL_reg[0]} .single_bit_orig_name {alu_ctrl/next_stateL[0]}
set_db -quiet {inst:MSDAP/alu_ctrl/next_stateL_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/next_stateL_reg[0]/QN} .original_name {alu_ctrl/next_stateL[0]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/next_stateL_reg[1]} .original_name {{alu_ctrl/next_stateL[1]}}
set_db -quiet {inst:MSDAP/alu_ctrl/next_stateL_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/next_stateL_reg[1]} .single_bit_orig_name {alu_ctrl/next_stateL[1]}
set_db -quiet {inst:MSDAP/alu_ctrl/next_stateL_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/next_stateL_reg[1]/QN} .original_name {alu_ctrl/next_stateL[1]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/next_stateR_reg[0]} .original_name {{alu_ctrl/next_stateR[0]}}
set_db -quiet {inst:MSDAP/alu_ctrl/next_stateR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/next_stateR_reg[0]} .single_bit_orig_name {alu_ctrl/next_stateR[0]}
set_db -quiet {inst:MSDAP/alu_ctrl/next_stateR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/next_stateR_reg[0]/QN} .original_name {alu_ctrl/next_stateR[0]/q}
set_db -quiet inst:MSDAP/alu_ctrl/outL_reg .original_name alu_ctrl/outL
set_db -quiet inst:MSDAP/alu_ctrl/outL_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/alu_ctrl/outL_reg .single_bit_orig_name alu_ctrl/outL
set_db -quiet inst:MSDAP/alu_ctrl/outL_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/alu_ctrl/outL_reg/QN .original_name alu_ctrl/outL/q
set_db -quiet inst:MSDAP/alu_ctrl/outR_reg .original_name alu_ctrl/outR
set_db -quiet inst:MSDAP/alu_ctrl/outR_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/alu_ctrl/outR_reg .single_bit_orig_name alu_ctrl/outR
set_db -quiet inst:MSDAP/alu_ctrl/outR_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/alu_ctrl/outR_reg/QN .original_name alu_ctrl/outR/q
set_db -quiet {inst:MSDAP/alu_ctrl/rjL_addr_reg[0]} .original_name {{alu_ctrl/rjL_addr[0]}}
set_db -quiet {inst:MSDAP/alu_ctrl/rjL_addr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/rjL_addr_reg[0]} .single_bit_orig_name {alu_ctrl/rjL_addr[0]}
set_db -quiet {inst:MSDAP/alu_ctrl/rjL_addr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/rjL_addr_reg[0]/QN} .original_name {alu_ctrl/rjL_addr[0]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/rjL_addr_reg[1]} .original_name {{alu_ctrl/rjL_addr[1]}}
set_db -quiet {inst:MSDAP/alu_ctrl/rjL_addr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/rjL_addr_reg[1]} .single_bit_orig_name {alu_ctrl/rjL_addr[1]}
set_db -quiet {inst:MSDAP/alu_ctrl/rjL_addr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/rjL_addr_reg[1]/QN} .original_name {alu_ctrl/rjL_addr[1]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/rjL_addr_reg[2]} .original_name {{alu_ctrl/rjL_addr[2]}}
set_db -quiet {inst:MSDAP/alu_ctrl/rjL_addr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/rjL_addr_reg[2]} .single_bit_orig_name {alu_ctrl/rjL_addr[2]}
set_db -quiet {inst:MSDAP/alu_ctrl/rjL_addr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/rjL_addr_reg[2]/QN} .original_name {alu_ctrl/rjL_addr[2]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/rjL_addr_reg[3]} .original_name {{alu_ctrl/rjL_addr[3]}}
set_db -quiet {inst:MSDAP/alu_ctrl/rjL_addr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/rjL_addr_reg[3]} .single_bit_orig_name {alu_ctrl/rjL_addr[3]}
set_db -quiet {inst:MSDAP/alu_ctrl/rjL_addr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/rjL_addr_reg[3]/QN} .original_name {alu_ctrl/rjL_addr[3]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/rjR_addr_reg[0]} .original_name {{alu_ctrl/rjR_addr[0]}}
set_db -quiet {inst:MSDAP/alu_ctrl/rjR_addr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/rjR_addr_reg[0]} .single_bit_orig_name {alu_ctrl/rjR_addr[0]}
set_db -quiet {inst:MSDAP/alu_ctrl/rjR_addr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/rjR_addr_reg[0]/QN} .original_name {alu_ctrl/rjR_addr[0]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/rjR_addr_reg[1]} .original_name {{alu_ctrl/rjR_addr[1]}}
set_db -quiet {inst:MSDAP/alu_ctrl/rjR_addr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/rjR_addr_reg[1]} .single_bit_orig_name {alu_ctrl/rjR_addr[1]}
set_db -quiet {inst:MSDAP/alu_ctrl/rjR_addr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/rjR_addr_reg[1]/QN} .original_name {alu_ctrl/rjR_addr[1]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/rjR_addr_reg[2]} .original_name {{alu_ctrl/rjR_addr[2]}}
set_db -quiet {inst:MSDAP/alu_ctrl/rjR_addr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/rjR_addr_reg[2]} .single_bit_orig_name {alu_ctrl/rjR_addr[2]}
set_db -quiet {inst:MSDAP/alu_ctrl/rjR_addr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/rjR_addr_reg[2]/QN} .original_name {alu_ctrl/rjR_addr[2]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/rjR_addr_reg[3]} .original_name {{alu_ctrl/rjR_addr[3]}}
set_db -quiet {inst:MSDAP/alu_ctrl/rjR_addr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/rjR_addr_reg[3]} .single_bit_orig_name {alu_ctrl/rjR_addr[3]}
set_db -quiet {inst:MSDAP/alu_ctrl/rjR_addr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/rjR_addr_reg[3]/QN} .original_name {alu_ctrl/rjR_addr[3]/q}
set_db -quiet inst:MSDAP/alu_ctrl/start_workL_reg .original_name alu_ctrl/start_workL
set_db -quiet inst:MSDAP/alu_ctrl/start_workL_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/alu_ctrl/start_workL_reg .single_bit_orig_name alu_ctrl/start_workL
set_db -quiet inst:MSDAP/alu_ctrl/start_workL_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/alu_ctrl/start_workL_reg/QN .original_name alu_ctrl/start_workL/q
set_db -quiet inst:MSDAP/alu_ctrl/start_workR_reg .original_name alu_ctrl/start_workR
set_db -quiet inst:MSDAP/alu_ctrl/start_workR_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/alu_ctrl/start_workR_reg .single_bit_orig_name alu_ctrl/start_workR
set_db -quiet inst:MSDAP/alu_ctrl/start_workR_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/alu_ctrl/start_workR_reg/QN .original_name alu_ctrl/start_workR/q
set_db -quiet inst:MSDAP/alu_ctrl/work_statusL_reg .original_name alu_ctrl/work_statusL
set_db -quiet inst:MSDAP/alu_ctrl/work_statusL_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/alu_ctrl/work_statusL_reg .single_bit_orig_name alu_ctrl/work_statusL
set_db -quiet inst:MSDAP/alu_ctrl/work_statusL_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/alu_ctrl/work_statusL_reg/QN .original_name alu_ctrl/work_statusL/q
set_db -quiet inst:MSDAP/alu_ctrl/work_statusR_reg .original_name alu_ctrl/work_statusR
set_db -quiet inst:MSDAP/alu_ctrl/work_statusR_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/alu_ctrl/work_statusR_reg .single_bit_orig_name alu_ctrl/work_statusR
set_db -quiet inst:MSDAP/alu_ctrl/work_statusR_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/alu_ctrl/work_statusR_reg/QN .original_name alu_ctrl/work_statusR/q
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[0]} .original_name {{alu_ctrl/xcntL[0]}}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[0]} .single_bit_orig_name {alu_ctrl/xcntL[0]}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/xcntL_reg[0]/QN} .original_name {alu_ctrl/xcntL[0]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[1]} .original_name {{alu_ctrl/xcntL[1]}}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[1]} .single_bit_orig_name {alu_ctrl/xcntL[1]}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/xcntL_reg[1]/QN} .original_name {alu_ctrl/xcntL[1]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[2]} .original_name {{alu_ctrl/xcntL[2]}}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[2]} .single_bit_orig_name {alu_ctrl/xcntL[2]}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/xcntL_reg[2]/QN} .original_name {alu_ctrl/xcntL[2]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[3]} .original_name {{alu_ctrl/xcntL[3]}}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[3]} .single_bit_orig_name {alu_ctrl/xcntL[3]}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/xcntL_reg[3]/QN} .original_name {alu_ctrl/xcntL[3]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[4]} .original_name {{alu_ctrl/xcntL[4]}}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[4]} .single_bit_orig_name {alu_ctrl/xcntL[4]}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/xcntL_reg[4]/QN} .original_name {alu_ctrl/xcntL[4]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[5]} .original_name {{alu_ctrl/xcntL[5]}}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[5]} .single_bit_orig_name {alu_ctrl/xcntL[5]}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/xcntL_reg[5]/QN} .original_name {alu_ctrl/xcntL[5]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[6]} .original_name {{alu_ctrl/xcntL[6]}}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[6]} .single_bit_orig_name {alu_ctrl/xcntL[6]}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/xcntL_reg[6]/QN} .original_name {alu_ctrl/xcntL[6]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[7]} .original_name {{alu_ctrl/xcntL[7]}}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[7]} .single_bit_orig_name {alu_ctrl/xcntL[7]}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntL_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/xcntL_reg[7]/QN} .original_name {alu_ctrl/xcntL[7]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[0]} .original_name {{alu_ctrl/xcntR[0]}}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[0]} .single_bit_orig_name {alu_ctrl/xcntR[0]}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/xcntR_reg[0]/QN} .original_name {alu_ctrl/xcntR[0]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[1]} .original_name {{alu_ctrl/xcntR[1]}}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[1]} .single_bit_orig_name {alu_ctrl/xcntR[1]}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/xcntR_reg[1]/QN} .original_name {alu_ctrl/xcntR[1]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[2]} .original_name {{alu_ctrl/xcntR[2]}}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[2]} .single_bit_orig_name {alu_ctrl/xcntR[2]}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/xcntR_reg[2]/QN} .original_name {alu_ctrl/xcntR[2]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[3]} .original_name {{alu_ctrl/xcntR[3]}}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[3]} .single_bit_orig_name {alu_ctrl/xcntR[3]}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/xcntR_reg[3]/QN} .original_name {alu_ctrl/xcntR[3]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[4]} .original_name {{alu_ctrl/xcntR[4]}}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[4]} .single_bit_orig_name {alu_ctrl/xcntR[4]}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/xcntR_reg[4]/QN} .original_name {alu_ctrl/xcntR[4]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[5]} .original_name {{alu_ctrl/xcntR[5]}}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[5]} .single_bit_orig_name {alu_ctrl/xcntR[5]}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/xcntR_reg[5]/QN} .original_name {alu_ctrl/xcntR[5]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[6]} .original_name {{alu_ctrl/xcntR[6]}}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[6]} .single_bit_orig_name {alu_ctrl/xcntR[6]}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/xcntR_reg[6]/QN} .original_name {alu_ctrl/xcntR[6]/q}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[7]} .original_name {{alu_ctrl/xcntR[7]}}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[7]} .single_bit_orig_name {alu_ctrl/xcntR[7]}
set_db -quiet {inst:MSDAP/alu_ctrl/xcntR_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/alu_ctrl/xcntR_reg[7]/QN} .original_name {alu_ctrl/xcntR[7]/q}
set_db -quiet module:MSDAP/main_controller .hdl_user_name main_controller
set_db -quiet module:MSDAP/main_controller .hdl_filelist {{default -sv {SYNTHESIS} {/home/013/o/om/oma190007/cad/msdap_new/main_controller.v} {} {}}}
set_db -quiet module:MSDAP/main_controller .lp_clock_gating_max_flops inf
set_db -quiet inst:MSDAP/main_ctrl/Clear_reg .original_name main_ctrl/Clear
set_db -quiet inst:MSDAP/main_ctrl/Clear_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/main_ctrl/Clear_reg .single_bit_orig_name main_ctrl/Clear
set_db -quiet inst:MSDAP/main_ctrl/Clear_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/main_ctrl/Clear_reg/QN .original_name main_ctrl/Clear/q
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[0]} .original_name {{main_ctrl/Coefficient_Read_Address[0]}}
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[0]} .single_bit_orig_name {main_ctrl/Coefficient_Read_Address[0]}
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/Coefficient_Read_Address_reg[0]/QN} .original_name {main_ctrl/Coefficient_Read_Address[0]/q}
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[1]} .original_name {{main_ctrl/Coefficient_Read_Address[1]}}
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[1]} .single_bit_orig_name {main_ctrl/Coefficient_Read_Address[1]}
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/Coefficient_Read_Address_reg[1]/QN} .original_name {main_ctrl/Coefficient_Read_Address[1]/q}
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[2]} .original_name {{main_ctrl/Coefficient_Read_Address[2]}}
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[2]} .single_bit_orig_name {main_ctrl/Coefficient_Read_Address[2]}
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/Coefficient_Read_Address_reg[2]/QN} .original_name {main_ctrl/Coefficient_Read_Address[2]/q}
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[3]} .original_name {{main_ctrl/Coefficient_Read_Address[3]}}
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[3]} .single_bit_orig_name {main_ctrl/Coefficient_Read_Address[3]}
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/Coefficient_Read_Address_reg[3]/QN} .original_name {main_ctrl/Coefficient_Read_Address[3]/q}
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[4]} .original_name {{main_ctrl/Coefficient_Read_Address[4]}}
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[4]} .single_bit_orig_name {main_ctrl/Coefficient_Read_Address[4]}
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/Coefficient_Read_Address_reg[4]/QN} .original_name {main_ctrl/Coefficient_Read_Address[4]/q}
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[5]} .original_name {{main_ctrl/Coefficient_Read_Address[5]}}
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[5]} .single_bit_orig_name {main_ctrl/Coefficient_Read_Address[5]}
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/Coefficient_Read_Address_reg[5]/QN} .original_name {main_ctrl/Coefficient_Read_Address[5]/q}
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[6]} .original_name {{main_ctrl/Coefficient_Read_Address[6]}}
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[6]} .single_bit_orig_name {main_ctrl/Coefficient_Read_Address[6]}
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/Coefficient_Read_Address_reg[6]/QN} .original_name {main_ctrl/Coefficient_Read_Address[6]/q}
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[7]} .original_name {{main_ctrl/Coefficient_Read_Address[7]}}
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[7]} .single_bit_orig_name {main_ctrl/Coefficient_Read_Address[7]}
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/Coefficient_Read_Address_reg[7]/QN} .original_name {main_ctrl/Coefficient_Read_Address[7]/q}
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[8]} .original_name {{main_ctrl/Coefficient_Read_Address[8]}}
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[8]} .single_bit_orig_name {main_ctrl/Coefficient_Read_Address[8]}
set_db -quiet {inst:MSDAP/main_ctrl/Coefficient_Read_Address_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/Coefficient_Read_Address_reg[8]/QN} .original_name {main_ctrl/Coefficient_Read_Address[8]/q}
set_db -quiet inst:MSDAP/main_ctrl/Coefficient_Read_Enable_reg .original_name main_ctrl/Coefficient_Read_Enable
set_db -quiet inst:MSDAP/main_ctrl/Coefficient_Read_Enable_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/main_ctrl/Coefficient_Read_Enable_reg .single_bit_orig_name main_ctrl/Coefficient_Read_Enable
set_db -quiet inst:MSDAP/main_ctrl/Coefficient_Read_Enable_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/main_ctrl/Coefficient_Read_Enable_reg/QN .original_name main_ctrl/Coefficient_Read_Enable/q
set_db -quiet inst:MSDAP/main_ctrl/Data_Read_Enable_reg .original_name main_ctrl/Data_Read_Enable
set_db -quiet inst:MSDAP/main_ctrl/Data_Read_Enable_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/main_ctrl/Data_Read_Enable_reg .single_bit_orig_name main_ctrl/Data_Read_Enable
set_db -quiet inst:MSDAP/main_ctrl/Data_Read_Enable_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/main_ctrl/Data_Read_Enable_reg/QN .original_name main_ctrl/Data_Read_Enable/q
set_db -quiet inst:MSDAP/main_ctrl/InReady_reg .original_name main_ctrl/InReady
set_db -quiet inst:MSDAP/main_ctrl/InReady_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/main_ctrl/InReady_reg .single_bit_orig_name main_ctrl/InReady
set_db -quiet inst:MSDAP/main_ctrl/InReady_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/main_ctrl/InReady_reg/QN .original_name main_ctrl/InReady/q
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[0]} .original_name {{main_ctrl/Input_Read_Address[0]}}
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[0]} .single_bit_orig_name {main_ctrl/Input_Read_Address[0]}
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/Input_Read_Address_reg[0]/QN} .original_name {main_ctrl/Input_Read_Address[0]/q}
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[1]} .original_name {{main_ctrl/Input_Read_Address[1]}}
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[1]} .single_bit_orig_name {main_ctrl/Input_Read_Address[1]}
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/Input_Read_Address_reg[1]/QN} .original_name {main_ctrl/Input_Read_Address[1]/q}
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[2]} .original_name {{main_ctrl/Input_Read_Address[2]}}
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[2]} .single_bit_orig_name {main_ctrl/Input_Read_Address[2]}
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/Input_Read_Address_reg[2]/QN} .original_name {main_ctrl/Input_Read_Address[2]/q}
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[3]} .original_name {{main_ctrl/Input_Read_Address[3]}}
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[3]} .single_bit_orig_name {main_ctrl/Input_Read_Address[3]}
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/Input_Read_Address_reg[3]/QN} .original_name {main_ctrl/Input_Read_Address[3]/q}
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[4]} .original_name {{main_ctrl/Input_Read_Address[4]}}
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[4]} .single_bit_orig_name {main_ctrl/Input_Read_Address[4]}
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/Input_Read_Address_reg[4]/QN} .original_name {main_ctrl/Input_Read_Address[4]/q}
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[5]} .original_name {{main_ctrl/Input_Read_Address[5]}}
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[5]} .single_bit_orig_name {main_ctrl/Input_Read_Address[5]}
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/Input_Read_Address_reg[5]/QN} .original_name {main_ctrl/Input_Read_Address[5]/q}
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[6]} .original_name {{main_ctrl/Input_Read_Address[6]}}
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[6]} .single_bit_orig_name {main_ctrl/Input_Read_Address[6]}
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/Input_Read_Address_reg[6]/QN} .original_name {main_ctrl/Input_Read_Address[6]/q}
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[7]} .original_name {{main_ctrl/Input_Read_Address[7]}}
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[7]} .single_bit_orig_name {main_ctrl/Input_Read_Address[7]}
set_db -quiet {inst:MSDAP/main_ctrl/Input_Read_Address_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/Input_Read_Address_reg[7]/QN} .original_name {main_ctrl/Input_Read_Address[7]/q}
set_db -quiet {inst:MSDAP/main_ctrl/Rj_Read_Address_reg[0]} .original_name {{main_ctrl/Rj_Read_Address[0]}}
set_db -quiet {inst:MSDAP/main_ctrl/Rj_Read_Address_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/Rj_Read_Address_reg[0]} .single_bit_orig_name {main_ctrl/Rj_Read_Address[0]}
set_db -quiet {inst:MSDAP/main_ctrl/Rj_Read_Address_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/Rj_Read_Address_reg[0]/QN} .original_name {main_ctrl/Rj_Read_Address[0]/q}
set_db -quiet {inst:MSDAP/main_ctrl/Rj_Read_Address_reg[1]} .original_name {{main_ctrl/Rj_Read_Address[1]}}
set_db -quiet {inst:MSDAP/main_ctrl/Rj_Read_Address_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/Rj_Read_Address_reg[1]} .single_bit_orig_name {main_ctrl/Rj_Read_Address[1]}
set_db -quiet {inst:MSDAP/main_ctrl/Rj_Read_Address_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/Rj_Read_Address_reg[1]/QN} .original_name {main_ctrl/Rj_Read_Address[1]/q}
set_db -quiet {inst:MSDAP/main_ctrl/Rj_Read_Address_reg[2]} .original_name {{main_ctrl/Rj_Read_Address[2]}}
set_db -quiet {inst:MSDAP/main_ctrl/Rj_Read_Address_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/Rj_Read_Address_reg[2]} .single_bit_orig_name {main_ctrl/Rj_Read_Address[2]}
set_db -quiet {inst:MSDAP/main_ctrl/Rj_Read_Address_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/Rj_Read_Address_reg[2]/QN} .original_name {main_ctrl/Rj_Read_Address[2]/q}
set_db -quiet {inst:MSDAP/main_ctrl/Rj_Read_Address_reg[3]} .original_name {{main_ctrl/Rj_Read_Address[3]}}
set_db -quiet {inst:MSDAP/main_ctrl/Rj_Read_Address_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/Rj_Read_Address_reg[3]} .single_bit_orig_name {main_ctrl/Rj_Read_Address[3]}
set_db -quiet {inst:MSDAP/main_ctrl/Rj_Read_Address_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/Rj_Read_Address_reg[3]/QN} .original_name {main_ctrl/Rj_Read_Address[3]/q}
set_db -quiet inst:MSDAP/main_ctrl/Rj_Read_Enable_reg .original_name main_ctrl/Rj_Read_Enable
set_db -quiet inst:MSDAP/main_ctrl/Rj_Read_Enable_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/main_ctrl/Rj_Read_Enable_reg .single_bit_orig_name main_ctrl/Rj_Read_Enable
set_db -quiet inst:MSDAP/main_ctrl/Rj_Read_Enable_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/main_ctrl/Rj_Read_Enable_reg/QN .original_name main_ctrl/Rj_Read_Enable/q
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[0]} .original_name {{main_ctrl/count_coeff[0]}}
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[0]} .single_bit_orig_name {main_ctrl/count_coeff[0]}
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/count_coeff_reg[0]/QN} .original_name {main_ctrl/count_coeff[0]/q}
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[1]} .original_name {{main_ctrl/count_coeff[1]}}
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[1]} .single_bit_orig_name {main_ctrl/count_coeff[1]}
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/count_coeff_reg[1]/QN} .original_name {main_ctrl/count_coeff[1]/q}
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[2]} .original_name {{main_ctrl/count_coeff[2]}}
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[2]} .single_bit_orig_name {main_ctrl/count_coeff[2]}
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/count_coeff_reg[2]/QN} .original_name {main_ctrl/count_coeff[2]/q}
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[3]} .original_name {{main_ctrl/count_coeff[3]}}
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[3]} .single_bit_orig_name {main_ctrl/count_coeff[3]}
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/count_coeff_reg[3]/QN} .original_name {main_ctrl/count_coeff[3]/q}
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[4]} .original_name {{main_ctrl/count_coeff[4]}}
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[4]} .single_bit_orig_name {main_ctrl/count_coeff[4]}
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/count_coeff_reg[4]/QN} .original_name {main_ctrl/count_coeff[4]/q}
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[5]} .original_name {{main_ctrl/count_coeff[5]}}
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[5]} .single_bit_orig_name {main_ctrl/count_coeff[5]}
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/count_coeff_reg[5]/QN} .original_name {main_ctrl/count_coeff[5]/q}
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[6]} .original_name {{main_ctrl/count_coeff[6]}}
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[6]} .single_bit_orig_name {main_ctrl/count_coeff[6]}
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/count_coeff_reg[6]/QN} .original_name {main_ctrl/count_coeff[6]/q}
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[7]} .original_name {{main_ctrl/count_coeff[7]}}
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[7]} .single_bit_orig_name {main_ctrl/count_coeff[7]}
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/count_coeff_reg[7]/QN} .original_name {main_ctrl/count_coeff[7]/q}
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[8]} .original_name {{main_ctrl/count_coeff[8]}}
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[8]} .single_bit_orig_name {main_ctrl/count_coeff[8]}
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/count_coeff_reg[8]/QN} .original_name {main_ctrl/count_coeff[8]/q}
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[9]} .original_name {{main_ctrl/count_coeff[9]}}
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[9]} .single_bit_orig_name {main_ctrl/count_coeff[9]}
set_db -quiet {inst:MSDAP/main_ctrl/count_coeff_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/count_coeff_reg[9]/QN} .original_name {main_ctrl/count_coeff[9]/q}
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[0]} .original_name {{main_ctrl/count_data[0]}}
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[0]} .single_bit_orig_name {main_ctrl/count_data[0]}
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/count_data_reg[0]/QN} .original_name {main_ctrl/count_data[0]/q}
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[1]} .original_name {{main_ctrl/count_data[1]}}
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[1]} .single_bit_orig_name {main_ctrl/count_data[1]}
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/count_data_reg[1]/QN} .original_name {main_ctrl/count_data[1]/q}
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[2]} .original_name {{main_ctrl/count_data[2]}}
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[2]} .single_bit_orig_name {main_ctrl/count_data[2]}
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/count_data_reg[2]/QN} .original_name {main_ctrl/count_data[2]/q}
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[3]} .original_name {{main_ctrl/count_data[3]}}
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[3]} .single_bit_orig_name {main_ctrl/count_data[3]}
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/count_data_reg[3]/QN} .original_name {main_ctrl/count_data[3]/q}
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[4]} .original_name {{main_ctrl/count_data[4]}}
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[4]} .single_bit_orig_name {main_ctrl/count_data[4]}
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/count_data_reg[4]/QN} .original_name {main_ctrl/count_data[4]/q}
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[5]} .original_name {{main_ctrl/count_data[5]}}
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[5]} .single_bit_orig_name {main_ctrl/count_data[5]}
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/count_data_reg[5]/QN} .original_name {main_ctrl/count_data[5]/q}
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[6]} .original_name {{main_ctrl/count_data[6]}}
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[6]} .single_bit_orig_name {main_ctrl/count_data[6]}
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/count_data_reg[6]/QN} .original_name {main_ctrl/count_data[6]/q}
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[7]} .original_name {{main_ctrl/count_data[7]}}
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[7]} .single_bit_orig_name {main_ctrl/count_data[7]}
set_db -quiet {inst:MSDAP/main_ctrl/count_data_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/count_data_reg[7]/QN} .original_name {main_ctrl/count_data[7]/q}
set_db -quiet {inst:MSDAP/main_ctrl/count_rj_reg[0]} .original_name {{main_ctrl/count_rj[0]}}
set_db -quiet {inst:MSDAP/main_ctrl/count_rj_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/count_rj_reg[0]} .single_bit_orig_name {main_ctrl/count_rj[0]}
set_db -quiet {inst:MSDAP/main_ctrl/count_rj_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/count_rj_reg[0]/QN} .original_name {main_ctrl/count_rj[0]/q}
set_db -quiet {inst:MSDAP/main_ctrl/count_rj_reg[1]} .original_name {{main_ctrl/count_rj[1]}}
set_db -quiet {inst:MSDAP/main_ctrl/count_rj_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/count_rj_reg[1]} .single_bit_orig_name {main_ctrl/count_rj[1]}
set_db -quiet {inst:MSDAP/main_ctrl/count_rj_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/count_rj_reg[1]/QN} .original_name {main_ctrl/count_rj[1]/q}
set_db -quiet {inst:MSDAP/main_ctrl/count_rj_reg[2]} .original_name {{main_ctrl/count_rj[2]}}
set_db -quiet {inst:MSDAP/main_ctrl/count_rj_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/count_rj_reg[2]} .single_bit_orig_name {main_ctrl/count_rj[2]}
set_db -quiet {inst:MSDAP/main_ctrl/count_rj_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/count_rj_reg[2]/QN} .original_name {main_ctrl/count_rj[2]/q}
set_db -quiet {inst:MSDAP/main_ctrl/count_rj_reg[3]} .original_name {{main_ctrl/count_rj[3]}}
set_db -quiet {inst:MSDAP/main_ctrl/count_rj_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/count_rj_reg[3]} .single_bit_orig_name {main_ctrl/count_rj[3]}
set_db -quiet {inst:MSDAP/main_ctrl/count_rj_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/count_rj_reg[3]/QN} .original_name {main_ctrl/count_rj[3]/q}
set_db -quiet {inst:MSDAP/main_ctrl/count_rj_reg[4]} .original_name {{main_ctrl/count_rj[4]}}
set_db -quiet {inst:MSDAP/main_ctrl/count_rj_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/count_rj_reg[4]} .single_bit_orig_name {main_ctrl/count_rj[4]}
set_db -quiet {inst:MSDAP/main_ctrl/count_rj_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/count_rj_reg[4]/QN} .original_name {main_ctrl/count_rj[4]/q}
set_db -quiet inst:MSDAP/main_ctrl/sleep_flag_reg .original_name main_ctrl/sleep_flag
set_db -quiet inst:MSDAP/main_ctrl/sleep_flag_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/main_ctrl/sleep_flag_reg .single_bit_orig_name main_ctrl/sleep_flag
set_db -quiet inst:MSDAP/main_ctrl/sleep_flag_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/main_ctrl/sleep_flag_reg/QN .original_name main_ctrl/sleep_flag/q
set_db -quiet {inst:MSDAP/main_ctrl/state_next_reg[0]} .original_name {{main_ctrl/state_next[0]}}
set_db -quiet {inst:MSDAP/main_ctrl/state_next_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/state_next_reg[0]} .single_bit_orig_name {main_ctrl/state_next[0]}
set_db -quiet {inst:MSDAP/main_ctrl/state_next_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/state_next_reg[0]/QN} .original_name {main_ctrl/state_next[0]/q}
set_db -quiet {inst:MSDAP/main_ctrl/state_next_reg[1]} .original_name {{main_ctrl/state_next[1]}}
set_db -quiet {inst:MSDAP/main_ctrl/state_next_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/state_next_reg[1]} .single_bit_orig_name {main_ctrl/state_next[1]}
set_db -quiet {inst:MSDAP/main_ctrl/state_next_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/state_next_reg[1]/QN} .original_name {main_ctrl/state_next[1]/q}
set_db -quiet {inst:MSDAP/main_ctrl/state_next_reg[2]} .original_name {{main_ctrl/state_next[2]}}
set_db -quiet {inst:MSDAP/main_ctrl/state_next_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/state_next_reg[2]} .single_bit_orig_name {main_ctrl/state_next[2]}
set_db -quiet {inst:MSDAP/main_ctrl/state_next_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/state_next_reg[2]/QN} .original_name {main_ctrl/state_next[2]/q}
set_db -quiet {inst:MSDAP/main_ctrl/state_next_reg[3]} .original_name {{main_ctrl/state_next[3]}}
set_db -quiet {inst:MSDAP/main_ctrl/state_next_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/state_next_reg[3]} .single_bit_orig_name {main_ctrl/state_next[3]}
set_db -quiet {inst:MSDAP/main_ctrl/state_next_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/state_next_reg[3]/QN} .original_name {main_ctrl/state_next[3]/q}
set_db -quiet {inst:MSDAP/main_ctrl/state_present_reg[0]} .original_name {{main_ctrl/state_present[0]}}
set_db -quiet {inst:MSDAP/main_ctrl/state_present_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/state_present_reg[0]} .single_bit_orig_name {main_ctrl/state_present[0]}
set_db -quiet {inst:MSDAP/main_ctrl/state_present_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/state_present_reg[0]/QN} .original_name {main_ctrl/state_present[0]/q}
set_db -quiet {inst:MSDAP/main_ctrl/state_present_reg[1]} .original_name {{main_ctrl/state_present[1]}}
set_db -quiet {inst:MSDAP/main_ctrl/state_present_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/state_present_reg[1]} .single_bit_orig_name {main_ctrl/state_present[1]}
set_db -quiet {inst:MSDAP/main_ctrl/state_present_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/state_present_reg[1]/QN} .original_name {main_ctrl/state_present[1]/q}
set_db -quiet {inst:MSDAP/main_ctrl/state_present_reg[2]} .original_name {{main_ctrl/state_present[2]}}
set_db -quiet {inst:MSDAP/main_ctrl/state_present_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/state_present_reg[2]} .single_bit_orig_name {main_ctrl/state_present[2]}
set_db -quiet {inst:MSDAP/main_ctrl/state_present_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/state_present_reg[2]/QN} .original_name {main_ctrl/state_present[2]/q}
set_db -quiet {inst:MSDAP/main_ctrl/state_present_reg[3]} .original_name {{main_ctrl/state_present[3]}}
set_db -quiet {inst:MSDAP/main_ctrl/state_present_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/main_ctrl/state_present_reg[3]} .single_bit_orig_name {main_ctrl/state_present[3]}
set_db -quiet {inst:MSDAP/main_ctrl/state_present_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/main_ctrl/state_present_reg[3]/QN} .original_name {main_ctrl/state_present[3]/q}
set_db -quiet inst:MSDAP/main_ctrl/tk_reg .original_name main_ctrl/tk
set_db -quiet inst:MSDAP/main_ctrl/tk_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/main_ctrl/tk_reg .single_bit_orig_name main_ctrl/tk
set_db -quiet inst:MSDAP/main_ctrl/tk_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/main_ctrl/tk_reg/QN .original_name main_ctrl/tk/q
set_db -quiet module:MSDAP/PIPO .hdl_user_name PIPO
set_db -quiet module:MSDAP/PIPO .hdl_filelist {{default -sv {SYNTHESIS} {/home/013/o/om/oma190007/cad/msdap_new/PIPO.v} {} {}}}
set_db -quiet module:MSDAP/PIPO .lp_clock_gating_max_flops inf
set_db -quiet inst:MSDAP/pipo/input_ready_reg .original_name pipo/input_ready
set_db -quiet inst:MSDAP/pipo/input_ready_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/pipo/input_ready_reg .single_bit_orig_name pipo/input_ready
set_db -quiet inst:MSDAP/pipo/input_ready_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/pipo/input_ready_reg/QN .original_name pipo/input_ready/q
set_db -quiet {inst:MSDAP/pipo/bitpos_reg[0]} .original_name {{pipo/bitpos[0]}}
set_db -quiet {inst:MSDAP/pipo/bitpos_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/bitpos_reg[0]} .single_bit_orig_name {pipo/bitpos[0]}
set_db -quiet {inst:MSDAP/pipo/bitpos_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/bitpos_reg[0]/QN} .original_name {pipo/bitpos[0]/q}
set_db -quiet {inst:MSDAP/pipo/bitpos_reg[1]} .original_name {{pipo/bitpos[1]}}
set_db -quiet {inst:MSDAP/pipo/bitpos_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/bitpos_reg[1]} .single_bit_orig_name {pipo/bitpos[1]}
set_db -quiet {inst:MSDAP/pipo/bitpos_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/bitpos_reg[1]/QN} .original_name {pipo/bitpos[1]/q}
set_db -quiet {inst:MSDAP/pipo/bitpos_reg[2]} .original_name {{pipo/bitpos[2]}}
set_db -quiet {inst:MSDAP/pipo/bitpos_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/bitpos_reg[2]} .single_bit_orig_name {pipo/bitpos[2]}
set_db -quiet {inst:MSDAP/pipo/bitpos_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/bitpos_reg[2]/QN} .original_name {pipo/bitpos[2]/q}
set_db -quiet {inst:MSDAP/pipo/bitpos_reg[3]} .original_name {{pipo/bitpos[3]}}
set_db -quiet {inst:MSDAP/pipo/bitpos_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/bitpos_reg[3]} .single_bit_orig_name {pipo/bitpos[3]}
set_db -quiet {inst:MSDAP/pipo/bitpos_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/bitpos_reg[3]/QN} .original_name {pipo/bitpos[3]/q}
set_db -quiet inst:MSDAP/pipo/continueFrame_reg .original_name pipo/continueFrame
set_db -quiet inst:MSDAP/pipo/continueFrame_reg .orig_hdl_instantiated false
set_db -quiet inst:MSDAP/pipo/continueFrame_reg .single_bit_orig_name pipo/continueFrame
set_db -quiet inst:MSDAP/pipo/continueFrame_reg .gint_phase_inversion false
set_db -quiet pin:MSDAP/pipo/continueFrame_reg/QN .original_name pipo/continueFrame/q
set_db -quiet {inst:MSDAP/pipo/dataL_reg[0]} .original_name {{pipo/dataL[0]}}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataL_reg[0]} .single_bit_orig_name {pipo/dataL[0]}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataL_reg[0]/QN} .original_name {pipo/dataL[0]/q}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[1]} .original_name {{pipo/dataL[1]}}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataL_reg[1]} .single_bit_orig_name {pipo/dataL[1]}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataL_reg[1]/QN} .original_name {pipo/dataL[1]/q}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[2]} .original_name {{pipo/dataL[2]}}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataL_reg[2]} .single_bit_orig_name {pipo/dataL[2]}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataL_reg[2]/QN} .original_name {pipo/dataL[2]/q}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[3]} .original_name {{pipo/dataL[3]}}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataL_reg[3]} .single_bit_orig_name {pipo/dataL[3]}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataL_reg[3]/QN} .original_name {pipo/dataL[3]/q}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[4]} .original_name {{pipo/dataL[4]}}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataL_reg[4]} .single_bit_orig_name {pipo/dataL[4]}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataL_reg[4]/QN} .original_name {pipo/dataL[4]/q}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[5]} .original_name {{pipo/dataL[5]}}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataL_reg[5]} .single_bit_orig_name {pipo/dataL[5]}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataL_reg[5]/QN} .original_name {pipo/dataL[5]/q}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[6]} .original_name {{pipo/dataL[6]}}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataL_reg[6]} .single_bit_orig_name {pipo/dataL[6]}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataL_reg[6]/QN} .original_name {pipo/dataL[6]/q}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[7]} .original_name {{pipo/dataL[7]}}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataL_reg[7]} .single_bit_orig_name {pipo/dataL[7]}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataL_reg[7]/QN} .original_name {pipo/dataL[7]/q}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[8]} .original_name {{pipo/dataL[8]}}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataL_reg[8]} .single_bit_orig_name {pipo/dataL[8]}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataL_reg[8]/QN} .original_name {pipo/dataL[8]/q}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[9]} .original_name {{pipo/dataL[9]}}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataL_reg[9]} .single_bit_orig_name {pipo/dataL[9]}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataL_reg[9]/QN} .original_name {pipo/dataL[9]/q}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[10]} .original_name {{pipo/dataL[10]}}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataL_reg[10]} .single_bit_orig_name {pipo/dataL[10]}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataL_reg[10]/QN} .original_name {pipo/dataL[10]/q}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[11]} .original_name {{pipo/dataL[11]}}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataL_reg[11]} .single_bit_orig_name {pipo/dataL[11]}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataL_reg[11]/QN} .original_name {pipo/dataL[11]/q}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[12]} .original_name {{pipo/dataL[12]}}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataL_reg[12]} .single_bit_orig_name {pipo/dataL[12]}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataL_reg[12]/QN} .original_name {pipo/dataL[12]/q}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[13]} .original_name {{pipo/dataL[13]}}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataL_reg[13]} .single_bit_orig_name {pipo/dataL[13]}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataL_reg[13]/QN} .original_name {pipo/dataL[13]/q}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[14]} .original_name {{pipo/dataL[14]}}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataL_reg[14]} .single_bit_orig_name {pipo/dataL[14]}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataL_reg[14]/QN} .original_name {pipo/dataL[14]/q}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[15]} .original_name {{pipo/dataL[15]}}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataL_reg[15]} .single_bit_orig_name {pipo/dataL[15]}
set_db -quiet {inst:MSDAP/pipo/dataL_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataL_reg[15]/QN} .original_name {pipo/dataL[15]/q}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[0]} .original_name {{pipo/dataR[0]}}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataR_reg[0]} .single_bit_orig_name {pipo/dataR[0]}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataR_reg[0]/QN} .original_name {pipo/dataR[0]/q}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[1]} .original_name {{pipo/dataR[1]}}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataR_reg[1]} .single_bit_orig_name {pipo/dataR[1]}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataR_reg[1]/QN} .original_name {pipo/dataR[1]/q}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[2]} .original_name {{pipo/dataR[2]}}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataR_reg[2]} .single_bit_orig_name {pipo/dataR[2]}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataR_reg[2]/QN} .original_name {pipo/dataR[2]/q}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[3]} .original_name {{pipo/dataR[3]}}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataR_reg[3]} .single_bit_orig_name {pipo/dataR[3]}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataR_reg[3]/QN} .original_name {pipo/dataR[3]/q}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[4]} .original_name {{pipo/dataR[4]}}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataR_reg[4]} .single_bit_orig_name {pipo/dataR[4]}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataR_reg[4]/QN} .original_name {pipo/dataR[4]/q}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[5]} .original_name {{pipo/dataR[5]}}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataR_reg[5]} .single_bit_orig_name {pipo/dataR[5]}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataR_reg[5]/QN} .original_name {pipo/dataR[5]/q}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[6]} .original_name {{pipo/dataR[6]}}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataR_reg[6]} .single_bit_orig_name {pipo/dataR[6]}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataR_reg[6]/QN} .original_name {pipo/dataR[6]/q}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[7]} .original_name {{pipo/dataR[7]}}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataR_reg[7]} .single_bit_orig_name {pipo/dataR[7]}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataR_reg[7]/QN} .original_name {pipo/dataR[7]/q}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[8]} .original_name {{pipo/dataR[8]}}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataR_reg[8]} .single_bit_orig_name {pipo/dataR[8]}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataR_reg[8]/QN} .original_name {pipo/dataR[8]/q}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[9]} .original_name {{pipo/dataR[9]}}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataR_reg[9]} .single_bit_orig_name {pipo/dataR[9]}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataR_reg[9]/QN} .original_name {pipo/dataR[9]/q}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[10]} .original_name {{pipo/dataR[10]}}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataR_reg[10]} .single_bit_orig_name {pipo/dataR[10]}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataR_reg[10]/QN} .original_name {pipo/dataR[10]/q}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[11]} .original_name {{pipo/dataR[11]}}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataR_reg[11]} .single_bit_orig_name {pipo/dataR[11]}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataR_reg[11]/QN} .original_name {pipo/dataR[11]/q}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[12]} .original_name {{pipo/dataR[12]}}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataR_reg[12]} .single_bit_orig_name {pipo/dataR[12]}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataR_reg[12]/QN} .original_name {pipo/dataR[12]/q}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[13]} .original_name {{pipo/dataR[13]}}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataR_reg[13]} .single_bit_orig_name {pipo/dataR[13]}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataR_reg[13]/QN} .original_name {pipo/dataR[13]/q}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[14]} .original_name {{pipo/dataR[14]}}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataR_reg[14]} .single_bit_orig_name {pipo/dataR[14]}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataR_reg[14]/QN} .original_name {pipo/dataR[14]/q}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[15]} .original_name {{pipo/dataR[15]}}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/pipo/dataR_reg[15]} .single_bit_orig_name {pipo/dataR[15]}
set_db -quiet {inst:MSDAP/pipo/dataR_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/pipo/dataR_reg[15]/QN} .original_name {pipo/dataR[15]/q}
set_db -quiet module:MSDAP/shifter .hdl_user_name shifter
set_db -quiet module:MSDAP/shifter .hdl_filelist {{default -sv {SYNTHESIS} {/home/013/o/om/oma190007/cad/msdap_new/shift_accumulator.v} {} {}}}
set_db -quiet module:MSDAP/shifter .lp_clock_gating_max_flops inf
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[0]} .original_name {{shiftL/tempreg[0]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[0]} .single_bit_orig_name {shiftL/tempreg[0]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[0]/QN} .original_name {shiftL/tempreg[0]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[1]} .original_name {{shiftL/tempreg[1]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[1]} .single_bit_orig_name {shiftL/tempreg[1]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[1]/QN} .original_name {shiftL/tempreg[1]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[2]} .original_name {{shiftL/tempreg[2]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[2]} .single_bit_orig_name {shiftL/tempreg[2]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[2]/QN} .original_name {shiftL/tempreg[2]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[3]} .original_name {{shiftL/tempreg[3]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[3]} .single_bit_orig_name {shiftL/tempreg[3]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[3]/QN} .original_name {shiftL/tempreg[3]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[4]} .original_name {{shiftL/tempreg[4]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[4]} .single_bit_orig_name {shiftL/tempreg[4]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[4]/QN} .original_name {shiftL/tempreg[4]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[5]} .original_name {{shiftL/tempreg[5]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[5]} .single_bit_orig_name {shiftL/tempreg[5]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[5]/QN} .original_name {shiftL/tempreg[5]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[6]} .original_name {{shiftL/tempreg[6]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[6]} .single_bit_orig_name {shiftL/tempreg[6]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[6]/QN} .original_name {shiftL/tempreg[6]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[7]} .original_name {{shiftL/tempreg[7]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[7]} .single_bit_orig_name {shiftL/tempreg[7]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[7]/QN} .original_name {shiftL/tempreg[7]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[8]} .original_name {{shiftL/tempreg[8]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[8]} .single_bit_orig_name {shiftL/tempreg[8]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[8]/QN} .original_name {shiftL/tempreg[8]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[9]} .original_name {{shiftL/tempreg[9]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[9]} .single_bit_orig_name {shiftL/tempreg[9]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[9]/QN} .original_name {shiftL/tempreg[9]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[10]} .original_name {{shiftL/tempreg[10]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[10]} .single_bit_orig_name {shiftL/tempreg[10]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[10]/QN} .original_name {shiftL/tempreg[10]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[11]} .original_name {{shiftL/tempreg[11]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[11]} .single_bit_orig_name {shiftL/tempreg[11]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[11]/QN} .original_name {shiftL/tempreg[11]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[12]} .original_name {{shiftL/tempreg[12]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[12]} .single_bit_orig_name {shiftL/tempreg[12]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[12]/QN} .original_name {shiftL/tempreg[12]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[13]} .original_name {{shiftL/tempreg[13]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[13]} .single_bit_orig_name {shiftL/tempreg[13]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[13]/QN} .original_name {shiftL/tempreg[13]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[14]} .original_name {{shiftL/tempreg[14]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[14]} .single_bit_orig_name {shiftL/tempreg[14]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[14]/QN} .original_name {shiftL/tempreg[14]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[15]} .original_name {{shiftL/tempreg[15]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[15]} .single_bit_orig_name {shiftL/tempreg[15]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[15]/QN} .original_name {shiftL/tempreg[15]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[16]} .original_name {{shiftL/tempreg[16]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[16]} .single_bit_orig_name {shiftL/tempreg[16]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[16]/QN} .original_name {shiftL/tempreg[16]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[17]} .original_name {{shiftL/tempreg[17]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[17]} .single_bit_orig_name {shiftL/tempreg[17]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[17]/QN} .original_name {shiftL/tempreg[17]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[18]} .original_name {{shiftL/tempreg[18]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[18]} .single_bit_orig_name {shiftL/tempreg[18]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[18]/QN} .original_name {shiftL/tempreg[18]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[19]} .original_name {{shiftL/tempreg[19]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[19]} .single_bit_orig_name {shiftL/tempreg[19]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[19]/QN} .original_name {shiftL/tempreg[19]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[20]} .original_name {{shiftL/tempreg[20]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[20]} .single_bit_orig_name {shiftL/tempreg[20]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[20]/QN} .original_name {shiftL/tempreg[20]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[21]} .original_name {{shiftL/tempreg[21]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[21]} .single_bit_orig_name {shiftL/tempreg[21]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[21]/QN} .original_name {shiftL/tempreg[21]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[22]} .original_name {{shiftL/tempreg[22]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[22]} .single_bit_orig_name {shiftL/tempreg[22]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[22]/QN} .original_name {shiftL/tempreg[22]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[23]} .original_name {{shiftL/tempreg[23]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[23]} .single_bit_orig_name {shiftL/tempreg[23]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[23]/QN} .original_name {shiftL/tempreg[23]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[24]} .original_name {{shiftL/tempreg[24]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[24]} .single_bit_orig_name {shiftL/tempreg[24]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[24]/QN} .original_name {shiftL/tempreg[24]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[25]} .original_name {{shiftL/tempreg[25]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[25]} .single_bit_orig_name {shiftL/tempreg[25]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[25]/QN} .original_name {shiftL/tempreg[25]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[26]} .original_name {{shiftL/tempreg[26]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[26]} .single_bit_orig_name {shiftL/tempreg[26]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[26]/QN} .original_name {shiftL/tempreg[26]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[27]} .original_name {{shiftL/tempreg[27]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[27]} .single_bit_orig_name {shiftL/tempreg[27]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[27]/QN} .original_name {shiftL/tempreg[27]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[28]} .original_name {{shiftL/tempreg[28]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[28]} .single_bit_orig_name {shiftL/tempreg[28]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[28]/QN} .original_name {shiftL/tempreg[28]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[29]} .original_name {{shiftL/tempreg[29]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[29]} .single_bit_orig_name {shiftL/tempreg[29]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[29]/QN} .original_name {shiftL/tempreg[29]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[30]} .original_name {{shiftL/tempreg[30]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[30]} .single_bit_orig_name {shiftL/tempreg[30]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[30]/QN} .original_name {shiftL/tempreg[30]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[31]} .original_name {{shiftL/tempreg[31]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[31]} .single_bit_orig_name {shiftL/tempreg[31]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[31]/QN} .original_name {shiftL/tempreg[31]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[32]} .original_name {{shiftL/tempreg[32]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[32]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[32]} .single_bit_orig_name {shiftL/tempreg[32]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[32]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[32]/QN} .original_name {shiftL/tempreg[32]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[33]} .original_name {{shiftL/tempreg[33]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[33]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[33]} .single_bit_orig_name {shiftL/tempreg[33]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[33]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[33]/QN} .original_name {shiftL/tempreg[33]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[34]} .original_name {{shiftL/tempreg[34]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[34]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[34]} .single_bit_orig_name {shiftL/tempreg[34]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[34]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[34]/QN} .original_name {shiftL/tempreg[34]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[35]} .original_name {{shiftL/tempreg[35]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[35]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[35]} .single_bit_orig_name {shiftL/tempreg[35]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[35]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[35]/QN} .original_name {shiftL/tempreg[35]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[36]} .original_name {{shiftL/tempreg[36]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[36]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[36]} .single_bit_orig_name {shiftL/tempreg[36]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[36]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[36]/QN} .original_name {shiftL/tempreg[36]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[37]} .original_name {{shiftL/tempreg[37]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[37]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[37]} .single_bit_orig_name {shiftL/tempreg[37]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[37]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[37]/QN} .original_name {shiftL/tempreg[37]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[38]} .original_name {{shiftL/tempreg[38]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[38]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[38]} .single_bit_orig_name {shiftL/tempreg[38]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[38]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[38]/QN} .original_name {shiftL/tempreg[38]/q}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[39]} .original_name {{shiftL/tempreg[39]}}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[39]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[39]} .single_bit_orig_name {shiftL/tempreg[39]}
set_db -quiet {inst:MSDAP/shiftL/tempreg_reg[39]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftL/tempreg_reg[39]/QN} .original_name {shiftL/tempreg[39]/q}
set_db -quiet module:MSDAP/shifter_1 .hdl_user_name shifter
set_db -quiet module:MSDAP/shifter_1 .hdl_filelist {{default -sv {SYNTHESIS} {/home/013/o/om/oma190007/cad/msdap_new/shift_accumulator.v} {} {}}}
set_db -quiet module:MSDAP/shifter_1 .lp_clock_gating_max_flops inf
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[0]} .original_name {{shiftR/tempreg[0]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[0]} .single_bit_orig_name {shiftR/tempreg[0]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[0]/QN} .original_name {shiftR/tempreg[0]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[1]} .original_name {{shiftR/tempreg[1]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[1]} .single_bit_orig_name {shiftR/tempreg[1]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[1]/QN} .original_name {shiftR/tempreg[1]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[2]} .original_name {{shiftR/tempreg[2]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[2]} .single_bit_orig_name {shiftR/tempreg[2]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[2]/QN} .original_name {shiftR/tempreg[2]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[3]} .original_name {{shiftR/tempreg[3]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[3]} .single_bit_orig_name {shiftR/tempreg[3]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[3]/QN} .original_name {shiftR/tempreg[3]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[4]} .original_name {{shiftR/tempreg[4]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[4]} .single_bit_orig_name {shiftR/tempreg[4]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[4]/QN} .original_name {shiftR/tempreg[4]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[5]} .original_name {{shiftR/tempreg[5]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[5]} .single_bit_orig_name {shiftR/tempreg[5]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[5]/QN} .original_name {shiftR/tempreg[5]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[6]} .original_name {{shiftR/tempreg[6]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[6]} .single_bit_orig_name {shiftR/tempreg[6]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[6]/QN} .original_name {shiftR/tempreg[6]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[7]} .original_name {{shiftR/tempreg[7]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[7]} .single_bit_orig_name {shiftR/tempreg[7]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[7]/QN} .original_name {shiftR/tempreg[7]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[8]} .original_name {{shiftR/tempreg[8]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[8]} .single_bit_orig_name {shiftR/tempreg[8]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[8]/QN} .original_name {shiftR/tempreg[8]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[9]} .original_name {{shiftR/tempreg[9]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[9]} .single_bit_orig_name {shiftR/tempreg[9]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[9]/QN} .original_name {shiftR/tempreg[9]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[10]} .original_name {{shiftR/tempreg[10]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[10]} .single_bit_orig_name {shiftR/tempreg[10]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[10]/QN} .original_name {shiftR/tempreg[10]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[11]} .original_name {{shiftR/tempreg[11]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[11]} .single_bit_orig_name {shiftR/tempreg[11]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[11]/QN} .original_name {shiftR/tempreg[11]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[12]} .original_name {{shiftR/tempreg[12]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[12]} .single_bit_orig_name {shiftR/tempreg[12]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[12]/QN} .original_name {shiftR/tempreg[12]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[13]} .original_name {{shiftR/tempreg[13]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[13]} .single_bit_orig_name {shiftR/tempreg[13]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[13]/QN} .original_name {shiftR/tempreg[13]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[14]} .original_name {{shiftR/tempreg[14]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[14]} .single_bit_orig_name {shiftR/tempreg[14]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[14]/QN} .original_name {shiftR/tempreg[14]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[15]} .original_name {{shiftR/tempreg[15]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[15]} .single_bit_orig_name {shiftR/tempreg[15]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[15]/QN} .original_name {shiftR/tempreg[15]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[16]} .original_name {{shiftR/tempreg[16]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[16]} .single_bit_orig_name {shiftR/tempreg[16]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[16]/QN} .original_name {shiftR/tempreg[16]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[17]} .original_name {{shiftR/tempreg[17]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[17]} .single_bit_orig_name {shiftR/tempreg[17]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[17]/QN} .original_name {shiftR/tempreg[17]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[18]} .original_name {{shiftR/tempreg[18]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[18]} .single_bit_orig_name {shiftR/tempreg[18]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[18]/QN} .original_name {shiftR/tempreg[18]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[19]} .original_name {{shiftR/tempreg[19]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[19]} .single_bit_orig_name {shiftR/tempreg[19]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[19]/QN} .original_name {shiftR/tempreg[19]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[20]} .original_name {{shiftR/tempreg[20]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[20]} .single_bit_orig_name {shiftR/tempreg[20]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[20]/QN} .original_name {shiftR/tempreg[20]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[21]} .original_name {{shiftR/tempreg[21]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[21]} .single_bit_orig_name {shiftR/tempreg[21]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[21]/QN} .original_name {shiftR/tempreg[21]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[22]} .original_name {{shiftR/tempreg[22]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[22]} .single_bit_orig_name {shiftR/tempreg[22]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[22]/QN} .original_name {shiftR/tempreg[22]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[23]} .original_name {{shiftR/tempreg[23]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[23]} .single_bit_orig_name {shiftR/tempreg[23]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[23]/QN} .original_name {shiftR/tempreg[23]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[24]} .original_name {{shiftR/tempreg[24]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[24]} .single_bit_orig_name {shiftR/tempreg[24]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[24]/QN} .original_name {shiftR/tempreg[24]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[25]} .original_name {{shiftR/tempreg[25]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[25]} .single_bit_orig_name {shiftR/tempreg[25]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[25]/QN} .original_name {shiftR/tempreg[25]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[26]} .original_name {{shiftR/tempreg[26]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[26]} .single_bit_orig_name {shiftR/tempreg[26]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[26]/QN} .original_name {shiftR/tempreg[26]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[27]} .original_name {{shiftR/tempreg[27]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[27]} .single_bit_orig_name {shiftR/tempreg[27]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[27]/QN} .original_name {shiftR/tempreg[27]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[28]} .original_name {{shiftR/tempreg[28]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[28]} .single_bit_orig_name {shiftR/tempreg[28]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[28]/QN} .original_name {shiftR/tempreg[28]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[29]} .original_name {{shiftR/tempreg[29]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[29]} .single_bit_orig_name {shiftR/tempreg[29]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[29]/QN} .original_name {shiftR/tempreg[29]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[30]} .original_name {{shiftR/tempreg[30]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[30]} .single_bit_orig_name {shiftR/tempreg[30]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[30]/QN} .original_name {shiftR/tempreg[30]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[31]} .original_name {{shiftR/tempreg[31]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[31]} .single_bit_orig_name {shiftR/tempreg[31]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[31]/QN} .original_name {shiftR/tempreg[31]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[32]} .original_name {{shiftR/tempreg[32]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[32]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[32]} .single_bit_orig_name {shiftR/tempreg[32]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[32]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[32]/QN} .original_name {shiftR/tempreg[32]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[33]} .original_name {{shiftR/tempreg[33]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[33]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[33]} .single_bit_orig_name {shiftR/tempreg[33]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[33]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[33]/QN} .original_name {shiftR/tempreg[33]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[34]} .original_name {{shiftR/tempreg[34]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[34]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[34]} .single_bit_orig_name {shiftR/tempreg[34]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[34]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[34]/QN} .original_name {shiftR/tempreg[34]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[35]} .original_name {{shiftR/tempreg[35]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[35]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[35]} .single_bit_orig_name {shiftR/tempreg[35]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[35]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[35]/QN} .original_name {shiftR/tempreg[35]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[36]} .original_name {{shiftR/tempreg[36]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[36]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[36]} .single_bit_orig_name {shiftR/tempreg[36]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[36]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[36]/QN} .original_name {shiftR/tempreg[36]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[37]} .original_name {{shiftR/tempreg[37]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[37]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[37]} .single_bit_orig_name {shiftR/tempreg[37]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[37]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[37]/QN} .original_name {shiftR/tempreg[37]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[38]} .original_name {{shiftR/tempreg[38]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[38]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[38]} .single_bit_orig_name {shiftR/tempreg[38]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[38]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[38]/QN} .original_name {shiftR/tempreg[38]/q}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[39]} .original_name {{shiftR/tempreg[39]}}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[39]} .orig_hdl_instantiated false
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[39]} .single_bit_orig_name {shiftR/tempreg[39]}
set_db -quiet {inst:MSDAP/shiftR/tempreg_reg[39]} .gint_phase_inversion false
set_db -quiet {pin:MSDAP/shiftR/tempreg_reg[39]/QN} .original_name {shiftR/tempreg[39]/q}
# BEGIN PMBIST SECTION
# END PMBIST SECTION
# BEGIN PHYSICAL ANNOTATION SECTION
# END PHYSICAL ANNOTATION SECTION
set_db -quiet source_verbose true
#############################################################
#####   FLOW WRITE   ########################################
##
## Written by Genus(TM) Synthesis Solution version 19.14-s108_1
## flowkit v19.10-s017_1
## Written on 14:52:18 03-May 2025
#############################################################
#####   Flow Definitions   ##################################

#############################################################
#####   Step Definitions   ##################################


#############################################################
#####   Attribute Definitions   #############################

if {[is_attribute flow_edit_end_steps -obj_type root]} {set_db flow_edit_end_steps {}}
if {[is_attribute flow_edit_start_steps -obj_type root]} {set_db flow_edit_start_steps {}}
if {[is_attribute flow_footer_tcl -obj_type root]} {set_db flow_footer_tcl {}}
if {[is_attribute flow_header_tcl -obj_type root]} {set_db flow_header_tcl {}}
if {[is_attribute flow_metadata -obj_type root]} {set_db flow_metadata {}}
if {[is_attribute flow_setup_config -obj_type root]} {set_db flow_setup_config {HUDDLE {!!map {}}}}
if {[is_attribute flow_step_begin_tcl -obj_type root]} {set_db flow_step_begin_tcl {}}
if {[is_attribute flow_step_check_tcl -obj_type root]} {set_db flow_step_check_tcl {}}
if {[is_attribute flow_step_end_tcl -obj_type root]} {set_db flow_step_end_tcl {}}
if {[is_attribute flow_step_order -obj_type root]} {set_db flow_step_order {}}
if {[is_attribute flow_summary_tcl -obj_type root]} {set_db flow_summary_tcl {}}
if {[is_attribute flow_template_feature_definition -obj_type root]} {set_db flow_template_feature_definition {}}
if {[is_attribute flow_template_type -obj_type root]} {set_db flow_template_type {}}
if {[is_attribute flow_template_version -obj_type root]} {set_db flow_template_version {}}
if {[is_attribute flow_user_templates -obj_type root]} {set_db flow_user_templates {}}


#############################################################
#####   Flow History   ######################################

if {[is_attribute flow_branch -obj_type root]} {set_db flow_branch {}}
if {[is_attribute flow_caller_data -obj_type root]} {set_db flow_caller_data {}}
if {[is_attribute flow_current -obj_type root]} {set_db flow_current {}}
if {[is_attribute flow_hier_path -obj_type root]} {set_db flow_hier_path {}}
if {[is_attribute flow_db_directory -obj_type root]} {set_db flow_db_directory dbs}
if {[is_attribute flow_exit_when_done -obj_type root]} {set_db flow_exit_when_done false}
if {[is_attribute flow_history -obj_type root]} {set_db flow_history {}}
if {[is_attribute flow_log_directory -obj_type root]} {set_db flow_log_directory logs}
if {[is_attribute flow_mail_on_error -obj_type root]} {set_db flow_mail_on_error false}
if {[is_attribute flow_mail_to -obj_type root]} {set_db flow_mail_to {}}
if {[is_attribute flow_metrics_file -obj_type root]} {set_db flow_metrics_file {}}
if {[is_attribute flow_metrics_snapshot_parent_uuid -obj_type root]} {set_db flow_metrics_snapshot_parent_uuid {}}
if {[is_attribute flow_metrics_snapshot_uuid -obj_type root]} {set_db flow_metrics_snapshot_uuid 04464907-488e-4aa9-8a40-87beb3726eca}
if {[is_attribute flow_overwrite_db -obj_type root]} {set_db flow_overwrite_db false}
if {[is_attribute flow_report_directory -obj_type root]} {set_db flow_report_directory reports}
if {[is_attribute flow_run_tag -obj_type root]} {set_db flow_run_tag {}}
if {[is_attribute flow_schedule -obj_type root]} {set_db flow_schedule {}}
if {[is_attribute flow_script -obj_type root]} {set_db flow_script {}}
if {[is_attribute flow_starting_db -obj_type root]} {set_db flow_starting_db {}}
if {[is_attribute flow_status_file -obj_type root]} {set_db flow_status_file {}}
if {[is_attribute flow_step_canonical_current -obj_type root]} {set_db flow_step_canonical_current {}}
if {[is_attribute flow_step_current -obj_type root]} {set_db flow_step_current {}}
if {[is_attribute flow_step_last -obj_type root]} {set_db flow_step_last {}}
if {[is_attribute flow_step_last_msg -obj_type root]} {set_db flow_step_last_msg {}}
if {[is_attribute flow_step_last_status -obj_type root]} {set_db flow_step_last_status not_run}
if {[is_attribute flow_step_next -obj_type root]} {set_db flow_step_next {}}
if {[is_attribute flow_working_directory -obj_type root]} {set_db flow_working_directory .}

#############################################################
#####   User Defined Attributes   ###########################

