INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:41:58 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 buffer22/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            buffer8/outs_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.863ns (27.950%)  route 2.225ns (72.050%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=552, unset)          0.508     0.508    buffer22/clk
    SLICE_X5Y120         FDRE                                         r  buffer22/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer22/outs_reg[2]/Q
                         net (fo=2, routed)           0.298     1.022    buffer22/control/Q[0]
    SLICE_X4Y119         LUT2 (Prop_lut2_I0_O)        0.043     1.065 r  buffer22/control/result0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.065    cmpi1/S[0]
    SLICE_X4Y119         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.266     1.331 r  cmpi1/result0_carry/CO[2]
                         net (fo=15, routed)          0.340     1.671    init0/control/CO[0]
    SLICE_X7Y121         LUT5 (Prop_lut5_I3_O)        0.123     1.794 r  init0/control/transmitValue_i_17/O
                         net (fo=1, routed)           0.298     2.092    buffer21/control/transmitValue_i_9_1
    SLICE_X4Y120         LUT6 (Prop_lut6_I3_O)        0.043     2.135 r  buffer21/control/transmitValue_i_14/O
                         net (fo=1, routed)           0.325     2.460    init0/control/transmitValue_i_7
    SLICE_X5Y119         LUT6 (Prop_lut6_I3_O)        0.043     2.503 f  init0/control/transmitValue_i_9/O
                         net (fo=1, routed)           0.212     2.716    buffer22/control/transmitValue_i_3_0
    SLICE_X7Y120         LUT6 (Prop_lut6_I4_O)        0.043     2.759 f  buffer22/control/transmitValue_i_7/O
                         net (fo=1, routed)           0.219     2.978    buffer21/control/transmitValue_reg_11
    SLICE_X6Y121         LUT6 (Prop_lut6_I4_O)        0.043     3.021 r  buffer21/control/transmitValue_i_3/O
                         net (fo=15, routed)          0.263     3.284    control_merge1/tehb/control/fullReg_reg_14
    SLICE_X5Y122         LUT6 (Prop_lut6_I3_O)        0.043     3.327 r  control_merge1/tehb/control/outs[5]_i_1__5/O
                         net (fo=6, routed)           0.269     3.596    buffer8/E[0]
    SLICE_X4Y122         FDRE                                         r  buffer8/outs_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=552, unset)          0.483     4.183    buffer8/clk
    SLICE_X4Y122         FDRE                                         r  buffer8/outs_reg[5]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X4Y122         FDRE (Setup_fdre_C_CE)      -0.194     3.953    buffer8/outs_reg[5]
  -------------------------------------------------------------------
                         required time                          3.953    
                         arrival time                          -3.596    
  -------------------------------------------------------------------
                         slack                                  0.358    




