Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 22 18:43:58 2019
| Host         : WYC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.242        0.000                      0                13399        0.041        0.000                      0                13399        3.000        0.000                       0                  3604  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_fpga_0                       {0.000 5.000}      10.000          100.000         
clk_in                           {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 20.000}     40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             0.242        0.000                      0                11835        0.041        0.000                      0                11835        3.750        0.000                       0                  3454  
clk_in                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       21.874        0.000                      0                 1564        0.246        0.000                      0                 1564       19.500        0.000                       0                   146  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/buff_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.057ns  (logic 0.456ns (5.035%)  route 8.601ns (94.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 12.845 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.647     2.941    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/s00_axi_aclk
    SLICE_X39Y85         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/buff_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/buff_addr_reg[4]/Q
                         net (fo=105, routed)         8.601    11.998    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[4]
    RAMB36_X5Y7          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.666    12.845    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X5Y7          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.115    12.960    
                         clock uncertainty           -0.154    12.806    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    12.240    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         12.240    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.782ns  (logic 1.450ns (16.512%)  route 7.332ns (83.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=89, routed)          7.332    11.812    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/dina[4]
    RAMB36_X5Y4          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.654    12.833    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/clka
    RAMB36_X5Y4          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115    12.948    
                         clock uncertainty           -0.154    12.794    
    RAMB36_X5Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    12.057    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.057    
                         arrival time                         -11.812    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.792ns  (logic 1.450ns (16.493%)  route 7.342ns (83.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 12.844 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=89, routed)          7.342    11.822    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/dina[4]
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.665    12.844    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/clka
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115    12.959    
                         clock uncertainty           -0.154    12.805    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    12.068    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.068    
                         arrival time                         -11.822    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.747ns  (logic 1.450ns (16.577%)  route 7.297ns (83.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=88, routed)          7.297    11.778    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/dina[5]
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.655    12.834    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/clka
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115    12.949    
                         clock uncertainty           -0.154    12.795    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    12.058    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.058    
                         arrival time                         -11.778    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.749ns  (logic 1.450ns (16.573%)  route 7.299ns (83.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 12.843 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=88, routed)          7.299    11.780    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/dina[5]
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.664    12.843    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/clka
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115    12.958    
                         clock uncertainty           -0.154    12.804    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    12.067    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.067    
                         arrival time                         -11.780    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.730ns  (logic 1.450ns (16.609%)  route 7.280ns (83.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=89, routed)          7.280    11.761    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/dina[4]
    RAMB36_X4Y4          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.650    12.829    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/clka
    RAMB36_X4Y4          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115    12.944    
                         clock uncertainty           -0.154    12.790    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    12.053    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.053    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 1.450ns (16.618%)  route 7.276ns (83.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=89, routed)          7.276    11.756    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/dina[4]
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.655    12.834    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/clka
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115    12.949    
                         clock uncertainty           -0.154    12.795    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    12.058    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.058    
                         arrival time                         -11.756    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.728ns  (logic 1.450ns (16.614%)  route 7.278ns (83.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 12.843 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=89, routed)          7.278    11.758    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/dina[4]
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.664    12.843    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/clka
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115    12.958    
                         clock uncertainty           -0.154    12.804    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    12.067    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.067    
                         arrival time                         -11.758    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.722ns  (logic 1.450ns (16.625%)  route 7.272ns (83.375%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 12.841 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=88, routed)          7.272    11.753    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/dina[6]
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.662    12.841    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/clka
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115    12.956    
                         clock uncertainty           -0.154    12.802    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    12.065    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                         -11.753    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.693ns  (logic 1.450ns (16.680%)  route 7.243ns (83.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=88, routed)          7.243    11.724    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/dina[5]
    RAMB36_X4Y4          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.650    12.829    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/clka
    RAMB36_X4Y4          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115    12.944    
                         clock uncertainty           -0.154    12.790    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    12.053    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.053    
                         arrival time                         -11.724    
  -------------------------------------------------------------------
                         slack                                  0.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/bpnn_0/inst/bpnn_CTRLS_s_axi_U/int_ACC_Z_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bpnn_0/inst/ACC_Z_read_reg_4515_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.128ns (32.017%)  route 0.272ns (67.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.557     0.893    design_1_i/bpnn_0/inst/bpnn_CTRLS_s_axi_U/ap_clk
    SLICE_X40Y99         FDRE                                         r  design_1_i/bpnn_0/inst/bpnn_CTRLS_s_axi_U/int_ACC_Z_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_1_i/bpnn_0/inst/bpnn_CTRLS_s_axi_U/int_ACC_Z_reg[25]/Q
                         net (fo=3, routed)           0.272     1.292    design_1_i/bpnn_0/inst/ACC_Z[25]
    SLICE_X36Y103        FDRE                                         r  design_1_i/bpnn_0/inst/ACC_Z_read_reg_4515_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.910     1.276    design_1_i/bpnn_0/inst/ap_clk
    SLICE_X36Y103        FDRE                                         r  design_1_i/bpnn_0/inst/ACC_Z_read_reg_4515_reg[25]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X36Y103        FDRE (Hold_fdre_C_D)         0.010     1.251    design_1_i/bpnn_0/inst/ACC_Z_read_reg_4515_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/slv_reg3_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.255%)  route 0.145ns (43.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.641     0.977    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y101        FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/slv_reg3_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/slv_reg3_reg[27]/Q
                         net (fo=1, routed)           0.145     1.263    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/slv_reg3[27]
    SLICE_X33Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.308 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     1.308    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X33Y99         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.826     1.192    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.092     1.249    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/bpnn_0/inst/tmp_184_reg_4686_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bpnn_0/inst/man_V_17_reg_4901_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.187ns (43.459%)  route 0.243ns (56.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.637     0.973    design_1_i/bpnn_0/inst/ap_clk
    SLICE_X49Y105        FDRE                                         r  design_1_i/bpnn_0/inst/tmp_184_reg_4686_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/bpnn_0/inst/tmp_184_reg_4686_reg[48]/Q
                         net (fo=2, routed)           0.243     1.357    design_1_i/bpnn_0/inst/p_Result_5_fu_1946_p1[48]
    SLICE_X51Y106        LUT3 (Prop_lut3_I2_O)        0.046     1.403 r  design_1_i/bpnn_0/inst/man_V_17_reg_4901[48]_i_1/O
                         net (fo=1, routed)           0.000     1.403    design_1_i/bpnn_0/inst/man_V_17_fu_1956_p3[48]
    SLICE_X51Y106        FDRE                                         r  design_1_i/bpnn_0/inst/man_V_17_reg_4901_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.906     1.272    design_1_i/bpnn_0/inst/ap_clk
    SLICE_X51Y106        FDRE                                         r  design_1_i/bpnn_0/inst/man_V_17_reg_4901_reg[48]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y106        FDRE (Hold_fdre_C_D)         0.107     1.340    design_1_i/bpnn_0/inst/man_V_17_reg_4901_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/bpnn_0/inst/tmp_184_reg_4686_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bpnn_0/inst/man_V_17_reg_4901_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.855%)  route 0.229ns (55.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.637     0.973    design_1_i/bpnn_0/inst/ap_clk
    SLICE_X49Y103        FDRE                                         r  design_1_i/bpnn_0/inst/tmp_184_reg_4686_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/bpnn_0/inst/tmp_184_reg_4686_reg[38]/Q
                         net (fo=2, routed)           0.229     1.343    design_1_i/bpnn_0/inst/p_Result_5_fu_1946_p1[38]
    SLICE_X51Y106        LUT3 (Prop_lut3_I2_O)        0.045     1.388 r  design_1_i/bpnn_0/inst/man_V_17_reg_4901[38]_i_1/O
                         net (fo=1, routed)           0.000     1.388    design_1_i/bpnn_0/inst/man_V_17_fu_1956_p3[38]
    SLICE_X51Y106        FDRE                                         r  design_1_i/bpnn_0/inst/man_V_17_reg_4901_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.906     1.272    design_1_i/bpnn_0/inst/ap_clk
    SLICE_X51Y106        FDRE                                         r  design_1_i/bpnn_0/inst/man_V_17_reg_4901_reg[38]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y106        FDRE (Hold_fdre_C_D)         0.091     1.324    design_1_i/bpnn_0/inst/man_V_17_reg_4901_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/bpnn_0/inst/tmp_184_reg_4686_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bpnn_0/inst/man_V_17_reg_4901_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.189ns (43.458%)  route 0.246ns (56.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.638     0.974    design_1_i/bpnn_0/inst/ap_clk
    SLICE_X49Y102        FDRE                                         r  design_1_i/bpnn_0/inst/tmp_184_reg_4686_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/bpnn_0/inst/tmp_184_reg_4686_reg[37]/Q
                         net (fo=2, routed)           0.246     1.361    design_1_i/bpnn_0/inst/p_Result_5_fu_1946_p1[37]
    SLICE_X51Y103        LUT3 (Prop_lut3_I2_O)        0.048     1.409 r  design_1_i/bpnn_0/inst/man_V_17_reg_4901[37]_i_1/O
                         net (fo=1, routed)           0.000     1.409    design_1_i/bpnn_0/inst/man_V_17_fu_1956_p3[37]
    SLICE_X51Y103        FDRE                                         r  design_1_i/bpnn_0/inst/man_V_17_reg_4901_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.906     1.272    design_1_i/bpnn_0/inst/ap_clk
    SLICE_X51Y103        FDRE                                         r  design_1_i/bpnn_0/inst/man_V_17_reg_4901_reg[37]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y103        FDRE (Hold_fdre_C_D)         0.107     1.340    design_1_i/bpnn_0/inst/man_V_17_reg_4901_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.556     0.892    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X42Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.110     1.166    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X42Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X42Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/bpnn_0/inst/bpnn_CTRLS_s_axi_U/int_Lit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bpnn_0/inst/Lit_read_reg_4530_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.046%)  route 0.187ns (56.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.660     0.996    design_1_i/bpnn_0/inst/bpnn_CTRLS_s_axi_U/ap_clk
    SLICE_X59Y100        FDRE                                         r  design_1_i/bpnn_0/inst/bpnn_CTRLS_s_axi_U/int_Lit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  design_1_i/bpnn_0/inst/bpnn_CTRLS_s_axi_U/int_Lit_reg[4]/Q
                         net (fo=3, routed)           0.187     1.324    design_1_i/bpnn_0/inst/Lit[4]
    SLICE_X61Y99         FDRE                                         r  design_1_i/bpnn_0/inst/Lit_read_reg_4530_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.849     1.215    design_1_i/bpnn_0/inst/ap_clk
    SLICE_X61Y99         FDRE                                         r  design_1_i/bpnn_0/inst/Lit_read_reg_4530_reg[4]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X61Y99         FDRE (Hold_fdre_C_D)         0.066     1.246    design_1_i/bpnn_0/inst/Lit_read_reg_4530_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/bpnn_0/inst/iw_V_5_U/bpnn_iw_V_5_rom_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bpnn_0/inst/iw_V_5_load_reg_5169_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.767%)  route 0.189ns (57.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.638     0.974    design_1_i/bpnn_0/inst/iw_V_5_U/bpnn_iw_V_5_rom_U/ap_clk
    SLICE_X39Y103        FDRE                                         r  design_1_i/bpnn_0/inst/iw_V_5_U/bpnn_iw_V_5_rom_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/bpnn_0/inst/iw_V_5_U/bpnn_iw_V_5_rom_U/q0_reg[0]/Q
                         net (fo=2, routed)           0.189     1.304    design_1_i/bpnn_0/inst/iw_V_5_U_n_4
    SLICE_X39Y99         FDRE                                         r  design_1_i/bpnn_0/inst/iw_V_5_load_reg_5169_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.825     1.191    design_1_i/bpnn_0/inst/ap_clk
    SLICE_X39Y99         FDRE                                         r  design_1_i/bpnn_0/inst/iw_V_5_load_reg_5169_reg[0]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.070     1.226    design_1_i/bpnn_0/inst/iw_V_5_load_reg_5169_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.730%)  route 0.115ns (41.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.559     0.895    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.115     1.174    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X34Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/bpnn_0/inst/iw_V_6_U/bpnn_iw_V_6_rom_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bpnn_0/inst/iw_V_6_load_reg_5174_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.767%)  route 0.189ns (57.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.638     0.974    design_1_i/bpnn_0/inst/iw_V_6_U/bpnn_iw_V_6_rom_U/ap_clk
    SLICE_X39Y103        FDRE                                         r  design_1_i/bpnn_0/inst/iw_V_6_U/bpnn_iw_V_6_rom_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/bpnn_0/inst/iw_V_6_U/bpnn_iw_V_6_rom_U/q0_reg[0]/Q
                         net (fo=2, routed)           0.189     1.304    design_1_i/bpnn_0/inst/iw_V_6_U_n_4
    SLICE_X39Y99         FDRE                                         r  design_1_i/bpnn_0/inst/iw_V_6_load_reg_5174_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.825     1.191    design_1_i/bpnn_0/inst/ap_clk
    SLICE_X39Y99         FDRE                                         r  design_1_i/bpnn_0/inst/iw_V_6_load_reg_5174_reg[0]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.066     1.222    design_1_i/bpnn_0/inst/iw_V_6_load_reg_5174_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y46    design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/r_V_reg_654_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y54    design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/p_Val2_1_reg_689_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y45    design_1_i/bpnn_0/inst/p_1_out__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y38    design_1_i/bpnn_0/inst/p_1_out__4/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y40    design_1_i/bpnn_0/inst/bpnn_mac_muladd_2ncg_U29/bpnn_mac_muladd_2ncg_DSP48_4_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y33    design_1_i/bpnn_0/inst/p_1_out__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y39    design_1_i/bpnn_0/inst/p_1_out__5/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y48    design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/r_V_1_reg_659_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y35    design_1_i/bpnn_0/inst/p_1_out__3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y49    design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y118  design_1_i/bpnn_0/inst/output_V_U/bpnn_output_V_ram_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y118  design_1_i/bpnn_0/inst/output_V_U/bpnn_output_V_ram_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y118  design_1_i/bpnn_0/inst/output_V_U/bpnn_output_V_ram_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y118  design_1_i/bpnn_0/inst/output_V_U/bpnn_output_V_ram_U/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y120  design_1_i/bpnn_0/inst/output_V_U/bpnn_output_V_ram_U/ram_reg_0_15_14_14/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y120  design_1_i/bpnn_0/inst/output_V_U/bpnn_output_V_ram_U/ram_reg_0_15_15_15/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y120  design_1_i/bpnn_0/inst/output_V_U/bpnn_output_V_ram_U/ram_reg_0_15_16_16/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y120  design_1_i/bpnn_0/inst/output_V_U/bpnn_output_V_ram_U/ram_reg_0_15_17_17/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y119  design_1_i/bpnn_0/inst/output_V_U/bpnn_output_V_ram_U/ram_reg_0_15_18_18/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y119  design_1_i/bpnn_0/inst/output_V_U/bpnn_output_V_ram_U/ram_reg_0_15_19_19/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y117  design_1_i/bpnn_0/inst/output_V_U/bpnn_output_V_ram_U/ram_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y117  design_1_i/bpnn_0/inst/output_V_U/bpnn_output_V_ram_U/ram_reg_0_15_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y117  design_1_i/bpnn_0/inst/output_V_U/bpnn_output_V_ram_U/ram_reg_0_15_5_5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y117  design_1_i/bpnn_0/inst/output_V_U/bpnn_output_V_ram_U/ram_reg_0_15_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y116  design_1_i/bpnn_0/inst/output_V_U/bpnn_output_V_ram_U/ram_reg_0_15_7_7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y116  design_1_i/bpnn_0/inst/output_V_U/bpnn_output_V_ram_U/ram_reg_0_15_8_8/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y116  design_1_i/bpnn_0/inst/output_V_U/bpnn_output_V_ram_U/ram_reg_0_15_9_9/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y120  design_1_i/bpnn_0/inst/output_V_U/bpnn_output_V_ram_U/ram_reg_0_15_14_14/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y120  design_1_i/bpnn_0/inst/output_V_U/bpnn_output_V_ram_U/ram_reg_0_15_15_15/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X86Y120  design_1_i/bpnn_0/inst/output_V_U/bpnn_output_V_ram_U/ram_reg_0_15_16_16/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       21.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.874ns  (required time - arrival time)
  Source:                 design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.501ns  (logic 4.133ns (23.615%)  route 13.368ns (76.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.753    -0.859    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/pixel_clock
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.150 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/P[13]
                         net (fo=105, routed)        12.927    16.077    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/addrb[13]
    SLICE_X106Y22        LUT5 (Prop_lut5_I0_O)        0.124    16.201 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69/O
                         net (fo=1, routed)           0.441    16.642    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/enb_array[50]
    RAMB36_X5Y4          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.654    38.580    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/clkb
    RAMB36_X5Y4          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.056    
                         clock uncertainty           -0.098    38.959    
    RAMB36_X5Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.516    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                         -16.642    
  -------------------------------------------------------------------
                         slack                                 21.874    

Slack (MET) :             22.158ns  (required time - arrival time)
  Source:                 design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.222ns  (logic 4.133ns (23.999%)  route 13.089ns (76.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.753    -0.859    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/pixel_clock
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.150 f  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/P[13]
                         net (fo=105, routed)        12.437    15.587    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/addrb[13]
    SLICE_X106Y17        LUT5 (Prop_lut5_I0_O)        0.124    15.710 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64/O
                         net (fo=1, routed)           0.652    16.363    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/enb_array[61]
    RAMB36_X5Y3          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.659    38.585    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/clkb
    RAMB36_X5Y3          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.061    
                         clock uncertainty           -0.098    38.964    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.521    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.521    
                         arrival time                         -16.363    
  -------------------------------------------------------------------
                         slack                                 22.158    

Slack (MET) :             22.933ns  (required time - arrival time)
  Source:                 design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.451ns  (logic 4.133ns (25.124%)  route 12.318ns (74.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 38.589 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.753    -0.859    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/pixel_clock
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.150 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/P[13]
                         net (fo=105, routed)        11.876    15.026    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/addrb[13]
    SLICE_X106Y12        LUT5 (Prop_lut5_I0_O)        0.124    15.150 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__73/O
                         net (fo=1, routed)           0.441    15.592    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/enb_array[54]
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.663    38.589    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/clkb
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.065    
                         clock uncertainty           -0.098    38.968    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.525    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.525    
                         arrival time                         -15.592    
  -------------------------------------------------------------------
                         slack                                 22.933    

Slack (MET) :             23.166ns  (required time - arrival time)
  Source:                 design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.218ns  (logic 4.133ns (25.484%)  route 12.085ns (74.516%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 38.589 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.753    -0.859    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/pixel_clock
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.150 f  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/P[13]
                         net (fo=105, routed)        11.456    14.606    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/addrb[13]
    SLICE_X90Y5          LUT5 (Prop_lut5_I0_O)        0.124    14.730 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__63/O
                         net (fo=1, routed)           0.629    15.359    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/enb_array[60]
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.663    38.589    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.065    
                         clock uncertainty           -0.098    38.968    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.525    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.525    
                         arrival time                         -15.359    
  -------------------------------------------------------------------
                         slack                                 23.166    

Slack (MET) :             23.251ns  (required time - arrival time)
  Source:                 design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.100ns  (logic 4.133ns (25.671%)  route 11.967ns (74.329%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 38.570 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.753    -0.859    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/pixel_clock
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.150 f  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/P[15]
                         net (fo=103, routed)         9.108    12.258    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[15]
    SLICE_X90Y29         LUT5 (Prop_lut5_I4_O)        0.124    12.382 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_56_LOPT_REMAP/O
                         net (fo=1, routed)           2.859    15.241    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_29
    RAMB36_X5Y16         RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.644    38.570    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X5Y16         RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.462    39.033    
                         clock uncertainty           -0.098    38.935    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.492    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.492    
                         arrival time                         -15.241    
  -------------------------------------------------------------------
                         slack                                 23.251    

Slack (MET) :             23.343ns  (required time - arrival time)
  Source:                 design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.922ns  (logic 4.009ns (25.180%)  route 11.913ns (74.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 38.593 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.753    -0.859    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/pixel_clock
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.150 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/P[13]
                         net (fo=105, routed)        11.913    15.062    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[13]
    RAMB36_X5Y0          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.667    38.593    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X5Y0          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.476    39.069    
                         clock uncertainty           -0.098    38.972    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    38.406    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.406    
                         arrival time                         -15.062    
  -------------------------------------------------------------------
                         slack                                 23.343    

Slack (MET) :             23.366ns  (required time - arrival time)
  Source:                 design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.017ns  (logic 4.133ns (25.804%)  route 11.884ns (74.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 38.588 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.753    -0.859    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/pixel_clock
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.150 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/P[13]
                         net (fo=105, routed)        11.542    14.691    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/addrb[13]
    SLICE_X90Y7          LUT5 (Prop_lut5_I0_O)        0.124    14.815 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70/O
                         net (fo=1, routed)           0.343    15.158    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/enb_array[51]
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.662    38.588    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/clkb
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.064    
                         clock uncertainty           -0.098    38.967    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.524    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.524    
                         arrival time                         -15.158    
  -------------------------------------------------------------------
                         slack                                 23.366    

Slack (MET) :             23.613ns  (required time - arrival time)
  Source:                 design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.775ns  (logic 4.133ns (26.200%)  route 11.642ns (73.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 38.593 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.753    -0.859    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/pixel_clock
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.150 f  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/P[15]
                         net (fo=103, routed)        10.339    13.489    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[15]
    SLICE_X90Y17         LUT5 (Prop_lut5_I4_O)        0.124    13.613 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_60_LOPT_REMAP/O
                         net (fo=1, routed)           1.303    14.916    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_31
    RAMB36_X5Y0          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.667    38.593    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X5Y0          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.476    39.069    
                         clock uncertainty           -0.098    38.972    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.529    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.529    
                         arrival time                         -14.916    
  -------------------------------------------------------------------
                         slack                                 23.613    

Slack (MET) :             23.680ns  (required time - arrival time)
  Source:                 design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.584ns  (logic 4.009ns (25.726%)  route 11.575ns (74.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 38.592 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.753    -0.859    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/pixel_clock
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.150 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/P[13]
                         net (fo=105, routed)        11.575    14.724    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[13]
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.666    38.592    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.476    39.068    
                         clock uncertainty           -0.098    38.971    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    38.405    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.405    
                         arrival time                         -14.724    
  -------------------------------------------------------------------
                         slack                                 23.680    

Slack (MET) :             23.734ns  (required time - arrival time)
  Source:                 design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.646ns  (logic 4.133ns (26.416%)  route 11.513ns (73.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.753    -0.859    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/pixel_clock
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.150 f  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/P[13]
                         net (fo=105, routed)        11.171    14.320    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/addrb[13]
    SLICE_X90Y12         LUT5 (Prop_lut5_I0_O)        0.124    14.444 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59/O
                         net (fo=1, routed)           0.343    14.787    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/enb_array[56]
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         1.659    38.585    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.061    
                         clock uncertainty           -0.098    38.964    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.521    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.521    
                         arrival time                         -14.787    
  -------------------------------------------------------------------
                         slack                                 23.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/v_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/dp_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.782%)  route 0.212ns (53.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.558    -0.621    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_clock
    SLICE_X35Y14         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/v_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/v_en_reg/Q
                         net (fo=2, routed)           0.212    -0.268    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/v_en_reg_n_4
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.045    -0.223 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/dp_en_i_1/O
                         net (fo=1, routed)           0.000    -0.223    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/dp_en_i_1_n_4
    SLICE_X32Y14         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/dp_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.823    -0.862    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_clock
    SLICE_X32Y14         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/dp_en_reg/C
                         clock pessimism              0.273    -0.589    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.120    -0.469    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/dp_en_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/h_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/h_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.249ns (62.332%)  route 0.150ns (37.668%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.558    -0.621    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_clock
    SLICE_X32Y14         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/h_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.148    -0.473 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/h_en_reg/Q
                         net (fo=2, routed)           0.150    -0.322    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/h_en_reg_n_4
    SLICE_X32Y14         LUT4 (Prop_lut4_I2_O)        0.101    -0.221 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/h_en_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/h_en_i_1_n_4
    SLICE_X32Y14         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/h_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.823    -0.862    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_clock
    SLICE_X32Y14         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/h_en_reg/C
                         clock pessimism              0.241    -0.621    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.131    -0.490    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/h_en_reg
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.560    -0.619    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_clock
    SLICE_X34Y11         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count_reg[3]/Q
                         net (fo=4, routed)           0.127    -0.328    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count_reg_n_4_[3]
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.218 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count_reg[4]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.218    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count_reg[4]_i_1_n_9
    SLICE_X34Y11         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.826    -0.859    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_clock
    SLICE_X34Y11         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count_reg[3]/C
                         clock pessimism              0.240    -0.619    
    SLICE_X34Y11         FDRE (Hold_fdre_C_D)         0.130    -0.489    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.585    -0.594    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_clock
    SLICE_X29Y12         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[3]/Q
                         net (fo=3, routed)           0.122    -0.331    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count[3]
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.220 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count0_carry/O[2]
                         net (fo=2, routed)           0.000    -0.220    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/data0[3]
    SLICE_X29Y12         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.852    -0.833    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_clock
    SLICE_X29Y12         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[3]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X29Y12         FDRE (Hold_fdre_C_D)         0.102    -0.492    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.559    -0.620    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_clock
    SLICE_X35Y12         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 f  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count_reg[0]/Q
                         net (fo=8, routed)           0.180    -0.298    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count_reg_n_4_[0]
    SLICE_X35Y12         LUT1 (Prop_lut1_I0_O)        0.045    -0.253 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count[0]_i_1_n_4
    SLICE_X35Y12         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.824    -0.861    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_clock
    SLICE_X35Y12         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count_reg[0]/C
                         clock pessimism              0.241    -0.620    
    SLICE_X35Y12         FDRE (Hold_fdre_C_D)         0.091    -0.529    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.585    -0.594    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_clock
    SLICE_X29Y12         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[4]/Q
                         net (fo=6, routed)           0.133    -0.320    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count[4]
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.212 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count0_carry/O[3]
                         net (fo=2, routed)           0.000    -0.212    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/data0[4]
    SLICE_X29Y12         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.852    -0.833    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_clock
    SLICE_X29Y12         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[4]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X29Y12         FDRE (Hold_fdre_C_D)         0.102    -0.492    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.256ns (66.809%)  route 0.127ns (33.191%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.584    -0.595    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_clock
    SLICE_X29Y13         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[5]/Q
                         net (fo=5, routed)           0.127    -0.326    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count[5]
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.211 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count0_carry__0/O[0]
                         net (fo=2, routed)           0.000    -0.211    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/data0[5]
    SLICE_X29Y13         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.851    -0.834    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_clock
    SLICE_X29Y13         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[5]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X29Y13         FDRE (Hold_fdre_C_D)         0.102    -0.493    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.520%)  route 0.133ns (34.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.584    -0.595    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_clock
    SLICE_X29Y13         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[7]/Q
                         net (fo=4, routed)           0.133    -0.321    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count[7]
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.210 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count0_carry__0/O[2]
                         net (fo=2, routed)           0.000    -0.210    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/data0[7]
    SLICE_X29Y13         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.851    -0.834    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_clock
    SLICE_X29Y13         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[7]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X29Y13         FDRE (Hold_fdre_C_D)         0.102    -0.493    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.256ns (66.395%)  route 0.130ns (33.605%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.584    -0.595    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_clock
    SLICE_X29Y14         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[9]/Q
                         net (fo=13, routed)          0.130    -0.324    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count[9]
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.209 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count0_carry__1/O[0]
                         net (fo=2, routed)           0.000    -0.209    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/data0[9]
    SLICE_X29Y14         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.851    -0.834    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_clock
    SLICE_X29Y14         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[9]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X29Y14         FDRE (Hold_fdre_C_D)         0.102    -0.493    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.274ns (64.860%)  route 0.148ns (35.140%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.558    -0.621    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_clock
    SLICE_X34Y13         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count_reg[11]/Q
                         net (fo=4, routed)           0.148    -0.308    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count_reg_n_4_[11]
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.198 r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.198    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count_reg[11]_i_3_n_9
    SLICE_X34Y13         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=145, routed)         0.823    -0.862    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_clock
    SLICE_X34Y13         FDRE                                         r  design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count_reg[11]/C
                         clock pessimism              0.241    -0.621    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.134    -0.487    design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y0      design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y1      design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X5Y16     design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X5Y17     design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y6      design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y7      design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X5Y7      design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5      design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X5Y8      design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6      design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y58     design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y58     design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y58     design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y58     design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y31     design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y31     design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y31     design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y18     design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_62_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y30     design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X91Y27     design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y58     design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y58     design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y58     design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y58     design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y31     design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y31     design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y31     design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y31     design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y31     design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y31     design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/VGA_BRAM/vga_buffer_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



