<html>
<head>
<title>
CISL: Seminars
</title>
</head>

<LINK REL=StyleSheet HREF="http://www.cisl.columbia.edu/cisl.css" TYPE="text/css" MEDIA=all>

<body >

<table align="center" width="100%" height="100%" bgcolor="white" cellpadding="0" cellspacing="0">

<!--%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%5-->
<!-- Header -->
<tr height="70"><td>
	
	<table cellpadding="0" cellspacing="0" width="100%" height="100%"><tr>

	<td class="hdr" width="150px" style="font-size: 100px;text-align:right; font-family:Bodoni MT Condensed  ">
	CISL
	</td>
	
	<td class="hdr" width="150px" style="font-size: 16px; text-align: left;">
	&nbsp;&nbsp;COLUMBIA<br>
	&nbsp;&nbsp;INTEGRATED<br>
	&nbsp;&nbsp;SYSTEMS<br>
	&nbsp;&nbsp;LAB
	</td>

	<td class="hdr" width="*">
	<img src='http://www.cisl.columbia.edu/images/cisl_logo_sm.png' />
	</td>

	<td class="hdr" width="150px">
	&nbsp;
	</td>

	<td class="hdr" width="150px" style="font-size: 20px; text-align: center;">
	<img src="http://www.cisl.columbia.edu/images/columbia_crown_2.png" width="120px">
	</td>

	</tr></table></td></tr>
<!--%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%5-->
<tr height="1" bgcolor="#5CBCD4"><td></td></tr>
<tr height="2" bgcolor="#4F7080"><td></td></tr>
<!--%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%5-->
<!-- Navigation -->
<tr height="24"><td >
  <table cellpadding="0" cellspacing="0" height="100%" width="100%">
    <tr>
      <td class="nav" style="width: 150px">&nbsp;</td>
	  <td class="nav">
	    <table width="100%">
	      <tr>
      	    <td class="nav"  style="width: *"><a class="nav" href="index.html"> HOME</a></td>

      	    <td class="nav"  style="width: *"><a class="nav" href="people.html">FACULTY</a></td>
      	    <td class="nav"  style="width: *"><a class="nav" href="research.html">RESEARCH</a></td>
      	    <td class="nav_cur"  style="width: *"><a class="nav" href="seminars.html">SEMINARS</a></td>
      	    <td class="nav"  style="width: *"><a class="nav" href="courses.html">COURSES</a></td>

      	  </tr>
      	</table>

     </td>

      <td class="nav" style="width: 150px">&nbsp;</td>
    </tr>
  </table>
</td></tr>
<!--%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%5-->
<tr height="2" bgcolor="#4F7080"><td></td></tr>
<tr height="1" bgcolor="#5CBCD4"><td></td></tr>
<!--%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%5-->


<!--%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%5-->
<!-- Content -->

<tr height="*"><td >

  <table cellpadding="0" cellspacing="0" height="100%" width="100%">
    <tr>
      <td class="content_left" width="200"></td>
      <td class="content" valign="top" style="font-size:100%;">

<!--***********************************************************************************************-->
<br>
<br>
<table width = 94% align=center>
<tr>
	<td border="10" width=30% bgcolor=#A2CEF3 align="center">
	<span  style="color: white; font-size:160%; font-weight:bold">
		Spring 2016: Upcoming Seminars
	</span>
	</td>
</tr>
<tr>
<td align="left" style="font-size:16; font-weight:bold; border: solid 4px #A2CEF3; ">
<table style ="font-size:100%"><td width=10px></td>
<td width=*>

<!--=================================================-->
<!--upcoming seminar box: copy and paste to new line -->   
<!--=================================================-->



<!--*********************************************************************************************-->   
<br>                                          
<li><b><big>Title:
The Challenges of Implementing Broadband ADCs
</b></big><br>
<b> &nbsp &nbsp &nbsp Speaker:</b>
Dr. Leonard Dauphinee
</li>
<b>&nbsp &nbsp &nbsp  Date:</b>
Friday, Apr. 15th, 2pm, 414 CEPSR
</li>
<br>
<!--*********************************************************************************************-->

<!--*********************************************************************************************-->   
<!--*********************************************************************************************-->


<!--*********************************************************************************************-->   
<br>                                          
<li><b><big>Title:
Energy Efficient Circuit Technologies for the sub-14nm Era: Challenges and Opportunities
</b></big><br>
<b> &nbsp &nbsp &nbsp Speaker:</b>
Dr. Ram Krishnamurthy
</li>
<b>&nbsp &nbsp &nbsp  Date:</b>
Monday, May 2nd, 2pm, 750 CEPSR
</li>
<br>
<!--*********************************************************************************************-->






<!--=================================================-->
<!--google calendar box: do not change    	     -->   
<!--=================================================-->                                                         
<br>
<br>  
<iframe src="https://www.google.com/calendar/embed?showPrint=0&amp;showTabs=0&amp;showCalendars=0&amp;mode=AGENDA&amp;height=200&amp;wkst=1&amp;bgcolor=%23ffff99&amp;src=cislseminars%40gmail.com&amp;color=%232F6309&amp;ctz=America%2FNew_York" style=" border:solid 1px #777 " width="400" height="150" frameborder="0" scrolling="no"></iframe>
<br>	
<br>
</td>
<td width=10px></td>
</table>
</td>
</tr>
</table>  

<!--=================================================-->
<!--main seminar box: copy and paste to new line     -->   
<!--=================================================-->

<!--========================================================================================-->	
<table class="seminar">
<br><tr height=10px;></tr>
<tr>

<!--LEFT PART ------------------------------------------------------------------------------->
<td class="seminar_photo">
<img class="seminar" src="http://www.cisl.columbia.edu/Seminars/photos/2016_spring/SL16.jpg">

<br><big><b>
Prof. Salvatore Levantino
</b></big><br>
Politecnico di Milano
<br><b>
Date:
</b><br>
Friday, Jan. 29th, 10:00am-11:00am

<br><b>
Location:
</b><br>
750 CEPSR

</td>
<!-------------------------------------------------------------------------------------------->

<!--RIGHT PART ------------------------------------------------------------------------------->
<td class="seminar">
<span style="font-size:140%; font-weight:bold;">
Mostly Digital Phase-Locked Loops

</span>
<br><br><b>
Abstract:
</b><br>
This talk will discuss the fundamentals of digital phase-locked loops and analyze the mechanisms of generation of limit cycles, which manifest themselves as spurious tones at the output. Then, we will compare two different quantization strategies and develop practical design examples showing how to set loop parameters and optimize phase noise and jitter. The second part of the tutorial will be devoted to fractional-N synthesis, in which quantization and nonlinearity add new sources of spurious tones: We will review the different design techniques which help mitigate such impairments.
<br><br><b>
Biography:
</b><br>
Salvatore Levantino is Associate Professor of Electrical Engineering at Politecnico di Milano, Milan, Italy. His research includes wireless transceivers, frequency synthesizers, and data converters.  Author of more than 80 papers on IEEE journals and conferences and the book "Integrated Frequency Synthesizers for Wireless Systems" published by CUP in 2007. He is associate Editor of IEEE TCAS-I and member of the Steering Committee for the IEEE RFIC Symposium.
</td>
<!-------------------------------------------------------------------------------------------->
</tr>
</table>
<!--========================================================================================-->



<!--========================================================================================-->	
<table class="seminar">
<br><tr height=10px;></tr>
<tr>

<!--LEFT PART ------------------------------------------------------------------------------->
<td class="seminar_photo">
<img class="seminar" src="http://www.cisl.columbia.edu/Seminars/photos/2016_spring/NK16.jpg">

<br><big><b>
Prof. Nagendra Krishnapura
</b></big><br>
IIT Madras
<br><b>
Date:
</b><br>
Thursday, Feb. 4th, 11:00am-12:00pm

<br><b>
Location:
</b><br>
414 CEPSR

</td>
<!-------------------------------------------------------------------------------------------->

<!--RIGHT PART ------------------------------------------------------------------------------->
<td class="seminar">
<span style="font-size:140%; font-weight:bold;">
Memoryless Analog-to-Digital Conversion Using Delta-Sigma Modulators Without Reset

</span>
<br><br><b>
Abstract:
</b><br>
Delta-Sigma architectures are usually the best choice for high resolution analog-to-digital converters. But when the input is multiplexed from a number of inputs, delta-sigma ADCs cannot be used directly. The memory in the modulator and the decimation filter results in inter-sample interference. To eliminate this, the conversion cycle has to be made long enough for the impulse response of the modulator and decimator to die out before applying the next sample. This results in a substantially lower sampling rate than when the Delta-Sigma ADC is used continuously. Alternatively, the modulator and decimation filter can be reset to realize an incremental delta-sigma modulator. In this case, there is an SNR penalty since the filtering less effective. In this work, it is shown that memoryless analog-to-digital conversion using $\Delta\Sigma$ modulators is possible without resetting the modulator or decimation filters. This is done by constraining the combined signal transfer function for the modulator and a decimation filter to satisfy Nyquist intersymbol interference criterion. This architecture enables memoryless operation over the entire signal bandwidth of the Delta-Sigma modulator which is significantly higher than the bandwidth in incremental architectures in which the modulator is reset. A two-channel ADC with sampling rate of fs/64 per channel is built using a third order 32 times oversampled switched-capacitor  modulator. The prototype in 0.18um CMOS occupies 2.1mmsq. At 64MHz sampling rate for the DSM, the standalone modulator consumes 25mW and has a DR/SNRmax/SNDRmax of 85/82/80.3 dB. The sample-and-hold required for multi-channel operation consumes 20 mW. In two-channel mode, with 1 MHz sampling rate per channel, the DR/SNRmax/SNDRmax of 80/76/75 dB. The crosstalk between channels is less than 85 dB. The total power consumption for two channels is 45 mW. 

<br><br><b>
Biography:
</b><br>
Nagendra Krishnapura obtained his BTech from the Indian Institute of Technology, Madras, India and his PhD from Columbia University, New York. He has worked as an analog design engineer at Celight, Multilink, and Vitesse semiconductor. He has taught analog circuit design courses at Columbia University as an adjunct faculty. He is currently an associate professor at the Indian Institute of Technology, Madras. His interests are analog and RF circuit design and analog signal processing. 


</td>
<!-------------------------------------------------------------------------------------------->
</tr>
</table>
<!--========================================================================================-->

<!--========================================================================================-->	
<table class="seminar">
<br><tr height=10px;></tr>
<tr>

<!--LEFT PART ------------------------------------------------------------------------------->
<td class="seminar_photo">
<img class="seminar" src="http://www.cisl.columbia.edu/Seminars/photos/2016_spring/KL16.png">

<br><big><b>
Prof. Kumar Lakshmikumar
</b></big><br>
Cisco Systems, Inc.
<br><b>
Date:
</b><br>
Friday, Feb. 26th, 2:00pm-4:00pm

<br><b>
Location:
</b><br>
750 CEPSR

</td>
<!-------------------------------------------------------------------------------------------->

<!--RIGHT PART ------------------------------------------------------------------------------->
<td class="seminar">
<span style="font-size:140%; font-weight:bold;">
2-hr Short Course: Clock and Data Recovery Techniques for Optical Communication Systems
</span>
<br><br><b>
Abstract:
</b><br>
Clock and Data Recovery (CDR) is a key function in a communication system. We begin this part of the course with a review of the fundamentals of CDR in Non-Return-to-Zero (NRZ) serial links. System level metrics like jitter-tolerance, jitter-transfer and jitter-generation are introduced to evaluate the performance of a CDR. Several CDR architectures are discussed. Their advantages and drawbacks specifically for high-speed optical systems are compared. Many optical systems require a reference-less CDR. Various techniques to extract frequency from the incoming data are explained in detail. Linear and bang-bang phase detectors at full-rate are introduced. Sub-rate structures that ease the speed requirements of the circuits are also described.


<br><br><b>
Biography:
</b><br>
Kadaba R. (Kumar) Lakshmikumar received his B.E. and M.E. degrees in Electrical Communication Engineering from the Indian Institute of Science, Bangalore, India, and Ph.D.  degree in Electrical Engineering from Carleton University, Ottawa, Canada. He did pioneering work in the area of modeling mismatch in MOS devices for his doctoral work. The standard deviation of mismatch was shown to be inversely proportional to the square-root of the channel area. His paper in the December 1986 issue of the IEEE Journal of Solid-State Circuits is among the top 20 cited publications of the journal between 1968 and 1992.(http://www.ieee.org/organizations/pubs/newsletters/sscs/oct02/TopArticles.html.)
<br>
