// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
/*
 * WatchGuard T30 Device Tree Source stub (no addresses or top-level ranges)
 * Copyright Matt Fawcett (mattytap@gmail.com)
 * Copyright 2011-2012 Freescale Semiconductor Inc.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *     * Redistributions of source code must retain the above copyright
 *       notice, this list of conditions and the following disclaimer.
 *     * Redistributions in binary form must reproduce the above copyright
 *       notice, this list of conditions and the following disclaimer in the
 *       documentation and/or other materials provided with the distribution.
 *     * Neither the name of Freescale Semiconductor nor the
 *       names of its contributors may be used to endorse or promote products
 *       derived from this software without specific prior written permission.
 *
 *
 * ALTERNATIVELY, this software may be distributed under the terms of the
 * GNU General Public License ("GPL") as published by the Free Software
 * Foundation, either version 2 of that License or (at your option) any
 * later version.
 *
 * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY
 * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

&board_lbc {
	/* NOR Flash */
	nor@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "cfi-flash";
		reg = <0x0 0x0 0x400000>;
		bank-width = <2>;
		device-width = <1>;

		partitions {
			/* Maintain WatchGuard Flash partitioning including for u-boot */
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;
			
			partition@0 {
				reg = <0x0 0x20000>;
				label = "nor-cfg0";
			};

			partition@20000 {
				reg = <0x20000 0x10000>;
				label = "nor-cfg1";
			};

			partition@30000 {
				reg = <0x30000 0x20000>;
				label = "nor-mfg";
			};

			partition@50000 {
				reg = <0x50000 0xc0000>;
				label = "nor-bootopt";
			};

			partition@110000 {
				reg = <0x110000 0xc0000>;
				label = "nor-extra1";
			};

			partition@1D0000 {
				reg = <0x1d0000 0xc0000>;
				label = "nor-extra2";
			};

			partition@290000 {
				reg = <0x290000 0xe0000>;
				label = "nor-backup";
			};

			partition@370000 {
				/* This location must not be altered  */
				/* 64KB for u-boot Environment Variables */
				reg = <0x370000 0x10000>;
				label = "nor-ubootenv";
			};

			partition@380000 {
				/* This location must not be altered  */
				/* 64KB for u-boot Bootloader Image */
				reg = <0x380000 0x80000>;
				label = "nor-uboot";
				read-only;
			};
		};
	};
};

&board_soc {
	i2c@3000 {
		rtc@30 {
			compatible = "seiko,s35390a";
			reg = <0x30>;
		};
	};

	i2c@3100 {
		tpm@29 {
			compatible = "tpm,tpm_i2c_atmel";
			reg = <0x29>;
		};
	};
	
	sdhc@2e000 {
		compatible = "fsl,p1020-esdhc","fsl,esdhc";
		sdhci,auto-cmd12;
		reg = <0x2e000 0x1000>;
		interrupts = <0x48 0x2 0x0 0x0>;
		interrupt-parent = <&mpic>;
		fsl,sdhci-dma-broken;
		fsl,sdhci-ahb2mag-irq-bypass;
		fsl,sdhci-adjust-timeout;
		clock-frequency = <0>;
	};

	spi@7000 {
		flash@0 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "everspin,mr25h256","jedec,spi-nor";
			reg = <0>; /* Chip select 0 */
			spi-max-frequency = <40000000>; /* input clock */
			m25p,fast-read;

			partition@spi_mtd_0 {
				/* 4KB for u-boot (Bootstrap??)  */
				reg = <0x00 0x8000>;
				label = "spi_mtd_0";
				read-only;
			};
		};

		legerity@1 {
			compatible = "zarlink,le88266";
			reg = <0x01>;
			spi-max-frequency = <500000>;
		};
	};

	usb@22000 {
		phy_type = "ulpi";
		dr_mode = "host";
	};

	/* USB2 is shared with localbus. It is used
	   only in case of SPI and SD boot after
	   appropriate device-tree fixup done by uboot */
	usb@23000 {
		phy_type = "ulpi";
		dr_mode = "host";
	};

	mdio@24000 {
		switch0: tbi0: tbi-phy@10 {
			compatible = "marvell,mv88e6085";
			reg = <0x10>;
			
			dsa,member = <0 0>;
			
			mdio {
				#address-cells = <1>;
				#size-cells = <0>;

				switch0phy0: switch0phy0@0 {
					reg = <0x00>;
					interrupt-parent = <&switch0>;
				};

				switch0phy1: switch0phy1@1 {
					reg = <0x01>;
					interrupt-parent = <&switch0>;
				};

				switch0phy2: switch0phy2@2 {
					reg = <0x02>;
					interrupt-parent = <&switch0>;
				};

				switch0phy3: switch0phy3@3 {
					reg = <0x03>;
					interrupt-parent = <&switch0>;
				};

				switch0phy4: switch0phy4@4 {
					reg = <0x04>;
					interrupt-parent = <&switch0>;
				};
			};
			
			ports {
				#address-cells = <1>;
				#size-cells = <0>;
				  
				port@0 {
					reg = <0x00>;
					label = "wan";
					phy-handle = <&switch0phy0>;
				};

				port@1 {
					reg = <1>;
					label = "lan1";
					phy-handle = <&switch0phy1>;
				};

				port@2 {
					reg = <2>;
					label = "lan2";
					phy-handle = <&switch0phy2>;
				};
				  
				port@3 {
					reg = <3>;
					label = "lan3";
					phy-handle = <&switch0phy3>;
				};

				port@4 {
					reg = <4>;
					label = "lan4";
					phy-handle = <&switch0phy4>;
				};
									
				switch0port6: port@6 {
					reg = <6>;
					label = "cpu";
					ethernet = <&enet0>;
					phy-mode = "rgmii-id";
					fixed-link {
						speed = <1000>;
						full-duplex;
					};
				};
			};
		};
	};

	mdio@25000 {
		tbi1: tbi-phy@10 {
			reg = <0x10>;
			device_type = "tbi-phy";
		};
	};

	mdio@26000 {
	};

	enet0: ethernet@b0000 {
		phy-connection-type = "rgmii-id";
		fixed-link {
			speed = <1000>;
			full-duplex;
		};
	};

	enet1: ethernet@b1000 {
		status = "disabled";
	};

	enet2: ethernet@b2000 {
		status = "disabled";
	};

	gpio0: gpio-controller@f000 {
		#gpio-cells = <2>;
		compatible = "fsl,mpc8572-gpio", "fsl,pq3-gpio";
		reg = <0xf000 0x100>;
		interrupts = <47 2 0 0>;
		gpio-controller;
	};

	gpio1: gpio-controller@fc00 {
		/* not used on T30 */
		status = "disabled";
	};

	message@42400 {
		compatible = "fsl,mpic-msg";
		interrupts = <0xb4 0x02 0x00 0x00 0xb5 0x02 0x00 0x00 0xb6 0x02 0x00 0x00 0xb7 0x02 0x00 0x00>;
		reg = <0x42400 0x200>;
	};
};
