digraph "CFG for '_Z29DecreaseErrorAndUtilityKernelPfS_Piif' function" {
	label="CFG for '_Z29DecreaseErrorAndUtilityKernelPfS_Piif' function";

	Node0x6272720 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = getelementptr inbounds i8, i8 addrspace(4)* %6, i64 12\l  %12 = bitcast i8 addrspace(4)* %11 to i32 addrspace(4)*\l  %13 = load i32, i32 addrspace(4)* %12, align 4, !tbaa !6\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %16 = udiv i32 %13, %10\l  %17 = mul i32 %16, %10\l  %18 = icmp ugt i32 %13, %17\l  %19 = zext i1 %18 to i32\l  %20 = add i32 %16, %19\l  %21 = mul i32 %20, %15\l  %22 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %23 = add i32 %21, %14\l  %24 = mul i32 %23, %10\l  %25 = add i32 %24, %22\l  %26 = icmp slt i32 %25, %3\l  br i1 %26, label %27, label %41\l|{<s0>T|<s1>F}}"];
	Node0x6272720:s0 -> Node0x6274f70;
	Node0x6272720:s1 -> Node0x6275000;
	Node0x6274f70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%27:\l27:                                               \l  %28 = sext i32 %25 to i64\l  %29 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %28\l  %30 = load i32, i32 addrspace(1)* %29, align 4, !tbaa !16, !amdgpu.noclobber\l... !5\l  %31 = icmp eq i32 %30, 1\l  br i1 %31, label %32, label %41\l|{<s0>T|<s1>F}}"];
	Node0x6274f70:s0 -> Node0x6275ae0;
	Node0x6274f70:s1 -> Node0x6275000;
	Node0x6275ae0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%32:\l32:                                               \l  %33 = getelementptr inbounds float, float addrspace(1)* %0, i64 %28\l  %34 = load float, float addrspace(1)* %33, align 4, !tbaa !20,\l... !amdgpu.noclobber !5\l  %35 = fmul contract float %34, %4\l  %36 = fsub contract float %34, %35\l  store float %36, float addrspace(1)* %33, align 4, !tbaa !20\l  %37 = getelementptr inbounds float, float addrspace(1)* %1, i64 %28\l  %38 = load float, float addrspace(1)* %37, align 4, !tbaa !20\l  %39 = fmul contract float %38, %4\l  %40 = fsub contract float %38, %39\l  store float %40, float addrspace(1)* %37, align 4, !tbaa !20\l  br label %41\l}"];
	Node0x6275ae0 -> Node0x6275000;
	Node0x6275000 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%41:\l41:                                               \l  ret void\l}"];
}
