##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for BUTTON_CLOCK
		4.2::Critical Path Report for MAIN_CLOCK
		4.3::Critical Path Report for NOTIFY_CLOCK
		4.4::Critical Path Report for PWM_CLOCK
		4.5::Critical Path Report for SPIM_EEPROM_IntClock
		4.6::Critical Path Report for SPIM_IMU_IntClock
		4.7::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (SPIM_IMU_IntClock:R vs. SPIM_IMU_IntClock:R)
		5.2::Critical Path Report for (SPIM_EEPROM_IntClock:R vs. SPIM_EEPROM_IntClock:R)
		5.3::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.4::Critical Path Report for (PWM_CLOCK:R vs. PWM_CLOCK:R)
		5.5::Critical Path Report for (MAIN_CLOCK:R vs. MAIN_CLOCK:R)
		5.6::Critical Path Report for (NOTIFY_CLOCK:R vs. NOTIFY_CLOCK:R)
		5.7::Critical Path Report for (BUTTON_CLOCK:R vs. BUTTON_CLOCK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 18
Clock: ADC_DELSIG_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_DELSIG_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_DELSIG_theACLK                  | N/A                   | Target: 0.13 MHz    | 
Clock: ADC_DELSIG_theACLK(fixed-function)  | N/A                   | Target: 0.13 MHz    | 
Clock: BUTTON_CLOCK                        | Frequency: 53.50 MHz  | Target: 0.00 MHz    | 
Clock: BUTTON_CLOCK(fixed-function)        | N/A                   | Target: 0.00 MHz    | 
Clock: CyBUS_CLK                           | N/A                   | Target: 24.00 MHz   | 
Clock: CyILO                               | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                               | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                        | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                           | N/A                   | Target: 24.00 MHz   | 
Clock: MAIN_CLOCK                          | Frequency: 37.50 MHz  | Target: 0.00 MHz    | 
Clock: NOTIFY_CLOCK                        | Frequency: 64.73 MHz  | Target: 0.00 MHz    | 
Clock: PWM_CLOCK                           | Frequency: 81.14 MHz  | Target: 0.10 MHz    | 
Clock: SPIM_EEPROM_IntClock                | Frequency: 58.63 MHz  | Target: 6.00 MHz    | 
Clock: SPIM_IMU_IntClock                   | Frequency: 58.98 MHz  | Target: 6.00 MHz    | 
Clock: UART_IntClock                       | Frequency: 39.72 MHz  | Target: 0.92 MHz    | 
Clock: \ADC_DELSIG:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
BUTTON_CLOCK          BUTTON_CLOCK          1e+010           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
MAIN_CLOCK            MAIN_CLOCK            1e+009           999973334    N/A              N/A         N/A              N/A         N/A              N/A         
NOTIFY_CLOCK          NOTIFY_CLOCK          1e+010           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
PWM_CLOCK             PWM_CLOCK             1e+007           9987675      N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_EEPROM_IntClock  SPIM_EEPROM_IntClock  166667           149611       N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_IMU_IntClock     SPIM_IMU_IntClock     166667           149711       N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock         UART_IntClock         1.08333e+006     1058158      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name           Setup to Clk  Clock Name:Phase        
------------------  ------------  ----------------------  
BUTTON_PIN(0)_PAD   17033         BUTTON_CLOCK:R          
MISO_EEPROM(0)_PAD  17292         SPIM_EEPROM_IntClock:R  
MISO_IMU(0)_PAD     19132         SPIM_IMU_IntClock:R     
RX_PIN(0)_PAD       24822         UART_IntClock:R         


                       3.2::Clock to Out
                       -----------------

Port Name           Clock to Out  Clock Name:Phase        
------------------  ------------  ----------------------  
BLUE_PIN(0)_PAD     22921         PWM_CLOCK:R             
GREEN_PIN(0)_PAD    22369         PWM_CLOCK:R             
MOSI_EEPROM(0)_PAD  23325         SPIM_EEPROM_IntClock:R  
MOSI_IMU(0)_PAD     25500         SPIM_IMU_IntClock:R     
ONBOARD_LED(0)_PAD  25971         NOTIFY_CLOCK:R          
RED_PIN(0)_PAD      23054         PWM_CLOCK:R             
SCLK_EEPROM(0)_PAD  22786         SPIM_EEPROM_IntClock:R  
SCLK_IMU(0)_PAD     25044         SPIM_IMU_IntClock:R     
TX_PIN(0)_PAD       35827         UART_IntClock:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for BUTTON_CLOCK
******************************************
Clock: BUTTON_CLOCK
Frequency: 53.50 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23914/q
Path End       : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 9999981307p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12633
-------------------------------------   ----- 
End-of-path arrival time (ps)           12633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell55         0      0  RISE       1

Data path
pin name                                         model name     delay     AT       slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----------  ----  ------
Net_23914/q                                      macrocell55     1250   1250  9999981307  RISE       1
\CLICK_TIMER:TimerUDB:run_mode\/main_0           macrocell4      5097   6347  9999981307  RISE       1
\CLICK_TIMER:TimerUDB:run_mode\/q                macrocell4      3350   9697  9999981307  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_1  datapathcell3   2936  12633  9999981307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock                datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for MAIN_CLOCK
****************************************
Clock: MAIN_CLOCK
Frequency: 37.50 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999973334p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (MAIN_CLOCK:R#1 vs. MAIN_CLOCK:R#2)   1000000000
- Setup time                                              -4230
--------------------------------------------------   ---------- 
End-of-path required time (ps)                        999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22436
-------------------------------------   ----- 
End-of-path arrival time (ps)           22436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/clock                datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT      slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   4786  10706  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  15836  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  15836  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  19136  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  19136  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell12   3300  22436  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell13      0  22436  999973334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/clock                datapathcell13      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for NOTIFY_CLOCK
******************************************
Clock: NOTIFY_CLOCK
Frequency: 64.73 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_NOTIFY:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_NOTIFY:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9999984550p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                    -500
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14950
-------------------------------------   ----- 
End-of-path arrival time (ps)           14950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT       slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell5   2290   2290  9999984550  RISE       1
\PWM_NOTIFY:PWMUDB:status_2\/main_1          macrocell10     4895   7185  9999984550  RISE       1
\PWM_NOTIFY:PWMUDB:status_2\/q               macrocell10     3350  10535  9999984550  RISE       1
\PWM_NOTIFY:PWMUDB:genblk8:stsreg\/status_2  statusicell6    4415  14950  9999984550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:genblk8:stsreg\/clock                   statusicell6        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for PWM_CLOCK
***************************************
Clock: PWM_CLOCK
Frequency: 81.14 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_B:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9987675p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                      9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  9987675  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   3975   6265  9987675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for SPIM_EEPROM_IntClock
**************************************************
Clock: SPIM_EEPROM_IntClock
Frequency: 58.63 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_3
Path End       : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 149611p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -2850
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14205
-------------------------------------   ----- 
End-of-path arrival time (ps)           14205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_3   count7cell      1940   1940  149611  RISE       1
\SPIM_EEPROM:BSPIM:load_rx_data\/main_1  macrocell12     4171   6111  149611  RISE       1
\SPIM_EEPROM:BSPIM:load_rx_data\/q       macrocell12     3350   9461  149611  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell6   4744  14205  149611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for SPIM_IMU_IntClock
***********************************************
Clock: SPIM_IMU_IntClock
Frequency: 58.98 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPIM_IMU:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 149711p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -2850
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14106
-------------------------------------   ----- 
End-of-path arrival time (ps)           14106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_1   count7cell      1940   1940  149711  RISE       1
\SPIM_IMU:BSPIM:load_rx_data\/main_3  macrocell6      6000   7940  149711  RISE       1
\SPIM_IMU:BSPIM:load_rx_data\/q       macrocell6      3350  11290  149711  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/f1_load    datapathcell4   2816  14106  149711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 39.72 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1058158p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19815
-------------------------------------   ----- 
End-of-path arrival time (ps)           19815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q            macrocell73   1250   1250  1058158  RISE       1
\UART:BUART:rx_counter_load\/main_2  macrocell20   8994  10244  1058158  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell20   3350  13594  1058158  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    6221  19815  1058158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (SPIM_IMU_IntClock:R vs. SPIM_IMU_IntClock:R)
***************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPIM_IMU:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 149711p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -2850
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14106
-------------------------------------   ----- 
End-of-path arrival time (ps)           14106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_1   count7cell      1940   1940  149711  RISE       1
\SPIM_IMU:BSPIM:load_rx_data\/main_3  macrocell6      6000   7940  149711  RISE       1
\SPIM_IMU:BSPIM:load_rx_data\/q       macrocell6      3350  11290  149711  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/f1_load    datapathcell4   2816  14106  149711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (SPIM_EEPROM_IntClock:R vs. SPIM_EEPROM_IntClock:R)
*********************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_3
Path End       : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 149611p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -2850
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14205
-------------------------------------   ----- 
End-of-path arrival time (ps)           14205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_3   count7cell      1940   1940  149611  RISE       1
\SPIM_EEPROM:BSPIM:load_rx_data\/main_1  macrocell12     4171   6111  149611  RISE       1
\SPIM_EEPROM:BSPIM:load_rx_data\/q       macrocell12     3350   9461  149611  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell6   4744  14205  149611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1


5.3::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1058158p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19815
-------------------------------------   ----- 
End-of-path arrival time (ps)           19815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q            macrocell73   1250   1250  1058158  RISE       1
\UART:BUART:rx_counter_load\/main_2  macrocell20   8994  10244  1058158  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell20   3350  13594  1058158  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    6221  19815  1058158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1


5.4::Critical Path Report for (PWM_CLOCK:R vs. PWM_CLOCK:R)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_B:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9987675p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                      9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  9987675  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   3975   6265  9987675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1


5.5::Critical Path Report for (MAIN_CLOCK:R vs. MAIN_CLOCK:R)
*************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999973334p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (MAIN_CLOCK:R#1 vs. MAIN_CLOCK:R#2)   1000000000
- Setup time                                              -4230
--------------------------------------------------   ---------- 
End-of-path required time (ps)                        999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22436
-------------------------------------   ----- 
End-of-path arrival time (ps)           22436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/clock                datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT      slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   4786  10706  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  15836  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  15836  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  19136  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  19136  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell12   3300  22436  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell13      0  22436  999973334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/clock                datapathcell13      0      0  RISE       1


5.6::Critical Path Report for (NOTIFY_CLOCK:R vs. NOTIFY_CLOCK:R)
*****************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_NOTIFY:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_NOTIFY:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9999984550p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                    -500
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14950
-------------------------------------   ----- 
End-of-path arrival time (ps)           14950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT       slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell5   2290   2290  9999984550  RISE       1
\PWM_NOTIFY:PWMUDB:status_2\/main_1          macrocell10     4895   7185  9999984550  RISE       1
\PWM_NOTIFY:PWMUDB:status_2\/q               macrocell10     3350  10535  9999984550  RISE       1
\PWM_NOTIFY:PWMUDB:genblk8:stsreg\/status_2  statusicell6    4415  14950  9999984550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:genblk8:stsreg\/clock                   statusicell6        0      0  RISE       1


5.7::Critical Path Report for (BUTTON_CLOCK:R vs. BUTTON_CLOCK:R)
*****************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23914/q
Path End       : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 9999981307p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12633
-------------------------------------   ----- 
End-of-path arrival time (ps)           12633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell55         0      0  RISE       1

Data path
pin name                                         model name     delay     AT       slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----------  ----  ------
Net_23914/q                                      macrocell55     1250   1250  9999981307  RISE       1
\CLICK_TIMER:TimerUDB:run_mode\/main_0           macrocell4      5097   6347  9999981307  RISE       1
\CLICK_TIMER:TimerUDB:run_mode\/q                macrocell4      3350   9697  9999981307  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_1  datapathcell3   2936  12633  9999981307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock                datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_3
Path End       : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 149611p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -2850
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14205
-------------------------------------   ----- 
End-of-path arrival time (ps)           14205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_3   count7cell      1940   1940  149611  RISE       1
\SPIM_EEPROM:BSPIM:load_rx_data\/main_1  macrocell12     4171   6111  149611  RISE       1
\SPIM_EEPROM:BSPIM:load_rx_data\/q       macrocell12     3350   9461  149611  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell6   4744  14205  149611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPIM_IMU:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 149711p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -2850
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14106
-------------------------------------   ----- 
End-of-path arrival time (ps)           14106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_1   count7cell      1940   1940  149711  RISE       1
\SPIM_IMU:BSPIM:load_rx_data\/main_3  macrocell6      6000   7940  149711  RISE       1
\SPIM_IMU:BSPIM:load_rx_data\/q       macrocell6      3350  11290  149711  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/f1_load    datapathcell4   2816  14106  149711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM_IMU:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_IMU:BSPIM:RxStsReg\/clock
Path slack     : 150890p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15276
-------------------------------------   ----- 
End-of-path arrival time (ps)           15276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell4   3580   3580  150890  RISE       1
\SPIM_IMU:BSPIM:rx_status_6\/main_5          macrocell9      4149   7729  150890  RISE       1
\SPIM_IMU:BSPIM:rx_status_6\/q               macrocell9      3350  11079  150890  RISE       1
\SPIM_IMU:BSPIM:RxStsReg\/status_6           statusicell5    4198  15276  150890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:RxStsReg\/clock                            statusicell5        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : \SPIM_IMU:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 151979p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -8480
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     158187

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6208
-------------------------------------   ---- 
End-of-path arrival time (ps)           6208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q            macrocell46     1250   1250  151979  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell4   4958   6208  151979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPIM_IMU:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_IMU:BSPIM:TxStsReg\/clock
Path slack     : 152055p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14112
-------------------------------------   ----- 
End-of-path arrival time (ps)           14112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_1   count7cell     1940   1940  149711  RISE       1
\SPIM_IMU:BSPIM:load_rx_data\/main_3  macrocell6     6000   7940  149711  RISE       1
\SPIM_IMU:BSPIM:load_rx_data\/q       macrocell6     3350  11290  149711  RISE       1
\SPIM_IMU:BSPIM:TxStsReg\/status_3    statusicell4   2822  14112  152055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:TxStsReg\/clock                            statusicell4        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_3
Path End       : \SPIM_EEPROM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_EEPROM:BSPIM:TxStsReg\/clock
Path slack     : 152693p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13473
-------------------------------------   ----- 
End-of-path arrival time (ps)           13473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_3   count7cell     1940   1940  149611  RISE       1
\SPIM_EEPROM:BSPIM:load_rx_data\/main_1  macrocell12    4171   6111  149611  RISE       1
\SPIM_EEPROM:BSPIM:load_rx_data\/q       macrocell12    3350   9461  149611  RISE       1
\SPIM_EEPROM:BSPIM:TxStsReg\/status_3    statusicell7   4013  13473  152693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:TxStsReg\/clock                         statusicell7        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : \SPIM_IMU:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 152695p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -8480
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     158187

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5492
-------------------------------------   ---- 
End-of-path arrival time (ps)           5492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q            macrocell45     1250   1250  152695  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell4   4242   5492  152695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : \SPIM_IMU:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 152876p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -8480
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     158187

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5311
-------------------------------------   ---- 
End-of-path arrival time (ps)           5311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q            macrocell47     1250   1250  152876  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell4   4061   5311  152876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 153332p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9825
-------------------------------------   ---- 
End-of-path arrival time (ps)           9825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  149711  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_6   macrocell50   7885   9825  153332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_3
Path End       : \SPIM_EEPROM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_EEPROM:BSPIM:RxStsReg\/clock
Path slack     : 154099p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12068
-------------------------------------   ----- 
End-of-path arrival time (ps)           12068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  149611  RISE       1
\SPIM_EEPROM:BSPIM:rx_status_6\/main_1  macrocell15    4472   6412  154099  RISE       1
\SPIM_EEPROM:BSPIM:rx_status_6\/q       macrocell15    3350   9762  154099  RISE       1
\SPIM_EEPROM:BSPIM:RxStsReg\/status_6   statusicell8   2306  12068  154099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:RxStsReg\/clock                         statusicell8        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 154126p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9031
-------------------------------------   ---- 
End-of-path arrival time (ps)           9031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  151354  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_3   macrocell50   7091   9031  154126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : Net_28604/main_1
Capture Clock  : Net_28604/clock_0
Path slack     : 154171p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8986
-------------------------------------   ---- 
End-of-path arrival time (ps)           8986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q  macrocell46   1250   1250  151979  RISE       1
Net_28604/main_1            macrocell48   7736   8986  154171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28604/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 154171p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8986
-------------------------------------   ---- 
End-of-path arrival time (ps)           8986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q          macrocell46   1250   1250  151979  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_1  macrocell50   7736   8986  154171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 154181p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8976
-------------------------------------   ---- 
End-of-path arrival time (ps)           8976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  151496  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_7   macrocell50   7036   8976  154181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 154190p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8966
-------------------------------------   ---- 
End-of-path arrival time (ps)           8966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  151409  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_4   macrocell50   7026   8966  154190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 154285p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8872
-------------------------------------   ---- 
End-of-path arrival time (ps)           8872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  151920  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_5   macrocell50   6932   8872  154285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : Net_28604/main_2
Capture Clock  : Net_28604/clock_0
Path slack     : 154618p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8539
-------------------------------------   ---- 
End-of-path arrival time (ps)           8539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q  macrocell47   1250   1250  152876  RISE       1
Net_28604/main_2            macrocell48   7289   8539  154618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28604/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 154618p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8539
-------------------------------------   ---- 
End-of-path arrival time (ps)           8539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q          macrocell47   1250   1250  152876  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_2  macrocell50   7289   8539  154618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_IMU:BSPIM:state_0\/main_8
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 154754p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8403
-------------------------------------   ---- 
End-of-path arrival time (ps)           8403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  154754  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_8              macrocell47     4823   8403  154754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : Net_28604/main_0
Capture Clock  : Net_28604/clock_0
Path slack     : 154797p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8360
-------------------------------------   ---- 
End-of-path arrival time (ps)           8360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q  macrocell45   1250   1250  152695  RISE       1
Net_28604/main_0            macrocell48   7110   8360  154797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28604/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 154797p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8360
-------------------------------------   ---- 
End-of-path arrival time (ps)           8360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q          macrocell45   1250   1250  152695  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_0  macrocell50   7110   8360  154797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:cnt_enable\/q
Path End       : \SPIM_IMU:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_IMU:BSPIM:BitCounter\/clock
Path slack     : 154809p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -4060
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     162607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7798
-------------------------------------   ---- 
End-of-path arrival time (ps)           7798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:cnt_enable\/q       macrocell50   1250   1250  154809  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/enable  count7cell    6548   7798  154809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_IMU:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 154820p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8337
-------------------------------------   ---- 
End-of-path arrival time (ps)           8337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  154754  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_8              macrocell45     4757   8337  154820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_IMU:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 154820p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8337
-------------------------------------   ---- 
End-of-path arrival time (ps)           8337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  154754  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_8              macrocell46     4757   8337  154820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : \SPIM_IMU:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_IMU:BSPIM:TxStsReg\/clock
Path slack     : 154841p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11325
-------------------------------------   ----- 
End-of-path arrival time (ps)           11325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q           macrocell47    1250   1250  152876  RISE       1
\SPIM_IMU:BSPIM:tx_status_0\/main_2  macrocell7     4425   5675  154841  RISE       1
\SPIM_IMU:BSPIM:tx_status_0\/q       macrocell7     3350   9025  154841  RISE       1
\SPIM_IMU:BSPIM:TxStsReg\/status_0   statusicell4   2300  11325  154841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:TxStsReg\/clock                            statusicell4        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 155186p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5471
-------------------------------------   ---- 
End-of-path arrival time (ps)           5471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q            macrocell57     1250   1250  155186  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell6   4221   5471  155186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPIM_IMU:BSPIM:state_0\/main_6
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 155217p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7940
-------------------------------------   ---- 
End-of-path arrival time (ps)           7940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  149711  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_6      macrocell47   6000   7940  155217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 155386p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5271
-------------------------------------   ---- 
End-of-path arrival time (ps)           5271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q            macrocell59     1250   1250  155386  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell6   4021   5271  155386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_29030/main_4
Capture Clock  : Net_29030/clock_0
Path slack     : 155473p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7683
-------------------------------------   ---- 
End-of-path arrival time (ps)           7683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/so_comb  datapathcell6   5360   5360  155473  RISE       1
Net_29030/main_4                       macrocell56     2323   7683  155473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell56         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_29024/main_4
Capture Clock  : Net_29024/clock_0
Path slack     : 155481p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7676
-------------------------------------   ---- 
End-of-path arrival time (ps)           7676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:sR8:Dp:u0\/so_comb  datapathcell4   5360   5360  155481  RISE       1
Net_29024/main_4                    macrocell44     2316   7676  155481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29024/clock_0                                          macrocell44         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 155563p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5094
-------------------------------------   ---- 
End-of-path arrival time (ps)           5094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q            macrocell58     1250   1250  155563  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell6   3844   5094  155563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : \SPIM_EEPROM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_EEPROM:BSPIM:TxStsReg\/clock
Path slack     : 155658p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10509
-------------------------------------   ----- 
End-of-path arrival time (ps)           10509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q           macrocell57    1250   1250  155186  RISE       1
\SPIM_EEPROM:BSPIM:tx_status_0\/main_0  macrocell13    3585   4835  155658  RISE       1
\SPIM_EEPROM:BSPIM:tx_status_0\/q       macrocell13    3350   8185  155658  RISE       1
\SPIM_EEPROM:BSPIM:TxStsReg\/status_0   statusicell7   2324  10509  155658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:TxStsReg\/clock                         statusicell7        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 156034p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7123
-------------------------------------   ---- 
End-of-path arrival time (ps)           7123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  151496  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_7    macrocell49   5183   7123  156034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 156329p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6828
-------------------------------------   ---- 
End-of-path arrival time (ps)           6828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  156329  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_8              macrocell57     3248   6828  156329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 156329p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6828
-------------------------------------   ---- 
End-of-path arrival time (ps)           6828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  156329  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_8              macrocell58     3248   6828  156329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_EEPROM:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_EEPROM:BSPIM:state_0\/clock_0
Path slack     : 156329p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6828
-------------------------------------   ---- 
End-of-path arrival time (ps)           6828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  156329  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/main_3              macrocell59     3248   6828  156329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_3
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 156372p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6784
-------------------------------------   ---- 
End-of-path arrival time (ps)           6784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  149611  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_4      macrocell57   4844   6784  156372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_3
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 156372p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6784
-------------------------------------   ---- 
End-of-path arrival time (ps)           6784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  149611  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_4      macrocell58   4844   6784  156372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 156508p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6648
-------------------------------------   ---- 
End-of-path arrival time (ps)           6648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  151920  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_5    macrocell49   4708   6648  156508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 156553p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6604
-------------------------------------   ---- 
End-of-path arrival time (ps)           6604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  149711  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_6    macrocell49   4664   6604  156553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 156671p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6485
-------------------------------------   ---- 
End-of-path arrival time (ps)           6485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  151409  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_4    macrocell49   4545   6485  156671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 156688p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6468
-------------------------------------   ---- 
End-of-path arrival time (ps)           6468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  151354  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_3    macrocell49   4528   6468  156688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_3
Path End       : Net_29030/main_6
Capture Clock  : Net_29030/clock_0
Path slack     : 156744p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6412
-------------------------------------   ---- 
End-of-path arrival time (ps)           6412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  149611  RISE       1
Net_29030/main_6                        macrocell56   4472   6412  156744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell56         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPIM_IMU:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 156860p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6297
-------------------------------------   ---- 
End-of-path arrival time (ps)           6297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  151354  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_3      macrocell47   4357   6297  156860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPIM_IMU:BSPIM:state_0\/main_4
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 156915p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6241
-------------------------------------   ---- 
End-of-path arrival time (ps)           6241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  151409  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_4      macrocell47   4301   6241  156915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : Net_29024/main_2
Capture Clock  : Net_29024/clock_0
Path slack     : 156928p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6228
-------------------------------------   ---- 
End-of-path arrival time (ps)           6228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q  macrocell46   1250   1250  151979  RISE       1
Net_29024/main_2            macrocell44   4978   6228  156928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29024/clock_0                                          macrocell44         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : \SPIM_IMU:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 156928p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6228
-------------------------------------   ---- 
End-of-path arrival time (ps)           6228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q       macrocell46   1250   1250  151979  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_1  macrocell47   4978   6228  156928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPIM_IMU:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 156955p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6201
-------------------------------------   ---- 
End-of-path arrival time (ps)           6201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  151496  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_7      macrocell45   4261   6201  156955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPIM_IMU:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 156955p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6201
-------------------------------------   ---- 
End-of-path arrival time (ps)           6201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  151496  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_7      macrocell46   4261   6201  156955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : Net_29027/main_0
Capture Clock  : Net_29027/clock_0
Path slack     : 156959p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6197
-------------------------------------   ---- 
End-of-path arrival time (ps)           6197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q  macrocell57   1250   1250  155186  RISE       1
Net_29027/main_0               macrocell60   4947   6197  156959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29027/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : Net_29027/main_2
Capture Clock  : Net_29027/clock_0
Path slack     : 156986p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6171
-------------------------------------   ---- 
End-of-path arrival time (ps)           6171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q  macrocell59   1250   1250  155386  RISE       1
Net_29027/main_2               macrocell60   4921   6171  156986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29027/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : Net_25/main_1
Capture Clock  : Net_25/clock_0
Path slack     : 156993p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6164
-------------------------------------   ---- 
End-of-path arrival time (ps)           6164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q  macrocell46   1250   1250  151979  RISE       1
Net_25/main_1               macrocell43   4914   6164  156993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell43         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 156993p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6164
-------------------------------------   ---- 
End-of-path arrival time (ps)           6164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q         macrocell46   1250   1250  151979  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_1  macrocell49   4914   6164  156993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_3
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 157081p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6076
-------------------------------------   ---- 
End-of-path arrival time (ps)           6076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  149611  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_4    macrocell61   4136   6076  157081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_3
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 157081p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6076
-------------------------------------   ---- 
End-of-path arrival time (ps)           6076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  149611  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_4     macrocell62   4136   6076  157081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_0
Path End       : Net_29030/main_9
Capture Clock  : Net_29030/clock_0
Path slack     : 157093p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6063
-------------------------------------   ---- 
End-of-path arrival time (ps)           6063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  150529  RISE       1
Net_29030/main_9                        macrocell56   4123   6063  157093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell56         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_1
Path End       : Net_29030/main_8
Capture Clock  : Net_29030/clock_0
Path slack     : 157094p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6063
-------------------------------------   ---- 
End-of-path arrival time (ps)           6063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  150536  RISE       1
Net_29030/main_8                        macrocell56   4123   6063  157094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell56         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : Net_29027/main_1
Capture Clock  : Net_29027/clock_0
Path slack     : 157165p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5992
-------------------------------------   ---- 
End-of-path arrival time (ps)           5992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q  macrocell58   1250   1250  155563  RISE       1
Net_29027/main_1               macrocell60   4742   5992  157165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29027/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : Net_25/main_2
Capture Clock  : Net_25/clock_0
Path slack     : 157211p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5945
-------------------------------------   ---- 
End-of-path arrival time (ps)           5945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q  macrocell47   1250   1250  152876  RISE       1
Net_25/main_2               macrocell43   4695   5945  157211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell43         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 157211p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5945
-------------------------------------   ---- 
End-of-path arrival time (ps)           5945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q         macrocell47   1250   1250  152876  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_2  macrocell49   4695   5945  157211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_4
Path End       : Net_29030/main_5
Capture Clock  : Net_29030/clock_0
Path slack     : 157241p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5916
-------------------------------------   ---- 
End-of-path arrival time (ps)           5916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  150845  RISE       1
Net_29030/main_5                        macrocell56   3976   5916  157241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell56         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_2
Path End       : Net_29030/main_7
Capture Clock  : Net_29030/clock_0
Path slack     : 157253p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5904
-------------------------------------   ---- 
End-of-path arrival time (ps)           5904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  150527  RISE       1
Net_29030/main_7                        macrocell56   3964   5904  157253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell56         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : Net_29029/main_0
Capture Clock  : Net_29029/clock_0
Path slack     : 157402p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5755
-------------------------------------   ---- 
End-of-path arrival time (ps)           5755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q  macrocell57   1250   1250  155186  RISE       1
Net_29029/main_0               macrocell64   4505   5755  157402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29029/clock_0                                          macrocell64         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPIM_IMU:BSPIM:state_0\/main_5
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 157426p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5730
-------------------------------------   ---- 
End-of-path arrival time (ps)           5730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  151920  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_5      macrocell47   3790   5730  157426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : Net_25/main_0
Capture Clock  : Net_25/clock_0
Path slack     : 157435p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q  macrocell45   1250   1250  152695  RISE       1
Net_25/main_0               macrocell43   4472   5722  157435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell43         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 157435p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q         macrocell45   1250   1250  152695  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_0  macrocell49   4472   5722  157435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : \SPIM_EEPROM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_EEPROM:BSPIM:cnt_enable\/clock_0
Path slack     : 157437p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5720
-------------------------------------   ---- 
End-of-path arrival time (ps)           5720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q          macrocell58   1250   1250  155563  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/main_1  macrocell63   4470   5720  157437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPIM_IMU:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 157439p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5718
-------------------------------------   ---- 
End-of-path arrival time (ps)           5718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  151920  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_5      macrocell45   3778   5718  157439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPIM_IMU:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 157439p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5718
-------------------------------------   ---- 
End-of-path arrival time (ps)           5718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  151920  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_5      macrocell46   3778   5718  157439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPIM_IMU:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 157472p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5685
-------------------------------------   ---- 
End-of-path arrival time (ps)           5685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  149711  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_6      macrocell45   3745   5685  157472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPIM_IMU:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 157472p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5685
-------------------------------------   ---- 
End-of-path arrival time (ps)           5685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  149711  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_6      macrocell46   3745   5685  157472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : \SPIM_IMU:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 157482p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q       macrocell47   1250   1250  152876  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_2  macrocell45   4425   5675  157482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : \SPIM_IMU:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 157482p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q       macrocell47   1250   1250  152876  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_2  macrocell46   4425   5675  157482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPIM_IMU:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 157594p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5562
-------------------------------------   ---- 
End-of-path arrival time (ps)           5562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  151409  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_4      macrocell45   3622   5562  157594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPIM_IMU:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 157594p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5562
-------------------------------------   ---- 
End-of-path arrival time (ps)           5562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  151409  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_4      macrocell46   3622   5562  157594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPIM_IMU:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 157607p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  151354  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_3      macrocell45   3610   5550  157607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPIM_IMU:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 157607p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  151354  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_3      macrocell46   3610   5550  157607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPIM_IMU:BSPIM:state_0\/main_7
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 157618p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  151496  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_7      macrocell47   3599   5539  157618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : \SPIM_IMU:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 157670p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5486
-------------------------------------   ---- 
End-of-path arrival time (ps)           5486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q       macrocell45   1250   1250  152695  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_0  macrocell45   4236   5486  157670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : \SPIM_IMU:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 157670p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5486
-------------------------------------   ---- 
End-of-path arrival time (ps)           5486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q       macrocell45   1250   1250  152695  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_0  macrocell46   4236   5486  157670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : \SPIM_EEPROM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_EEPROM:BSPIM:cnt_enable\/clock_0
Path slack     : 157681p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5475
-------------------------------------   ---- 
End-of-path arrival time (ps)           5475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q          macrocell57   1250   1250  155186  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/main_0  macrocell63   4225   5475  157681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : Net_29030/main_1
Capture Clock  : Net_29030/clock_0
Path slack     : 157737p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5420
-------------------------------------   ---- 
End-of-path arrival time (ps)           5420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q  macrocell57   1250   1250  155186  RISE       1
Net_29030/main_1               macrocell56   4170   5420  157737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell56         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : \SPIM_IMU:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_IMU:BSPIM:state_2\/clock_0
Path slack     : 157797p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q       macrocell46   1250   1250  151979  RISE       1
\SPIM_IMU:BSPIM:state_2\/main_1  macrocell45   4110   5360  157797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_1\/q
Path End       : \SPIM_IMU:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_IMU:BSPIM:state_1\/clock_0
Path slack     : 157797p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_1\/q       macrocell46   1250   1250  151979  RISE       1
\SPIM_IMU:BSPIM:state_1\/main_1  macrocell46   4110   5360  157797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_1\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_2
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 157843p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5314
-------------------------------------   ---- 
End-of-path arrival time (ps)           5314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  150527  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_5      macrocell57   3374   5314  157843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_2
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 157843p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5314
-------------------------------------   ---- 
End-of-path arrival time (ps)           5314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  150527  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_5      macrocell58   3374   5314  157843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_2
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 157858p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5299
-------------------------------------   ---- 
End-of-path arrival time (ps)           5299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  150527  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_5    macrocell61   3359   5299  157858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_2
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 157858p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5299
-------------------------------------   ---- 
End-of-path arrival time (ps)           5299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  150527  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_5     macrocell62   3359   5299  157858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : Net_29024/main_3
Capture Clock  : Net_29024/clock_0
Path slack     : 157858p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5299
-------------------------------------   ---- 
End-of-path arrival time (ps)           5299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q  macrocell47   1250   1250  152876  RISE       1
Net_29024/main_3            macrocell44   4049   5299  157858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29024/clock_0                                          macrocell44         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_0\/q
Path End       : \SPIM_IMU:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 157858p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5299
-------------------------------------   ---- 
End-of-path arrival time (ps)           5299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_0\/q       macrocell47   1250   1250  152876  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_2  macrocell47   4049   5299  157858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : Net_29029/main_2
Capture Clock  : Net_29029/clock_0
Path slack     : 157892p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5265
-------------------------------------   ---- 
End-of-path arrival time (ps)           5265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q  macrocell59   1250   1250  155386  RISE       1
Net_29029/main_2               macrocell64   4015   5265  157892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29029/clock_0                                          macrocell64         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : Net_29030/main_3
Capture Clock  : Net_29030/clock_0
Path slack     : 157909p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5248
-------------------------------------   ---- 
End-of-path arrival time (ps)           5248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q  macrocell59   1250   1250  155386  RISE       1
Net_29030/main_3               macrocell56   3998   5248  157909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell56         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_0
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 157992p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5165
-------------------------------------   ---- 
End-of-path arrival time (ps)           5165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  150529  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_7      macrocell57   3225   5165  157992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_0
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 157992p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5165
-------------------------------------   ---- 
End-of-path arrival time (ps)           5165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  150529  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_7      macrocell58   3225   5165  157992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_1
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 157996p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  150536  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_6      macrocell57   3221   5161  157996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_1
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 157996p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  150536  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_6      macrocell58   3221   5161  157996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_0
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 157996p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  150529  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_7    macrocell61   3221   5161  157996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_0
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 157996p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  150529  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_7     macrocell62   3221   5161  157996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_1
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 158007p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5150
-------------------------------------   ---- 
End-of-path arrival time (ps)           5150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  150536  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_6    macrocell61   3210   5150  158007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_1
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 158007p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5150
-------------------------------------   ---- 
End-of-path arrival time (ps)           5150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  150536  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_6     macrocell62   3210   5150  158007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : \SPIM_EEPROM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_EEPROM:BSPIM:cnt_enable\/clock_0
Path slack     : 158045p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5111
-------------------------------------   ---- 
End-of-path arrival time (ps)           5111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q          macrocell59   1250   1250  155386  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/main_2  macrocell63   3861   5111  158045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : Net_29029/main_1
Capture Clock  : Net_29029/clock_0
Path slack     : 158069p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5088
-------------------------------------   ---- 
End-of-path arrival time (ps)           5088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q  macrocell58   1250   1250  155563  RISE       1
Net_29029/main_1               macrocell64   3838   5088  158069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29029/clock_0                                          macrocell64         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : Net_29030/main_2
Capture Clock  : Net_29030/clock_0
Path slack     : 158090p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5067
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q  macrocell58   1250   1250  155563  RISE       1
Net_29030/main_2               macrocell56   3817   5067  158090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell56         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:cnt_enable\/q
Path End       : \SPIM_IMU:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPIM_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 158103p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:cnt_enable\/q       macrocell50   1250   1250  154809  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/main_8  macrocell50   3803   5053  158103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:cnt_enable\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_4
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 158142p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  150845  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_3      macrocell57   3075   5015  158142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_4
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 158142p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  150845  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_3      macrocell58   3075   5015  158142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_4
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 158157p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  150845  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_3    macrocell61   3060   5000  158157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:BitCounter\/count_4
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 158157p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  150845  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_3     macrocell62   3060   5000  158157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 158319p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q       macrocell57   1250   1250  155186  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_0  macrocell57   3588   4838  158319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 158319p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q       macrocell57   1250   1250  155186  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_0  macrocell58   3588   4838  158319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : \SPIM_EEPROM:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_EEPROM:BSPIM:state_0\/clock_0
Path slack     : 158319p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q       macrocell57   1250   1250  155186  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/main_0  macrocell59   3588   4838  158319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 158322p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q         macrocell57   1250   1250  155186  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_0  macrocell61   3585   4835  158322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_2\/q
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 158322p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_2\/q        macrocell57   1250   1250  155186  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_0  macrocell62   3585   4835  158322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : Net_29024/main_1
Capture Clock  : Net_29024/clock_0
Path slack     : 158351p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q  macrocell45   1250   1250  152695  RISE       1
Net_29024/main_1            macrocell44   3555   4805  158351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29024/clock_0                                          macrocell44         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:state_2\/q
Path End       : \SPIM_IMU:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_IMU:BSPIM:state_0\/clock_0
Path slack     : 158351p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_2\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:state_2\/q       macrocell45   1250   1250  152695  RISE       1
\SPIM_IMU:BSPIM:state_0\/main_0  macrocell47   3555   4805  158351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:state_0\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_29030/q
Path End       : Net_29030/main_0
Capture Clock  : Net_29030/clock_0
Path slack     : 158388p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell56         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_29030/q       macrocell56   1250   1250  158388  RISE       1
Net_29030/main_0  macrocell56   3519   4769  158388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell56         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:ld_ident\/q
Path End       : Net_29030/main_10
Capture Clock  : Net_29030/clock_0
Path slack     : 158401p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:ld_ident\/q  macrocell62   1250   1250  158401  RISE       1
Net_29030/main_10               macrocell56   3506   4756  158401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29030/clock_0                                          macrocell56         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_29029/q
Path End       : Net_29029/main_3
Capture Clock  : Net_29029/clock_0
Path slack     : 158425p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29029/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_29029/q       macrocell64   1250   1250  158425  RISE       1
Net_29029/main_3  macrocell64   3482   4732  158425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29029/clock_0                                          macrocell64         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:cnt_enable\/q
Path End       : \SPIM_EEPROM:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_EEPROM:BSPIM:BitCounter\/clock
Path slack     : 158572p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -4060
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           162607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:cnt_enable\/q       macrocell63   1250   1250  158572  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/enable  count7cell    2785   4035  158572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 159130p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q         macrocell59   1250   1250  155386  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_2  macrocell61   2777   4027  159130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 159130p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q        macrocell59   1250   1250  155386  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_2  macrocell62   2777   4027  159130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:cnt_enable\/q
Path End       : \SPIM_EEPROM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_EEPROM:BSPIM:cnt_enable\/clock_0
Path slack     : 159131p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:cnt_enable\/q       macrocell63   1250   1250  158572  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/main_3  macrocell63   2776   4026  159131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:cnt_enable\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 159140p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q       macrocell59   1250   1250  155386  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_2  macrocell57   2767   4017  159140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 159140p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q       macrocell59   1250   1250  155386  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_2  macrocell58   2767   4017  159140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_0\/q
Path End       : \SPIM_EEPROM:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_EEPROM:BSPIM:state_0\/clock_0
Path slack     : 159140p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_0\/q       macrocell59   1250   1250  155386  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/main_2  macrocell59   2767   4017  159140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:ld_ident\/q
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_9
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 159299p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:ld_ident\/q      macrocell62   1250   1250  158401  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_9  macrocell57   2608   3858  159299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:ld_ident\/q
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_9
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 159299p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:ld_ident\/q      macrocell62   1250   1250  158401  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_9  macrocell58   2608   3858  159299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:ld_ident\/q
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 159307p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:ld_ident\/q       macrocell62   1250   1250  158401  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_8  macrocell62   2600   3850  159307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 159317p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q         macrocell58   1250   1250  155563  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_1  macrocell61   2590   3840  159317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : \SPIM_EEPROM:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM_EEPROM:BSPIM:ld_ident\/clock_0
Path slack     : 159317p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q        macrocell58   1250   1250  155563  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/main_1  macrocell62   2590   3840  159317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:ld_ident\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : \SPIM_EEPROM:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_EEPROM:BSPIM:state_2\/clock_0
Path slack     : 159317p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q       macrocell58   1250   1250  155563  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/main_1  macrocell57   2590   3840  159317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_2\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : \SPIM_EEPROM:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_EEPROM:BSPIM:state_1\/clock_0
Path slack     : 159317p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q       macrocell58   1250   1250  155563  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/main_1  macrocell58   2590   3840  159317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:state_1\/q
Path End       : \SPIM_EEPROM:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_EEPROM:BSPIM:state_0\/clock_0
Path slack     : 159317p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_1\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:state_1\/q       macrocell58   1250   1250  155563  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/main_1  macrocell59   2590   3840  159317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:state_0\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_EEPROM:BSPIM:load_cond\/q
Path End       : \SPIM_EEPROM:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_EEPROM:BSPIM:load_cond\/clock_0
Path slack     : 159607p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_EEPROM:BSPIM:load_cond\/q       macrocell61   1250   1250  159607  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/main_8  macrocell61   2300   3550  159607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_EEPROM:BSPIM:load_cond\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_29024/q
Path End       : Net_29024/main_0
Capture Clock  : Net_29024/clock_0
Path slack     : 159610p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29024/clock_0                                          macrocell44         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_29024/q       macrocell44   1250   1250  159610  RISE       1
Net_29024/main_0  macrocell44   2297   3547  159610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_29024/clock_0                                          macrocell44         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_29027/q
Path End       : Net_29027/main_3
Capture Clock  : Net_29027/clock_0
Path slack     : 159612p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (SPIM_EEPROM_IntClock:R#1 vs. SPIM_EEPROM_IntClock:R#2)   166667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29027/clock_0                                          macrocell60         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_29027/q       macrocell60   1250   1250  159612  RISE       1
Net_29027/main_3  macrocell60   2295   3545  159612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_29027/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_28604/q
Path End       : Net_28604/main_3
Capture Clock  : Net_28604/clock_0
Path slack     : 159613p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28604/clock_0                                          macrocell48         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_28604/q       macrocell48   1250   1250  159613  RISE       1
Net_28604/main_3  macrocell48   2294   3544  159613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_28604/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_IMU:BSPIM:load_cond\/q
Path End       : \SPIM_IMU:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_IMU:BSPIM:load_cond\/clock_0
Path slack     : 159613p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_IMU_IntClock:R#1 vs. SPIM_IMU_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_IMU:BSPIM:load_cond\/q       macrocell49   1250   1250  159613  RISE       1
\SPIM_IMU:BSPIM:load_cond\/main_8  macrocell49   2293   3543  159613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_IMU:BSPIM:load_cond\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1058158p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19815
-------------------------------------   ----- 
End-of-path arrival time (ps)           19815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q            macrocell73   1250   1250  1058158  RISE       1
\UART:BUART:rx_counter_load\/main_2  macrocell20   8994  10244  1058158  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell20   3350  13594  1058158  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    6221  19815  1058158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064325p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12819
-------------------------------------   ----- 
End-of-path arrival time (ps)           12819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q                      macrocell68     1250   1250  1064325  RISE       1
\UART:BUART:counter_load_not\/main_3           macrocell17     5303   6553  1064325  RISE       1
\UART:BUART:counter_load_not\/q                macrocell17     3350   9903  1064325  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2915  12819  1064325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1064393p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3470
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079863

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15470
-------------------------------------   ----- 
End-of-path arrival time (ps)           15470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell77         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q              macrocell77     1250   1250  1064393  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell21     7990   9240  1064393  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell21     3350  12590  1064393  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2880  15470  1064393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1068454p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8870
-------------------------------------   ---- 
End-of-path arrival time (ps)           8870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell71         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell71     1250   1250  1059515  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   7620   8870  1068454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1068831p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14002
-------------------------------------   ----- 
End-of-path arrival time (ps)           14002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  1068831  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell18     4758   8338  1068831  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell18     3350  11688  1068831  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell9    2314  14002  1068831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell9        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1069020p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10803
-------------------------------------   ----- 
End-of-path arrival time (ps)           10803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1069020  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell78   8863  10803  1069020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1069317p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10506
-------------------------------------   ----- 
End-of-path arrival time (ps)           10506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell75         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell75   1250   1250  1069317  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell71   9256  10506  1069317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1069317p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10506
-------------------------------------   ----- 
End-of-path arrival time (ps)           10506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell75         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell75   1250   1250  1069317  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell73   9256  10506  1069317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1069343p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13490
-------------------------------------   ----- 
End-of-path arrival time (ps)           13490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell72         0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q      macrocell72     1250   1250  1069343  RISE       1
\UART:BUART:rx_status_4\/main_0  macrocell22     6650   7900  1069343  RISE       1
\UART:BUART:rx_status_4\/q       macrocell22     3350  11250  1069343  RISE       1
\UART:BUART:sRX:RxSts\/status_4  statusicell10   2240  13490  1069343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell10       0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1069586p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10237
-------------------------------------   ----- 
End-of-path arrival time (ps)           10237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell73   1250   1250  1058158  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell76   8987  10237  1069586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1069690p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10133
-------------------------------------   ----- 
End-of-path arrival time (ps)           10133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1069690  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell78   8193  10133  1069690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1069864p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9960
-------------------------------------   ---- 
End-of-path arrival time (ps)           9960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell75   1250   1250  1069317  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell72   8710   9960  1069864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1069864p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9960
-------------------------------------   ---- 
End-of-path arrival time (ps)           9960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell75         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell75   1250   1250  1069317  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell74   8710   9960  1069864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1069864p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9960
-------------------------------------   ---- 
End-of-path arrival time (ps)           9960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell75         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell75   1250   1250  1069317  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell79   8710   9960  1069864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1069998p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9825
-------------------------------------   ---- 
End-of-path arrival time (ps)           9825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell78   1250   1250  1067510  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell71   8575   9825  1069998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1070000p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9824
-------------------------------------   ---- 
End-of-path arrival time (ps)           9824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell78   1250   1250  1067510  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell77   8574   9824  1070000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell77         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1070011p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9812
-------------------------------------   ---- 
End-of-path arrival time (ps)           9812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell78   1250   1250  1067510  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell79   8562   9812  1070011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1070053p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9770
-------------------------------------   ---- 
End-of-path arrival time (ps)           9770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell73   1250   1250  1058158  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell72   8520   9770  1070053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1070053p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9770
-------------------------------------   ---- 
End-of-path arrival time (ps)           9770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell73   1250   1250  1058158  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell74   8520   9770  1070053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1070053p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9770
-------------------------------------   ---- 
End-of-path arrival time (ps)           9770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell73   1250   1250  1058158  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell79   8520   9770  1070053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070180p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7143
-------------------------------------   ---- 
End-of-path arrival time (ps)           7143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell75         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell75     1250   1250  1069317  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   5893   7143  1070180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1070498p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9325
-------------------------------------   ---- 
End-of-path arrival time (ps)           9325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1069690  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell75   7385   9325  1070498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1070579p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9244
-------------------------------------   ---- 
End-of-path arrival time (ps)           9244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell73   1250   1250  1058158  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell71   7994   9244  1070579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1070579p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9244
-------------------------------------   ---- 
End-of-path arrival time (ps)           9244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell73   1250   1250  1058158  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell73   7994   9244  1070579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071026p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8797
-------------------------------------   ---- 
End-of-path arrival time (ps)           8797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell74   1250   1250  1059606  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell76   7547   8797  1071026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071082p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8741
-------------------------------------   ---- 
End-of-path arrival time (ps)           8741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell71         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell71   1250   1250  1059515  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell76   7491   8741  1071082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1071155p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8669
-------------------------------------   ---- 
End-of-path arrival time (ps)           8669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell70         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell70   1250   1250  1063233  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell71   7419   8669  1071155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1071155p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8669
-------------------------------------   ---- 
End-of-path arrival time (ps)           8669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell70         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell70   1250   1250  1063233  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell73   7419   8669  1071155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1071163p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8661
-------------------------------------   ---- 
End-of-path arrival time (ps)           8661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell70         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell70   1250   1250  1063233  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell72   7411   8661  1071163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1071163p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8661
-------------------------------------   ---- 
End-of-path arrival time (ps)           8661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell70         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell70   1250   1250  1063233  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell74   7411   8661  1071163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1071163p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8661
-------------------------------------   ---- 
End-of-path arrival time (ps)           8661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell70         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell70   1250   1250  1063233  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell79   7411   8661  1071163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1071242p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8581
-------------------------------------   ---- 
End-of-path arrival time (ps)           8581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1069020  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell75   6641   8581  1071242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1071486p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8338
-------------------------------------   ---- 
End-of-path arrival time (ps)           8338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  1068831  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell67     4758   8338  1071486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071814p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5509
-------------------------------------   ---- 
End-of-path arrival time (ps)           5509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1065916  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   5319   5509  1071814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1071901p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7923
-------------------------------------   ---- 
End-of-path arrival time (ps)           7923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1071901  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell75   5983   7923  1071901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071920p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5403
-------------------------------------   ---- 
End-of-path arrival time (ps)           5403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell66     1250   1250  1065069  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   4153   5403  1071920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072292p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell70         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell70     1250   1250  1063233  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9   3781   5031  1072292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072330p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7874
-------------------------------------   ---- 
End-of-path arrival time (ps)           7874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell72         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell72     1250   1250  1069343  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   6624   7874  1072330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072599p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4725
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell67     1250   1250  1066024  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   3475   4725  1072599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1072715p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7109
-------------------------------------   ---- 
End-of-path arrival time (ps)           7109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell68   1250   1250  1064325  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell67   5859   7109  1072715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1072842p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6981
-------------------------------------   ---- 
End-of-path arrival time (ps)           6981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell68   1250   1250  1064325  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell66   5731   6981  1072842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1072842p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6981
-------------------------------------   ---- 
End-of-path arrival time (ps)           6981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell68   1250   1250  1064325  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell68   5731   6981  1072842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1073098p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6725
-------------------------------------   ---- 
End-of-path arrival time (ps)           6725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell77   1250   1250  1064393  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell77   5475   6725  1073098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell77         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073139p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6684
-------------------------------------   ---- 
End-of-path arrival time (ps)           6684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  1073139  RISE       1
\UART:BUART:txn\/main_3                macrocell65     2314   6684  1073139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell65         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1073270p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6553
-------------------------------------   ---- 
End-of-path arrival time (ps)           6553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell68   1250   1250  1064325  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell69   5303   6553  1073270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1073398p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6425
-------------------------------------   ---- 
End-of-path arrival time (ps)           6425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1065916  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell66     6235   6425  1073398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1073398p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6425
-------------------------------------   ---- 
End-of-path arrival time (ps)           6425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1065916  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell68     6235   6425  1073398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1073465p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6359
-------------------------------------   ---- 
End-of-path arrival time (ps)           6359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell66   1250   1250  1065069  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell67   5109   6359  1073465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073493p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6331
-------------------------------------   ---- 
End-of-path arrival time (ps)           6331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell74   1250   1250  1059606  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell71   5081   6331  1073493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073493p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6331
-------------------------------------   ---- 
End-of-path arrival time (ps)           6331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell74   1250   1250  1059606  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell73   5081   6331  1073493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073622p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6201
-------------------------------------   ---- 
End-of-path arrival time (ps)           6201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell77   1250   1250  1064393  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell71   4951   6201  1073622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073715p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6108
-------------------------------------   ---- 
End-of-path arrival time (ps)           6108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell68   1250   1250  1064325  RISE       1
\UART:BUART:txn\/main_4    macrocell65   4858   6108  1073715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell65         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073817p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073817  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell71   4066   6006  1073817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073817p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073817  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell73   4066   6006  1073817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1073979p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5844
-------------------------------------   ---- 
End-of-path arrival time (ps)           5844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell77   1250   1250  1064393  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell79   4594   5844  1073979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074014p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5809
-------------------------------------   ---- 
End-of-path arrival time (ps)           5809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell66   1250   1250  1065069  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell69   4559   5809  1074014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074027p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell74   1250   1250  1059606  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell72   4546   5796  1074027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074027p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell74   1250   1250  1059606  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell74   4546   5796  1074027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1074027p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell74   1250   1250  1059606  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell79   4546   5796  1074027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074225p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5599
-------------------------------------   ---- 
End-of-path arrival time (ps)           5599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell67   1250   1250  1066024  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell66   4349   5599  1074225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074225p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5599
-------------------------------------   ---- 
End-of-path arrival time (ps)           5599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell67   1250   1250  1066024  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell68   4349   5599  1074225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074290p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5533
-------------------------------------   ---- 
End-of-path arrival time (ps)           5533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1065916  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell67     5343   5533  1074290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074345p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5479
-------------------------------------   ---- 
End-of-path arrival time (ps)           5479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073817  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell72   3539   5479  1074345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074345p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5479
-------------------------------------   ---- 
End-of-path arrival time (ps)           5479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073817  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell74   3539   5479  1074345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074420p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5403
-------------------------------------   ---- 
End-of-path arrival time (ps)           5403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell71         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell71   1250   1250  1059515  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell72   4153   5403  1074420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074420p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5403
-------------------------------------   ---- 
End-of-path arrival time (ps)           5403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell71         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell71   1250   1250  1059515  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell74   4153   5403  1074420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1074420p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5403
-------------------------------------   ---- 
End-of-path arrival time (ps)           5403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell71         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell71   1250   1250  1059515  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell79   4153   5403  1074420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1074427p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5397
-------------------------------------   ---- 
End-of-path arrival time (ps)           5397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1069020  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell77   3457   5397  1074427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell77         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074471p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell66   1250   1250  1065069  RISE       1
\UART:BUART:txn\/main_1    macrocell65   4102   5352  1074471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell65         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074651p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell70   1250   1250  1063233  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell76   3922   5172  1074651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074861p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4962
-------------------------------------   ---- 
End-of-path arrival time (ps)           4962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1065916  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell69     4772   4962  1074861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074969p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell67   1250   1250  1066024  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell69   3604   4854  1074969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074975p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell67   1250   1250  1066024  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell67   3598   4848  1074975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075086p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell69   1250   1250  1075086  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell66   3488   4738  1075086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075086p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell69   1250   1250  1075086  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell68   3488   4738  1075086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075100p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell71         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell71   1250   1250  1059515  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell71   3474   4724  1075100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075100p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell71         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell71   1250   1250  1059515  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell73   3474   4724  1075100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075112p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4711
-------------------------------------   ---- 
End-of-path arrival time (ps)           4711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell67   1250   1250  1066024  RISE       1
\UART:BUART:txn\/main_2    macrocell65   3461   4711  1075112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell65         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075178p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  1075178  RISE       1
\UART:BUART:txn\/main_5                      macrocell65     4455   4645  1075178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell65         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075179p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075179  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell71   2705   4645  1075179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075179p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075179  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell73   2705   4645  1075179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075183p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075179  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell72   2700   4640  1075183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075183p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075179  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell74   2700   4640  1075183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075260p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  1075178  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell66     4374   4564  1075260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075260p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  1075178  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell68     4374   4564  1075260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075311p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075311  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell71   2572   4512  1075311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell71         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075311p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075311  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell73   2572   4512  1075311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075320p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075311  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell72   2563   4503  1075320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075320p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075311  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell74   2563   4503  1075320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1075612p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1069690  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell77   2272   4212  1075612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell77         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1075615p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7218
-------------------------------------   ---- 
End-of-path arrival time (ps)           7218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell79         0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell79     1250   1250  1075615  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell10   5968   7218  1075615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell10       0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075975p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell69         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell69   1250   1250  1075086  RISE       1
\UART:BUART:txn\/main_6   macrocell65   2599   3849  1075975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell65         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075976p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell69   1250   1250  1075086  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell67   2598   3848  1075976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1076042p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell66   1250   1250  1065069  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell66   2531   3781  1076042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1076042p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell66   1250   1250  1065069  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell68   2531   3781  1076042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1076262p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell78   1250   1250  1067510  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell78   2311   3561  1076262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1076281p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell65         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell65   1250   1250  1076281  RISE       1
\UART:BUART:txn\/main_0  macrocell65   2292   3542  1076281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell65         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1076342p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell80   1250   1250  1076342  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell74   2232   3482  1076342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_B:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9987675p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                      9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  9987675  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   3975   6265  9987675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_B:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_B:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9988168p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                      9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11332
-------------------------------------   ----- 
End-of-path arrival time (ps)           11332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell2   2290   2290  9987675  RISE       1
\PWM_B:PWMUDB:status_2\/main_1          macrocell2      3448   5738  9988168  RISE       1
\PWM_B:PWMUDB:status_2\/q               macrocell2      3350   9088  9988168  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2243  11332  9988168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_RG:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_RG:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9988942p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                      9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10558
-------------------------------------   ----- 
End-of-path arrival time (ps)           10558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  9988942  RISE       1
\PWM_RG:PWMUDB:status_2\/main_1          macrocell1      2597   4887  9988942  RISE       1
\PWM_RG:PWMUDB:status_2\/q               macrocell1      3350   8237  9988942  RISE       1
\PWM_RG:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2320  10558  9988942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:genblk8:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9989069p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                      9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  9988942  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2581   4871  9989069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:runmode_enable\/q
Path End       : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9989472p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                      9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4468
-------------------------------------   ---- 
End-of-path arrival time (ps)           4468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:runmode_enable\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:runmode_enable\/q        macrocell26     1250   1250  9989362  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   3218   4468  9989472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_B:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9989996p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                      9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q        macrocell33     1250   1250  9989985  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   2694   3944  9989996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_18727/main_1
Capture Clock  : Net_18727/clock_0
Path slack     : 9990530p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5960
-------------------------------------   ---- 
End-of-path arrival time (ps)           5960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  9990530  RISE       1
Net_18727/main_1                      macrocell36     3450   5960  9990530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_18727/clock_0                                          macrocell36         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_B:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_B:PWMUDB:prevCompare1\/clock_0
Path slack     : 9990549p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5941
-------------------------------------   ---- 
End-of-path arrival time (ps)           5941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  9990530  RISE       1
\PWM_B:PWMUDB:prevCompare1\/main_0    macrocell34     3431   5941  9990549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:prevCompare1\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_RG:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_RG:PWMUDB:status_0\/clock_0
Path slack     : 9991080p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5410
-------------------------------------   ---- 
End-of-path arrival time (ps)           5410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  9991080  RISE       1
\PWM_RG:PWMUDB:status_0\/main_1        macrocell29     2900   5410  9991080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:status_0\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_29290/main_1
Capture Clock  : Net_29290/clock_0
Path slack     : 9991085p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5405
-------------------------------------   ---- 
End-of-path arrival time (ps)           5405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  9991080  RISE       1
Net_29290/main_1                       macrocell31     2895   5405  9991085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_29290/clock_0                                          macrocell31         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_RG:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_RG:PWMUDB:prevCompare1\/clock_0
Path slack     : 9991090p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  9991080  RISE       1
\PWM_RG:PWMUDB:prevCompare1\/main_0    macrocell27     2890   5400  9991090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:prevCompare1\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_B:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_B:PWMUDB:status_0\/clock_0
Path slack     : 9991459p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  9990530  RISE       1
\PWM_B:PWMUDB:status_0\/main_1        macrocell35     2521   5031  9991459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:status_0\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:runmode_enable\/q
Path End       : Net_18727/main_0
Capture Clock  : Net_18727/clock_0
Path slack     : 9991654p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4836
-------------------------------------   ---- 
End-of-path arrival time (ps)           4836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:runmode_enable\/q  macrocell33   1250   1250  9989985  RISE       1
Net_18727/main_0                 macrocell36   3586   4836  9991654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_18727/clock_0                                          macrocell36         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:runmode_enable\/q
Path End       : Net_18163/main_0
Capture Clock  : Net_18163/clock_0
Path slack     : 9992020p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:runmode_enable\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:runmode_enable\/q  macrocell26   1250   1250  9989362  RISE       1
Net_18163/main_0                  macrocell32   3220   4470  9992020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_18163/clock_0                                          macrocell32         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:runmode_enable\/q
Path End       : Net_29290/main_0
Capture Clock  : Net_29290/clock_0
Path slack     : 9992024p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:runmode_enable\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:runmode_enable\/q  macrocell26   1250   1250  9989362  RISE       1
Net_29290/main_0                  macrocell31   3216   4466  9992024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_29290/clock_0                                          macrocell31         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:prevCompare1\/q
Path End       : \PWM_B:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_B:PWMUDB:status_0\/clock_0
Path slack     : 9992365p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:prevCompare1\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:prevCompare1\/q   macrocell34   1250   1250  9992365  RISE       1
\PWM_B:PWMUDB:status_0\/main_0  macrocell35   2875   4125  9992365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:status_0\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:prevCompare2\/q
Path End       : \PWM_RG:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_RG:PWMUDB:status_1\/clock_0
Path slack     : 9992923p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:prevCompare2\/clock_0                       macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:prevCompare2\/q   macrocell28   1250   1250  9992923  RISE       1
\PWM_RG:PWMUDB:status_1\/main_0  macrocell30   2317   3567  9992923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:status_1\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:prevCompare1\/q
Path End       : \PWM_RG:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_RG:PWMUDB:status_0\/clock_0
Path slack     : 9992942p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:prevCompare1\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:prevCompare1\/q   macrocell27   1250   1250  9992942  RISE       1
\PWM_RG:PWMUDB:status_0\/main_0  macrocell29   2298   3548  9992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:status_0\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_RG:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_RG:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992975p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3515
-------------------------------------   ---- 
End-of-path arrival time (ps)           3515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:genblk1:ctrlreg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  9992975  RISE       1
\PWM_RG:PWMUDB:runmode_enable\/main_0      macrocell26    2305   3515  9992975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:runmode_enable\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_B:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_B:PWMUDB:runmode_enable\/clock_0
Path slack     : 9993029p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  9993029  RISE       1
\PWM_B:PWMUDB:runmode_enable\/main_0      macrocell33    2251   3461  9993029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:runmode_enable\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:status_1\/q
Path End       : \PWM_RG:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_RG:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995929p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                      9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:status_1\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:status_1\/q               macrocell30    1250   1250  9995929  RISE       1
\PWM_RG:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2321   3571  9995929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:genblk8:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RG:PWMUDB:status_0\/q
Path End       : \PWM_RG:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_RG:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995936p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                      9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:status_0\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_RG:PWMUDB:status_0\/q               macrocell29    1250   1250  9995936  RISE       1
\PWM_RG:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2314   3564  9995936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_RG:PWMUDB:genblk8:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_B:PWMUDB:status_0\/q
Path End       : \PWM_B:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_B:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9996002p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_CLOCK:R#1 vs. PWM_CLOCK:R#2)   10000000
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                      9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:status_0\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_B:PWMUDB:status_0\/q               macrocell35    1250   1250  9996002  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2248   3498  9996002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_B:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999973334p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (MAIN_CLOCK:R#1 vs. MAIN_CLOCK:R#2)   1000000000
- Setup time                                              -4230
--------------------------------------------------   ---------- 
End-of-path required time (ps)                        999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22436
-------------------------------------   ----- 
End-of-path arrival time (ps)           22436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/clock                datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT      slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   4786  10706  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  15836  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  15836  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  19136  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  19136  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell12   3300  22436  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell13      0  22436  999973334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/clock                datapathcell13      0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 999976634p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (MAIN_CLOCK:R#1 vs. MAIN_CLOCK:R#2)   1000000000
- Setup time                                              -4230
--------------------------------------------------   ---------- 
End-of-path required time (ps)                        999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19136
-------------------------------------   ----- 
End-of-path arrival time (ps)           19136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/clock                datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT      slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   4786  10706  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  15836  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  15836  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  19136  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  19136  999976634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/clock                datapathcell12      0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 999979934p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (MAIN_CLOCK:R#1 vs. MAIN_CLOCK:R#2)   1000000000
- Setup time                                              -4230
--------------------------------------------------   ---------- 
End-of-path required time (ps)                        999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15836
-------------------------------------   ----- 
End-of-path arrival time (ps)           15836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/clock                datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT      slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   4786  10706  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  15836  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  15836  999979934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/clock                datapathcell11      0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \MAIN_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \MAIN_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999981883p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (MAIN_CLOCK:R#1 vs. MAIN_CLOCK:R#2)   1000000000
- Setup time                                               -500
--------------------------------------------------   ---------- 
End-of-path required time (ps)                        999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17617
-------------------------------------   ----- 
End-of-path arrival time (ps)           17617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/clock                datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/z0       datapathcell10    760    760  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell11      0    760  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/z0       datapathcell11   1210   1970  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell12      0   1970  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/z0       datapathcell12   1210   3180  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell13      0   3180  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell13   2740   5920  999973334  RISE       1
\MAIN_TIMER:TimerUDB:status_tc\/main_1         macrocell24      3097   9017  999981883  RISE       1
\MAIN_TIMER:TimerUDB:status_tc\/q              macrocell24      3350  12367  999981883  RISE       1
\MAIN_TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell11    5251  17617  999981883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MAIN_TIMER:TimerUDB:rstSts:stsreg\/clock                  statusicell11       0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 999982687p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (MAIN_CLOCK:R#1 vs. MAIN_CLOCK:R#2)   1000000000
- Setup time                                              -6060
--------------------------------------------------   ---------- 
End-of-path required time (ps)                        999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11253
-------------------------------------   ----- 
End-of-path arrival time (ps)           11253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/clock                datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT      slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell11   5333  11253  999982687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/clock                datapathcell11      0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 999983234p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (MAIN_CLOCK:R#1 vs. MAIN_CLOCK:R#2)   1000000000
- Setup time                                              -6060
--------------------------------------------------   ---------- 
End-of-path required time (ps)                        999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10706
-------------------------------------   ----- 
End-of-path arrival time (ps)           10706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/clock                datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT      slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   4786  10706  999983234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/clock                datapathcell10      0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 999984932p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (MAIN_CLOCK:R#1 vs. MAIN_CLOCK:R#2)   1000000000
- Setup time                                              -6060
--------------------------------------------------   ---------- 
End-of-path required time (ps)                        999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9008
-------------------------------------   ---- 
End-of-path arrival time (ps)           9008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/clock                datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT      slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell12   3088   9008  999984932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/clock                datapathcell12      0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999985077p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (MAIN_CLOCK:R#1 vs. MAIN_CLOCK:R#2)   1000000000
- Setup time                                              -6060
--------------------------------------------------   ---------- 
End-of-path required time (ps)                        999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8863
-------------------------------------   ---- 
End-of-path arrival time (ps)           8863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/clock                datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT      slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  999973334  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell13   2943   8863  999985077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/clock                datapathcell13      0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MAIN_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 999988742p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (MAIN_CLOCK:R#1 vs. MAIN_CLOCK:R#2)   1000000000
- Setup time                                              -6060
--------------------------------------------------   ---------- 
End-of-path required time (ps)                        999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5198
-------------------------------------   ---- 
End-of-path arrival time (ps)           5198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MAIN_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell5        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT      slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\MAIN_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  999978842  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell10   3988   5198  999988742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u0\/clock                datapathcell10      0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MAIN_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 999988744p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (MAIN_CLOCK:R#1 vs. MAIN_CLOCK:R#2)   1000000000
- Setup time                                              -6060
--------------------------------------------------   ---------- 
End-of-path required time (ps)                        999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MAIN_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell5        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT      slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\MAIN_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  999978842  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell11   3986   5196  999988744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u1\/clock                datapathcell11      0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MAIN_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999989792p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (MAIN_CLOCK:R#1 vs. MAIN_CLOCK:R#2)   1000000000
- Setup time                                              -6060
--------------------------------------------------   ---------- 
End-of-path required time (ps)                        999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MAIN_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell5        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT      slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\MAIN_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  999978842  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell13   2938   4148  999989792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u3\/clock                datapathcell13      0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MAIN_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 999989795p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (MAIN_CLOCK:R#1 vs. MAIN_CLOCK:R#2)   1000000000
- Setup time                                              -6060
--------------------------------------------------   ---------- 
End-of-path required time (ps)                        999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MAIN_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell5        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT      slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\MAIN_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  999978842  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell12   2935   4145  999989795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MAIN_TIMER:TimerUDB:sT32:timerdp:u2\/clock                datapathcell12      0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23914/q
Path End       : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 9999981307p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12633
-------------------------------------   ----- 
End-of-path arrival time (ps)           12633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell55         0      0  RISE       1

Data path
pin name                                         model name     delay     AT       slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----------  ----  ------
Net_23914/q                                      macrocell55     1250   1250  9999981307  RISE       1
\CLICK_TIMER:TimerUDB:run_mode\/main_0           macrocell4      5097   6347  9999981307  RISE       1
\CLICK_TIMER:TimerUDB:run_mode\/q                macrocell4      3350   9697  9999981307  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_1  datapathcell3   2936  12633  9999981307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23914/q
Path End       : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_2
Capture Clock  : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 9999983324p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10616
-------------------------------------   ----- 
End-of-path arrival time (ps)           10616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell55         0      0  RISE       1

Data path
pin name                                         model name     delay     AT       slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----------  ----  ------
Net_23914/q                                      macrocell55     1250   1250  9999981307  RISE       1
Net_24015/main_0                                 macrocell3      3708   4958  9999983324  RISE       1
Net_24015/q                                      macrocell3      3350   8308  9999983324  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_2  datapathcell3   2308  10616  9999983324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_NOTIFY:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_NOTIFY:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9999984550p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                    -500
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14950
-------------------------------------   ----- 
End-of-path arrival time (ps)           14950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT       slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell5   2290   2290  9999984550  RISE       1
\PWM_NOTIFY:PWMUDB:status_2\/main_1          macrocell10     4895   7185  9999984550  RISE       1
\PWM_NOTIFY:PWMUDB:status_2\/q               macrocell10     3350  10535  9999984550  RISE       1
\PWM_NOTIFY:PWMUDB:genblk8:stsreg\/status_2  statusicell6    4415  14950  9999984550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:genblk8:stsreg\/clock                   statusicell6        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:runmode_enable\/q
Path End       : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9999987481p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6459
-------------------------------------   ---- 
End-of-path arrival time (ps)           6459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:runmode_enable\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                    model name     delay     AT       slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:runmode_enable\/q        macrocell51     1250   1250  9999987481  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell5   5209   6459  9999987481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \CLICK_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \CLICK_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9999988417p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                    -500
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11083
-------------------------------------   ----- 
End-of-path arrival time (ps)           11083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT       slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ----------  ----  ------
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell3   2290   2290  9999988417  RISE       1
\CLICK_TIMER:TimerUDB:status_tc\/main_2        macrocell5      3120   5410  9999988417  RISE       1
\CLICK_TIMER:TimerUDB:status_tc\/q             macrocell5      3350   8760  9999988417  RISE       1
\CLICK_TIMER:TimerUDB:rstSts:stsreg\/status_0  statusicell3    2323  11083  9999988417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:rstSts:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 9999988539p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5401
-------------------------------------   ---- 
End-of-path arrival time (ps)           5401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT       slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ----------  ----  ------
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   2290   2290  9999988417  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   3111   5401  9999988539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9999989017p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -6060
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT       slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   2290   2290  9999984550  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   2633   4923  9999989017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_19647/main_1
Capture Clock  : Net_19647/clock_0
Path slack     : 9999989205p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7285
-------------------------------------   ---- 
End-of-path arrival time (ps)           7285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT       slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  9999989205  RISE       1
Net_19647/main_1                           macrocell54     4775   7285  9999989205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_19647/clock_0                                          macrocell54         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_NOTIFY:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_NOTIFY:PWMUDB:prevCompare1\/clock_0
Path slack     : 9999989206p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7284
-------------------------------------   ---- 
End-of-path arrival time (ps)           7284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT       slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  9999989205  RISE       1
\PWM_NOTIFY:PWMUDB:prevCompare1\/main_0    macrocell52     4774   7284  9999989206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:prevCompare1\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_NOTIFY:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_NOTIFY:PWMUDB:runmode_enable\/clock_0
Path slack     : 9999989983p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6507
-------------------------------------   ---- 
End-of-path arrival time (ps)           6507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:genblk1:ctrlreg\/clock                  controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT       slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  9999989983  RISE       1
\PWM_NOTIFY:PWMUDB:runmode_enable\/main_0      macrocell51    5297   6507  9999989983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:runmode_enable\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_NOTIFY:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_NOTIFY:PWMUDB:status_0\/clock_0
Path slack     : 9999990294p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6196
-------------------------------------   ---- 
End-of-path arrival time (ps)           6196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT       slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  9999989205  RISE       1
\PWM_NOTIFY:PWMUDB:status_0\/main_1        macrocell53     3686   6196  9999990294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:status_0\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_24140/q
Path End       : Net_27404_0/main_3
Capture Clock  : Net_27404_0/clock_0
Path slack     : 9999990581p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5909
-------------------------------------   ---- 
End-of-path arrival time (ps)           5909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_24140/clock_0                                          macrocell42         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_24140/q         macrocell42   1250   1250  9999990581  RISE       1
Net_27404_0/main_3  macrocell41   4659   5909  9999990581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_27404_0/clock_0                                        macrocell41         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23914/q
Path End       : Net_24140/main_0
Capture Clock  : Net_24140/clock_0
Path slack     : 9999990646p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5844
-------------------------------------   ---- 
End-of-path arrival time (ps)           5844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell55         0      0  RISE       1

Data path
pin name          model name   delay     AT       slack  edge  Fanout
----------------  -----------  -----  -----  ----------  ----  ------
Net_23914/q       macrocell55   1250   1250  9999981307  RISE       1
Net_24140/main_0  macrocell42   4594   5844  9999990646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_24140/clock_0                                          macrocell42         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27392/q
Path End       : Net_27404_0/main_1
Capture Clock  : Net_27404_0/clock_0
Path slack     : 9999990825p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_27392/clock_0                                          macrocell40         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_27392/q         macrocell40   1250   1250  9999990825  RISE       1
Net_27404_0/main_1  macrocell41   4415   5665  9999990825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_27404_0/clock_0                                        macrocell41         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23914/q
Path End       : Net_23914/main_1
Capture Clock  : Net_23914/clock_0
Path slack     : 9999991066p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell55         0      0  RISE       1

Data path
pin name          model name   delay     AT       slack  edge  Fanout
----------------  -----------  -----  -----  ----------  ----  ------
Net_23914/q       macrocell55   1250   1250  9999981307  RISE       1
Net_23914/main_1  macrocell55   4174   5424  9999991066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_24140/q
Path End       : Net_23914/main_3
Capture Clock  : Net_23914/clock_0
Path slack     : 9999991135p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_24140/clock_0                                          macrocell42         0      0  RISE       1

Data path
pin name          model name   delay     AT       slack  edge  Fanout
----------------  -----------  -----  -----  ----------  ----  ------
Net_24140/q       macrocell42   1250   1250  9999990581  RISE       1
Net_23914/main_3  macrocell55   4105   5355  9999991135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : Net_24140/main_2
Capture Clock  : Net_24140/clock_0
Path slack     : 9999991223p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5267
-------------------------------------   ---- 
End-of-path arrival time (ps)           5267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT       slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ----------  ----  ------
\CLICK_TIMER:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell3   2290   2290  9999988417  RISE       1
Net_24140/main_2                               macrocell42     2977   5267  9999991223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_24140/clock_0                                          macrocell42         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27392/q
Path End       : Net_27404_1/main_1
Capture Clock  : Net_27404_1/clock_0
Path slack     : 9999991376p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_27392/clock_0                                          macrocell40         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_27392/q         macrocell40   1250   1250  9999990825  RISE       1
Net_27404_1/main_1  macrocell37   3864   5114  9999991376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_27404_1/clock_0                                        macrocell37         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_24140/q
Path End       : Net_27404_1/main_3
Capture Clock  : Net_27404_1/clock_0
Path slack     : 9999991965p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_24140/clock_0                                          macrocell42         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_24140/q         macrocell42   1250   1250  9999990581  RISE       1
Net_27404_1/main_3  macrocell37   3275   4525  9999991965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_27404_1/clock_0                                        macrocell37         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27404_1/q
Path End       : Net_27404_1/main_0
Capture Clock  : Net_27404_1/clock_0
Path slack     : 9999991981p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_27404_1/clock_0                                        macrocell37         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_27404_1/q       macrocell37   1250   1250  9999991981  RISE       1
Net_27404_1/main_0  macrocell37   3259   4509  9999991981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_27404_1/clock_0                                        macrocell37         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27404_0/q
Path End       : Net_23914/main_2
Capture Clock  : Net_23914/clock_0
Path slack     : 9999992146p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_27404_0/clock_0                                        macrocell41         0      0  RISE       1

Data path
pin name          model name   delay     AT       slack  edge  Fanout
----------------  -----------  -----  -----  ----------  ----  ------
Net_27404_0/q     macrocell41   1250   1250  9999992146  RISE       1
Net_23914/main_2  macrocell55   3094   4344  9999992146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27404_0/q
Path End       : Net_27404_0/main_2
Capture Clock  : Net_27404_0/clock_0
Path slack     : 9999992154p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_27404_0/clock_0                                        macrocell41         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_27404_0/q       macrocell41   1250   1250  9999992146  RISE       1
Net_27404_0/main_2  macrocell41   3086   4336  9999992154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_27404_0/clock_0                                        macrocell41         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27404_0/q
Path End       : Net_27404_1/main_2
Capture Clock  : Net_27404_1/clock_0
Path slack     : 9999992288p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_27404_0/clock_0                                        macrocell41         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_27404_0/q       macrocell41   1250   1250  9999992146  RISE       1
Net_27404_1/main_2  macrocell37   2952   4202  9999992288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_27404_1/clock_0                                        macrocell37         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:prevCompare1\/q
Path End       : \PWM_NOTIFY:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_NOTIFY:PWMUDB:status_0\/clock_0
Path slack     : 9999992346p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:prevCompare1\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                             model name   delay     AT       slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:prevCompare1\/q   macrocell52   1250   1250  9999992346  RISE       1
\PWM_NOTIFY:PWMUDB:status_0\/main_0  macrocell53   2894   4144  9999992346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:status_0\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27404_1/q
Path End       : Net_23914/main_0
Capture Clock  : Net_23914/clock_0
Path slack     : 9999992444p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_27404_1/clock_0                                        macrocell37         0      0  RISE       1

Data path
pin name          model name   delay     AT       slack  edge  Fanout
----------------  -----------  -----  -----  ----------  ----  ------
Net_27404_1/q     macrocell37   1250   1250  9999991981  RISE       1
Net_23914/main_0  macrocell55   2796   4046  9999992444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CLICK_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_24140/main_1
Capture Clock  : Net_24140/clock_0
Path slack     : 9999992445p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT       slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ----------  ----  ------
\CLICK_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  9999982697  RISE       1
Net_24140/main_1                                           macrocell42    2835   4045  9999992445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_24140/clock_0                                          macrocell42         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:runmode_enable\/q
Path End       : Net_19647/main_0
Capture Clock  : Net_19647/clock_0
Path slack     : 9999992446p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:runmode_enable\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT       slack  edge  Fanout
------------------------------------  -----------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:runmode_enable\/q  macrocell51   1250   1250  9999987481  RISE       1
Net_19647/main_0                      macrocell54   2794   4044  9999992446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_19647/clock_0                                          macrocell54         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_27404_1/q
Path End       : Net_27404_0/main_0
Capture Clock  : Net_27404_0/clock_0
Path slack     : 9999992453p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_27404_1/clock_0                                        macrocell37         0      0  RISE       1

Data path
pin name            model name   delay     AT       slack  edge  Fanout
------------------  -----------  -----  -----  ----------  ----  ------
Net_27404_1/q       macrocell37   1250   1250  9999991981  RISE       1
Net_27404_0/main_0  macrocell41   2787   4037  9999992453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_27404_0/clock_0                                        macrocell41         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_17852/q
Path End       : Net_27392/main_1
Capture Clock  : Net_27392/clock_0
Path slack     : 9999992648p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_17852/clock_0                                          macrocell38         0      0  RISE       1

Data path
pin name          model name   delay     AT       slack  edge  Fanout
----------------  -----------  -----  -----  ----------  ----  ------
Net_17852/q       macrocell38   1250   1250  9999992648  RISE       1
Net_27392/main_1  macrocell40   2592   3842  9999992648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_27392/clock_0                                          macrocell40         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_17852/q
Path End       : \DEBOUNCER:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \DEBOUNCER:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999992650p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_17852/clock_0                                          macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT       slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ----------  ----  ------
Net_17852/q                               macrocell38   1250   1250  9999992648  RISE       1
\DEBOUNCER:DEBOUNCER[0]:d_sync_1\/main_0  macrocell39   2590   3840  9999992650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\DEBOUNCER:DEBOUNCER[0]:d_sync_1\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBOUNCER:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_27392/main_0
Capture Clock  : Net_27392/clock_0
Path slack     : 9999992932p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Setup time                                                   -3510
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\DEBOUNCER:DEBOUNCER[0]:d_sync_1\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT       slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ----------  ----  ------
\DEBOUNCER:DEBOUNCER[0]:d_sync_1\/q  macrocell39   1250   1250  9999992932  RISE       1
Net_27392/main_0                     macrocell40   2308   3558  9999992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_27392/clock_0                                          macrocell40         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23914/q
Path End       : \CLICK_TIMER:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \CLICK_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9999993540p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (BUTTON_CLOCK:R#1 vs. BUTTON_CLOCK:R#2)   10000000000
- Recovery time                                                    0
------------------------------------------------------   ----------- 
End-of-path required time (ps)                           10000000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6460
-------------------------------------   ---- 
End-of-path arrival time (ps)           6460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_23914/clock_0                                          macrocell55         0      0  RISE       1

Data path
pin name                                    model name    delay     AT       slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ----------  ----  ------
Net_23914/q                                 macrocell55    1250   1250  9999981307  RISE       1
\CLICK_TIMER:TimerUDB:rstSts:stsreg\/reset  statusicell3   5210   6460  9999993540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\CLICK_TIMER:TimerUDB:rstSts:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_NOTIFY:PWMUDB:status_0\/q
Path End       : \PWM_NOTIFY:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_NOTIFY:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9999994562p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (NOTIFY_CLOCK:R#1 vs. NOTIFY_CLOCK:R#2)   10000000000
- Setup time                                                    -500
------------------------------------------------------   ----------- 
End-of-path required time (ps)                            9999999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4938
-------------------------------------   ---- 
End-of-path arrival time (ps)           4938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:status_0\/clock_0                       macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT       slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM_NOTIFY:PWMUDB:status_0\/q               macrocell53    1250   1250  9999994562  RISE       1
\PWM_NOTIFY:PWMUDB:genblk8:stsreg\/status_0  statusicell6   3688   4938  9999994562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_NOTIFY:PWMUDB:genblk8:stsreg\/clock                   statusicell6        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

