# SETTINGS ./simusched ej7/lote7.tsk 1 1 2 SchedRR 10
LOAD 0  0
LOAD 0  1
# CONTEXT CPU 0 0
CPU 1  0 0
CPU 2  0 0
LOAD 3  2
CPU 3  0 0
BLOCK 4  0
# CONTEXT CPU 0 4
LOAD 5  3
UNBLOCK 5  0
CPU 5  1 0
CPU 6  1 0
LOAD 7  4
CPU 7  1 0
CPU 8  1 0
CPU 9  1 0
LOAD 10  5
CPU 10  1 0
CPU 11  1 0
CPU 12  1 0
CPU 13  1 0
CPU 14  1 0
# CONTEXT CPU 0 15
CPU 16  2 0
CPU 17  2 0
CPU 18  2 0
CPU 19  2 0
CPU 20  2 0
CPU 21  2 0
CPU 22  2 0
CPU 23  2 0
CPU 24  2 0
CPU 25  2 0
# CONTEXT CPU 0 26
CPU 27  0 0
CPU 28  0 0
CPU 29  0 0
CPU 30  0 0
CPU 31  0 0
CPU 32  0 0
BLOCK 33  0
# CONTEXT CPU 0 33
UNBLOCK 34  0
CPU 34  3 0
CPU 35  3 0
BLOCK 36  3
# CONTEXT CPU 0 36
UNBLOCK 37  3
CPU 37  4 0
CPU 38  4 0
CPU 39  4 0
CPU 40  4 0
CPU 41  4 0
BLOCK 42  4
# CONTEXT CPU 0 42
UNBLOCK 43  4
CPU 43  5 0
CPU 44  5 0
CPU 45  5 0
BLOCK 46  5
# CONTEXT CPU 0 46
UNBLOCK 47  5
CPU 47  1 0
BLOCK 48  1
# CONTEXT CPU 0 48
UNBLOCK 49  1
CPU 49  2 0
CPU 50  2 0
CPU 51  2 0
CPU 52  2 0
CPU 53  2 0
CPU 54  2 0
CPU 55  2 0
CPU 56  2 0
CPU 57  2 0
CPU 58  2 0
# CONTEXT CPU 0 59
CPU 60  0 0
CPU 61  0 0
CPU 62  0 0
BLOCK 63  0
# CONTEXT CPU 0 63
UNBLOCK 64  0
CPU 64  3 0
BLOCK 65  3
# CONTEXT CPU 0 65
UNBLOCK 66  3
CPU 66  4 0
BLOCK 67  4
# CONTEXT CPU 0 67
UNBLOCK 68  4
CPU 68  5 0
CPU 69  5 0
BLOCK 70  5
# CONTEXT CPU 0 70
UNBLOCK 71  5
CPU 71  1 0
BLOCK 72  1
# CONTEXT CPU 0 72
UNBLOCK 73  1
CPU 73  2 0
CPU 74  2 0
CPU 75  2 0
CPU 76  2 0
CPU 77  2 0
CPU 78  2 0
EXIT 79  2 0
# CONTEXT CPU 0 79
CPU 80  0 0
CPU 81  0 0
CPU 82  0 0
CPU 83  0 0
CPU 84  0 0
CPU 85  0 0
CPU 86  0 0
CPU 87  0 0
CPU 88  0 0
CPU 89  0 0
# CONTEXT CPU 0 90
CPU 91  3 0
CPU 92  3 0
CPU 93  3 0
CPU 94  3 0
CPU 95  3 0
CPU 96  3 0
CPU 97  3 0
BLOCK 98  3
# CONTEXT CPU 0 98
UNBLOCK 99  3
CPU 99  4 0
CPU 100  4 0
BLOCK 101  4
# CONTEXT CPU 0 101
UNBLOCK 102  4
CPU 102  5 0
CPU 103  5 0
BLOCK 104  5
# CONTEXT CPU 0 104
UNBLOCK 105  5
CPU 105  1 0
CPU 106  1 0
CPU 107  1 0
CPU 108  1 0
BLOCK 109  1
# CONTEXT CPU 0 109
UNBLOCK 110  1
CPU 110  0 0
CPU 111  0 0
CPU 112  0 0
CPU 113  0 0
EXIT 114  0 0
# CONTEXT CPU 0 114
CPU 115  3 0
CPU 116  3 0
BLOCK 117  3
# CONTEXT CPU 0 117
UNBLOCK 118  3
CPU 118  4 0
CPU 119  4 0
CPU 120  4 0
CPU 121  4 0
CPU 122  4 0
BLOCK 123  4
# CONTEXT CPU 0 123
UNBLOCK 124  4
CPU 124  5 0
CPU 125  5 0
BLOCK 126  5
# CONTEXT CPU 0 126
UNBLOCK 127  5
CPU 127  1 0
CPU 128  1 0
BLOCK 129  1
# CONTEXT CPU 0 129
UNBLOCK 130  1
CPU 130  3 0
BLOCK 131  3
# CONTEXT CPU 0 131
UNBLOCK 132  3
CPU 132  4 0
CPU 133  4 0
CPU 134  4 0
CPU 135  4 0
CPU 136  4 0
CPU 137  4 0
CPU 138  4 0
CPU 139  4 0
CPU 140  4 0
CPU 141  4 0
# CONTEXT CPU 0 142
CPU 143  5 0
CPU 144  5 0
BLOCK 145  5
# CONTEXT CPU 0 145
UNBLOCK 146  5
CPU 146  1 0
BLOCK 147  1
# CONTEXT CPU 0 147
UNBLOCK 148  1
CPU 148  3 0
BLOCK 149  3
# CONTEXT CPU 0 149
UNBLOCK 150  3
CPU 150  4 0
BLOCK 151  4
# CONTEXT CPU 0 151
UNBLOCK 152  4
CPU 152  5 0
CPU 153  5 0
CPU 154  5 0
CPU 155  5 0
CPU 156  5 0
CPU 157  5 0
CPU 158  5 0
BLOCK 159  5
# CONTEXT CPU 0 159
UNBLOCK 160  5
CPU 160  1 0
CPU 161  1 0
CPU 162  1 0
BLOCK 163  1
# CONTEXT CPU 0 163
UNBLOCK 164  1
CPU 164  3 0
CPU 165  3 0
BLOCK 166  3
# CONTEXT CPU 0 166
UNBLOCK 167  3
CPU 167  4 0
CPU 168  4 0
EXIT 169  4 0
# CONTEXT CPU 0 169
CPU 170  5 0
BLOCK 171  5
# CONTEXT CPU 0 171
UNBLOCK 172  5
CPU 172  1 0
CPU 173  1 0
CPU 174  1 0
BLOCK 175  1
# CONTEXT CPU 0 175
UNBLOCK 176  1
CPU 176  3 0
CPU 177  3 0
BLOCK 178  3
# CONTEXT CPU 0 178
UNBLOCK 179  3
CPU 179  5 0
BLOCK 180  5
# CONTEXT CPU 0 180
UNBLOCK 181  5
CPU 181  1 0
EXIT 182  1 0
# CONTEXT CPU 0 182
CPU 183  3 0
BLOCK 184  3
# CONTEXT CPU 0 184
UNBLOCK 185  3
CPU 185  5 0
CPU 186  5 0
CPU 187  5 0
BLOCK 188  5
# CONTEXT CPU 0 188
UNBLOCK 189  5
CPU 189  3 0
CPU 190  3 0
CPU 191  3 0
CPU 192  3 0
BLOCK 193  3
# CONTEXT CPU 0 193
UNBLOCK 194  3
CPU 194  5 0
CPU 195  5 0
CPU 196  5 0
EXIT 197  5 0
# CONTEXT CPU 0 197
CPU 198  3 0
CPU 199  3 0
CPU 200  3 0
EXIT 201  3 0
CPU 201 -1 0
