{
  "module_name": "smu_cmn.h",
  "hash_id": "0977ac4eeeff325fd1198ecb5d17a9c55e2e2f9c1e88f0cef237712181a1debb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/swsmu/smu_cmn.h",
  "human_readable_source": " \n\n#ifndef __SMU_CMN_H__\n#define __SMU_CMN_H__\n\n#include \"amdgpu_smu.h\"\n\n#if defined(SWSMU_CODE_LAYER_L2) || defined(SWSMU_CODE_LAYER_L3) || defined(SWSMU_CODE_LAYER_L4)\n\n#define FDO_PWM_MODE_STATIC  1\n#define FDO_PWM_MODE_STATIC_RPM 5\n\nextern const int link_speed[];\n\n \nstatic inline int pcie_gen_to_speed(uint32_t gen)\n{\n\treturn ((gen == 0) ? link_speed[0] : link_speed[gen - 1]);\n}\n\nint smu_cmn_send_msg_without_waiting(struct smu_context *smu,\n\t\t\t\t     uint16_t msg_index,\n\t\t\t\t     uint32_t param);\nint smu_cmn_send_smc_msg_with_param(struct smu_context *smu,\n\t\t\t\t    enum smu_message_type msg,\n\t\t\t\t    uint32_t param,\n\t\t\t\t    uint32_t *read_arg);\n\nint smu_cmn_send_smc_msg(struct smu_context *smu,\n\t\t\t enum smu_message_type msg,\n\t\t\t uint32_t *read_arg);\n\nint smu_cmn_send_debug_smc_msg(struct smu_context *smu,\n\t\t\t uint32_t msg);\n\nint smu_cmn_send_debug_smc_msg_with_param(struct smu_context *smu,\n\t\t\t uint32_t msg, uint32_t param);\n\nint smu_cmn_wait_for_response(struct smu_context *smu);\n\nint smu_cmn_to_asic_specific_index(struct smu_context *smu,\n\t\t\t\t   enum smu_cmn2asic_mapping_type type,\n\t\t\t\t   uint32_t index);\n\nint smu_cmn_feature_is_supported(struct smu_context *smu,\n\t\t\t\t enum smu_feature_mask mask);\n\nint smu_cmn_feature_is_enabled(struct smu_context *smu,\n\t\t\t       enum smu_feature_mask mask);\n\nbool smu_cmn_clk_dpm_is_enabled(struct smu_context *smu,\n\t\t\t\tenum smu_clk_type clk_type);\n\nint smu_cmn_get_enabled_mask(struct smu_context *smu,\n\t\t\t     uint64_t *feature_mask);\n\nuint64_t smu_cmn_get_indep_throttler_status(\n\t\t\t\t\tconst unsigned long dep_status,\n\t\t\t\t\tconst uint8_t *throttler_map);\n\nint smu_cmn_feature_update_enable_state(struct smu_context *smu,\n\t\t\t\t\tuint64_t feature_mask,\n\t\t\t\t\tbool enabled);\n\nint smu_cmn_feature_set_enabled(struct smu_context *smu,\n\t\t\t\tenum smu_feature_mask mask,\n\t\t\t\tbool enable);\n\nsize_t smu_cmn_get_pp_feature_mask(struct smu_context *smu,\n\t\t\t\t   char *buf);\n\nint smu_cmn_set_pp_feature_mask(struct smu_context *smu,\n\t\t\t\tuint64_t new_mask);\n\nint smu_cmn_disable_all_features_with_exception(struct smu_context *smu,\n\t\t\t\t\t\tenum smu_feature_mask mask);\n\nint smu_cmn_get_smc_version(struct smu_context *smu,\n\t\t\t    uint32_t *if_version,\n\t\t\t    uint32_t *smu_version);\n\nint smu_cmn_update_table(struct smu_context *smu,\n\t\t\t enum smu_table_id table_index,\n\t\t\t int argument,\n\t\t\t void *table_data,\n\t\t\t bool drv2smu);\n\nint smu_cmn_write_watermarks_table(struct smu_context *smu);\n\nint smu_cmn_write_pptable(struct smu_context *smu);\n\nint smu_cmn_get_metrics_table(struct smu_context *smu,\n\t\t\t      void *metrics_table,\n\t\t\t      bool bypass_cache);\n\nint smu_cmn_get_combo_pptable(struct smu_context *smu);\n\nvoid smu_cmn_init_soft_gpu_metrics(void *table, uint8_t frev, uint8_t crev);\n\nint smu_cmn_set_mp1_state(struct smu_context *smu,\n\t\t\t  enum pp_mp1_state mp1_state);\n\n \nstatic inline void smu_cmn_get_sysfs_buf(char **buf, int *offset)\n{\n\tif (!*buf || !offset)\n\t\treturn;\n\n\t*offset = offset_in_page(*buf);\n\t*buf -= *offset;\n}\n\nbool smu_cmn_is_audio_func_enabled(struct amdgpu_device *adev);\n\n#endif\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}