#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Nov 28 21:15:46 2023
# Process ID: 16052
# Current directory: C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6964 C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_Lab5\CMPEN331_Lab5.xpr
# Log file: C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/vivado.log
# Journal file: C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5\vivado.jou
# Running On: TANNERKLEINTOP, OS: Windows, CPU Frequency: 3200 MHz, CPU Physical cores: 1, Host memory: 8584 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:47 ; elapsed = 00:00:24 . Memory (MB): peak = 2978.438 ; gain = 385.094
update_compile_order -fileset sources_1
synth_design -top Datapath -part xc7z020clg484-1 -lint 
Command: synth_design -top Datapath -part xc7z020clg484-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3781.777 ; gain = 388.781
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (2#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (4#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (5#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:21]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (6#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (7#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (8#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (9#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (11#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (12#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (13#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (14#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (15#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (16#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 3887.797 ; gain = 494.801
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov 28 21:25:53 2023
| Host         : TANNERKLEINTOP running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-5  | 1            | 0        |
| ASSIGN-10 | 2            | 0        |
| INFER-1   | 1            | 0        |
| INFER-2   | 1            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-88] [INFER-1]Inferred latch found for r_reg. 
RTL Name 'r_reg', Hierarchy 'ALU', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v', Line 44.
WARNING: [Synth 37-75] [INFER-2]Case statement items not fully specified and does not have a default item. 
Hierarchy 'ALU', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v', Line 41.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'mr' are not read. First unused bit index is 0. 
RTL Name 'mr', Hierarchy 'DataMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v', Line 24.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'aluc' are not set. First unset bit index is 2. 
RTL Name 'aluc', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 66.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'pc' are not read. First unused bit index is 0. 
RTL Name 'pc', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 24.
INFO: [Synth 37-85] Total of 5 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 3893.176 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4001.191 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 4001.191 ; gain = 975.402
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 4001.191 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 4001.191 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/utils_1/imports/synth_1/Datapath.dcp with file C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.runs/synth_1/Datapath.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.runs/synth_1

launch_runs synth_1 -jobs 2
[Tue Nov 28 21:27:31 2023] Launched synth_1...
Run output will be captured here: C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 4001.191 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4001.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 4001.191 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: Datapath
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4501.723 ; gain = 152.312
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:21]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4591.578 ; gain = 242.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4615.438 ; gain = 266.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4615.438 ; gain = 266.027
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 4615.438 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4722.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 4756.277 ; gain = 406.867
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 4756.277 ; gain = 406.867
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4774.996 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4787.387 ; gain = 12.391
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 4787.387 ; gain = 12.391
open_project {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.xpr}
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4787.387 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 4791.320 ; gain = 3.934
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 4791.320 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: Datapath
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4907.465 ; gain = 102.359
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4999.004 ; gain = 193.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 5016.457 ; gain = 211.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 5016.457 ; gain = 211.352
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 5016.457 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5123.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 5142.141 ; gain = 337.035
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 5142.141 ; gain = 349.516
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'b' is not allowed [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 5178.660 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 5178.660 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 5178.660 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 5178.660 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 6187.578 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 6187.578 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 6187.578 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 6187.578 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 6187.578 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 6187.578 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 6187.578 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 6187.578 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 6187.578 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 6187.578 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 6187.578 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 6187.578 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6187.578 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 6187.578 ; gain = 0.000
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/TestBench/datapath/ID_RegisterFile_dp}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 6187.578 ; gain = 0.000
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/TestBench/datapath/Fwd_FwdMuxA_dp/fwdAout}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/TestBench/datapath/Fwd_FwdMuxB_dp/fwdBout}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 6549.203 ; gain = 0.000
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/TestBench/datapath/MEM_DataMemory_dp}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 6549.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 6549.203 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 6549.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6549.203 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 6549.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 6549.203 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 6549.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6549.203 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 6549.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 6549.203 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 6549.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6549.203 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 6549.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6549.203 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 6549.203 ; gain = 0.000
current_project CMPEN331_Lab5
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 6549.203 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 6549.203 ; gain = 0.000
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project CMPEN331_FinalProjectEC {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC} -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 6549.203 ; gain = 0.000
add_files {{C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sim_1/new/testbench.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v} {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v}}
import_files -force
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\Datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sim_1\imports\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\ALUMux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\IFIDpipelineReg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ProgramCounter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\InstructionMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ControlUnit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\Datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sim_1\imports\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\ALUMux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\IFIDpipelineReg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ProgramCounter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\InstructionMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ControlUnit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\Datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sim_1\imports\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\ALUMux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\IFIDpipelineReg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ProgramCounter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\InstructionMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ControlUnit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\Datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sim_1\imports\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\ALUMux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\IFIDpipelineReg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ProgramCounter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\InstructionMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ControlUnit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\Datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sim_1\imports\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\ALUMux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\IFIDpipelineReg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ProgramCounter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\InstructionMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ControlUnit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\Datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sim_1\imports\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\ALUMux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\IFIDpipelineReg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ProgramCounter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\InstructionMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ControlUnit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\Datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sim_1\imports\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\ALUMux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\IFIDpipelineReg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ProgramCounter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\InstructionMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ControlUnit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\Datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sim_1\imports\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\ALUMux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\IFIDpipelineReg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ProgramCounter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\InstructionMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ControlUnit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\Datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sim_1\imports\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\ALUMux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\IFIDpipelineReg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ProgramCounter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\InstructionMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ControlUnit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
move_files -fileset sim_1 [get_files  {{C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v}}]
export_ip_user_files -of_objects  [get_files {{C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sim_1/new/testbench.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sim_1/new/testbench.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
current_project CMPEN331_Lab5
current_project CMPEN331_FinalProjectNoEC
current_project CMPEN331_Lab5
current_project CMPEN331_FinalProjectEC
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new
file mkdir {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new}
close [ open {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v} w ]
add_files {{C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v}}
close [ open {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v} w ]
add_files {{C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v}}
close [ open {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v} w ]
add_files {{C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v}}
close [ open {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v} w ]
add_files {{C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v}}
close [ open {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v} w ]
add_files {{C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v}}
close [ open {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v} w ]
add_files {{C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v}}
close [ open {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v} w ]
add_files {{C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v}}
close [ open {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v} w ]
add_files {{C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v}}
close [ open {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v} w ]
add_files {{C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v}}
update_compile_order -fileset sources_1
current_project CMPEN331_Lab5
current_project CMPEN331_FinalProjectEC
current_project CMPEN331_Lab5
current_project CMPEN331_FinalProjectEC
current_project CMPEN331_Lab5
current_project CMPEN331_FinalProjectEC
current_project CMPEN331_FinalProjectNoEC
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\DataMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\Datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sim_1\imports\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ImmediateExtender.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\new\Fwd_FwdMuxA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\IDEXEpipeline.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\new\WbMux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\RegrtMultiplexer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\IFIDpipelineReg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\pcAdder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\EXEMEMpipeline.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\RegisterFile.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\ALUMux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ProgramCounter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\InstructionMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\imports\new\ControlUnit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\tannerkleintop\Desktop\CMPEN 311\CMPEN331_FinalProjectNoEC\CMPEN331_FinalProjectNoEC.srcs\sources_1\imports\CMPEN331_Lab5.srcs\sources_1\imports\CMPEN331_Lab4.srcs\sources_1\new\MEMWBpipeline.v:]
ERROR: [Common 17-180] Spawn failed: No error
current_project CMPEN331_Lab5
current_project CMPEN331_FinalProjectNoEC
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 6549.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 6549.203 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 6549.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 7025.148 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 7025.148 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 7025.148 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 7025.148 ; gain = 0.000
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/TestBench/datapath/Fwd_FwdMuxA_dp/fwdAout}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/TestBench/datapath/Fwd_FwdMuxB_dp/fwdBout}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/TestBench/datapath/ID_RegisterFile_dp/qa}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/TestBench/datapath/ID_RegisterFile_dp/qb}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 7025.148 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 7025.148 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 7025.148 ; gain = 0.000
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/TestBench/datapath}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectNoEC/CMPEN331_FinalProjectNoEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 7025.148 ; gain = 0.000
current_project CMPEN331_Lab5
current_design synth_1
current_design rtl_1
current_project CMPEN331_FinalProjectEC
close [ open {C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v} w ]
add_files {{C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project CMPEN331_Lab5
current_project CMPEN331_FinalProjectNoEC
current_project CMPEN331_Lab5
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:21]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_Lab5/CMPEN331_Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 7195.539 ; gain = 0.000
current_project CMPEN331_FinalProjectEC
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top Datapath [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -top Datapath -part xc7z010clg400-1 -lint 
Command: synth_design -top Datapath -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
INFO: [Synth 8-11241] undeclared symbol 'eimm32', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
ERROR: [Synth 8-11365] for the instance 'IF_ProgramCounter' of module 'ProgramCounter' declared at 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24', named port connection 'nextPC' does not exist [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:46]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 7195.539 ; gain = 0.000
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: Datapath
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
INFO: [Synth 8-11241] undeclared symbol 'eimm32', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
ERROR: [Synth 8-11365] for the instance 'IF_ProgramCounter' of module 'ProgramCounter' declared at 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24', named port connection 'nextPC' does not exist [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -top Datapath -part xc7z010clg400-1 -lint 
Command: synth_design -top Datapath -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
INFO: [Synth 8-11241] undeclared symbol 'eimm32', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (2#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (3#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (4#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (5#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (6#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (7#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (8#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (9#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
ERROR: [Synth 8-11365] for the instance 'ID_RegFile' of module 'RegisterFile' declared at 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23', named port connection 'wrn' does not exist [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:53]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 30 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 7195.539 ; gain = 0.000
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
synth_design -top Datapath -part xc7z010clg400-1 -lint 
Command: synth_design -top Datapath -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
INFO: [Synth 8-11241] undeclared symbol 'eimm32', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (2#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (3#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (4#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (5#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (6#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (7#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (8#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (9#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (10#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (11#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (12#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (13#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (14#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (15#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-3848] Net sext in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net shift in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net jal in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net pcsrc in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:43]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (16#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
ERROR: [Synth 8-11365] for the instance 'ID_ControlUnit' of module 'ControlUnit' declared at 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22', named port connection 'mrn' does not exist [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
ERROR: [Synth 8-11365] for the instance 'ID_ControlUnit' of module 'ControlUnit' declared at 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22', named port connection 'ern' does not exist [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 39 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 7195.539 ; gain = 0.000
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
synth_design -top Datapath -part xc7z010clg400-1 -lint 
Command: synth_design -top Datapath -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
INFO: [Synth 8-11241] undeclared symbol 'eimm32', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (2#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (3#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (4#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (5#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (6#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (7#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (8#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (9#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (10#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (11#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (12#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (13#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (14#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (15#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-3848] Net sext in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net shift in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net jal in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net pcsrc in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:43]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (16#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (17#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (1) of port connection 'eimm32' does not match port width (32) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (18#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (19#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
ERROR: [Synth 8-11365] for the instance 'EXE_ALUMuxA' of module 'EXE_ALUMux2' declared at 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23', named port connection 'sa' does not exist [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:69]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 47 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
synth_design -top Datapath -part xc7z010clg400-1 -lint 
Command: synth_design -top Datapath -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
INFO: [Synth 8-11241] undeclared symbol 'eimm32', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (2#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (3#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (4#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (5#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (6#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (7#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (8#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (9#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (10#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (11#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (12#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (13#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (14#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (15#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-3848] Net sext in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net shift in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net jal in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net pcsrc in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:43]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (16#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (17#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (1) of port connection 'eimm32' does not match port width (32) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (18#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (19#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (20#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (21#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (22#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (23#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (24#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (25#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (26#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (27#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
WARNING: [Synth 8-7071] port 'wm2reg' of module 'WbMux' is unconnected for instance 'WB_wbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
WARNING: [Synth 8-7023] instance 'WB_wbMux' of module 'WbMux' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (28#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Dec  1 22:59:30 2023
| Host         : TANNERKLEINTOP running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-5  | 38           | 0        |
| ASSIGN-6  | 2            | 0        |
| ASSIGN-7  | 2            | 0        |
| ASSIGN-9  | 4            | 0        |
| ASSIGN-10 | 4            | 0        |
| INFER-1   | 4            | 0        |
| INFER-2   | 1            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-88] [INFER-1]Inferred latch found for r_reg. 
RTL Name 'r_reg', Hierarchy 'ALU', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v', Line 42.
WARNING: [Synth 37-75] [INFER-2]Case statement items not fully specified and does not have a default item. 
Hierarchy 'ALU', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v', Line 41.
WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'wmem'.
RTL Name 'wmem', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 34.
WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'wreg'.
RTL Name 'wreg', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 34.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'jal' are not set. First unset bit index is 0. 
RTL Name 'jal', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 42.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'pcsrc' are not set. First unset bit index is 0. 
RTL Name 'pcsrc', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 43.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'sext' are not set. First unset bit index is 0. 
RTL Name 'sext', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 42.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'shift' are not set. First unset bit index is 0. 
RTL Name 'shift', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 42.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'rsrtequ' are not read. First unused bit index is 0. 
RTL Name 'rsrtequ', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 31.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for wmem_reg. 
RTL Name 'wmem_reg', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 128.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for wreg_reg. 
RTL Name 'wreg_reg', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 127.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'malu' are not read. First unused bit index is 0. 
RTL Name 'malu', Hierarchy 'DataMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v', Line 24.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'alu' are not set. First unset bit index is 0. 
RTL Name 'alu', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 34.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'aluc' are not set. First unset bit index is 3. 
RTL Name 'aluc', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 39.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'drn' are not set. First unset bit index is 5. 
RTL Name 'drn', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 33.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'ern' are not set. First unset bit index is 5. 
RTL Name 'ern', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 33.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'jal' are not set. First unset bit index is 0. 
RTL Name 'jal', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 34.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'm2reg' are not set. First unset bit index is 1. 
RTL Name 'm2reg', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 33.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'pcsrc' are not set. First unset bit index is 0. 
RTL Name 'pcsrc', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 40.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'sext' declared and are not set.
RTL Name 'sext', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'wreg' are not set. First unset bit index is 1. 
RTL Name 'wreg', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 33.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'eimm32' was assigned but not read. 
RTL Name 'eimm32', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 65.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'wm2reg' was assigned but not read. 
RTL Name 'wm2reg', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 43.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'dpc4' are not read. First unused bit index is 0. 
RTL Name 'dpc4', Hierarchy 'ID_JumpPCconcatination', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v', Line 25.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for dimm32_reg. 
RTL Name 'dimm32_reg', Hierarchy 'ImmediateExtender', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v', Line 32.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[35]' are not set. First unset bit index is 0. 
RTL Name 'rom[35]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[36]' are not set. First unset bit index is 0. 
RTL Name 'rom[36]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[37]' are not set. First unset bit index is 0. 
RTL Name 'rom[37]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[38]' are not set. First unset bit index is 0. 
RTL Name 'rom[38]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[39]' are not set. First unset bit index is 0. 
RTL Name 'rom[39]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[40]' are not set. First unset bit index is 0. 
RTL Name 'rom[40]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[41]' are not set. First unset bit index is 0. 
RTL Name 'rom[41]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[42]' are not set. First unset bit index is 0. 
RTL Name 'rom[42]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[43]' are not set. First unset bit index is 0. 
RTL Name 'rom[43]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[44]' are not set. First unset bit index is 0. 
RTL Name 'rom[44]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[45]' are not set. First unset bit index is 0. 
RTL Name 'rom[45]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[46]' are not set. First unset bit index is 0. 
RTL Name 'rom[46]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[47]' are not set. First unset bit index is 0. 
RTL Name 'rom[47]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[48]' are not set. First unset bit index is 0. 
RTL Name 'rom[48]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[49]' are not set. First unset bit index is 0. 
RTL Name 'rom[49]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[50]' are not set. First unset bit index is 0. 
RTL Name 'rom[50]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[51]' are not set. First unset bit index is 0. 
RTL Name 'rom[51]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[52]' are not set. First unset bit index is 0. 
RTL Name 'rom[52]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[53]' are not set. First unset bit index is 0. 
RTL Name 'rom[53]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[54]' are not set. First unset bit index is 0. 
RTL Name 'rom[54]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[55]' are not set. First unset bit index is 0. 
RTL Name 'rom[55]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[56]' are not set. First unset bit index is 0. 
RTL Name 'rom[56]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[57]' are not set. First unset bit index is 0. 
RTL Name 'rom[57]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[58]' are not set. First unset bit index is 0. 
RTL Name 'rom[58]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[59]' are not set. First unset bit index is 0. 
RTL Name 'rom[59]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[60]' are not set. First unset bit index is 0. 
RTL Name 'rom[60]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[61]' are not set. First unset bit index is 0. 
RTL Name 'rom[61]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[62]' are not set. First unset bit index is 0. 
RTL Name 'rom[62]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[63]' are not set. First unset bit index is 0. 
RTL Name 'rom[63]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'pc' are not read. First unused bit index is 0. 
RTL Name 'pc', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 23.
INFO: [Synth 37-85] Total of 55 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 7195.539 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: Datapath
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
INFO: [Synth 8-11241] undeclared symbol 'eimm32', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (1) of port connection 'eimm32' does not match port width (32) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
WARNING: [Synth 8-7071] port 'wm2reg' of module 'WbMux' is unconnected for instance 'WB_wbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
WARNING: [Synth 8-7023] instance 'WB_wbMux' of module 'WbMux' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net sext in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net shift in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net jal in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net pcsrc in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 7195.539 ; gain = 0.000
61 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 7195.539 ; gain = 0.000
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
INFO: [Synth 8-11241] undeclared symbol 'eimm32', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:59]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (1) of port connection 'eimm32' does not match port width (32) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
WARNING: [Synth 8-7071] port 'wm2reg' of module 'WbMux' is unconnected for instance 'WB_wbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
WARNING: [Synth 8-7023] instance 'WB_wbMux' of module 'WbMux' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net sext in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net shift in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net jal in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net pcsrc in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 7195.539 ; gain = 0.000
current_project CMPEN331_Lab5
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
current_project CMPEN331_FinalProjectNoEC
close_project
synth_design -top Datapath -part xc7z010clg400-1 -lint 
Command: synth_design -top Datapath -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
INFO: [Synth 8-11241] undeclared symbol 'eimm32', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (2#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (3#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (4#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (5#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (6#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (7#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'immOut' does not match port width (32) of module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:51]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (8#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (9#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (10#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (11#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (12#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (13#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (14#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (15#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:59]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-3848] Net sext in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net shift in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net jal in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net pcsrc in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:43]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (16#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (17#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (1) of port connection 'eimm32' does not match port width (32) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (18#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (19#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (20#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (21#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (22#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (23#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (24#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (25#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (26#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (27#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
WARNING: [Synth 8-7071] port 'wm2reg' of module 'WbMux' is unconnected for instance 'WB_wbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
WARNING: [Synth 8-7023] instance 'WB_wbMux' of module 'WbMux' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (28#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Dec  1 23:28:45 2023
| Host         : TANNERKLEINTOP running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-5  | 38           | 0        |
| ASSIGN-6  | 2            | 0        |
| ASSIGN-7  | 2            | 0        |
| ASSIGN-9  | 4            | 0        |
| ASSIGN-10 | 4            | 0        |
| INFER-1   | 4            | 0        |
| INFER-2   | 1            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-88] [INFER-1]Inferred latch found for r_reg. 
RTL Name 'r_reg', Hierarchy 'ALU', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v', Line 42.
WARNING: [Synth 37-75] [INFER-2]Case statement items not fully specified and does not have a default item. 
Hierarchy 'ALU', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v', Line 41.
WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'wmem'.
RTL Name 'wmem', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 34.
WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'wreg'.
RTL Name 'wreg', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 34.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'jal' are not set. First unset bit index is 0. 
RTL Name 'jal', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 42.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'pcsrc' are not set. First unset bit index is 0. 
RTL Name 'pcsrc', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 43.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'sext' are not set. First unset bit index is 0. 
RTL Name 'sext', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 42.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'shift' are not set. First unset bit index is 0. 
RTL Name 'shift', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 42.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'rsrtequ' are not read. First unused bit index is 0. 
RTL Name 'rsrtequ', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 31.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for wmem_reg. 
RTL Name 'wmem_reg', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 128.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for wreg_reg. 
RTL Name 'wreg_reg', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 127.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'malu' are not read. First unused bit index is 0. 
RTL Name 'malu', Hierarchy 'DataMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v', Line 24.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'alu' are not set. First unset bit index is 0. 
RTL Name 'alu', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 34.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'aluc' are not set. First unset bit index is 3. 
RTL Name 'aluc', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 39.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'drn' are not set. First unset bit index is 5. 
RTL Name 'drn', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 33.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'ern' are not set. First unset bit index is 5. 
RTL Name 'ern', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 33.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'jal' are not set. First unset bit index is 0. 
RTL Name 'jal', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 34.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'm2reg' are not set. First unset bit index is 1. 
RTL Name 'm2reg', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 33.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'pcsrc' are not set. First unset bit index is 0. 
RTL Name 'pcsrc', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 40.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'sext' declared and are not set.
RTL Name 'sext', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'wreg' are not set. First unset bit index is 1. 
RTL Name 'wreg', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 33.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'eimm32' was assigned but not read. 
RTL Name 'eimm32', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 65.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'wm2reg' was assigned but not read. 
RTL Name 'wm2reg', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 43.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'dpc4' are not read. First unused bit index is 0. 
RTL Name 'dpc4', Hierarchy 'ID_JumpPCconcatination', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v', Line 25.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for dimm32_reg. 
RTL Name 'dimm32_reg', Hierarchy 'ImmediateExtender', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v', Line 32.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[35]' are not set. First unset bit index is 0. 
RTL Name 'rom[35]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[36]' are not set. First unset bit index is 0. 
RTL Name 'rom[36]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[37]' are not set. First unset bit index is 0. 
RTL Name 'rom[37]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[38]' are not set. First unset bit index is 0. 
RTL Name 'rom[38]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[39]' are not set. First unset bit index is 0. 
RTL Name 'rom[39]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[40]' are not set. First unset bit index is 0. 
RTL Name 'rom[40]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[41]' are not set. First unset bit index is 0. 
RTL Name 'rom[41]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[42]' are not set. First unset bit index is 0. 
RTL Name 'rom[42]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[43]' are not set. First unset bit index is 0. 
RTL Name 'rom[43]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[44]' are not set. First unset bit index is 0. 
RTL Name 'rom[44]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[45]' are not set. First unset bit index is 0. 
RTL Name 'rom[45]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[46]' are not set. First unset bit index is 0. 
RTL Name 'rom[46]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[47]' are not set. First unset bit index is 0. 
RTL Name 'rom[47]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[48]' are not set. First unset bit index is 0. 
RTL Name 'rom[48]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[49]' are not set. First unset bit index is 0. 
RTL Name 'rom[49]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[50]' are not set. First unset bit index is 0. 
RTL Name 'rom[50]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[51]' are not set. First unset bit index is 0. 
RTL Name 'rom[51]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[52]' are not set. First unset bit index is 0. 
RTL Name 'rom[52]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[53]' are not set. First unset bit index is 0. 
RTL Name 'rom[53]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[54]' are not set. First unset bit index is 0. 
RTL Name 'rom[54]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[55]' are not set. First unset bit index is 0. 
RTL Name 'rom[55]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[56]' are not set. First unset bit index is 0. 
RTL Name 'rom[56]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[57]' are not set. First unset bit index is 0. 
RTL Name 'rom[57]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[58]' are not set. First unset bit index is 0. 
RTL Name 'rom[58]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[59]' are not set. First unset bit index is 0. 
RTL Name 'rom[59]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[60]' are not set. First unset bit index is 0. 
RTL Name 'rom[60]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[61]' are not set. First unset bit index is 0. 
RTL Name 'rom[61]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[62]' are not set. First unset bit index is 0. 
RTL Name 'rom[62]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[63]' are not set. First unset bit index is 0. 
RTL Name 'rom[63]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'pc' are not read. First unused bit index is 0. 
RTL Name 'pc', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 23.
INFO: [Synth 37-85] Total of 55 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 7195.539 ; gain = 0.000
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
INFO: [Synth 8-11241] undeclared symbol 'eimm32', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'immOut' does not match port width (32) of module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:51]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:59]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (1) of port connection 'eimm32' does not match port width (32) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
WARNING: [Synth 8-7071] port 'wm2reg' of module 'WbMux' is unconnected for instance 'WB_wbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
WARNING: [Synth 8-7023] instance 'WB_wbMux' of module 'WbMux' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net sext in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net shift in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net jal in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net pcsrc in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.059 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 7195.539 ; gain = 0.000
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
INFO: [Synth 8-11241] undeclared symbol 'eimm32', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'immOut' does not match port width (32) of module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:51]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:59]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (1) of port connection 'eimm32' does not match port width (32) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
WARNING: [Synth 8-7071] port 'wm2reg' of module 'WbMux' is unconnected for instance 'WB_wbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
WARNING: [Synth 8-7023] instance 'WB_wbMux' of module 'WbMux' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net sext in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net shift in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net jal in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net pcsrc in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 7195.539 ; gain = 0.000
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
INFO: [Synth 8-11241] undeclared symbol 'eimm32', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:59]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (1) of port connection 'eimm32' does not match port width (32) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
WARNING: [Synth 8-7071] port 'wm2reg' of module 'WbMux' is unconnected for instance 'WB_wbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
WARNING: [Synth 8-7023] instance 'WB_wbMux' of module 'WbMux' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net sext in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net shift in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net jal in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net pcsrc in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 7195.539 ; gain = 0.000
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
INFO: [Synth 8-11241] undeclared symbol 'eimm32', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:59]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (1) of port connection 'eimm32' does not match port width (32) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
WARNING: [Synth 8-7071] port 'wm2reg' of module 'WbMux' is unconnected for instance 'WB_wbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
WARNING: [Synth 8-7023] instance 'WB_wbMux' of module 'WbMux' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net sext in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net shift in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net jal in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net pcsrc in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 7195.539 ; gain = 0.000
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
INFO: [Synth 8-11241] undeclared symbol 'eimm32', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:59]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (1) of port connection 'eimm32' does not match port width (32) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
WARNING: [Synth 8-7071] port 'wm2reg' of module 'WbMux' is unconnected for instance 'WB_wbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
WARNING: [Synth 8-7023] instance 'WB_wbMux' of module 'WbMux' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net sext in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net shift in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net jal in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net pcsrc in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 7195.539 ; gain = 0.000
refresh_design
ERROR: [Synth 8-2716] syntax error near 'drn' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:33]
ERROR: [Synth 8-2716] syntax error near ';' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:34]
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
INFO: [Synth 8-11241] undeclared symbol 'drn', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:57]
INFO: [Synth 8-10285] module 'Datapath' is ignored due to previous errors [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:91]
INFO: [Synth 8-9084] Verilog file 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v' ignored due to errors
Failed to read verilog 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v'
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 7195.539 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:59]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
WARNING: [Synth 8-7071] port 'wm2reg' of module 'WbMux' is unconnected for instance 'WB_wbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
WARNING: [Synth 8-7023] instance 'WB_wbMux' of module 'WbMux' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net sext in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net shift in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net jal in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net pcsrc in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 7195.539 ; gain = 0.000
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:59]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
WARNING: [Synth 8-7071] port 'wm2reg' of module 'WbMux' is unconnected for instance 'WB_wbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
WARNING: [Synth 8-7023] instance 'WB_wbMux' of module 'WbMux' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net sext in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net shift in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net jal in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net pcsrc in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 7195.539 ; gain = 0.000
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:59]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
WARNING: [Synth 8-7071] port 'wm2reg' of module 'WbMux' is unconnected for instance 'WB_wbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
WARNING: [Synth 8-7023] instance 'WB_wbMux' of module 'WbMux' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net sext in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net shift in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net jal in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net pcsrc in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 7195.539 ; gain = 0.000
synth_design -top Datapath -part xc7z010clg400-1 -lint 
Command: synth_design -top Datapath -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (2#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (3#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (4#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (5#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (6#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (7#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (8#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (9#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (10#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (11#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (12#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (13#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (14#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (15#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:59]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-3848] Net sext in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net shift in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net jal in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net pcsrc in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:43]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (16#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (17#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (18#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (19#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (20#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (21#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (22#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (23#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (24#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (25#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (26#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (27#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
WARNING: [Synth 8-7071] port 'wm2reg' of module 'WbMux' is unconnected for instance 'WB_wbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
WARNING: [Synth 8-7023] instance 'WB_wbMux' of module 'WbMux' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (28#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Dec  2 00:01:00 2023
| Host         : TANNERKLEINTOP running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-5  | 38           | 0        |
| ASSIGN-6  | 2            | 0        |
| ASSIGN-7  | 2            | 0        |
| ASSIGN-9  | 4            | 0        |
| ASSIGN-10 | 4            | 0        |
| INFER-1   | 4            | 0        |
| INFER-2   | 1            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-88] [INFER-1]Inferred latch found for r_reg. 
RTL Name 'r_reg', Hierarchy 'ALU', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v', Line 42.
WARNING: [Synth 37-75] [INFER-2]Case statement items not fully specified and does not have a default item. 
Hierarchy 'ALU', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v', Line 41.
WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'wmem'.
RTL Name 'wmem', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 34.
WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'wreg'.
RTL Name 'wreg', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 34.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'jal' are not set. First unset bit index is 0. 
RTL Name 'jal', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 42.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'pcsrc' are not set. First unset bit index is 0. 
RTL Name 'pcsrc', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 43.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'sext' are not set. First unset bit index is 0. 
RTL Name 'sext', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 42.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'shift' are not set. First unset bit index is 0. 
RTL Name 'shift', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 42.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'rsrtequ' are not read. First unused bit index is 0. 
RTL Name 'rsrtequ', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 31.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for wmem_reg. 
RTL Name 'wmem_reg', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 128.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for wreg_reg. 
RTL Name 'wreg_reg', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 127.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'malu' are not read. First unused bit index is 0. 
RTL Name 'malu', Hierarchy 'DataMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v', Line 24.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'alu' are not set. First unset bit index is 0. 
RTL Name 'alu', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 34.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'aluc' are not set. First unset bit index is 3. 
RTL Name 'aluc', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 39.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'drn' are not set. First unset bit index is 5. 
RTL Name 'drn', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 33.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'ern' are not set. First unset bit index is 5. 
RTL Name 'ern', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 33.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'jal' are not set. First unset bit index is 0. 
RTL Name 'jal', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 34.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'm2reg' are not set. First unset bit index is 1. 
RTL Name 'm2reg', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 33.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'pcsrc' are not set. First unset bit index is 0. 
RTL Name 'pcsrc', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 40.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'sext' declared and are not set.
RTL Name 'sext', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'wreg' are not set. First unset bit index is 1. 
RTL Name 'wreg', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 33.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'eimm32' are not read. First unread bit index is 0. 
RTL Name 'eimm32', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 33.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'wm2reg' was assigned but not read. 
RTL Name 'wm2reg', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 43.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'dpc4' are not read. First unused bit index is 0. 
RTL Name 'dpc4', Hierarchy 'ID_JumpPCconcatination', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v', Line 25.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for dimm32_reg. 
RTL Name 'dimm32_reg', Hierarchy 'ImmediateExtender', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v', Line 32.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[35]' are not set. First unset bit index is 0. 
RTL Name 'rom[35]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[36]' are not set. First unset bit index is 0. 
RTL Name 'rom[36]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[37]' are not set. First unset bit index is 0. 
RTL Name 'rom[37]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[38]' are not set. First unset bit index is 0. 
RTL Name 'rom[38]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[39]' are not set. First unset bit index is 0. 
RTL Name 'rom[39]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[40]' are not set. First unset bit index is 0. 
RTL Name 'rom[40]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[41]' are not set. First unset bit index is 0. 
RTL Name 'rom[41]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[42]' are not set. First unset bit index is 0. 
RTL Name 'rom[42]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[43]' are not set. First unset bit index is 0. 
RTL Name 'rom[43]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[44]' are not set. First unset bit index is 0. 
RTL Name 'rom[44]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[45]' are not set. First unset bit index is 0. 
RTL Name 'rom[45]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[46]' are not set. First unset bit index is 0. 
RTL Name 'rom[46]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[47]' are not set. First unset bit index is 0. 
RTL Name 'rom[47]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[48]' are not set. First unset bit index is 0. 
RTL Name 'rom[48]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[49]' are not set. First unset bit index is 0. 
RTL Name 'rom[49]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[50]' are not set. First unset bit index is 0. 
RTL Name 'rom[50]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[51]' are not set. First unset bit index is 0. 
RTL Name 'rom[51]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[52]' are not set. First unset bit index is 0. 
RTL Name 'rom[52]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[53]' are not set. First unset bit index is 0. 
RTL Name 'rom[53]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[54]' are not set. First unset bit index is 0. 
RTL Name 'rom[54]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[55]' are not set. First unset bit index is 0. 
RTL Name 'rom[55]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[56]' are not set. First unset bit index is 0. 
RTL Name 'rom[56]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[57]' are not set. First unset bit index is 0. 
RTL Name 'rom[57]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[58]' are not set. First unset bit index is 0. 
RTL Name 'rom[58]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[59]' are not set. First unset bit index is 0. 
RTL Name 'rom[59]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[60]' are not set. First unset bit index is 0. 
RTL Name 'rom[60]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[61]' are not set. First unset bit index is 0. 
RTL Name 'rom[61]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[62]' are not set. First unset bit index is 0. 
RTL Name 'rom[62]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[63]' are not set. First unset bit index is 0. 
RTL Name 'rom[63]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'pc' are not read. First unused bit index is 0. 
RTL Name 'pc', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 23.
INFO: [Synth 37-85] Total of 55 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 7195.539 ; gain = 0.000
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:59]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
ERROR: [Synth 8-11365] for the instance 'EXE_ALUMuxA' of module 'EXE_ALUMux2' declared at 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23', named port connection 'sa' does not exist [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:69]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 7195.539 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
synth_design -top Datapath -part xc7z010clg400-1 -lint 
Command: synth_design -top Datapath -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (2#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (3#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (4#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (5#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (6#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (7#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (8#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (9#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (10#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (11#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (12#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (13#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (14#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (15#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:59]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-3848] Net sext in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net shift in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net jal in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net pcsrc in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:43]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (16#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (17#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (18#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (19#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
ERROR: [Synth 8-11365] for the instance 'EXE_ALUMuxA' of module 'EXE_ALUMux2' declared at 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23', named port connection 'sa' does not exist [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:69]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 47 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
synth_design -top Datapath -part xc7z010clg400-1 -lint 
Command: synth_design -top Datapath -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (2#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (3#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (4#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (5#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (6#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (7#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (8#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (9#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (10#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (11#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (12#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (13#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (14#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (15#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:59]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-3848] Net sext in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net shift in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net jal in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net pcsrc in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:43]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (16#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (17#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (18#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (19#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (20#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (21#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (22#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (23#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (24#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (25#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (26#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (27#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
WARNING: [Synth 8-7071] port 'wm2reg' of module 'WbMux' is unconnected for instance 'WB_wbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
WARNING: [Synth 8-7023] instance 'WB_wbMux' of module 'WbMux' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (28#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Dec  2 00:05:10 2023
| Host         : TANNERKLEINTOP running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-5  | 38           | 0        |
| ASSIGN-6  | 2            | 0        |
| ASSIGN-7  | 2            | 0        |
| ASSIGN-9  | 4            | 0        |
| ASSIGN-10 | 4            | 0        |
| INFER-1   | 4            | 0        |
| INFER-2   | 1            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-88] [INFER-1]Inferred latch found for r_reg. 
RTL Name 'r_reg', Hierarchy 'ALU', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v', Line 42.
WARNING: [Synth 37-75] [INFER-2]Case statement items not fully specified and does not have a default item. 
Hierarchy 'ALU', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v', Line 41.
WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'wmem'.
RTL Name 'wmem', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 34.
WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'wreg'.
RTL Name 'wreg', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 34.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'jal' are not set. First unset bit index is 0. 
RTL Name 'jal', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 42.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'pcsrc' are not set. First unset bit index is 0. 
RTL Name 'pcsrc', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 43.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'sext' are not set. First unset bit index is 0. 
RTL Name 'sext', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 42.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'shift' are not set. First unset bit index is 0. 
RTL Name 'shift', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 42.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'rsrtequ' are not read. First unused bit index is 0. 
RTL Name 'rsrtequ', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 31.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for wmem_reg. 
RTL Name 'wmem_reg', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 128.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for wreg_reg. 
RTL Name 'wreg_reg', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 127.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'malu' are not read. First unused bit index is 0. 
RTL Name 'malu', Hierarchy 'DataMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v', Line 24.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'alu' are not set. First unset bit index is 0. 
RTL Name 'alu', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 34.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'aluc' are not set. First unset bit index is 3. 
RTL Name 'aluc', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 39.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'drn' are not set. First unset bit index is 5. 
RTL Name 'drn', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 33.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'ern' are not set. First unset bit index is 5. 
RTL Name 'ern', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 33.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'jal' are not set. First unset bit index is 0. 
RTL Name 'jal', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 34.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'm2reg' are not set. First unset bit index is 1. 
RTL Name 'm2reg', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 33.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'pcsrc' are not set. First unset bit index is 0. 
RTL Name 'pcsrc', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 40.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'sext' declared and are not set.
RTL Name 'sext', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'wreg' are not set. First unset bit index is 1. 
RTL Name 'wreg', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 33.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'eimm32' are not read. First unread bit index is 0. 
RTL Name 'eimm32', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 33.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'wm2reg' was assigned but not read. 
RTL Name 'wm2reg', Hierarchy 'Datapath', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v', Line 43.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'dpc4' are not read. First unused bit index is 0. 
RTL Name 'dpc4', Hierarchy 'ID_JumpPCconcatination', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v', Line 25.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for dimm32_reg. 
RTL Name 'dimm32_reg', Hierarchy 'ImmediateExtender', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v', Line 32.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[35]' are not set. First unset bit index is 0. 
RTL Name 'rom[35]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[36]' are not set. First unset bit index is 0. 
RTL Name 'rom[36]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[37]' are not set. First unset bit index is 0. 
RTL Name 'rom[37]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[38]' are not set. First unset bit index is 0. 
RTL Name 'rom[38]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[39]' are not set. First unset bit index is 0. 
RTL Name 'rom[39]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[40]' are not set. First unset bit index is 0. 
RTL Name 'rom[40]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[41]' are not set. First unset bit index is 0. 
RTL Name 'rom[41]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[42]' are not set. First unset bit index is 0. 
RTL Name 'rom[42]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[43]' are not set. First unset bit index is 0. 
RTL Name 'rom[43]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[44]' are not set. First unset bit index is 0. 
RTL Name 'rom[44]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[45]' are not set. First unset bit index is 0. 
RTL Name 'rom[45]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[46]' are not set. First unset bit index is 0. 
RTL Name 'rom[46]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[47]' are not set. First unset bit index is 0. 
RTL Name 'rom[47]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[48]' are not set. First unset bit index is 0. 
RTL Name 'rom[48]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[49]' are not set. First unset bit index is 0. 
RTL Name 'rom[49]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[50]' are not set. First unset bit index is 0. 
RTL Name 'rom[50]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[51]' are not set. First unset bit index is 0. 
RTL Name 'rom[51]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[52]' are not set. First unset bit index is 0. 
RTL Name 'rom[52]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[53]' are not set. First unset bit index is 0. 
RTL Name 'rom[53]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[54]' are not set. First unset bit index is 0. 
RTL Name 'rom[54]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[55]' are not set. First unset bit index is 0. 
RTL Name 'rom[55]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[56]' are not set. First unset bit index is 0. 
RTL Name 'rom[56]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[57]' are not set. First unset bit index is 0. 
RTL Name 'rom[57]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[58]' are not set. First unset bit index is 0. 
RTL Name 'rom[58]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[59]' are not set. First unset bit index is 0. 
RTL Name 'rom[59]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[60]' are not set. First unset bit index is 0. 
RTL Name 'rom[60]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[61]' are not set. First unset bit index is 0. 
RTL Name 'rom[61]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[62]' are not set. First unset bit index is 0. 
RTL Name 'rom[62]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[63]' are not set. First unset bit index is 0. 
RTL Name 'rom[63]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'pc' are not read. First unused bit index is 0. 
RTL Name 'pc', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 23.
INFO: [Synth 37-85] Total of 55 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 7195.539 ; gain = 0.000
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:59]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
WARNING: [Synth 8-7071] port 'wm2reg' of module 'WbMux' is unconnected for instance 'WB_wbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
WARNING: [Synth 8-7023] instance 'WB_wbMux' of module 'WbMux' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net sext in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net shift in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net jal in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net pcsrc in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 7195.539 ; gain = 0.000
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:59]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
WARNING: [Synth 8-7071] port 'wm2reg' of module 'WbMux' is unconnected for instance 'WB_wbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
WARNING: [Synth 8-7023] instance 'WB_wbMux' of module 'WbMux' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net sext in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net shift in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net jal in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net pcsrc in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.062 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 7195.539 ; gain = 0.000
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:59]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
WARNING: [Synth 8-7071] port 'wm2reg' of module 'WbMux' is unconnected for instance 'WB_wbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
WARNING: [Synth 8-7023] instance 'WB_wbMux' of module 'WbMux' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net sext in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net shift in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net jal in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net pcsrc in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 7195.539 ; gain = 0.000
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:59]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
WARNING: [Synth 8-7071] port 'wm2reg' of module 'WbMux' is unconnected for instance 'WB_wbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
WARNING: [Synth 8-7023] instance 'WB_wbMux' of module 'WbMux' has 4 connections declared, but only 3 given [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:79]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net sext in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net shift in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net jal in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net pcsrc in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:43]
WARNING: [Synth 8-3848] Net sa in module/entity Datapath does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.061 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 7195.539 ; gain = 0.000
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:59]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net sext in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net shift in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net jal in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net pcsrc in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:43]
WARNING: [Synth 8-3848] Net sa in module/entity Datapath does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 7195.539 ; gain = 0.000
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:59]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net sext in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net shift in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net jal in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net pcsrc in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 7195.539 ; gain = 0.000
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:59]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net sext in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net shift in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net jal in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net pcsrc in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 7195.539 ; gain = 0.000
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:46]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:51]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:58]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:60]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:63]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:63]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:66]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:66]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:74]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:76]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:76]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:78]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:78]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net sext in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net shift in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net jal in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net pcsrc in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 7195.539 ; gain = 0.000
synth_design -top Datapath -part xc7z010clg400-1 -lint 
Command: synth_design -top Datapath -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-83] Releasing license: Synthesis
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Common 17-344] 'synth_design' was cancelled
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:57]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:59]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'drn' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern0' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:73]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ern' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
WARNING: [Synth 8-689] width (32) of port connection 'mrn' does not match port width (5) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net sext in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net shift in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net jal in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net pcsrc in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 7195.539 ; gain = 0.000
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:59]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net sext in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net shift in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net jal in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net pcsrc in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 7195.539 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'jpc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'jpc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm2reg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 7195.539 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'jpc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'jpc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm2reg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 7195.539 ; gain = 0.000
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:59]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
ERROR: [Synth 8-11365] for the instance 'EXE_ALUMuxB' of module 'ALUMux' declared at 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23', named port connection 'eimm32' does not exist [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:70]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
ERROR: [Synth 8-6156] failed synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 7195.539 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'wpcir', assumed default net type 'wire' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:45]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'jpc' does not match port width (26) of module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:59]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wreg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'm2reg' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'jal' does not match port width (1) of module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'mwreg' does not match port width (1) of module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net sext in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net shift in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net jal in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:42]
WARNING: [Synth 8-3848] Net pcsrc in module/entity ControlUnit does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 7195.539 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 7195.539 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'jpc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'jpc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm2reg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 7195.539 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'jpc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'jpc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm2reg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 7195.539 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 7195.539 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 7393.539 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'clrn' on this module [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v:37]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 7393.539 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 7393.539 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'jpc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'jpc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm2reg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 7393.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 7394.000 ; gain = 0.461
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 7394.000 ; gain = 0.461
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 7394.000 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'jpc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'jpc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm2reg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 7394.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 7394.000 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 7394.000 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 7394.000 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'jpc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'jpc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm2reg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 7394.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 7394.000 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 7394.000 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 7394.000 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'jpc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'jpc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm2reg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 7394.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 7394.000 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 7394.000 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 7394.000 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'jpc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'jpc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm2reg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 7394.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 7394.000 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 7394.000 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 7394.000 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'jpc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'jpc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm2reg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 7394.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 7394.000 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 7394.000 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 7394.000 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'jpc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'jpc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm2reg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 7394.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 7394.000 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 7394.000 ; gain = 0.000
add_wave {{/TestBench/Datapath}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 7394.000 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 7394.000 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'jpc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'jpc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm2reg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'mwreg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 7394.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 7394.000 ; gain = 0.000
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 7394.000 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 7394.000 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 7992.422 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'nextPc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'nextPc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'jpc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'drn' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'jpc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'mrn' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:126]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'drn' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ern0' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ern' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'mrn' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'mrn' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 7992.422 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 7992.422 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 7992.422 ; gain = 0.000
current_wave_config {Untitled 29}
Untitled 29
add_wave {{/TestBench/Datapath}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 7992.422 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 7992.422 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'nextPc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'nextPc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'jpc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'drn' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'jpc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'mrn' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:126]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'drn' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ern0' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ern' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'mrn' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'mrn' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 7992.422 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 7992.422 ; gain = 0.000
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 7992.422 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 7992.422 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8154.703 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'jpc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'drn' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'jpc' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'mrn' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:126]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'drn' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ern0' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ern' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'mrn' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'mrn' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 8154.703 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 8154.703 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 8154.703 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 8154.703 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'drn' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'mrn' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:126]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'drn' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ern0' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ern' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'mrn' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'mrn' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:142]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 8154.703 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 8154.703 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 8154.703 ; gain = 0.000
add_wave {{/TestBench/Datapath}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'drn' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'mrn' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:126]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'drn' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ern0' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ern' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'mrn' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'mrn' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:142]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 8183.777 ; gain = 1.102
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8204.492 ; gain = 20.715
relaunch_sim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 8204.492 ; gain = 21.816
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 8257.477 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 8257.477 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 8257.477 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 8257.477 ; gain = 0.000
add_wave {{/TestBench/Datapath}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8257.477 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 8257.477 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 8268.113 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8268.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 8268.113 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 8268.113 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 8268.113 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-151] case item 6'b001000 is unreachable [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:60]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:57]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 8268.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 8268.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 8268.113 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 8268.113 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 8268.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8268.113 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8268.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 8268.113 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 8268.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 8268.113 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 8268.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 8268.113 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 8268.113 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 8268.113 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-151] case item 6'b001000 is unreachable [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:60]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:57]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 8268.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 8268.113 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 8268.113 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 8268.113 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 8268.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 8268.113 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 8268.113 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 8365.320 ; gain = 6.516
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
WARNING: [Synth 8-151] case item 6'b001000 is unreachable [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:60]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:57]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 8365.332 ; gain = 6.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 8366.320 ; gain = 7.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 8366.320 ; gain = 7.516
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 8378.000 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:37 . Memory (MB): peak = 8378.000 ; gain = 19.195
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 8378.000 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:60]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:57]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 8378.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 8378.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 8378.000 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 8378.000 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 8378.000 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8378.000 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 8378.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 8378.000 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 8378.000 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8378.000 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 8378.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 8378.000 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 8378.000 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8378.000 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8378.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 8378.000 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 8378.000 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8378.000 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8378.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 8378.000 ; gain = 0.000
# run 1000ns
xsim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 8378.000 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 8378.000 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8378.000 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8378.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 8378.000 ; gain = 0.000
# run 1000ns
xsim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 8378.000 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 8378.000 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8378.000 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8378.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 8378.000 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 8378.000 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8378.000 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8378.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 8378.000 ; gain = 0.000
# run 1000ns
xsim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 8378.000 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 8378.000 ; gain = 0.000
current_wave_config {Untitled 45}
Untitled 45
add_wave {{/TestBench/Datapath}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8547.684 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8547.684 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8547.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8547.684 ; gain = 0.000
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 8567.426 ; gain = 19.742
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 8567.426 ; gain = 24.352
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8837.055 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8837.055 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 8837.055 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 8837.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8837.055 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 8837.055 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 8837.055 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 8837.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8837.055 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 8837.055 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 8837.055 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 8837.055 ; gain = 0.000
current_wave_config {Untitled 48}
Untitled 48
add_wave {{/TestBench/Datapath}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8837.055 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8837.055 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8837.055 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8837.055 ; gain = 0.000
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 8837.055 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 8837.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 8837.055 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8837.055 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 8837.055 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 8837.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8837.055 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'pc4' on this module [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:110]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 8837.055 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8837.055 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'pc4' on this module [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:110]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 8837.055 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8837.055 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 8837.055 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 8837.055 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 8837.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8859.941 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8859.941 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 8859.941 ; gain = 0.000
# run 1000ns
xsim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 8859.941 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 8859.941 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 8859.941 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:60]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:57]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 8859.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 8859.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 8859.941 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 8859.941 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 8859.941 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 8859.941 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:58]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 8859.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 8859.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 8859.941 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 8859.941 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 8859.941 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8859.941 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8859.941 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 8859.941 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 8859.941 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 9046.609 ; gain = 0.000
# run 1000ns
xsim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 9046.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 9046.609 ; gain = 0.000
# run 1000ns
xsim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 9046.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 9046.609 ; gain = 0.000
# run 1000ns
xsim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 9046.609 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'pc' is not permitted [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:117]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 9046.609 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 9046.609 ; gain = 0.000
# run 1000ns
xsim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 9046.609 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 9046.609 ; gain = 0.000
# run 1000ns
xsim: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 9046.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 9046.609 ; gain = 0.000
xsim: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 9046.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 9046.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 9046.609 ; gain = 0.000
# run 1000ns
xsim: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 9046.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 9046.609 ; gain = 0.000
# run 1000ns
xsim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 9046.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 9046.609 ; gain = 0.000
# run 1000ns
xsim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 9046.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 9046.609 ; gain = 0.000
# run 1000ns
xsim: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 9046.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 9046.609 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 9046.609 ; gain = 0.000
current_wave_config {Untitled 64}
Untitled 64
add_wave {{/TestBench/Datapath/IFIDpipeline/dinstOut}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 9163.359 ; gain = 17.547
relaunch_sim: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 9163.359 ; gain = 19.047
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 9195.418 ; gain = 12.477
# run 1000ns
xsim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 9195.418 ; gain = 12.477
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 9195.418 ; gain = 12.477
synth_design -top Datapath -part xc7z010clg400-1 -lint 
Command: synth_design -top Datapath -part xc7z010clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 9195.418 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (2#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (3#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (4#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (5#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (6#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (7#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (8#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (9#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (10#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (11#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (12#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (13#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (14#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (15#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:58]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (16#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (17#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (18#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (19#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (20#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (21#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (22#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (23#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (24#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (25#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (26#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (27#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (28#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 9195.418 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Dec  2 21:39:25 2023
| Host         : TANNERKLEINTOP running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-5  | 29           | 0        |
| ASSIGN-7  | 2            | 0        |
| ASSIGN-10 | 4            | 0        |
| INFER-1   | 14           | 0        |
| INFER-2   | 3            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-88] [INFER-1]Inferred latch found for r_reg. 
RTL Name 'r_reg', Hierarchy 'ALU', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v', Line 42.
WARNING: [Synth 37-75] [INFER-2]Case statement items not fully specified and does not have a default item. 
Hierarchy 'ALU', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v', Line 41.
WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'wmem'.
RTL Name 'wmem', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 34.
WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'wreg'.
RTL Name 'wreg', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 34.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for aluc_reg. 
RTL Name 'aluc_reg', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 63.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for aluimm_reg. 
RTL Name 'aluimm_reg', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 67.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for jal_reg. 
RTL Name 'jal_reg', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 70.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for m2reg_reg. 
RTL Name 'm2reg_reg', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 65.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for pcsrc_reg. 
RTL Name 'pcsrc_reg', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 72.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for regrt_reg. 
RTL Name 'regrt_reg', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 68.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sext_reg. 
RTL Name 'sext_reg', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 69.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for shift_reg. 
RTL Name 'shift_reg', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 71.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for wmem_reg. 
RTL Name 'wmem_reg', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 342.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for wmem_reg. 
RTL Name 'wmem_reg', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 66.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for wreg_reg. 
RTL Name 'wreg_reg', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 341.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for wreg_reg. 
RTL Name 'wreg_reg', Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 64.
WARNING: [Synth 37-75] [INFER-2]Case statement items not fully specified and does not have a default item. 
Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 58.
WARNING: [Synth 37-75] [INFER-2]Case statement items not fully specified and does not have a default item. 
Hierarchy 'ControlUnit', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v', Line 61.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'malu' are not read. First unused bit index is 0. 
RTL Name 'malu', Hierarchy 'DataMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v', Line 24.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'dpc4' are not read. First unused bit index is 0. 
RTL Name 'dpc4', Hierarchy 'ID_JumpPCconcatination', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v', Line 25.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for dimm32_reg. 
RTL Name 'dimm32_reg', Hierarchy 'ImmediateExtender', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v', Line 32.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[35]' are not set. First unset bit index is 0. 
RTL Name 'rom[35]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[36]' are not set. First unset bit index is 0. 
RTL Name 'rom[36]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[37]' are not set. First unset bit index is 0. 
RTL Name 'rom[37]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[38]' are not set. First unset bit index is 0. 
RTL Name 'rom[38]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[39]' are not set. First unset bit index is 0. 
RTL Name 'rom[39]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[40]' are not set. First unset bit index is 0. 
RTL Name 'rom[40]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[41]' are not set. First unset bit index is 0. 
RTL Name 'rom[41]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[42]' are not set. First unset bit index is 0. 
RTL Name 'rom[42]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[43]' are not set. First unset bit index is 0. 
RTL Name 'rom[43]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[44]' are not set. First unset bit index is 0. 
RTL Name 'rom[44]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[45]' are not set. First unset bit index is 0. 
RTL Name 'rom[45]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[46]' are not set. First unset bit index is 0. 
RTL Name 'rom[46]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[47]' are not set. First unset bit index is 0. 
RTL Name 'rom[47]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[48]' are not set. First unset bit index is 0. 
RTL Name 'rom[48]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[49]' are not set. First unset bit index is 0. 
RTL Name 'rom[49]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[50]' are not set. First unset bit index is 0. 
RTL Name 'rom[50]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[51]' are not set. First unset bit index is 0. 
RTL Name 'rom[51]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[52]' are not set. First unset bit index is 0. 
RTL Name 'rom[52]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[53]' are not set. First unset bit index is 0. 
RTL Name 'rom[53]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[54]' are not set. First unset bit index is 0. 
RTL Name 'rom[54]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[55]' are not set. First unset bit index is 0. 
RTL Name 'rom[55]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[56]' are not set. First unset bit index is 0. 
RTL Name 'rom[56]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[57]' are not set. First unset bit index is 0. 
RTL Name 'rom[57]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[58]' are not set. First unset bit index is 0. 
RTL Name 'rom[58]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[59]' are not set. First unset bit index is 0. 
RTL Name 'rom[59]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[60]' are not set. First unset bit index is 0. 
RTL Name 'rom[60]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[61]' are not set. First unset bit index is 0. 
RTL Name 'rom[61]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[62]' are not set. First unset bit index is 0. 
RTL Name 'rom[62]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'rom[63]' are not set. First unset bit index is 0. 
RTL Name 'rom[63]', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 26.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'pc' are not read. First unused bit index is 0. 
RTL Name 'pc', Hierarchy 'InstructionMemory', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v', Line 23.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'clrn' are not read. First unused bit index is 0. 
RTL Name 'clrn', Hierarchy 'RegisterFile', File 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v', Line 32.
INFO: [Synth 37-85] Total of 52 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 9195.418 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 9290.668 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 81 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 9290.668 ; gain = 95.250
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 9290.668 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'instOut' on this module [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v:37]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 9290.668 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 9290.668 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 9290.668 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 9290.668 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 9290.668 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 9290.668 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:58]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 9290.668 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 9290.668 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 9290.668 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.068 . Memory (MB): peak = 9290.668 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 9290.668 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 9290.668 ; gain = 0.000
# run 1000ns
xsim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 9290.668 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 9290.668 ; gain = 0.000
current_wave_config {Untitled 67}
Untitled 67
add_wave {{/TestBench/Datapath/WB_wbMux}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 9290.668 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 9290.668 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 9290.668 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 9290.668 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 9290.668 ; gain = 0.000
# run 1000ns
xsim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 9290.668 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 9290.668 ; gain = 0.000
current_wave_config {Untitled 68}
Untitled 68
add_wave {{/TestBench/Datapath/WB_wbMux}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 9290.668 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 9290.668 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 9290.668 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9290.668 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 9290.668 ; gain = 0.000
# run 1000ns
xsim: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 9290.668 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 9290.668 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 9306.414 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9306.414 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 9306.949 ; gain = 0.535
# run 1000ns
xsim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 9306.949 ; gain = 0.535
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 9306.949 ; gain = 0.535
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 9398.688 ; gain = 0.227
# run 1000ns
xsim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 9398.688 ; gain = 0.227
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 9398.688 ; gain = 0.227
launch_runs synth_1 -jobs 2
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Dec  4 11:04:49 2023] Launched synth_1...
Run output will be captured here: C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.runs/synth_1/runme.log
close_design
close_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 9402.945 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 9402.945 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 9402.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (inverted pins: WCLK) (RAMD32(x2)): 4 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 9402.945 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: Datapath
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 9443.160 ; gain = 40.215
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcAdder' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcAdder' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ProgramCounterMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ProgramCounterMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'IFIDpipelineReg' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFIDpipelineReg' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_addrLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_addrLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_immLS' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_immLS' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_BranchProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_BranchProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxA' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxA' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v:23]
INFO: [Synth 8-6157] synthesizing module 'Fwd_FwdMuxB' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Fwd_FwdMuxB' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegrtMultiplexer' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegrtMultiplexer' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_rsrtequCheck' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_rsrtequCheck' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_JumpPCconcatination' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_JumpPCconcatination' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:58]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v:22]
INFO: [Synth 8-6157] synthesizing module 'IDEXEpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ProgramCounter' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ProgramCounter' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUMux2' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUMux2' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_ALUoutMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_ALUoutMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_f' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_f' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXEMEMpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEMpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'MEMWBpipeline' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBpipeline' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net rom[35] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[36] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[37] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[38] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[39] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[40] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[41] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[42] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[43] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[44] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[45] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[46] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[47] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[48] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[49] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[50] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[51] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[52] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[53] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[54] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[55] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[56] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[57] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[58] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[59] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[60] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[61] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[62] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
WARNING: [Synth 8-3848] Net rom[63] in module/entity InstructionMemory does not have driver. [C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 9476.910 ; gain = 73.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 9497.586 ; gain = 94.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 9497.586 ; gain = 94.641
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 9497.586 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 9589.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 9615.734 ; gain = 212.789
61 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 9615.734 ; gain = 212.789
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 9639.496 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 9639.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 9639.496 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 9639.496 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 9639.496 ; gain = 0.000
# run 1000ns
xsim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 9639.496 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 9639.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TestBench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/EXEMEMpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEMpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUMux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUMux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ALUoutMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ALUoutMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/EXE_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/new/Fwd_FwdMuxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fwd_FwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_BranchProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_BranchProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_JumpPCconcatination.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_JumpPCconcatination
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_addrLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_addrLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_immLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_immLS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/ID_rsrtequCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_rsrtequCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/new/IF_ProgramCounterMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ProgramCounterMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/new/MEMWBpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/new/WbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sources_1/imports/CMPEN331_Lab5.srcs/sources_1/imports/CMPEN331_Lab4.srcs/sources_1/imports/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.srcs/sources_1/imports/CMPEN331_FinalProjectNoEC.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 9639.496 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.IF_ProgramCounterMux
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDpipelineReg
Compiling module xil_defaultlib.ID_addrLS
Compiling module xil_defaultlib.ID_immLS
Compiling module xil_defaultlib.ID_BranchProgramCounter
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Fwd_FwdMuxA
Compiling module xil_defaultlib.Fwd_FwdMuxB
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.RegrtMultiplexer
Compiling module xil_defaultlib.ID_rsrtequCheck
Compiling module xil_defaultlib.ID_JumpPCconcatination
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.IDEXEpipeline
Compiling module xil_defaultlib.EXE_ProgramCounter
Compiling module xil_defaultlib.EXE_ALUMux2
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_ALUoutMux
Compiling module xil_defaultlib.EXE_f
Compiling module xil_defaultlib.EXEMEMpipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBpipeline
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 9639.496 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tannerkleintop/Desktop/CMPEN 311/CMPEN331_FinalProjectEC/CMPEN331_FinalProjectEC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 9639.496 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 9639.496 ; gain = 0.000
current_wave_config {Untitled 74}
Untitled 74
add_wave {{/TestBench/Datapath/IF_InstructionMemory/instOut}} 
relaunch_sim
