$date
	Sat Apr 01 08:49:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_fsm_mealy_twoscomp $end
$var wire 1 ! N_out $end
$var reg 1 " A_in $end
$var reg 1 # clk_in $end
$var reg 1 $ rst_in $end
$scope module uut $end
$var wire 1 " A_in $end
$var wire 1 # clk_in $end
$var wire 1 $ rst_in $end
$var reg 1 ! N_out $end
$var reg 1 % nextState $end
$var reg 1 & state $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
1%
0$
0#
0"
x!
$end
#50000
0!
0%
1&
1#
#100000
1!
0#
1"
#150000
0!
0&
1#
#200000
1!
0#
0"
#250000
1#
#300000
0!
0#
1"
#350000
1#
#400000
1!
0#
0"
#450000
1#
#500000
0!
0#
1"
#550000
1#
#600000
1!
0#
0"
#650000
1#
#700000
1&
1!
0#
1"
1$
#750000
1#
#800000
0!
0#
0"
#850000
1#
#900000
1!
0#
1"
#950000
1#
#1000000
0!
0#
0"
