vendor_name = ModelSim
source_file = 1, C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test_adder/block_adder.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test_adder/test_adder.vhd
design_name = test_adder
instance = comp, \DOUT[0]~output\, DOUT[0]~output, test_adder, 1
instance = comp, \DOUT[1]~output\, DOUT[1]~output, test_adder, 1
instance = comp, \DOUT[2]~output\, DOUT[2]~output, test_adder, 1
instance = comp, \DOUT[3]~output\, DOUT[3]~output, test_adder, 1
instance = comp, \DOUT[4]~output\, DOUT[4]~output, test_adder, 1
instance = comp, \MCK~input\, MCK~input, test_adder, 1
instance = comp, \MCK~inputCLKENA0\, MCK~inputCLKENA0, test_adder, 1
instance = comp, \DIN_B[0]~input\, DIN_B[0]~input, test_adder, 1
instance = comp, \adder|DIN_Bd[0]~feeder\, adder|DIN_Bd[0]~feeder, test_adder, 1
instance = comp, \EN_L~input\, EN_L~input, test_adder, 1
instance = comp, \adder|DIN_Bd[0]\, adder|DIN_Bd[0], test_adder, 1
instance = comp, \DIN_A[0]~input\, DIN_A[0]~input, test_adder, 1
instance = comp, \adder|DIN_Ad[0]\, adder|DIN_Ad[0], test_adder, 1
instance = comp, \adder|Add0~1\, adder|Add0~1, test_adder, 1
instance = comp, \adder|DOUTd[0]\, adder|DOUTd[0], test_adder, 1
instance = comp, \adder|DOUTx[0]\, adder|DOUTx[0], test_adder, 1
instance = comp, \DIN_A[1]~input\, DIN_A[1]~input, test_adder, 1
instance = comp, \adder|DIN_Ad[1]~feeder\, adder|DIN_Ad[1]~feeder, test_adder, 1
instance = comp, \adder|DIN_Ad[1]\, adder|DIN_Ad[1], test_adder, 1
instance = comp, \DIN_B[1]~input\, DIN_B[1]~input, test_adder, 1
instance = comp, \adder|DIN_Bd[1]~feeder\, adder|DIN_Bd[1]~feeder, test_adder, 1
instance = comp, \adder|DIN_Bd[1]\, adder|DIN_Bd[1], test_adder, 1
instance = comp, \adder|Add0~5\, adder|Add0~5, test_adder, 1
instance = comp, \adder|DOUTd[1]\, adder|DOUTd[1], test_adder, 1
instance = comp, \adder|DOUTx[1]\, adder|DOUTx[1], test_adder, 1
instance = comp, \DIN_B[2]~input\, DIN_B[2]~input, test_adder, 1
instance = comp, \adder|DIN_Bd[2]~feeder\, adder|DIN_Bd[2]~feeder, test_adder, 1
instance = comp, \adder|DIN_Bd[2]\, adder|DIN_Bd[2], test_adder, 1
instance = comp, \DIN_A[2]~input\, DIN_A[2]~input, test_adder, 1
instance = comp, \adder|DIN_Ad[2]\, adder|DIN_Ad[2], test_adder, 1
instance = comp, \adder|Add0~9\, adder|Add0~9, test_adder, 1
instance = comp, \adder|DOUTd[2]\, adder|DOUTd[2], test_adder, 1
instance = comp, \adder|DOUTx[2]~feeder\, adder|DOUTx[2]~feeder, test_adder, 1
instance = comp, \adder|DOUTx[2]\, adder|DOUTx[2], test_adder, 1
instance = comp, \DIN_B[3]~input\, DIN_B[3]~input, test_adder, 1
instance = comp, \adder|DIN_Bd[3]~feeder\, adder|DIN_Bd[3]~feeder, test_adder, 1
instance = comp, \adder|DIN_Bd[3]\, adder|DIN_Bd[3], test_adder, 1
instance = comp, \DIN_A[3]~input\, DIN_A[3]~input, test_adder, 1
instance = comp, \adder|DIN_Ad[3]~feeder\, adder|DIN_Ad[3]~feeder, test_adder, 1
instance = comp, \adder|DIN_Ad[3]\, adder|DIN_Ad[3], test_adder, 1
instance = comp, \adder|Add0~13\, adder|Add0~13, test_adder, 1
instance = comp, \adder|DOUTd[3]\, adder|DOUTd[3], test_adder, 1
instance = comp, \adder|DOUTx[3]~feeder\, adder|DOUTx[3]~feeder, test_adder, 1
instance = comp, \adder|DOUTx[3]\, adder|DOUTx[3], test_adder, 1
instance = comp, \adder|Add0~17\, adder|Add0~17, test_adder, 1
instance = comp, \adder|DOUTd[4]\, adder|DOUTd[4], test_adder, 1
instance = comp, \adder|DOUTx[4]~feeder\, adder|DOUTx[4]~feeder, test_adder, 1
instance = comp, \adder|DOUTx[4]\, adder|DOUTx[4], test_adder, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, test_adder, 1
