Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov  7 15:36:05 2024
| Host         : RGWIN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SampleDisplay_timing_summary_routed.rpt -pb SampleDisplay_timing_summary_routed.pb -rpx SampleDisplay_timing_summary_routed.rpx -warn_on_violation
| Design       : SampleDisplay
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.413        0.000                      0                 1247        0.151        0.000                      0                 1247        4.500        0.000                       0                   667  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.413        0.000                      0                 1247        0.151        0.000                      0                 1247        4.500        0.000                       0                   667  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.413ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 1.927ns (30.049%)  route 4.486ns (69.951%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.568     5.089    key_de/clk_IBUF_BUFG
    SLICE_X54Y11         FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  key_de/key_reg[1]/Q
                         net (fo=167, routed)         2.386     7.993    key_de/last_change[1]
    SLICE_X64Y0          LUT6 (Prop_lut6_I2_O)        0.124     8.117 r  key_de/nums[15]_i_238/O
                         net (fo=1, routed)           0.000     8.117    key_de/nums[15]_i_238_n_0
    SLICE_X64Y0          MUXF7 (Prop_muxf7_I0_O)      0.241     8.358 r  key_de/nums_reg[15]_i_114/O
                         net (fo=1, routed)           0.000     8.358    key_de/nums_reg[15]_i_114_n_0
    SLICE_X64Y0          MUXF8 (Prop_muxf8_I0_O)      0.098     8.456 r  key_de/nums_reg[15]_i_52/O
                         net (fo=1, routed)           0.783     9.239    key_de/nums_reg[15]_i_52_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.319     9.558 r  key_de/nums[15]_i_21/O
                         net (fo=1, routed)           0.000     9.558    key_de/nums[15]_i_21_n_0
    SLICE_X61Y5          MUXF7 (Prop_muxf7_I1_O)      0.217     9.775 r  key_de/nums_reg[15]_i_10/O
                         net (fo=1, routed)           0.000     9.775    key_de/nums_reg[15]_i_10_n_0
    SLICE_X61Y5          MUXF8 (Prop_muxf8_I1_O)      0.094     9.869 r  key_de/nums_reg[15]_i_4/O
                         net (fo=1, routed)           0.626    10.495    key_de/nums_reg[15]_i_4_n_0
    SLICE_X61Y6          LUT5 (Prop_lut5_I2_O)        0.316    10.811 r  key_de/nums[15]_i_1/O
                         net (fo=16, routed)          0.691    11.502    next_nums
    SLICE_X64Y7          FDCE                                         r  nums_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X64Y7          FDCE                                         r  nums_reg[10]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y7          FDCE (Setup_fdce_C_CE)      -0.169    14.915    nums_reg[10]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -11.502    
  -------------------------------------------------------------------
                         slack                                  3.413    

Slack (MET) :             3.413ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 1.927ns (30.049%)  route 4.486ns (69.951%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.568     5.089    key_de/clk_IBUF_BUFG
    SLICE_X54Y11         FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  key_de/key_reg[1]/Q
                         net (fo=167, routed)         2.386     7.993    key_de/last_change[1]
    SLICE_X64Y0          LUT6 (Prop_lut6_I2_O)        0.124     8.117 r  key_de/nums[15]_i_238/O
                         net (fo=1, routed)           0.000     8.117    key_de/nums[15]_i_238_n_0
    SLICE_X64Y0          MUXF7 (Prop_muxf7_I0_O)      0.241     8.358 r  key_de/nums_reg[15]_i_114/O
                         net (fo=1, routed)           0.000     8.358    key_de/nums_reg[15]_i_114_n_0
    SLICE_X64Y0          MUXF8 (Prop_muxf8_I0_O)      0.098     8.456 r  key_de/nums_reg[15]_i_52/O
                         net (fo=1, routed)           0.783     9.239    key_de/nums_reg[15]_i_52_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.319     9.558 r  key_de/nums[15]_i_21/O
                         net (fo=1, routed)           0.000     9.558    key_de/nums[15]_i_21_n_0
    SLICE_X61Y5          MUXF7 (Prop_muxf7_I1_O)      0.217     9.775 r  key_de/nums_reg[15]_i_10/O
                         net (fo=1, routed)           0.000     9.775    key_de/nums_reg[15]_i_10_n_0
    SLICE_X61Y5          MUXF8 (Prop_muxf8_I1_O)      0.094     9.869 r  key_de/nums_reg[15]_i_4/O
                         net (fo=1, routed)           0.626    10.495    key_de/nums_reg[15]_i_4_n_0
    SLICE_X61Y6          LUT5 (Prop_lut5_I2_O)        0.316    10.811 r  key_de/nums[15]_i_1/O
                         net (fo=16, routed)          0.691    11.502    next_nums
    SLICE_X64Y7          FDCE                                         r  nums_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X64Y7          FDCE                                         r  nums_reg[14]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y7          FDCE (Setup_fdce_C_CE)      -0.169    14.915    nums_reg[14]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -11.502    
  -------------------------------------------------------------------
                         slack                                  3.413    

Slack (MET) :             3.413ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 1.927ns (30.049%)  route 4.486ns (69.951%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.568     5.089    key_de/clk_IBUF_BUFG
    SLICE_X54Y11         FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  key_de/key_reg[1]/Q
                         net (fo=167, routed)         2.386     7.993    key_de/last_change[1]
    SLICE_X64Y0          LUT6 (Prop_lut6_I2_O)        0.124     8.117 r  key_de/nums[15]_i_238/O
                         net (fo=1, routed)           0.000     8.117    key_de/nums[15]_i_238_n_0
    SLICE_X64Y0          MUXF7 (Prop_muxf7_I0_O)      0.241     8.358 r  key_de/nums_reg[15]_i_114/O
                         net (fo=1, routed)           0.000     8.358    key_de/nums_reg[15]_i_114_n_0
    SLICE_X64Y0          MUXF8 (Prop_muxf8_I0_O)      0.098     8.456 r  key_de/nums_reg[15]_i_52/O
                         net (fo=1, routed)           0.783     9.239    key_de/nums_reg[15]_i_52_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.319     9.558 r  key_de/nums[15]_i_21/O
                         net (fo=1, routed)           0.000     9.558    key_de/nums[15]_i_21_n_0
    SLICE_X61Y5          MUXF7 (Prop_muxf7_I1_O)      0.217     9.775 r  key_de/nums_reg[15]_i_10/O
                         net (fo=1, routed)           0.000     9.775    key_de/nums_reg[15]_i_10_n_0
    SLICE_X61Y5          MUXF8 (Prop_muxf8_I1_O)      0.094     9.869 r  key_de/nums_reg[15]_i_4/O
                         net (fo=1, routed)           0.626    10.495    key_de/nums_reg[15]_i_4_n_0
    SLICE_X61Y6          LUT5 (Prop_lut5_I2_O)        0.316    10.811 r  key_de/nums[15]_i_1/O
                         net (fo=16, routed)          0.691    11.502    next_nums
    SLICE_X64Y7          FDCE                                         r  nums_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X64Y7          FDCE                                         r  nums_reg[2]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y7          FDCE (Setup_fdce_C_CE)      -0.169    14.915    nums_reg[2]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -11.502    
  -------------------------------------------------------------------
                         slack                                  3.413    

Slack (MET) :             3.413ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 1.927ns (30.049%)  route 4.486ns (69.951%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.568     5.089    key_de/clk_IBUF_BUFG
    SLICE_X54Y11         FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  key_de/key_reg[1]/Q
                         net (fo=167, routed)         2.386     7.993    key_de/last_change[1]
    SLICE_X64Y0          LUT6 (Prop_lut6_I2_O)        0.124     8.117 r  key_de/nums[15]_i_238/O
                         net (fo=1, routed)           0.000     8.117    key_de/nums[15]_i_238_n_0
    SLICE_X64Y0          MUXF7 (Prop_muxf7_I0_O)      0.241     8.358 r  key_de/nums_reg[15]_i_114/O
                         net (fo=1, routed)           0.000     8.358    key_de/nums_reg[15]_i_114_n_0
    SLICE_X64Y0          MUXF8 (Prop_muxf8_I0_O)      0.098     8.456 r  key_de/nums_reg[15]_i_52/O
                         net (fo=1, routed)           0.783     9.239    key_de/nums_reg[15]_i_52_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.319     9.558 r  key_de/nums[15]_i_21/O
                         net (fo=1, routed)           0.000     9.558    key_de/nums[15]_i_21_n_0
    SLICE_X61Y5          MUXF7 (Prop_muxf7_I1_O)      0.217     9.775 r  key_de/nums_reg[15]_i_10/O
                         net (fo=1, routed)           0.000     9.775    key_de/nums_reg[15]_i_10_n_0
    SLICE_X61Y5          MUXF8 (Prop_muxf8_I1_O)      0.094     9.869 r  key_de/nums_reg[15]_i_4/O
                         net (fo=1, routed)           0.626    10.495    key_de/nums_reg[15]_i_4_n_0
    SLICE_X61Y6          LUT5 (Prop_lut5_I2_O)        0.316    10.811 r  key_de/nums[15]_i_1/O
                         net (fo=16, routed)          0.691    11.502    next_nums
    SLICE_X64Y7          FDCE                                         r  nums_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X64Y7          FDCE                                         r  nums_reg[6]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y7          FDCE (Setup_fdce_C_CE)      -0.169    14.915    nums_reg[6]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -11.502    
  -------------------------------------------------------------------
                         slack                                  3.413    

Slack (MET) :             3.427ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 1.927ns (30.284%)  route 4.436ns (69.716%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.568     5.089    key_de/clk_IBUF_BUFG
    SLICE_X54Y11         FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  key_de/key_reg[1]/Q
                         net (fo=167, routed)         2.386     7.993    key_de/last_change[1]
    SLICE_X64Y0          LUT6 (Prop_lut6_I2_O)        0.124     8.117 r  key_de/nums[15]_i_238/O
                         net (fo=1, routed)           0.000     8.117    key_de/nums[15]_i_238_n_0
    SLICE_X64Y0          MUXF7 (Prop_muxf7_I0_O)      0.241     8.358 r  key_de/nums_reg[15]_i_114/O
                         net (fo=1, routed)           0.000     8.358    key_de/nums_reg[15]_i_114_n_0
    SLICE_X64Y0          MUXF8 (Prop_muxf8_I0_O)      0.098     8.456 r  key_de/nums_reg[15]_i_52/O
                         net (fo=1, routed)           0.783     9.239    key_de/nums_reg[15]_i_52_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.319     9.558 r  key_de/nums[15]_i_21/O
                         net (fo=1, routed)           0.000     9.558    key_de/nums[15]_i_21_n_0
    SLICE_X61Y5          MUXF7 (Prop_muxf7_I1_O)      0.217     9.775 r  key_de/nums_reg[15]_i_10/O
                         net (fo=1, routed)           0.000     9.775    key_de/nums_reg[15]_i_10_n_0
    SLICE_X61Y5          MUXF8 (Prop_muxf8_I1_O)      0.094     9.869 r  key_de/nums_reg[15]_i_4/O
                         net (fo=1, routed)           0.626    10.495    key_de/nums_reg[15]_i_4_n_0
    SLICE_X61Y6          LUT5 (Prop_lut5_I2_O)        0.316    10.811 r  key_de/nums[15]_i_1/O
                         net (fo=16, routed)          0.642    11.452    next_nums
    SLICE_X63Y8          FDCE                                         r  nums_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X63Y8          FDCE                                         r  nums_reg[11]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y8          FDCE (Setup_fdce_C_CE)      -0.205    14.879    nums_reg[11]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -11.452    
  -------------------------------------------------------------------
                         slack                                  3.427    

Slack (MET) :             3.427ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 1.927ns (30.284%)  route 4.436ns (69.716%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.568     5.089    key_de/clk_IBUF_BUFG
    SLICE_X54Y11         FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  key_de/key_reg[1]/Q
                         net (fo=167, routed)         2.386     7.993    key_de/last_change[1]
    SLICE_X64Y0          LUT6 (Prop_lut6_I2_O)        0.124     8.117 r  key_de/nums[15]_i_238/O
                         net (fo=1, routed)           0.000     8.117    key_de/nums[15]_i_238_n_0
    SLICE_X64Y0          MUXF7 (Prop_muxf7_I0_O)      0.241     8.358 r  key_de/nums_reg[15]_i_114/O
                         net (fo=1, routed)           0.000     8.358    key_de/nums_reg[15]_i_114_n_0
    SLICE_X64Y0          MUXF8 (Prop_muxf8_I0_O)      0.098     8.456 r  key_de/nums_reg[15]_i_52/O
                         net (fo=1, routed)           0.783     9.239    key_de/nums_reg[15]_i_52_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.319     9.558 r  key_de/nums[15]_i_21/O
                         net (fo=1, routed)           0.000     9.558    key_de/nums[15]_i_21_n_0
    SLICE_X61Y5          MUXF7 (Prop_muxf7_I1_O)      0.217     9.775 r  key_de/nums_reg[15]_i_10/O
                         net (fo=1, routed)           0.000     9.775    key_de/nums_reg[15]_i_10_n_0
    SLICE_X61Y5          MUXF8 (Prop_muxf8_I1_O)      0.094     9.869 r  key_de/nums_reg[15]_i_4/O
                         net (fo=1, routed)           0.626    10.495    key_de/nums_reg[15]_i_4_n_0
    SLICE_X61Y6          LUT5 (Prop_lut5_I2_O)        0.316    10.811 r  key_de/nums[15]_i_1/O
                         net (fo=16, routed)          0.642    11.452    next_nums
    SLICE_X63Y8          FDCE                                         r  nums_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X63Y8          FDCE                                         r  nums_reg[15]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y8          FDCE (Setup_fdce_C_CE)      -0.205    14.879    nums_reg[15]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -11.452    
  -------------------------------------------------------------------
                         slack                                  3.427    

Slack (MET) :             3.427ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 1.927ns (30.284%)  route 4.436ns (69.716%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.568     5.089    key_de/clk_IBUF_BUFG
    SLICE_X54Y11         FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  key_de/key_reg[1]/Q
                         net (fo=167, routed)         2.386     7.993    key_de/last_change[1]
    SLICE_X64Y0          LUT6 (Prop_lut6_I2_O)        0.124     8.117 r  key_de/nums[15]_i_238/O
                         net (fo=1, routed)           0.000     8.117    key_de/nums[15]_i_238_n_0
    SLICE_X64Y0          MUXF7 (Prop_muxf7_I0_O)      0.241     8.358 r  key_de/nums_reg[15]_i_114/O
                         net (fo=1, routed)           0.000     8.358    key_de/nums_reg[15]_i_114_n_0
    SLICE_X64Y0          MUXF8 (Prop_muxf8_I0_O)      0.098     8.456 r  key_de/nums_reg[15]_i_52/O
                         net (fo=1, routed)           0.783     9.239    key_de/nums_reg[15]_i_52_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.319     9.558 r  key_de/nums[15]_i_21/O
                         net (fo=1, routed)           0.000     9.558    key_de/nums[15]_i_21_n_0
    SLICE_X61Y5          MUXF7 (Prop_muxf7_I1_O)      0.217     9.775 r  key_de/nums_reg[15]_i_10/O
                         net (fo=1, routed)           0.000     9.775    key_de/nums_reg[15]_i_10_n_0
    SLICE_X61Y5          MUXF8 (Prop_muxf8_I1_O)      0.094     9.869 r  key_de/nums_reg[15]_i_4/O
                         net (fo=1, routed)           0.626    10.495    key_de/nums_reg[15]_i_4_n_0
    SLICE_X61Y6          LUT5 (Prop_lut5_I2_O)        0.316    10.811 r  key_de/nums[15]_i_1/O
                         net (fo=16, routed)          0.642    11.452    next_nums
    SLICE_X63Y8          FDCE                                         r  nums_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X63Y8          FDCE                                         r  nums_reg[3]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y8          FDCE (Setup_fdce_C_CE)      -0.205    14.879    nums_reg[3]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -11.452    
  -------------------------------------------------------------------
                         slack                                  3.427    

Slack (MET) :             3.427ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 1.927ns (30.284%)  route 4.436ns (69.716%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.568     5.089    key_de/clk_IBUF_BUFG
    SLICE_X54Y11         FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  key_de/key_reg[1]/Q
                         net (fo=167, routed)         2.386     7.993    key_de/last_change[1]
    SLICE_X64Y0          LUT6 (Prop_lut6_I2_O)        0.124     8.117 r  key_de/nums[15]_i_238/O
                         net (fo=1, routed)           0.000     8.117    key_de/nums[15]_i_238_n_0
    SLICE_X64Y0          MUXF7 (Prop_muxf7_I0_O)      0.241     8.358 r  key_de/nums_reg[15]_i_114/O
                         net (fo=1, routed)           0.000     8.358    key_de/nums_reg[15]_i_114_n_0
    SLICE_X64Y0          MUXF8 (Prop_muxf8_I0_O)      0.098     8.456 r  key_de/nums_reg[15]_i_52/O
                         net (fo=1, routed)           0.783     9.239    key_de/nums_reg[15]_i_52_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.319     9.558 r  key_de/nums[15]_i_21/O
                         net (fo=1, routed)           0.000     9.558    key_de/nums[15]_i_21_n_0
    SLICE_X61Y5          MUXF7 (Prop_muxf7_I1_O)      0.217     9.775 r  key_de/nums_reg[15]_i_10/O
                         net (fo=1, routed)           0.000     9.775    key_de/nums_reg[15]_i_10_n_0
    SLICE_X61Y5          MUXF8 (Prop_muxf8_I1_O)      0.094     9.869 r  key_de/nums_reg[15]_i_4/O
                         net (fo=1, routed)           0.626    10.495    key_de/nums_reg[15]_i_4_n_0
    SLICE_X61Y6          LUT5 (Prop_lut5_I2_O)        0.316    10.811 r  key_de/nums[15]_i_1/O
                         net (fo=16, routed)          0.642    11.452    next_nums
    SLICE_X63Y8          FDCE                                         r  nums_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X63Y8          FDCE                                         r  nums_reg[7]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y8          FDCE (Setup_fdce_C_CE)      -0.205    14.879    nums_reg[7]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -11.452    
  -------------------------------------------------------------------
                         slack                                  3.427    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 1.927ns (30.963%)  route 4.297ns (69.037%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.568     5.089    key_de/clk_IBUF_BUFG
    SLICE_X54Y11         FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  key_de/key_reg[1]/Q
                         net (fo=167, routed)         2.386     7.993    key_de/last_change[1]
    SLICE_X64Y0          LUT6 (Prop_lut6_I2_O)        0.124     8.117 r  key_de/nums[15]_i_238/O
                         net (fo=1, routed)           0.000     8.117    key_de/nums[15]_i_238_n_0
    SLICE_X64Y0          MUXF7 (Prop_muxf7_I0_O)      0.241     8.358 r  key_de/nums_reg[15]_i_114/O
                         net (fo=1, routed)           0.000     8.358    key_de/nums_reg[15]_i_114_n_0
    SLICE_X64Y0          MUXF8 (Prop_muxf8_I0_O)      0.098     8.456 r  key_de/nums_reg[15]_i_52/O
                         net (fo=1, routed)           0.783     9.239    key_de/nums_reg[15]_i_52_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.319     9.558 r  key_de/nums[15]_i_21/O
                         net (fo=1, routed)           0.000     9.558    key_de/nums[15]_i_21_n_0
    SLICE_X61Y5          MUXF7 (Prop_muxf7_I1_O)      0.217     9.775 r  key_de/nums_reg[15]_i_10/O
                         net (fo=1, routed)           0.000     9.775    key_de/nums_reg[15]_i_10_n_0
    SLICE_X61Y5          MUXF8 (Prop_muxf8_I1_O)      0.094     9.869 r  key_de/nums_reg[15]_i_4/O
                         net (fo=1, routed)           0.626    10.495    key_de/nums_reg[15]_i_4_n_0
    SLICE_X61Y6          LUT5 (Prop_lut5_I2_O)        0.316    10.811 r  key_de/nums[15]_i_1/O
                         net (fo=16, routed)          0.502    11.313    next_nums
    SLICE_X65Y7          FDCE                                         r  nums_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X65Y7          FDCE                                         r  nums_reg[13]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y7          FDCE (Setup_fdce_C_CE)      -0.205    14.879    nums_reg[13]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -11.313    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 1.927ns (30.963%)  route 4.297ns (69.037%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.568     5.089    key_de/clk_IBUF_BUFG
    SLICE_X54Y11         FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  key_de/key_reg[1]/Q
                         net (fo=167, routed)         2.386     7.993    key_de/last_change[1]
    SLICE_X64Y0          LUT6 (Prop_lut6_I2_O)        0.124     8.117 r  key_de/nums[15]_i_238/O
                         net (fo=1, routed)           0.000     8.117    key_de/nums[15]_i_238_n_0
    SLICE_X64Y0          MUXF7 (Prop_muxf7_I0_O)      0.241     8.358 r  key_de/nums_reg[15]_i_114/O
                         net (fo=1, routed)           0.000     8.358    key_de/nums_reg[15]_i_114_n_0
    SLICE_X64Y0          MUXF8 (Prop_muxf8_I0_O)      0.098     8.456 r  key_de/nums_reg[15]_i_52/O
                         net (fo=1, routed)           0.783     9.239    key_de/nums_reg[15]_i_52_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.319     9.558 r  key_de/nums[15]_i_21/O
                         net (fo=1, routed)           0.000     9.558    key_de/nums[15]_i_21_n_0
    SLICE_X61Y5          MUXF7 (Prop_muxf7_I1_O)      0.217     9.775 r  key_de/nums_reg[15]_i_10/O
                         net (fo=1, routed)           0.000     9.775    key_de/nums_reg[15]_i_10_n_0
    SLICE_X61Y5          MUXF8 (Prop_muxf8_I1_O)      0.094     9.869 r  key_de/nums_reg[15]_i_4/O
                         net (fo=1, routed)           0.626    10.495    key_de/nums_reg[15]_i_4_n_0
    SLICE_X61Y6          LUT5 (Prop_lut5_I2_O)        0.316    10.811 r  key_de/nums[15]_i_1/O
                         net (fo=16, routed)          0.502    11.313    next_nums
    SLICE_X65Y7          FDCE                                         r  nums_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X65Y7          FDCE                                         r  nums_reg[1]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y7          FDCE (Setup_fdce_C_CE)      -0.205    14.879    nums_reg[1]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -11.313    
  -------------------------------------------------------------------
                         slack                                  3.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.564     1.447    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X57Y15         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/Q
                         net (fo=5, routed)           0.099     1.687    key_de/inst/inst/Ps2Interface_i/data_count[3]
    SLICE_X56Y15         LUT6 (Prop_lut6_I0_O)        0.045     1.732 r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_i_1/O
                         net (fo=1, routed)           0.000     1.732    key_de/inst/inst/Ps2Interface_i/ps2_data_s_i_1_n_0
    SLICE_X56Y15         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.831     1.958    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X56Y15         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism             -0.498     1.460    
    SLICE_X56Y15         FDPE (Hold_fdpe_C_D)         0.121     1.581    key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.562     1.445    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X51Y15         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/Q
                         net (fo=5, routed)           0.126     1.713    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[10]
    SLICE_X50Y15         LUT6 (Prop_lut6_I1_O)        0.045     1.758 r  key_de/inst/inst/Ps2Interface_i/ps2_data_en_inv_i_1/O
                         net (fo=1, routed)           0.000     1.758    key_de/inst/inst/Ps2Interface_i/ps2_data_en_next
    SLICE_X50Y15         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.831     1.958    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X50Y15         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/C
                         clock pessimism             -0.500     1.458    
    SLICE_X50Y15         FDPE (Hold_fdpe_C_D)         0.121     1.579    key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.564     1.447    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X57Y15         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/Q
                         net (fo=5, routed)           0.132     1.720    key_de/inst/inst/Ps2Interface_i/data_count[2]
    SLICE_X56Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.765 r  key_de/inst/inst/Ps2Interface_i/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.765    key_de/inst/inst/Ps2Interface_i/data_count[0]_i_1_n_0
    SLICE_X56Y15         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.831     1.958    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X56Y15         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X56Y15         FDCE (Hold_fdce_C_D)         0.120     1.580    key_de/inst/inst/Ps2Interface_i/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 key_de/op/signal_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/op/signal_single_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.565     1.448    key_de/op/clk_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  key_de/op/signal_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.148     1.596 f  key_de/op/signal_delay_reg/Q
                         net (fo=1, routed)           0.059     1.655    key_de/op/signal_delay
    SLICE_X54Y9          LUT2 (Prop_lut2_I1_O)        0.098     1.753 r  key_de/op/signal_single_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.753    key_de/op/signal_single_pulse_i_1_n_0
    SLICE_X54Y9          FDRE                                         r  key_de/op/signal_single_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.836     1.963    key_de/op/clk_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  key_de/op/signal_single_pulse_reg/C
                         clock pessimism             -0.515     1.448    
    SLICE_X54Y9          FDRE (Hold_fdre_C_D)         0.120     1.568    key_de/op/signal_single_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.564     1.447    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X57Y15         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/Q
                         net (fo=5, routed)           0.136     1.724    key_de/inst/inst/Ps2Interface_i/data_count[2]
    SLICE_X56Y15         LUT6 (Prop_lut6_I1_O)        0.045     1.769 r  key_de/inst/inst/Ps2Interface_i/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.769    key_de/inst/inst/Ps2Interface_i/data_count[1]_i_1_n_0
    SLICE_X56Y15         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.831     1.958    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X56Y15         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X56Y15         FDCE (Hold_fdce_C_D)         0.121     1.581    key_de/inst/inst/Ps2Interface_i/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 key_de/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/been_ready_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.643%)  route 0.157ns (45.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.563     1.446    key_de/clk_IBUF_BUFG
    SLICE_X55Y12         FDCE                                         r  key_de/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  key_de/FSM_sequential_state_reg[1]/Q
                         net (fo=22, routed)          0.157     1.744    key_de/state[1]
    SLICE_X54Y12         LUT5 (Prop_lut5_I1_O)        0.048     1.792 r  key_de/been_ready_i_1/O
                         net (fo=1, routed)           0.000     1.792    key_de/been_ready_i_1_n_0
    SLICE_X54Y12         FDCE                                         r  key_de/been_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.833     1.960    key_de/clk_IBUF_BUFG
    SLICE_X54Y12         FDCE                                         r  key_de/been_ready_reg/C
                         clock pessimism             -0.501     1.459    
    SLICE_X54Y12         FDCE (Hold_fdce_C_D)         0.131     1.590    key_de/been_ready_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 seven_seg/FSM_sequential_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/display_num_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.643%)  route 0.157ns (45.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.594     1.477    seven_seg/CLK
    SLICE_X65Y8          FDCE                                         r  seven_seg/FSM_sequential_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  seven_seg/FSM_sequential_digit_reg[0]/Q
                         net (fo=14, routed)          0.157     1.775    seven_seg/digit__0[0]
    SLICE_X64Y8          LUT5 (Prop_lut5_I0_O)        0.048     1.823 r  seven_seg/display_num[2]_i_1/O
                         net (fo=1, routed)           0.000     1.823    seven_seg/display_num_0[2]
    SLICE_X64Y8          FDCE                                         r  seven_seg/display_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.865     1.992    seven_seg/CLK
    SLICE_X64Y8          FDCE                                         r  seven_seg/display_num_reg[2]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X64Y8          FDCE (Hold_fdce_C_D)         0.131     1.621    seven_seg/display_num_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 seven_seg/FSM_sequential_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/display_num_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.189ns (54.018%)  route 0.161ns (45.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.594     1.477    seven_seg/CLK
    SLICE_X65Y8          FDCE                                         r  seven_seg/FSM_sequential_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  seven_seg/FSM_sequential_digit_reg[0]/Q
                         net (fo=14, routed)          0.161     1.779    seven_seg/digit__0[0]
    SLICE_X64Y8          LUT5 (Prop_lut5_I0_O)        0.048     1.827 r  seven_seg/display_num[3]_i_1/O
                         net (fo=1, routed)           0.000     1.827    seven_seg/display_num_0[3]
    SLICE_X64Y8          FDCE                                         r  seven_seg/display_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.865     1.992    seven_seg/CLK
    SLICE_X64Y8          FDCE                                         r  seven_seg/display_num_reg[3]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X64Y8          FDCE (Hold_fdce_C_D)         0.131     1.621    seven_seg/display_num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.189ns (53.479%)  route 0.164ns (46.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.562     1.445    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X51Y13         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/Q
                         net (fo=3, routed)           0.164     1.751    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[14]
    SLICE_X50Y14         LUT4 (Prop_lut4_I0_O)        0.048     1.799 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[12]_i_1/O
                         net (fo=1, routed)           0.000     1.799    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[12]_i_1_n_0
    SLICE_X50Y14         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.832     1.959    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X50Y14         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
                         clock pessimism             -0.499     1.460    
    SLICE_X50Y14         FDCE (Hold_fdce_C_D)         0.131     1.591    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 key_de/key_reg[8]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[300]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.744%)  route 0.160ns (46.256%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.565     1.448    key_de/clk_IBUF_BUFG
    SLICE_X55Y9          FDCE                                         r  key_de/key_reg[8]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.141     1.589 f  key_de/key_reg[8]_rep__1/Q
                         net (fo=64, routed)          0.160     1.749    key_de/key_reg[8]_rep__1_n_0
    SLICE_X54Y7          LUT4 (Prop_lut4_I0_O)        0.045     1.794 r  key_de/key_down[300]_i_1/O
                         net (fo=1, routed)           0.000     1.794    key_de/p_0_in[300]
    SLICE_X54Y7          FDCE                                         r  key_de/key_down_reg[300]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.836     1.963    key_de/clk_IBUF_BUFG
    SLICE_X54Y7          FDCE                                         r  key_de/key_down_reg[300]/C
                         clock pessimism             -0.499     1.464    
    SLICE_X54Y7          FDCE (Hold_fdce_C_D)         0.121     1.585    key_de/key_down_reg[300]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y7    nums_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y7    nums_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y8    nums_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y7    nums_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y7    nums_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y7    nums_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y8    nums_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y7    nums_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y7    nums_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y7    nums_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y7    nums_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y7    nums_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y7    nums_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y8    nums_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y8    nums_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y7    nums_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y7    nums_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y7    nums_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y7    nums_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y7    nums_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y7    nums_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y7    nums_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y7    nums_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y8    nums_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y8    nums_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y7    nums_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y7    nums_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y7    nums_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y7    nums_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_de/inst/inst/Ps2Interface_i/ps2_data_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_DATA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.480ns  (logic 4.025ns (38.403%)  route 6.456ns (61.597%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.563     5.084    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X52Y16         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  key_de/inst/inst/Ps2Interface_i/ps2_data_out_reg/Q
                         net (fo=1, routed)           6.456    12.058    key_de/inst/inst/Ps2Interface_i/IOBUF_inst_1/I
    B17                  OBUFT (Prop_obuft_I_O)       3.507    15.565 r  key_de/inst/inst/Ps2Interface_i/IOBUF_inst_1/OBUFT/O
                         net (fo=1, unset)            0.000    15.565    PS2_DATA
    B17                                                               r  PS2_DATA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_de/inst/inst/Ps2Interface_i/ps2_clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.307ns  (logic 4.021ns (39.016%)  route 6.285ns (60.984%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.563     5.084    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X52Y16         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  key_de/inst/inst/Ps2Interface_i/ps2_clk_out_reg/Q
                         net (fo=1, routed)           6.285    11.888    key_de/inst/inst/Ps2Interface_i/IOBUF_inst_0/I
    C17                  OBUFT (Prop_obuft_I_O)       3.503    15.391 r  key_de/inst/inst/Ps2Interface_i/IOBUF_inst_0/OBUFT/O
                         net (fo=1, unset)            0.000    15.391    PS2_CLK
    C17                                                               r  PS2_CLK (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/FSM_sequential_digit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.701ns  (logic 4.381ns (56.890%)  route 3.320ns (43.110%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.637     5.158    seven_seg/CLK
    SLICE_X64Y8          FDCE                                         r  seven_seg/FSM_sequential_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDCE (Prop_fdce_C_Q)         0.518     5.676 r  seven_seg/FSM_sequential_digit_reg[1]/Q
                         net (fo=13, routed)          0.843     6.519    seven_seg/digit__0[1]
    SLICE_X64Y8          LUT3 (Prop_lut3_I1_O)        0.153     6.672 r  seven_seg/digit_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.477     9.149    digit_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.710    12.859 r  digit_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.859    digit[0]
    U2                                                                r  digit[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/FSM_sequential_digit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.611ns  (logic 4.165ns (54.720%)  route 3.446ns (45.280%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.637     5.158    seven_seg/CLK
    SLICE_X64Y8          FDCE                                         r  seven_seg/FSM_sequential_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDCE (Prop_fdce_C_Q)         0.518     5.676 f  seven_seg/FSM_sequential_digit_reg[1]/Q
                         net (fo=13, routed)          1.145     6.821    seven_seg/digit__0[1]
    SLICE_X65Y8          LUT3 (Prop_lut3_I0_O)        0.124     6.945 r  seven_seg/digit_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.302     9.247    digit_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.770 r  digit_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.770    digit[2]
    V4                                                                r  digit[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/FSM_sequential_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.548ns  (logic 4.315ns (57.169%)  route 3.233ns (42.831%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.637     5.158    seven_seg/CLK
    SLICE_X65Y8          FDCE                                         r  seven_seg/FSM_sequential_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  seven_seg/FSM_sequential_digit_reg[0]/Q
                         net (fo=14, routed)          0.898     6.512    seven_seg/digit__0[0]
    SLICE_X64Y7          LUT3 (Prop_lut3_I1_O)        0.153     6.665 r  seven_seg/digit_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.335     9.000    digit_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.706    12.706 r  digit_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.706    digit[1]
    U4                                                                r  digit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/display_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.475ns  (logic 4.548ns (60.840%)  route 2.927ns (39.160%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.637     5.158    seven_seg/CLK
    SLICE_X64Y8          FDCE                                         r  seven_seg/display_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDCE (Prop_fdce_C_Q)         0.478     5.636 r  seven_seg/display_num_reg[3]/Q
                         net (fo=7, routed)           0.845     6.481    seven_seg/display_num[3]
    SLICE_X65Y8          LUT4 (Prop_lut4_I0_O)        0.331     6.812 r  seven_seg/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.082     8.894    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.739    12.633 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.633    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/display_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.453ns  (logic 4.538ns (60.886%)  route 2.915ns (39.114%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.637     5.158    seven_seg/CLK
    SLICE_X64Y8          FDCE                                         r  seven_seg/display_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDCE (Prop_fdce_C_Q)         0.478     5.636 r  seven_seg/display_num_reg[2]/Q
                         net (fo=7, routed)           0.694     6.331    seven_seg/display_num[2]
    SLICE_X65Y8          LUT4 (Prop_lut4_I1_O)        0.323     6.654 r  seven_seg/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.221     8.875    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.737    12.612 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.612    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/display_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.286ns  (logic 4.516ns (61.985%)  route 2.770ns (38.015%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.637     5.158    seven_seg/CLK
    SLICE_X64Y8          FDCE                                         r  seven_seg/display_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDCE (Prop_fdce_C_Q)         0.478     5.636 r  seven_seg/display_num_reg[3]/Q
                         net (fo=7, routed)           0.850     6.486    seven_seg/display_num[3]
    SLICE_X65Y8          LUT4 (Prop_lut4_I0_O)        0.326     6.812 r  seven_seg/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.920     8.732    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712    12.445 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.445    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/display_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.268ns  (logic 4.314ns (59.358%)  route 2.954ns (40.642%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.637     5.158    seven_seg/CLK
    SLICE_X64Y8          FDCE                                         r  seven_seg/display_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDCE (Prop_fdce_C_Q)         0.478     5.636 r  seven_seg/display_num_reg[3]/Q
                         net (fo=7, routed)           0.845     6.481    seven_seg/display_num[3]
    SLICE_X65Y8          LUT4 (Prop_lut4_I0_O)        0.301     6.782 r  seven_seg/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.109     8.891    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.426 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.426    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/display_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.250ns  (logic 4.299ns (59.294%)  route 2.951ns (40.706%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.637     5.158    seven_seg/CLK
    SLICE_X64Y8          FDCE                                         r  seven_seg/display_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDCE (Prop_fdce_C_Q)         0.478     5.636 r  seven_seg/display_num_reg[3]/Q
                         net (fo=7, routed)           0.850     6.486    seven_seg/display_num[3]
    SLICE_X65Y8          LUT4 (Prop_lut4_I0_O)        0.301     6.787 r  seven_seg/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.101     8.888    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.408 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.408    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg/display_num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.908ns  (logic 1.418ns (74.334%)  route 0.490ns (25.666%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.594     1.477    seven_seg/CLK
    SLICE_X65Y8          FDCE                                         r  seven_seg/display_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  seven_seg/display_num_reg[0]/Q
                         net (fo=7, routed)           0.075     1.693    seven_seg/display_num[0]
    SLICE_X64Y8          LUT4 (Prop_lut4_I1_O)        0.045     1.738 r  seven_seg/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.153    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.385 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.385    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/display_num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.134ns  (logic 1.456ns (68.212%)  route 0.678ns (31.788%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.594     1.477    seven_seg/CLK
    SLICE_X65Y8          FDCE                                         r  seven_seg/display_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  seven_seg/display_num_reg[0]/Q
                         net (fo=7, routed)           0.243     1.862    seven_seg/display_num[0]
    SLICE_X65Y8          LUT4 (Prop_lut4_I3_O)        0.042     1.904 r  seven_seg/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.435     2.338    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.273     3.611 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.611    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/display_num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.150ns  (logic 1.407ns (65.451%)  route 0.743ns (34.549%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.594     1.477    seven_seg/CLK
    SLICE_X65Y8          FDCE                                         r  seven_seg/display_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  seven_seg/display_num_reg[0]/Q
                         net (fo=7, routed)           0.243     1.862    seven_seg/display_num[0]
    SLICE_X65Y8          LUT4 (Prop_lut4_I3_O)        0.045     1.907 r  seven_seg/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.499     2.406    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.627 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.627    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/display_num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.188ns  (logic 1.422ns (64.983%)  route 0.766ns (35.017%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.594     1.477    seven_seg/CLK
    SLICE_X65Y8          FDCE                                         r  seven_seg/display_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  seven_seg/display_num_reg[0]/Q
                         net (fo=7, routed)           0.244     1.863    seven_seg/display_num[0]
    SLICE_X65Y8          LUT4 (Prop_lut4_I1_O)        0.045     1.908 r  seven_seg/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.522     2.429    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.665 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.665    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/display_num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.398ns (63.241%)  route 0.812ns (36.759%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.594     1.477    seven_seg/CLK
    SLICE_X65Y8          FDCE                                         r  seven_seg/display_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  seven_seg/display_num_reg[0]/Q
                         net (fo=7, routed)           0.242     1.860    seven_seg/display_num[0]
    SLICE_X65Y8          LUT4 (Prop_lut4_I2_O)        0.045     1.905 r  seven_seg/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.570     2.476    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.687 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.687    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/display_num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.484ns (66.302%)  route 0.754ns (33.698%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.594     1.477    seven_seg/CLK
    SLICE_X65Y8          FDCE                                         r  seven_seg/display_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  seven_seg/display_num_reg[0]/Q
                         net (fo=7, routed)           0.244     1.863    seven_seg/display_num[0]
    SLICE_X65Y8          LUT4 (Prop_lut4_I2_O)        0.042     1.905 r  seven_seg/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.510     2.415    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.301     3.716 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.716    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/FSM_sequential_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.253ns  (logic 1.410ns (62.593%)  route 0.843ns (37.407%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.594     1.477    seven_seg/CLK
    SLICE_X65Y8          FDCE                                         r  seven_seg/FSM_sequential_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  seven_seg/FSM_sequential_digit_reg[0]/Q
                         net (fo=14, routed)          0.226     1.844    seven_seg/digit__0[0]
    SLICE_X65Y8          LUT3 (Prop_lut3_I2_O)        0.045     1.889 r  seven_seg/digit_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.617     2.506    digit_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.730 r  digit_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.730    digit[2]
    V4                                                                r  digit[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/display_num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.303ns  (logic 1.481ns (64.300%)  route 0.822ns (35.700%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.594     1.477    seven_seg/CLK
    SLICE_X65Y8          FDCE                                         r  seven_seg/display_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  seven_seg/display_num_reg[0]/Q
                         net (fo=7, routed)           0.242     1.860    seven_seg/display_num[0]
    SLICE_X65Y8          LUT4 (Prop_lut4_I3_O)        0.043     1.903 r  seven_seg/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.580     2.483    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.297     3.780 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.780    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/FSM_sequential_digit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.319ns  (logic 1.420ns (61.251%)  route 0.899ns (38.749%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.594     1.477    seven_seg/CLK
    SLICE_X64Y8          FDCE                                         r  seven_seg/FSM_sequential_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDCE (Prop_fdce_C_Q)         0.164     1.641 f  seven_seg/FSM_sequential_digit_reg[2]/Q
                         net (fo=15, routed)          0.336     1.977    seven_seg/digit__0[2]
    SLICE_X65Y12         LUT1 (Prop_lut1_I0_O)        0.045     2.022 r  seven_seg/digit_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.563     2.585    digit_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.796 r  digit_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.796    digit[3]
    W4                                                                r  digit[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/FSM_sequential_digit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.380ns  (logic 1.481ns (62.242%)  route 0.899ns (37.758%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.594     1.477    seven_seg/CLK
    SLICE_X64Y8          FDCE                                         r  seven_seg/FSM_sequential_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDCE (Prop_fdce_C_Q)         0.164     1.641 f  seven_seg/FSM_sequential_digit_reg[1]/Q
                         net (fo=13, routed)          0.259     1.900    seven_seg/digit__0[1]
    SLICE_X64Y7          LUT3 (Prop_lut3_I0_O)        0.049     1.949 r  seven_seg/digit_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.640     2.589    digit_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.268     3.857 r  digit_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.857    digit[1]
    U4                                                                r  digit[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           676 Endpoints
Min Delay           676 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/key_down_reg[441]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.278ns  (logic 1.441ns (17.411%)  route 6.837ns (82.589%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=664, routed)         6.837     8.278    key_de/rst_IBUF
    SLICE_X54Y2          FDCE                                         f  key_de/key_down_reg[441]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.453     4.794    key_de/clk_IBUF_BUFG
    SLICE_X54Y2          FDCE                                         r  key_de/key_down_reg[441]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/key_down_reg[444]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.278ns  (logic 1.441ns (17.411%)  route 6.837ns (82.589%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=664, routed)         6.837     8.278    key_de/rst_IBUF
    SLICE_X54Y2          FDCE                                         f  key_de/key_down_reg[444]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.453     4.794    key_de/clk_IBUF_BUFG
    SLICE_X54Y2          FDCE                                         r  key_de/key_down_reg[444]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/key_down_reg[446]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.278ns  (logic 1.441ns (17.411%)  route 6.837ns (82.589%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=664, routed)         6.837     8.278    key_de/rst_IBUF
    SLICE_X54Y2          FDCE                                         f  key_de/key_down_reg[446]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.453     4.794    key_de/clk_IBUF_BUFG
    SLICE_X54Y2          FDCE                                         r  key_de/key_down_reg[446]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/key_down_reg[464]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.278ns  (logic 1.441ns (17.411%)  route 6.837ns (82.589%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=664, routed)         6.837     8.278    key_de/rst_IBUF
    SLICE_X55Y2          FDCE                                         f  key_de/key_down_reg[464]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.453     4.794    key_de/clk_IBUF_BUFG
    SLICE_X55Y2          FDCE                                         r  key_de/key_down_reg[464]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/key_down_reg[466]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.278ns  (logic 1.441ns (17.411%)  route 6.837ns (82.589%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=664, routed)         6.837     8.278    key_de/rst_IBUF
    SLICE_X55Y2          FDCE                                         f  key_de/key_down_reg[466]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.453     4.794    key_de/clk_IBUF_BUFG
    SLICE_X55Y2          FDCE                                         r  key_de/key_down_reg[466]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/key_down_reg[473]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.278ns  (logic 1.441ns (17.411%)  route 6.837ns (82.589%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=664, routed)         6.837     8.278    key_de/rst_IBUF
    SLICE_X55Y2          FDCE                                         f  key_de/key_down_reg[473]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.453     4.794    key_de/clk_IBUF_BUFG
    SLICE_X55Y2          FDCE                                         r  key_de/key_down_reg[473]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/key_down_reg[475]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.278ns  (logic 1.441ns (17.411%)  route 6.837ns (82.589%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=664, routed)         6.837     8.278    key_de/rst_IBUF
    SLICE_X55Y2          FDCE                                         f  key_de/key_down_reg[475]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.453     4.794    key_de/clk_IBUF_BUFG
    SLICE_X55Y2          FDCE                                         r  key_de/key_down_reg[475]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/key_down_reg[357]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.266ns  (logic 1.441ns (17.437%)  route 6.824ns (82.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=664, routed)         6.824     8.266    key_de/rst_IBUF
    SLICE_X57Y4          FDCE                                         f  key_de/key_down_reg[357]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.453     4.794    key_de/clk_IBUF_BUFG
    SLICE_X57Y4          FDCE                                         r  key_de/key_down_reg[357]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/key_down_reg[358]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.266ns  (logic 1.441ns (17.437%)  route 6.824ns (82.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=664, routed)         6.824     8.266    key_de/rst_IBUF
    SLICE_X57Y4          FDCE                                         f  key_de/key_down_reg[358]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.453     4.794    key_de/clk_IBUF_BUFG
    SLICE_X57Y4          FDCE                                         r  key_de/key_down_reg[358]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/key_down_reg[360]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.266ns  (logic 1.441ns (17.437%)  route 6.824ns (82.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=664, routed)         6.824     8.266    key_de/rst_IBUF
    SLICE_X57Y4          FDCE                                         f  key_de/key_down_reg[360]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         1.453     4.794    key_de/clk_IBUF_BUFG
    SLICE_X57Y4          FDCE                                         r  key_de/key_down_reg[360]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.316ns  (logic 0.210ns (15.919%)  route 1.107ns (84.081%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=664, routed)         1.107     1.316    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X48Y13         FDPE                                         f  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.831     1.958    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X48Y13         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.335ns  (logic 0.210ns (15.689%)  route 1.126ns (84.311%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=664, routed)         1.126     1.335    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X51Y13         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.832     1.959    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X51Y13         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.335ns  (logic 0.210ns (15.689%)  route 1.126ns (84.311%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=664, routed)         1.126     1.335    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X51Y13         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.832     1.959    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X51Y13         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.399ns  (logic 0.210ns (14.979%)  route 1.189ns (85.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=664, routed)         1.189     1.399    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X50Y14         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.832     1.959    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X50Y14         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.399ns  (logic 0.210ns (14.979%)  route 1.189ns (85.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=664, routed)         1.189     1.399    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X50Y14         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.832     1.959    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X50Y14         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.460ns  (logic 0.210ns (14.355%)  route 1.250ns (85.645%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=664, routed)         1.250     1.460    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X51Y15         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.831     1.958    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X51Y15         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.460ns  (logic 0.210ns (14.355%)  route 1.250ns (85.645%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=664, routed)         1.250     1.460    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X51Y15         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.831     1.958    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X51Y15         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_clk_en_reg_inv/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.460ns  (logic 0.210ns (14.355%)  route 1.250ns (85.645%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=664, routed)         1.250     1.460    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X50Y15         FDPE                                         f  key_de/inst/inst/Ps2Interface_i/ps2_clk_en_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.831     1.958    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X50Y15         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_en_reg_inv/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.460ns  (logic 0.210ns (14.355%)  route 1.250ns (85.645%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=664, routed)         1.250     1.460    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X50Y15         FDPE                                         f  key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.831     1.958    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X50Y15         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.472ns  (logic 0.210ns (14.233%)  route 1.263ns (85.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=664, routed)         1.263     1.472    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X50Y11         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=666, routed)         0.835     1.962    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X50Y11         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[1]/C





