<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="top.cpp:531:23" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 65536 has been inferred" BundleName="gmem0" VarName="in" LoopLoc="top.cpp:531:23" LoopName="VITIS_LOOP_531_1" ParentFunc="read_input(ap_fixed&lt;24, 8, (ap_q_mode)0, (ap_o_mode)0, 0&gt; const (*) [256], hls::stream&lt;ap_fixed&lt;24, 8, (ap_q_mode)0, (ap_o_mode)0, 0&gt;, 0&gt;&amp;)" Length="65536" Direction="read" AccessID="in1seq" OrigID="for.inc.load.4" OrigAccess-DebugLoc="top.cpp:533:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="top.cpp:594:23" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 65536 has been inferred" BundleName="gmem1" VarName="out" LoopLoc="top.cpp:594:23" LoopName="VITIS_LOOP_594_1" ParentFunc="write_output(hls::stream&lt;ap_fixed&lt;24, 8, (ap_q_mode)0, (ap_o_mode)0, 0&gt;, 0&gt;&amp;, ap_fixed&lt;24, 8, (ap_q_mode)0, (ap_o_mode)0, 0&gt; (*) [256])" Length="65536" Direction="write" AccessID="out1seq" OrigID="for.inc.store.7" OrigAccess-DebugLoc="top.cpp:596:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="top.cpp:531:23" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="in" LoopLoc="top.cpp:531:23" LoopName="VITIS_LOOP_531_1" ParentFunc="read_input(ap_fixed&lt;24, 8, (ap_q_mode)0, (ap_o_mode)0, 0&gt; const (*) [256], hls::stream&lt;ap_fixed&lt;24, 8, (ap_q_mode)0, (ap_o_mode)0, 0&gt;, 0&gt;&amp;)" OrigID="in1seq" OrigAccess-DebugLoc="top.cpp:531:23" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="top.cpp:594:23" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem1" VarName="out" LoopLoc="top.cpp:594:23" LoopName="VITIS_LOOP_594_1" ParentFunc="write_output(hls::stream&lt;ap_fixed&lt;24, 8, (ap_q_mode)0, (ap_o_mode)0, 0&gt;, 0&gt;&amp;, ap_fixed&lt;24, 8, (ap_q_mode)0, (ap_o_mode)0, 0&gt; (*) [256])" OrigID="out1seq" OrigAccess-DebugLoc="top.cpp:594:23" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="top.cpp:531:23" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 65536 and bit width 32 in loop 'VITIS_LOOP_531_1' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="top.cpp:531:23" LoopName="VITIS_LOOP_531_1" Length="65536" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="top.cpp:594:23" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 65536 and bit width 32 in loop 'VITIS_LOOP_594_1' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="top.cpp:594:23" LoopName="VITIS_LOOP_594_1" Length="65536" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

