---
layout: page
title: Publications
---

[Google Scholar](http://scholar.google.com/citations?user=LiU7uKIAAAAJ) \| [Currículo Lattes (Portuguese)](http://lattes.cnpq.br/8653611969517458)

# 2016

* Eduardo H. M. Cruz, <u>Matthias Diener</u>, Laércio L. Pilla, Philippe O. A. Navaux. **“Hardware-Assisted Thread and Data Mapping in Hierarchical Multi-Core Architectures.”** ACM Transactions on Architecture and Code Optimization (TACO), 2016. [[pdf](../files/2016-TACO-IPM.pdf)]

* <u>Matthias Diener</u>, Eduardo H. M. Cruz, Philippe O. A. Navaux. **“Modeling Memory Access Behavior for Data Mapping.”** International Journal of High Performance Computing Applications (IJHPCA), 2016. [[pdf](../files/2015-IJHPCA-DMModel.pdf), [doi](http://dx.doi.org/10.1177/1094342016640056)]

* Eduardo H. M. Cruz, <u>Matthias Diener</u>, Laércio L. Pilla, Philippe O. A. Navaux. **“A Sharing-Aware Memory Management Unit for Online Mapping in Multi-Core Architectures.”** International European Conference on Parallel and Distributed Computing (Euro-Par), 2016. [[pdf](../files/2016-Europar-SAMMU.pdf), [doi](http://dx.doi.org/10.1007/978-3-319-43659-3_36)]

* Francis B. Moreira, Marco A. Z. Alves, <u>Matthias Diener</u>, Philippe O. A. Navaux, Israel Koren. **“A Dynamic Block-Level Execution Profiler.”**, Parallel Computing (PARCO), 2016. [[pdf](../files/2016-PARCO-DBLEP.pdf), [doi](http://dx.doi.org/10.1016/j.parco.2016.01.010)]

* Emmanuell D. Carreño, <u>Matthias Diener</u>, Eduardo H. M. Cruz, Philippe O. A. Navaux. **“Automatic Communication Optimization of Parallel Applications in Public Clouds.”** International Symposium on Cluster, Cloud and Grid Computing (CCGrid), 2016. [[pdf](../files/2016-CCGRID-CloudMap.pdf), [doi](http://dx.doi.org/10.1109/CCGrid.2016.59)]

* Marco A. Z. Alves, <u>Matthias Diener</u>, Paulo Santos, Luigi Carro. **“Large Vector Extensions inside the HMC.”** Design, Automation and Test in Europe (DATE), 2016. [[pdf](../files/2016-DATE-HIVE.pdf), [doi](http://dx.doi.org/10.3850/9783981537079_0093)]

* <u>Matthias Diener</u>, Eduardo Cruz, Marco A. Z. Alves,  Philippe O. A. Navaux. **“Communication in Shared Memory: Concepts, Definitions, and Efficient Detection.”** International Conference on Parallel, Distributed, and Network-Based Processing (PDP), 2016. [[pdf](../files/2016-PDP-Comm.pdf), [doi](http://dx.doi.org/10.1109/PDP.2016.16)]

* Artur Mariano, <u>Matthias Diener</u>, Christian Bischof, Philippe O. A. Navaux. **“Analyzing and Improving Memory Access Patterns of Large Irregular Applications on NUMA Machines.”** International Conference on Parallel, Distributed, and Network-Based Processing (PDP), 2016. [[pdf](../files/2016-PDP-HashSieve.pdf), [doi](http://dx.doi.org/10.1109/PDP.2016.37)]

* Paulo Cesar Santos, Marco A. Z. Alves, <u>Matthias Diener</u>, Luigi Carro, Philippe O. A. Navaux. **“Exploring Cache Size and Core Count Tradeoffs in Systems with Reduced Memory Access Latency.”** International Conference on Parallel, Distributed, and Network-Based Processing (PDP), 2016. [[pdf](../files/2016-PDP-HMCvsDDR.pdf), [doi](http://dx.doi.org/10.1109/PDP.2016.55)]

# 2015

* **Thesis:** <u>Matthias Diener</u>. **“Automatic Task and Data Mapping in Shared Memory Architectures.”** Ph.D. thesis, 2015. [[pdf](../files/thesis.pdf)]

* <u>Matthias Diener</u>, Eduardo H. M. Cruz, Marco A. Z. Alves, Philippe O. A. Navaux, Anselm Busse, Hans-Ulrich Heiss. **“Kernel-Based Thread and Data Mapping for Improved Memory Affinity.”** IEEE Transactions on Parallel and Distributed Systems (TPDS), 2015. [[pdf](../files/2015-TPDS-KMAF.pdf), [doi](http://dx.doi.org/10.1109/TPDS.2015.2504985)]

* Eduardo H. M. Cruz, <u>Matthias Diener</u>, Marco A. Z. Alves, Laércio L. Pilla, Philippe O. A. Navaux. **“LAPT: A Locality-Aware Page Table for Thread and Data Mapping.”** Parallel Computing (PARCO), 2015. [[pdf](../files/2015-PARCO-LAPT.pdf), [doi](http://dx.doi.org/10.1016/j.parco.2015.12.001)]

* David Beniamine, <u>Matthias Diener</u>, Guillaume Huard, Philippe O. A. Navaux. **“TABARNAC: Visualizing and Resolving Memory Access Issues on NUMA Architectures.”** Workshop on Visual Performance Analysis (VPA), held in conjunction with SC15, 2015. [[pdf](../files/2015-VPA-Tabarnac.pdf), [doi](http://dx.doi.org/10.1145/2835238.2835239)]

* Marco A. Z. Alves, Paulo C. Santos, Francis B. Moreira, <u>Matthias Diener</u>, Luigi Carro. **“Saving Memory Movements Through Vector Processing in the DRAM.”** International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), 2015. [[pdf](../files/2015-CASES-MVX.pdf), [doi](http://dx.doi.org/10.1109/CASES.2015.7324552)]

* Marco A. Z. Alves, Paulo C. Santos, <u>Matthias Diener</u>, Luigi Carro. **“Opportunities and Challenges of Performing Vector Operations inside the DRAM.”** International Symposium on Memory Systems (MEMSYS), 2015. [[pdf](../files/2015-MEMSYS-MVX2.pdf), [doi](http://dx.doi.org/10.1145/2818950.2818953)]

* <u>Matthias Diener</u>, Eduardo H. M. Cruz, Marco A. Z. Alves, Mohammad S. Alhakeem, Philippe O. A. Navaux, Hans-Ulrich Heiß. **“Locality and Balance for Communication-Aware Thread Mapping in Multicore Systems.”** International European Conference on Parallel and Distributed Computing (Euro-Par), 2015. [[pdf](../files/2015-Europar-Threadmap.pdf), [doi](http://dx.doi.org/10.1007/978-3-662-48096-0_16)]

* Marco A. Z. Alves, Carlos Villavieja, <u>Matthias Diener</u>, Francis B. Moreira, Philippe O. A. Navaux. **“SiNUCA: A Validated Micro-Architecture Simulator.”** International Conference on High Performance Computing and Communications (HPCC), 2015. [[pdf](../files/2015-HPCC-Sinuca.pdf), [doi](http://dx.doi.org/10.1109/HPCC-CSS-ICESS.2015.166)]

* Marco A. Z. Alves, Paulo C. Santos, <u>Matthias Diener</u>, Luigi Carro. **“Reconfigurable Vector Extensions inside the DRAM.”** International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), 2015. [[pdf](../files/2015-Recosoc-RVX.pdf), [doi](http://dx.doi.org/10.1109/ReCoSoC.2015.7238099)]

* **Numalize**: <u>Matthias Diener</u>, Eduardo H. M. Cruz, Laércio L. Pilla, Fabrice Dupros, Philippe O. A. Navaux. **“Characterizing Communication and Page Usage of Parallel Applications for Thread and Data Mapping.”** Performance Evaluation, 2015. [[pdf](../files/2015-PEVA-Numalize.pdf), [doi](http://dx.doi.org/10.1016/j.peva.2015.03.001)]

* Eduardo H. M. Cruz, <u>Matthias Diener</u>, Philippe O. A. Navaux. **“Communication-Aware Thread Mapping Using the Translation Lookaside Buffer.”** Concurrency and Computation: Practice and Experience, 2015. [[pdf](../files/2015-CCPE-TLB.pdf), [doi](http://dx.doi.org/10.1002/cpe.3487)]

* **CDSM**: <u>Matthias Diener</u>, Eduardo H. M. Cruz, Philippe O. A. Navaux, Anselm Busse, Hans-Ulrich Heiß. **“Communication-Aware Process and Thread Mapping Using Online Communication Detection.”**, Parallel Computing (PARCO), 2015. [[pdf](../files/2015-PARCO-CDSM.pdf), [doi](http://dx.doi.org/10.1016/j.parco.2015.01.005)]

* Anselm Busse, Jan Schönherr, <u>Matthias Diener</u>, Philippe O. A. Navaux, Hans-Ulrich Heiß, **“Partial Coscheduling of Virtual Machines Based on Memory Access Patterns.”** ACM Symposium on Applied Computing (SAC), 2015. [[pdf](../files/2014-SAC-Gang.pdf), [doi](http://dx.doi.org/10.1145/2695664.2695736)]

* <u>Matthias Diener</u>, Eduardo H. M. Cruz, Philippe O. A. Navaux. **“Locality vs. Balance: Exploring Data Mapping Policies on NUMA Systems.”** International Conference on Parallel, Distributed, and Network-Based Processing (PDP), 2015. [[pdf](../files/2015-PDP-Locality.pdf), [ppt](../files/2015-PDP-Locality-presentation.pdf), [doi](http://dx.doi.org/10.1109/PDP.2015.11)]

* Eduardo H. M. Cruz, <u>Matthias Diener</u>, Laércio L. Pilla, Philippe O. A. Navaux. **“An Efficient Algorithm for Communication-Based Task Mapping.”** International Conference on Parallel, Distributed, and Network-Based Processing (PDP), 2015. [[pdf](../files/2015-PDP-EagerMap.pdf), [ppt](../files/2015-PDP-EagerMap-presentation.pdf), [doi](http://dx.doi.org/10.1109/PDP.2015.25)] **Best Paper award**

# 2014

* Eduardo H. M. Cruz, <u>Matthias Diener</u>, Marco A. Z. Alves, Laércio L. Pilla, Philippe O. A. Navaux. **“Optimizing Memory Locality Using a Locality-Aware Page Table.”** International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), 2014. [[pdf](../files/2014-SBAC-LAPT.pdf), [doi](http://dx.doi.org/10.1109/SBAC-PAD.2014.22)]

* Francis B. Moreira, Marco A. Z. Alves, <u>Matthias Diener</u>, Philippe O. A. Navaux, Israel Koren. **“Profiling and Reducing Micro-Architecture Bottlenecks at the Hardware Level.”** International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), 2014. [[pdf](../files/2014-SBAC-BLAP.pdf), [doi](http://dx.doi.org/10.1109/SBAC-PAD.2014.19)]

* **kMAF**: <u>Matthias Diener</u>, Eduardo H. M. Cruz, Philippe O. A. Navaux, Anselm Busse, Hans-Ulrich Heiß. **“kMAF: Automatic Kernel-Level Management of Thread and Data Affinity.”** International Conference on Parallel Architectures and Compilation Techniques (PACT), 2014. [[pdf](../files/2014-PACT-kMAF.pdf), [ppt](../files/2014-PACT-kMAF-presentation.pdf), [doi](http://dx.doi.org/10.1145/2628071.2628085)]

* Eduardo H. M. Cruz, <u>Matthias Diener</u>, Marco A. Z. Alves, Philippe O. A. Navaux. **“Dynamic thread mapping of shared memory applications by exploiting cache coherence protocols.”** Journal of Parallel and Distributed Computing (JPDC), 2014. [[pdf](../files/2014-JPDC-CohMap.pdf), [doi](http://dx.doi.org/10.1016/j.jpdc.2013.11.006)]

# 2013

* Marco A. Z. Alves, Carlos Villavieja, <u>Matthias Diener</u>, Philippe O. A. Navaux. **“Energy Efficient Last Level Caches via Last Read/Write Prediction.”** International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), 2013. [[pdf](../files/2014-SBAC-DEWP.pdf), [doi](http://dx.doi.org/10.1109/SBAC-PAD.2013.12)]

* **SPCD**: <u>Matthias Diener</u>, Eduardo H. M. Cruz, Philippe O. A. Navaux. **“Communication-Based Mapping using Shared Pages.”** International Parallel & Distributed Processing Symposium (IPDPS), 2013. [[pdf](../files/2013-IPDPS-SPCD.pdf), [ppt](../files/2013-IPDPS-SPCD-presentation.pdf), [doi](http://dx.doi.org/10.1109/10.1109/IPDPS.2013.57)]

* Anselm Busse, Jan H. Schönherr, <u>Matthias Diener</u>, Gero Mühl, Jan Richling. **“Analyzing Resource Interdependencies in Multi-Core Architectures to Improve Scheduling Decisions.”** ACM Symposium on Applied Computing (SAC), 2013. [[pdf](../files/2013-SAC-Quadbench.pdf), [doi](http://dx.doi.org/10.1145/2480362.2480661)]

# 2012

* Eduardo Roloff, <u>Matthias Diener</u>, Alexandre Carissimi, Philippe O. A. Navaux. **“High Performance Computing in the Cloud: Deployment, Performance and Cost Efficiency.”** International Conference on Cloud Computing Technology and Science (CloudCom), 2012. [[pdf](../files/2012-CloudCom-CloudMPI.pdf), [doi](http://dx.doi.org/10.1109/CloudCom.2012.6427549)]

* Eduardo H. M. Cruz, <u>Matthias Diener</u>, Philippe O. A. Navaux. **“Using the Translation Lookaside Buffer to Map Threads in Parallel Applications Based on Shared Memory.”** International Parallel & Distributed Processing Symposium (IPDPS), 2012. [[pdf](../files/2012-IPDPS-TLB.pdf), [doi](http://dx.doi.org/10.1109/IPDPS.2012.56)]

* Eduardo Roloff, Francis Birck, <u>Matthias Diener</u>, Alexandre Carissimi, Philippe O. A. Navaux. **“Evaluating High Performance Computing on the Windows Azure Platform.”** International Conference on Cloud Computing (CLOUD), 2012. [[pdf](../files/2012-CLOUD-Azure.pdf), [doi](http://dx.doi.org/10.1109/CLOUD.2012.47)]

# 2011

* Rodrigo V. Kassick, Francieli Z. Boito, <u>Matthias Diener</u>, et al. **“Trace-based Visualization as a Tool to Understand Applications’ I/O Performance in Multi-Core Machines.”** Workshop on Architecture and Multi-Core Applications (WAMCA), 2011. [[pdf](../files/2011-WAMCA-OLAM.pdf), [doi](http://dx.doi.org/10.1109/WAMCA.2011.12)]

# 2010

* <u>Matthias Diener</u>, Felipe L. Madruga, Eduardo R. Rodrigues, et al. **“Evaluating Thread Placement Based on Memory Access Patterns for Multi-core Processors.”** International Conference on High Performance Computing and Communications (HPCC), 2010. [[pdf](../files/2010-HPCC-SimpleMap.pdf), [doi](http://dx.doi.org/10.1109/HPCC.2010.114)]
