// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "06/10/2021 17:22:36"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module VGA_Controller (
	CLOCK_50,
	RESET_N,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N);
input 	CLOCK_50;
input 	RESET_N;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;

// Design Ports Information
// VGA_R[0]	=>  Location: PIN_AK13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_HS	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_BLANK_N	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RESET_N	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ImageLocator_inst0|Mult2~25 ;
wire \ImageLocator_inst0|Mult2~26 ;
wire \ImageLocator_inst0|Mult2~27 ;
wire \ImageLocator_inst0|Mult2~28 ;
wire \ImageLocator_inst0|Mult2~29 ;
wire \ImageLocator_inst0|Mult2~30 ;
wire \ImageLocator_inst0|Mult2~31 ;
wire \ImageLocator_inst0|Mult2~32 ;
wire \ImageLocator_inst0|Mult2~33 ;
wire \ImageLocator_inst0|Mult2~34 ;
wire \ImageLocator_inst0|Mult2~35 ;
wire \ImageLocator_inst0|Mult2~36 ;
wire \ImageLocator_inst0|Mult2~37 ;
wire \ImageLocator_inst0|Mult2~38 ;
wire \ImageLocator_inst0|Mult2~39 ;
wire \ImageLocator_inst0|Mult2~40 ;
wire \ImageLocator_inst0|Mult2~41 ;
wire \ImageLocator_inst0|Mult2~42 ;
wire \ImageLocator_inst0|Mult2~43 ;
wire \ImageLocator_inst0|Mult2~44 ;
wire \ImageLocator_inst0|Mult2~45 ;
wire \ImageLocator_inst0|Mult2~46 ;
wire \ImageLocator_inst0|Mult2~47 ;
wire \ImageLocator_inst0|Mult2~48 ;
wire \ImageLocator_inst0|Mult2~49 ;
wire \ImageLocator_inst0|Mult2~50 ;
wire \ImageLocator_inst0|Mult2~51 ;
wire \ImageLocator_inst0|Mult2~52 ;
wire \ImageLocator_inst0|Mult2~53 ;
wire \ImageLocator_inst0|Mult2~54 ;
wire \ImageLocator_inst0|Mult2~55 ;
wire \ImageLocator_inst0|Mult2~56 ;
wire \ImageLocator_inst0|Mult2~57 ;
wire \ImageLocator_inst0|Mult2~58 ;
wire \ImageLocator_inst0|Mult2~59 ;
wire \ImageLocator_inst0|Mult2~60 ;
wire \ImageLocator_inst0|Mult2~61 ;
wire \ImageLocator_inst0|Mult2~62 ;
wire \ImageLocator_inst0|Mult2~63 ;
wire \ImageLocator_inst0|Mult2~64 ;
wire \ImageLocator_inst0|Mult2~65 ;
wire \ImageLocator_inst0|Mult2~66 ;
wire \ImageLocator_inst0|Mult2~67 ;
wire \ImageLocator_inst0|Mult2~68 ;
wire \ImageLocator_inst0|Mult2~69 ;
wire \ImageLocator_inst0|Mult2~70 ;
wire \ImageLocator_inst0|Mult2~71 ;
wire \ImageLocator_inst0|Mult1~325 ;
wire \ImageLocator_inst0|Mult1~326 ;
wire \ImageLocator_inst0|Mult1~327 ;
wire \ImageLocator_inst0|Mult1~328 ;
wire \ImageLocator_inst0|Mult1~329 ;
wire \ImageLocator_inst0|Mult1~330 ;
wire \ImageLocator_inst0|Mult1~331 ;
wire \ImageLocator_inst0|Mult1~332 ;
wire \ImageLocator_inst0|Mult1~333 ;
wire \ImageLocator_inst0|Mult1~334 ;
wire \ImageLocator_inst0|Mult1~335 ;
wire \ImageLocator_inst0|Mult1~336 ;
wire \ImageLocator_inst0|Mult1~337 ;
wire \ImageLocator_inst0|Mult1~338 ;
wire \ImageLocator_inst0|Mult1~339 ;
wire \ImageLocator_inst0|Mult1~8 ;
wire \ImageLocator_inst0|Mult1~9 ;
wire \ImageLocator_inst0|Mult1~10 ;
wire \ImageLocator_inst0|Mult1~11 ;
wire \ImageLocator_inst0|Mult1~12 ;
wire \ImageLocator_inst0|Mult1~13 ;
wire \ImageLocator_inst0|Mult1~14 ;
wire \ImageLocator_inst0|Mult1~15 ;
wire \ImageLocator_inst0|Mult1~16 ;
wire \ImageLocator_inst0|Mult1~17 ;
wire \ImageLocator_inst0|Mult1~18 ;
wire \ImageLocator_inst0|Mult1~19 ;
wire \ImageLocator_inst0|Mult1~20 ;
wire \ImageLocator_inst0|Mult1~21 ;
wire \ImageLocator_inst0|Mult1~22 ;
wire \ImageLocator_inst0|Mult1~23 ;
wire \ImageLocator_inst0|Mult1~24 ;
wire \ImageLocator_inst0|Mult1~25 ;
wire \ImageLocator_inst0|Mult1~26 ;
wire \ImageLocator_inst0|Mult1~27 ;
wire \ImageLocator_inst0|Mult1~28 ;
wire \ImageLocator_inst0|Mult1~29 ;
wire \ImageLocator_inst0|Mult1~30 ;
wire \ImageLocator_inst0|Mult1~31 ;
wire \ImageLocator_inst0|Mult1~32 ;
wire \ImageLocator_inst0|Mult1~33 ;
wire \ImageLocator_inst0|Mult1~34 ;
wire \ImageLocator_inst0|Mult1~35 ;
wire \ImageLocator_inst0|Mult1~36 ;
wire \ImageLocator_inst0|Mult1~37 ;
wire \ImageLocator_inst0|Mult1~38 ;
wire \ImageLocator_inst0|Mult1~39 ;
wire \ImageLocator_inst0|Mult0~19 ;
wire \ImageLocator_inst0|Mult0~20 ;
wire \ImageLocator_inst0|Mult0~21 ;
wire \ImageLocator_inst0|Mult0~22 ;
wire \ImageLocator_inst0|Mult0~23 ;
wire \ImageLocator_inst0|Mult0~24 ;
wire \ImageLocator_inst0|Mult0~25 ;
wire \ImageLocator_inst0|Mult0~26 ;
wire \ImageLocator_inst0|Mult0~27 ;
wire \ImageLocator_inst0|Mult0~28 ;
wire \ImageLocator_inst0|Mult0~29 ;
wire \ImageLocator_inst0|Mult0~30 ;
wire \ImageLocator_inst0|Mult0~31 ;
wire \ImageLocator_inst0|Mult0~32 ;
wire \ImageLocator_inst0|Mult0~33 ;
wire \ImageLocator_inst0|Mult0~34 ;
wire \ImageLocator_inst0|Mult0~35 ;
wire \ImageLocator_inst0|Mult0~36 ;
wire \ImageLocator_inst0|Mult0~37 ;
wire \ImageLocator_inst0|Mult0~38 ;
wire \ImageLocator_inst0|Mult0~39 ;
wire \ImageLocator_inst0|Mult0~40 ;
wire \ImageLocator_inst0|Mult0~41 ;
wire \ImageLocator_inst0|Mult0~42 ;
wire \ImageLocator_inst0|Mult0~43 ;
wire \ImageLocator_inst0|Mult0~44 ;
wire \ImageLocator_inst0|Mult0~45 ;
wire \ImageLocator_inst0|Mult0~46 ;
wire \ImageLocator_inst0|Mult0~47 ;
wire \ImageLocator_inst0|Mult0~48 ;
wire \ImageLocator_inst0|Mult0~49 ;
wire \ImageLocator_inst0|Mult0~50 ;
wire \ImageLocator_inst0|Mult0~51 ;
wire \ImageLocator_inst0|Mult0~52 ;
wire \ImageLocator_inst0|Mult0~53 ;
wire \ImageLocator_inst0|Mult0~54 ;
wire \ImageLocator_inst0|Mult0~55 ;
wire \ImageLocator_inst0|Mult0~56 ;
wire \ImageLocator_inst0|Mult0~57 ;
wire \ImageLocator_inst0|Mult0~58 ;
wire \ImageLocator_inst0|Mult0~59 ;
wire \ImageLocator_inst0|Mult0~60 ;
wire \ImageLocator_inst0|Mult0~61 ;
wire \ImageLocator_inst0|Mult0~62 ;
wire \ImageLocator_inst0|Mult0~63 ;
wire \ImageLocator_inst0|Mult0~64 ;
wire \ImageLocator_inst0|Mult0~65 ;
wire \ImageLocator_inst0|Mult0~66 ;
wire \ImageLocator_inst0|Mult0~67 ;
wire \ImageLocator_inst0|Mult0~68 ;
wire \ImageLocator_inst0|Mult0~69 ;
wire \ImageLocator_inst0|Mult0~70 ;
wire \ImageLocator_inst0|Mult0~71 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \RESET_N~input_o ;
wire \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ;
wire \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \HVSync_Generator_inst0|Add0~33_sumout ;
wire \HVSync_Generator_inst0|Add0~34 ;
wire \HVSync_Generator_inst0|Add0~37_sumout ;
wire \HVSync_Generator_inst0|Add0~38 ;
wire \HVSync_Generator_inst0|Add0~25_sumout ;
wire \HVSync_Generator_inst0|Add0~26 ;
wire \HVSync_Generator_inst0|Add0~29_sumout ;
wire \HVSync_Generator_inst0|Add0~30 ;
wire \HVSync_Generator_inst0|Add0~21_sumout ;
wire \HVSync_Generator_inst0|Add0~22 ;
wire \HVSync_Generator_inst0|Add0~17_sumout ;
wire \HVSync_Generator_inst0|Add0~18 ;
wire \HVSync_Generator_inst0|Add0~13_sumout ;
wire \ImageLocator_inst0|LessThan0~0_combout ;
wire \ImageLocator_inst0|LessThan1~1_combout ;
wire \HVSync_Generator_inst0|Add0~14 ;
wire \HVSync_Generator_inst0|Add0~9_sumout ;
wire \HVSync_Generator_inst0|Add0~10 ;
wire \HVSync_Generator_inst0|Add0~5_sumout ;
wire \ImageLocator_inst0|LessThan1~0_combout ;
wire \HVSync_Generator_inst0|Add0~6 ;
wire \HVSync_Generator_inst0|Add0~1_sumout ;
wire \ImageLocator_inst0|w_x0~0_combout ;
wire \ImageLocator_inst0|w_x2~0_combout ;
wire \HVSync_Generator_inst0|Add1~21_sumout ;
wire \HVSync_Generator_inst0|Add1~34 ;
wire \HVSync_Generator_inst0|Add1~29_sumout ;
wire \HVSync_Generator_inst0|CounterY[6]~feeder_combout ;
wire \HVSync_Generator_inst0|Add1~30 ;
wire \HVSync_Generator_inst0|Add1~5_sumout ;
wire \HVSync_Generator_inst0|Add1~6 ;
wire \HVSync_Generator_inst0|Add1~1_sumout ;
wire \HVSync_Generator_inst0|Add1~2 ;
wire \HVSync_Generator_inst0|Add1~9_sumout ;
wire \HVSync_Generator_inst0|Equal0~0_combout ;
wire \HVSync_Generator_inst0|Equal0~1_combout ;
wire \HVSync_Generator_inst0|always1~0_combout ;
wire \HVSync_Generator_inst0|Add1~22 ;
wire \HVSync_Generator_inst0|Add1~25_sumout ;
wire \HVSync_Generator_inst0|Add1~26 ;
wire \HVSync_Generator_inst0|Add1~17_sumout ;
wire \HVSync_Generator_inst0|Add1~18 ;
wire \HVSync_Generator_inst0|Add1~13_sumout ;
wire \HVSync_Generator_inst0|Add1~14 ;
wire \HVSync_Generator_inst0|Add1~37_sumout ;
wire \HVSync_Generator_inst0|Add1~38 ;
wire \HVSync_Generator_inst0|Add1~33_sumout ;
wire \HVSync_Generator_inst0|CounterY[5]~feeder_combout ;
wire \ImageLocator_inst0|LessThan9~1_combout ;
wire \ImageLocator_inst0|LessThan9~0_combout ;
wire \ImageLocator_inst0|LessThan8~0_combout ;
wire \ImageLocator_inst0|w_y2~0_combout ;
wire \ImageLocator_inst0|w_x3~0_combout ;
wire \ImageLocator_inst0|w_x1~0_combout ;
wire \ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ;
wire \ImageLocator_inst0|w_y1~0_combout ;
wire \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout ;
wire \ImageLocator_inst0|w_y1~1_combout ;
wire \ImageLocator_inst0|w_y0~0_combout ;
wire \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ;
wire \ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout ;
wire \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ;
wire \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~3_combout ;
wire \ImageLocator_inst0|Encoder16x4_inst0|WideOr5~combout ;
wire \ImageLocator_inst0|Encoder16x4_inst0|WideOr3~combout ;
wire \ImageLocator_inst0|Encoder16x4_inst0|WideOr1~combout ;
wire \ImageLocator_inst0|Mult0~8_resulta ;
wire \ImageLocator_inst0|Mult0~9 ;
wire \ImageLocator_inst0|Mult0~10 ;
wire \ImageLocator_inst0|Mult0~11 ;
wire \ImageLocator_inst0|Mult0~12 ;
wire \ImageLocator_inst0|Mult0~13 ;
wire \ImageLocator_inst0|Mult0~14 ;
wire \ImageLocator_inst0|Mult0~15 ;
wire \ImageLocator_inst0|Mult0~16 ;
wire \ImageLocator_inst0|Mult0~17 ;
wire \ImageLocator_inst0|Mult0~18 ;
wire \ImageLocator_inst0|Add0~38_cout ;
wire \ImageLocator_inst0|Add0~1_sumout ;
wire \ImageLocator_inst0|Add0~2 ;
wire \ImageLocator_inst0|Add0~5_sumout ;
wire \ImageLocator_inst0|Add0~6 ;
wire \ImageLocator_inst0|Add0~9_sumout ;
wire \ImageLocator_inst0|Add0~10 ;
wire \ImageLocator_inst0|Add0~13_sumout ;
wire \ImageLocator_inst0|Add0~14 ;
wire \ImageLocator_inst0|Add0~17_sumout ;
wire \ImageLocator_inst0|Add0~18 ;
wire \ImageLocator_inst0|Add0~21_sumout ;
wire \ImageLocator_inst0|Add0~22 ;
wire \ImageLocator_inst0|Add0~25_sumout ;
wire \ImageLocator_inst0|Add0~26 ;
wire \ImageLocator_inst0|Add0~29_sumout ;
wire \ImageLocator_inst0|Add0~30 ;
wire \ImageLocator_inst0|Add0~33_sumout ;
wire \ImageLocator_inst0|Mult1~323 ;
wire \ImageLocator_inst0|Add2~1_sumout ;
wire \ImageLocator_inst0|Add2~2 ;
wire \ImageLocator_inst0|Add2~5_sumout ;
wire \ImageLocator_inst0|Add2~6 ;
wire \ImageLocator_inst0|Add2~9_sumout ;
wire \ImageLocator_inst0|Add2~10 ;
wire \ImageLocator_inst0|Add2~13_sumout ;
wire \ImageLocator_inst0|Add2~14 ;
wire \ImageLocator_inst0|Add2~17_sumout ;
wire \ImageLocator_inst0|Add2~18 ;
wire \ImageLocator_inst0|Add2~21_sumout ;
wire \ImageLocator_inst0|Add2~22 ;
wire \ImageLocator_inst0|Add2~25_sumout ;
wire \ImageLocator_inst0|Add2~26 ;
wire \ImageLocator_inst0|Add2~29_sumout ;
wire \ImageLocator_inst0|Add2~30 ;
wire \ImageLocator_inst0|Add2~33_sumout ;
wire \ImageLocator_inst0|Add2~34 ;
wire \ImageLocator_inst0|Add2~37_sumout ;
wire \ImageLocator_inst0|Mult2~23 ;
wire \ImageLocator_inst0|Mult2~22 ;
wire \ImageLocator_inst0|Mult1~322 ;
wire \ImageLocator_inst0|Mult2~21 ;
wire \ImageLocator_inst0|Mult1~321 ;
wire \ImageLocator_inst0|Mult1~320 ;
wire \ImageLocator_inst0|Mult2~20 ;
wire \ImageLocator_inst0|Mult2~19 ;
wire \ImageLocator_inst0|Mult1~319 ;
wire \ImageLocator_inst0|Mult2~18 ;
wire \ImageLocator_inst0|Mult1~318 ;
wire \ImageLocator_inst0|Mult1~317 ;
wire \ImageLocator_inst0|Mult2~17 ;
wire \ImageLocator_inst0|Mult2~16 ;
wire \ImageLocator_inst0|Mult1~316 ;
wire \ImageLocator_inst0|Mult1~315 ;
wire \ImageLocator_inst0|Mult2~15 ;
wire \ImageLocator_inst0|Mult2~14 ;
wire \ImageLocator_inst0|Mult1~314 ;
wire \ImageLocator_inst0|Mult1~313 ;
wire \ImageLocator_inst0|Mult2~13 ;
wire \ImageLocator_inst0|Mult1~312 ;
wire \ImageLocator_inst0|Mult2~12 ;
wire \ImageLocator_inst0|Mult1~311 ;
wire \ImageLocator_inst0|Mult2~11 ;
wire \ImageLocator_inst0|Mult1~310 ;
wire \ImageLocator_inst0|Mult2~10 ;
wire \ImageLocator_inst0|Mult2~9 ;
wire \ImageLocator_inst0|Mult1~309 ;
wire \ImageLocator_inst0|Mult2~8_resulta ;
wire \ImageLocator_inst0|Mult1~mac_resulta ;
wire \ImageLocator_inst0|Add3~18 ;
wire \ImageLocator_inst0|Add3~22 ;
wire \ImageLocator_inst0|Add3~26 ;
wire \ImageLocator_inst0|Add3~30 ;
wire \ImageLocator_inst0|Add3~34 ;
wire \ImageLocator_inst0|Add3~38 ;
wire \ImageLocator_inst0|Add3~42 ;
wire \ImageLocator_inst0|Add3~46 ;
wire \ImageLocator_inst0|Add3~50 ;
wire \ImageLocator_inst0|Add3~54 ;
wire \ImageLocator_inst0|Add3~58 ;
wire \ImageLocator_inst0|Add3~62 ;
wire \ImageLocator_inst0|Add3~66 ;
wire \ImageLocator_inst0|Add3~2 ;
wire \ImageLocator_inst0|Add3~10 ;
wire \ImageLocator_inst0|Add3~13_sumout ;
wire \ImageLocator_inst0|ROM_Addr[15]~14_combout ;
wire \ImageLocator_inst0|Mult2~24 ;
wire \ImageLocator_inst0|Mult1~324 ;
wire \ImageLocator_inst0|Add3~14 ;
wire \ImageLocator_inst0|Add3~5_sumout ;
wire \ImageLocator_inst0|ROM_Addr[16]~13_combout ;
wire \ImageLocator_inst0|Add3~9_sumout ;
wire \ImageLocator_inst0|ROM_Addr[14]~16_combout ;
wire \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout ;
wire \ImageLocator_inst0|Add3~1_sumout ;
wire \ImageLocator_inst0|Add3~17_sumout ;
wire \ImageLocator_inst0|ROM_Addr[0]~0_combout ;
wire \ImageLocator_inst0|Add3~21_sumout ;
wire \ImageLocator_inst0|ROM_Addr[1]~1_combout ;
wire \ImageLocator_inst0|Add3~25_sumout ;
wire \ImageLocator_inst0|ROM_Addr[2]~2_combout ;
wire \ImageLocator_inst0|Add3~29_sumout ;
wire \ImageLocator_inst0|ROM_Addr[3]~3_combout ;
wire \ImageLocator_inst0|Add3~33_sumout ;
wire \ImageLocator_inst0|ROM_Addr[4]~4_combout ;
wire \ImageLocator_inst0|Add3~37_sumout ;
wire \ImageLocator_inst0|ROM_Addr[5]~5_combout ;
wire \ImageLocator_inst0|Add3~41_sumout ;
wire \ImageLocator_inst0|ROM_Addr[6]~6_combout ;
wire \ImageLocator_inst0|Add3~45_sumout ;
wire \ImageLocator_inst0|ROM_Addr[7]~7_combout ;
wire \ImageLocator_inst0|Add3~49_sumout ;
wire \ImageLocator_inst0|ROM_Addr[8]~8_combout ;
wire \ImageLocator_inst0|Add3~53_sumout ;
wire \ImageLocator_inst0|ROM_Addr[9]~9_combout ;
wire \ImageLocator_inst0|Add3~57_sumout ;
wire \ImageLocator_inst0|ROM_Addr[10]~10_combout ;
wire \ImageLocator_inst0|Add3~61_sumout ;
wire \ImageLocator_inst0|ROM_Addr[11]~11_combout ;
wire \ImageLocator_inst0|Add3~65_sumout ;
wire \ImageLocator_inst0|ROM_Addr[12]~12_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \ImageLocator_inst0|ROM_Addr[13]~15_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~0_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \VGA_R~2_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192~portadataout ;
wire \VGA_R~0_combout ;
wire \VGA_R~60_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \VGA_R~1_combout ;
wire \VGA_R~3_combout ;
wire \HVSync_Generator_inst0|vga_HS~2_combout ;
wire \HVSync_Generator_inst0|LessThan5~0_combout ;
wire \HVSync_Generator_inst0|inDisplayArea~0_combout ;
wire \HVSync_Generator_inst0|inDisplayArea~q ;
wire \VGA_G[6]~0_combout ;
wire \VGA_R[0]~reg0_q ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \VGA_R~6_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193~portadataout ;
wire \VGA_R~4_combout ;
wire \VGA_R~56_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \VGA_R~5_combout ;
wire \VGA_R~7_combout ;
wire \VGA_R[1]~reg0_q ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \VGA_R~9_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \VGA_R~10_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266~portadataout ;
wire \VGA_R~8_combout ;
wire \VGA_R~52_combout ;
wire \VGA_R~11_combout ;
wire \VGA_R[2]~reg0_q ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \VGA_R~14_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267~portadataout ;
wire \VGA_R~12_combout ;
wire \VGA_R~48_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \VGA_R~13_combout ;
wire \VGA_R~15_combout ;
wire \VGA_R[3]~reg0_q ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220~portadataout ;
wire \VGA_R~16_combout ;
wire \VGA_R~44_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \VGA_R~18_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \VGA_R~17_combout ;
wire \VGA_R~19_combout ;
wire \VGA_R[4]~reg0_q ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \VGA_R~22_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \VGA_R~21_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245~portadataout ;
wire \VGA_R~20_combout ;
wire \VGA_R~40_combout ;
wire \VGA_R~23_combout ;
wire \VGA_R[5]~reg0_q ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \VGA_R~25_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \VGA_R~26_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222~portadataout ;
wire \VGA_R~24_combout ;
wire \VGA_R~36_combout ;
wire \VGA_R~27_combout ;
wire \VGA_R[6]~reg0_q ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271~portadataout ;
wire \VGA_R~28_combout ;
wire \VGA_R~32_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \VGA_R~30_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \VGA_R~29_combout ;
wire \VGA_R~31_combout ;
wire \VGA_R[7]~reg0_q ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \VGA_G~2_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224~portadataout ;
wire \VGA_G~1_combout ;
wire \VGA_G~61_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \VGA_G~3_combout ;
wire \VGA_G~4_combout ;
wire \VGA_G[0]~reg0_q ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273~portadataout ;
wire \VGA_G~5_combout ;
wire \VGA_G~57_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \VGA_G~6_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \VGA_G~7_combout ;
wire \VGA_G~8_combout ;
wire \VGA_G[1]~reg0_q ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \VGA_G~10_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \VGA_G~11_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202~portadataout ;
wire \VGA_G~9_combout ;
wire \VGA_G~53_combout ;
wire \VGA_G~12_combout ;
wire \VGA_G[2]~reg0_q ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \VGA_G~14_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \VGA_G~15_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275~portadataout ;
wire \VGA_G~13_combout ;
wire \VGA_G~49_combout ;
wire \VGA_G~16_combout ;
wire \VGA_G[3]~reg0_q ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \VGA_G~18_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \VGA_G~19_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204~portadataout ;
wire \VGA_G~17_combout ;
wire \VGA_G~45_combout ;
wire \VGA_G~20_combout ;
wire \VGA_G[4]~reg0_q ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \VGA_G~22_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205~portadataout ;
wire \VGA_G~21_combout ;
wire \VGA_G~41_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \VGA_G~23_combout ;
wire \VGA_G~24_combout ;
wire \VGA_G[5]~reg0_q ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \VGA_G~26_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \VGA_G~27_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278~portadataout ;
wire \VGA_G~25_combout ;
wire \VGA_G~37_combout ;
wire \VGA_G~28_combout ;
wire \VGA_G[6]~reg0_q ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \VGA_G~30_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279~portadataout ;
wire \VGA_G~29_combout ;
wire \VGA_G~33_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \VGA_G~31_combout ;
wire \VGA_G~32_combout ;
wire \VGA_G[7]~reg0_q ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256~portadataout ;
wire \VGA_B~0_combout ;
wire \VGA_B~60_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \VGA_B~2_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \VGA_B~1_combout ;
wire \VGA_B~3_combout ;
wire \VGA_B[0]~reg0_q ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \VGA_B~6_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233~portadataout ;
wire \VGA_B~4_combout ;
wire \VGA_B~56_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \VGA_B~5_combout ;
wire \VGA_B~7_combout ;
wire \VGA_B[1]~reg0_q ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \VGA_B~10_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186~portadataout ;
wire \VGA_B~9_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234~portadataout ;
wire \VGA_B~8_combout ;
wire \VGA_B~52_combout ;
wire \VGA_B~11_combout ;
wire \VGA_B[2]~reg0_q ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \VGA_B~14_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \VGA_B~13_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211~portadataout ;
wire \VGA_B~12_combout ;
wire \VGA_B~48_combout ;
wire \VGA_B~15_combout ;
wire \VGA_B[3]~reg0_q ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284~portadataout ;
wire \VGA_B~16_combout ;
wire \VGA_B~44_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188~portadataout ;
wire \VGA_B~17_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \VGA_B~18_combout ;
wire \VGA_B~19_combout ;
wire \VGA_B[4]~reg0_q ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \VGA_B~21_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \VGA_B~22_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261~portadataout ;
wire \VGA_B~20_combout ;
wire \VGA_B~40_combout ;
wire \VGA_B~23_combout ;
wire \VGA_B[5]~reg0_q ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238~portadataout ;
wire \VGA_B~24_combout ;
wire \VGA_B~36_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \VGA_B~25_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \VGA_B~26_combout ;
wire \VGA_B~27_combout ;
wire \VGA_B[6]~reg0_q ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191~portadataout ;
wire \VGA_B~29_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \VGA_B~30_combout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239~portadataout ;
wire \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287~portadataout ;
wire \VGA_B~28_combout ;
wire \VGA_B~32_combout ;
wire \VGA_B~31_combout ;
wire \VGA_B[7]~reg0_q ;
wire \HVSync_Generator_inst0|vga_HS~1_combout ;
wire \HVSync_Generator_inst0|vga_HS~0_combout ;
wire \HVSync_Generator_inst0|vga_HS~3_combout ;
wire \HVSync_Generator_inst0|vga_HS~q ;
wire \HVSync_Generator_inst0|vga_VS~0_combout ;
wire \HVSync_Generator_inst0|vga_VS~q ;
wire [3:0] \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w ;
wire [9:0] \HVSync_Generator_inst0|CounterY ;
wire [0:0] \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire ;
wire [9:0] \HVSync_Generator_inst0|CounterX ;
wire [0:0] \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|fboutclk_wire ;
wire [3:0] \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a ;
wire [3:0] \ImageROM_inst0|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w ;

wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [63:0] \ImageLocator_inst0|Mult2~8_RESULTA_bus ;
wire [63:0] \ImageLocator_inst0|Mult1~mac_RESULTA_bus ;
wire [63:0] \ImageLocator_inst0|Mult0~8_RESULTA_bus ;
wire [7:0] \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \ImageLocator_inst0|Mult2~8_resulta  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [0];
assign \ImageLocator_inst0|Mult2~9  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [1];
assign \ImageLocator_inst0|Mult2~10  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [2];
assign \ImageLocator_inst0|Mult2~11  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [3];
assign \ImageLocator_inst0|Mult2~12  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [4];
assign \ImageLocator_inst0|Mult2~13  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [5];
assign \ImageLocator_inst0|Mult2~14  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [6];
assign \ImageLocator_inst0|Mult2~15  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [7];
assign \ImageLocator_inst0|Mult2~16  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [8];
assign \ImageLocator_inst0|Mult2~17  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [9];
assign \ImageLocator_inst0|Mult2~18  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [10];
assign \ImageLocator_inst0|Mult2~19  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [11];
assign \ImageLocator_inst0|Mult2~20  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [12];
assign \ImageLocator_inst0|Mult2~21  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [13];
assign \ImageLocator_inst0|Mult2~22  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [14];
assign \ImageLocator_inst0|Mult2~23  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [15];
assign \ImageLocator_inst0|Mult2~24  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [16];
assign \ImageLocator_inst0|Mult2~25  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [17];
assign \ImageLocator_inst0|Mult2~26  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [18];
assign \ImageLocator_inst0|Mult2~27  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [19];
assign \ImageLocator_inst0|Mult2~28  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [20];
assign \ImageLocator_inst0|Mult2~29  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [21];
assign \ImageLocator_inst0|Mult2~30  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [22];
assign \ImageLocator_inst0|Mult2~31  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [23];
assign \ImageLocator_inst0|Mult2~32  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [24];
assign \ImageLocator_inst0|Mult2~33  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [25];
assign \ImageLocator_inst0|Mult2~34  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [26];
assign \ImageLocator_inst0|Mult2~35  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [27];
assign \ImageLocator_inst0|Mult2~36  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [28];
assign \ImageLocator_inst0|Mult2~37  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [29];
assign \ImageLocator_inst0|Mult2~38  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [30];
assign \ImageLocator_inst0|Mult2~39  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [31];
assign \ImageLocator_inst0|Mult2~40  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [32];
assign \ImageLocator_inst0|Mult2~41  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [33];
assign \ImageLocator_inst0|Mult2~42  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [34];
assign \ImageLocator_inst0|Mult2~43  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [35];
assign \ImageLocator_inst0|Mult2~44  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [36];
assign \ImageLocator_inst0|Mult2~45  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [37];
assign \ImageLocator_inst0|Mult2~46  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [38];
assign \ImageLocator_inst0|Mult2~47  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [39];
assign \ImageLocator_inst0|Mult2~48  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [40];
assign \ImageLocator_inst0|Mult2~49  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [41];
assign \ImageLocator_inst0|Mult2~50  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [42];
assign \ImageLocator_inst0|Mult2~51  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [43];
assign \ImageLocator_inst0|Mult2~52  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [44];
assign \ImageLocator_inst0|Mult2~53  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [45];
assign \ImageLocator_inst0|Mult2~54  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [46];
assign \ImageLocator_inst0|Mult2~55  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [47];
assign \ImageLocator_inst0|Mult2~56  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [48];
assign \ImageLocator_inst0|Mult2~57  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [49];
assign \ImageLocator_inst0|Mult2~58  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [50];
assign \ImageLocator_inst0|Mult2~59  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [51];
assign \ImageLocator_inst0|Mult2~60  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [52];
assign \ImageLocator_inst0|Mult2~61  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [53];
assign \ImageLocator_inst0|Mult2~62  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [54];
assign \ImageLocator_inst0|Mult2~63  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [55];
assign \ImageLocator_inst0|Mult2~64  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [56];
assign \ImageLocator_inst0|Mult2~65  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [57];
assign \ImageLocator_inst0|Mult2~66  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [58];
assign \ImageLocator_inst0|Mult2~67  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [59];
assign \ImageLocator_inst0|Mult2~68  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [60];
assign \ImageLocator_inst0|Mult2~69  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [61];
assign \ImageLocator_inst0|Mult2~70  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [62];
assign \ImageLocator_inst0|Mult2~71  = \ImageLocator_inst0|Mult2~8_RESULTA_bus [63];

assign \ImageLocator_inst0|Mult1~mac_resulta  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [0];
assign \ImageLocator_inst0|Mult1~309  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [1];
assign \ImageLocator_inst0|Mult1~310  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [2];
assign \ImageLocator_inst0|Mult1~311  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [3];
assign \ImageLocator_inst0|Mult1~312  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [4];
assign \ImageLocator_inst0|Mult1~313  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [5];
assign \ImageLocator_inst0|Mult1~314  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [6];
assign \ImageLocator_inst0|Mult1~315  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [7];
assign \ImageLocator_inst0|Mult1~316  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [8];
assign \ImageLocator_inst0|Mult1~317  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [9];
assign \ImageLocator_inst0|Mult1~318  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [10];
assign \ImageLocator_inst0|Mult1~319  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [11];
assign \ImageLocator_inst0|Mult1~320  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [12];
assign \ImageLocator_inst0|Mult1~321  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [13];
assign \ImageLocator_inst0|Mult1~322  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [14];
assign \ImageLocator_inst0|Mult1~323  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [15];
assign \ImageLocator_inst0|Mult1~324  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [16];
assign \ImageLocator_inst0|Mult1~325  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [17];
assign \ImageLocator_inst0|Mult1~326  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [18];
assign \ImageLocator_inst0|Mult1~327  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [19];
assign \ImageLocator_inst0|Mult1~328  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [20];
assign \ImageLocator_inst0|Mult1~329  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [21];
assign \ImageLocator_inst0|Mult1~330  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [22];
assign \ImageLocator_inst0|Mult1~331  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [23];
assign \ImageLocator_inst0|Mult1~332  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [24];
assign \ImageLocator_inst0|Mult1~333  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [25];
assign \ImageLocator_inst0|Mult1~334  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [26];
assign \ImageLocator_inst0|Mult1~335  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [27];
assign \ImageLocator_inst0|Mult1~336  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [28];
assign \ImageLocator_inst0|Mult1~337  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [29];
assign \ImageLocator_inst0|Mult1~338  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [30];
assign \ImageLocator_inst0|Mult1~339  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [31];
assign \ImageLocator_inst0|Mult1~8  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [32];
assign \ImageLocator_inst0|Mult1~9  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [33];
assign \ImageLocator_inst0|Mult1~10  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [34];
assign \ImageLocator_inst0|Mult1~11  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [35];
assign \ImageLocator_inst0|Mult1~12  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [36];
assign \ImageLocator_inst0|Mult1~13  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [37];
assign \ImageLocator_inst0|Mult1~14  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [38];
assign \ImageLocator_inst0|Mult1~15  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [39];
assign \ImageLocator_inst0|Mult1~16  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [40];
assign \ImageLocator_inst0|Mult1~17  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [41];
assign \ImageLocator_inst0|Mult1~18  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [42];
assign \ImageLocator_inst0|Mult1~19  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [43];
assign \ImageLocator_inst0|Mult1~20  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [44];
assign \ImageLocator_inst0|Mult1~21  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [45];
assign \ImageLocator_inst0|Mult1~22  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [46];
assign \ImageLocator_inst0|Mult1~23  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [47];
assign \ImageLocator_inst0|Mult1~24  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [48];
assign \ImageLocator_inst0|Mult1~25  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [49];
assign \ImageLocator_inst0|Mult1~26  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [50];
assign \ImageLocator_inst0|Mult1~27  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [51];
assign \ImageLocator_inst0|Mult1~28  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [52];
assign \ImageLocator_inst0|Mult1~29  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [53];
assign \ImageLocator_inst0|Mult1~30  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [54];
assign \ImageLocator_inst0|Mult1~31  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [55];
assign \ImageLocator_inst0|Mult1~32  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [56];
assign \ImageLocator_inst0|Mult1~33  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [57];
assign \ImageLocator_inst0|Mult1~34  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [58];
assign \ImageLocator_inst0|Mult1~35  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [59];
assign \ImageLocator_inst0|Mult1~36  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [60];
assign \ImageLocator_inst0|Mult1~37  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [61];
assign \ImageLocator_inst0|Mult1~38  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [62];
assign \ImageLocator_inst0|Mult1~39  = \ImageLocator_inst0|Mult1~mac_RESULTA_bus [63];

assign \ImageLocator_inst0|Mult0~8_resulta  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [0];
assign \ImageLocator_inst0|Mult0~9  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [1];
assign \ImageLocator_inst0|Mult0~10  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [2];
assign \ImageLocator_inst0|Mult0~11  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [3];
assign \ImageLocator_inst0|Mult0~12  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [4];
assign \ImageLocator_inst0|Mult0~13  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [5];
assign \ImageLocator_inst0|Mult0~14  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [6];
assign \ImageLocator_inst0|Mult0~15  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [7];
assign \ImageLocator_inst0|Mult0~16  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [8];
assign \ImageLocator_inst0|Mult0~17  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [9];
assign \ImageLocator_inst0|Mult0~18  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [10];
assign \ImageLocator_inst0|Mult0~19  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [11];
assign \ImageLocator_inst0|Mult0~20  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [12];
assign \ImageLocator_inst0|Mult0~21  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [13];
assign \ImageLocator_inst0|Mult0~22  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [14];
assign \ImageLocator_inst0|Mult0~23  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [15];
assign \ImageLocator_inst0|Mult0~24  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [16];
assign \ImageLocator_inst0|Mult0~25  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [17];
assign \ImageLocator_inst0|Mult0~26  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [18];
assign \ImageLocator_inst0|Mult0~27  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [19];
assign \ImageLocator_inst0|Mult0~28  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [20];
assign \ImageLocator_inst0|Mult0~29  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [21];
assign \ImageLocator_inst0|Mult0~30  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [22];
assign \ImageLocator_inst0|Mult0~31  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [23];
assign \ImageLocator_inst0|Mult0~32  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [24];
assign \ImageLocator_inst0|Mult0~33  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [25];
assign \ImageLocator_inst0|Mult0~34  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [26];
assign \ImageLocator_inst0|Mult0~35  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [27];
assign \ImageLocator_inst0|Mult0~36  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [28];
assign \ImageLocator_inst0|Mult0~37  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [29];
assign \ImageLocator_inst0|Mult0~38  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [30];
assign \ImageLocator_inst0|Mult0~39  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [31];
assign \ImageLocator_inst0|Mult0~40  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [32];
assign \ImageLocator_inst0|Mult0~41  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [33];
assign \ImageLocator_inst0|Mult0~42  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [34];
assign \ImageLocator_inst0|Mult0~43  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [35];
assign \ImageLocator_inst0|Mult0~44  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [36];
assign \ImageLocator_inst0|Mult0~45  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [37];
assign \ImageLocator_inst0|Mult0~46  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [38];
assign \ImageLocator_inst0|Mult0~47  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [39];
assign \ImageLocator_inst0|Mult0~48  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [40];
assign \ImageLocator_inst0|Mult0~49  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [41];
assign \ImageLocator_inst0|Mult0~50  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [42];
assign \ImageLocator_inst0|Mult0~51  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [43];
assign \ImageLocator_inst0|Mult0~52  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [44];
assign \ImageLocator_inst0|Mult0~53  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [45];
assign \ImageLocator_inst0|Mult0~54  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [46];
assign \ImageLocator_inst0|Mult0~55  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [47];
assign \ImageLocator_inst0|Mult0~56  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [48];
assign \ImageLocator_inst0|Mult0~57  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [49];
assign \ImageLocator_inst0|Mult0~58  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [50];
assign \ImageLocator_inst0|Mult0~59  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [51];
assign \ImageLocator_inst0|Mult0~60  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [52];
assign \ImageLocator_inst0|Mult0~61  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [53];
assign \ImageLocator_inst0|Mult0~62  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [54];
assign \ImageLocator_inst0|Mult0~63  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [55];
assign \ImageLocator_inst0|Mult0~64  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [56];
assign \ImageLocator_inst0|Mult0~65  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [57];
assign \ImageLocator_inst0|Mult0~66  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [58];
assign \ImageLocator_inst0|Mult0~67  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [59];
assign \ImageLocator_inst0|Mult0~68  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [60];
assign \ImageLocator_inst0|Mult0~69  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [61];
assign \ImageLocator_inst0|Mult0~70  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [62];
assign \ImageLocator_inst0|Mult0~71  = \ImageLocator_inst0|Mult0~8_RESULTA_bus [63];

assign \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5  = \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VGA_R[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA_R[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA_R[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA_R[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA_R[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA_R[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA_R[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA_R[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VGA_G[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA_G[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA_G[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA_G[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA_G[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA_G[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA_G[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA_G[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VGA_B[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA_B[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA_B[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA_B[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA_B[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA_B[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA_B[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA_B[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \VGA_CLK~output (
	.i(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \VGA_HS~output (
	.i(!\HVSync_Generator_inst0|vga_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \VGA_VS~output (
	.i(!\HVSync_Generator_inst0|vga_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\HVSync_Generator_inst0|inDisplayArea~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N52
cyclonev_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(\RESET_N~input_o ),
	.pfden(gnd),
	.refclkin(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "320.0 mhz";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 6000;
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 16;
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 16;
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 2;
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 4;
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 3;
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 2;
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y19_N1
cyclonev_pll_output_counter \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 4;
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 4;
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "40.0 mhz";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N0
cyclonev_lcell_comb \HVSync_Generator_inst0|Add0~33 (
// Equation(s):
// \HVSync_Generator_inst0|Add0~33_sumout  = SUM(( \HVSync_Generator_inst0|CounterX [0] ) + ( VCC ) + ( !VCC ))
// \HVSync_Generator_inst0|Add0~34  = CARRY(( \HVSync_Generator_inst0|CounterX [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\HVSync_Generator_inst0|CounterX [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\HVSync_Generator_inst0|Add0~33_sumout ),
	.cout(\HVSync_Generator_inst0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|Add0~33 .extended_lut = "off";
defparam \HVSync_Generator_inst0|Add0~33 .lut_mask = 64'h0000000000003333;
defparam \HVSync_Generator_inst0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N47
dffeas \HVSync_Generator_inst0|CounterX[0] (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HVSync_Generator_inst0|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HVSync_Generator_inst0|CounterX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \HVSync_Generator_inst0|CounterX[0] .is_wysiwyg = "true";
defparam \HVSync_Generator_inst0|CounterX[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N3
cyclonev_lcell_comb \HVSync_Generator_inst0|Add0~37 (
// Equation(s):
// \HVSync_Generator_inst0|Add0~37_sumout  = SUM(( \HVSync_Generator_inst0|CounterX [1] ) + ( GND ) + ( \HVSync_Generator_inst0|Add0~34  ))
// \HVSync_Generator_inst0|Add0~38  = CARRY(( \HVSync_Generator_inst0|CounterX [1] ) + ( GND ) + ( \HVSync_Generator_inst0|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HVSync_Generator_inst0|CounterX [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HVSync_Generator_inst0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HVSync_Generator_inst0|Add0~37_sumout ),
	.cout(\HVSync_Generator_inst0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|Add0~37 .extended_lut = "off";
defparam \HVSync_Generator_inst0|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \HVSync_Generator_inst0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N32
dffeas \HVSync_Generator_inst0|CounterX[1] (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HVSync_Generator_inst0|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HVSync_Generator_inst0|CounterX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \HVSync_Generator_inst0|CounterX[1] .is_wysiwyg = "true";
defparam \HVSync_Generator_inst0|CounterX[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N6
cyclonev_lcell_comb \HVSync_Generator_inst0|Add0~25 (
// Equation(s):
// \HVSync_Generator_inst0|Add0~25_sumout  = SUM(( \HVSync_Generator_inst0|CounterX [2] ) + ( GND ) + ( \HVSync_Generator_inst0|Add0~38  ))
// \HVSync_Generator_inst0|Add0~26  = CARRY(( \HVSync_Generator_inst0|CounterX [2] ) + ( GND ) + ( \HVSync_Generator_inst0|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HVSync_Generator_inst0|CounterX [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HVSync_Generator_inst0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HVSync_Generator_inst0|Add0~25_sumout ),
	.cout(\HVSync_Generator_inst0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|Add0~25 .extended_lut = "off";
defparam \HVSync_Generator_inst0|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \HVSync_Generator_inst0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N53
dffeas \HVSync_Generator_inst0|CounterX[2] (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HVSync_Generator_inst0|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HVSync_Generator_inst0|CounterX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \HVSync_Generator_inst0|CounterX[2] .is_wysiwyg = "true";
defparam \HVSync_Generator_inst0|CounterX[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N9
cyclonev_lcell_comb \HVSync_Generator_inst0|Add0~29 (
// Equation(s):
// \HVSync_Generator_inst0|Add0~29_sumout  = SUM(( \HVSync_Generator_inst0|CounterX [3] ) + ( GND ) + ( \HVSync_Generator_inst0|Add0~26  ))
// \HVSync_Generator_inst0|Add0~30  = CARRY(( \HVSync_Generator_inst0|CounterX [3] ) + ( GND ) + ( \HVSync_Generator_inst0|Add0~26  ))

	.dataa(!\HVSync_Generator_inst0|CounterX [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HVSync_Generator_inst0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HVSync_Generator_inst0|Add0~29_sumout ),
	.cout(\HVSync_Generator_inst0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|Add0~29 .extended_lut = "off";
defparam \HVSync_Generator_inst0|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \HVSync_Generator_inst0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N38
dffeas \HVSync_Generator_inst0|CounterX[3] (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HVSync_Generator_inst0|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HVSync_Generator_inst0|CounterX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \HVSync_Generator_inst0|CounterX[3] .is_wysiwyg = "true";
defparam \HVSync_Generator_inst0|CounterX[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N12
cyclonev_lcell_comb \HVSync_Generator_inst0|Add0~21 (
// Equation(s):
// \HVSync_Generator_inst0|Add0~21_sumout  = SUM(( \HVSync_Generator_inst0|CounterX [4] ) + ( GND ) + ( \HVSync_Generator_inst0|Add0~30  ))
// \HVSync_Generator_inst0|Add0~22  = CARRY(( \HVSync_Generator_inst0|CounterX [4] ) + ( GND ) + ( \HVSync_Generator_inst0|Add0~30  ))

	.dataa(gnd),
	.datab(!\HVSync_Generator_inst0|CounterX [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HVSync_Generator_inst0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HVSync_Generator_inst0|Add0~21_sumout ),
	.cout(\HVSync_Generator_inst0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|Add0~21 .extended_lut = "off";
defparam \HVSync_Generator_inst0|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \HVSync_Generator_inst0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N59
dffeas \HVSync_Generator_inst0|CounterX[4] (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HVSync_Generator_inst0|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HVSync_Generator_inst0|CounterX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \HVSync_Generator_inst0|CounterX[4] .is_wysiwyg = "true";
defparam \HVSync_Generator_inst0|CounterX[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N15
cyclonev_lcell_comb \HVSync_Generator_inst0|Add0~17 (
// Equation(s):
// \HVSync_Generator_inst0|Add0~17_sumout  = SUM(( \HVSync_Generator_inst0|CounterX [5] ) + ( GND ) + ( \HVSync_Generator_inst0|Add0~22  ))
// \HVSync_Generator_inst0|Add0~18  = CARRY(( \HVSync_Generator_inst0|CounterX [5] ) + ( GND ) + ( \HVSync_Generator_inst0|Add0~22  ))

	.dataa(!\HVSync_Generator_inst0|CounterX [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HVSync_Generator_inst0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HVSync_Generator_inst0|Add0~17_sumout ),
	.cout(\HVSync_Generator_inst0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|Add0~17 .extended_lut = "off";
defparam \HVSync_Generator_inst0|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \HVSync_Generator_inst0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N56
dffeas \HVSync_Generator_inst0|CounterX[5] (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HVSync_Generator_inst0|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HVSync_Generator_inst0|CounterX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \HVSync_Generator_inst0|CounterX[5] .is_wysiwyg = "true";
defparam \HVSync_Generator_inst0|CounterX[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N18
cyclonev_lcell_comb \HVSync_Generator_inst0|Add0~13 (
// Equation(s):
// \HVSync_Generator_inst0|Add0~13_sumout  = SUM(( \HVSync_Generator_inst0|CounterX [6] ) + ( GND ) + ( \HVSync_Generator_inst0|Add0~18  ))
// \HVSync_Generator_inst0|Add0~14  = CARRY(( \HVSync_Generator_inst0|CounterX [6] ) + ( GND ) + ( \HVSync_Generator_inst0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HVSync_Generator_inst0|CounterX [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HVSync_Generator_inst0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HVSync_Generator_inst0|Add0~13_sumout ),
	.cout(\HVSync_Generator_inst0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|Add0~13 .extended_lut = "off";
defparam \HVSync_Generator_inst0|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \HVSync_Generator_inst0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N50
dffeas \HVSync_Generator_inst0|CounterX[6] (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HVSync_Generator_inst0|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HVSync_Generator_inst0|CounterX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \HVSync_Generator_inst0|CounterX[6] .is_wysiwyg = "true";
defparam \HVSync_Generator_inst0|CounterX[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N42
cyclonev_lcell_comb \ImageLocator_inst0|LessThan0~0 (
// Equation(s):
// \ImageLocator_inst0|LessThan0~0_combout  = ( !\HVSync_Generator_inst0|CounterX [6] & ( (!\HVSync_Generator_inst0|CounterX [4]) # ((!\HVSync_Generator_inst0|CounterX [5]) # ((!\HVSync_Generator_inst0|CounterX [2] & !\HVSync_Generator_inst0|CounterX [3]))) 
// ) )

	.dataa(!\HVSync_Generator_inst0|CounterX [2]),
	.datab(!\HVSync_Generator_inst0|CounterX [4]),
	.datac(!\HVSync_Generator_inst0|CounterX [5]),
	.datad(!\HVSync_Generator_inst0|CounterX [3]),
	.datae(gnd),
	.dataf(!\HVSync_Generator_inst0|CounterX [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|LessThan0~0 .extended_lut = "off";
defparam \ImageLocator_inst0|LessThan0~0 .lut_mask = 64'hFEFCFEFC00000000;
defparam \ImageLocator_inst0|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N30
cyclonev_lcell_comb \ImageLocator_inst0|LessThan1~1 (
// Equation(s):
// \ImageLocator_inst0|LessThan1~1_combout  = ( \HVSync_Generator_inst0|CounterX [0] & ( (\HVSync_Generator_inst0|CounterX [4] & (((\HVSync_Generator_inst0|CounterX [2] & \HVSync_Generator_inst0|CounterX [1])) # (\HVSync_Generator_inst0|CounterX [3]))) ) ) # 
// ( !\HVSync_Generator_inst0|CounterX [0] & ( (\HVSync_Generator_inst0|CounterX [4] & \HVSync_Generator_inst0|CounterX [3]) ) )

	.dataa(!\HVSync_Generator_inst0|CounterX [2]),
	.datab(!\HVSync_Generator_inst0|CounterX [4]),
	.datac(!\HVSync_Generator_inst0|CounterX [3]),
	.datad(!\HVSync_Generator_inst0|CounterX [1]),
	.datae(gnd),
	.dataf(!\HVSync_Generator_inst0|CounterX [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|LessThan1~1 .extended_lut = "off";
defparam \ImageLocator_inst0|LessThan1~1 .lut_mask = 64'h0303030303130313;
defparam \ImageLocator_inst0|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N21
cyclonev_lcell_comb \HVSync_Generator_inst0|Add0~9 (
// Equation(s):
// \HVSync_Generator_inst0|Add0~9_sumout  = SUM(( \HVSync_Generator_inst0|CounterX [7] ) + ( GND ) + ( \HVSync_Generator_inst0|Add0~14  ))
// \HVSync_Generator_inst0|Add0~10  = CARRY(( \HVSync_Generator_inst0|CounterX [7] ) + ( GND ) + ( \HVSync_Generator_inst0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HVSync_Generator_inst0|CounterX [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HVSync_Generator_inst0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HVSync_Generator_inst0|Add0~9_sumout ),
	.cout(\HVSync_Generator_inst0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|Add0~9 .extended_lut = "off";
defparam \HVSync_Generator_inst0|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \HVSync_Generator_inst0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N44
dffeas \HVSync_Generator_inst0|CounterX[7] (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HVSync_Generator_inst0|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HVSync_Generator_inst0|CounterX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \HVSync_Generator_inst0|CounterX[7] .is_wysiwyg = "true";
defparam \HVSync_Generator_inst0|CounterX[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N24
cyclonev_lcell_comb \HVSync_Generator_inst0|Add0~5 (
// Equation(s):
// \HVSync_Generator_inst0|Add0~5_sumout  = SUM(( \HVSync_Generator_inst0|CounterX [8] ) + ( GND ) + ( \HVSync_Generator_inst0|Add0~10  ))
// \HVSync_Generator_inst0|Add0~6  = CARRY(( \HVSync_Generator_inst0|CounterX [8] ) + ( GND ) + ( \HVSync_Generator_inst0|Add0~10  ))

	.dataa(gnd),
	.datab(!\HVSync_Generator_inst0|CounterX [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HVSync_Generator_inst0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HVSync_Generator_inst0|Add0~5_sumout ),
	.cout(\HVSync_Generator_inst0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|Add0~5 .extended_lut = "off";
defparam \HVSync_Generator_inst0|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \HVSync_Generator_inst0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N41
dffeas \HVSync_Generator_inst0|CounterX[8] (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HVSync_Generator_inst0|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HVSync_Generator_inst0|CounterX [8]),
	.prn(vcc));
// synopsys translate_off
defparam \HVSync_Generator_inst0|CounterX[8] .is_wysiwyg = "true";
defparam \HVSync_Generator_inst0|CounterX[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N33
cyclonev_lcell_comb \ImageLocator_inst0|LessThan1~0 (
// Equation(s):
// \ImageLocator_inst0|LessThan1~0_combout  = ( !\HVSync_Generator_inst0|CounterX [5] & ( !\HVSync_Generator_inst0|CounterX [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HVSync_Generator_inst0|CounterX [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HVSync_Generator_inst0|CounterX [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|LessThan1~0 .extended_lut = "off";
defparam \ImageLocator_inst0|LessThan1~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \ImageLocator_inst0|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N27
cyclonev_lcell_comb \HVSync_Generator_inst0|Add0~1 (
// Equation(s):
// \HVSync_Generator_inst0|Add0~1_sumout  = SUM(( \HVSync_Generator_inst0|CounterX [9] ) + ( GND ) + ( \HVSync_Generator_inst0|Add0~6  ))

	.dataa(!\HVSync_Generator_inst0|CounterX [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HVSync_Generator_inst0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HVSync_Generator_inst0|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|Add0~1 .extended_lut = "off";
defparam \HVSync_Generator_inst0|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \HVSync_Generator_inst0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N35
dffeas \HVSync_Generator_inst0|CounterX[9] (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HVSync_Generator_inst0|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HVSync_Generator_inst0|CounterX [9]),
	.prn(vcc));
// synopsys translate_off
defparam \HVSync_Generator_inst0|CounterX[9] .is_wysiwyg = "true";
defparam \HVSync_Generator_inst0|CounterX[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N48
cyclonev_lcell_comb \ImageLocator_inst0|w_x0~0 (
// Equation(s):
// \ImageLocator_inst0|w_x0~0_combout  = ( \ImageLocator_inst0|LessThan1~0_combout  & ( !\HVSync_Generator_inst0|CounterX [9] & ( (\HVSync_Generator_inst0|CounterX [8] & ((!\HVSync_Generator_inst0|CounterX [7] & (!\ImageLocator_inst0|LessThan0~0_combout )) # 
// (\HVSync_Generator_inst0|CounterX [7] & ((!\ImageLocator_inst0|LessThan1~1_combout ))))) ) ) ) # ( !\ImageLocator_inst0|LessThan1~0_combout  & ( !\HVSync_Generator_inst0|CounterX [9] & ( (!\ImageLocator_inst0|LessThan0~0_combout  & 
// (\HVSync_Generator_inst0|CounterX [8] & !\HVSync_Generator_inst0|CounterX [7])) ) ) )

	.dataa(!\ImageLocator_inst0|LessThan0~0_combout ),
	.datab(!\ImageLocator_inst0|LessThan1~1_combout ),
	.datac(!\HVSync_Generator_inst0|CounterX [8]),
	.datad(!\HVSync_Generator_inst0|CounterX [7]),
	.datae(!\ImageLocator_inst0|LessThan1~0_combout ),
	.dataf(!\HVSync_Generator_inst0|CounterX [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|w_x0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|w_x0~0 .extended_lut = "off";
defparam \ImageLocator_inst0|w_x0~0 .lut_mask = 64'h0A000A0C00000000;
defparam \ImageLocator_inst0|w_x0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N39
cyclonev_lcell_comb \ImageLocator_inst0|w_x2~0 (
// Equation(s):
// \ImageLocator_inst0|w_x2~0_combout  = ( !\HVSync_Generator_inst0|CounterX [8] & ( \HVSync_Generator_inst0|CounterX [7] & ( (\ImageLocator_inst0|LessThan1~0_combout  & (!\ImageLocator_inst0|LessThan1~1_combout  & \HVSync_Generator_inst0|CounterX [9])) ) ) 
// ) # ( !\HVSync_Generator_inst0|CounterX [8] & ( !\HVSync_Generator_inst0|CounterX [7] & ( (!\ImageLocator_inst0|LessThan0~0_combout  & \HVSync_Generator_inst0|CounterX [9]) ) ) )

	.dataa(!\ImageLocator_inst0|LessThan1~0_combout ),
	.datab(!\ImageLocator_inst0|LessThan1~1_combout ),
	.datac(!\ImageLocator_inst0|LessThan0~0_combout ),
	.datad(!\HVSync_Generator_inst0|CounterX [9]),
	.datae(!\HVSync_Generator_inst0|CounterX [8]),
	.dataf(!\HVSync_Generator_inst0|CounterX [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|w_x2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|w_x2~0 .extended_lut = "off";
defparam \ImageLocator_inst0|w_x2~0 .lut_mask = 64'h00F0000000440000;
defparam \ImageLocator_inst0|w_x2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N0
cyclonev_lcell_comb \HVSync_Generator_inst0|Add1~21 (
// Equation(s):
// \HVSync_Generator_inst0|Add1~21_sumout  = SUM(( \HVSync_Generator_inst0|CounterY [0] ) + ( VCC ) + ( !VCC ))
// \HVSync_Generator_inst0|Add1~22  = CARRY(( \HVSync_Generator_inst0|CounterY [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\HVSync_Generator_inst0|CounterY [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\HVSync_Generator_inst0|Add1~21_sumout ),
	.cout(\HVSync_Generator_inst0|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|Add1~21 .extended_lut = "off";
defparam \HVSync_Generator_inst0|Add1~21 .lut_mask = 64'h0000000000003333;
defparam \HVSync_Generator_inst0|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N15
cyclonev_lcell_comb \HVSync_Generator_inst0|Add1~33 (
// Equation(s):
// \HVSync_Generator_inst0|Add1~33_sumout  = SUM(( \HVSync_Generator_inst0|CounterY [5] ) + ( GND ) + ( \HVSync_Generator_inst0|Add1~38  ))
// \HVSync_Generator_inst0|Add1~34  = CARRY(( \HVSync_Generator_inst0|CounterY [5] ) + ( GND ) + ( \HVSync_Generator_inst0|Add1~38  ))

	.dataa(!\HVSync_Generator_inst0|CounterY [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HVSync_Generator_inst0|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HVSync_Generator_inst0|Add1~33_sumout ),
	.cout(\HVSync_Generator_inst0|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|Add1~33 .extended_lut = "off";
defparam \HVSync_Generator_inst0|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \HVSync_Generator_inst0|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N18
cyclonev_lcell_comb \HVSync_Generator_inst0|Add1~29 (
// Equation(s):
// \HVSync_Generator_inst0|Add1~29_sumout  = SUM(( \HVSync_Generator_inst0|CounterY [6] ) + ( GND ) + ( \HVSync_Generator_inst0|Add1~34  ))
// \HVSync_Generator_inst0|Add1~30  = CARRY(( \HVSync_Generator_inst0|CounterY [6] ) + ( GND ) + ( \HVSync_Generator_inst0|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HVSync_Generator_inst0|CounterY [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HVSync_Generator_inst0|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HVSync_Generator_inst0|Add1~29_sumout ),
	.cout(\HVSync_Generator_inst0|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|Add1~29 .extended_lut = "off";
defparam \HVSync_Generator_inst0|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \HVSync_Generator_inst0|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N51
cyclonev_lcell_comb \HVSync_Generator_inst0|CounterY[6]~feeder (
// Equation(s):
// \HVSync_Generator_inst0|CounterY[6]~feeder_combout  = ( \HVSync_Generator_inst0|Add1~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HVSync_Generator_inst0|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HVSync_Generator_inst0|CounterY[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|CounterY[6]~feeder .extended_lut = "off";
defparam \HVSync_Generator_inst0|CounterY[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HVSync_Generator_inst0|CounterY[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N53
dffeas \HVSync_Generator_inst0|CounterY[6] (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HVSync_Generator_inst0|CounterY[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\HVSync_Generator_inst0|always1~0_combout ),
	.sload(gnd),
	.ena(!\RESET_N~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HVSync_Generator_inst0|CounterY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \HVSync_Generator_inst0|CounterY[6] .is_wysiwyg = "true";
defparam \HVSync_Generator_inst0|CounterY[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N21
cyclonev_lcell_comb \HVSync_Generator_inst0|Add1~5 (
// Equation(s):
// \HVSync_Generator_inst0|Add1~5_sumout  = SUM(( \HVSync_Generator_inst0|CounterY [7] ) + ( GND ) + ( \HVSync_Generator_inst0|Add1~30  ))
// \HVSync_Generator_inst0|Add1~6  = CARRY(( \HVSync_Generator_inst0|CounterY [7] ) + ( GND ) + ( \HVSync_Generator_inst0|Add1~30  ))

	.dataa(!\HVSync_Generator_inst0|CounterY [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HVSync_Generator_inst0|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HVSync_Generator_inst0|Add1~5_sumout ),
	.cout(\HVSync_Generator_inst0|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|Add1~5 .extended_lut = "off";
defparam \HVSync_Generator_inst0|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \HVSync_Generator_inst0|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y18_N11
dffeas \HVSync_Generator_inst0|CounterY[7] (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HVSync_Generator_inst0|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\HVSync_Generator_inst0|always1~0_combout ),
	.sload(vcc),
	.ena(!\RESET_N~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HVSync_Generator_inst0|CounterY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \HVSync_Generator_inst0|CounterY[7] .is_wysiwyg = "true";
defparam \HVSync_Generator_inst0|CounterY[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N24
cyclonev_lcell_comb \HVSync_Generator_inst0|Add1~1 (
// Equation(s):
// \HVSync_Generator_inst0|Add1~1_sumout  = SUM(( \HVSync_Generator_inst0|CounterY [8] ) + ( GND ) + ( \HVSync_Generator_inst0|Add1~6  ))
// \HVSync_Generator_inst0|Add1~2  = CARRY(( \HVSync_Generator_inst0|CounterY [8] ) + ( GND ) + ( \HVSync_Generator_inst0|Add1~6  ))

	.dataa(gnd),
	.datab(!\HVSync_Generator_inst0|CounterY [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HVSync_Generator_inst0|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HVSync_Generator_inst0|Add1~1_sumout ),
	.cout(\HVSync_Generator_inst0|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|Add1~1 .extended_lut = "off";
defparam \HVSync_Generator_inst0|Add1~1 .lut_mask = 64'h0000FFFF00003333;
defparam \HVSync_Generator_inst0|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y18_N35
dffeas \HVSync_Generator_inst0|CounterY[8] (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HVSync_Generator_inst0|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\HVSync_Generator_inst0|always1~0_combout ),
	.sload(vcc),
	.ena(!\RESET_N~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HVSync_Generator_inst0|CounterY [8]),
	.prn(vcc));
// synopsys translate_off
defparam \HVSync_Generator_inst0|CounterY[8] .is_wysiwyg = "true";
defparam \HVSync_Generator_inst0|CounterY[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N27
cyclonev_lcell_comb \HVSync_Generator_inst0|Add1~9 (
// Equation(s):
// \HVSync_Generator_inst0|Add1~9_sumout  = SUM(( \HVSync_Generator_inst0|CounterY [9] ) + ( GND ) + ( \HVSync_Generator_inst0|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HVSync_Generator_inst0|CounterY [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HVSync_Generator_inst0|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HVSync_Generator_inst0|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|Add1~9 .extended_lut = "off";
defparam \HVSync_Generator_inst0|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \HVSync_Generator_inst0|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N32
dffeas \HVSync_Generator_inst0|CounterY[9] (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HVSync_Generator_inst0|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\HVSync_Generator_inst0|always1~0_combout ),
	.sload(vcc),
	.ena(!\RESET_N~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HVSync_Generator_inst0|CounterY [9]),
	.prn(vcc));
// synopsys translate_off
defparam \HVSync_Generator_inst0|CounterY[9] .is_wysiwyg = "true";
defparam \HVSync_Generator_inst0|CounterY[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N24
cyclonev_lcell_comb \HVSync_Generator_inst0|Equal0~0 (
// Equation(s):
// \HVSync_Generator_inst0|Equal0~0_combout  = ( !\HVSync_Generator_inst0|CounterY [7] & ( (\HVSync_Generator_inst0|CounterY [9] & (!\HVSync_Generator_inst0|CounterY [8] & (\HVSync_Generator_inst0|CounterY [6] & \HVSync_Generator_inst0|CounterY [4]))) ) )

	.dataa(!\HVSync_Generator_inst0|CounterY [9]),
	.datab(!\HVSync_Generator_inst0|CounterY [8]),
	.datac(!\HVSync_Generator_inst0|CounterY [6]),
	.datad(!\HVSync_Generator_inst0|CounterY [4]),
	.datae(gnd),
	.dataf(!\HVSync_Generator_inst0|CounterY [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HVSync_Generator_inst0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|Equal0~0 .extended_lut = "off";
defparam \HVSync_Generator_inst0|Equal0~0 .lut_mask = 64'h0004000400000000;
defparam \HVSync_Generator_inst0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N39
cyclonev_lcell_comb \HVSync_Generator_inst0|Equal0~1 (
// Equation(s):
// \HVSync_Generator_inst0|Equal0~1_combout  = ( !\HVSync_Generator_inst0|CounterY [3] & ( (!\HVSync_Generator_inst0|CounterY [1] & \HVSync_Generator_inst0|CounterY [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HVSync_Generator_inst0|CounterY [1]),
	.datad(!\HVSync_Generator_inst0|CounterY [5]),
	.datae(gnd),
	.dataf(!\HVSync_Generator_inst0|CounterY [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HVSync_Generator_inst0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|Equal0~1 .extended_lut = "off";
defparam \HVSync_Generator_inst0|Equal0~1 .lut_mask = 64'h00F000F000000000;
defparam \HVSync_Generator_inst0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N36
cyclonev_lcell_comb \HVSync_Generator_inst0|always1~0 (
// Equation(s):
// \HVSync_Generator_inst0|always1~0_combout  = ( \HVSync_Generator_inst0|Equal0~1_combout  & ( (!\RESET_N~input_o ) # ((!\HVSync_Generator_inst0|CounterY [0] & (\HVSync_Generator_inst0|CounterY [2] & \HVSync_Generator_inst0|Equal0~0_combout ))) ) ) # ( 
// !\HVSync_Generator_inst0|Equal0~1_combout  & ( !\RESET_N~input_o  ) )

	.dataa(!\RESET_N~input_o ),
	.datab(!\HVSync_Generator_inst0|CounterY [0]),
	.datac(!\HVSync_Generator_inst0|CounterY [2]),
	.datad(!\HVSync_Generator_inst0|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\HVSync_Generator_inst0|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HVSync_Generator_inst0|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|always1~0 .extended_lut = "off";
defparam \HVSync_Generator_inst0|always1~0 .lut_mask = 64'hAAAAAAAAAAAEAAAE;
defparam \HVSync_Generator_inst0|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N41
dffeas \HVSync_Generator_inst0|CounterY[0] (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HVSync_Generator_inst0|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\HVSync_Generator_inst0|always1~0_combout ),
	.sload(vcc),
	.ena(!\RESET_N~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HVSync_Generator_inst0|CounterY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \HVSync_Generator_inst0|CounterY[0] .is_wysiwyg = "true";
defparam \HVSync_Generator_inst0|CounterY[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N3
cyclonev_lcell_comb \HVSync_Generator_inst0|Add1~25 (
// Equation(s):
// \HVSync_Generator_inst0|Add1~25_sumout  = SUM(( \HVSync_Generator_inst0|CounterY [1] ) + ( GND ) + ( \HVSync_Generator_inst0|Add1~22  ))
// \HVSync_Generator_inst0|Add1~26  = CARRY(( \HVSync_Generator_inst0|CounterY [1] ) + ( GND ) + ( \HVSync_Generator_inst0|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HVSync_Generator_inst0|CounterY [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HVSync_Generator_inst0|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HVSync_Generator_inst0|Add1~25_sumout ),
	.cout(\HVSync_Generator_inst0|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|Add1~25 .extended_lut = "off";
defparam \HVSync_Generator_inst0|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \HVSync_Generator_inst0|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N44
dffeas \HVSync_Generator_inst0|CounterY[1] (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HVSync_Generator_inst0|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\HVSync_Generator_inst0|always1~0_combout ),
	.sload(vcc),
	.ena(!\RESET_N~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HVSync_Generator_inst0|CounterY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \HVSync_Generator_inst0|CounterY[1] .is_wysiwyg = "true";
defparam \HVSync_Generator_inst0|CounterY[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N6
cyclonev_lcell_comb \HVSync_Generator_inst0|Add1~17 (
// Equation(s):
// \HVSync_Generator_inst0|Add1~17_sumout  = SUM(( \HVSync_Generator_inst0|CounterY [2] ) + ( GND ) + ( \HVSync_Generator_inst0|Add1~26  ))
// \HVSync_Generator_inst0|Add1~18  = CARRY(( \HVSync_Generator_inst0|CounterY [2] ) + ( GND ) + ( \HVSync_Generator_inst0|Add1~26  ))

	.dataa(gnd),
	.datab(!\HVSync_Generator_inst0|CounterY [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HVSync_Generator_inst0|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HVSync_Generator_inst0|Add1~17_sumout ),
	.cout(\HVSync_Generator_inst0|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|Add1~17 .extended_lut = "off";
defparam \HVSync_Generator_inst0|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \HVSync_Generator_inst0|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y18_N53
dffeas \HVSync_Generator_inst0|CounterY[2] (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HVSync_Generator_inst0|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\HVSync_Generator_inst0|always1~0_combout ),
	.sload(vcc),
	.ena(!\RESET_N~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HVSync_Generator_inst0|CounterY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \HVSync_Generator_inst0|CounterY[2] .is_wysiwyg = "true";
defparam \HVSync_Generator_inst0|CounterY[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N9
cyclonev_lcell_comb \HVSync_Generator_inst0|Add1~13 (
// Equation(s):
// \HVSync_Generator_inst0|Add1~13_sumout  = SUM(( \HVSync_Generator_inst0|CounterY [3] ) + ( GND ) + ( \HVSync_Generator_inst0|Add1~18  ))
// \HVSync_Generator_inst0|Add1~14  = CARRY(( \HVSync_Generator_inst0|CounterY [3] ) + ( GND ) + ( \HVSync_Generator_inst0|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HVSync_Generator_inst0|CounterY [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HVSync_Generator_inst0|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HVSync_Generator_inst0|Add1~13_sumout ),
	.cout(\HVSync_Generator_inst0|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|Add1~13 .extended_lut = "off";
defparam \HVSync_Generator_inst0|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \HVSync_Generator_inst0|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y18_N44
dffeas \HVSync_Generator_inst0|CounterY[3] (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HVSync_Generator_inst0|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\HVSync_Generator_inst0|always1~0_combout ),
	.sload(vcc),
	.ena(!\RESET_N~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HVSync_Generator_inst0|CounterY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \HVSync_Generator_inst0|CounterY[3] .is_wysiwyg = "true";
defparam \HVSync_Generator_inst0|CounterY[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N12
cyclonev_lcell_comb \HVSync_Generator_inst0|Add1~37 (
// Equation(s):
// \HVSync_Generator_inst0|Add1~37_sumout  = SUM(( \HVSync_Generator_inst0|CounterY [4] ) + ( GND ) + ( \HVSync_Generator_inst0|Add1~14  ))
// \HVSync_Generator_inst0|Add1~38  = CARRY(( \HVSync_Generator_inst0|CounterY [4] ) + ( GND ) + ( \HVSync_Generator_inst0|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HVSync_Generator_inst0|CounterY [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HVSync_Generator_inst0|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HVSync_Generator_inst0|Add1~37_sumout ),
	.cout(\HVSync_Generator_inst0|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|Add1~37 .extended_lut = "off";
defparam \HVSync_Generator_inst0|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \HVSync_Generator_inst0|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y18_N26
dffeas \HVSync_Generator_inst0|CounterY[4] (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HVSync_Generator_inst0|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\HVSync_Generator_inst0|always1~0_combout ),
	.sload(vcc),
	.ena(!\RESET_N~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HVSync_Generator_inst0|CounterY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \HVSync_Generator_inst0|CounterY[4] .is_wysiwyg = "true";
defparam \HVSync_Generator_inst0|CounterY[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N54
cyclonev_lcell_comb \HVSync_Generator_inst0|CounterY[5]~feeder (
// Equation(s):
// \HVSync_Generator_inst0|CounterY[5]~feeder_combout  = ( \HVSync_Generator_inst0|Add1~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HVSync_Generator_inst0|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HVSync_Generator_inst0|CounterY[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|CounterY[5]~feeder .extended_lut = "off";
defparam \HVSync_Generator_inst0|CounterY[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HVSync_Generator_inst0|CounterY[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N56
dffeas \HVSync_Generator_inst0|CounterY[5] (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HVSync_Generator_inst0|CounterY[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\HVSync_Generator_inst0|always1~0_combout ),
	.sload(gnd),
	.ena(!\RESET_N~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HVSync_Generator_inst0|CounterY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \HVSync_Generator_inst0|CounterY[5] .is_wysiwyg = "true";
defparam \HVSync_Generator_inst0|CounterY[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N0
cyclonev_lcell_comb \ImageLocator_inst0|LessThan9~1 (
// Equation(s):
// \ImageLocator_inst0|LessThan9~1_combout  = ( \HVSync_Generator_inst0|CounterY [4] & ( (\HVSync_Generator_inst0|CounterY [5] & \HVSync_Generator_inst0|CounterY [6]) ) )

	.dataa(gnd),
	.datab(!\HVSync_Generator_inst0|CounterY [5]),
	.datac(!\HVSync_Generator_inst0|CounterY [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HVSync_Generator_inst0|CounterY [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|LessThan9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|LessThan9~1 .extended_lut = "off";
defparam \ImageLocator_inst0|LessThan9~1 .lut_mask = 64'h0000000003030303;
defparam \ImageLocator_inst0|LessThan9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N3
cyclonev_lcell_comb \ImageLocator_inst0|LessThan9~0 (
// Equation(s):
// \ImageLocator_inst0|LessThan9~0_combout  = ( \HVSync_Generator_inst0|CounterY [2] & ( (!\HVSync_Generator_inst0|CounterY [3] & ((!\HVSync_Generator_inst0|CounterY [0]) # (!\HVSync_Generator_inst0|CounterY [1]))) ) ) # ( !\HVSync_Generator_inst0|CounterY 
// [2] & ( !\HVSync_Generator_inst0|CounterY [3] ) )

	.dataa(!\HVSync_Generator_inst0|CounterY [0]),
	.datab(gnd),
	.datac(!\HVSync_Generator_inst0|CounterY [3]),
	.datad(!\HVSync_Generator_inst0|CounterY [1]),
	.datae(gnd),
	.dataf(!\HVSync_Generator_inst0|CounterY [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|LessThan9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|LessThan9~0 .extended_lut = "off";
defparam \ImageLocator_inst0|LessThan9~0 .lut_mask = 64'hF0F0F0F0F0A0F0A0;
defparam \ImageLocator_inst0|LessThan9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N39
cyclonev_lcell_comb \ImageLocator_inst0|LessThan8~0 (
// Equation(s):
// \ImageLocator_inst0|LessThan8~0_combout  = ( \HVSync_Generator_inst0|CounterY [2] & ( (!\HVSync_Generator_inst0|CounterY [4] & (!\HVSync_Generator_inst0|CounterY [6] & !\HVSync_Generator_inst0|CounterY [5])) ) ) # ( !\HVSync_Generator_inst0|CounterY [2] & 
// ( (!\HVSync_Generator_inst0|CounterY [6] & (!\HVSync_Generator_inst0|CounterY [5] & ((!\HVSync_Generator_inst0|CounterY [4]) # (!\HVSync_Generator_inst0|CounterY [3])))) ) )

	.dataa(!\HVSync_Generator_inst0|CounterY [4]),
	.datab(!\HVSync_Generator_inst0|CounterY [3]),
	.datac(!\HVSync_Generator_inst0|CounterY [6]),
	.datad(!\HVSync_Generator_inst0|CounterY [5]),
	.datae(gnd),
	.dataf(!\HVSync_Generator_inst0|CounterY [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|LessThan8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|LessThan8~0 .extended_lut = "off";
defparam \ImageLocator_inst0|LessThan8~0 .lut_mask = 64'hE000E000A000A000;
defparam \ImageLocator_inst0|LessThan8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N21
cyclonev_lcell_comb \ImageLocator_inst0|w_y2~0 (
// Equation(s):
// \ImageLocator_inst0|w_y2~0_combout  = ( !\HVSync_Generator_inst0|CounterY [7] & ( \HVSync_Generator_inst0|CounterY [8] & ( (!\ImageLocator_inst0|LessThan8~0_combout  & (!\HVSync_Generator_inst0|CounterY [9] & ((!\ImageLocator_inst0|LessThan9~1_combout ) # 
// (\ImageLocator_inst0|LessThan9~0_combout )))) ) ) )

	.dataa(!\ImageLocator_inst0|LessThan9~1_combout ),
	.datab(!\ImageLocator_inst0|LessThan9~0_combout ),
	.datac(!\ImageLocator_inst0|LessThan8~0_combout ),
	.datad(!\HVSync_Generator_inst0|CounterY [9]),
	.datae(!\HVSync_Generator_inst0|CounterY [7]),
	.dataf(!\HVSync_Generator_inst0|CounterY [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|w_y2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|w_y2~0 .extended_lut = "off";
defparam \ImageLocator_inst0|w_y2~0 .lut_mask = 64'h00000000B0000000;
defparam \ImageLocator_inst0|w_y2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N57
cyclonev_lcell_comb \ImageLocator_inst0|w_x3~0 (
// Equation(s):
// \ImageLocator_inst0|w_x3~0_combout  = ( !\ImageLocator_inst0|LessThan0~0_combout  & ( \HVSync_Generator_inst0|CounterX [7] & ( (!\HVSync_Generator_inst0|CounterX [8] & \HVSync_Generator_inst0|CounterX [9]) ) ) ) # ( \ImageLocator_inst0|LessThan0~0_combout 
//  & ( !\HVSync_Generator_inst0|CounterX [7] & ( (\ImageLocator_inst0|LessThan1~0_combout  & (\HVSync_Generator_inst0|CounterX [8] & (!\ImageLocator_inst0|LessThan1~1_combout  & \HVSync_Generator_inst0|CounterX [9]))) ) ) ) # ( 
// !\ImageLocator_inst0|LessThan0~0_combout  & ( !\HVSync_Generator_inst0|CounterX [7] & ( (\ImageLocator_inst0|LessThan1~0_combout  & (\HVSync_Generator_inst0|CounterX [8] & (!\ImageLocator_inst0|LessThan1~1_combout  & \HVSync_Generator_inst0|CounterX 
// [9]))) ) ) )

	.dataa(!\ImageLocator_inst0|LessThan1~0_combout ),
	.datab(!\HVSync_Generator_inst0|CounterX [8]),
	.datac(!\ImageLocator_inst0|LessThan1~1_combout ),
	.datad(!\HVSync_Generator_inst0|CounterX [9]),
	.datae(!\ImageLocator_inst0|LessThan0~0_combout ),
	.dataf(!\HVSync_Generator_inst0|CounterX [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|w_x3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|w_x3~0 .extended_lut = "off";
defparam \ImageLocator_inst0|w_x3~0 .lut_mask = 64'h0010001000CC0000;
defparam \ImageLocator_inst0|w_x3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N51
cyclonev_lcell_comb \ImageLocator_inst0|w_x1~0 (
// Equation(s):
// \ImageLocator_inst0|w_x1~0_combout  = ( !\ImageLocator_inst0|LessThan0~0_combout  & ( \HVSync_Generator_inst0|CounterX [7] & ( (!\HVSync_Generator_inst0|CounterX [9] & \HVSync_Generator_inst0|CounterX [8]) ) ) ) # ( \ImageLocator_inst0|LessThan0~0_combout 
//  & ( !\HVSync_Generator_inst0|CounterX [7] & ( (\HVSync_Generator_inst0|CounterX [9] & (!\HVSync_Generator_inst0|CounterX [8] & (!\ImageLocator_inst0|LessThan1~1_combout  & \ImageLocator_inst0|LessThan1~0_combout ))) ) ) ) # ( 
// !\ImageLocator_inst0|LessThan0~0_combout  & ( !\HVSync_Generator_inst0|CounterX [7] & ( (\HVSync_Generator_inst0|CounterX [9] & (!\HVSync_Generator_inst0|CounterX [8] & (!\ImageLocator_inst0|LessThan1~1_combout  & \ImageLocator_inst0|LessThan1~0_combout 
// ))) ) ) )

	.dataa(!\HVSync_Generator_inst0|CounterX [9]),
	.datab(!\HVSync_Generator_inst0|CounterX [8]),
	.datac(!\ImageLocator_inst0|LessThan1~1_combout ),
	.datad(!\ImageLocator_inst0|LessThan1~0_combout ),
	.datae(!\ImageLocator_inst0|LessThan0~0_combout ),
	.dataf(!\HVSync_Generator_inst0|CounterX [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|w_x1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|w_x1~0 .extended_lut = "off";
defparam \ImageLocator_inst0|w_x1~0 .lut_mask = 64'h0040004022220000;
defparam \ImageLocator_inst0|w_x1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N57
cyclonev_lcell_comb \ImageLocator_inst0|Encoder16x4_inst0|Equal9~0 (
// Equation(s):
// \ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout  = ( \ImageLocator_inst0|w_x1~0_combout  & ( (!\ImageLocator_inst0|w_x0~0_combout  & (!\ImageLocator_inst0|w_x2~0_combout  & (\ImageLocator_inst0|w_y2~0_combout  & !\ImageLocator_inst0|w_x3~0_combout 
// ))) ) )

	.dataa(!\ImageLocator_inst0|w_x0~0_combout ),
	.datab(!\ImageLocator_inst0|w_x2~0_combout ),
	.datac(!\ImageLocator_inst0|w_y2~0_combout ),
	.datad(!\ImageLocator_inst0|w_x3~0_combout ),
	.datae(gnd),
	.dataf(!\ImageLocator_inst0|w_x1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Encoder16x4_inst0|Equal9~0 .extended_lut = "off";
defparam \ImageLocator_inst0|Encoder16x4_inst0|Equal9~0 .lut_mask = 64'h0000000008000800;
defparam \ImageLocator_inst0|Encoder16x4_inst0|Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N27
cyclonev_lcell_comb \ImageLocator_inst0|w_y1~0 (
// Equation(s):
// \ImageLocator_inst0|w_y1~0_combout  = ( \ImageLocator_inst0|LessThan9~0_combout  & ( (!\HVSync_Generator_inst0|CounterY [9] & !\ImageLocator_inst0|LessThan8~0_combout ) ) ) # ( !\ImageLocator_inst0|LessThan9~0_combout  & ( 
// (!\HVSync_Generator_inst0|CounterY [9] & (!\ImageLocator_inst0|LessThan8~0_combout  & !\ImageLocator_inst0|LessThan9~1_combout )) ) )

	.dataa(!\HVSync_Generator_inst0|CounterY [9]),
	.datab(gnd),
	.datac(!\ImageLocator_inst0|LessThan8~0_combout ),
	.datad(!\ImageLocator_inst0|LessThan9~1_combout ),
	.datae(gnd),
	.dataf(!\ImageLocator_inst0|LessThan9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|w_y1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|w_y1~0 .extended_lut = "off";
defparam \ImageLocator_inst0|w_y1~0 .lut_mask = 64'hA000A000A0A0A0A0;
defparam \ImageLocator_inst0|w_y1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N15
cyclonev_lcell_comb \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1 (
// Equation(s):
// \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout  = ( !\ImageLocator_inst0|w_x3~0_combout  & ( \ImageLocator_inst0|w_x2~0_combout  & ( (\ImageLocator_inst0|w_y1~0_combout  & (!\ImageLocator_inst0|w_x1~0_combout  & 
// ((!\HVSync_Generator_inst0|CounterY [8]) # (!\HVSync_Generator_inst0|CounterY [7])))) ) ) )

	.dataa(!\HVSync_Generator_inst0|CounterY [8]),
	.datab(!\ImageLocator_inst0|w_y1~0_combout ),
	.datac(!\HVSync_Generator_inst0|CounterY [7]),
	.datad(!\ImageLocator_inst0|w_x1~0_combout ),
	.datae(!\ImageLocator_inst0|w_x3~0_combout ),
	.dataf(!\ImageLocator_inst0|w_x2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1 .extended_lut = "off";
defparam \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1 .lut_mask = 64'h0000000032000000;
defparam \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N18
cyclonev_lcell_comb \ImageLocator_inst0|w_y1~1 (
// Equation(s):
// \ImageLocator_inst0|w_y1~1_combout  = ( !\HVSync_Generator_inst0|CounterY [8] & ( \HVSync_Generator_inst0|CounterY [7] & ( (!\HVSync_Generator_inst0|CounterY [9] & (!\ImageLocator_inst0|LessThan8~0_combout  & ((!\ImageLocator_inst0|LessThan9~1_combout ) # 
// (\ImageLocator_inst0|LessThan9~0_combout )))) ) ) )

	.dataa(!\ImageLocator_inst0|LessThan9~1_combout ),
	.datab(!\ImageLocator_inst0|LessThan9~0_combout ),
	.datac(!\HVSync_Generator_inst0|CounterY [9]),
	.datad(!\ImageLocator_inst0|LessThan8~0_combout ),
	.datae(!\HVSync_Generator_inst0|CounterY [8]),
	.dataf(!\HVSync_Generator_inst0|CounterY [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|w_y1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|w_y1~1 .extended_lut = "off";
defparam \ImageLocator_inst0|w_y1~1 .lut_mask = 64'h00000000B0000000;
defparam \ImageLocator_inst0|w_y1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N45
cyclonev_lcell_comb \ImageLocator_inst0|w_y0~0 (
// Equation(s):
// \ImageLocator_inst0|w_y0~0_combout  = ( \ImageLocator_inst0|LessThan9~1_combout  & ( !\HVSync_Generator_inst0|CounterY [7] & ( (!\HVSync_Generator_inst0|CounterY [9] & (\ImageLocator_inst0|LessThan9~0_combout  & (!\ImageLocator_inst0|LessThan8~0_combout  
// & !\HVSync_Generator_inst0|CounterY [8]))) ) ) ) # ( !\ImageLocator_inst0|LessThan9~1_combout  & ( !\HVSync_Generator_inst0|CounterY [7] & ( (!\HVSync_Generator_inst0|CounterY [9] & (!\ImageLocator_inst0|LessThan8~0_combout  & 
// !\HVSync_Generator_inst0|CounterY [8])) ) ) )

	.dataa(!\HVSync_Generator_inst0|CounterY [9]),
	.datab(!\ImageLocator_inst0|LessThan9~0_combout ),
	.datac(!\ImageLocator_inst0|LessThan8~0_combout ),
	.datad(!\HVSync_Generator_inst0|CounterY [8]),
	.datae(!\ImageLocator_inst0|LessThan9~1_combout ),
	.dataf(!\HVSync_Generator_inst0|CounterY [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|w_y0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|w_y0~0 .extended_lut = "off";
defparam \ImageLocator_inst0|w_y0~0 .lut_mask = 64'hA000200000000000;
defparam \ImageLocator_inst0|w_y0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N30
cyclonev_lcell_comb \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0 (
// Equation(s):
// \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout  = ( !\ImageLocator_inst0|w_x3~0_combout  & ( \ImageLocator_inst0|w_x1~0_combout  & ( (!\ImageLocator_inst0|w_x0~0_combout  & (!\ImageLocator_inst0|w_x2~0_combout  & 
// (!\ImageLocator_inst0|w_y1~1_combout  $ (!\ImageLocator_inst0|w_y0~0_combout )))) ) ) )

	.dataa(!\ImageLocator_inst0|w_y1~1_combout ),
	.datab(!\ImageLocator_inst0|w_y0~0_combout ),
	.datac(!\ImageLocator_inst0|w_x0~0_combout ),
	.datad(!\ImageLocator_inst0|w_x2~0_combout ),
	.datae(!\ImageLocator_inst0|w_x3~0_combout ),
	.dataf(!\ImageLocator_inst0|w_x1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0 .extended_lut = "off";
defparam \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0 .lut_mask = 64'h0000000060000000;
defparam \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N12
cyclonev_lcell_comb \ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0 (
// Equation(s):
// \ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout  = ( !\ImageLocator_inst0|w_x2~0_combout  & ( \ImageLocator_inst0|w_x3~0_combout  & ( (\ImageLocator_inst0|w_y1~0_combout  & (!\ImageLocator_inst0|w_x1~0_combout  & 
// ((!\HVSync_Generator_inst0|CounterY [8]) # (!\HVSync_Generator_inst0|CounterY [7])))) ) ) )

	.dataa(!\HVSync_Generator_inst0|CounterY [8]),
	.datab(!\ImageLocator_inst0|w_y1~0_combout ),
	.datac(!\ImageLocator_inst0|w_x1~0_combout ),
	.datad(!\HVSync_Generator_inst0|CounterY [7]),
	.datae(!\ImageLocator_inst0|w_x2~0_combout ),
	.dataf(!\ImageLocator_inst0|w_x3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0 .extended_lut = "off";
defparam \ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0 .lut_mask = 64'h0000000030200000;
defparam \ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N18
cyclonev_lcell_comb \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2 (
// Equation(s):
// \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout  = ( \ImageLocator_inst0|w_y1~0_combout  & ( !\ImageLocator_inst0|w_x1~0_combout  & ( (\ImageLocator_inst0|w_x0~0_combout  & ((!\HVSync_Generator_inst0|CounterY [7]) # 
// (!\HVSync_Generator_inst0|CounterY [8]))) ) ) )

	.dataa(gnd),
	.datab(!\ImageLocator_inst0|w_x0~0_combout ),
	.datac(!\HVSync_Generator_inst0|CounterY [7]),
	.datad(!\HVSync_Generator_inst0|CounterY [8]),
	.datae(!\ImageLocator_inst0|w_y1~0_combout ),
	.dataf(!\ImageLocator_inst0|w_x1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2 .extended_lut = "off";
defparam \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2 .lut_mask = 64'h0000333000000000;
defparam \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N36
cyclonev_lcell_comb \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~3 (
// Equation(s):
// \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~3_combout  = ( \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout  ) # ( !\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout  & ( (\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ) # 
// (\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout ),
	.datad(!\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ),
	.datae(gnd),
	.dataf(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~3 .extended_lut = "off";
defparam \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~3 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N36
cyclonev_lcell_comb \ImageLocator_inst0|Encoder16x4_inst0|WideOr5 (
// Equation(s):
// \ImageLocator_inst0|Encoder16x4_inst0|WideOr5~combout  = ( \ImageLocator_inst0|w_x3~0_combout  & ( !\ImageLocator_inst0|w_x1~0_combout  & ( (\ImageLocator_inst0|w_y1~0_combout  & (!\ImageLocator_inst0|w_x2~0_combout  & ((!\HVSync_Generator_inst0|CounterY 
// [7]) # (!\HVSync_Generator_inst0|CounterY [8])))) ) ) ) # ( !\ImageLocator_inst0|w_x3~0_combout  & ( !\ImageLocator_inst0|w_x1~0_combout  & ( (\ImageLocator_inst0|w_y1~0_combout  & (\ImageLocator_inst0|w_x2~0_combout  & ((!\HVSync_Generator_inst0|CounterY 
// [7]) # (!\HVSync_Generator_inst0|CounterY [8])))) ) ) )

	.dataa(!\HVSync_Generator_inst0|CounterY [7]),
	.datab(!\HVSync_Generator_inst0|CounterY [8]),
	.datac(!\ImageLocator_inst0|w_y1~0_combout ),
	.datad(!\ImageLocator_inst0|w_x2~0_combout ),
	.datae(!\ImageLocator_inst0|w_x3~0_combout ),
	.dataf(!\ImageLocator_inst0|w_x1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Encoder16x4_inst0|WideOr5 .extended_lut = "off";
defparam \ImageLocator_inst0|Encoder16x4_inst0|WideOr5 .lut_mask = 64'h000E0E0000000000;
defparam \ImageLocator_inst0|Encoder16x4_inst0|WideOr5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N6
cyclonev_lcell_comb \ImageLocator_inst0|Encoder16x4_inst0|WideOr3 (
// Equation(s):
// \ImageLocator_inst0|Encoder16x4_inst0|WideOr3~combout  = ( !\ImageLocator_inst0|w_x2~0_combout  & ( \ImageLocator_inst0|w_x1~0_combout  & ( (!\ImageLocator_inst0|w_x0~0_combout  & (!\ImageLocator_inst0|w_y0~0_combout  & 
// (!\ImageLocator_inst0|w_x3~0_combout  & \ImageLocator_inst0|w_y1~1_combout ))) ) ) ) # ( \ImageLocator_inst0|w_x2~0_combout  & ( !\ImageLocator_inst0|w_x1~0_combout  & ( (!\ImageLocator_inst0|w_y0~0_combout  & (\ImageLocator_inst0|w_y1~1_combout  & 
// ((!\ImageLocator_inst0|w_x3~0_combout ) # (\ImageLocator_inst0|w_x0~0_combout )))) ) ) ) # ( !\ImageLocator_inst0|w_x2~0_combout  & ( !\ImageLocator_inst0|w_x1~0_combout  & ( (!\ImageLocator_inst0|w_y0~0_combout  & (\ImageLocator_inst0|w_y1~1_combout  & 
// ((\ImageLocator_inst0|w_x3~0_combout ) # (\ImageLocator_inst0|w_x0~0_combout )))) ) ) )

	.dataa(!\ImageLocator_inst0|w_x0~0_combout ),
	.datab(!\ImageLocator_inst0|w_y0~0_combout ),
	.datac(!\ImageLocator_inst0|w_x3~0_combout ),
	.datad(!\ImageLocator_inst0|w_y1~1_combout ),
	.datae(!\ImageLocator_inst0|w_x2~0_combout ),
	.dataf(!\ImageLocator_inst0|w_x1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|Encoder16x4_inst0|WideOr3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Encoder16x4_inst0|WideOr3 .extended_lut = "off";
defparam \ImageLocator_inst0|Encoder16x4_inst0|WideOr3 .lut_mask = 64'h004C00C400800000;
defparam \ImageLocator_inst0|Encoder16x4_inst0|WideOr3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N54
cyclonev_lcell_comb \ImageLocator_inst0|Encoder16x4_inst0|WideOr1 (
// Equation(s):
// \ImageLocator_inst0|Encoder16x4_inst0|WideOr1~combout  = ( \ImageLocator_inst0|w_x1~0_combout  & ( (!\ImageLocator_inst0|w_x0~0_combout  & (!\ImageLocator_inst0|w_x2~0_combout  & (!\ImageLocator_inst0|w_x3~0_combout  & \ImageLocator_inst0|w_y2~0_combout 
// ))) ) ) # ( !\ImageLocator_inst0|w_x1~0_combout  & ( (\ImageLocator_inst0|w_y2~0_combout  & ((!\ImageLocator_inst0|w_x2~0_combout  $ (!\ImageLocator_inst0|w_x3~0_combout )) # (\ImageLocator_inst0|w_x0~0_combout ))) ) )

	.dataa(!\ImageLocator_inst0|w_x0~0_combout ),
	.datab(!\ImageLocator_inst0|w_x2~0_combout ),
	.datac(!\ImageLocator_inst0|w_x3~0_combout ),
	.datad(!\ImageLocator_inst0|w_y2~0_combout ),
	.datae(gnd),
	.dataf(!\ImageLocator_inst0|w_x1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|Encoder16x4_inst0|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Encoder16x4_inst0|WideOr1 .extended_lut = "off";
defparam \ImageLocator_inst0|Encoder16x4_inst0|WideOr1 .lut_mask = 64'h007D007D00800080;
defparam \ImageLocator_inst0|Encoder16x4_inst0|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y18_N0
cyclonev_mac \ImageLocator_inst0|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\ImageLocator_inst0|Encoder16x4_inst0|WideOr1~combout ,\ImageLocator_inst0|Encoder16x4_inst0|WideOr3~combout ,\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~combout ,\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~3_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\ImageLocator_inst0|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \ImageLocator_inst0|Mult0~8 .accumulate_clock = "none";
defparam \ImageLocator_inst0|Mult0~8 .ax_clock = "none";
defparam \ImageLocator_inst0|Mult0~8 .ax_width = 7;
defparam \ImageLocator_inst0|Mult0~8 .ay_scan_in_clock = "none";
defparam \ImageLocator_inst0|Mult0~8 .ay_scan_in_width = 4;
defparam \ImageLocator_inst0|Mult0~8 .ay_use_scan_in = "false";
defparam \ImageLocator_inst0|Mult0~8 .az_clock = "none";
defparam \ImageLocator_inst0|Mult0~8 .bx_clock = "none";
defparam \ImageLocator_inst0|Mult0~8 .by_clock = "none";
defparam \ImageLocator_inst0|Mult0~8 .by_use_scan_in = "false";
defparam \ImageLocator_inst0|Mult0~8 .bz_clock = "none";
defparam \ImageLocator_inst0|Mult0~8 .coef_a_0 = 0;
defparam \ImageLocator_inst0|Mult0~8 .coef_a_1 = 0;
defparam \ImageLocator_inst0|Mult0~8 .coef_a_2 = 0;
defparam \ImageLocator_inst0|Mult0~8 .coef_a_3 = 0;
defparam \ImageLocator_inst0|Mult0~8 .coef_a_4 = 0;
defparam \ImageLocator_inst0|Mult0~8 .coef_a_5 = 0;
defparam \ImageLocator_inst0|Mult0~8 .coef_a_6 = 0;
defparam \ImageLocator_inst0|Mult0~8 .coef_a_7 = 0;
defparam \ImageLocator_inst0|Mult0~8 .coef_b_0 = 0;
defparam \ImageLocator_inst0|Mult0~8 .coef_b_1 = 0;
defparam \ImageLocator_inst0|Mult0~8 .coef_b_2 = 0;
defparam \ImageLocator_inst0|Mult0~8 .coef_b_3 = 0;
defparam \ImageLocator_inst0|Mult0~8 .coef_b_4 = 0;
defparam \ImageLocator_inst0|Mult0~8 .coef_b_5 = 0;
defparam \ImageLocator_inst0|Mult0~8 .coef_b_6 = 0;
defparam \ImageLocator_inst0|Mult0~8 .coef_b_7 = 0;
defparam \ImageLocator_inst0|Mult0~8 .coef_sel_a_clock = "none";
defparam \ImageLocator_inst0|Mult0~8 .coef_sel_b_clock = "none";
defparam \ImageLocator_inst0|Mult0~8 .delay_scan_out_ay = "false";
defparam \ImageLocator_inst0|Mult0~8 .delay_scan_out_by = "false";
defparam \ImageLocator_inst0|Mult0~8 .enable_double_accum = "false";
defparam \ImageLocator_inst0|Mult0~8 .load_const_clock = "none";
defparam \ImageLocator_inst0|Mult0~8 .load_const_value = 0;
defparam \ImageLocator_inst0|Mult0~8 .mode_sub_location = 0;
defparam \ImageLocator_inst0|Mult0~8 .negate_clock = "none";
defparam \ImageLocator_inst0|Mult0~8 .operand_source_max = "input";
defparam \ImageLocator_inst0|Mult0~8 .operand_source_may = "input";
defparam \ImageLocator_inst0|Mult0~8 .operand_source_mbx = "input";
defparam \ImageLocator_inst0|Mult0~8 .operand_source_mby = "input";
defparam \ImageLocator_inst0|Mult0~8 .operation_mode = "m9x9";
defparam \ImageLocator_inst0|Mult0~8 .output_clock = "none";
defparam \ImageLocator_inst0|Mult0~8 .preadder_subtract_a = "false";
defparam \ImageLocator_inst0|Mult0~8 .preadder_subtract_b = "false";
defparam \ImageLocator_inst0|Mult0~8 .result_a_width = 64;
defparam \ImageLocator_inst0|Mult0~8 .signed_max = "false";
defparam \ImageLocator_inst0|Mult0~8 .signed_may = "false";
defparam \ImageLocator_inst0|Mult0~8 .signed_mbx = "false";
defparam \ImageLocator_inst0|Mult0~8 .signed_mby = "false";
defparam \ImageLocator_inst0|Mult0~8 .sub_clock = "none";
defparam \ImageLocator_inst0|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N0
cyclonev_lcell_comb \ImageLocator_inst0|Add0~38 (
// Equation(s):
// \ImageLocator_inst0|Add0~38_cout  = CARRY(( \HVSync_Generator_inst0|CounterX [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HVSync_Generator_inst0|CounterX [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\ImageLocator_inst0|Add0~38_cout ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add0~38 .extended_lut = "off";
defparam \ImageLocator_inst0|Add0~38 .lut_mask = 64'h0000000000000F0F;
defparam \ImageLocator_inst0|Add0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N3
cyclonev_lcell_comb \ImageLocator_inst0|Add0~1 (
// Equation(s):
// \ImageLocator_inst0|Add0~1_sumout  = SUM(( \HVSync_Generator_inst0|CounterX [2] ) + ( VCC ) + ( \ImageLocator_inst0|Add0~38_cout  ))
// \ImageLocator_inst0|Add0~2  = CARRY(( \HVSync_Generator_inst0|CounterX [2] ) + ( VCC ) + ( \ImageLocator_inst0|Add0~38_cout  ))

	.dataa(!\HVSync_Generator_inst0|CounterX [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add0~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add0~1_sumout ),
	.cout(\ImageLocator_inst0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add0~1 .extended_lut = "off";
defparam \ImageLocator_inst0|Add0~1 .lut_mask = 64'h0000000000005555;
defparam \ImageLocator_inst0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N6
cyclonev_lcell_comb \ImageLocator_inst0|Add0~5 (
// Equation(s):
// \ImageLocator_inst0|Add0~5_sumout  = SUM(( \HVSync_Generator_inst0|CounterX [3] ) + ( VCC ) + ( \ImageLocator_inst0|Add0~2  ))
// \ImageLocator_inst0|Add0~6  = CARRY(( \HVSync_Generator_inst0|CounterX [3] ) + ( VCC ) + ( \ImageLocator_inst0|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\HVSync_Generator_inst0|CounterX [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add0~5_sumout ),
	.cout(\ImageLocator_inst0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add0~5 .extended_lut = "off";
defparam \ImageLocator_inst0|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \ImageLocator_inst0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N9
cyclonev_lcell_comb \ImageLocator_inst0|Add0~9 (
// Equation(s):
// \ImageLocator_inst0|Add0~9_sumout  = SUM(( \HVSync_Generator_inst0|CounterX [4] ) + ( VCC ) + ( \ImageLocator_inst0|Add0~6  ))
// \ImageLocator_inst0|Add0~10  = CARRY(( \HVSync_Generator_inst0|CounterX [4] ) + ( VCC ) + ( \ImageLocator_inst0|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HVSync_Generator_inst0|CounterX [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add0~9_sumout ),
	.cout(\ImageLocator_inst0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add0~9 .extended_lut = "off";
defparam \ImageLocator_inst0|Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \ImageLocator_inst0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N12
cyclonev_lcell_comb \ImageLocator_inst0|Add0~13 (
// Equation(s):
// \ImageLocator_inst0|Add0~13_sumout  = SUM(( \HVSync_Generator_inst0|CounterX [5] ) + ( VCC ) + ( \ImageLocator_inst0|Add0~10  ))
// \ImageLocator_inst0|Add0~14  = CARRY(( \HVSync_Generator_inst0|CounterX [5] ) + ( VCC ) + ( \ImageLocator_inst0|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\HVSync_Generator_inst0|CounterX [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add0~13_sumout ),
	.cout(\ImageLocator_inst0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add0~13 .extended_lut = "off";
defparam \ImageLocator_inst0|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \ImageLocator_inst0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N15
cyclonev_lcell_comb \ImageLocator_inst0|Add0~17 (
// Equation(s):
// \ImageLocator_inst0|Add0~17_sumout  = SUM(( \HVSync_Generator_inst0|CounterX [6] ) + ( VCC ) + ( \ImageLocator_inst0|Add0~14  ))
// \ImageLocator_inst0|Add0~18  = CARRY(( \HVSync_Generator_inst0|CounterX [6] ) + ( VCC ) + ( \ImageLocator_inst0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HVSync_Generator_inst0|CounterX [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add0~17_sumout ),
	.cout(\ImageLocator_inst0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add0~17 .extended_lut = "off";
defparam \ImageLocator_inst0|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \ImageLocator_inst0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N18
cyclonev_lcell_comb \ImageLocator_inst0|Add0~21 (
// Equation(s):
// \ImageLocator_inst0|Add0~21_sumout  = SUM(( \HVSync_Generator_inst0|CounterX [7] ) + ( VCC ) + ( \ImageLocator_inst0|Add0~18  ))
// \ImageLocator_inst0|Add0~22  = CARRY(( \HVSync_Generator_inst0|CounterX [7] ) + ( VCC ) + ( \ImageLocator_inst0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HVSync_Generator_inst0|CounterX [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add0~21_sumout ),
	.cout(\ImageLocator_inst0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add0~21 .extended_lut = "off";
defparam \ImageLocator_inst0|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \ImageLocator_inst0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N21
cyclonev_lcell_comb \ImageLocator_inst0|Add0~25 (
// Equation(s):
// \ImageLocator_inst0|Add0~25_sumout  = SUM(( \HVSync_Generator_inst0|CounterX [8] ) + ( VCC ) + ( \ImageLocator_inst0|Add0~22  ))
// \ImageLocator_inst0|Add0~26  = CARRY(( \HVSync_Generator_inst0|CounterX [8] ) + ( VCC ) + ( \ImageLocator_inst0|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HVSync_Generator_inst0|CounterX [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add0~25_sumout ),
	.cout(\ImageLocator_inst0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add0~25 .extended_lut = "off";
defparam \ImageLocator_inst0|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \ImageLocator_inst0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N24
cyclonev_lcell_comb \ImageLocator_inst0|Add0~29 (
// Equation(s):
// \ImageLocator_inst0|Add0~29_sumout  = SUM(( \HVSync_Generator_inst0|CounterX [9] ) + ( VCC ) + ( \ImageLocator_inst0|Add0~26  ))
// \ImageLocator_inst0|Add0~30  = CARRY(( \HVSync_Generator_inst0|CounterX [9] ) + ( VCC ) + ( \ImageLocator_inst0|Add0~26  ))

	.dataa(gnd),
	.datab(!\HVSync_Generator_inst0|CounterX [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add0~29_sumout ),
	.cout(\ImageLocator_inst0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add0~29 .extended_lut = "off";
defparam \ImageLocator_inst0|Add0~29 .lut_mask = 64'h0000000000003333;
defparam \ImageLocator_inst0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N27
cyclonev_lcell_comb \ImageLocator_inst0|Add0~33 (
// Equation(s):
// \ImageLocator_inst0|Add0~33_sumout  = SUM(( VCC ) + ( GND ) + ( \ImageLocator_inst0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add0~33 .extended_lut = "off";
defparam \ImageLocator_inst0|Add0~33 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \ImageLocator_inst0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y22_N0
cyclonev_mac \ImageLocator_inst0|Mult1~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\ImageLocator_inst0|Mult0~18 ,\ImageLocator_inst0|Mult0~17 ,\ImageLocator_inst0|Mult0~16 ,\ImageLocator_inst0|Mult0~15 ,\ImageLocator_inst0|Mult0~14 ,\ImageLocator_inst0|Mult0~13 ,\ImageLocator_inst0|Mult0~12 ,\ImageLocator_inst0|Mult0~11 ,
\ImageLocator_inst0|Mult0~10 ,\ImageLocator_inst0|Mult0~9 ,\ImageLocator_inst0|Mult0~8_resulta }),
	.az(26'b00000000000000000000000000),
	.bx({\ImageLocator_inst0|Add0~33_sumout ,\ImageLocator_inst0|Add0~33_sumout ,\ImageLocator_inst0|Add0~33_sumout ,\ImageLocator_inst0|Add0~33_sumout ,\ImageLocator_inst0|Add0~33_sumout ,\ImageLocator_inst0|Add0~33_sumout ,\ImageLocator_inst0|Add0~33_sumout ,
\ImageLocator_inst0|Add0~33_sumout ,\ImageLocator_inst0|Add0~33_sumout ,\ImageLocator_inst0|Add0~33_sumout ,\ImageLocator_inst0|Add0~33_sumout ,\ImageLocator_inst0|Add0~33_sumout ,\ImageLocator_inst0|Add0~33_sumout ,\ImageLocator_inst0|Add0~33_sumout ,
\ImageLocator_inst0|Add0~33_sumout ,\ImageLocator_inst0|Add0~33_sumout ,\ImageLocator_inst0|Add0~33_sumout ,\ImageLocator_inst0|Add0~33_sumout }),
	.by({\ImageLocator_inst0|Add0~33_sumout ,\ImageLocator_inst0|Add0~33_sumout ,\ImageLocator_inst0|Add0~33_sumout ,\ImageLocator_inst0|Add0~33_sumout ,\ImageLocator_inst0|Add0~33_sumout ,\ImageLocator_inst0|Add0~33_sumout ,\ImageLocator_inst0|Add0~33_sumout ,
\ImageLocator_inst0|Add0~33_sumout ,\ImageLocator_inst0|Add0~29_sumout ,\ImageLocator_inst0|Add0~25_sumout ,\ImageLocator_inst0|Add0~21_sumout ,\ImageLocator_inst0|Add0~17_sumout ,\ImageLocator_inst0|Add0~13_sumout ,\ImageLocator_inst0|Add0~9_sumout ,
\ImageLocator_inst0|Add0~5_sumout ,\ImageLocator_inst0|Add0~1_sumout ,!\HVSync_Generator_inst0|CounterX [1],\HVSync_Generator_inst0|CounterX [0]}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\ImageLocator_inst0|Mult1~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \ImageLocator_inst0|Mult1~mac .accumulate_clock = "none";
defparam \ImageLocator_inst0|Mult1~mac .ax_clock = "none";
defparam \ImageLocator_inst0|Mult1~mac .ax_width = 7;
defparam \ImageLocator_inst0|Mult1~mac .ay_scan_in_clock = "none";
defparam \ImageLocator_inst0|Mult1~mac .ay_scan_in_width = 11;
defparam \ImageLocator_inst0|Mult1~mac .ay_use_scan_in = "false";
defparam \ImageLocator_inst0|Mult1~mac .az_clock = "none";
defparam \ImageLocator_inst0|Mult1~mac .bx_clock = "none";
defparam \ImageLocator_inst0|Mult1~mac .bx_width = 18;
defparam \ImageLocator_inst0|Mult1~mac .by_clock = "none";
defparam \ImageLocator_inst0|Mult1~mac .by_use_scan_in = "false";
defparam \ImageLocator_inst0|Mult1~mac .by_width = 18;
defparam \ImageLocator_inst0|Mult1~mac .bz_clock = "none";
defparam \ImageLocator_inst0|Mult1~mac .coef_a_0 = 0;
defparam \ImageLocator_inst0|Mult1~mac .coef_a_1 = 0;
defparam \ImageLocator_inst0|Mult1~mac .coef_a_2 = 0;
defparam \ImageLocator_inst0|Mult1~mac .coef_a_3 = 0;
defparam \ImageLocator_inst0|Mult1~mac .coef_a_4 = 0;
defparam \ImageLocator_inst0|Mult1~mac .coef_a_5 = 0;
defparam \ImageLocator_inst0|Mult1~mac .coef_a_6 = 0;
defparam \ImageLocator_inst0|Mult1~mac .coef_a_7 = 0;
defparam \ImageLocator_inst0|Mult1~mac .coef_b_0 = 0;
defparam \ImageLocator_inst0|Mult1~mac .coef_b_1 = 0;
defparam \ImageLocator_inst0|Mult1~mac .coef_b_2 = 0;
defparam \ImageLocator_inst0|Mult1~mac .coef_b_3 = 0;
defparam \ImageLocator_inst0|Mult1~mac .coef_b_4 = 0;
defparam \ImageLocator_inst0|Mult1~mac .coef_b_5 = 0;
defparam \ImageLocator_inst0|Mult1~mac .coef_b_6 = 0;
defparam \ImageLocator_inst0|Mult1~mac .coef_b_7 = 0;
defparam \ImageLocator_inst0|Mult1~mac .coef_sel_a_clock = "none";
defparam \ImageLocator_inst0|Mult1~mac .coef_sel_b_clock = "none";
defparam \ImageLocator_inst0|Mult1~mac .delay_scan_out_ay = "false";
defparam \ImageLocator_inst0|Mult1~mac .delay_scan_out_by = "false";
defparam \ImageLocator_inst0|Mult1~mac .enable_double_accum = "false";
defparam \ImageLocator_inst0|Mult1~mac .load_const_clock = "none";
defparam \ImageLocator_inst0|Mult1~mac .load_const_value = 0;
defparam \ImageLocator_inst0|Mult1~mac .mode_sub_location = 0;
defparam \ImageLocator_inst0|Mult1~mac .negate_clock = "none";
defparam \ImageLocator_inst0|Mult1~mac .operand_source_max = "input";
defparam \ImageLocator_inst0|Mult1~mac .operand_source_may = "input";
defparam \ImageLocator_inst0|Mult1~mac .operand_source_mbx = "input";
defparam \ImageLocator_inst0|Mult1~mac .operand_source_mby = "input";
defparam \ImageLocator_inst0|Mult1~mac .operation_mode = "m18x18_plus36";
defparam \ImageLocator_inst0|Mult1~mac .output_clock = "none";
defparam \ImageLocator_inst0|Mult1~mac .preadder_subtract_a = "false";
defparam \ImageLocator_inst0|Mult1~mac .preadder_subtract_b = "false";
defparam \ImageLocator_inst0|Mult1~mac .result_a_width = 64;
defparam \ImageLocator_inst0|Mult1~mac .signed_max = "false";
defparam \ImageLocator_inst0|Mult1~mac .signed_may = "false";
defparam \ImageLocator_inst0|Mult1~mac .signed_mbx = "true";
defparam \ImageLocator_inst0|Mult1~mac .signed_mby = "false";
defparam \ImageLocator_inst0|Mult1~mac .sub_clock = "none";
defparam \ImageLocator_inst0|Mult1~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N0
cyclonev_lcell_comb \ImageLocator_inst0|Add2~1 (
// Equation(s):
// \ImageLocator_inst0|Add2~1_sumout  = SUM(( \HVSync_Generator_inst0|CounterY [0] ) + ( \HVSync_Generator_inst0|CounterY [1] ) + ( !VCC ))
// \ImageLocator_inst0|Add2~2  = CARRY(( \HVSync_Generator_inst0|CounterY [0] ) + ( \HVSync_Generator_inst0|CounterY [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\HVSync_Generator_inst0|CounterY [0]),
	.datac(!\HVSync_Generator_inst0|CounterY [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add2~1_sumout ),
	.cout(\ImageLocator_inst0|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add2~1 .extended_lut = "off";
defparam \ImageLocator_inst0|Add2~1 .lut_mask = 64'h0000F0F000003333;
defparam \ImageLocator_inst0|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N3
cyclonev_lcell_comb \ImageLocator_inst0|Add2~5 (
// Equation(s):
// \ImageLocator_inst0|Add2~5_sumout  = SUM(( \HVSync_Generator_inst0|CounterY [2] ) + ( VCC ) + ( \ImageLocator_inst0|Add2~2  ))
// \ImageLocator_inst0|Add2~6  = CARRY(( \HVSync_Generator_inst0|CounterY [2] ) + ( VCC ) + ( \ImageLocator_inst0|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HVSync_Generator_inst0|CounterY [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add2~5_sumout ),
	.cout(\ImageLocator_inst0|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add2~5 .extended_lut = "off";
defparam \ImageLocator_inst0|Add2~5 .lut_mask = 64'h0000000000000F0F;
defparam \ImageLocator_inst0|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N6
cyclonev_lcell_comb \ImageLocator_inst0|Add2~9 (
// Equation(s):
// \ImageLocator_inst0|Add2~9_sumout  = SUM(( \HVSync_Generator_inst0|CounterY [3] ) + ( VCC ) + ( \ImageLocator_inst0|Add2~6  ))
// \ImageLocator_inst0|Add2~10  = CARRY(( \HVSync_Generator_inst0|CounterY [3] ) + ( VCC ) + ( \ImageLocator_inst0|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\HVSync_Generator_inst0|CounterY [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add2~9_sumout ),
	.cout(\ImageLocator_inst0|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add2~9 .extended_lut = "off";
defparam \ImageLocator_inst0|Add2~9 .lut_mask = 64'h00000000000000FF;
defparam \ImageLocator_inst0|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N9
cyclonev_lcell_comb \ImageLocator_inst0|Add2~13 (
// Equation(s):
// \ImageLocator_inst0|Add2~13_sumout  = SUM(( \HVSync_Generator_inst0|CounterY [4] ) + ( GND ) + ( \ImageLocator_inst0|Add2~10  ))
// \ImageLocator_inst0|Add2~14  = CARRY(( \HVSync_Generator_inst0|CounterY [4] ) + ( GND ) + ( \ImageLocator_inst0|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HVSync_Generator_inst0|CounterY [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add2~13_sumout ),
	.cout(\ImageLocator_inst0|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add2~13 .extended_lut = "off";
defparam \ImageLocator_inst0|Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ImageLocator_inst0|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N12
cyclonev_lcell_comb \ImageLocator_inst0|Add2~17 (
// Equation(s):
// \ImageLocator_inst0|Add2~17_sumout  = SUM(( \HVSync_Generator_inst0|CounterY [5] ) + ( VCC ) + ( \ImageLocator_inst0|Add2~14  ))
// \ImageLocator_inst0|Add2~18  = CARRY(( \HVSync_Generator_inst0|CounterY [5] ) + ( VCC ) + ( \ImageLocator_inst0|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HVSync_Generator_inst0|CounterY [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add2~17_sumout ),
	.cout(\ImageLocator_inst0|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add2~17 .extended_lut = "off";
defparam \ImageLocator_inst0|Add2~17 .lut_mask = 64'h0000000000000F0F;
defparam \ImageLocator_inst0|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N15
cyclonev_lcell_comb \ImageLocator_inst0|Add2~21 (
// Equation(s):
// \ImageLocator_inst0|Add2~21_sumout  = SUM(( \HVSync_Generator_inst0|CounterY [6] ) + ( VCC ) + ( \ImageLocator_inst0|Add2~18  ))
// \ImageLocator_inst0|Add2~22  = CARRY(( \HVSync_Generator_inst0|CounterY [6] ) + ( VCC ) + ( \ImageLocator_inst0|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HVSync_Generator_inst0|CounterY [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add2~21_sumout ),
	.cout(\ImageLocator_inst0|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add2~21 .extended_lut = "off";
defparam \ImageLocator_inst0|Add2~21 .lut_mask = 64'h0000000000000F0F;
defparam \ImageLocator_inst0|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N18
cyclonev_lcell_comb \ImageLocator_inst0|Add2~25 (
// Equation(s):
// \ImageLocator_inst0|Add2~25_sumout  = SUM(( \HVSync_Generator_inst0|CounterY [7] ) + ( !\ImageLocator_inst0|Encoder16x4_inst0|WideOr3~combout  ) + ( \ImageLocator_inst0|Add2~22  ))
// \ImageLocator_inst0|Add2~26  = CARRY(( \HVSync_Generator_inst0|CounterY [7] ) + ( !\ImageLocator_inst0|Encoder16x4_inst0|WideOr3~combout  ) + ( \ImageLocator_inst0|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ImageLocator_inst0|Encoder16x4_inst0|WideOr3~combout ),
	.datad(!\HVSync_Generator_inst0|CounterY [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add2~25_sumout ),
	.cout(\ImageLocator_inst0|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add2~25 .extended_lut = "off";
defparam \ImageLocator_inst0|Add2~25 .lut_mask = 64'h00000F0F000000FF;
defparam \ImageLocator_inst0|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N21
cyclonev_lcell_comb \ImageLocator_inst0|Add2~29 (
// Equation(s):
// \ImageLocator_inst0|Add2~29_sumout  = SUM(( !\ImageLocator_inst0|Encoder16x4_inst0|WideOr1~combout  ) + ( \HVSync_Generator_inst0|CounterY [8] ) + ( \ImageLocator_inst0|Add2~26  ))
// \ImageLocator_inst0|Add2~30  = CARRY(( !\ImageLocator_inst0|Encoder16x4_inst0|WideOr1~combout  ) + ( \HVSync_Generator_inst0|CounterY [8] ) + ( \ImageLocator_inst0|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HVSync_Generator_inst0|CounterY [8]),
	.datad(!\ImageLocator_inst0|Encoder16x4_inst0|WideOr1~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add2~29_sumout ),
	.cout(\ImageLocator_inst0|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add2~29 .extended_lut = "off";
defparam \ImageLocator_inst0|Add2~29 .lut_mask = 64'h0000F0F00000FF00;
defparam \ImageLocator_inst0|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N24
cyclonev_lcell_comb \ImageLocator_inst0|Add2~33 (
// Equation(s):
// \ImageLocator_inst0|Add2~33_sumout  = SUM(( \HVSync_Generator_inst0|CounterY [9] ) + ( VCC ) + ( \ImageLocator_inst0|Add2~30  ))
// \ImageLocator_inst0|Add2~34  = CARRY(( \HVSync_Generator_inst0|CounterY [9] ) + ( VCC ) + ( \ImageLocator_inst0|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HVSync_Generator_inst0|CounterY [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add2~33_sumout ),
	.cout(\ImageLocator_inst0|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add2~33 .extended_lut = "off";
defparam \ImageLocator_inst0|Add2~33 .lut_mask = 64'h0000000000000F0F;
defparam \ImageLocator_inst0|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N27
cyclonev_lcell_comb \ImageLocator_inst0|Add2~37 (
// Equation(s):
// \ImageLocator_inst0|Add2~37_sumout  = SUM(( VCC ) + ( GND ) + ( \ImageLocator_inst0|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add2~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add2~37 .extended_lut = "off";
defparam \ImageLocator_inst0|Add2~37 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \ImageLocator_inst0|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y20_N0
cyclonev_mac \ImageLocator_inst0|Mult2~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\ImageLocator_inst0|Add2~37_sumout ,\ImageLocator_inst0|Add2~37_sumout ,\ImageLocator_inst0|Add2~37_sumout ,\ImageLocator_inst0|Add2~37_sumout ,\ImageLocator_inst0|Add2~37_sumout ,\ImageLocator_inst0|Add2~37_sumout ,\ImageLocator_inst0|Add2~37_sumout ,
\ImageLocator_inst0|Add2~37_sumout ,\ImageLocator_inst0|Add2~33_sumout ,\ImageLocator_inst0|Add2~29_sumout ,\ImageLocator_inst0|Add2~25_sumout ,\ImageLocator_inst0|Add2~21_sumout ,\ImageLocator_inst0|Add2~17_sumout ,\ImageLocator_inst0|Add2~13_sumout ,
\ImageLocator_inst0|Add2~9_sumout ,\ImageLocator_inst0|Add2~5_sumout ,\ImageLocator_inst0|Add2~1_sumout ,!\HVSync_Generator_inst0|CounterY [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\ImageLocator_inst0|Mult2~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \ImageLocator_inst0|Mult2~8 .accumulate_clock = "none";
defparam \ImageLocator_inst0|Mult2~8 .ax_clock = "none";
defparam \ImageLocator_inst0|Mult2~8 .ax_width = 7;
defparam \ImageLocator_inst0|Mult2~8 .ay_scan_in_clock = "none";
defparam \ImageLocator_inst0|Mult2~8 .ay_scan_in_width = 18;
defparam \ImageLocator_inst0|Mult2~8 .ay_use_scan_in = "false";
defparam \ImageLocator_inst0|Mult2~8 .az_clock = "none";
defparam \ImageLocator_inst0|Mult2~8 .bx_clock = "none";
defparam \ImageLocator_inst0|Mult2~8 .by_clock = "none";
defparam \ImageLocator_inst0|Mult2~8 .by_use_scan_in = "false";
defparam \ImageLocator_inst0|Mult2~8 .bz_clock = "none";
defparam \ImageLocator_inst0|Mult2~8 .coef_a_0 = 0;
defparam \ImageLocator_inst0|Mult2~8 .coef_a_1 = 0;
defparam \ImageLocator_inst0|Mult2~8 .coef_a_2 = 0;
defparam \ImageLocator_inst0|Mult2~8 .coef_a_3 = 0;
defparam \ImageLocator_inst0|Mult2~8 .coef_a_4 = 0;
defparam \ImageLocator_inst0|Mult2~8 .coef_a_5 = 0;
defparam \ImageLocator_inst0|Mult2~8 .coef_a_6 = 0;
defparam \ImageLocator_inst0|Mult2~8 .coef_a_7 = 0;
defparam \ImageLocator_inst0|Mult2~8 .coef_b_0 = 0;
defparam \ImageLocator_inst0|Mult2~8 .coef_b_1 = 0;
defparam \ImageLocator_inst0|Mult2~8 .coef_b_2 = 0;
defparam \ImageLocator_inst0|Mult2~8 .coef_b_3 = 0;
defparam \ImageLocator_inst0|Mult2~8 .coef_b_4 = 0;
defparam \ImageLocator_inst0|Mult2~8 .coef_b_5 = 0;
defparam \ImageLocator_inst0|Mult2~8 .coef_b_6 = 0;
defparam \ImageLocator_inst0|Mult2~8 .coef_b_7 = 0;
defparam \ImageLocator_inst0|Mult2~8 .coef_sel_a_clock = "none";
defparam \ImageLocator_inst0|Mult2~8 .coef_sel_b_clock = "none";
defparam \ImageLocator_inst0|Mult2~8 .delay_scan_out_ay = "false";
defparam \ImageLocator_inst0|Mult2~8 .delay_scan_out_by = "false";
defparam \ImageLocator_inst0|Mult2~8 .enable_double_accum = "false";
defparam \ImageLocator_inst0|Mult2~8 .load_const_clock = "none";
defparam \ImageLocator_inst0|Mult2~8 .load_const_value = 0;
defparam \ImageLocator_inst0|Mult2~8 .mode_sub_location = 0;
defparam \ImageLocator_inst0|Mult2~8 .negate_clock = "none";
defparam \ImageLocator_inst0|Mult2~8 .operand_source_max = "input";
defparam \ImageLocator_inst0|Mult2~8 .operand_source_may = "input";
defparam \ImageLocator_inst0|Mult2~8 .operand_source_mbx = "input";
defparam \ImageLocator_inst0|Mult2~8 .operand_source_mby = "input";
defparam \ImageLocator_inst0|Mult2~8 .operation_mode = "m18x18_full";
defparam \ImageLocator_inst0|Mult2~8 .output_clock = "none";
defparam \ImageLocator_inst0|Mult2~8 .preadder_subtract_a = "false";
defparam \ImageLocator_inst0|Mult2~8 .preadder_subtract_b = "false";
defparam \ImageLocator_inst0|Mult2~8 .result_a_width = 64;
defparam \ImageLocator_inst0|Mult2~8 .signed_max = "false";
defparam \ImageLocator_inst0|Mult2~8 .signed_may = "false";
defparam \ImageLocator_inst0|Mult2~8 .signed_mbx = "false";
defparam \ImageLocator_inst0|Mult2~8 .signed_mby = "false";
defparam \ImageLocator_inst0|Mult2~8 .sub_clock = "none";
defparam \ImageLocator_inst0|Mult2~8 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N0
cyclonev_lcell_comb \ImageLocator_inst0|Add3~17 (
// Equation(s):
// \ImageLocator_inst0|Add3~17_sumout  = SUM(( \ImageLocator_inst0|Mult1~mac_resulta  ) + ( \ImageLocator_inst0|Mult2~8_resulta  ) + ( !VCC ))
// \ImageLocator_inst0|Add3~18  = CARRY(( \ImageLocator_inst0|Mult1~mac_resulta  ) + ( \ImageLocator_inst0|Mult2~8_resulta  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\ImageLocator_inst0|Mult2~8_resulta ),
	.datac(gnd),
	.datad(!\ImageLocator_inst0|Mult1~mac_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add3~17_sumout ),
	.cout(\ImageLocator_inst0|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add3~17 .extended_lut = "off";
defparam \ImageLocator_inst0|Add3~17 .lut_mask = 64'h0000CCCC000000FF;
defparam \ImageLocator_inst0|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N3
cyclonev_lcell_comb \ImageLocator_inst0|Add3~21 (
// Equation(s):
// \ImageLocator_inst0|Add3~21_sumout  = SUM(( \ImageLocator_inst0|Mult1~309  ) + ( \ImageLocator_inst0|Mult2~9  ) + ( \ImageLocator_inst0|Add3~18  ))
// \ImageLocator_inst0|Add3~22  = CARRY(( \ImageLocator_inst0|Mult1~309  ) + ( \ImageLocator_inst0|Mult2~9  ) + ( \ImageLocator_inst0|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ImageLocator_inst0|Mult2~9 ),
	.datad(!\ImageLocator_inst0|Mult1~309 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add3~21_sumout ),
	.cout(\ImageLocator_inst0|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add3~21 .extended_lut = "off";
defparam \ImageLocator_inst0|Add3~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \ImageLocator_inst0|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N6
cyclonev_lcell_comb \ImageLocator_inst0|Add3~25 (
// Equation(s):
// \ImageLocator_inst0|Add3~25_sumout  = SUM(( \ImageLocator_inst0|Mult2~10  ) + ( \ImageLocator_inst0|Mult1~310  ) + ( \ImageLocator_inst0|Add3~22  ))
// \ImageLocator_inst0|Add3~26  = CARRY(( \ImageLocator_inst0|Mult2~10  ) + ( \ImageLocator_inst0|Mult1~310  ) + ( \ImageLocator_inst0|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ImageLocator_inst0|Mult1~310 ),
	.datad(!\ImageLocator_inst0|Mult2~10 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add3~25_sumout ),
	.cout(\ImageLocator_inst0|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add3~25 .extended_lut = "off";
defparam \ImageLocator_inst0|Add3~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \ImageLocator_inst0|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N9
cyclonev_lcell_comb \ImageLocator_inst0|Add3~29 (
// Equation(s):
// \ImageLocator_inst0|Add3~29_sumout  = SUM(( \ImageLocator_inst0|Mult2~11  ) + ( \ImageLocator_inst0|Mult1~311  ) + ( \ImageLocator_inst0|Add3~26  ))
// \ImageLocator_inst0|Add3~30  = CARRY(( \ImageLocator_inst0|Mult2~11  ) + ( \ImageLocator_inst0|Mult1~311  ) + ( \ImageLocator_inst0|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ImageLocator_inst0|Mult1~311 ),
	.datad(!\ImageLocator_inst0|Mult2~11 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add3~29_sumout ),
	.cout(\ImageLocator_inst0|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add3~29 .extended_lut = "off";
defparam \ImageLocator_inst0|Add3~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \ImageLocator_inst0|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N12
cyclonev_lcell_comb \ImageLocator_inst0|Add3~33 (
// Equation(s):
// \ImageLocator_inst0|Add3~33_sumout  = SUM(( \ImageLocator_inst0|Mult2~12  ) + ( \ImageLocator_inst0|Mult1~312  ) + ( \ImageLocator_inst0|Add3~30  ))
// \ImageLocator_inst0|Add3~34  = CARRY(( \ImageLocator_inst0|Mult2~12  ) + ( \ImageLocator_inst0|Mult1~312  ) + ( \ImageLocator_inst0|Add3~30  ))

	.dataa(gnd),
	.datab(!\ImageLocator_inst0|Mult1~312 ),
	.datac(!\ImageLocator_inst0|Mult2~12 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add3~33_sumout ),
	.cout(\ImageLocator_inst0|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add3~33 .extended_lut = "off";
defparam \ImageLocator_inst0|Add3~33 .lut_mask = 64'h0000CCCC00000F0F;
defparam \ImageLocator_inst0|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N15
cyclonev_lcell_comb \ImageLocator_inst0|Add3~37 (
// Equation(s):
// \ImageLocator_inst0|Add3~37_sumout  = SUM(( \ImageLocator_inst0|Mult1~313  ) + ( \ImageLocator_inst0|Mult2~13  ) + ( \ImageLocator_inst0|Add3~34  ))
// \ImageLocator_inst0|Add3~38  = CARRY(( \ImageLocator_inst0|Mult1~313  ) + ( \ImageLocator_inst0|Mult2~13  ) + ( \ImageLocator_inst0|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ImageLocator_inst0|Mult1~313 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ImageLocator_inst0|Mult2~13 ),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add3~37_sumout ),
	.cout(\ImageLocator_inst0|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add3~37 .extended_lut = "off";
defparam \ImageLocator_inst0|Add3~37 .lut_mask = 64'h0000FF0000000F0F;
defparam \ImageLocator_inst0|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N18
cyclonev_lcell_comb \ImageLocator_inst0|Add3~41 (
// Equation(s):
// \ImageLocator_inst0|Add3~41_sumout  = SUM(( \ImageLocator_inst0|Mult2~14  ) + ( \ImageLocator_inst0|Mult1~314  ) + ( \ImageLocator_inst0|Add3~38  ))
// \ImageLocator_inst0|Add3~42  = CARRY(( \ImageLocator_inst0|Mult2~14  ) + ( \ImageLocator_inst0|Mult1~314  ) + ( \ImageLocator_inst0|Add3~38  ))

	.dataa(!\ImageLocator_inst0|Mult2~14 ),
	.datab(gnd),
	.datac(!\ImageLocator_inst0|Mult1~314 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add3~41_sumout ),
	.cout(\ImageLocator_inst0|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add3~41 .extended_lut = "off";
defparam \ImageLocator_inst0|Add3~41 .lut_mask = 64'h0000F0F000005555;
defparam \ImageLocator_inst0|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N21
cyclonev_lcell_comb \ImageLocator_inst0|Add3~45 (
// Equation(s):
// \ImageLocator_inst0|Add3~45_sumout  = SUM(( \ImageLocator_inst0|Mult2~15  ) + ( \ImageLocator_inst0|Mult1~315  ) + ( \ImageLocator_inst0|Add3~42  ))
// \ImageLocator_inst0|Add3~46  = CARRY(( \ImageLocator_inst0|Mult2~15  ) + ( \ImageLocator_inst0|Mult1~315  ) + ( \ImageLocator_inst0|Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ImageLocator_inst0|Mult1~315 ),
	.datad(!\ImageLocator_inst0|Mult2~15 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add3~45_sumout ),
	.cout(\ImageLocator_inst0|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add3~45 .extended_lut = "off";
defparam \ImageLocator_inst0|Add3~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \ImageLocator_inst0|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N24
cyclonev_lcell_comb \ImageLocator_inst0|Add3~49 (
// Equation(s):
// \ImageLocator_inst0|Add3~49_sumout  = SUM(( \ImageLocator_inst0|Mult1~316  ) + ( \ImageLocator_inst0|Mult2~16  ) + ( \ImageLocator_inst0|Add3~46  ))
// \ImageLocator_inst0|Add3~50  = CARRY(( \ImageLocator_inst0|Mult1~316  ) + ( \ImageLocator_inst0|Mult2~16  ) + ( \ImageLocator_inst0|Add3~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ImageLocator_inst0|Mult2~16 ),
	.datad(!\ImageLocator_inst0|Mult1~316 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add3~49_sumout ),
	.cout(\ImageLocator_inst0|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add3~49 .extended_lut = "off";
defparam \ImageLocator_inst0|Add3~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \ImageLocator_inst0|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N27
cyclonev_lcell_comb \ImageLocator_inst0|Add3~53 (
// Equation(s):
// \ImageLocator_inst0|Add3~53_sumout  = SUM(( \ImageLocator_inst0|Mult2~17  ) + ( \ImageLocator_inst0|Mult1~317  ) + ( \ImageLocator_inst0|Add3~50  ))
// \ImageLocator_inst0|Add3~54  = CARRY(( \ImageLocator_inst0|Mult2~17  ) + ( \ImageLocator_inst0|Mult1~317  ) + ( \ImageLocator_inst0|Add3~50  ))

	.dataa(!\ImageLocator_inst0|Mult1~317 ),
	.datab(!\ImageLocator_inst0|Mult2~17 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add3~53_sumout ),
	.cout(\ImageLocator_inst0|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add3~53 .extended_lut = "off";
defparam \ImageLocator_inst0|Add3~53 .lut_mask = 64'h0000AAAA00003333;
defparam \ImageLocator_inst0|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N30
cyclonev_lcell_comb \ImageLocator_inst0|Add3~57 (
// Equation(s):
// \ImageLocator_inst0|Add3~57_sumout  = SUM(( \ImageLocator_inst0|Mult1~318  ) + ( \ImageLocator_inst0|Mult2~18  ) + ( \ImageLocator_inst0|Add3~54  ))
// \ImageLocator_inst0|Add3~58  = CARRY(( \ImageLocator_inst0|Mult1~318  ) + ( \ImageLocator_inst0|Mult2~18  ) + ( \ImageLocator_inst0|Add3~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ImageLocator_inst0|Mult2~18 ),
	.datad(!\ImageLocator_inst0|Mult1~318 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add3~57_sumout ),
	.cout(\ImageLocator_inst0|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add3~57 .extended_lut = "off";
defparam \ImageLocator_inst0|Add3~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \ImageLocator_inst0|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N33
cyclonev_lcell_comb \ImageLocator_inst0|Add3~61 (
// Equation(s):
// \ImageLocator_inst0|Add3~61_sumout  = SUM(( \ImageLocator_inst0|Mult1~319  ) + ( \ImageLocator_inst0|Mult2~19  ) + ( \ImageLocator_inst0|Add3~58  ))
// \ImageLocator_inst0|Add3~62  = CARRY(( \ImageLocator_inst0|Mult1~319  ) + ( \ImageLocator_inst0|Mult2~19  ) + ( \ImageLocator_inst0|Add3~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ImageLocator_inst0|Mult2~19 ),
	.datad(!\ImageLocator_inst0|Mult1~319 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add3~61_sumout ),
	.cout(\ImageLocator_inst0|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add3~61 .extended_lut = "off";
defparam \ImageLocator_inst0|Add3~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \ImageLocator_inst0|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N36
cyclonev_lcell_comb \ImageLocator_inst0|Add3~65 (
// Equation(s):
// \ImageLocator_inst0|Add3~65_sumout  = SUM(( \ImageLocator_inst0|Mult2~20  ) + ( \ImageLocator_inst0|Mult1~320  ) + ( \ImageLocator_inst0|Add3~62  ))
// \ImageLocator_inst0|Add3~66  = CARRY(( \ImageLocator_inst0|Mult2~20  ) + ( \ImageLocator_inst0|Mult1~320  ) + ( \ImageLocator_inst0|Add3~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ImageLocator_inst0|Mult1~320 ),
	.datad(!\ImageLocator_inst0|Mult2~20 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add3~65_sumout ),
	.cout(\ImageLocator_inst0|Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add3~65 .extended_lut = "off";
defparam \ImageLocator_inst0|Add3~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \ImageLocator_inst0|Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N39
cyclonev_lcell_comb \ImageLocator_inst0|Add3~1 (
// Equation(s):
// \ImageLocator_inst0|Add3~1_sumout  = SUM(( \ImageLocator_inst0|Mult1~321  ) + ( \ImageLocator_inst0|Mult2~21  ) + ( \ImageLocator_inst0|Add3~66  ))
// \ImageLocator_inst0|Add3~2  = CARRY(( \ImageLocator_inst0|Mult1~321  ) + ( \ImageLocator_inst0|Mult2~21  ) + ( \ImageLocator_inst0|Add3~66  ))

	.dataa(!\ImageLocator_inst0|Mult2~21 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ImageLocator_inst0|Mult1~321 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add3~1_sumout ),
	.cout(\ImageLocator_inst0|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add3~1 .extended_lut = "off";
defparam \ImageLocator_inst0|Add3~1 .lut_mask = 64'h0000AAAA000000FF;
defparam \ImageLocator_inst0|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N42
cyclonev_lcell_comb \ImageLocator_inst0|Add3~9 (
// Equation(s):
// \ImageLocator_inst0|Add3~9_sumout  = SUM(( \ImageLocator_inst0|Mult1~322  ) + ( \ImageLocator_inst0|Mult2~22  ) + ( \ImageLocator_inst0|Add3~2  ))
// \ImageLocator_inst0|Add3~10  = CARRY(( \ImageLocator_inst0|Mult1~322  ) + ( \ImageLocator_inst0|Mult2~22  ) + ( \ImageLocator_inst0|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ImageLocator_inst0|Mult2~22 ),
	.datad(!\ImageLocator_inst0|Mult1~322 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add3~9_sumout ),
	.cout(\ImageLocator_inst0|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add3~9 .extended_lut = "off";
defparam \ImageLocator_inst0|Add3~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \ImageLocator_inst0|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N45
cyclonev_lcell_comb \ImageLocator_inst0|Add3~13 (
// Equation(s):
// \ImageLocator_inst0|Add3~13_sumout  = SUM(( \ImageLocator_inst0|Mult2~23  ) + ( \ImageLocator_inst0|Mult1~323  ) + ( \ImageLocator_inst0|Add3~10  ))
// \ImageLocator_inst0|Add3~14  = CARRY(( \ImageLocator_inst0|Mult2~23  ) + ( \ImageLocator_inst0|Mult1~323  ) + ( \ImageLocator_inst0|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ImageLocator_inst0|Mult1~323 ),
	.datad(!\ImageLocator_inst0|Mult2~23 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add3~13_sumout ),
	.cout(\ImageLocator_inst0|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add3~13 .extended_lut = "off";
defparam \ImageLocator_inst0|Add3~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \ImageLocator_inst0|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N6
cyclonev_lcell_comb \ImageLocator_inst0|ROM_Addr[15]~14 (
// Equation(s):
// \ImageLocator_inst0|ROM_Addr[15]~14_combout  = ( \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout  & ( \ImageLocator_inst0|Add3~13_sumout  ) ) # ( !\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout  & ( \ImageLocator_inst0|Add3~13_sumout  & 
// ( (((\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout ) # (\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ) ) ) )

	.dataa(!\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout ),
	.datac(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ),
	.datad(!\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout ),
	.datae(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ),
	.dataf(!\ImageLocator_inst0|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|ROM_Addr[15]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|ROM_Addr[15]~14 .extended_lut = "off";
defparam \ImageLocator_inst0|ROM_Addr[15]~14 .lut_mask = 64'h000000007FFFFFFF;
defparam \ImageLocator_inst0|ROM_Addr[15]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N7
dffeas \ImageROM_inst0|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ImageLocator_inst0|ROM_Addr[15]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageROM_inst0|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y20_N37
dffeas \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ImageROM_inst0|altsyncram_component|auto_generated|address_reg_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N48
cyclonev_lcell_comb \ImageLocator_inst0|Add3~5 (
// Equation(s):
// \ImageLocator_inst0|Add3~5_sumout  = SUM(( \ImageLocator_inst0|Mult2~24  ) + ( \ImageLocator_inst0|Mult1~324  ) + ( \ImageLocator_inst0|Add3~14  ))

	.dataa(!\ImageLocator_inst0|Mult2~24 ),
	.datab(gnd),
	.datac(!\ImageLocator_inst0|Mult1~324 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ImageLocator_inst0|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ImageLocator_inst0|Add3~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Add3~5 .extended_lut = "off";
defparam \ImageLocator_inst0|Add3~5 .lut_mask = 64'h0000F0F000005555;
defparam \ImageLocator_inst0|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N9
cyclonev_lcell_comb \ImageLocator_inst0|ROM_Addr[16]~13 (
// Equation(s):
// \ImageLocator_inst0|ROM_Addr[16]~13_combout  = ( \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout  & ( \ImageLocator_inst0|Add3~5_sumout  ) ) # ( !\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout  & ( \ImageLocator_inst0|Add3~5_sumout  & ( 
// (((\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ) # (\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ) ) ) )

	.dataa(!\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout ),
	.datac(!\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout ),
	.datad(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ),
	.datae(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ),
	.dataf(!\ImageLocator_inst0|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|ROM_Addr[16]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|ROM_Addr[16]~13 .extended_lut = "off";
defparam \ImageLocator_inst0|ROM_Addr[16]~13 .lut_mask = 64'h000000007FFFFFFF;
defparam \ImageLocator_inst0|ROM_Addr[16]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N10
dffeas \ImageROM_inst0|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ImageLocator_inst0|ROM_Addr[16]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageROM_inst0|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N4
dffeas \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a[3] (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ImageROM_inst0|altsyncram_component|auto_generated|address_reg_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a[3] .is_wysiwyg = "true";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N15
cyclonev_lcell_comb \ImageLocator_inst0|ROM_Addr[14]~16 (
// Equation(s):
// \ImageLocator_inst0|ROM_Addr[14]~16_combout  = ( \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout  & ( \ImageLocator_inst0|Add3~9_sumout  ) ) # ( !\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout  & ( \ImageLocator_inst0|Add3~9_sumout  & ( 
// (((\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ) # (\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ) ) ) )

	.dataa(!\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout ),
	.datac(!\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout ),
	.datad(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ),
	.datae(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ),
	.dataf(!\ImageLocator_inst0|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|ROM_Addr[14]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|ROM_Addr[14]~16 .extended_lut = "off";
defparam \ImageLocator_inst0|ROM_Addr[14]~16 .lut_mask = 64'h000000007FFFFFFF;
defparam \ImageLocator_inst0|ROM_Addr[14]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N16
dffeas \ImageROM_inst0|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ImageLocator_inst0|ROM_Addr[14]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageROM_inst0|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y23_N49
dffeas \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ImageROM_inst0|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N3
cyclonev_lcell_comb \ImageLocator_inst0|Encoder16x4_inst0|WideNor0 (
// Equation(s):
// \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout  = ( !\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout  & ( !\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout  & ( (!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout  & 
// (!\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout  & !\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ),
	.datac(!\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout ),
	.datad(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout ),
	.datae(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ),
	.dataf(!\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|Encoder16x4_inst0|WideNor0 .extended_lut = "off";
defparam \ImageLocator_inst0|Encoder16x4_inst0|WideNor0 .lut_mask = 64'hC000000000000000;
defparam \ImageLocator_inst0|Encoder16x4_inst0|WideNor0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N24
cyclonev_lcell_comb \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w[3] (
// Equation(s):
// \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w [3] = ( !\ImageLocator_inst0|Add3~5_sumout  & ( (!\ImageLocator_inst0|Add3~13_sumout  & (!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout  & 
// (!\ImageLocator_inst0|Add3~1_sumout  & \ImageLocator_inst0|Add3~9_sumout ))) ) )

	.dataa(!\ImageLocator_inst0|Add3~13_sumout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout ),
	.datac(!\ImageLocator_inst0|Add3~1_sumout ),
	.datad(!\ImageLocator_inst0|Add3~9_sumout ),
	.datae(gnd),
	.dataf(!\ImageLocator_inst0|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w[3] .extended_lut = "off";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w[3] .lut_mask = 64'h0080008000000000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N15
cyclonev_lcell_comb \ImageLocator_inst0|ROM_Addr[0]~0 (
// Equation(s):
// \ImageLocator_inst0|ROM_Addr[0]~0_combout  = ( \ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout  & ( \ImageLocator_inst0|Add3~17_sumout  ) ) # ( !\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout  & ( \ImageLocator_inst0|Add3~17_sumout  & ( 
// (((\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ) # (\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout ) ) ) )

	.dataa(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ),
	.datac(!\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ),
	.datad(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ),
	.datae(!\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout ),
	.dataf(!\ImageLocator_inst0|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|ROM_Addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|ROM_Addr[0]~0 .extended_lut = "off";
defparam \ImageLocator_inst0|ROM_Addr[0]~0 .lut_mask = 64'h000000007FFFFFFF;
defparam \ImageLocator_inst0|ROM_Addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N51
cyclonev_lcell_comb \ImageLocator_inst0|ROM_Addr[1]~1 (
// Equation(s):
// \ImageLocator_inst0|ROM_Addr[1]~1_combout  = ( \ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout  & ( \ImageLocator_inst0|Add3~21_sumout  ) ) # ( !\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout  & ( \ImageLocator_inst0|Add3~21_sumout  & ( 
// (((\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ) # (\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout ) ) ) )

	.dataa(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ),
	.datac(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ),
	.datad(!\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ),
	.datae(!\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout ),
	.dataf(!\ImageLocator_inst0|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|ROM_Addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|ROM_Addr[1]~1 .extended_lut = "off";
defparam \ImageLocator_inst0|ROM_Addr[1]~1 .lut_mask = 64'h000000007FFFFFFF;
defparam \ImageLocator_inst0|ROM_Addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N3
cyclonev_lcell_comb \ImageLocator_inst0|ROM_Addr[2]~2 (
// Equation(s):
// \ImageLocator_inst0|ROM_Addr[2]~2_combout  = ( \ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout  & ( \ImageLocator_inst0|Add3~25_sumout  ) ) # ( !\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout  & ( \ImageLocator_inst0|Add3~25_sumout  & ( 
// (((\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ) # (\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ) ) ) )

	.dataa(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ),
	.datac(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout ),
	.datad(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ),
	.datae(!\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout ),
	.dataf(!\ImageLocator_inst0|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|ROM_Addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|ROM_Addr[2]~2 .extended_lut = "off";
defparam \ImageLocator_inst0|ROM_Addr[2]~2 .lut_mask = 64'h000000007FFFFFFF;
defparam \ImageLocator_inst0|ROM_Addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N48
cyclonev_lcell_comb \ImageLocator_inst0|ROM_Addr[3]~3 (
// Equation(s):
// \ImageLocator_inst0|ROM_Addr[3]~3_combout  = ( \ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout  & ( \ImageLocator_inst0|Add3~29_sumout  ) ) # ( !\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout  & ( \ImageLocator_inst0|Add3~29_sumout  & ( 
// (((\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ) # (\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ) ) ) )

	.dataa(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ),
	.datac(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout ),
	.datad(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ),
	.datae(!\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout ),
	.dataf(!\ImageLocator_inst0|Add3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|ROM_Addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|ROM_Addr[3]~3 .extended_lut = "off";
defparam \ImageLocator_inst0|ROM_Addr[3]~3 .lut_mask = 64'h000000007FFFFFFF;
defparam \ImageLocator_inst0|ROM_Addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N33
cyclonev_lcell_comb \ImageLocator_inst0|ROM_Addr[4]~4 (
// Equation(s):
// \ImageLocator_inst0|ROM_Addr[4]~4_combout  = ( \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout  & ( \ImageLocator_inst0|Add3~33_sumout  ) ) # ( !\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout  & ( \ImageLocator_inst0|Add3~33_sumout  & ( 
// (((\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ) # (\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ) ) ) )

	.dataa(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ),
	.datac(!\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout ),
	.datad(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ),
	.datae(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout ),
	.dataf(!\ImageLocator_inst0|Add3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|ROM_Addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|ROM_Addr[4]~4 .extended_lut = "off";
defparam \ImageLocator_inst0|ROM_Addr[4]~4 .lut_mask = 64'h000000007FFFFFFF;
defparam \ImageLocator_inst0|ROM_Addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N36
cyclonev_lcell_comb \ImageLocator_inst0|ROM_Addr[5]~5 (
// Equation(s):
// \ImageLocator_inst0|ROM_Addr[5]~5_combout  = ( \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout  & ( \ImageLocator_inst0|Add3~37_sumout  ) ) # ( !\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout  & ( \ImageLocator_inst0|Add3~37_sumout  & ( 
// (((\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ) # (\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout ) ) ) )

	.dataa(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout ),
	.datac(!\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ),
	.datad(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ),
	.datae(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ),
	.dataf(!\ImageLocator_inst0|Add3~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|ROM_Addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|ROM_Addr[5]~5 .extended_lut = "off";
defparam \ImageLocator_inst0|ROM_Addr[5]~5 .lut_mask = 64'h000000007FFFFFFF;
defparam \ImageLocator_inst0|ROM_Addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N39
cyclonev_lcell_comb \ImageLocator_inst0|ROM_Addr[6]~6 (
// Equation(s):
// \ImageLocator_inst0|ROM_Addr[6]~6_combout  = ( \ImageLocator_inst0|Add3~41_sumout  & ( \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout  ) ) # ( \ImageLocator_inst0|Add3~41_sumout  & ( !\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout  & ( 
// (((\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ) # (\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout ) ) ) )

	.dataa(!\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ),
	.datac(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout ),
	.datad(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ),
	.datae(!\ImageLocator_inst0|Add3~41_sumout ),
	.dataf(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|ROM_Addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|ROM_Addr[6]~6 .extended_lut = "off";
defparam \ImageLocator_inst0|ROM_Addr[6]~6 .lut_mask = 64'h00007FFF0000FFFF;
defparam \ImageLocator_inst0|ROM_Addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N39
cyclonev_lcell_comb \ImageLocator_inst0|ROM_Addr[7]~7 (
// Equation(s):
// \ImageLocator_inst0|ROM_Addr[7]~7_combout  = ( \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout  & ( \ImageLocator_inst0|Add3~45_sumout  ) ) # ( !\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout  & ( \ImageLocator_inst0|Add3~45_sumout  & ( 
// (((\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ) # (\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ) ) ) )

	.dataa(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ),
	.datac(!\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout ),
	.datad(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ),
	.datae(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout ),
	.dataf(!\ImageLocator_inst0|Add3~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|ROM_Addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|ROM_Addr[7]~7 .extended_lut = "off";
defparam \ImageLocator_inst0|ROM_Addr[7]~7 .lut_mask = 64'h000000007FFFFFFF;
defparam \ImageLocator_inst0|ROM_Addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N54
cyclonev_lcell_comb \ImageLocator_inst0|ROM_Addr[8]~8 (
// Equation(s):
// \ImageLocator_inst0|ROM_Addr[8]~8_combout  = ( \ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout  & ( \ImageLocator_inst0|Add3~49_sumout  ) ) # ( !\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout  & ( \ImageLocator_inst0|Add3~49_sumout  & ( 
// (((\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ) # (\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ) ) ) )

	.dataa(!\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ),
	.datac(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout ),
	.datad(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ),
	.datae(!\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout ),
	.dataf(!\ImageLocator_inst0|Add3~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|ROM_Addr[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|ROM_Addr[8]~8 .extended_lut = "off";
defparam \ImageLocator_inst0|ROM_Addr[8]~8 .lut_mask = 64'h000000007FFFFFFF;
defparam \ImageLocator_inst0|ROM_Addr[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N15
cyclonev_lcell_comb \ImageLocator_inst0|ROM_Addr[9]~9 (
// Equation(s):
// \ImageLocator_inst0|ROM_Addr[9]~9_combout  = ( \ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout  & ( \ImageLocator_inst0|Add3~53_sumout  ) ) # ( !\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout  & ( \ImageLocator_inst0|Add3~53_sumout  & ( 
// (((\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ) # (\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ) ) ) )

	.dataa(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ),
	.datac(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout ),
	.datad(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ),
	.datae(!\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout ),
	.dataf(!\ImageLocator_inst0|Add3~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|ROM_Addr[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|ROM_Addr[9]~9 .extended_lut = "off";
defparam \ImageLocator_inst0|ROM_Addr[9]~9 .lut_mask = 64'h000000007FFFFFFF;
defparam \ImageLocator_inst0|ROM_Addr[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N30
cyclonev_lcell_comb \ImageLocator_inst0|ROM_Addr[10]~10 (
// Equation(s):
// \ImageLocator_inst0|ROM_Addr[10]~10_combout  = ( \ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout  & ( \ImageLocator_inst0|Add3~57_sumout  ) ) # ( !\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout  & ( \ImageLocator_inst0|Add3~57_sumout  & ( 
// (((\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ) # (\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ) ) ) )

	.dataa(!\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ),
	.datac(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout ),
	.datad(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ),
	.datae(!\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout ),
	.dataf(!\ImageLocator_inst0|Add3~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|ROM_Addr[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|ROM_Addr[10]~10 .extended_lut = "off";
defparam \ImageLocator_inst0|ROM_Addr[10]~10 .lut_mask = 64'h000000007FFFFFFF;
defparam \ImageLocator_inst0|ROM_Addr[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N54
cyclonev_lcell_comb \ImageLocator_inst0|ROM_Addr[11]~11 (
// Equation(s):
// \ImageLocator_inst0|ROM_Addr[11]~11_combout  = ( \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout  & ( \ImageLocator_inst0|Add3~61_sumout  ) ) # ( !\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout  & ( \ImageLocator_inst0|Add3~61_sumout  & 
// ( (((\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout ) # (\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ) ) ) )

	.dataa(!\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ),
	.datac(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout ),
	.datad(!\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout ),
	.datae(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ),
	.dataf(!\ImageLocator_inst0|Add3~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|ROM_Addr[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|ROM_Addr[11]~11 .extended_lut = "off";
defparam \ImageLocator_inst0|ROM_Addr[11]~11 .lut_mask = 64'h000000007FFFFFFF;
defparam \ImageLocator_inst0|ROM_Addr[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N51
cyclonev_lcell_comb \ImageLocator_inst0|ROM_Addr[12]~12 (
// Equation(s):
// \ImageLocator_inst0|ROM_Addr[12]~12_combout  = ( \ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout  & ( \ImageLocator_inst0|Add3~65_sumout  ) ) # ( !\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout  & ( \ImageLocator_inst0|Add3~65_sumout  & ( 
// (((\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ) # (\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ) ) ) )

	.dataa(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ),
	.datac(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout ),
	.datad(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ),
	.datae(!\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout ),
	.dataf(!\ImageLocator_inst0|Add3~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|ROM_Addr[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|ROM_Addr[12]~12 .extended_lut = "off";
defparam \ImageLocator_inst0|ROM_Addr[12]~12 .lut_mask = 64'h000000007FFFFFFF;
defparam \ImageLocator_inst0|ROM_Addr[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "A6912D3FFFFFFFFFFFFFFFFCF714137DFFFFFFFFFFFFFFFFC4D557980FFFFFFFFFFFFFFFF8D0B959D1FFFFFFFFFFFFFFFF8BCC20A67FFFFFFFFFFFFFFFF9F21ECB09FFFFFFFFFFFFFFFF9E0D3D308FFFFFFFFFFFFFFFF9836CD9DCFFFFFFFFFFFFFFFF884A175FEFFFFFFFFFFFFFFFFC8EA96F7BFFFFFFFFFFFFFFFFC3814CD7FFFFFFFFFFFFFFFFFEDDE8CBA1FFFFFFFFFFFFFFFFF228F0D0BFFFFFFFFFFFFFFF7FB417720DFFFFFFFFFFFFFFFFF94A6B6577FFFFFFFFFFFFFFFFECDA893A37FFFFFFFFFFFFFFFD5E2B0A33FFFFFFFFFFFFFFFFC7170F3E3FFFFFFFFFFFFFFFF2726EB0376FFFFFFFFFFFFFFF81FE98359DFFFFFFFFFFFFFFFDF58B3A45BFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "FFFFFFFFFFFF6C476DD59BFFFFFFFFFFFFFFF33A4E7F9CBF7FFFFFFFFFFFFF5368E09E1FFFFFFFFFFFFFFFFF9B760AE9FFFFFFFFFFFFFFFFC12F87235DFFFFFFFFFFFFFFF31B5470483FFFFFFFFFFFFFFFFD93F8B6C7FFFFFFFFFFFFFFFE562A494D1FFFFFFFFFFFFFFFF7243B0863FFFFFFFFFFFFFFFFF76CE3EA7FFFFFFFFFFFFFFFCE740E8709FFFFFFFFFFFFFFFCFBAA166757FFFFFFFFFFFFFFEF75E5879E7FFFFFFFFFFFFFFFFF6F778233FFFFFFFFFFFFFFFF4F93E769BFFFFFFFFFFFFFFFFAA1318F6BFFFFFFFFFFFFFFFF54AC46313FFFFFFFFFFFFFFFCFFDCCA67BCFFFFFFFFFFFFFFC7FCDB8363CFFFFFFFFFFFFFFFFF906767FFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "FFFFBE81397FFFFFFFFFFFFFFFFFF13E316FFFFFFFFFFFFFFFFFFFFCD4787FFFFFFFFFFFFFFFFFFDED3157FFFFFFFFFFFFFFFE7FE7EFFCF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "FFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFF98A8FFFFFFFFFFFFFFFFFFFFD43F2EBFFFFFFFFFFFFFFFFFF8CC0E18FFFFFFFFFFFFFFFFFE4B5DF31FFFFFFFFFFFFFFFFFE5F3F1920DFFFFFFFFFFFFFFD117FFFCD5BFFFFFFFFFFFFFFB5FFFFFFDC99FFFFFFFFFFFFE03FFFFFFF9227FFFFFFFFFFFFCBFFFFFFFFE97FFFFFFFFFFF9D7FFFFFFFFC66FFFFFFFFFFFC5FFFFFFFFFF1AEFFFFFFFFFFC7FFFFFFFFFFC497FFFFFFFFEC7FFFFFFFFFFF6097FFFFFFFEEFFFFFFFFFFFFD31DFFFFFFF83FFFFFFFFFFFFFD057FFFFFF83FFFFC3FFFFFFFEEBDFFFFFFE3FFFD8DDFFFFFFFE837FFFFE97FFF8BC5BFFFFFFF68FFFFFE1FFFCA7E2AFFFFFFFF8FFFFFC5FF";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N27
cyclonev_lcell_comb \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0 (
// Equation(s):
// \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout  = ( \ImageLocator_inst0|Add3~1_sumout  & ( (!\ImageLocator_inst0|Add3~13_sumout  & (!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout  & 
// (!\ImageLocator_inst0|Add3~5_sumout  & !\ImageLocator_inst0|Add3~9_sumout ))) ) )

	.dataa(!\ImageLocator_inst0|Add3~13_sumout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout ),
	.datac(!\ImageLocator_inst0|Add3~5_sumout ),
	.datad(!\ImageLocator_inst0|Add3~9_sumout ),
	.datae(gnd),
	.dataf(!\ImageLocator_inst0|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0 .extended_lut = "off";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0 .lut_mask = 64'h0000000080008000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "FEA8560BFFFFFFFE03FFFC3FFF89E34DBFFFFFFFF15FFFC3FFFF0423F37FFFFFFF7FFFFF3FFFC3FEC4CBFFFFFFFF5FFF8FFFC91FFE3E7FFFFFFFEA7FFFFFFED1FFF8B8FFFFFFFF57FFD3FFD4205FE0D7FFFFFFF9BFF87FF600381FF43FFFFFFFE2FF0FFE740008FCE3FFFFFFFF1FF9FFF1800011E1FFFFFFFFF4FF67FF3000004F21FFFFFFFF07FE7FDF800002C8EFFFFFFFF97F67FDE80000193CFFFFFFFF681B7FDC0000001B3FFFFFFFF37CB7FDC0000003F3FFFFFFFF37C67FDE80000037CFFFFFFFF681E7FDF80000008EFFFFFFFF97F67FF3000000021FFFFFFFF07F9FFF180000001FFFFFFFFF4FF0FFE74000000E3FFFFFFFF1FF87FF6000000143FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "FFFFFE2FFD3FFD4000008D7FFFFFFF9BFFFFFFED0000238FFFFFFFF57FF8FFFC90000BE7FFFFFFFEA7FFF3FFFC20074CBFFFFFFFF5FFFC3FFFF07E9F37FFFFFFF7FFFFC3FFF899D4DBFFFFFFFF15FFFC5FFFEA8560BFFFFFFFE03FFFE1FFFCA7E2AFFFFFFFF8FFFFFE97FFF8BC5BFFFFFFF68FFFFFFE3FFFD8DDFFFFFFFE837FFFFF83FFFFC3FFFFFFFEABDFFFFFF83FFFFFFFFFFFFFD857FFFFFFEEFFFFFFFFFFFFDF1DFFFFFFFEC7FFFFFFFFFFF7097FFFFFFFFC7FFFFFFFFFFC497FFFFFFFFFC5FFFFFFFFFF1AEFFFFFFFFFF9D7FFFFFFFFC66FFFFFFFFFFFFCBFFFFFFFFE97FFFFFFFFFFFE03FFFFFFF9227FFFFFFFFFFFFB5FFFFFFDC99FFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "D117FFFCD5BFFFFFFFFFFFFFFFE5F3F1920DFFFFFFFFFFFFFFFE4B5DF31FFFFFFFFFFFFFFFFFF8CC0E18FFFFFFFFFFFFFFFFFFD43F2EBFFFFFFFFFFFFFFFFFFF98A8FFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDBFFFFFFFFFFFFFFFFFFFC00001FFFFFFFFFFFFFFFFFFE8000001FFFFFFFFFFFFFFFFEC00000007FFFFFFFFFFFFFFFC0013798007FFFFFFFFFFFFFF000BA04D001FFFFFFFFFFFFFA0014FFF3600FFFFFFFFFFFFF8074FFFFF4A07FFFFFFFFFFFE00AFFFFFFEC01FFFFFFFFFFF80CFFFF0000E00FFFFFFFFFFE03DFFF0F7C6160FFFFFFFFFF0037FF027FFC2003FFFFFFFFF01DFF82FFFFFEC83FFFFFFFFC067FE1FFFFFFFEC0FFFFFFFF009FF13FFFFFFFF907FFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N30
cyclonev_lcell_comb \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0 (
// Equation(s):
// \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout  = ( !\ImageLocator_inst0|Add3~5_sumout  & ( (!\ImageLocator_inst0|Add3~13_sumout  & (!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout  & 
// (\ImageLocator_inst0|Add3~1_sumout  & \ImageLocator_inst0|Add3~9_sumout ))) ) )

	.dataa(!\ImageLocator_inst0|Add3~13_sumout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout ),
	.datac(!\ImageLocator_inst0|Add3~1_sumout ),
	.datad(!\ImageLocator_inst0|Add3~9_sumout ),
	.datae(gnd),
	.dataf(!\ImageLocator_inst0|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0 .extended_lut = "off";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0 .lut_mask = 64'h0008000800000000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "0000001FFFFFFFFFFFFFFE8000000003FFFFFFFFFFFFFFFC000000003FFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFB000000007FFFFFFFFFFFFFFFE00000000FFFFFFFFFFFFFFFFD00000000FFFFFFFFFFFFFFFFE40000009FFFFFFFFFFFFFFFFFC0000013FFFFFFFFFFFFFFFFFE0000037FFFFFFFFFFFFFFFFFEC0000DFFFFFFFFFFFFFFFFFFF70002BFFFFFFFFFFFFFFFFFFF99020FFFFFFFFFFFFFFFFFFFFF9CFBFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8BFF7EAFFFFFFFFFFFFFFFFFFB9FFFE3BFFFFFFFFFFFFFFFFFC7FFF6DDFFFFFFFFFFFFFFFD9B73F529DFFFFFFFFFF8FFEE89FD645A6FFFFFFFFFFFCFFFCC779D12017FFFFFFFFFFF1FBD9DF05C87A3FFFFFFFFFFF0FAC840DEFE406FFFFFFFFFFFFF6BE0EFFAF177FFFFFFFFFFFFF946A373B76F3FFFFFFFFFFFFFB339B1BFB6D2FFFFFFFFFCFFFECF5BAE5FF3FFFFFFFFFFEFFF825AC76D47BFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "DC9A82F9786FBFFFFFFFFFFFBF57E82C472420FFFFFFFFFFF3E588FB8D5E50DFFFFFFFFFFC3B9EFFBA5EFFDFFFFFFFFFFFAFA4DEBB4066FFFFFFFFFFFFFBF9D79871899F7FFFFFFFFFFFB5B46C159C2D7FFFFFFFFFFFFF058896C04BBFFFFFFFFFFFFF84EA9E972677FFFFFFFFFFFFFF459B992A007FFFFFFFFFFFFF45DBC8BE34B7FFFFFFFFFFFFFA91A2E1C95F3FFFFFFFFFFFFFD9D6F4BC7EF3FFFFFFFFFFFFFF8B246B9CFE7FFFFFFFFFFFFF2D9C6236CE87FFFFFFFFFFFFFA3BD89D98D1FFFFFFFFFFFFFF69C1A32B5F3FFFFFFFFFFFFFFF948BF7C7FFFFFFFFFFFFFFFF28FBABA33CFFFFFFFFFFFFFFFF273EA1E38FFFFFFFFFFFFFFFB30682503DFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "FFFFFFFFFFFAD3F731E35F3FFFFFFFFFFFFFE804E3BCD7F3FFFFFFFFFFFFC0F169D45FFFFFFFFFFFFFFFFC86601798FFFFFFFFFFFFFFFFC989FD163FFFFFFFFFFFFFFFF8ABD72057FFFFFFFFFFFFFFFF82EAA56A1FFFFFFFFFFFFFFFFC35D513D1FFFFFFFFFFFFFFFFC15742E2FFFFFFFFFFFFFFFFFC8F669041FFFFFFFFFFFFFFFFF836555A7FFFFFFFFFFFFFFFFFCFDC5BFFFFFFFFFFFFFFFFFFF02FD4125FFFFFFFFFFFFFFFFFCB1F4301FFFFFFFFFFFFFFFFFF69F2CB1FFFFFFFFFFFFFFFFF918F10E1FFFFFFFFFFFFFFFFF68AB2C13FFFFFFFFFFFFFFFFF1B2B11FFFFFFFFFFFFFFFFFFE7CF3B2D3FFFFFFFFFFFFFFFFE5D5812C7FFFFFFFFFFFFFFFFCE";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N12
cyclonev_lcell_comb \ImageLocator_inst0|ROM_Addr[13]~15 (
// Equation(s):
// \ImageLocator_inst0|ROM_Addr[13]~15_combout  = ( \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout  & ( \ImageLocator_inst0|Add3~1_sumout  ) ) # ( !\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout  & ( \ImageLocator_inst0|Add3~1_sumout  & ( 
// (((\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout ) # (\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout )) # (\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ) ) ) )

	.dataa(!\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout ),
	.datac(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ),
	.datad(!\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout ),
	.datae(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ),
	.dataf(!\ImageLocator_inst0|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageLocator_inst0|ROM_Addr[13]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageLocator_inst0|ROM_Addr[13]~15 .extended_lut = "off";
defparam \ImageLocator_inst0|ROM_Addr[13]~15 .lut_mask = 64'h000000007FFFFFFF;
defparam \ImageLocator_inst0|ROM_Addr[13]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N13
dffeas \ImageROM_inst0|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ImageLocator_inst0|ROM_Addr[13]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageROM_inst0|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y22_N32
dffeas \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ImageROM_inst0|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N48
cyclonev_lcell_comb \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~0 (
// Equation(s):
// \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~0_combout  = ( !\ImageLocator_inst0|Add3~1_sumout  & ( (!\ImageLocator_inst0|Add3~13_sumout  & (!\ImageLocator_inst0|Add3~5_sumout  & !\ImageLocator_inst0|Add3~9_sumout )) ) )

	.dataa(!\ImageLocator_inst0|Add3~13_sumout ),
	.datab(!\ImageLocator_inst0|Add3~5_sumout ),
	.datac(gnd),
	.datad(!\ImageLocator_inst0|Add3~9_sumout ),
	.datae(gnd),
	.dataf(!\ImageLocator_inst0|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~0 .extended_lut = "off";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~0 .lut_mask = 64'h8800880000000000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N0
cyclonev_lcell_comb \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1 (
// Equation(s):
// \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1_combout  = ( \ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~0_combout  ) ) # ( 
// !\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~0_combout  ) ) # ( !\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~0_combout  & ( (!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout  & (!\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout  & 
// (!\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout  & !\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout ))) ) ) )

	.dataa(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout ),
	.datac(!\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ),
	.datad(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout ),
	.datae(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1 .extended_lut = "off";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1 .lut_mask = 64'h80000000FFFFFFFF;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "F03FFE5FFFFFFFFFD07FFFFFFC01FF1FFFFFFFFFFF07FFFFFFC17FE3FFFFFFFFFFF01FFFFFF877F9FFFFFFFFFFFF83FFFFFE0EFF7FFFFFFFFFFFFC0FFFFFE1BFC7FFFFFFFFFFFF90FFFFFC3FF0FFFFFFFFFFFFFF07FFFF01FE5FFFFFFFFFFFFFD87FFFF05FC7FFFFFFFFFFFFFF03FFFE0BF9FFFFFFFFFFFFFFE83FFFC0BF3FFFFFFFFFFFFFFF41FFFE3FE7FFFFFFFFFFFFFFF23FFF837CFFFFFFFFFFFFFFFFA1FFF85FBFFFFFFFFFFFFFFFFE0FFF80F3FFFFFFFFFFFFFFFFB0FFF85EFFFFFFFFFFFFFD9FFD1FFF05EFFFFFFFFFFFFFB4FFE0FFF05CFFFFFFFFFFFFF20FFC87FF0B9FFFFFFFFFFFFF437FF07FF8FBFFFFFFFFFFFFE82FFE87FF0B7FFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FD83FFE87FF0A7FFFFFFFFFFFFD0DFFF87F8867FFFFFFFFFFFFB13FFF47E0867FFFFFFFFFFFF81FFFF038184FFFFFFFFFFFFF43FFFE87C3847FFFFFFFFFFFF037FFEC20782FFFFFFFFFFFFFA1FFFE040784FFFFFFFFFFFFF03FFFEC00F86FFFFFFFFFFFFFC7FFF0007F81FFFFFFFFFFFFE017FBB807FE2FFFFFFFFFFFFE824C2400FFC17FFFFFFFFFFFE80420007FFC0FFFFFFFFFFFFE40000007FFE37FFFFFFFFFFFE80000003FF82FFFFFFFFFFFFE03000003FF81FFFFFFFFFFFFFC6F03501FF86FFFFFFFFFFFFF43D08F80FF87FFFFFFFFFFE7FE1E06D903F89FFFFFFFFFFFFF0350B7D81F89FFFFFFFFFFB1F43B167E01F87FFFFFFFFFFB8F81E175F40F8";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFF3DFB022E3F80F0BFFFFFFFFFF7BFD0E1F9FC8703FFFFFFFFFFF9FD82376FF0F87FFFFFFFFFFFCFE8227AFF8703FFFFFFFFFF1EFF4217F7F030DFFFFFFFFFFDFFF2027DFE870DFFFFFFFFFFFE7FB40FEBFC781FFFFFFFFFF9F7FDC0FE7F6384FFFFFFFFFFEFFFFE17E1FE385FFFFFFFFFFEFBFF81FF5F83817FFFFFFFFFFF7FFC0FFA783E1FFFFFFFFFFE79FFF05FBF83C0BFFFFFFFFFE3FFFF86FCFA3E0BFFFFFFFFFFFFFFF027DF87F05FFFFFFFFFFFFBFE80BF787F03FFFFFFFFFFFFFFF603E647FC1FFFFFFFFFFEFF0FA01FC47FE0BFFFFFFFFFF73E7D0333C3FE02FFFFFFFFFFF87BE80C787FF837FFFFFFFFFC4F7F802883FFC1FFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "FFFF9F00050FFFC05FFFFFFFFFFFF9E820087FFE01FFFFFFFFFFDF7807800FFFF015FFFFFFFFFDE3607800FFFFC00FFFFFFFFFFD680FE01FFFFF019FFFFFFFFF6F03FFF1FFFFF0037FFFFFFFFFD07FFFDFFFFFA005FFFFFFFFE20FFFFFFFFFFE804FFFFFFFFF40FFFFFFFFFFFE00EFFFFFFEB01FFFFFFFFFFFF80D4FFFFF6E07FFFFFFFFFFFFA00B0FFF3A80FFFFFFFFFFFFFF001B2043801FFFFFFFFFFFFFFE003E090007FFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFE80000007FFFFFFFFFFFFFFFFFC00001FFFFFFFFFFFFFFFFFFFFCFF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N30
cyclonev_lcell_comb \VGA_R~2 (
// Equation(s):
// \VGA_R~2_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72~portadataout ))) ) 
// ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48~portadataout ) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72~portadataout ))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0~portadataout  & 
// ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48~portadataout ) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~2 .extended_lut = "off";
defparam \VGA_R~2 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \VGA_R~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N42
cyclonev_lcell_comb \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0 (
// Equation(s):
// \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout  = ( \ImageLocator_inst0|Add3~5_sumout  & ( (\ImageLocator_inst0|Add3~13_sumout  & (!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout  & 
// (\ImageLocator_inst0|Add3~1_sumout  & !\ImageLocator_inst0|Add3~9_sumout ))) ) )

	.dataa(!\ImageLocator_inst0|Add3~13_sumout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout ),
	.datac(!\ImageLocator_inst0|Add3~1_sumout ),
	.datad(!\ImageLocator_inst0|Add3~9_sumout ),
	.datae(gnd),
	.dataf(!\ImageLocator_inst0|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0 .extended_lut = "off";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0 .lut_mask = 64'h0000000004000400;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312 .port_a_first_bit_number = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312 .mem_init3 = "DE2A8888C444D995482DEEBC7FC1111988889B35CD94FDEFCFFD22233111132630E7AFBDFDBFE44466222252CEE7CF376BD1FD0888CC4442195603FEEE7C3FF9111988886736A0AEDDCF43FEA223311112768403DBD5EF1FF844662222E6D460FB73B9ADFE4888C4444F1BA9936E54B6BEFD19988881B33B523DCC9EF7DD23311115696641A59BD7DE3FA8662222A9CCBC28977AFBBBF7C8C444451BA59A10EF5EF33EEF198888A6302B707DC9DF76DD63311114325FFF435D7BEBCFBC662222A4078C80BFAF6DFDF778C444448460918075FD2AE6E2198888BFBB021922BD9D4DCCC11114456EE56BC937B3FBF19AA222A8B98CCCF94DFE7D7F5328444510F1";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312 .mem_init2 = "9C46EB3ECE2768670888A2333314DDAFD9F4ED4CCD11144444607BBBFB3F9DB499B222A8888CDCFFFF67E7B3BF33C44511119E3F75FCFD7676867488A222335DDEBD9F96CEE6EE34444462253DD7B3F3DBDFADD6A8888CC4BFBAFE7E7B7BF81BD111119894EF5ECFCC67EEFB7F82223313CDEBD9F9DDFDCE79FA44446255B93B3F3BBDF9FC27B0888CC7FAAF67E767B73FC95FF1119C9E75ECFCEDF7E7E7219F8233BDCABD9F99FEDCFCCEAE40E6DB7993B3F3B7F99F9BF909655CBF7AF67E7EFB73F37B61107D36EF5ECFCEDE6E7E6F57CFDC7BCDEBD9F9FBDDCFCDC9D9F02F9BB93B3F3BFBB9F9BD7BBF7FFB7BAF6FE77E633F37AF77E7E7EEF5ECFCFDEDE7";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312 .mem_init1 = "E7F5DEDCFCFDEEBF9F9FBDBCFCDEBBDB9F9D9BD7B3F3F7369F9BD7BB73F3B7FAF67E7FE6EBF3FAEF6E7E76F75FCFCFFCDE7E6F5FEFCFCFCDEBD9F9FFDB9EFC8DDBDBDBDB11BF7B7B7B63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC5C7FFFFFFFFFFFFFFFFFFFF85F21FFFFFFFFFFFFFFFFFFF87B1D9BFFFFFFFFFFFFFFFFFE79FFFE9FFFFFFFFFFFFFFFFFFEE001ECFFFFFFFFFFFFFFFFE3F00003BBFFFFFFFFFFFFFFFE7C00000EDFFFFFFFFFFFFFFF7300000035FFFFFFFFFFFFFFFEC0000001BFFFFFFFFFFFFFFD960";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312 .mem_init0 = "00000057FFFFFFFFFFFFFF63003E00077FFFFFFFFFFFFEECB4FDDF002BFFFFFFFFFFFFCD077500AE01EFFFFFFFFFFFFD606D7C7AD81BFFFFFFFFFFFFBC0CD1F653C0F7FFFFFFFFFFFF8305902EC205FFFFFFFFFFFDE0DE6B9FA7506FFFFFFFFFFFBE37F2BDCB8B83FFFFFFFFFFFEC6BFAA014FDC3DFFFFFFFFFC78AD7BBFF212A15FFFFFFFFFFB3341D3F09A551DFFFFFFFFFB45560D017310A95FFFFFFFF8D8AA84D7F4D6BA9CFFFFFFFFBF1495A57E4935548FFFFFFFE3C7557B76AEF7AA4EFFFFFFFCB0EACAF3B0B45DAA9FFFFFFFD61D2AF3A374AF55A9FFFFFFFBC3A5549A1C36BAD6EFFFFFFE7872B568AF2C81AA5DFFFFFFEB0ED2AA480615596DEFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N54
cyclonev_lcell_comb \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0 (
// Equation(s):
// \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout  = ( \ImageLocator_inst0|Add3~5_sumout  & ( (\ImageLocator_inst0|Add3~13_sumout  & (!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout  & 
// (!\ImageLocator_inst0|Add3~1_sumout  & \ImageLocator_inst0|Add3~9_sumout ))) ) )

	.dataa(!\ImageLocator_inst0|Add3~13_sumout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout ),
	.datac(!\ImageLocator_inst0|Add3~1_sumout ),
	.datad(!\ImageLocator_inst0|Add3~9_sumout ),
	.datae(gnd),
	.dataf(!\ImageLocator_inst0|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0 .extended_lut = "off";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0 .lut_mask = 64'h0000000000400040;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336 .port_a_first_bit_number = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EF6F6F6EC4FDEFCFEDC8DBDBDFCFCFDFEBD9F9FBDBD53B7FF3B9F9DBDD7F3F3FFB7BEF67FE773F3B77AF67E7FE6E55ECFFCEE7E76F75ECFCEFCDEA9D9DF9FCFCEDEEBF9F99F9BDF7B7BF3F9F9FBBD7B3F33FB7AAF6F7E7FBF3F77AF67F76F6E7DECFDCFF7E76EE4EFFC3FEDC89DBFB9F9FCEDEABFEEA823BD73B7BF3F2F9DB9D7CA907D1FAEF6F6E7E6F3B72AF78805DD5D5ECEFCFCDE76E";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336 .mem_init1 = "65E0E5DB3DEC9DBDB9F9BCFCDE966BDC220FFBB3F33F369DBBDC9B36C4440AF6F6E7E6E3F37BC2E5988889FEDFDCFCDE76EE67BCF31111513BFB9F9B9EDEEEE39E6222228AFB73F37AFBBD85714CC444505FE67E6F477BBA2E9198888A233CCFCFEBE6F6F5D83311115429B9F9BD7DFECD9BA2222A888DDF37F7AFBDDFF3344444511188E68FF5CB7B066498888BF22514FABEBF667CDCD311117EA454DD2393BDCAAB9E62222BBC8CB3ED1266FD5572CC44443731DBF50A5ED3AD6E41988889B3B51D832BBDF5B5DD3311115FCF8FDC277FBEBAD9D2222A88EE7B5A016F67D7DB374444511F58F1901DDEE2FC6678888A223067B106BDDF5F2CC71111444520";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336 .mem_init0 = "1EF08F7B79FB9902222A889C0D8A0F776E7B333444445111805D005ECFC7606758888A223E012307DDB96F7CC3111144446862697B3F3DEB9922220888CD8C3C0576E7B7D32844511119F09F28AEDCF66066088A222333336013DB9F4E4CD9114444465A658ABB73F9D59AA22A8888CF2CC3836E7EFF731C44511119989D81EFFFDFDE64888A222333937A35F0B9FECCF1114444462EE733F94F3FE998222A8888CCC441860AE77533A551111988865D9D5486EE7E778A222331113C6A3179BDCECEE94444462221D00ACDB3F9E1DEAA8888CC444E29199776BEB3A551111988891B2336CFD7EE778A222331117D8E6645BBFDCEF9444446222E00ACC7B76FF1";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N45
cyclonev_lcell_comb \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0 (
// Equation(s):
// \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout  = ( !\ImageLocator_inst0|Add3~1_sumout  & ( (\ImageLocator_inst0|Add3~13_sumout  & (!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout  & 
// (\ImageLocator_inst0|Add3~5_sumout  & !\ImageLocator_inst0|Add3~9_sumout ))) ) )

	.dataa(!\ImageLocator_inst0|Add3~13_sumout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout ),
	.datac(!\ImageLocator_inst0|Add3~5_sumout ),
	.datad(!\ImageLocator_inst0|Add3~9_sumout ),
	.datae(gnd),
	.dataf(!\ImageLocator_inst0|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0 .extended_lut = "off";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0 .lut_mask = 64'h0400040000000000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_bit_number = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288 .mem_init3 = "FFFA60DB555EE06BAC949DFFFFFFDC136B56E7FD2D54DBAFFFFFF2826D2AAF4061A8993AFFFFFED059B5AF3419DAAEB6FFFFFFFB0B2495415D4454DA6AFFFFFEA1CC92AA10132ADD66EFFFFFD411B25A8182C82B5CCCFFFFFAC2664955EBAF5521CCDFFFFF285999297E814AB6FCCBFFFFF70E736DAAEDC95A4C4DBFFFFED09CCDB552DB556D89CBFFFFFE173336D5309AA4998EFFFFFDE18CCCDAA9FF56D999FBFFFFCC7731935A1E4B49198C7FFFF94E0CE64D5D0AA9B31817FFFFE8673999A9FE55B339DDFFFFF3894C6224ADDAD3339D9FFFFFF81A39CC9564CB3338B7FFFFF9159CE332C3B5263180FFFFFED13E39CC4ABAB6631C7FFFFFE22E3CE31960";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288 .mem_init2 = "F2673897FFFFFE223EF1CE6DF56E73CFFFFFFFEA7C7DE319AEAC670F9FFFFFFEE47B638E36E6CE3853FFFFFFCCF1E3C718D6CC71C4FFFFFFFC49C38F1C322CE38F2FFFFFFFFC870E1C78C5C71C3DFFFFFFFF571E3C38F19E38703FFFFFFFFD3C38F1E1C870E1C7FFFFFFF89871E3C70E71E3867FFFFFFFCAE3C70E18DCE78F3FFFFFFFFDA70E1C71C8B38E3BFFFFFFFFFA1C38E38D8EC72D3FFFFFFFFBB0F1C718945B8067FFFFFFFFFDC50E319A8A678AFFFFFFFFF9CE37E39936499B5FFFFFFFFFEC792F39B515278CFFFFFFFFF9E388F3B281E4CA2FFFFFFFFF9F1CFF3356DAB339FFFFFFFFFFF1C6632D35D6CD7FFFFFFFFFEF8E7134ADC5598FFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288 .mem_init1 = "FEDC6726D53E2B667FFFFFFFFFCDCE664AAA212DC7FFFFFFFFFEAC666DA93A5533FFFFFFFFFFEEC4649577BEB6FFFFFFFFFFFF1C48DAA90BAA9BFFFFFFFFFFF1CC494B6F8D523FFFFFFFFFFFE0C9B979F90B57FFFFFFFFFFFDCD95995142A9FFFFFFFFFFFFEB9A51F1F6D5BFFFFFFFFFFFFF0B2D41BF7555FFFFFFFFFFFFFCA4BAF417AAFFFFFFFFFFFFFFFBD4255B394FFFFFFFFFFFFFFFAACCD838D1FFFFFFFFFFFFFFFD8A5182903FFFFFFFFFFFFFFFFCD7CBE8E7FFFFFFFFFFFFFFFF88D582DDFFFFFFFFFFFFFFFFFF0340077FFFFFFFFFFFFFFFFFFE93F43FFFFFFFFFFFFFFFFFFFFDB457FFFFFFFFFFFFFFFFFFFFF95FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF9FFFFFFFFFFFFFFFFCB55420A8247FFFFFFFFFFFFE34EBD742C24FFFFFFFFFFFFFE5E7BEDB6CFBFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFE9FFE7FFF";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N57
cyclonev_lcell_comb \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0 (
// Equation(s):
// \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout  = ( \ImageLocator_inst0|Add3~1_sumout  & ( (!\ImageLocator_inst0|Add3~13_sumout  & (!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout  & 
// (\ImageLocator_inst0|Add3~5_sumout  & !\ImageLocator_inst0|Add3~9_sumout ))) ) )

	.dataa(!\ImageLocator_inst0|Add3~13_sumout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout ),
	.datac(!\ImageLocator_inst0|Add3~5_sumout ),
	.datad(!\ImageLocator_inst0|Add3~9_sumout ),
	.datae(gnd),
	.dataf(!\ImageLocator_inst0|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0 .extended_lut = "off";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0 .lut_mask = 64'h0000000008000800;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216 .mem_init3 = "FFF3FFFFFD80000000000000FFFEFFFFFFFC00000000000000FFF7FFFFFF20000000000000CFFDFFFFFFFE0000000000001F7FDFFFFFFFF0000000000002FFFBFFFFFFFEA00000000000BFBFDFFFFFFFFF00000000001BFBFFFFFFFFFFE80000000004FF5E7FFFFFFFFF80000000011FFBD7FFFFFFFFFC2000000067FFCBFFFFFFFFFFFDC0000037FFFFFFFFFFFFFFFFE5E0003B7FFFD7FFFFFFFFFFFFADD6693FFFFEFFFFFFFFFFFFFFCD433FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE482AFFFFFFFFFFFFFFFFFFFF51860FFFFFFFFFFFFFFFFFFEDA0001C5FFFFFFFFFFFFFFFFA60000015FFFFFFFFFFFFFFFE700000002BFFFFFFFFFFFFFFF00000000077FFFFFFFFFFFFEC00000000013FFFFFFFFFFFFF000000000000FFFFFFFFFFFFD0000000000037FFFFFFFFFFFC0000000000009FFFFFFFFFFC00000000000005F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216 .mem_init1 = "FFFFFFFFFF00000000000001FFFFFFFFFFC000000000000003FFFFFFFFF800000000000000BFFFFFFFFE8000000000000007FFFFFFFFE0000000000000002FFFFFFFFF0000000000000001FFFFFFFF800000000000000017FFFFFFF200000000000000013FFFFFFF400000000000000009FFFFFFE800000000000000006FFFFFF3000000000000000002FFFFFF20000000000000000009FFFFD80000000000000000004FFFF800000000000000000001FFFF600000000000000000001FFFF8000000000000000000007FFF2000000000000000000012005800000000000000000000000082000000000000000000800000000000000000000000101F81810000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216 .mem_init0 = "0000000000000007FC30080000000000000000C07F0F804000000000000000180FF1F802000000000000000100FE3FC02000000000000000300FC7FF80000000000000000403FC7FFC0C0000000000000000FF87FFF040000000000000003FF8FFFF000000000000000187FF4FFFF818000000000000307FDDFFFF800000000000000807F09FFFFE0600000000000181FE2DFFFFE0180000000000401FAA9FFFFF0040000000000803FE3AFFFFF0070000000001807E42AFFFFFC00E00000000E00FC82BFFFFFE00000000001801F800AFFFFFF0016800005A003F401AFFFFFF0002F703BA0007F800AFFFFFFC0001B5BC00017D0002FFFFFFE000000000001F";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N36
cyclonev_lcell_comb \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0 (
// Equation(s):
// \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout  = ( \ImageLocator_inst0|Add3~5_sumout  & ( (!\ImageLocator_inst0|Add3~13_sumout  & (!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout  & 
// (\ImageLocator_inst0|Add3~1_sumout  & \ImageLocator_inst0|Add3~9_sumout ))) ) )

	.dataa(!\ImageLocator_inst0|Add3~13_sumout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout ),
	.datac(!\ImageLocator_inst0|Add3~1_sumout ),
	.datad(!\ImageLocator_inst0|Add3~9_sumout ),
	.datae(gnd),
	.dataf(!\ImageLocator_inst0|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0 .extended_lut = "off";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0 .lut_mask = 64'h0000000000080008;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_bit_number = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264 .mem_init3 = "FFFFFFFFFFFFFFFFE37FF3FFFFFFFFFFFFFFFFFFFFCFFFDFFFFFFFFFFFFFFFFFFFFB3FF1FFFFFFFFFFFFFFFFFFFFEFFF0FFFFFFFFFACFFFFFFFFFCFFFD7FFFFFFFC005BFFFFFFF92FFFFFFFFFE4740D03FFFFFFDD7F83FFFFFC200000617FFFF89BF93FFFFF7002001067FFFF867FA7EFFFD0000200008FFFFAA7F83EFFF080000018002FFFAAFF85D7FE0600006020007FFC03FA9C7790000C15020041FF835F7DC3B94106041808405FF811F5CDF7860200006068117FC35F4E8BD40010200081000FF601FE2F7B40300E000000A01F885EB8FFD80080000020000270C7EA1BBF00C0000008000007CA7C997F7008083802828280F803D28D71000160E0201";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264 .mem_init2 = "00201863E7337F840C002080410008145243077D040000701014152083431B7F01000604080050403818E287B0000018050000401386023BF3010000A030000C0760F0872F90040018000000000B07B013FFA040080C0C00E0C0A06B013F5B83020028003813240250A9FA0A06000000280C02000A007BB0100C1401830100408001411F004005000400700117001803700601800040080071A006FFF0FFD809FFFE018FFE0E7020008006004001410300601C80000B03038040083C140303B00017F020CA0D0E08A0C09005C0017D3838303881808181C048001FBC000040A060020C0A0E6007F901400200140028009003073F3040000607000020460F0833";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264 .mem_init1 = "F90080000060001804287063B7F40C003001C0000423808E28F30030141A020181B0083431B7F90000009C1C484901452030750501E0E0101C0202863A731340202800030380003803F29F7300C0020000002017CA7E997F9003804000101001F8C7FB1BB9800006000000201F485FB0BFF41C18080180820FF601F6AF79C00301802038147FC35F46CB9FC1C101180C200FFC11FD4EFFB8280808000103FF835F7DC79C0600704060047FFC03FA9E79FB0002001000AFFFAAFF85D7DFD0000E0400F7FFFAA7FC3EFFFEB00200089DFFFF867FA7EFFFFCD08080B3FFFFFC9FF93FFFFFE83C1903FFFFFF9D7F83FFFFFFE0007B7FFFFFFD2FFEFFFFFFFFFC3FFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264 .mem_init0 = "FFFFFFCDFFD7FFFFFFFFFFFFFFFFFFFE5FF0FFFFFFFFFFFFFFFFFFFF95FF9FFFFFFFFFFFFFFFFFFFF97FFDFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFEBFFE7FFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFDF36DB7DE7A7FFFFFFFFFFFFF24342EBD72C7FFFFFFFFFFFFE2415042AAD3FFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N33
cyclonev_lcell_comb \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0 (
// Equation(s):
// \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout  = ( !\ImageLocator_inst0|Add3~1_sumout  & ( (!\ImageLocator_inst0|Add3~13_sumout  & (!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout  & 
// (\ImageLocator_inst0|Add3~5_sumout  & \ImageLocator_inst0|Add3~9_sumout ))) ) )

	.dataa(!\ImageLocator_inst0|Add3~13_sumout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout ),
	.datac(!\ImageLocator_inst0|Add3~5_sumout ),
	.datad(!\ImageLocator_inst0|Add3~9_sumout ),
	.datae(gnd),
	.dataf(!\ImageLocator_inst0|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0 .extended_lut = "off";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0 .lut_mask = 64'h0008000800000000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240 .mem_init3 = "FFFFFFFFFFFF9FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBA3FFFFFFFFFFFFFFFFFFFFF3569BFFFFFFFFFFFFFFFFFFF98C015AFFFFFFFFFFFFFFFFFFC800009BFFFFFFFFFFFFFFFFBC0000011FFFFFFFFFFFFFFFF300000002FFFFFFFFFFFFFFFAC00000001DFFFFFFFFFFFFFFD0000000006FFFFFFFFFFFFFEC0000000001BFFFFFFFFFFFFF000000000009FFFFFFFFFFFF0000000000007FFFFFFFFFFFEC000000000003FFFFFFFFFFFF8000000000001FFFFFFFFFFF90000000000000BFFFFFFFFFF400000000000001FFFFFFFFFE800000000000006FCFFFFFFFC000000000000003F9FFFFFFF80000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240 .mem_init2 = "0000000000073FFFFFFFC000000000000000EB1FFFFFFC000000000000000AF9FFFFFF800000000000000037DFFFFFD0000000000000000FFEFFFFFE00000000000000003FFFFFFF8000000000000000077E7FFFFC000000000000000037EFFFFF800000000000000001FFFFFFC00000132B4D00000027FBFFFB000036D11179000000FF1FFFA000326CFFF210000037F9FFFC001BCE00000FE80003FFBFFF40018C0000001FE0001FF9FFE80114019831B02E0001FF9FFE801202A23E3B206C001FF9FFF005839267CE4A429001FFFFF80030F4600000FD0A800FF9FFC0002C40000001743800FF5FFC0010600000000341C03FFBFF80000000000000068D02";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240 .mem_init1 = "7F3FE8000C0000000000740427E3FF0000000000000001E001FEFFE0000000000000000C820FDFFF80000000000000003C537CFFE00000000000000001E51EFFFE000000000000000007305FFFF000000000000000002725FFFF800000000000000002E1FFFFF00000000000000000180FFFFF40000000000000000007EFFFF00000000000000000005C3FFFC000000000000000001BF1FFF00000000000000000057FCFFFC000000000000000000FFFFFFA00000000000000000DFFE7FFC00000000000000000FFFF7FFC00000000000000000FFFF1FFA000000000000000007FFFBFFE00000000000000005FFFF8FFE00000000000000002FFFFEFFF800000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240 .mem_init0 = "0000000000FFFFFDFFF80000000000000001FFFFD7FF80000000000000001FFFFFFFF4000000000000000BFFFFF7FFC0000000000000017FFFFEFFF4000000000000001FFFFFE7FFE000000000000001FFFFFE7FF80000000000000017FFFFE7FFD0000000000000009FFFFEFFFD0000000000000001FFFFEFFFC800000000000000BFFFFF7FFF8000000000000005FFFFEFFFF8000000000000002FFFFF7FFF8000000000000002FFFFE7FFF8000000000000000FFFFD7FFFF0000000000000007FFFDFFFFD800000000000003FFFFFFFFFE0000000000000003FFFAFFFFF000000000000000BFFFBFFFFFA00000000000000BFFFDFFFFFF000000000000001";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N51
cyclonev_lcell_comb \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0 (
// Equation(s):
// \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout  = ( !\ImageLocator_inst0|Add3~1_sumout  & ( (!\ImageLocator_inst0|Add3~13_sumout  & (\ImageLocator_inst0|Add3~5_sumout  & 
// (!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout  & !\ImageLocator_inst0|Add3~9_sumout ))) ) )

	.dataa(!\ImageLocator_inst0|Add3~13_sumout ),
	.datab(!\ImageLocator_inst0|Add3~5_sumout ),
	.datac(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout ),
	.datad(!\ImageLocator_inst0|Add3~9_sumout ),
	.datae(gnd),
	.dataf(!\ImageLocator_inst0|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0 .extended_lut = "off";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0 .lut_mask = 64'h2000200000000000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192 .mem_init3 = "E0042FFFFFFF400000000007FC0032FFFFFFFD0000000002FFE0033FFFFFFFF8000000007FF000C1FFFFFFFFE80000007FFE00021FFFFFFFFFC0000007FFE80180FFFFFFFFFFB00047FFFF001C0FFFFFFFFFFFE6DFFFFFF00103FFFFFFFFFFFFFFFFFFFC00585FFFFFFFFFFFFFFFFFFFE00B0BFFFFFFFFFFFFFFFFFFFE01203FFFFFFFFFFFFFFFFFFF000C17FFFFFFFFFFFFFFFFFFF40381FFFFFFFFFFFFFFFFFFFF80D02FFFFFFFFFFFFFFFFFFFF81C00FFFFFFFFFFFFFFFFFFFFC3007FFFFFFFFFFFFFFFFFFFFCE013FFFFFFFFFFFFFFFFFFFFC804FFFFFFFFFFFFFFFFFFFFE2019FFFFFFFFFFFFFFFFFFFFE0077FFFFFFFFFFFFFFFFFFFFE814FFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192 .mem_init2 = "FFFFFFFFFFFF837FFFFFFFFFFFFFFFFFFFFFE08FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FF7FFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192 .mem_init1 = "FFFFFFFFFFFFFFFF7DBBACFFFFFFFFFFFFFFFFFFD0FFFFB0FFFFFFFFFFFFFFFFC8FFFFFF23FFFFFFFFFFFFFFF9FFFFFFE84FFFFFFFFFFFFFFDDFFFFFFD1D3FFFFFFFFFFFFFE7FFFFFFA37AFFFFFFFFFFFFEDFFFFFFF46C21FFFFFFFFFFFD7FFFFFFE8D09DFFFFFFFFFFF8FFFFFFFD0A160BFFFFFFFFFF7FFFFFFFA142831FFFFFFFFFF7FFFFFFF468D1BEFFFFFFFFF9FFFFFFFE8D0A3463FFFFFFFF5FFFFFFFD1A146897FFFFFFFFBFFFFFFFA3428D5BD7FFFFFFE7FFFFFFF468D1A3563FFFFFFCFFFFFFFE8D0A340057FFFFFFDFFFFFFFD1A14746BE3FFFFFFFFFFFFFFA3428B7E7887FFFFFBFFFFFFF468D4C3ACF79FFFFFBFFFFFFE8D1ABF49C811FFFFE7F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192 .mem_init0 = "FFFFFD1A101E7FFF33FFFFE7FFFFFFA342647DFFFFBFFFFCFFFFFFF468A93DE007717FFFCFFFFFFE8D0A6EE0000DA1FFFBFFFFFFD1A273F0202035DFFF9FFFFFFA3458D841FC20E8FFF9FFFFFF46837723DFBC0737FF7FFFFFE8D327EBBE07F23B7FF7FFFFFD1A61682F1A06D13BFF3FFFFFA346A2B7F4339E893FFBFFFFF46907433D2148F45DFFBFFFFE8D2C6C38B25095A4BFF7FFFFD1A450BCD8610F6C21FEFFFFFA1480974CDAF4D1520FFFFFFF429ED6ABAE3E174A22FF7FFFE8D0C5AD8857E092AB0FE7FFFD1A4CE540AB39FC5494FF7FFFA34F1458124AA602515FEFFFF468DEAF458C520C9D50FEFFFE8D076102C163ECB8B507F7FFD1A0D83A1430";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N0
cyclonev_lcell_comb \VGA_R~0 (
// Equation(s):
// \VGA_R~0_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264~portadataout )))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240~portadataout  
// & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264~portadataout )))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216~portadataout  & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264~portadataout )))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192~portadataout  & ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264~portadataout ))))) ) ) 
// )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a264~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a240~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a192~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~0 .extended_lut = "off";
defparam \VGA_R~0 .lut_mask = 64'h04073437C4C7F4F7;
defparam \VGA_R~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N0
cyclonev_lcell_comb \VGA_R~60 (
// Equation(s):
// \VGA_R~60_combout  = ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (((\VGA_R~0_combout ))) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288~portadataout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336~portadataout ))))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312~portadataout  & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]))))) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a312~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a336~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a288~portadataout ),
	.datag(!\VGA_R~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~60 .extended_lut = "on";
defparam \VGA_R~60 .lut_mask = 64'h0F0F110C0F0FDD0C;
defparam \VGA_R~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N21
cyclonev_lcell_comb \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0 (
// Equation(s):
// \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout  = ( \ImageLocator_inst0|Add3~1_sumout  & ( (\ImageLocator_inst0|Add3~13_sumout  & (!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout  & 
// (!\ImageLocator_inst0|Add3~5_sumout  & \ImageLocator_inst0|Add3~9_sumout ))) ) )

	.dataa(!\ImageLocator_inst0|Add3~13_sumout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout ),
	.datac(!\ImageLocator_inst0|Add3~5_sumout ),
	.datad(!\ImageLocator_inst0|Add3~9_sumout ),
	.datae(gnd),
	.dataf(!\ImageLocator_inst0|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0 .extended_lut = "off";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0 .lut_mask = 64'h0000000000400040;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y38_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = "E9098254FFFFFA342CD43CC2EE4C532567E7FF4686A922027B3BA842557E7FE8D0BCADEC6523F264655FFFFD1A2E4E84A97FFFE126507EFFA341CF294C64FFF9D1653FFBF468474C00A69FFFBB8656FF3E8D1ED2148EA1FFFC00B14FF3D1A3379EBAC73FFFFD89A5FFBA34253A89D687FFF7459A5FFF4685156734FEFFFF70E4A3FF68D1AEC10C9D3FFFFD00429FFD1A35EAF4301FFFFAD45F43FFC342A08E8C17FFFF1979957FF8285395E37DFFFFEDAF6C9FFFE51A1D72A67FFFFEC0A1A8FFFEA340684B4FFFFFAC02628FFFF428A2C9077FFFF541CB13FFFD8511A7CBBFFFFE0739554FFFF8A34D3049FFFFF01D98A7FFFFD46453809FFFFA6BA60FBFFFEA";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = "8DA5863CFFFF08564FC5FFFF31A858DEBFFFF0B3740DBFFFFE35D8C1A57FFF331B558FFFFFC69CAC431FFFC80CAC93FFFFFB502A41809FFB5C307F5FFFFFDA34A40237FFF4A92B22FFFFFFD5AA48189FF20CCED8AFFFFFE2F8A4B6B5FE68F54ACBFFFFFE492ADBB73FEC677DDA3FFFFFE75AAD824BFF01156BA3FFFFFF382A93815FD0198F107FFFFFF3FA8A596CF8A1FFA46FFFFFFFA889293972B8B9BD09FFFFFFFE0BD525B65547F1313FFFFFFFDA9455A428581C170FFFFFFFFF974BAC3E5DCD5302FFFFFFFFF0BC284BCAC53C2B1FFFFFFFFFA4A54A4AC1A3D633FFFFFFFFF85E2A55FD5BF048FFFFFFFFFFF5D0599E23C1497FFFFFFFFFFFE783C20144";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = "666BFFFFFFFFFFFA681FC0130F8A7FFFFFFFFFFF37427BFEF0335FFFFFFFFFFFF88B08FFF10C67FFFFFFFFFFFFF2781001073AFFFFFFFFFFFFFEE36000018D5FFFFFFFFFFFFFFA4DC001E1D7FFFFFFFFFFFFFFF63BFFF12FFFFFFFFFFFFFFFFF007FE0B97FFFFFFFFFFFFFFFFDC8010D1FFFFFFFFFFFFFFFFFF580379FFFFFFFFFFFFFFFFFFFCD9037FFFFFFFFFFFFFFFFFFFFD1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF37FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = "FFFFFFFFFFFFFFA3FB3FFFFFFFFFFFFFFFFFFFC0EFB7FFFFFFFFFFFFFFFFFFFAFE7B7FFFFFFFFFFFFFFFFFFF7FF7DFFFFFFFFFFFFFFFFFFFEF1BFD7FFFFFFFFFFFFFFFFFFE6C9E3FFFFFFFFFFFFFFFFFFFD6FCD33FFFFFFFFFFFFFFFFFFCFFC5BFFFFFFFFFFFFFFFFFFFCDFEE73FFFFFFFFFFFFFFFFFFCDFFFF7FFFFFFFFFFFFFFFFFFEFFE7C7FFFFFFFFFFFFFFFBDFE67F7EFFFFFFFFFFFFFFFDB46677F79FFFFFFFFFFFFFFFE7FD6FDFF9FFFFFFFFFFFFFFFBFFF3B95FBFFFFFFFFFFFFFFDFDBBCDFFD7FFFFFFFFFFFDFFFE460F9FFEFFFFFFFFFFFD28F9E07361D3FFFFFFFFFFFEB8879EE79BB49FFFFFFFFFFFC3FE770D7F99F9BFFFFFFFFFFEF8FBF9DFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N33
cyclonev_lcell_comb \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0 (
// Equation(s):
// \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout  = ( \ImageLocator_inst0|Add3~1_sumout  & ( !\ImageLocator_inst0|Add3~9_sumout  & ( (!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout  & 
// (\ImageLocator_inst0|Add3~13_sumout  & !\ImageLocator_inst0|Add3~5_sumout )) ) ) )

	.dataa(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout ),
	.datab(!\ImageLocator_inst0|Add3~13_sumout ),
	.datac(!\ImageLocator_inst0|Add3~5_sumout ),
	.datad(gnd),
	.datae(!\ImageLocator_inst0|Add3~1_sumout ),
	.dataf(!\ImageLocator_inst0|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0 .extended_lut = "off";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0 .lut_mask = 64'h0000202000000000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = "BF3FFFFFFFFFFFD1EB0AC6201F1FFFFFFFFFFFFBE4CF0253237DFFFFFFFFFFFFFB923720BD5FDFC7FFFFFFFF348FED639E3B4FAB3FCFFFFFF1382CC21E0067F3F4E3FFFFFF03981FB749270BBDFE7FFFFFF01F66E4AE5070F7FCBFFFFFFF059F1139FA53E07A30FFFFFFF0980648E2EFD0898133FFFFFF099076B358CCD161B11FFFFFF042DECD198435B21B61FFFFFF906750C9A8737E00F3FFFFFFF0B400B8EBAC81A644C3FFFFFF2FD6B6749A08E7562F7F7FFFF28C1D36F0473F5D651DF7FFFF2AE668BD6CA85061A84FFFFFF079B2ED165321099A25FFFFFF18289C8F6117371FE78FFFFFF0DE88FF0DBAB7B462FEFDFFFF111D365D6372D7D73C7FDFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = "F19FCC892A1B6A69FC07FFFFFF15F0EE79080C046B013FFFFFF1931FD975951E11313FFFFFFF0145FC9B63D028733FFFFFFFF05C556D2FC199C17FFFFFFFFF0AAAF99C8D617614FFFBFFFFF09BD616061B20364FFFBFFFFF0819741E001E2064FFFFFFFFF05384F4E143643F4FFFFFFFFF0B2B9612947DFBF4FFFFFFFFF019FFA7D477665D4FFFFFFFFF06F5767F124127D0FFFFFFFFF0EF4CB8C45D891DCFFFFFFFFF0E84CBCE8E09C8ACFFFFFFFFF0E8348D719356D3EFFFFFFFFF05F4195389B0603F6FFFFFFFF07AEE4A4E2C47067EFFFFFFFF033412B80385C546BFFFFFFFF0390092322DADB5BFFFFFFFFF0CCCC83AF79758BFEFFFFFFFFFF67FB2DEAB";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = "581EDA1FFFFFFFFFA425FC49173370F07FFFFFFFFE1A011D0973825D03FFFFFFFEC498CB04817F987A5FFFFFFFE7777F727955A513F6FFFFFFFE1D98B7C9364DF5F5AFFFFFFFF22ED272F2BD970DFE00FFFFFFB2C4C8E9AB92D23FDFFFFFFFF9A345B820E5C286BBFFFFFFFFF76C2702EF829D76FB0FFFFFFFFDDA92023C88E5FB787FFFFFFFB0DBD5A05699BFFDF32FFFF7FBD9C22030EB78FCE7BBFFFF1FB38CFE5E3330BF986F7FFFF8FB0E95F46EB9A89C3A1FFFFFFFBB0E9F62EA208D41D5BFFFFFFB25A83E2C9F94EDDB5FFFFFFFBBA1F89E84E5E07877FFFFFFFF2561842582931CA395FFFFFFB8939C3FBE129AAF39FFFFFFFB59831CB5C736FBF33F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = "FFFFFFB2E04896CFD8BFC66FFFFFFFFBAF60A5E1E4DE279FFFFFFFFFBE33C08F54EBFCF76FFFFFFFFBD0824A74665037FFFFFFFFFF9C6587B9AD7CEEF9FFFFFFFFF9ACC75895B1C383DFFFFFFFFE7D7BECF160D81BCA7FFFFFFFE3FDF8FD57260A7DBFFFFFFFFF06A7EA16E65586F9FFFFFFFFF04787FCB7ECB9FFFFFFFFFFFF86B15E7E9FC93E0FFFFFFFFFF8D5BDCC2957AFDDFFFFFFFFFF8B7ABC68F88132BFFFFFFFFFF07C84A68B9986DDFFFFFFFFFFCF83645D88DCEE3FFFFFFFFFFE5F4D928A022E87FFFFFFFFFFFDEBFE5FDEE7C0FFFFFFFFFFFFFFD6A9D68EEBFFFFFFFFFFFFF0FDAF06F04DAFFFFFFFFFFFFFFFD2FC0187CDFFFFFFFFFFFFF7D9F2";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N39
cyclonev_lcell_comb \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0 (
// Equation(s):
// \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout  = ( !\ImageLocator_inst0|Add3~1_sumout  & ( (\ImageLocator_inst0|Add3~13_sumout  & (!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout  & 
// (!\ImageLocator_inst0|Add3~5_sumout  & \ImageLocator_inst0|Add3~9_sumout ))) ) )

	.dataa(!\ImageLocator_inst0|Add3~13_sumout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout ),
	.datac(!\ImageLocator_inst0|Add3~5_sumout ),
	.datad(!\ImageLocator_inst0|Add3~9_sumout ),
	.datae(gnd),
	.dataf(!\ImageLocator_inst0|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0 .extended_lut = "off";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0 .lut_mask = 64'h0040004000000000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = "59FBBEFFFFFFFFFFCC7FFFCFF6CEF1667FFFFFFE734D7FFBFC3FF79F81FFFFFFD6760FE79FFBE8FFFF3FFFFFFAC53E3DBBDCFFFFE07CFFFFFFBB67F8D7BD87FBF3FCE3FFFFFBCEFFAFFBD4BDF94077DFFFFFB2E7F17B9EFEEF27FC5DFFFFFF3E788E3BFF1FF27FFAE7FFFFF9CFBD6FCFC2FF51FF96FFFFF7DDF22FDCFFDFFB97FDB3FFFFFDDFA3F0CFE3FFCBBFEBFFFFF7BDFA37AA7ABFFF88FF58FFFF3FCF3FFC9B97FDBE73FAFFFFFB1E7FD7E229FE6D7A2F8DFFFF96EFD17FA03F8505F77D7FFFFDAE7FCFFFFFF35E4D61C6FFFF9EFBFEFFFFFE2AF06E77FBFFFFD13F1FD9FFEFBFD75DC37FFFD69543EF8BFDB3FFFBEFF7FFFE7A087E7B9FEF3E2F3FB5BF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = "FFA7CC5FCA4AFA73CC58F8DDFFFAFFFFFE8FE7EF39F5E1B9DFFC3E3FFFB9FCB9F3913862BFFFCFD5FFDF9FEB9F3F1BC0FFAFF9C969FC77E61DF3B99FFF8BFF78783FD77CADBF7EF5FE443FEB3DFEF8F7FF7BF7F77D587FFF679FFB9F3B1FD73F5FFFFFFFF73BFEBAF390FCBBFF33FFFFFDD3BF09977F91E99FE7FFFFFFFFF3E2DF73FFDF4FF5FFFFFFFDDF7CF7EF3F8DF9CB5EFFFFFFED73F89DB3F7FFD373DFFFFFFFDF3D8BF39FE3FF5AF5FFFFFFCF77D9BE19FEFFFFFC3FFFFFFFE73C71F5CE7FFFFFCFFFFFFFDCF1FA7F88B3FF0BF3FFFFFFFE5F9F299F1F3FC76F7FFFFFFFFE39FE76FBEFF0663DFFFFFFFFFB8FF79FFFFEABC5DFFFFFFFF765F07FFFFB";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = "CF3FAFFFFFFFFFD8E86FF4BF5F73FD6FFFFFFFFDEA53FDA87BEE7E26FFFFFFFFAF4F7FCC2BFFE7DC6FFFFFFFE5FFFFF83F3F2EF8F33FFFFFFCFFFFBF53FEFFE733BBFFFFFFAF0BF1EF3FA73EF23FBFFFFFF38AA71B73F3F3E7227FFFFFFE73F4BB9EFC03BE736BBFFFFFC629C9FAE78B70E7DE3FFFFFFECB3FCF1E756B8E7F0E7FFFFFBF73FD77EF62BFE7F4FFFFFFF9CE7E273EFA33E73FBC7FFFFFD9E7C035E732BD37F2DFFFFFF30EFBFBBEFFE3E418DDFFFFFF39E73338EFFC3F5BFBDFFFFFF73EF227A63E27FE15F7FFFFFFF7EF62FDF7FB7AF4BCFFFFFFF79E7563F33F5CCBFF6FFFFFFFF6EFE8BE89E1FFDFE3FFFFFFFB8E7F8B7636FFF8B57FFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = "BCE7F7EBFEC71FFD3FFFFFFFFBE73FB70F2DEBFFFFFFFFFFFFDCB5F2CFBFF9FFFFFFFFFFFFFF621959FEFC3FFFFFFFFFFFFFFF4F9BDFE0B3FFFFFFFFFFFFFF3E13F7FF41FFFFFFFFFFFFFFFAF4BD7FFFFFFFFFFFFFFFFFFFEFFFEFFFFFFFFFFFFFFFFFFFFF1FCDFFFFFFFFFFFFFFFFFFFFFEB2FFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED7FFFFFFFFFFFFFFFFFFFFF3F71FFFFFFFFFFFFFFFFFFF00DFDF00FF7FFFFFFFFFFFFFFF96AA1FF01FFFFFFFFFFFFFA3DDB46C5F9DFFFFFFFFFFFFFF7C0938CD645FFFFFFFFFFFFFD7C6C01162087FFFFFFFFFFFFF697D31AF09D3FFFFFFFFFFFFEC1BB935EA5";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N18
cyclonev_lcell_comb \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w[3] (
// Equation(s):
// \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w [3] = ( !\ImageLocator_inst0|Add3~5_sumout  & ( (\ImageLocator_inst0|Add3~13_sumout  & (!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout  & 
// (!\ImageLocator_inst0|Add3~1_sumout  & !\ImageLocator_inst0|Add3~9_sumout ))) ) )

	.dataa(!\ImageLocator_inst0|Add3~13_sumout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~combout ),
	.datac(!\ImageLocator_inst0|Add3~1_sumout ),
	.datad(!\ImageLocator_inst0|Add3~9_sumout ),
	.datae(gnd),
	.dataf(!\ImageLocator_inst0|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w[3] .extended_lut = "off";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w[3] .lut_mask = 64'h4000400000000000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = "868D397FFFFFFFFFFFFFB43BBC702DE3FFFFFFFFFFFFFFCFEC3343FFFFFFFFFFFFFFFFFE67F47AFFFFFFFFFFFFFFFFFFF695B1FFC7FFFFFFFFFFFFFFFFF7BFFFEFFFFFFFFFFFFFFFFFFB66FF3DBFFFFFFFFFFFFFFFFFCB93F9FDFFFFFFFFFFFFFFFFFFB7BFFE6FFFFFFFFFFFFFFFFFFF9ECF4BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0BFFFFFFFFFFFFFFFFFFFFFE8967FFFFFFFFFFFFFFFFFFFFB8033FFFFFFFFFFFF7FFFFFFC80006FFFFFFFFFFFFFFFFFFF800001FFFFFFFFFFFC7FFFFFF0000002FFFFFFFFFFBFFFFFFF80000007FFFFFFFFFF9FFFFFD0000000FFFFFFFFFE7DFFFFFA00000003FFFFFFFFF7FFFFFF600000007FFFFFFFFCF9FFFFFC00000A07FFFFFFFFBFFFFFFE000001D01FFFFFFFFFF9FFFFE000001C00FFFFFFFF1FFFFFFE00000024B7F51FFFF7FDFFFFE000001137B9166FFFBF1FFFFE0000072ACD81F00FF3F3FFFF8000007BB6F1A09A3FDE7FFFFC000007A6DBFFF71AF9F7FFFFE000005";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = "A1D7FFFFAD7BCFFFFF800000760C7FFFFF0AD5FFFFFE000003300FFFFFFFA3FFFFFF80000010803FFFFFFA9FFFFFFA0000008C0BFFFFFFC37FFFFFE0000014C0FFFFFFE8B7FFFFFA0000006207FFFFE798FFFFFFF000000040BFFFFDC1AFFFFFFD000000001FFFFE91FE3FFFFFE000000001FFFF89BFA4FFFFFF8000000017FFE11FFA2FFFFFE000000002FFFFEFFF61BFFFFF000000004FFF91FFF801FFFFFE00000003FFFBBFFF401FFFFFA00000001FFC4FFFF801FFFFFC00000017FF95FFFF801FFFFFC0000001FFFF3FFFF002FFFFFE80000003FE67FFFFE03FFFFFFF000000D7E1FFFFF801FFFFFFDC000091FDFFFFFFF03FFFFFFF28000206BBFFFFFE";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = "01FFFFFFFE800000017FFFFFE00FFFFFFFF1F41004EFFFFFFFC3FFFFFFFF800200EBFFFFFFFE0FFFFFFFF8000002EFFFFFFF90FFFFFFFA240001797FFFFFFC3FFFFFFFE000000F57FFFFFFF3FFFFFFFE000002603FFFFFFF9FFFFFFF40000E0807FFFFFFFDFFFFFFEC000013B01FFFFFFFFFFFFFFF8000192807FFFFFFFFFFFFFFF0000000403FFFFFFFFFFFFFFE0000090005FFFFFFFFFFFFFFE8000008005FFFFFFFFFFFFFFC0000044000FFFFFFFFFFFFFFF00000A7202FFFFFFFFFFFFFFC0000018D02FFFFFFFFFFFFFFF0000030001FFFFFFFFFFFFFFE0000018706FFFFFFFFFFFFFFF0000009805FFFFFFFFFFFFFFE0000000007FFFFFFFFFFFFFFE800";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N30
cyclonev_lcell_comb \VGA_R~1 (
// Equation(s):
// \VGA_R~1_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168~portadataout  ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144~portadataout  ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120~portadataout  ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96~portadataout  ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~1 .extended_lut = "off";
defparam \VGA_R~1 .lut_mask = 64'h00FF33330F0F5555;
defparam \VGA_R~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N3
cyclonev_lcell_comb \VGA_R~3 (
// Equation(s):
// \VGA_R~3_combout  = ( \VGA_R~60_combout  & ( \VGA_R~1_combout  & ( ((\VGA_R~2_combout ) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3])) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( 
// !\VGA_R~60_combout  & ( \VGA_R~1_combout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\VGA_R~2_combout ) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) ) # ( \VGA_R~60_combout  & 
// ( !\VGA_R~1_combout  & ( ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & \VGA_R~2_combout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( !\VGA_R~60_combout  & ( !\VGA_R~1_combout  
// & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & \VGA_R~2_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\VGA_R~2_combout ),
	.datae(!\VGA_R~60_combout ),
	.dataf(!\VGA_R~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~3 .extended_lut = "off";
defparam \VGA_R~3 .lut_mask = 64'h00C00FCF30F03FFF;
defparam \VGA_R~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N27
cyclonev_lcell_comb \HVSync_Generator_inst0|vga_HS~2 (
// Equation(s):
// \HVSync_Generator_inst0|vga_HS~2_combout  = ( \HVSync_Generator_inst0|CounterX [9] & ( \HVSync_Generator_inst0|CounterX [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HVSync_Generator_inst0|CounterX [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HVSync_Generator_inst0|CounterX [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HVSync_Generator_inst0|vga_HS~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|vga_HS~2 .extended_lut = "off";
defparam \HVSync_Generator_inst0|vga_HS~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \HVSync_Generator_inst0|vga_HS~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N30
cyclonev_lcell_comb \HVSync_Generator_inst0|LessThan5~0 (
// Equation(s):
// \HVSync_Generator_inst0|LessThan5~0_combout  = ( !\HVSync_Generator_inst0|CounterY [7] & ( \HVSync_Generator_inst0|CounterY [4] & ( (!\HVSync_Generator_inst0|CounterY [8] & ((!\HVSync_Generator_inst0|CounterY [6]) # ((!\HVSync_Generator_inst0|CounterY [3] 
// & !\HVSync_Generator_inst0|CounterY [5])))) ) ) ) # ( !\HVSync_Generator_inst0|CounterY [7] & ( !\HVSync_Generator_inst0|CounterY [4] & ( (!\HVSync_Generator_inst0|CounterY [8] & ((!\HVSync_Generator_inst0|CounterY [6]) # 
// (!\HVSync_Generator_inst0|CounterY [5]))) ) ) )

	.dataa(!\HVSync_Generator_inst0|CounterY [3]),
	.datab(!\HVSync_Generator_inst0|CounterY [6]),
	.datac(!\HVSync_Generator_inst0|CounterY [5]),
	.datad(!\HVSync_Generator_inst0|CounterY [8]),
	.datae(!\HVSync_Generator_inst0|CounterY [7]),
	.dataf(!\HVSync_Generator_inst0|CounterY [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HVSync_Generator_inst0|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|LessThan5~0 .extended_lut = "off";
defparam \HVSync_Generator_inst0|LessThan5~0 .lut_mask = 64'hFC000000EC000000;
defparam \HVSync_Generator_inst0|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N12
cyclonev_lcell_comb \HVSync_Generator_inst0|inDisplayArea~0 (
// Equation(s):
// \HVSync_Generator_inst0|inDisplayArea~0_combout  = ( \ImageLocator_inst0|LessThan1~0_combout  & ( \HVSync_Generator_inst0|LessThan5~0_combout  & ( (!\HVSync_Generator_inst0|CounterX [7]) # (!\HVSync_Generator_inst0|vga_HS~2_combout ) ) ) ) # ( 
// !\ImageLocator_inst0|LessThan1~0_combout  & ( \HVSync_Generator_inst0|LessThan5~0_combout  & ( !\HVSync_Generator_inst0|vga_HS~2_combout  ) ) ) # ( \ImageLocator_inst0|LessThan1~0_combout  & ( !\HVSync_Generator_inst0|LessThan5~0_combout  & ( 
// (!\HVSync_Generator_inst0|CounterY [9] & ((!\HVSync_Generator_inst0|CounterX [7]) # (!\HVSync_Generator_inst0|vga_HS~2_combout ))) ) ) ) # ( !\ImageLocator_inst0|LessThan1~0_combout  & ( !\HVSync_Generator_inst0|LessThan5~0_combout  & ( 
// (!\HVSync_Generator_inst0|vga_HS~2_combout  & !\HVSync_Generator_inst0|CounterY [9]) ) ) )

	.dataa(!\HVSync_Generator_inst0|CounterX [7]),
	.datab(!\HVSync_Generator_inst0|vga_HS~2_combout ),
	.datac(!\HVSync_Generator_inst0|CounterY [9]),
	.datad(gnd),
	.datae(!\ImageLocator_inst0|LessThan1~0_combout ),
	.dataf(!\HVSync_Generator_inst0|LessThan5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HVSync_Generator_inst0|inDisplayArea~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|inDisplayArea~0 .extended_lut = "off";
defparam \HVSync_Generator_inst0|inDisplayArea~0 .lut_mask = 64'hC0C0E0E0CCCCEEEE;
defparam \HVSync_Generator_inst0|inDisplayArea~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y18_N14
dffeas \HVSync_Generator_inst0|inDisplayArea (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HVSync_Generator_inst0|inDisplayArea~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HVSync_Generator_inst0|inDisplayArea~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HVSync_Generator_inst0|inDisplayArea .is_wysiwyg = "true";
defparam \HVSync_Generator_inst0|inDisplayArea .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N36
cyclonev_lcell_comb \VGA_G[6]~0 (
// Equation(s):
// \VGA_G[6]~0_combout  = ( !\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout  & ( \HVSync_Generator_inst0|inDisplayArea~q  & ( (!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout  & (!\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout  & 
// (!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout  & !\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ))) ) ) ) # ( \ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout  & ( !\HVSync_Generator_inst0|inDisplayArea~q  ) ) # ( 
// !\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout  & ( !\HVSync_Generator_inst0|inDisplayArea~q  ) )

	.dataa(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~0_combout ),
	.datab(!\ImageLocator_inst0|Encoder16x4_inst0|Equal9~0_combout ),
	.datac(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~1_combout ),
	.datad(!\ImageLocator_inst0|Encoder16x4_inst0|WideNor0~2_combout ),
	.datae(!\ImageLocator_inst0|Encoder16x4_inst0|WideOr5~0_combout ),
	.dataf(!\HVSync_Generator_inst0|inDisplayArea~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G[6]~0 .extended_lut = "off";
defparam \VGA_G[6]~0 .lut_mask = 64'hFFFFFFFF80000000;
defparam \VGA_G[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y20_N4
dffeas \VGA_R[0]~reg0 (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_R~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_G[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[0]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "FA6427A3FFFFFFFA6BFFFF9FFF1B9CAE5FFFFFFFE33FFFE9FFE393A1B87FFFFFFF2EFFF93FFD41FFC1E7FFFFFFFC5FFFD3FFABFFFF2B5FFFFFFFF27FFABFFBF7FFFAF9FFFFFFFF97FFABFF7E569FE3CFFFFFFFFEFFFEFFF6823A5F863FFFFFFFCCFF77FE2C000DFD37FFFFFFFE4FF77FEC000011F71FFFFFFFEBFF87FE5800001E8BFFFFFFFF3FFD7FD5800002E58FFFFFFFF27F07FD6800001AFAFFFFFFFF446C7FC4000000386FFFFFFFF57EC7FC4000000386FFFFFFFF57E07FD68000000BAFFFFFFFF446D7FD5800000158FFFFFFFF27F87FE580000000BFFFFFFFF3FF77FEC0000000F1FFFFFFFEBFF77FE2C00000137FFFFFFFE4FFEFFF6800000263FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "FFFFFCCFFABFF7E00000BCFFFFFFFFEFFFABFFBF0000379FFFFFFFF97FFD3FFAB8000EB5FFFFFFFF27FF93FFD420061E7FFFFFFFC5FFFE9FFE38FF3B87FFFFFFF2EFFFF9FFF1BE6AE5FFFFFFFE33FFFCAFFFA6427A3FFFFFFFA6BFFFF4FFFD1FFC8FFFFFFFE1EFFFFF6FFFF680B3FFFFFFF2FFFFFFFABFFFCE71FFFFFFFC1EFFFFFFD7FFFFC3FFFFFFFE06FFFFFFFF9FFFFFFFFFFFFFA3B7FFFFFFC9FFFFFFFFFFFFC6D9FFFFFFFECFFFFFFFFFFFF17D7FFFFFFFF63FFFFFFFFFFC9B3FFFFFFFFF13FFFFFFFFFF276FFFFFFFFFF997FFFFFFFFC987FFFFFFFFFFD67FFFFFFFF46BFFFFFFFFFFFEF2FFFFFFFB9B7FFFFFFFFFFFFE8BFFFFFCC7FFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "C607FFFC133FFFFFFFFFFFFFFFB8C3F071D9FFFFFFFFFFFFFFFBB10EF8E7FFFFFFFFFFFFFFFFF27001F4BFFFFFFFFFFFFFFFFFC7FF903FFFFFFFFFFFFFFFFFFFD2477FFFFFFFFFFFFFFFFFFFFFEAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE26D3FFFFFFFFFFFFFFFFFFFA00000FFFFFFFFFFFFFFFFFFC80000007FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFA0015FD000FFFFFFFFFFFFFFE002CC022803FFFFFFFFFFFFFC03D7FFFE301FFFFFFFFFFFFF009FFFFFFDA03FFFFFFFFFFFE01FFFFFFFFF03FFFFFFFFFFF00EFFFFFFFFE00FFFFFFFFFFC067FFFFCFF7F207FFFFFFFFF005FFFF20000BF07FFFFFFFFF037FFFA000000701FFFFFFFFC02FFFD0000000241FFFFFFFF81BFFF800000000C0FFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "0000003FFFFFFFFFFFFFFE8000000005FFFFFFFFFFFFFFF000000000BFFFFFFFFFFFFFFF800000000FFFFFFFFFFFFFFFFA00000001FFFFFFFFFFFFFFFF9000000007FFFFFFFFFFFFFFFD00000001FFFFFFFFFFFFFFFFE80000006FFFFFFFFFFFFFFFFF40000009FFFFFFFFFFFFFFFFFE0000013FFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFCC00008FFFFFFFFFFFFFFFFFFFF00023FFFFFFFFFFFFFFFFFFFCF0387FFFFFFFFFFFFFFFFFFFF5B7BFFFFFFFFFFFFFFFFFFFFFED3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECBFE9FB67FFFFFFFFFFFFFFFFCFFEFF897FFFFFFFFFFFFFFFEB3FF767F7FFFFFFFFF8FFFE507E18FBFD7FFFFFFFF75FFD78FB94C7ABFFFFFFFFFF7F7FC6427024437EFFFFFFFFF3EF3F8A908E3079AFFFFFFFFF1FBB3ACACF58ED6DFFFFFFFFF3FC352C54594A12FFFFFFFFFFFF3F2381012DBAEBFFFFFFFFFFF7C9354482A57EBFFFFFFFFFE7FE6EB9C57AC57FFFFFFFFFFC7F36F8536708FFFFFFFFFFFFF7";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "CCCE20288B2FDEFFFFFFFFFF3EB6D26EFB5DC9EFFFFFFFFFFF0090C11C236ABEFFFFFFFFFEB4EBFD55FDDE6FCFFFFFFFFFC7EC9FC7326FF5FCFFFFFFFFFBEEB7E54297F77CD7FFFFFFFFBD3AE4BBF499B76CFFFFFFFFF020EC5B725D57B9FFFFFFFFFF06F1154F15FFFFFFFFFFFFFFFED65670610BBFFFFFFFFFFFFF93ACE9DE073FFFFFFFFFFFFFF2A524F7B92E7FFFFFFFFFFFFF8C7C39436FEFFFFFFFFFFFFFF9DBC642137B8FFFFFFFFFFFFFB59ECC047FF37FFFFFFFFFFFF3A9A6C645FF0FFFFFFFFFFFFF6FCA76765DF7FFFFFFFFFFFFFFC144AE95B3FFFFFFFFFFFFFF9F7D70BC3BFFFFFFFFFFFFFFF3606B68C3DFFFFFFFFFFFFFFF40CBCDA2BFF7FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "FFFFFFFFFFE6AFB4B98F7EDFFFFFFFFFFFFE1C672BD427CCFFFFFFFFFFFFF68016EB10FE1FFFFFFFFFFFFF073ED15D7FFFFFFFFFFFFFFFFD48E5A517FFFFFFFFFFFFFFFFF1B330EEFFFFFFFFFFFFFFFFF8096FBBCFFFFFFFFFFFFFFFFF8C8AF22EFFFFFFFFFFFFFFFFFBEB8EF1CFFFFFFFFFFFFFFFFFC6AC0F73FFFFFFFFFFFFFFFFFCE074923FFFFFFFFFFFFFFFFFD48AE84BFFFFFFFFFFFFFFFFFAEB8AFD7FFFFFFFFFFFFFFFFFA7EF8C47FFFFFFFFFFFFFFFFF22FFC931FFFFFFFFFFFFFFFFF91C8F7B1FFFFFFFFFFFFFFFFFD1F696D1FFFFFFFFFFFFFFFFF80CF9777FFFFFFFFFFFFFFFFF969E3E8BFFFFFFFFFFFFFFFFE4032887BFFFFFFFFFFFFFFFFEA";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "E00FFFE000000000207FFFFFFC01FFF8000000000183FFFFFF80FFFA00000000000C1FFFFFF07FFF80000000000061FFFFFF01FFC00000000000061FFFFFC0BFF000000000000030FFFFF81FFF0000000000000007FFFF03FF8000000000000018FFFFF0DFF800000000000000C7FFFE0FFF00000000000000087FFFE0FF8000000000000000C1FFFE3FF000000000000000061FFFC1FE000000000000000001FFF87FE000000000000000001FFFC1F8000000000000000011FFF85F8000000000000140001FFF83F8000000000000080000FFF03E0000000000000410000FFF0FE0000000000000800018FFF8BE00000000000010100007FF0BC00000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "010400187FF8BC00000000000020000047F183800000000000020000007F107000000000000061800007E0038000000000000200000C78103000000000000041000006078700000000000000100004607870000000000000860000C01F860000000000000820003801F80000000000000043806680FFC30000000000000433F1801FFE08000000000000405F0007FFE10000000000000C0000007FFC0000000000000040000003FF81000000000000044002001FF86000000000000086D04300FF840000000000000C62056C0FF80000000000000041006F207F08000000000014041104FC83F0800000000003E0201177FE1F000000000000DE061A06FF81F8";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "C0000000000FB02140F3FC0F8C0000000000F902000F7FF87040000000000DB01000FEFF078C00000000009F01022FFFFC70000000000005C00C21FF7F430400000000001E00462FEFF838C00000000001D000A3FE3F038600000000005F80122FF3F21C600000000003F000017F5FC38000000000002FC00207FDFA1C000000000000F400107FAFE1E000000000001FE00003FEFA1E1000000000007D00081FC7C3E0800000000003F800C2FEFC7F0A00000000003F800C07EB07F0400000000003FE0060BF387F8000000000000F800004F307FC1400000000003D00101BBC3FF0200000000001860020E887FF80000000000023FC0400987FF81000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "005F80C00487FFC0600000000005F8106008FFFF0500000000003F0007800FFFF80C00000000016840FE00FFFFC0B000000000160A0FE81FFFFF02C0000000006001FFD1FFFFF0020000000000103FFFFFFFFFE000000000000807FFFFFFFFFE00D00000000140FFFFFFFFFFFE0200000000503FFFFFFFFFFFF00C0000002E03FFFFFFFFFFFFC00680001A81FFFFFFFFFFFFFE000BBFD1C03FFFFFFFFFFFFFFA003109400FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFC8000001FFFFFFFFFFFFFFFFFFA00000FFFFFFFFFFFFFFFFFFFFD4643FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y24_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "B55E657FFFFFFFFFFFFFFFFF24407C4FFFFFFFFFFFFFFFFFF573797ABFFFFFFFFFFFFFFFFF7F80B549FFFFFFFFFFFFFFFFF88495C08FFFFFFFFFFFFFFFFE9A501D817FFFFFFFFFFFFFFFEA0554EB17FFFFFFFFFFFFFFFFA279D9137FFFFFFFFFFFFFFFFEBC0B9FB7FFFFFFFFFFFFFFFF6847BB90FFFFFFFFFFFFFFFFFBBDBB98AFFFFFFFFFFFFFFFFF80CD2698FFFFFFFFFFFFFFFFFFFC38297FFFFFFFFFFFFFFFFF6FA034897FFEFFFFFFFFFFFFFA205C724BFFF7FFFFFFFFFFFF2FC6142A7BFF7FFFFFFFFFFFFEE436C5B37FCFFFFFFFFFFFFF608C58B6B73FFFFFFFFFFFFFF7AF13E6659BFFFFFFFFFFFFFF97BBE999D8FFFFFFFFFFFFFFE645BFCE1F4FBF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "FFFFFFFFFFFEE336DB57DBEBFFFFFFFFFFFFFAC3FC1D8139FFFFFFFFFFFFFFD34139A25BFFFFFFFFFFFFFFF8B4C664F77F9FFFFFFFFFFFFF8D433DC607F4FFFFFFFFFFFFF7BD74CA2DBCCFFFFFFFFFFFFEFF8F823B95DCFFFFFFFFFFFFF7B6D175AE39D7FFFFFFFFFFFF6FF9B1DAEBDEFFFFFFFFFFFFFBFF640AF3DCFFFFFFFFFFFFFF9E78A6F8F5CFFFFFFFFFFFFFFE73A64332938FFFFFFFFFFFFFF61C1323587CFFFFFFFFFFFFFCF56ECB97B7FFFFFFFFFFFFFFFFBFFE400D3FFFFFFFFFFFFFFFFB26519ADFEFFFFFFFFFFFFF7C4898C401BB7FFFFFFFFFFFF37BF1984749C7FFFFFFFFFFFF07FFBD5EB49E7FFFFFFFFFFFF8EFF706F4A7FFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "CF5FBF335F3FFFFFFFFFFFFFFFF8FFBC3C3BFFFFFFFFFFFFFFFF8FF227B97FFFFFFFFFFFFFF3EDFEE498EFFFFFFFFFFFFFFF3BDFF8EF0FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "FFFFFFFFFFFFFFFEAFFFFFFFFFFFFFFFFFFFFFFD2477FFFFFFFFFFFFFFFFFFFC7FF903FFFFFFFFFFFFFFFFFF27001F4BFFFFFFFFFFFFFFFFBB10EF8E7FFFFFFFFFFFFFFFFB8C3F071D9FFFFFFFFFFFFFFC607FFFC133FFFFFFFFFFFFFFE8BFFFFFCC7FFFFFFFFFFFFFEF2FFFFFFFB9B7FFFFFFFFFFFD67FFFFFFFF46BFFFFFFFFFFF997FFFFFFFFC987FFFFFFFFFF13FFFFFFFFFF276FFFFFFFFFF63FFFFFFFFFFC9B3FFFFFFFFECFFFFFFFFFFFF07D7FFFFFFFC9FFFFFFFFFFFFC2D9FFFFFFFF9FFFFFFFFFFFFFABB7FFFFFFD7FFFFC3FFFFFFFE06FFFFFFFABFFFCE71FFFFFFFC1EFFFFFF6FFFF680B3FFFFFFF2FFFFFFF4FFFD1FFC8FFFFFFFE1EFFFFCAFF";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N6
cyclonev_lcell_comb \VGA_R~6 (
// Equation(s):
// \VGA_R~6_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73~portadataout )))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1~portadataout  & 
// ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25~portadataout  & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73~portadataout )))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73~portadataout )))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73~portadataout ))))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~6 .extended_lut = "off";
defparam \VGA_R~6 .lut_mask = 64'h0407C4C73437F4F7;
defparam \VGA_R~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_bit_number = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289 .mem_init3 = "FFFD9F4933397FC5C9F927FFFFFFF3E926CE360CFE73921FFFFFFF7D24999E3F8FB22DA2FFFFFE4FB493630FFE7322DB0FFFFFE4F6924CCF4179993CB5FFFFFCDE5A499987E3CC90CB5FFFFF93EB693662FF0E4D9695FFFFFF3D2D24CC682C664869DFFFFFB7B4B49B1C7C73249E95FFFFF0F2D6DB661FF19368E8DFFFFEEF4A5B6CCEDB99B6D28BFFFFE1ED696DB30F1CC92D2B7FFFFF9EA5A5B667F86492D293FFFFE3A294B6C9DE726DAD29FFFFFDB65A52DB38E332DA528FFFFFD72D6B4B643F9925AD70FFFFF37B65296D9DDC9A5AD79FFFFFE72294A5B318EDA5AD17FFFFF0E8CA56964FC64B5ADDFFFFFE6E956B5AD9BB24B5A8CFFFFFF5DAA5A94B23";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289 .mem_init2 = "3B4A52E3FFFFFF1D6ED4A52479B4A56FFFFFFFFD955F56B49EC94A54FFFFFFFC9AD5A95A920494AD6FFFFFFFD32B56AD4A4F695A97FFFFFFFE34A95AB56936B52A5FFFFFFFDB52A54AD5A16A56AFFFFFFFFBAD4A956A54D4AD5AFFFFFFFFF2956A54AB5D5AB567FFFFFFFB6AD4A952A5A54AD5FFFFFFFFD5A952A54A46B52A6FFFFFFFFA52A54AD4A4DAD4ABFFFFFFFFE54A95A95B736A57BFFFFFFFFA559B52B5B06D2753FFFFFFFFA350E56B498CB5EEFFFFFFFFFE257756B48F92D7B7FFFFFFFFB2D43D6B6C064AF7FFFFFFFFF9295E169661896F6FFFFFFFFFD2B5936931E325A9FFFFFFFFFDAB52569B08E497FFFFFFFFFFD2A52F6D9DD992DBFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289 .mem_init1 = "FF8AD2924CFD324A7FFFFFFFFFECA52D2661864967FFFFFFFFFF7AD2DB673B99A4FFFFFFFFFFFDAD2DB30FC724FFFFFFFFFFFF8AC2499871CCD7FFFFFFFFFFFCA564D8EFB19B3FFFFFFFFFFFDA5B68E7FE327FFFFFFFFFFFFEE4B1470E0CCFFFFFFFFFFFFFE1493219F7193FFFFFFFFFFFFF169B007F8665FFFFFFFFFFFFFAAD82F3E3CD7FFFFFFFFFFFFFFC4D784361AFFFFFFFFFFFFFFF1E442FF4E5FFFFFFFFFFFFFFFDC6317C1C7FFFFFFFFFFFFFFFF830C86F5FFFFFFFFFFFFFFFFFDBCBFF17FFFFFFFFFFFFFFFFFFAF1FC4FFFFFFFFFFFFFFFFFFFFCB019FFFFFFFFFFFFFFFFFFFFCA9A7FFFFFFFFFFFFFFFFFFFFFD0FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF35AABDF57DBFFFFFFFFFFFFFF8B1C010AB00FFFFFFFFFFFFFFA1841049324FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFEFFFEFFFF";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337 .port_a_first_bit_number = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EF76EF777FDDECDFEEFFBBDDBFECDFECDDBBFD9BDDBBF77F37BD9BDDBBB37FB3FBB776EFE6F7B37BBB76EFF67F77EEDDFCDEF66F76EEDDFEDFEEDDFBBD9BFECDEEDDD9BFDBFDDBBB77B37FD9BFDDBB77FB7FBB776EF66FFB37FBB76EEFFEF77EEDDFEDFE66F777FDFF85FEEFFFBBFDBFDCDEEDDD9EA913BDBBF77B37FB9BDDFBBFD8F7A3F776EF76FF737BBF7743DD99C9EEDDECDFEE6F77";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337 .mem_init1 = "FFFD9D7CC5F7FBBDDBFDDDFEEDFD887F99BEBF77FB7FBBBDDDBCE2D033334AEEF76FF777FBB78F1BA66666EFDFEDFEEDF777F8D3FCCCCC8D3BFDBFDDFEEDDD46699999993EFBB7FBB7FDDBAECE33333327FFF6FF76F7B7701916666664CFFEDFECDDF76E8326CCCCCC89A5DBFDDBBECDF464D9999133357B77FB76DBB8CCEB333326660EEEDE6EFBB71199666664CCC99DE0EDD97FFB338CCCCC9ED9877C9BFF7EFF4669999993DF304F8D7FFE9BF2CD3333337C7E04F287EDDF74999666666793896400BDDB6EA733CCCCCC8F67965037B37DDF2629999133C871E283F6EFBB9CCF3333266311CFE12EEDEF7B99866664CCFB157220DBBFEDE336CCCC999B66";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337 .mem_init0 = "17145BB77FB166F99991333CC83D0F6EEFB7ECC73333266789A5A01DDFEEF598266664CCCF33F92DBBBDDEB320CCCC9999E622B0B77FBBAC675999B33337451997EEF6730CD733266666298B317DDECEE998E664CCCCCAD1D90BBBD9DCF324CC99999996243BF77B3BFA651991333333046DA2EF667ECCCB332666667D8FA05FFCDFDD98E664CCCCCD815537FBDBFC7314CC9999999C2390FD2F7FFA641991333333F0C06E316F7F8CFA266666666F56615963EF759BE4CCCCCCCCDC8A2F433DEE730C999999999BE8B4022FFDE26691333333333CBF7FA3F7B40CEA2666666665B96FF9FBE6659BE4CCCCCCCCA83BFF883DCF731C999999999C4007F8D7B9FA";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313 .port_a_first_bit_number = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313 .mem_init3 = "671133333333D11311AF777F488E666666666B2782880ED7E5114CCCCCCCCDC45E218FDBFFE20199999999B0885D473BBBCA44333333333711C517FF777D888E66666666EA2D31FEEEFF69114CCCCCCCCA54D11BDDBBECA23D999999995A92993BBF6DA045B33333333791898F77EFBBE99E6666666EE21DB83EFFFF7B320CCCCCC89A47FE05DDBBEE426999999913C8C3988BB76DF64CF33333327911740FF6EDBF999E6666664BA687322EFFB6F2336CCCCCC9B85C6003BBB7DD32619999991DE786B86776EBB9CCF3333332C6E97E806ECDF7F9986666665FDC84161BDBB6F8732CCCC99BA61877103B77DDCE651999133F9300BAC566FBB72CD7333266E6";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313 .mem_init2 = "60276F6DDEFEF49866664CC0CC9CEF7BBBFFDF3338CCC99999999DDDF77FFBBDE6799913333345337EEFFB77CCCE333266666216EECDFEEEF5798E664CCCCC99EDDBBFDDDEE832C99999999BFBBB77FBBBDB8A62133333337F7766FF677B3EECA66666666FF6EDDFEDEFF6E411ECCCCCCCFEDDBBFDBDFEDE8E2A99999995DFF77FB7BD9BF8F45733333E7776EFF6E7BB7F4EC91666649FEEDDFEDDF66FF7D895ACCCADFDDBBFDBFEEDFEFD59DA995A7FFF77FB77FDBFDDF2BCF99D3BB76EFF66FBB7FBB7C50F7A0676EDDFEDDE76FF76EFDBA103EEDDBBFD9BDEDFEEFFBDFB0FDDDFF77FB7FBDBFDDBB77FBF7BB776EFF6FF7B7FBB76EFF66FF76EDDFECDEE6F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313 .mem_init1 = "F66EEDDECDFEDDD9BFD9BDDDFEEDDDBBD9BDDDBB77FB37BBBFDDBB777B37BB376EFF67F777FB3776EF66F76EECDFECFEEDFF76ECDFECDFEEDDBBFD9FDDFEEFFBBBDDBBDDFF777BB77BBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFD908FFFFFFFFFFFFFFFFFFFFF4FFD1FFFFFFFFFFFFFFFFFFF833FBC3FFFFFFFFFFFFFFFFFFFA000B7FFFFFFFFFFFFFFFFFC51FFE0CFFFFFFFFFFFFFFFFE50FFFFC2BFFFFFFFFFFFFFFFF43FFFFF1BFFFFFFFFFFFFFFFDCFFFFFFC4FFFFFFFFFFFFFFE23FFFFFFE37FFFFFFFFFFFFFAE8F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313 .mem_init0 = "FFFFFF9FFFFFFFFFFFFFFD1A7FC1FFF9FFFFFFFFFFFFFE32D703E0FFD9FFFFFFFFFFFFFEF04F00F1FE6FFFFFFFFFFFFD9FEF4002E7E4FFFFFFFFFFFF63F3C639833F27FFFFFFFFFFF47CC2F03D0DF97FFFFFFFFFFF9F39E800B86F93FFFFFFFFFF91CE304231F37DBFFFFFFFFFFF398E5E07A71BCFFFFFFFFFFCC7630F80379CDE5FFFFFFFFFB8C8CF8C0E9C66EDFFFFFFFFE3BB3183C1E96336DFFFFFFFFC476663D0057F3364FFFFFFFF90ED8C608185B99B5FFFFFFFFF393318BDBD29CCB3FFFFFFFCCF26461B34B82ECD2FFFFFFFB9E499CF1D20C466D0FFFFFFF63C933387D8467F655FFFFFFFC7966CE7A07B1D7366FFFFFFDCF24999C3F8B9D3B66FFF";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB1FFFFFFFFFFFFFFFFFFFFFFEF0C27FFFFFFFFFFFFFFFFFFD8C01DBFFFFFFFFFFFFFFFFFEE80000B3FFFFFFFFFFFFFFFFCC0000015FFFFFFFFFFFFFFFED000000013FFFFFFFFFFFFFF94000000013FFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFF400000000003FFFFFFFFFFFFC000000000009FFFFFFFFFFFFA000000000005FFFFFFFFFFFFC000000000002FFFFFFFFFFFD80000000000013FFFFFFFFFFF00000000000007FFFFFFFFFFC00000000000003FDFFFFFFFE800000000000007F9FFFFFFFD000000000000001FEFFFFFFFC0000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241 .mem_init2 = "000000000007BFFFFFFF8000000000000001E7FFFFFFF4000000000000000EF9FFFFFE80000000000000003FDFFFFFC0000000000000000AFDFFFFF800000000000000007FE7FFFF400000000000000000FE7FFFF400000000000000001FFBFFFE0000000000000000007F3FFFD000000F332E00000027FFFFF90000159A1292000003FFDFFF80001123FFFC2400000FFBFFF8000EDE00000D8000017F9FFF40059C0000001B800017FFFFF8001C01E030703E00007FBFFC802A0325D69360740007F9FFC00083077801D4C3C0007FFFFC0040A68000007F088007F9FFA00626800000001C38017FDFF80013C00000000361C017F3FFC0013000000000068900";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241 .mem_init1 = "FFFFF0000000000000000C280FFFFF80000000000000014143FEFFF000000000000000048E2FFFFE80000000000000001C1278FFE80000000000000000E7173FFF0000000000000000077297FFE800000000000000003403FFFE80000000000000000384FFFFF000000000000000000015FFFE4000000000000000000E7FFFFC00000000000000000181BFFF400000000000000000300DFFF0000000000000000002007FFFC000000000000000006002FFF2000000000000000000000FFF800000000000000001C0003FFC0000000000000000100001FF80000000000000000200005FFD0000000000000000100001FFF0000000000000000600003FFD800000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241 .mem_init0 = "0000000000600003FFF8000000000000000800000FFF0000000000000000400000FFF4000000000000000C00000FFF8000000000000000C00000FFF00000000000000004000017FFE0000000000000004000007FF8000000000000000400000FFFB0000000000000004000007FFE000000000000000800000FFFD800000000000000200001FFFF800000000000000200000FFFFC000000000000006000007FFF4000000000000006000007FFF800000000000000300000FFFFD00000000000000200003FFFFF80000000000000180003FFFFE80000000000000180001FFFFF40000000000000100001FFFFF20000000000000040001FFFFFD000000000000008";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217 .mem_init3 = "000FFFFFFF8000000000000020003FFFFFFC00000000000000000FFFFFFFE0000000000000C000FFFFFFF900000000000004003FFFFFFFD0000000000001E000FFFFFFFE600000000000FF007FFFFFFFF800000000001FF407FFFFFFFFCC00000000067F017FFFFFFFFF30000000017FFA1FFFFFFFFFFC2000000067FFC2FFFFFFFFFFFB4000002AFFFD1FFFFFFFFFFFEC600023FFFFD7FFFFFFFFFFFFA54FBBFFFFFEFFFFFFFFFFFFFFE8F6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFB5EFFFFFFFFFFFFFFFFFFFD4D7AEFFFFFFFFFFFFFFFFFFE85FFFEA9FFFFFFFFFFFFFFFFE1FFFFFE8FFFFFFFFFFFFFFFEAFFFFFFFCDFFFFFFFFFFFFFF9FFFFFFFFFDFFFFFFFFFFFFFFBFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFAFFFFFFFFFFFC7FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFAF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217 .mem_init1 = "FFFFFFFFFCFFFFFFFFFFFFFEFFFFFFFFFF9FFFFFFFFFFFFFFBFFFFFFFFF7FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFDFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF1FFFFFFFFFFFFFFFE7FFFFFFE3FFFFFFFFFFFFFFFF7FFFFFFD7FFFFFFFFFFFFFFFFBFFFFFFEFFFFFFFFFFFFFFFFFCFFFFFF1FFFFFFFFFFFFFFFFFF3FFFFC7FFFFFFFFFFFFFFFFFFAFFFFDFFFFFFFFFFFFFFFFFFFEFFFF9FFFFFFFFFFFFFFFFFFFE3FFF5FFFFFFFFFFFFFFFFFFFEBFFF0FFFFFFFFFFFFFFFFFFFC00059FFFFFFFFFFFFFFFFFFFE000085FFFFFFFFFFFFFFFFFE8000081FFFFFFFFFFFFFFFFFE020C001FFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217 .mem_init0 = "FFFFFFFFFFFFFE03FC3007FFFFFFFFFFFFFFFF003F8F805FFFFFFFFFFFFFFFF80FE0FC03FFFFFFFFFFFFFFFE007C3FE01FFFFFFFFFFFFFFFC01FC3FF017FFFFFFFFFFFFFFE07F87FFA0FFFFFFFFFFFFFFFC17F8FFFE07FFFFFFFFFFFFFF03FF8FFFF01FFFFFFFFFFFFFE83FFCFFFF81FFFFFFFFFFFFFD07FDCFFFF803FFFFFFFFFFFFC07F77FFFFE01FFFFFFFFFFFE80FFE5FFFFF00FFFFFFFFFFFE01FA75FFFFF003FFFFFFFFFF601F3F4FFFFF000FFFFFFFFFD803FBF5FFFFFC003FFFFFFFF6007C7F4FFFFFC0057FFFFFFA800FBFC6FFFFFF0004FFFFFC6003FBFC5FFFFFF800087FF810003F7FE5FFFFFFE00017CFA00017EFFEDFFFFFFE000000000001F";
// synopsys translate_on

// Location: M10K_X26_Y51_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_bit_number = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265 .mem_init3 = "FFFFFFFFFFFFFFFFEFFFFBFFFFFFFFFFFFFFFFFFFF63FF5FFFFFFFFFFFFFFFFFFFFD1FF3FFFFFFFFFFFFFFFFFFFF51FF8FFFFFFFFFF9FFFFFFFFF97FFF7FFFFFFE000CCFFFFFFF84FFBFFFFFFFCE01B03FFFFFFC3FFDBFFFFF81FA040217FFFFB8BF9FFFFFF0FFE8007B3FFFFD57F97FFFFB7FFF003FF0FFFFF1BFF3EFFF9FFFE801FFEAFFF955F9FC7FE0FFFB0403FF87FFBDDF99FF9902FE01C02FE41FF9D9F55C71B40BE04FC1BF05FFDD9F3EF39FE00003FD00C0BFFDDDF74C333E0000FFEC002F9FDDBF16EB5BF8007FFF800BFCFF59ECDEF37FC01FFFFD00FFD775BE4CBF1FFE00DFFFC001FF7359F5603FFE0080FFE8003FF3F1BCFDABFF801607FA05";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265 .mem_init2 = "60BFE7BDD8D571E40FC00EC17D02E3E3F5BC77B300FF00007FF4093EBB3FD2F540BFFE041BFFF043C7D71CEF302FFFF400FFFE002F7FFF95FD05FFFF401FFFF006AFEE7AEF3007FFD8017FFD8033F44795F1805FFE0001FF80A31FF071BFBF037E837807F0169BFF0F4DF1FC0BA05F007801F47FFBE78B9FD82017FC02007FAFFFFE3E7FFF4007FFF0003FF9E9FFFFFDB00200C0003014007FD3FC0000006002000501B003FDDFFFFF60040070000006007FA47FFFC70282800018041001FDC7FFE4F0A020040C0E208097E27FFFBB9028101B838300A03EF5FFCF1C0800A080600A0231F587F9F301000300000020033F1C79CFD0500002040000404AFEE7AF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265 .mem_init1 = "F30600010040001C04F7CFB95F540C0060014007001C7D71CE7B30700410010080A3EBB3DD2F5180C080141810219E3FDBC77B0704A040000C00027BDD8D77B000000801828380AF1BEFC8BD00600A000C00601E359F57033802018000181802F75BF4C3F3C0200C000100006F359FCDAF941808000141020DFDDBF96AB3470741004018047FDDDFF4C33E80C6030C14501FFDD9F3EF3980001C14040181FF9D9F55C73C04006040C004FFFBDDF99FF3F28000801801DFFF955F9FC7FFB8000A02009FFFFF1BFB3EFFFFF0000028D7FFFFD57F97FFFFF93020608DFFFFFF8BF9FFFFFFFD1418017FFFFF83FFDBFFFFFFF80152FFFFFFF84FFAFFFFFFFFFC1FFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265 .mem_init0 = "FFFFFF96FFF7FFFFFFFFFFFFFFFFFFF5BFF8FFFFFFFFFFFFFFFFFFFFD3FFBFFFFFFFFFFFFFFFFFFFF7BFF5FFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFEDFFEFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF24C92082185FFFFFFFFFFFFFF00D508038D1FFFFFFFFFFFFFFDBEAFBD55ACFFFF";
// synopsys translate_on

// Location: M10K_X76_Y29_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193 .mem_init3 = "EFFCDFFFFFFF400000000007FDFF8DFFFFFFFD0000000003FFDFFEEFFFFFFFF0000000003FF3FF9DFFFFFFFFF00000007FFEFFF5DFFFFFFFFFB000003FFFE7FFBEFFFFFFFFFF88001FFFFEFFF3DFFFFFFFFFFFF45FFFFFDFFC7FFFFFFFFFFFFFFFFFFFFBFFD79FFFFFFFFFFFFFFFFFFF9FFAF7FFFFFFFFFFFFFFFFFFFBFF1F7FFFFFFFFFFFFFFFFFFFBFCBE7FFFFFFFFFFFFFFFFFFFBF97E7FFFFFFFFFFFFFFFFFFFFE0FEFFFFFFFFFFFFFFFFFFFF78BFDFFFFFFFFFFFFFFFFFFFFA6FFDFFFFFFFFFFFFFFFFFFFF69FE7FFFFFFFFFFFFFFFFFFFF47FAFFFFFFFFFFFFFFFFFFFFF1FE5FFFFFFFFFFFFFFFFFFFFF7FB3FFFFFFFFFFFFFFFFFFFFE7E2FFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193 .mem_init2 = "FFFFFFFFFFFF7DFFFFFFFFFFFFFFFFFFFFFFE7DFFFFFFFFFFFFFFFFFFFFFFEDBFFFFFFFFFFFFFFFFFFFFFFE2FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF48F9FFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193 .mem_init1 = "FFFFFFFFFFFFFFFF117D70FFFFFFFFFFFFFFFFFFF40000DEFFFFFFFFFFFFFFFFFA0000006FFFFFFFFFFFFFFFFD80000009BFFFFFFFFFFFFFFE800000013FDFFFFFFFFFFFFFC000000027B47FFFFFFFFFFFE800000004F2D7FFFFFFFFFFFF000000009EC01FFFFFFFFFFFC000000013D8617FFFFFFFFFF0000000027B09F9FFFFFFFFFD800000004F613CCFFFFFFFFFC000000009EC27B33FFFFFFFF2000000013D84F60DFFFFFFFE4000000027B09E8307FFFFFFE000000004F613D85C7FFFFFFF000000009EC27B1FF3FFFFFF8000000013D84E6009F7FFFFFE000000027B090DD1987FFFFF800000004F615423F991FFFFE800000009EC3A3A7F263FFFFE80";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193 .mem_init0 = "0000013D870BFFFFAAFFFFC000000027B1B8FE007EEFFFFC00000004F63BFE1FF8FBBFFFC00000009EC47F1FFFF3D9FFFC00000013DA0F8FC01FCFBFFFE00000027B21E780001F3FFFF80000004F64B8C01F80798FFF40000009EFCE103E0781CF7FF00000013D8193169E060ED7FF40000027B079B8B23E1877BFFC000004F70CE91652E0C3ADFF0000009EF397BDB928301B9FF8000013DD6B325C200FC1DFFE0000027BB75C8699C9A80D2FE800004F769CDA0BCCC328DCFE000009EC1AFE15E4193E84DFE800013D8E939A27BDE1F469FE800027B8C9C1EC13ACCF4697F80004F69993F361A7975C287E80009EC5B347D6DCD2FEA287E80013D964AD1CE6";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N36
cyclonev_lcell_comb \VGA_R~4 (
// Equation(s):
// \VGA_R~4_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241~portadataout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217~portadataout )))) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217~portadataout  & !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265~portadataout  
// & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241~portadataout  & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217~portadataout )))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241~portadataout  & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217~portadataout  & 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a241~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a217~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a265~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a193~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~4 .extended_lut = "off";
defparam \VGA_R~4 .lut_mask = 64'h03440377CF44CF77;
defparam \VGA_R~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N30
cyclonev_lcell_comb \VGA_R~56 (
// Equation(s):
// \VGA_R~56_combout  = ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (((\VGA_R~4_combout ))) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313~portadataout )))))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337~portadataout  & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))))) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a289~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a337~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a313~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(!\VGA_R~4_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~56 .extended_lut = "on";
defparam \VGA_R~56 .lut_mask = 64'h0F0F27270F0F00AA;
defparam \VGA_R~56 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = "27007FDFFFFFFFFFFFFFFDB9CA285F6CFFFFFFFFFFFFFFB1FA931BFF0FFFFFFFFFFFFFF933DE40EFF0FFFFFFFFFFFFFF80FFB1F79FFFFFFFFFFFFFFFFC27FFFFF7FFFFFFFFFFFFFFFFFF27DFDD3FFFFFFFFFFFFFFFFFFFBFFFBBFFFFFFFFFFFFFFFFFFC3FFC7FFFFFFFFFFFFFFFFFFF57FFCFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA9FFFFFFFFFFFFFFFFFFFFFF66E7FFFFFFFFFFFFFFFFFFFFB802FFFFFFFFFFFFF3FFFFFFD400047FFFFFFFFFFEBFFFFFFB000013FFFFFFFFFFC9FFFFFF4000003FFFFFFFFFFD9FFFFFF0000002FFFFFFFFFF79FFFFFE0000001FFFFFFFFFEFFFFFFFC00000003FFFFFFFFEF9FFFFFA00000007FFFFFFFF9FFFFFFF800000404FFFFFFFFFFDFFFFE000000800FFFFFFFF9FFFFFFE800001902FFFFFFFF3FBFFFFD000003D6F6913FFFF3F9FFFFD00000386DC31C0FFFFF9FFFFD000000ECE75F5D6FF3F7FFFF800000242F34274D3FBF7FFFF80000021769FFFA93FFE7FFFFE000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = "4CA7FFFFFDFFEFFFFF8000000A08FFFFFF9199FFFFF8000003A00BFFFFFEC13FFFFFC000003E00FFFFFFF04FFFFFFA000001F003FFFFFFF27FFFFF8000000FC0BFFFFFB6EFFFFFFC000000B003FFFFFBB47FFFFFD000000500BFFFFCF4CBFFFFFD0000001817FFFEA178DFFFFFC000000001FFFFEB3F86FFFFFE8000000007FFEE9FFE37FFFFE800000000FFFFEFFF613FFFFFC00000005FFFD3FFFC0FFFFFF200000007FFEFBFFFC01FFFFFC0000000DFFEFFFFF000FFFFFE0000001FFFEDFFFF803FFFFFD0000001FFF8BFFFFC03FFFFFFC0000004FE97FFFF200FFFFFFF000001F7F4FFFFFC03FFFFFFE40000F1DCBFFFFFF00FFFFFFFF8000E04BFFFFFFC";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = "00FFFFFFFF000B8010FFFFFFE02FFFFFFFFBF9F8016FFFFFFE82FFFFFFFF7FFC00EDFFFFFFF80FFFFFFFEFFE8009EFFFFFFF91FFFFFFF83B8001527FFFFFFE3FFFFFFFA000001F87FFFFFFF1FFFFFFFE000001D8BFFFFFFFBFFFFFFFC000000C07FFFFFFFDFFFFFFFC0001E1607FFFFFFFFFFFFFFE00000D3A07FFFFFFFFFFFFFFE8000151003FFFFFFFFFFFFFFF8000150005FFFFFFFFFFFFFFF8000168004FFFFFFFFFFFFFFE00000EC002FFFFFFFFFFFFFFC0000091C03FFFFFFFFFFFFFFF000004D202FFFFFFFFFFFFFFE0000017E02FFFFFFFFFFFFFFF0000014604FFFFFFFFFFFFFFF8000005207FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFE800";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = "27FCB17FFFFFFFF805611BFF803F81F87FFFFFFF008601BFF7F0D00007FFFFFFC0FED40BDFFB1C00000FFFFFFA11FE21BDFFC38000017FFFFFE27FF017DEFE00036C0FFFFFFA3F7FB13DF7A081C0501FFFFF86F7C11BDE7C0067FDC0FFFFFC9FFA693FF83008FFF21FFFFF49FF7F0FFFBA00D7FFB07FFFF03FF3F0DFFFA0079FFC8BFFFF83FFFE87FFEC000DFFE05FFFF87FF3F8337E800015FF03FFFF4DFFDF0196A00180E7FA2FFFF4BFFB70039E0043055F80FFFF45FFFF0011800D5C09FF07FFFA5F7FE0000001BDA123C17FFF80F7F40000006EF3068E8FFFFF17BD0018000FFFD819A8FFFFF0612800F8013FFECFF343FFFF072603530037BF781FF47F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = "FFC018800648027FFAC2FB81FFF8000005FFF05FBEFA30A85FFC0000011DFF05FBBF034180FFC0D58017DFF87FBDF400000FF8185003FBFE44FBFF60000BFF831BD027FFB22FFFF400457FE03FFE807BDFE1FBF3C3633FFE8DFFD00FFFFC2FFFB878FFFFF13DFE41FFFFC0FDFD87FFFFFF0BDF0417BEF20BDFB1FFFFFFC1FFFDC0FBCE0054E907FFFFFC2FFDF80FFE7C022702FFFFFFD0FBEFA1BDF8800BE00FFFFFFD07BEFC07FFD8005A05FFFFFFF0FFDFE03FF90000003FFFFFFF27FFF604FE9000003FFFFFFFF27FEAC03AD000400FFFFFFFFE1BDFAC017F8026B0BFFFFFFFF9FDFE0201C0025183FFFFFFFE03FFE00000003DE83FFFFFFFFC5EFB000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = "1FBF83FFFFFFFFC313800780417BFD17FFFFFFF818BC01B1005FFFE8FFFFFFFFE05300338803F7DA07FFFFFFF40000075FE00FFBF87FFFFFFF800000DFFA0DF7BFCBFFFFFFA040001FFFF0FF73F07FFFFFFC2670427FFE0FF77F07FFFFFF8155803FFEC89F7DE4BFFFFFC0FDE403F7DFC2FFB90BFFFFFD13BFE03FFFE84F7DC0FFFFFFE07BFD07FFBF47FFFE9FFFFFFA5FFFE83FF3FC3FBFC07FFFFFC7F7DA01FFFE01FFFC2FFFFFF42FF8E02F79DC085982FFFFFF4DF7BF41FFDB807FA01FFFFFFCFF73E817FFD043C303FFFFFFCBF73F01FFFA060780FFFFFFF89F7DEC17FF71D0002FFFFFFF06FFAE808FDE0EB03DFFFFFFFE4F7DD0050141FC7B7FFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = "C6FFFE8C2020DFFA3FFFFFFFF83FBFE020440FFFFFFFFFFFFFC1FDF82C0000FFFFFFFFFFFFFE0C5900FE01FFFFFFFFFFFFFFE86B403FA34BFFFFFFFFFFFFFF438D07FF3DFFFFFFFFFFFFFFFA07807FFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFEF01BFFFFFFFFFFFFFFFFFFFFFB7F7FFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFF8FFEFFFFFFFFFFFFFFFFFF3FED583868FFF8FFFFFFFFFFEBFE01701F77FB70FFFFFFFFF77EA6B6BFFD5F32EFFFFFFFFFCDE7852A0630F7FFFFFFFFFFFFB5E775B21967FFFFFFFFFFFFD792962A420";
// synopsys translate_on

// Location: M10K_X76_Y26_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = "DEFFCFFFFFFFFFC7DD19CE37E7EFE7FFFFFFFFF97AFE220FE175F3BFFFFFFFFF697B32CB5E737E7BFFFFFFFFCCE0BD2AE83B3B8B7FFFFFFFFE8E485F5B52B175F71FFFFFFFEB857D74D8B6AFDD31FFFFFFFE1D4A64B42E5C8FD1FFFFFFFFE4178CE68FA5987BBFFFFFFFFF634702B7178FC24B0FFFFFFFF92854B976952A5F10FFFFFFFEA25CFB3C619AC977DFEFFFFF7AF5326F5C943D84D8BD3FFFFF79E56F2AF934F4BE23DBFFFFE8412B448B73B7F6B22DFFFFFF76C06672CA5C3B140AEFFFFF0919A8E462486C398EBFFFFFF0812499D02003E94DA6F3FFFF11051AFB95BF3E69207FEFFFF14AE9123B78883EF652FF7FFF1ED6131869C2CF3907FF77FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = "F0E219E2A9F258B378AFB6FFFF0E9B87D69EC0B2572CF3FFFFF1220EE8E119969DB7FF3FFFFF1CDDEEBC25DFFE9FDF4FFFFFF0B664DB5E6D340779FBBFFFFF1DE9ED1FA3E91EF4F87CBFFFF1FA82770966D54CFF0F7BFFFFF169076C097D769CF9F83FFFFF53FDA873A5ED53EFFFFFFFFFFBDF143824DBCABEFFFFFFFFFF67D4AFEA08D8BDEFFFFFFFFFF9CE656E37214FDC7FFFFFFFFF2F341E068A71ADE3FFFFFFFFF6FBDF28786ACB3F3FFFFFFFFFEC16C6B114BD01F3FFFFFFFFFCB03B8D9FCAB3FBBFFFFFFFFF62FB93129CC0C2F3FFFFFFFFEFF262E7442AF53F9FFFFFFFFE6B57A1D53C5B703AFFFFFFFFFB0A017CDE4D7B17BFFFFFFFFFFFD7D6DA97";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = "9EF93AFFFFFFFFFF6CD2A8C28DFC21BFFFFFFFFFFF993666FF2982F5BCFFFFFFFF3D2BF5260775E8E49FFF1FFFFEFB2AB8724B4FD2BDFFF1FFFE1531468122586E7FFF8F3FFFF5F5D624F2A03025FF0773FFFFA26C2AA5F9557CBFAFB0FFFF7F9AFEB6B4096766FDFB8FFFEFF51582D371D78F0F383CFC3F5FFF7D521C49AEA73B52EFC3FDFFB0772BC0847FFFDDEEFC3FFFE3B26DE877E7F63E49DFC3FEBFDAE3E003685E16B7433D3FFF7F85FEF89A572197B727D7FFFF95B24061FA278464827B3EDFF91587AD2D7B42595463D7F387F2B87E7D17D4ABCB747B7FF07DB0E378C2230D368DE5CFFFFFDF983687E8E7CE9A66FFFFFFFDD2472AE0F871F77BFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = "FFFFFFDBE4DD3F10A8C3989FFFFFFFFDE01119606844A355FFFFFFFFDC69A3245C119DD1DFFFFFFFFDCD95EF0496CBFFD7FFFFFFFFDFBDBECC620AA1FDFFFFFFFFFDC61763C50D8D4ECFFFFFFFFF8FA80E8C81AB5139BFFFFFFFFCC2810538A0E0A7BFFFFFFFFFFC320C17D14FE78C3FFFFFFFFFCB34FC54E08071FFFFFFFFFFF622C48080D4BE9FEFFFFFFFFF585A7D494611F3FCFFFFFFFFFB2098609BD2F29FB7FFFFFFFF38FFA6B36FF759F6FFFFFFFFF9B02AAB5AE871FF1FFFFFFFFF8F10652696DA7FFFFFFFFFFFF5E8865CC39AFFFFFFFFFFFFFF3FC7A3321D6BFFFFFFFFFFFFFFFFB3F2011FFFFFFFFFFFFFFFFFF33056B5F5FFFFFFFFFFFFFF97C9";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = "993E122D7F00027B62D15183577E60A2DFF0004F644B99845A0BF61A2DFE8009ECEB601CE0800E3BE2CFF8013D9398D7C5600025BE28FF0027B0716018B4000128629FF004F602F1B1A7A000380228FF409EC6A8068E6C0006C0269FF413D85440DC568000024858FF427B0BC176812000099085AFF84F618A4D4CA80000E29453FFC9EC312586838000070CCD7FFF3D8514BC7D4000038C6CBBFFC7B0A34B3EF00000518E8B7FFAF612A8C7E400000512B967FFDEC25299AD8000037EF0973FFED849D0997000007217D147FFCB09CD124F80000DC1F3ADFFFFE13C5273600001C7B1B2DFFFE4275A38660000206B6A58FFFF04F9A341700002E580518FFFFC";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = "9E2A11E3000048023D3DFFFF53CDA167E80001703363BFFFF47BD65A8CC001F4C2247BFFFFCF6B45AFC0001928B82D7FFFFFECF4583FA001258020DFFFFFBD9945C1AA00534D97DEFFFFFCA0D4580F2004952F9F0FFFFFDC2F45CF0E004897E82BFFFFFF42F45DA440044A55A6BFFFFFF47F45EE020050CBCCD3FFFFFFFBF41C03A03ECF5A5EFFFFFFFCC762F8AF0A20D1AF8FFFFFFFBFB62EE8EF2EC7267FFFFFFFFD692178E4E067C8CFFFFFFFFFF09B174C22D9ADDDD7FFFFFFFE27B1BB3C7D69DA38FFFFFFFFF1DB89E8543D0EC69FFFFFFFFF2FD84F17E2F4F9B3FFFFFFFFFBEDC2720754F2B37FFFFFFFFFFCEE19FFD3B5A69FFFFFFFFFFFEE70C3FD14";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = "F9A7FFFFFFFFFFF7F783C00B0076FFFFFFFFFFFF03BC03FE03CDFFFFFFFFFFFFF83CF00000F307FFFFFFFFFFFFF1E7E000F8E4FFFFFFFFFFFFFEAF9FFFFE78DFFFFFFFFFFFFFFA7E3FFE1C27FFFFFFFFFFFFFFD5FC001F1BFFFFFFFFFFFFFFFF87FFFF8FFFFFFFFFFFFFFFFFFFCFFF0FDFFFFFFFFFFFFFFFFFEA8014CFFFFFFFFFFFFFFFFFFFFA02AFFFFFFFFFFFFFFFFFFFFF383FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFFFFFFFFF8BFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = "FFFFFFFFFFFFFF7FFCBFFFFFFFFFFFFFFFFFFFCB9F4BFFFFFFFFFFFFFFFFFFFC03F43FFFFFFFFFFFFFFFFFFF800F87FFFFFFFFFFFFFFFFFFF848387FFFFFFFFFFFFFFFFFFF00C28FFFFFFFFFFFFFFFFFFFE0FA2C7FFFFFFFFFFFFFFFFFFE3FE08BFFFFFFFFFFFFFFFFFFD1FF007FFFFFFFFFFFFFFFFFFF0FF80FFFFFFFFFFFFFFFFFFFC3FE007FFFFFFFFFFFFFFF76DF1FE00FFFFFFFFFFFFFFFFF1E79FF87FFFFFFFFFFFFFFFA000B0820DFFFFFFFFFFFFFFF000038001FFFFFFFFFFFFFFFE04E028001FFFFFFFFFFFFDFFC0A540B003FFFFFFFFFFFB27FC3B170B001FFFFFFFFFFFD8A704F780B705FFFFFFFFFFC800706F7F03FC3FFFFFFFFFFA000087FFF";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N0
cyclonev_lcell_comb \VGA_R~5 (
// Equation(s):
// \VGA_R~5_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169~portadataout  & ( 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121~portadataout 
//  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169~portadataout  
// & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145~portadataout )))) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145~portadataout ))))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~5 .extended_lut = "off";
defparam \VGA_R~5 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \VGA_R~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N3
cyclonev_lcell_comb \VGA_R~7 (
// Equation(s):
// \VGA_R~7_combout  = ( \VGA_R~56_combout  & ( \VGA_R~5_combout  & ( ((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\VGA_R~6_combout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( 
// !\VGA_R~56_combout  & ( \VGA_R~5_combout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\VGA_R~6_combout ) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) ) # ( \VGA_R~56_combout  & 
// ( !\VGA_R~5_combout  & ( ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & \VGA_R~6_combout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( !\VGA_R~56_combout  & ( !\VGA_R~5_combout  
// & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & (\VGA_R~6_combout  & !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3])) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\VGA_R~6_combout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(gnd),
	.datae(!\VGA_R~56_combout ),
	.dataf(!\VGA_R~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~7 .extended_lut = "off";
defparam \VGA_R~7 .lut_mask = 64'h20202F2F70707F7F;
defparam \VGA_R~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y24_N4
dffeas \VGA_R[1]~reg0 (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_R~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_G[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[1]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y49_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 2;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170 .mem_init3 = "3E609DFCFE80027FA7A4DF016A5D315FC7E8004FFA5F61108D232765FCFF0009FFFE3494537FF9081FDFE8013FE5E36A630FFFA721F8FF8027FEDE202051FFF8CF9FBFF004FFCFC2F125DFFF8F05FBFF409FFA77E38F57FFFE00DFAFF013FFC7CC4D64FFFFD197FBFF427FF6FD5F68BFFFFCB07FBFF84FFEEF84048DFFFFC9BBF2FF09FFCDF983FD7FFFFA8EBF7FFF3FFB5E78463FFFFCA00BF5FFC7FF47E6730FFFFF96A07F3FFCFFEEBF86ABFFFFF534E7E7FFDFFD97E2A67FFFFC6C6AFEFFFFFFB2FF2A6FFFFFBC1E67CBFFDFF647F665FFFFF02012FC7FFEFEC0FDB33FFFFE43528FCFFFFFD81FC02AFFFFD63CB9FAFFFFFB0EFC82CFFFFFDF718F8FFFEF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170 .mem_init2 = "60DFE6857FFFC80796F5FFFFAC0DFE86BFFFF562AFEFDFFFF7811FA3D23FFE59132BEBFFFFF019FA5AF3FFE283207CFFFFFC011FA549FFFCA872D3D7FFFF8007FA0087FFB522B5F8FFFFFF01BFA41C7FFD0697276FFFFFE02BFA00B3FFEC0ABFEFFFFFFF83FFA0B91FE9C0CE3E3FFFFFE077FA066BFC58ABA7D3FFFFFF9B7FE0011FC8DA41BB7FFFFFF8FFFD0967FF448CC33FFFFFFFCEBFD00F1716FBC3EFFFFFFFFF7BFE80B793EAB17DBFFFFFFFF27FE804B288943397FFFFFFFFA1FE409611032576FFFFFFFFF45FF6124B63887E5FFFFFFFFF77FFB12270FC57ABFFFFFFFFFD7FFD841138ADF2FFFFFFFFFFE0FFE6002408FEFFFFFFFFFFFECFFF3C0377";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170 .mem_init1 = "FFBFFFFFFFFFFFF77FFC3FFCFFF27FFFFFFFFFFFBFFFFC01FFFD5FFFFFFFFFFFFF3FFFFFFFFF23FFFFFFFFFFFFE7FFFFFFFFE7FFFFFFFFFFFFFF4FFFFFFFF8DFFFFFFFFFFFFFF97FFFFFFC37FFFFFFFFFFFFFFF5FFFFFF39FFFFFFFFFFFFFFFFE7FFFF877FFFFFFFFFFFFFFFFBCFFF013FFFFFFFFFFFFFFFFFF60012FFFFFFFFFFFFFFFFFFFFAEF4F7FFFFFFFFFFFFFFFFFFFF56DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF57FFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFFF07FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170 .mem_init0 = "FFFFFFFFFFFFFF93F07FFFFFFFFFFFFFFFFFFFD09F0BFFFFFFFFFFFFFFFFFFF802F47FFFFFFFFFFFFFFFFFFF4007C3FFFFFFFFFFFFFFFFFFF0303C3FFFFFFFFFFFFFFFFFFE80438BFFFFFFFFFFFFFFFFFFE17A3CBFFFFFFFFFFFFFFFFFFC3FC18BFFFFFFFFFFFFFFFFFFC3FF80FFFFFFFFFFFFFFFFFFFC3FE817FFFFFFFFFFFFFFFFFFE2FE817FFFFFFFFFFFFFFF907C1FF81FFFFFFFFFFFFFFFF510E87E05FFFFFFFFFFFFFFF9000689A09FFFFFFFFFFFFFFE8000386817FFFFFFFFFFFFFFD86E83C0017FFFFFFFFFFFFFFF078E15001FFFFFFFFFFF92EFC3DFB08380FFFFFFFFFFFA8FF440058BF05FFFFFFFFFFC0009C408105F07FFFFFFFFFF8000100100";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = "65FCF97FFFFFFFF815211C003E2E850FFFFFFFFE046A00000832C0003DFFFFFFE0E9AC0421FE0A00002FFFFFF81E41A14207E1E000017FFFFFE280061021FC28030C0FFFFFFA7080614207C10160303FFFFF87001A0020FB0057FD41FFFFFCA00001400B500FFFF20FFFFF00007E00003E00B7FF907FFFFC200FF86100E0045FFC8FFFFFC6003E060000000FFFE81FFFFC600FF82C0780001FFF03FFFF00005D01FEC00180BFFE2FFFF4A000F80BC600DA05BFA1FFFFC7081B0020802ED02EFF1FFFFA508070000003526087D17FFFE1800E0000007109023F8BFFFD1E43C018001C200098603FFFF037680868004001C9ED47FFFF86AB03A6801040905FBC3F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = "FF8010405DAA02841A46F9C1FFF600000D00105001FA7E487FFE000001A20084001FE37F83FFD094801C001C4005F600003FFE0FC002800845003F60001BFFC3A6F010004A2042E8006CFFF0010280842F81841DC776BFFF0C00081041FC280014D7FFFFC0C20181043F8080018FFFFFFC0C00601841F00C2011FFFFFFE2001120840F60581D07FFFFFD0801FC3000000342C0FFFFFFF0841FE14000001EB84FFFFFFD1840FA1C203000660DFFFFFFD1803FA060068000017FFFFFFC0001F407914000001FFFFFFFF380042014BA007801FFFFFFFC1C00340149002AF0FFFFFFFFE94200400220018F83FFFFFFFF860030000000F02C2FFFFFFFFC5909000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = "104022FFFFFFFF015900078001800307FFFFFFFC1EDC00A1007000397FFFFFFFE061004CB80108040FFFFFFFF8000002A3E03080E03FFFFFFF800000E0060E007E47FFFFFFA078043840308003FCFFFFFFF022B002800288007FCFFFFFFF808F80600108E003F43FFFFFF0B02C03082FC108080BFFFFFF1440602081FC208020FFFFFFA1800304083F0600038FFFFFFC7000380087F00800607FFFFFC1080400081F41400E3FFFFFF43080F01081F40A8540FFFFFF8E007EC6000F8024C07FFFFFF88003EC180028028D03FFFFFF88007FC384010007817FFFFFF8E003F41C005068004FFFFFFFC5081980A23A3FD02BFFFFFFFA208020004EC5FF857FFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = "C70003882630BFFFFFFFFFFFFA080060C07C17FFFFFFFFFFFFD1420A3E8003FFFFFFFFFFFFFE0A85C3EC01BFFFFFFFFFFFFFF034E05F97BFFFFFFFFFFFFFFFC2CD07FF57FFFFFFFFFFFFFFFC07817FFFFFFFFFFFFFFFFFFFC8005FFFFFFFFFFFFFFFFFFFFFD009FFFFFFFFFFFFFFFFFFFFFC87FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFC81207FFFFFFFFFFFFFFFFF3FF0CCB5F9FFF8FFFFFFFFFFE3CEAF44F743FFDFFFFFFFFFFFCE2AF9C6C18FBFFFFFFFFFFFC45B4E935100F3FFFFFFFFFFFE88FA6FE3F4";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = "FF3FFFFFFFFFFFEF4B7860BA4FF3FFFFFFFFFFFE6F9585C33EF7FC7FFFFFFFFFEFE592E70BFF7F87FFFFFFFFF64BC052EEFE3FFF3FFFFFFFFF7BA2EA0243F47BDBFFFFFFFFF0FAFADD730FB71C5FFFFFFFFF5D548BFC234715E7FFFFFFFFF55F2C5BF9A2F52DBFFFFFFFFFABC82A6CF489E08AFFFFFFFFFA507ED2A3E107A087FFFFFFFF5099E8F7227AEFDA5FFFFFFFEF5ED3453FE86A8452FEFFFFFE87B58640A15D154E47E7FFFFEB5C02AE2E9943D3B33E3FFFFFCEF5DAA460A2A07028F3FFFFFC606CE018A9486B833F3FFFFFE39366647E2CF41C5FFFFFFFE37911D4BCDDFDC7AFAF9FFFFE081891D4FC4C90C77DF8FFFFE8FF3BA3AC4E3BA3F73F8FFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = "FFEDD54180E8F7EAFC73F9FFFFF0755DBE927F8493F33FFFFFFF3249701A2E96A47BF3FFFFFFEA13AD50425C9FC7BFB7FFFFFFE08F14FC54A0C0FFFF7FFFFFFFBECE952B5DCCBFFFF37FFFFF9BA4C74F8B4CE8CFFF87FFFFF8829AF41BB4A12FFFFFFFFFFF96EA105A42ABE6FFFFFFFFFFF5713DCEDB2CB9CFFFFFFFFFFFC98340125AD577FFFFFFFFFFF0241AB96222ADEFFFFFFFFFFFE20FD8DF43299FFFFFFFFFFFFA5A000318C5AFBFFFFFFFFFFFFD6575E7AA2851FFFFFFFFFFFED4F4B27C92504F7FFFFFFFFFB574C097FD7578EFFFFFFFFFF1C0C97168747C3F3FFFFFFFFF4BB254928249D77FFFFFFFFFF85A3B638ED8E2BBFFFFFFFFFFE781647EBE";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = "F1CF7FFFFFFFFFF7C6EAD593F183B4EFFFFFFFFFFA2A1ED05F23C7AFFFFFFFFFFFE8DB8EE62F14C372CFFFFFFFFFBE0DD1E8718FFB78FFFFFFFFEC6EC1C97D2B3B6F807FFFFFF8405924F28F4221F8F8FFFFFFF31756FC06A64EDF1FCFFFFFFD95C5C2340871C6FFFC7FFFF3F8ECB7A8A002013F3CC3FFFFBFC7FC4F56A3C60A63E61FFFFE7E7D09717605917FB289FFFFE3FF0C518E4C5BEB395947FFFF0FFFE502F0F47A4CFB22FEFFF0FD26A66843F7DFDF83EFEFFFFFD24CDE8CEBFEB9004ABCFF3FFD162A32BFF5781DEF2BEFFFFFD896F3D6629B74A8E4FCFFFFFF071CBE9B13FEDD2E6FFFFFFFFF3256340F285C9519FFFFFFFFC86CF63A382C588BFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = "FFFFFFF76216D9C9C2DA878FFFFFFFFF86BB7450DF6DAB6BFFFFFFFFFAB271DBF3BF58DF5FFFFFFFFFC6C5CFB9E107F7FFFFFFFFFFFE6CD4A98B23C4D97FFFFFFFFFAB34A995290D9F93FFFFFFFFFE56BF780F325BBE7FFFFFFFFFEC9EFD7F751FFBE7FFFFFFFFFC88B817331B0FBFFFFFFFFFFF58BC0380C6C077FFFFFFFFFFFFD1D8F79DA18F7FFFFFFFFFFF72777C7677D1FFFFFFFFFFFFF32D5F9F6AD7BF3FCFFFFFFFFFDAF0D97D022FD7F9FFFFFFFFF794C5ECE637FFFFFFFFFFFFFF6EB034B3E34FFFFFFFFFFFFFFBF1E8104907DFFFFFFFFFFFFFD723BA2DF57FFFFFFFFFFFFFFFFA19F62D9FFFFFFFFFFFFFFFFFF30F0EE1EFFFFFFFFFFFFFFFFF4D";
// synopsys translate_on

// Location: M10K_X69_Y32_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = "E14CFF6FFFFFFFFFFFFFFEFF56461FDFFFFFFFFFFFFFFFCDE863D7FFFFFFFFFFFFFFFFFE7FEE7DFFFFFFFFFFFFFFFFFFFFDDEFFFFFFFFFFFFFFFFFFFFF8FFFFFFEFFFFFFFFFFFFFFFFFFFEFFFBFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAD1FFFFFFFFFFFFFFFFFFFFFEDF47FFFFFFFFFFFFFFFFFFFFB7FC2FFFFFFFFFFFF3FFFFFFC3FFFAFFFFFFFFFFFF3FFFFFFCFFFFE7FFFFFFFFFFE1FFFFFFBFFFFF8FFFFFFFFFFA7FFFFFEFFFFFFCFFFFFFFFFFC3FFFFFFFFFFFFE7FFFFFFFFF81FFFFF9FFFFFFF3FFFFFFFFE05FFFFF9FFFFFFF9FFFFFFFFA07FFFFFBFFFFFFF8FFFFFFFFC07FFFFE7FFFFF7FCFFFFFFFFC07FFFFF7FFFFF9FC7FFFFFFF805FFFFDFFFFFF38EFCFFFFFF003FFFFFFFFFFD163F719DFFF007FFFFCFFFFFC79A460C41FF007FFFFBFFFFFC7A06069673F017FFFF9FFFFFC3C61FFF789FC37FFFFDFFFFFE";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = "712FFFFF707A5FFFFFFFFFFFC78F7FFFFEC5EDFFFFFFFFFFFD3FF3FFFFFC957FFFFFBFFFFFF1FF7FFFFFF55FFFFFFDFFFFFE87F3FFFFFF8D7FFFFFDFFFFFF4FFBFFFFF8D07FFFFFBFFFFFFA3FFFFFFFF007FFFFFEFFFFFFD7FBFFFF9BECFFFFFFFFFFFFFFFE7FFFE86FB1FFFFFEFFFFFFFFFFFFF813F99FFFFFF7FFFFFFFF7FFE05FF9CFFFFFE7FFFFFFFDFFFCAFFFDE7FFFFFBFFFFFFFBFFF85FFF3F5FFFFF5FFFFFFFFFFE17FFFBFFFFFFFBFFFFFFF7FFCBFFFF7FFFFFFFEFFFFFFEBFFE1FFFF7FDFFFFFD7FFFFFF7FF4FFFFFBFEFFFFFF7FFFFFE6FE9FFFFFDFCFFFFFFEFFFFFDAFE0FFFFF9FDFFFFFFEBFFFF7EFF3FFFFFEFDFFFFFFF87FFEFF9A7FFFFFD";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = "FCFFFFFFFA7FF3BFDAFFFFFFF7FFFFFFFFF801F7F99FFFFFFFBCFFFFFFFE7FFDFF61FFFFFFFDCFFFFFFFFFFE7FFE5FFFFFFFDFFFFFFFFDC07FFFCA7FFFFFFDEFFFFFFFBFFFFFC52FFFFFFFFDFFFFFFF1FFFFFD97FFFFFFFFDFFFFFFF7FFFFFE2F3FFFFFFFDFFFFFFE3FFFFFC5FBFFFFFFFFFFFFFFF7FFFE9F7FBFFFFFFFFFFFFFFFFFFFE1F7FBFFFFFFFFFFFFFFE7FFFF1FFFBFFFFFFFFFFFFFFE7FFFF0FFFBFFFFFFFFFFFFFFFFFFFFCFFFEFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFDFFFFFE09FFFFFFFFFFFFFFFFDFFFFFF02FFFFFFFFFFFFFFFFCFFFFFFC5FBFFFFFFFFFFFFFFE7FFFFFFBF9FFFFFFFFFFFFFFF7FFFFFFFFBFFFFFFFFFFFFFFF7FF";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N0
cyclonev_lcell_comb \VGA_R~9 (
// Equation(s):
// \VGA_R~9_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170~portadataout )) 
// ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170~portadataout )) ) ) ) 
// # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122~portadataout ) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ( (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122~portadataout  & \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~9 .extended_lut = "off";
defparam \VGA_R~9 .lut_mask = 64'h000FFF0F33553355;
defparam \VGA_R~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFF3FFFFFFFFFFFFFFF3FFFFFFFF3FFFFFFFFFFFFFFF9FFFFFFFE7FFFFFFFFFFFFFFFEFFFFFFFEFFFFFFFFFFFFFFFFDFFFFFFFDFFFFFFFFFFFFFFFFF7FFFFFF9FFFFFFFFFFFFFFFFE3FFFFFF3FFFFFFFFFFFFFFFFF5FFFFFE7FFFFFFFFFFFFFFFFFCFFFFFD7FFFFFFFFFFFFFFFFFCBFFFF0FFFFFFFFFFFFFFFFFFF0FFFD3FFFFFFFFFFFFFFFFFFFFCFCB7FFFFFFFFFFFFFFFFFFFF6847FFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF37FF3E0CFFFFFFFFFFFFFFFFF33FF3F1EFFFFFFFFFFFFFFFFF0FFFFB7EFFFFFFFFFFFFFFF8A8278277EFFFFFFFFFF8FFE19835DEB11EFFFFFFFFFF8FFFAF063CA1E55FFFFFFFFFFF0FFE2BFDB8DEA1FFFFFFFFFFF07FC315788AE56FFFFFFFFFFF3C3E1802F7D7CBFFFFFFFFFFFFC1D53C28F531FFFFFFFFFFCFFFEE5214BE501FFFFFFFFFFCFFF13F801D1FFBFFFFFFFFFFCFF642410B1EFF3FFFFFFFFFFCF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "F1EC6C1A79DF3FFFFFFFFFFFFED71EF1D3C200FFFFFFFFFFF3FE9FC9F6CBF24FFFFFFFFFFF7DCABCDCC6CF9FFFFFFFFFFFCF688DBFC03FFBFFFFFFFFFFFFF7D0C8797DFFBFEFFFFFFFFFFE3D8DC340977B9FFFFFFFFFFDD50C89AD2C3FFFFFFFFFFFFFFB6919397263FFFFFFFFFFFFF04F8857C00F7FFFFFFFFFFFFF057EF265C973FFFFFFFFFFFFFD2018AE1D8F3FFFFFFFFFFFFFDFDE44FE97F3FFFFFFFFFFFFFEF0BFDAD47C7FFFFFFFFFFFFFC9918A18AF0CFFFFFFFFFFFFFADF6781DEE0FFFFFFFFFFFFFFF7A9923D7E0FFFFFFFFFFFFFF6B216612BCFFFFFFFFFFFFFFF30E6A8447CFFFFFFFFFFFFFFFD9AF62307CFFFFFFFFFFFFFFFE2039346FCFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "FFFFFFFFFFF728E1C1A0FF3FFFFFFFFFFFFF74114C278FF3FFFFFFFFFFFFFC3156F74FFFFFFFFFFFFFFFFFCF2C440AFFFFFFFFFFFFFFFFF8E9C4DF6FFFFFFFFFFFFFFFFFF3959ED7FFFFFFFFFFFFFFFFFCEA4BF0BFFFFFFFFFFFFFFFFFD694BEB9FFFFFFFFFFFFFFFFFF4949267FFFFFFFFFFFFFFFFF90807D0BFFFFFFFFFFFFFFFFF94093ADFFFFFFFFFFFFFFFFFF80849BAFFFFFFFFFFFFFFFFFFE3B69B13FFFFFFFFFFFFFFFFFE3B6B8B3FFFFFFFFFFFFFFFFFEEA6ABF3FFFFFFFFFFFFFFFFFCDA183C3FFFFFFFFFFFFFFFFF9DB1F263FFFFFFFFFFFFFFFFFAD81FFA7FFFFFFFFFFFFFFFFF49207BA3FFFFFFFFFFFFFFFFF79A07F23FFFFFFFFFFFFFFFFF9";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "E040002000000000007FFFFFFE060008000000000187FFFFFF8000060000000000001FFFFFF8100080000000000023FFFFFE0A00200000000000001FFFFFE1C00800000000000010FFFFF810010000000000000107FFFF80004000000000000010FFFFF860080000000000000083FFFF0401000000000000000C3FFFE000400000000000000041FFFC200800000000000000023FFF8101000000000000000041FFFC400000000000000000001FFF8404000000000000000010FFF8200000000000000080021FFF84080000000000000A0010FFF0810000000000000220010FFF8C00000000000000810018FFF8C200000000000000200187FF8C000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "008200087FD0C4000000000000108000C7F00C000000000000011000043F00C800000000000000000003A0888000000000000420000830384000000000000021000082030400000000000000000008607C60000000000000440000001F850000000000000040001C03F83000000000000082001400FFC00000000000000857FA400FFE00000000000000C0320003FFE0000000000000080000003FFC2000000000000080000003FF82000000000000084000001FF80000000000000005200F01FFC600000000000000400C200FF04000000000000040109F007F8400000000001002130F7D03F8800000000003004211EFFC1F040000000000FA000007BFC1F0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "80000000000BD01101FFFD0F000000000000FD010E1F9FE0F880000000000BD00801FAFE8F880000000000FF00061FCFF878C00000000001D00C22FC7F430400000000003F00203FF7F478000000000003E000E1FF3F438000000000005F800C3FF3F218600000000001E000007F9FE1C000000000000F40010FFDFA18100000000001F80020FFCFE3C0000000000007C00103FEFA1E1000000000003F00103FE7E1F040000000000FE80001FE787F8400000000005F80041FFB07F8000000000003FA00603FF47F83000000000017E00004F9C3FE080000000000B590002BD87FE00000000000031600002C87FF05000000000032F00403B07FF81000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "005FC000008FFFE0800000000005FC1840007FFF0500000000002F82060007FFF018000000000060007E00FFFFC0400000000019021FF81FFFFF0180000000006101FFC1FFFFF8060000000000107FFF1FFFFF804000000000060FFFFFFFFFFF00000000000141FFFFFFFFFFFC0140000000503FFFFFFFFFFFE00E8000000C07FFFFFFFFFFFFA03D00000E007FFFFFFFFFFFFE0039C037801FFFFFFFFFFFFFFA001207800FFFFFFFFFFFFFFFE000000007FFFFFFFFFFFFFFFFD8000001FFFFFFFFFFFFFFFFFF9000003FFFFFFFFFFFFFFFFFFFEE0F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "3A41B3BFFFFFFFFFFFFFFFFF1BA600B3FFFFFFFFFFFFFFFFF9E9E80F7FFFFFFFFFFFFFFFFF8A15634FFFFFFFFFFFFFFFFFFEC5A2981FFFFFFFFFFFFFFFFFD04CA9ECFFFFFFFFFFFFFFFFFDA32682CFFFFFFFFFFFFFFFFFBF1AEACAFFFFFFFFFFFFFFFFF8192EBC4FFFFFFFFFFFFFFFFFBA12F951FFFFFFFFFFFFFFFFFD205F0A7FFFFFFFFFFFFFFFFFCC166AC9FFFFFFFFFFFFFFFFF8C1A4A4FFFFFFFFFFFFFFFFFFA2D9FA46FFFFFFFFFFFFFFFFFE879FE06BFFCFFFFFFFFFFFFFA56B2FDDBFFCFFFFFFFFFFFFF675685EAF3FFFFFFFFFFFFFFFEC32B89C73FFFFFFFFFFFFFFFF174D7A9B37FFFFFFFFFFFFFF34421657733FFFFFFFFFFFFFF5A666193DB37F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "FFFFFFFFFFFF6E332BFEE737FFFFFFFFFFFFF01B042FF3FE3FFFFFFFFFFFFFAC0CBA43EFC3FFFFFFFFFFFFFFB9C1C031FC7FFFFFFFFFFFFFC1EF81D887CFFFFFFFFFFFFFFEDCACEE93BFFFFFFFFFFFFFFF7615732C6FFFFFFFFFFFFFFFFF30A699297FEFFFFFFFFFFFFFFF3051CE5BFFFFFFFFFFFFFFFCF375C122DFFFFFFFFFFFFFFFCF7877670FFFFFFFFFFFFFFFFCEBCD60751FFFFFFFFFFFFFFFCF3C5616603FFFFFFFFFFFFFFFF8F89BC46BFFFFFFFFFFFFFFFFC3203B7E7FFFFFFFFFFFFFFFFC0911EBEFFFFFFFFFFFFFFFFFE49E35027CFFFFFFFFFFFFFF87CF39E183CFFFFFFFFFFFFFF83F5CE56F3CFFFFFFFFFFFFFFF3F190EBF3FFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "FFBF3790437FFFFFFFFFFFFFFFFFFFE639DFFFFFFFFFFFFFFFFFFFFD85B8FFFFFFFFFFFFFFFFF3FF1E5CEF3FFFFFFFFFFFFFFC3FC1F6BEF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "FFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFE9F5BFFFFFFFFFFFFFFFFFFFE680293FFFFFFFFFFFFFFFFFF9000012BFFFFFFFFFFFFFFFF801BF5018FFFFFFFFFFFFFFFF81FC0F8821FFFFFFFFFFFFFFE0580003900FFFFFFFFFFFFFF814000003601FFFFFFFFFFFFF4100000007057FFFFFFFFFFFE8C00000000A17FFFFFFFFFFFB2800000000387FFFFFFFFFFF420000000000E11FFFFFFFFFFCC0000000000382BFFFFFFFFF1800000000000D04FFFFFFFFD10000000000003A13FFFFFFFC600000000000005047FFFFFF8000003C00000001C0BFFFFFF44000342E00000003427FFFFF18000B800C0000000E83FFFFF000020000F0000000106FFFFF100";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "061FF80C0000000717FFFF000086E7B020000000109FFFC20018B342428000000085FFFE400331FFCD04000000020FFFC400643FFF9420000000183FFE40020DFFFAE100000000CBFF8400CD991FE108000000041FF80005BC5E3FD84000000030FFC80193FFF07DC0000000001FF180127FFFF1E22000000010FFD80027FFFFDF10000000000FFD80227FFFFCEB100000000CFF880307FFFFE3B10000000084588030FFFFFFBAB00000000C0288030FFFFFF9EB00000000C02880307FFFFF9B100000000845D80227FFFFFCB100000000CFFD80027FFFFFF90000000000FF180127FFFFFF22000000010FFC80193FFFFFEC0000000001FF80005BFFFFFD8400";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "0000030FF8400CDFFFFF108000000041FFE40020FFFFC6100000000CBFFC400647FFF3420000000183FFE400331FF8504000000020FFFC20018A002428000000085FFFF000086C3B020000000109FFFF100061FF80C0000000717FFFF000020000F0000000106FFFFF18000B800C0000000E83FFFFF44000342E00000003427FFFFF8000003C00000001C0BFFFFFFC600000000000005047FFFFFFD10000000000003E13FFFFFFFF1800000000000C04FFFFFFFFFCC0000000000382BFFFFFFFFF420000000000E11FFFFFFFFFFB2800000000387FFFFFFFFFFFE8C00000000A17FFFFFFFFFFFF4100000007057FFFFFFFFFFFF814000003601FFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "E0580003900FFFFFFFFFFFFFFF81FC0F8821FFFFFFFFFFFFFFF801BF5018FFFFFFFFFFFFFFFFF9000012BFFFFFFFFFFFFFFFFFE680293FFFFFFFFFFFFFFFFFFFE9F5BFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA0D3FFFFFFFFFFFFFFFFFFF9000003FFFFFFFFFFFFFFFFFD80000017FFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFA000C02000FFFFFFFFFFFFFFE000EFFE6801FFFFFFFFFFFFFA00F800014807FFFFFFFFFFFE00A8000002C07FFFFFFFFFFFC0340000000403FFFFFFFFFFF00900000000041FFFFFFFFFFA00000003FF80E0FFFFFFFFFF80C0000E0000C007FFFFFFFFF0300006000000901FFFFFFFFC01000300000003E0FFFFFFFF00C000800000000E07FFFFFF";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N42
cyclonev_lcell_comb \VGA_R~10 (
// Equation(s):
// \VGA_R~10_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2~portadataout ) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74~portadataout ))) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2~portadataout ) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74~portadataout  & (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74~portadataout ))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74~portadataout  & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~10 .extended_lut = "off";
defparam \VGA_R~10 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \VGA_R~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338 .port_a_first_bit_number = 2;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FE6667FFFFFFCCCEFFFFFF999DCCCEFFFFFFB999FFFFFFF733F999FFFFFFF733BFFFFFFEE67F333FFFFFFEE677FFFFFFDCCFE667FFFFFFDCCEFFFFFFF999DCCCFFFFFFFB99DFFFFFFF333B999DFFFFFF733BFFFFFFE6677333BFFFFFF7E67FFFFFFDCCEF667FFFFFFF5BFFFFFFFFB99DFCCFFFFFDCB81C3FFFFFF333BF99FFFFFF13F82C7FFFFE6677F33FFFFFFF575E0DFFFFCCCEFF67FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338 .mem_init1 = "FFD70D800647FFF999DFFCEFFFFED84000087FFF733BFF9FFFFD2217000011FFE6677FF3BFFFAB0340000097FDCCEFFF7FFFF340A0000002DFB99DFFFFFFFC601C00000017F333BFFFDFFFFA0280000000BEE677FFF3FFFF8000000000053CCEFFFF7FFEC000000000005799DFFFFFFFFC000000000003F337FFFFFFFDC020000000007EE797FFFFFF6006000000C0072CE9BFFFFFFA00A0000001806F5D9FFFFFFF40040000020206DBF55FFFFFAE0180000025086FFF93FFFFFF80080000002247EF223FFFFFD40300000000317F9427FFFFF9001000000085CEFC01FFFEFFE80400000005162F707FFFCFF700200000000F02FE06FFFBFF40040000000227";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338 .mem_init0 = "2FF02FFFFFFD008000000002C17E0D7FFEFF60000000000129EBA83FFDCFF4004000000002315F09FFF9FEA00400000000B665D05FF73FF00100000000004C3D85FFE6FBC018000000004194F1FFFCCFE800000000000033150FFF99FD8008000000002A6550BFF33FD80180000000024CBB0FFE66F4C000000000000798AAFCFCCEC4010000000001030A5FEA99DD401800000000006077FA873BD8008000000000909F510427F780200000000004B9BEB666FE7C020000000000263761E1BFCCC010000000000105BFFA9FB9E8030000000000105F7FA8FF348030000000000233EFFE02F64C020000000000409FFFD03FCFC0000000000009C5DFFD17F9D8";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_bit_number = 2;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290 .mem_init3 = "FFFB8038F0F80011F081C2FFFFFF90071E3E09F2BFB01C7FFFFFFA00E38781FFF5BC01C4FFFFFEE00C70E0FFFF93C91C4FFFFFFC018E3C3F417E1ED0C6FFFFFF8039C7878003F0E60C4FFFFFF80718F1E0000F8E40E6FFFFF900E31C3C17D078710E7FFFFF600C738703FF83C738E9FFFFF601CE38E1FFFE1C708E9FFFFEC039C71C3EDBE1C71CFFFFFFFC0318E38F001F0E31CD7FFFFF80639C71E00078E31CF7FFFFF82E738E3821838E31CC7FFFFB07C631C707FC3CE39C8FFFFFD064E738E3FFE1C63192FFFFFE085CE71C7DDF1C63181FFFFF20318C638F00F1C631EFFFFFFE00B9CE71C0078C631DFFFFFF407318C6384438C630EFFFFFFC065398C71F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290 .mem_init2 = "C38C631FFFFFFFC0E1339CE3FE38C673FFFFFFF80C93318C7EF18C671FFFFFFC81CF67398E0718CE7FFFFFFFF818CE6339C0719CE7FFFFFFFD8398C67318C739CC5FFFFFFFF0319CC6339E7398CDFFFFFFF903398CE633E7319CBFFFFFFFB07319CC673E633997FFFFFFFD063398CE63C673197FFFFFFFB067319CC638C633AFFFFFFFFB0E6339CC631CE737FFFFFFFFF0C67398C7038C261FFFFFFFFF0C57318C7071C06BFFFFFFFFB0CD2318C78F399CFFFFFFFFFF1CF1318C7FE318DFFFFFFFFFD1CC5B18E3F8735AFFFFFFFFFD18C3318E1E0E739FFFFFFFFFF18C6518F003C637FFFFFFFFFF18CE118700F8E65FFFFFFFFFE99CE11C7DDE1CEFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290 .mem_init1 = "FCB9CE71C3FFC38C7FFFFFFFFFDB9CE31E1FF8719FFFFFFFFFFF59CE38E0C41E38FFFFFFFFFFEF9D638F0007C77FFFFFFFFFFF99C2387801F0E7FFFFFFFFFFF09C63C7EFBE1C7FFFFFFFFFFF81C7181FFFC397FFFFFFFFFFFC1C7320FFF0F1FFFFFFFFFFFFF6C71306081E5FFFFFFFFFFFFF7E791000078DFFFFFFFFFFFFF8A382D003F07FFFFFFFFFFFFFD43CFC437E3FFFFFFFFFFFFFFFE1C3EFFF05FFFFFFFFFFFFFFFD3E0EFFE1BFFFFFFFFFFFFFFFFBF037904FFFFFFFFFFFFFFFFF87C0001FFFFFFFFFFFFFFFFFFFAF0000FFFFFFFFFFFFFFFFFFFEEB04DFFFFFFFFFFFFFFFFFFFFE9E9FFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFF7FFF";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314 .port_a_first_bit_number = 2;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314 .mem_init3 = "02800000000029EEDF377F3F40000000000013307F7CBFF754018000000000060FBD67FFEE40180000000020CBB1D7FFF9C800800000000059D187F7FF3D8010000000004B3571AFFFF7DC008000000005F62D0BFFFFFC80100000000016CBD93FFFFFAC01800000000B98DF85FFFFFF2018000000000305F8FFFFF7EA00400000001262FA09FFFFFF400C000000006C1FA027FFFFE600800000002983FF0BFFFFFFD00800000000737FE03FFFFFFC00400000005A82FF02BFFFFF7002000000094CFFD807FFFFFE80400000001207FA81FFFFFF900100000001846FE72FFFFFFF40200000026106FBE9FFFFFFD80080000020406F7C47FFEFFAE01800000110";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314 .mem_init2 = "06BFDE8FFCFFF400C000000000737F9BFFBFFF200A00000000067FFCFFF7FFF28040000000002AFFFFFEEFFFDC020000000005FFFFFFDCFFE5E0000000000025FFFFFB9FFCEC0000000000027FFFFF73FF99F0030000000047FFFFEE6FF33FA0280000000BFFFFFDCCFEE66601C00000016FFFFFB99FDCCF340F00000029FFFFF733F999DEB0380000097FFFFEE66F333B52416000013FFFFFDCCCE6677FED844000C5FFFFFB99DCCCEFFF70DD00607FFFFF7333B99DFFF7F555E0FFFFFFEE667333BFFFF1BF82D6FFFFFDCCCF6677FFFFCA81C3FFFFFFB999FCCEFFFFFFF2FFBFFFFFF733BF99DFFFFFF7FF3FFFFFFEE677F33BFFFFFEE6677FFFFFDCCCFF67";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314 .mem_init1 = "7FFFFFFCCCEFFFFFFB999FFCEFFFFFFF999FFFFFFF7333FF9DFFFFFFF333FFFFFFEE677FF3BFFFFFFE667FFFFFFDCCEFFF77FFFFFDCCCEFFFFFFB99DFFFFFFFFFF9999FFFFFFF3333FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE71DFFFFFFFFFFFFFFFFFFFFF4BFBDFFFFFFFFFFFFFFFFFFF8FC079BFFFFFFFFFFFFFFFFFE5C00079FFFFFFFFFFFFFFFFFCE00001EFFFFFFFFFFFFFFFFE78000007BFFFFFFFFFFFFFFFDE0000001BFFFFFFFFFFFFFFF380000000EFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFF8C70";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314 .mem_init0 = "00000037FFFFFFFFFFFFFD84000000017FFFFFFFFFFFFE612000000009FFFFFFFFFFFFDC0B80FF0000DFFFFFFFFFFFFF8010BFFD0006FFFFFFFFFFFFF0003FFFFC0037FFFFFFFFFFEE003FF03FF003BFFFFFFFFFFCC007E800BF8017FFFFFFFFFFD801F00001FC00DFFFFFFFFFF3007E01F807E009FFFFFFFFFE601F007FC81F00BFFFFFFFFF8C07C07FFF607807FFFFFFFFE700F07FC1F483C07FFFFFFFF9E01E1FD005F03C05FFFFFFFFD80383E0000A81E07FFFFFFFE600F0F80040400F07FFFFFFFCC01E3E04DB4300F05FFFFFFF980387C0FE9F050706FFFFFFFB0070F07FD4F828782FFFFFFEE00E1C1FA067ED0382FFFFFFEC01C787C0007E50382FFF";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 2;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218 .mem_init3 = "FFF3FFFFFC7FFFFFFFFFFFFF9FFFFFFFFFF3FFFFFFFFFFFFFBFFEFFFFFFF1FFFFFFFFFFFFF7FFE7FFFFFF8FFFFFFFFFFFFF4FFEFFFFFFFE7FFFFFFFFFFFFEFFDFFFFFFFF9FFFFFFFFFFF3E7FBFFFFFFFFCFFFFFFFFFFE3FFFFFFFFFFFFDBFFFFFFFFFBFFBE7FFFFFFFFF0FFFFFFFFE2FFBF7FFFFFFFFFC1FFFFFFFBBFF9CFFFFFFFFFFF43FFFFFC0FFFD9FFFFFFFFFFFF11FFFC87FFFDFFFFFFFFFFFFFBF3FCE7FFFFF7FFFFFFFFFFFFFFD9D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0CECFFFFFFFFFFFFFFFFFFFD94FCAEFFFFFFFFFFFFFFFFFF4400008BFFFFFFFFFFFFFFFFEC000000D7FFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFF80000000047FFFFFFFFFFFFEA0000000001FFFFFFFFFFFFFD000000000007FFFFFFFFFFFF80000000000017FFFFFFFFFFFC0000000000009FFFFFFFFFFE00000000000004F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218 .mem_init1 = "FFFFFFFFF900000000000002FFFFFFFFFFE000000000000017FFFFFFFFF000000000000000BFFFFFFFFE0000000000000007FFFFFFFFD0000000000000001FFFFFFFFD0000000000000000FFFFFFFFE0000000000000000FFFFFFFF80000000000000000BFFFFFFF800000000000000005FFFFFFF000000000000000002FFFFFF60000000000000000007FFFFEC000000000000000000FFFFFC00000000000000000001FFFFC000000000000000000007FFF400000000000000000000BFFF600000000000000000001FFFF3000000000000000000033FFB98000000000000000000600000E000000000000000001C00008100000000000000000200000818000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218 .mem_init0 = "0000000000000407FC70040000000000000000C03F0F8060000000000000000007E0FC00000000000000000100FC3FE01000000000000000301FE7FF01800000000000000007FC7FFA080000000000000001FF87FFF000000000000000083FF0FFFF020000000000000107FF4FFFF800000000000000207FC4FFFF80400000000000000FF33FFFFC0200000000000100FFB5FFFFE0300000000000201FFF2FFFFE00C0000000000C03FDF3FFFFF8010000000002007F7F1FFFFFC01400000000A00FEFF3FFFFFE00380000007001FDFD3FFFFFF00070000030001FBFC0FFFFFF0001B800720003EFFE0FFFFFFE0001ACD60000FDFFC0FFFFFFF000000000003F";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_bit_number = 2;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF867FFFFFFFFFFFFFFFFFFFFF230F6FFFFFFFFFFFFFFFFFFFF23FE70FFFFFFFFFFFFFFFFFF07FFFF0FFFFFFFFFFFFFFFFFBBFFFFFE4FFFFFFFFFFFFFFFECFFFFFFFDFFFFFFFFFFFFFFFE3FFFFFFFE1FFFFFFFFFFFFFFAFFFFFFFFF97FFFFFFFFFFFFEBFFFFFFFFFE7FFFFFFFFFFFF9FFFFFFFFFFF1FFFFFFFFFFFF9FFFFFFFFFFF9FFFFFFFFFFFF3FFFFFFFFFFFCFFFFFFFFFFFD7FFFFFFFFFFFE7FFFFFFFFFFCFFFFFFFFFFFFF3FFFFFFFFFF3FFFFFFFFFFFFFDFDFFFFFFFF7FFFFFFFFFFFFF8F8FFFFFFFEFFFFFFFFFFFFFFDF8FFFFFFF9FFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242 .mem_init2 = "FFFFFFFFFFE7C3FFFFFF7FFFFFFFFFFFFFFE681FFFFFE3FFFFFFFFFFFFFFFE83FFFFFC7FFFFFFFFFFFFFFF603FFFFFEFFFFFFFFFFFFFFFF401FFFFFBFFFFFFFFFFFFFFFFD017FFFF7FFFFFFFFFFFFFFFFF00FFFFF3FFFFFFFFFFFFFFFFD00BFFFE7FFFFFFFFFFFFFFFFD003FFFEFFFFFFF3CEFFFFFFFE00FFFF8FFFFF44C110BFFFFFE807FFF9FFFF220000037FFFFE801FFFBFFFE41FFFFF14FFFFF805FFE3FFC83FFFFFFE23FFFE805FFFFFF73FE00300FCCFFFF803FFD7FE1FC294ECD1FA7FFF803FFCFFF7C0F7FFFCC3CDFFF807FF9FFCF3AFFFFFFF4F2FFF805FF9FFEC2FFFFFFFF13D3FE807FFBFFE0FFFFFFFFFE5EDFF807FFBFFFFFFFFFFFFFF671FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242 .mem_init1 = "803FE7FFFFFFFFFFFFFFCBDFE803FE7FFFFFFFFFFFFFFF1EFE807FCFFFFFFFFFFFFFFFFE77F83FFF7FFFFFFFFFFFFFFFCB9F04FFE7FFFFFFFFFFFFFFFED9C09FFE7FFFFFFFFFFFFFFFF6BC07FFFFFFFFFFFFFFFFFFFF97D0FFFE7FFFFFFFFFFFFFFFFFFDFFFFF7FFFFFFFFFFFFFFFFFFBBFFFEBFFFFFFFFFFFFFFFFFF98FFFF3FFFFFFFFFFFFFFFFFF3FFFFF7FFFFFFFFFFFFFFFFFE7F7FFF7FFFFFFFFFFFFFFFFFEFFAFFF7FFFFFFFFFFFFFFFFF9FFC7FFDFFFFFFFFFFFFFFFFFFFFEFFFDFFFFFFFFFFFFFFFFF3FFF7FFFFFFFFFFFFFFFFFFFF7FFF9FFFFFFFFFFFFFFFFFFFFFFFFDFFCFFFFFFFFFFFFFFFFCFFFFCFFDFFFFFFFFFFFFFFFFDFFFFCFFD7FFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242 .mem_init0 = "FFFFFFFFFF9FFFFCFFF7FFFFFFFFFFFFFFFBFFFFE7FFFFFFFFFFFFFFFFFFBFFFFE7FFBFFFFFFFFFFFFFFFBFFFFF7FF3FFFFFFFFFFFFFFF3FFFFEFFF3FFFFFFFFFFFFFFF3FFFFEFFF9FFFFFFFFFFFFFFF3FFFFF7FFBFFFFFFFFFFFFFFFBFFFFFFFF8FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFDFFFFE7FFF7FFFFFFFFFFFFFFDFFFFEFFFFBFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFE7FFFDFFFFFFFFFFFFFFEFFFFEFFFFCFFFFFFFFFFFFFFFFFFFDFFFFD7FFFFFFFFFFFFFF7FFFCFFFFFFFFFFFFFFFFFFFE7FFFCFFFFF3FFFFFFFFFFFFFF7FFFBFFFFF9FFFFFFFFFFFFFFBFFFFFFFFFCFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194 .mem_init3 = "FFFE0FFFFFFFC0000000000FF9FFA0FFFFFFFD0000000003FFBFFE2FFFFFFFF4000000003FFFFFC2FFFFFFFFF80000001FFF7FF01FFFFFFFFFB000003FFFEFFF81FFFFFFFFFFB80017FFFCFFF00FFFFFFFFFFFF83FFFFFCFFC05FFFFFFFFFFFFFFFFFFF9FFD05FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFDFF803FFFFFFFFFFFFFFFFFFFBFC803FFFFFFFFFFFFFFFFFFFBF900FFFFFFFFFFFFFFFFFFFF7E001FFFFFFFFFFFFFFFFFFFFBB804FFFFFFFFFFFFFFFFFFFFEE009FFFFFFFFFFFFFFFFFFFE68003FFFFFFFFFFFFFFFFFFFE8002FFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFE0013FFFFFFFFFFFFFFFFFFFFE009FFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194 .mem_init2 = "FFFFFFFFFFFE027FFFFFFFFFFFFFFFFFFFFFE0DFFFFFFFFFFFFFFFFFFFFFFE93FFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF39C6FFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194 .mem_init1 = "FFFFFFFFFFFFFFFFEB01ACFFFFFFFFFFFFFFFFFFC60000B7FFFFFFFFFFFFFFFFD80000000FFFFFFFFFFFFFFFF18000000927FFFFFFFFFFFFFE800000013F3FFFFFFFFFFFFFC000000027FBFFFFFFFFFFFFE800000004FFEDFFFFFFFFFFFD800000009FFF9FFFFFFFFFFFA000000013FF9F3FFFFFFFFFFC000000027FF601FFFFFFFFFC000000004FFEC017FFFFFFFFF000000009FFD8005FFFFFFFF2000000013FFB0007FFFFFFFEC000000027FF60031FFFFFFFF800000004FFEC005CBFFFFFFF000000009FFD801FF3FFFFFFE000000013FFB07A20D7FFFFFA000000027FF62BE3B3BFFFFF800000004FFE92AFE195FFFFF800000009FFCCB9FFC3DFFFFE00";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194 .mem_init0 = "0000013FFB29FFFFEAFFFFC000000027FEA5FFFFFFB7FFFE00000004FFF97FFFFFFFBFFFE00000009FF5DFFFFFFFFDFFF800000013FC87FFFFFFFFDFFF800000027F85FFFFFFFFF4FFFC0000004FF0FFFFE07FFFD7FFC0000009FC6FFFC1F87FFCFFFC0000013F9BFEF0E1F9FFD7FF00000027F0FF62A041E7FEFFF4000004FF0E5106D4073FE9FF0000009FFDFC1F3F144FFF3FE8000013FC36A6905300DFF7FE0000027F9EA2FB98B413FF0FE000004FFBF5946102C077FAFE800009FCBD1F1DDC73857FAFF800013F8A6FD5C864180BFAFF800027F0426A8ACBCF60BFBFE80004FF5D8D25486EE023F87F80009FEBFE49D6F9D9165F9FE80013FDFF095C23";
// synopsys translate_on

// Location: M10K_X5_Y34_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266 .port_a_first_bit_number = 2;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFF6BFF3FFFFFFFFFFFFFFFFFFFF85FFFFFFFFFFFFFFFFFFFFFFFBFFF0FFFFFFFFFB8FFFFFFFFFAAFFA7FFFFFFF6005B7FFFFFFD47FB7FFFFFF8B00E02FFFFFFB47FD7FFFFFA3FA060627FFFF92FF8FFFFFF5FFE0037F7FFFF9A3F8FFFFFFFFFF001FFA7FFFFEFFC5EFFF3FFFE801FFF1FFF987FA1DFFE07FF8000BFF8FFF9A7FE9CFF802FEC1D02FE83FFF81FABCFF9003E02F803F01FF985FA9F3FFE06403FF068037FB87F629BFBEC002FFE0002FBF3A1FEACBFFF8007FFF8003F9FB83FE08BFFFC017FFFD007FCF3A3F78CFFFFC001FFFC00DFFF7A3CFB4FFFE8083FFE0083FFFFE3CC357FF805007FA05";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266 .mem_init2 = "003FAF05BC3A7FE80FC02E007D02E2FC13D2EBFB06FF40307FF0020F41BA207F003FFE0003FFF000E04FE2D7F02FFFFC00FFFEC00C81F4487F01FFFF005FFFF002D03F442FF017FFC0017FFC00080DE039FF605FFE0E01FFE0C06045887FFF007E007837F0279C01B0F6FFFE0FA05F607A01F580041BD3FFC00007FC00017F800001FF9FFF4007FFF4003FF90A0027FE7FFF017FFFE01FFFF04C030006FFC01BFFFD01BFFB04601FFF8FF0007FFF0003FFF04B80000BFE80C17FD02817F902640006FFC0F801F80FA05FE81F2002FFF02FF83F80FF00F9C13B005FF805FFE060FFFC0C060BD805FF017FFE0007FFE80080FE021FF01FFFF005FFFF404D03F443";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266 .mem_init1 = "FF00FFFFC02FFFF000C81F4487F41FFFE0017FFF000E05FE2D7F301FF40B07FFC180F41BA207FF00FD00F40FC00FAFC13D2EBFFE05A07FA01E0BFEF05BC3A7FFE0183FFF8103FF2FE3CC357FFFC00BFFFC003FEE7A3CFB4FF7FE807FFFD017FEF3A3F784FF3FB007FFFA00BFCF383EE0CBFFF0000FFF4000F5F3A1FEA8BF3F0140BFF07C17FFB87FE29BFFC1FE01F817F00FF985FA9F3F900FF01C02FF03FFF81FABCFFC0FFFF020FFFEFFF9A7FE9CFFF1FFFE001FFEAFFF987FA1DFFFA7FFF805FF43FFFFEFFC5EFFFE2FFE801F25FFFF9A3F8FFFFFFECF8000FBFFFFFD2FF8FFFFFFE5A80E03FFFFFFF47FD7FFFFFFE000CCFFFFFFFD47FA7FFFFFFFFE7FFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266 .mem_init0 = "FFFFFFABFFA7FFFFFFFFFFFFFFFFFFFBFFF0FFFFFFFFFFFFFFFFFFFF85FF7FFFFFFFFFFFFFFFFFFFF7BFF3FFFFFFFFFFFFFFFFFFFFEFFF3FFFFFFFFFFFFFFFFFFFF3FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N30
cyclonev_lcell_comb \VGA_R~8 (
// Equation(s):
// \VGA_R~8_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218~portadataout )))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194~portadataout 
//  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242~portadataout )))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242~portadataout )))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a218~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a242~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a194~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a266~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~8 .extended_lut = "off";
defparam \VGA_R~8 .lut_mask = 64'h02468ACE13579BDF;
defparam \VGA_R~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N30
cyclonev_lcell_comb \VGA_R~52 (
// Equation(s):
// \VGA_R~52_combout  = ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (((\VGA_R~8_combout ))) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290~portadataout )))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314~portadataout ))))) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a338~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a290~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a314~portadataout ),
	.datag(!\VGA_R~8_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~52 .extended_lut = "on";
defparam \VGA_R~52 .lut_mask = 64'h0F0F028A0F0F46CE;
defparam \VGA_R~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N39
cyclonev_lcell_comb \VGA_R~11 (
// Equation(s):
// \VGA_R~11_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \VGA_R~52_combout  ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \VGA_R~52_combout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\VGA_R~10_combout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & (\VGA_R~9_combout )) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( !\VGA_R~52_combout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\VGA_R~10_combout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & (\VGA_R~9_combout )) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\VGA_R~9_combout ),
	.datac(!\VGA_R~10_combout ),
	.datad(gnd),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.dataf(!\VGA_R~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~11 .extended_lut = "off";
defparam \VGA_R~11 .lut_mask = 64'h1B1B00001B1BFFFF;
defparam \VGA_R~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y24_N40
dffeas \VGA_R[2]~reg0 (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_R~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_G[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[2]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "FE00000FFFFFFFFC0FFFFE3FFFC1BD003FFFFFFFF09FFFC7FFF0418401FFFFFFFFC6FFFA3FFE08FE8C07FFFFFFFF1FFFE7FFE07FFFB07FFFFFFFF87FFEFFFE03FFFA83FFFFFFFFCFFFC7FF80382FE61FFFFFFFFE3FF0FFFC003C3FC07FFFFFFFE3FF0FFF800005FE07FFFFFFFF2FF4FFF1000017F47FFFFFFFF9FFDFFF1000004E23FFFFFFFF87FDFFE0000000E01FFFFFFFF9FF0FFF0000000933FFFFFFFFCFB0FFF00000003D1FFFFFFFFC7C0FFF0000000391FFFFFFFFC7C0FFF00000002B3FFFFFFFFCFBDFFE0000000001FFFFFFFF9FFDFFF1000000023FFFFFFFF87F4FFF1000000047FFFFFFFF9FF0FFF8000000007FFFFFFFF2FF0FFFC000000007FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "FFFFFE3FFC7FF800000021FFFFFFFFE3FFEFFFE00000003FFFFFFFFCFFFE7FFE00000307FFFFFFFF87FFA3FFE08000407FFFFFFFF1FFFC7FFF0400001FFFFFFFFC6FFFE3FFFC181003FFFFFFFF09FFFF3FFFE00000FFFFFFFFC0FFFFE9FFFF80003FFFFFFFFC5FFFFE8FFFFE805FFFFFFFFD81FFFFF07FFFF81FFFFFFFFF017FFFFFC7FFFFFFFFFFFFFFA07FFFFFFA3FFFFFFFFFFFFFF047FFFFFFE3FFFFFFFFFFFFF20DFFFFFFFF9FFFFFFFFFFFFC0DFFFFFFFFF4FFFFFFFFFFFF813FFFFFFFFF47FFFFFFFFFFE15FFFFFFFFFFB1FFFFFFFFFF877FFFFFFFFFFE87FFFFFFFFE1FFFFFFFFFFFFF07FFFFFFFE87FFFFFFFFFFFFFE1FFFFFFFC1BFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "C87FFFFFC07FFFFFFFFFFFFFFFE0BFFFD021FFFFFFFFFFFFFFFB80806014FFFFFFFFFFFFFFFFE900001AFFFFFFFFFFFFFFFFFFD58033FFFFFFFFFFFFFFFFFFFF93FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD60EFFFFFFFFFFFFFFFFFFFFA000007FFFFFFFFFFFFFFFFFD80000017FFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFC0000F0000FFFFFFFFFFFFFFE0030FFE0C01FFFFFFFFFFFFFC005FFFFF101FFFFFFFFFFFFF002FFFFFFEC03FFFFFFFFFFFC007FFFFFFFD01FFFFFFFFFFE009FFFFFFFFE01FFFFFFFFFFE007FFFFFFFFF807FFFFFFFFF005FFFFE0000FC07FFFFFFFFF017FFFE000000F83FFFFFFFFC05FFFF00000003C0FFFFFFFF817FFF800000000E0FFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "990F65FFFFFFFFFFFFFFFFFFC992F55FFFFFFFFFFFFFFFFFFC98D755FFFFFFFFFFFFFFFFFFDD8C15F7FFFFFFFFFFFFFFFFFCFC61EB7FFFFFFFFFFFFFFFFFE3C29EBBFFFFFFFFFFFFFFFFFE7F1DF77FFFFFFFFFFFFFFFFFB6F95F5DFFFFFFFFFFFFFFFFF98715F51FFFFFFFFFFFFFFFFF8DF15FB9FFFFFFFFFFFFFFFFFB5F357E3FFFFFFFFFFFFFFFFF97F2C5CDFFFFFFFFFFFFFFFFF83F6E54FFFFFFFFFFFFFFFFFF94F4D54BFFFFFFFFFFFFFFFFFAF3452EE7FFFFFFFFFFFFFFFFF72693377FFFFFFFFFFFFFFFFBA2E92F47FFFFFFFFFFFFFFFFB2EE89627FFFFFFFFFFFFFFFFAF2A8E90FFFFFFFFFFFFFFFFFF1C08E47BFFFFFFFFFFFFFFFFA45CEF24BFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "FFFFFFFFFFFFBD8DE49A9FFFFFFFFFFFFFFFFD3B12C21AFFFFFFFFFFFFFFFFD2FD944067FFFFFFFFFFFFFFFD6ADD01DE7FFFFFFFFFFFFFFFECF551D1C7FFFFFFFFFFFFFFFFCB51F4E97FFFFFFFFFFFFFFFF5FA2C60EBFFFFFFFFFFFFFFFF3F521AAC9FFFFFFFFFFFFFFFF3EA31DE25FFFFFFFFFFFFFFFFFF65CFAF5FFFFFFFFFFFFFFFFFBD8B93C3FFFFFFFFFFFFFFFFF7980D55BFFFFFFFFFFFFFFFFFFC664157FFFFFFFFFFFFFFFFFFEF7B55D7FFFFFFFFFFFFFFFFFF3478D07FFFFFFFFFFFFFFFFF7796595FFFFFFFFFFFFFFFFFFB5DC81FFFFFFFFFFFFFFFFFFFF82E3C67FFFFFFFFFFFFFFFFFFC1736E7FFFFFFFFFFFFFFFFFFED9251FFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "FFFFFE8A4F7FFFFFFFFFFFFFFFFFFFF3DF17FFFFFFFFFFFFFFFFFFFFFCE7FFFFFFFFFFFFFFFFFFFFFF505FFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF93FFFFFFFFFFFFFFFFFFFFFFD58033FFFFFFFFFFFFFFFFFFE900001AFFFFFFFFFFFFFFFFFB80806014FFFFFFFFFFFFFFFFE0BFFFD021FFFFFFFFFFFFFFC87FFFFFC07FFFFFFFFFFFFFFE1FFFFFFFC1BFFFFFFFFFFFFF07FFFFFFFE87FFFFFFFFFFFFE87FFFFFFFFE1FFFFFFFFFFFFB1FFFFFFFFFF877FFFFFFFFFF47FFFFFFFFFFE15FFFFFFFFFF4FFFFFFFFFFFF813FFFFFFFFF9FFFFFFFFFFFFC0DFFFFFFFFE3FFFFFFFFFFFFF60DFFFFFFFA3FFFFFFFFFFFFFF047FFFFFFC7FFFFFFFFFFFFFFA07FFFFFF07FFFF81FFFFFFFFF017FFFFE8FFFFE805FFFFFFFFD81FFFFE9FFFF80003FFFFFFFFC5FFFFF3FF";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "F02FFFE00000000010FFFFFFFC0BFFF8000000000003FFFFFF807FFE0000000000081FFFFFF87FFF80000000000063FFFFFF03FFE00000000000020FFFFFE07FF800000000000020FFFFF82FFF0000000000000107FFFF01FFC0000000000000087FFFF07FF80000000000000007FFFF07FF00000000000000003FFFC07FC00000000000000041FFFE0FF800000000000000061FFFC1FF000000000000000023FFFC1FE000000000000000020FFF85FC000000000000000021FFF87F8000000000000000011FFF03F8000000000000240010FFF8BF00000000000006200107FF8FE00000000000004000087FF0FE0000000000000020008FFF87C00000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "018000087FB87C00000000000010C00003F007800000000000031000087F08F800000000000000000087E10B8000000000000030000074303000000000000062000003078700000000000006200004407870000000000000400000001FC10000000000000060000C07F81000000000000042000D80FFC0000000000000002000002FFE0000000000000040330007FFE0000000000000040000007FFC1000000000000000000003FF82000000000000047000007FFC6000000000000005B81900FF80000000000000040105E807F8000000000000002210C0B03F0400000000002C0620018283F0C00000000004600330800C1F800000000000F8000208C061F0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000FB0312300010F880000000000BB010C306018F880000000000BD01843030187000000000000DD000210300C78000000000003F000210180478000000000001E006030080C30400000000005C0024300C0C78000000000007E8000300C0C78400000000002F00020806063C600000000003FC0031802021C200000000000FC0010803063E300000000001FC0010001021C0800000000003C0000201863F080000000000BF0008300861F0000000000001F4004180483F0200000000003FA000000087F8300000000001FA002010283FE180000000000FD60101C087FF0C000000000030E00C031C7FF84000000000032F00400C83FF80800000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "005F8080018FFFC0C00000000005F8080030FFFE0000000000002F000F000FFFF81800000000007000FA00FFFFC0600000000016041FF80FFFFF0200000000006003FFD1FFFFF0080000000000207FFF3FFFFFE038000000000607FFFFFFFFFE00600000000081FFFFFFFFFFFC0380000000301FFFFFFFFFFFF0010000001403FFFFFFFFFFFFC00A00000401FFFFFFFFFFFFFE003A000EC01FFFFFFFFFFFFFFC000D0A000FFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFFD8000001FFFFFFFFFFFFFFFFFFA000007FFFFFFFFFFFFFFFFFFFD20CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "FFFFFFBFFFFFFFFFFFFFFEFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFE7FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFEFFFFFFFDFFFFFFFFFFFFFFFFF3FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFEFFFFFAFFFFFFFFFFFFFFFFFFF5FFFEFFFFFFFFFFFFFFFFFFFFDBFF3FFFFFFFFFFFFFFFFFFFFFD86BFFFFFFFFFFFFFFFFFFFFFE31FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFECB6F80B9FFFFFFFFFFFFFFFE3CA39DD20FFFFFFFFFFFFFFFC03BEC98C5FFFFFFFFFFFFFFFCA20070C36FFFFFFFFFFFFFFF6D7D8A08783FFFFFFFFFFFFFE4B3FF7EF147FFFFFFFFFFFFFD4DCFF07D4B7FFFFFFFFFFFFFB7DFE35F5033FFFFFFFFFFFFF357FFE250FFFFFFFFFFFFFFFF013EFCE117FFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "FF921FFBFFBFFFFFFFFFFFFFFFBF01FFDA47FFFFFFFFFFFFFFBC3D39FC74FDFFFFFFFFFFFFF39883DCC5FFFFFFFFFFFFFFFF1AB87FC10FFFFFFFFFFFFFFCF971C4781B3FFFFFFFFFFFFFCFF19C433C4FFFFFFFFFFFFFFE0B79B82C2BFFFFFFFFFFFFFFEEDB4B00397FFFFFFFFFFFFFFE6F753028E7FFFFFFFFFFFFFFF9AE56014FFFFFFFFFFFFFFFFC370A606CBFFFFFFFFFFFFFFFDEAD2C0787FFFFFFFFFFFFFFFFF692C58FFFFFFFFFFFFFFFFFFED759F5FFFFFFFFFFFFFFFFFF8CEDBF9BFFFFFFFFFFFFFFFFBFD8B1E15FFFFFFFFFFFFFFFFB69321DF3FFFFFFFFFFFFFFFFE09267CFFFFFFFFFFFFFFFFFFBFE2ED827FFFFFFFFFFFFFFFFD3DE8CB37FFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "FFFFFFFFFFFE55E0CCBFFFFFFFFFFFFFFFFFB1D01CD9FFFFFFFFFFFFFFFFFBC031C6FFFFFFFFFFFFFFFFFFA62A371BFFFFFFFFFFFFFFFFF8F8A3F3BFFFFFFFFFFFFFFFFFCA837EBFFFFFFFFFFFFFFFFFFDF927E7DFFFFFFFFFFFFFFFFFDBB27F6BFFFFFFFFFFFFFFFFFFFB27FFBFFFFFFFFFFFFFFFFFEFA2FDE7FFFFFFFFFFFFFFFFFEB23F977FFFFFFFFFFFFFFFFFEBA27967FFFFFFFFFFFFFFFFFC992794FFFFFFFFFFFFFFFFFFC9927A5FFFFFFFFFFFFFFFFFFC8926A5FFFFFFFFFFFFFFFFFFEB94426FFFFFFFFFFFFFFFFFFEBA443EFFFFFFFFFFFFFFFFFFFB9442ABFFFFFFFFFFFFFFFFF8B95F6CFFFFFFFFFFFFFFFFFF8B95F64FFFFFFFFFFFFFFFFFF4";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N30
cyclonev_lcell_comb \VGA_R~14 (
// Equation(s):
// \VGA_R~14_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a 
// [1]) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27~portadataout ) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ( (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27~portadataout  & !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75~portadataout 
//  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51~portadataout )) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51~portadataout )) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~14 .extended_lut = "off";
defparam \VGA_R~14 .lut_mask = 64'h03CF03CF44447777;
defparam \VGA_R~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_bit_number = 3;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291 .mem_init3 = "FFF9FFF80FF8000DFD41FFFFFFFFFFFF01FE00005FDC1FEFFFFFF3FFE07F800003BFC1FFFFFFFE7FFC0FE0000013F61FEFFFFFFFFF81FC00BE801F30FCFFFFFCFFF83F807FFC00FF0FDFFFFF9FFF07F01FFFF00F80FFFFFFFBFFE0FC03FFFF807F0FDFFFFFFFFC0F80FFFFFC07D0FDFFFFF7FFC1F81FFFFFE07F8F9FFFFFFFF83F03FEDBFE07E0FBFFFFFFFF07E07F001FF03E0FBFFFFFFFE07C0FE0007F03E0FBFFFFDFDE0F81F80003F03E0DFFFFFFFBC1F03F00003F03E08FFFFFBFBC1F07E00001F83E12FFFFFBF3C3E0FC02201F83E03FFFFF3FB07C1F80FF01F83E0BFFFFF7FC87C1F03FF80F83E0FFFFFEFFF0F83E07FFC0F83F1FFFFFF7FE0F87C0FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291 .mem_init2 = "FC0F83EBFFFFFFFFE3F07C1FFFC0F87FFFFFFFEFFC070F83FEFE0F87FFFFFFFEFFC0E0F87E07E0F077FFFFFFEFF83E1F07C07E1F06FFFFFFFDFF87C1F0F807C1F07FFFFFFFDFF07C3E0F807C1F0FFFFFFFFFFF0783E1F007C1E07FFFFFFFBFF0F83C1F007C3E1FFFFFFFF9FE0F87C1E00783E0FFFFFFFFDFE0F07C3E00F83C2FFFFFFFFDFE1F07C3E01F07C7FFFFFFFFDFC1F0783F03F0385FFFFFFFFDFC2F0F83F07E0183FFFFFFFF9FC2E0F83F8FC1907FFFFFFFFDFC070F83FFFC191FFFFFFFFF9FC3E8F81FFF83C3FFFFFFFFF9F83D0F81FFF07C2FFFFFFFFFFF83E8F80FFC07C7FFFFFFFFFDF83E0F80FF00F83FFFFFFFFFFF83E2FC02201F07FFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291 .mem_init1 = "FEF83E0FC00003F07FFFFFFFFFEF83E0FE00007E1FFFFFFFFFFEF83E07E0001FC2FFFFFFFFFFF783607F0007F87FFFFFFFFFFF582207F801FF03FFFFFFFFFFF083603FEFBFE07FFFFFFFFFFFA03F07FFFFFC0FFFFFFFFFFFFE03F1DFFFFF03FFFFFFFFFFFFF03F0CFFFFE05FFFFFFFFFFFFF41F8FFFFF80FFFFFFFFFFFFFFE5F8C2FFC013FFFFFFFFFFFFFC3FC63BC801FFFFFFFFFFFFFFFBFC0000007FFFFFFFFFFFFFFFF7E0000013FFFFFFFFFFFFFFFF9F000005FFFFFFFFFFFFFFFFF87C00011FFFFFFFFFFFFFFFFFFFF00057FFFFFFFFFFFFFFFFFFC5B067FFFFFFFFFFFFFFFFFFFFBFF17FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF7FFF7FFF";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315 .port_a_first_bit_number = 3;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315 .mem_init3 = "020000000000E9BF609AEEF4C000000000001D31FFFE1DDECC0100000000018613B98FBBDEC010000000003CCB3103F77FC801000000000319F383EEEEF78000000000007337907DDDDED800000000000776730FBBBBDFC0100000000076CF3957777BFC01800000000D996307EEEE76A01000000000C31E389DDDDEE600000000001C63C60DBBBBDE400000000001CC30209F777BAC008000000035860302EEEE77500C0000000333F0604DDDDEF200400000006A3E0E027BBBDD60000000000F43E0700F777BBA8060000000C3E60EC1EEEE7790020000001DFC70AE2FDDDEE94020000003DF071320FBBBDDE8010000003FC0713D51777BBCA018000001F0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315 .mem_init2 = "076ECEBEEF7766000000000000665F87DDDEEF600800000000065BBDFBBBDDD38060000000007DF77F777BBBF4020000000007BEEEEEEF777FA000000000003BDDDDDDFEEFFE000000000003BBBBBBBFDDFFF0020000000067777777FBBFF9E0300000000CEEEEEEFF777FCC0180000001BDDDDDDFFEEFFF3C0A00000033BBBBBBFFDFFFBDD03000000FF777777FFBFFF7DFC1000001DEEEEEEFFF7FFEEF7C840000FDDDDDDDFFBFFFDDDEBADE007EFBBBBBBFFFDFFBBBB57985FE3F777777FFEFFF7777F77FFC87EEEEEEFFFDFFEEEEEFE27E7FDDDDDDDFFFBFFDDDDDDFF1DFFBBBBBBBFF77FFBBBBBBBBFFF77777777FEEEFF77777777FFEEEEEEEEFFFDDFE";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315 .mem_init1 = "EEEEEEEFFFDDDDDDDDFFFBBFDDDDDDDDFFFBBBBBBBBFFF77FBBBBBBBBFFF77777777FEEEEF77777777FFEEEEEEEEFFDDDDEEEEEEEEFFFDDDDDDDDFFBBBBDDDDDDDFFFFBBBBBBBFFFF777FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFCEEAFFFFFFFFFFFFFFFFFFFFEA7FD1FFFFFFFFFFFFFFFFFFF97FFFCBFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFAFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFEFFFFFFFFBFFFFFFFFFFFFFFF5FFFFFFFFCFFFFFFFFFFFFFFF7FFFFFFFFF7FFFFFFFFFFFFFCFDF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315 .mem_init0 = "FFFFFFF7FFFFFFFFFFFFFBFDFFFFFFFFBFFFFFFFFFFFFE7F87FFFFFFFBFFFFFFFFFFFFEFFAFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF03FFFFF3FFFFFFFFFFFFFFFE800BFFFFBFFFFFFFFFFFFFFF00001FFFF9FFFFFFFFFF7FFFE000007FFF9FFFFFFFFFC7FFF0000001FFFDFFFFFFFFF9FFFC00000007FFDFFFFFFFFEBFFF0003E0003FFFFFFFFFFFBFFFE002FFAE03FFCFFFFFFFFBFFF801FFFF301FFDFFFFFFFE7FFF007FDFFB80FFDFFFFFFFFFFFE01FFF7FCC0FFEFFFFFFFBFFF803FFF3FFB07FEFFFFFFFFFFF00FFFDAFF587FEFFFFFFF7FFE03FFA057F683FFFFFFFFCFFFC07FC001BFAC3FFFFF";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339 .port_a_first_bit_number = 3;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000077FFFEEEEEEEFFFDDDDDDDFFFEFFFDDDDDDDDFFFBBBBBBBBFFDFFFBBBBBBBBFF777777777FEBFFF77777777FEEEEEEEEEFFD7FFEEEEEEEEFFDDDDDDDDFFFBFFFDDDDDDDDFFBBBBBBBBFFF7FFFBBBBBBBBFF77777777FFEEFFF7777777FFFEEEEEEEEFFDDFFEEEEEEFF28FDDDDDDDDFFBBFFDDDDDFD27E7BBBBBBBFFF77FFBBBBBF77FFC9F77777FFEEEFF77777D7985FE1EEEEFFFDDDFEEE";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339 .mem_init1 = "EECBADE007AFDDDFFFBBBFDDDDF7C840000FDBBBBFF777FBBBBDFA1000001CF77FFEEEEF77779D03000000FEEEFFDDDDEEEEE3C0A00000031DDFFBBBBDDDDCC0180000001BBFFF7777BBBB9E0300000000CF7FEEEEEF777F000000000006EFFDDDDDEEEFE000000000007BFFBBBBBDDDD8000000000006BFFFF777BBBF4020000000006EFF9EEEE777B006000000C00667EFFDDDEEFE008000001F80727C2BBBBDDE6000000003FE0717953777BBCA018000003DF871771EEEE7768010000001E9C60B00FDDDEE94030000000E1F60C41FBBBDD90020000000F4BE0685F777BBA8060000000697E0F02EEEF77E00000000003B0F0705DDDDEF200400000003A6";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339 .mem_init0 = "F030BBBBBDD500C00000001CC7868DF777BBC00000000001C998607EEEF76400800000000E31E309DDDFEE600000000000D66E385BBBFDE80180000000074C7381777FBEC01800000000719710EEEFF77C000000000003333B13DDFFED8000000000003A6738BBBFFDD80000000000038CB32377FFBCC010000000001D99616FFFF74C010000000001C3121DF1FFECC010000000000E63F7F97FFDC0000000000000F0FF6DDD7EBE00200000000007D37F0F37D7C402000000000038611E717BFD40000000000001FE4007037FF00200000000001FE080706EFD00200000000003EE100393DFD402000000000070700039FBFC4000000000000E47A003EF7FE0";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195 .mem_init3 = "9FFDEFFFFFFFC0000000000FFFFFBEFFFFFFFE0000000000FFFFFDDFFFFFFFFC000000007FFFFFBCFFFFFFFFF80000000FFF7FF7DFFFFFFFFFD000001FFFFFFF7EFFFFFFFFFFD80077FFFEFFFFDFFFFFFFFFFFFB7FFFFFFFFCFBFFFFFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFFFFDFFDFDFFFFFFFFFFFFFFFFFFFBFFFF3FFFFFFFFFFFFFFFFFFF7FD7F3FFFFFFFFFFFFFFFFFFF3F8FF7FFFFFFFFFFFFFFFFFFF3EFFCFFFFFFFFFFFFFFFFFFFF7B7FBFFFFFFFFFFFFFFFFFFFF6DFF1FFFFFFFFFFFFFFFFFFFFE7FEFFFFFFFFFFFFFFFFFFFFFBFFCFFFFFFFFFFFFFFFFFFFFEFFF1FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFEFF1FFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195 .mem_init2 = "FFFFFFFFFFFEFCFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9589FFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195 .mem_init1 = "FFFFFFFFFFFFFFFFD8FE32FFFFFFFFFFFFFFFFFFF20000DCFFFFFFFFFFFFFFFFCA0000005BFFFFFFFFFFFFFFFE8000000997FFFFFFFFFFFFFE400000013E9FFFFFFFFFFFFFF000000027FEFFFFFFFFFFFFE000000004FFFBFFFFFFFFFFFE800000009FFFEFFFFFFFFFFFE000000013FFFE3FFFFFFFFFF0000000027FFFFBFFFFFFFFFC800000004FFFFFE7FFFFFFFFB000000009FFFFFF7FFFFFFFFE000000013FFFFFFAFFFFFFFFC000000027FFFFFCEFFFFFFFF800000004FFFFFFA3FFFFFFFC000000009FFFFFE009FFFFFFA000000013FFFF863017FFFFFE000000027FFFD2FFF8FFFFFFC00000004FFFE02410C5FFFFE000000009FFF597FFF93FFFFE80";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195 .mem_init0 = "0000013FFC07FFFFCCFFFFF000000027FF57FFFFFF6FFFFF00000004FFC6FFFFFFFF3FFFE00000009FFDBFFFFFFFF5FFFC00000013FF3FFFFFFFFF9FFFE00000027FD3FFFFFFFFF7FFFC0000004FF87FFFFFFFFF97FF40000009FF1FFFFFFFFFFC7FF80000013FD7F8C6FFFFFFDBFFC0000027FC7BFE7E7FFFFEBFFC000004FE1EDAFB93E7FFEDFF8000009FCBF180E81C7FFF5FE8000013FB771E9DD28FDFF3FF0000027F7F3E00565CF3FF3FE000004FE7CF172610BF3FFBFE000009FEBE651B9A59E7FF8FE000013FE6FC16E04117FFFAFF000027F8C7925A630ABFFF9FF00004FFCCB3F200CC5DFFF8FF00009FF1F78C13BAE28BFF9FE00013FE3F9BB83C";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 3;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219 .mem_init3 = "0003FFFFFDFFFFFFFFFFFFFF80007FFFFFEFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFF70007FFFFFFFFFFFFFFFFFFFE6002FFFFFFFDFFFFFFFFFFFFDE801FFFFFFFEBFFFFFFFFFFF9F001FFFFFFFFFFFFFFFFFFFFBF40FFFFFFFFFDFFFFFFFFFFD7F00FFFFFFFFFF9FFFFFFFFFDFFA1FFFFFFFFFFC7FFFFFFFD7FF81FFFFFFFFFFF2FFFFFFF5FFFD5FFFFFFFFFFFF4FFFFF23FFFFBFFFFFFFFFFFFD7000E9FFFFE7FFFFFFFFFFFFFECF77FFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FC7FFFFFFFFFFFFFFFFFFFCB3FF3BFFFFFFFFFFFFFFFFFFEC0000D1FFFFFFFFFFFFFFFFB4000000AFFFFFFFFFFFFFFFEE000000019FFFFFFFFFFFFFFF8000000004FFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFC800000000005FFFFFFFFFFFFA0000000000017FFFFFFFFFFF00000000000005FFFFFFFFFFC80000000000006F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219 .mem_init1 = "FFFFFFFFF900000000000003FFFFFFFFFFA00000000000001BFFFFFFFFFC00000000000000FFFFFFFFFE0000000000000001FFFFFFFFE0000000000000003FFFFFFFFD0000000000000001FFFFFFFFC00000000000000017FFFFFFF40000000000000000FFFFFFFE000000000000000001FFFFFFE000000000000000000FFFFFFE000000000000000000BFFFFE4000000000000000000BFFFFE00000000000000000000FFFFC00000000000000000000FFFF0000000000000000000007FFF8000000000000000000003FFF2000000000000000000013FFF000000000000000000000000004000000000000000000800008000000000000000000001FC1800000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219 .mem_init0 = "0000000000000203FC78080000000000000000407F87C000000000000000000807F0F8000000000000000000007E3FC02000000000000000100FE7FF00000000000000000207FC3FF8080000000000000001FFCFFFF000000000000000003FF8FFFF800000000000000003FF4FFFFC00000000000000007FEDFFFFC0000000000000000FF2FFFFFE0400000000000081FF7BFFFFF0200000000000001FAFCFFFFE0080000000000403F3FFFFFFF0040000000000803FFFCFFFFFC01000000000200FCFFDFFFFFE00600000001801F9FDCFFFFFF00040000000001FBFDEFFFFFF80010000060003EFFFEFFFFFFC00009CE40000FEFFFEFFFFFFE000000000003F";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_bit_number = 3;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC97FFFFFFFFFFFFFFFFFFFFFF70F8FFFFFFFFFFFFFFFFFFF89FFF9CFFFFFFFFFFFFFFFFFE5FFFFFDFFFFFFFFFFFFFFFFFF7FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFDFFFFFFFFFFFFFFDFFFFFFFFFCFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFDFFFFFFFFFFFFFBFFFFFFFFFFBFFFFFFFFFFFFFBFFFFFFFFFF7FFFFFFFFFFFFFEFBFFFFFFFCFFFFFFFFFFFFFFEFAFFFFFFF9FFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243 .mem_init2 = "FFFFFFFFFFEF3BFFFFFFFFFFFFFFFFFFFFFF779FFFFFFFFFFFFFFFFFFFFFFB7DFFFFFFFFFFFFFFFFFFFFFFBFEFFFFFDFFFFFFFFFFFFFFFFFFEFFFFF9FFFFFFFFFFFFFFFFCFFFFFFF7FFFFFFFFFFFFFFFFCFF7FFFEFFFFFFFFFFFFFFFFFCFF3FFFFFFFFFFFFFFFFFFFFFCFF3FFFEFFFFFFF3FEFFFFFFFEFF7FFFBFFFFF69010ABFFFFFF7FBFFFFFFFF6A0000047FFFFE7FDFFF3FFFE400000012FFFFE7FDFFEFFFC80000000033FFFF7FFFFF7FF500000300008FFFF7FBFFDFFE00024C115003FFFF7FBFFFFFD00157FFFDC009FFF7FDFFDFFC022FFFFFFFC01FFF7FDFFBFFC00FFFFFFFF501BFF7FBFFBFFE1FFFFFFFFFF40DFE7FFFFFFFFFFFFFFFFFFF003FE";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243 .mem_init1 = "7F3FE7FFFFFFFFFFFFFFD80FE7F3FEFFFFFFFFFFFFFFFF807F7EFFDFFFFFFFFFFFFFFFFE03E7DFFFFFFFFFFFFFFFFFFFC81FFAFFFFFFFFFFFFFFFFFFFE41CFDFFFFFFFFFFFFFFFFFFFF21DC7FFE7FFFFFFFFFFFFFFFF95E0FFFE7FFFFFFFFFFFFFFFFEFE7FFFF7FFFFFFFFFFFFFFFFFFAFFFFEFFFFFFFFFFFFFFFFFFF81FFFF7FFFFFFFFFFFFFFFFFF013FFF3FFFFFFFFFFFFFFFFFE005FFFBFFFFFFFFFFFFFFFFFC003FFF7FFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFF80007FFBFFFFFFFFFFFFFFFFF8000BFF9FFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFE00007FFDFFFFFFFFFFFFFFFFC00000FFCFFFFFFFFFFFFFFFFC00003FFDFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243 .mem_init0 = "FFFFFFFFFF800000FFFFFFFFFFFFFFFFFFFC00000FFE7FFFFFFFFFFFFFFF8000017FFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFF0000007FFBFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFF000000FFF9FFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFF8000007FFCFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFC000007FFF7FFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFC00001FFFFFFFFFFFFFFFFFFFE00001FFFFBFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFE00000FFFFDFFFFFFFFFFFFFFF00003FFFFF7FFFFFFFFFFFFFF00001FFFFF7FFFFFFFFFFFFFF80001FFFFF7FFFFFFFFFFFFFF00001FFFFFBFFFFFFFFFFFFFF8";
// synopsys translate_on

// Location: M10K_X76_Y9_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267 .port_a_first_bit_number = 3;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267 .mem_init3 = "FFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFCFFFBFFFFFFFFFFFFFFFFFFFF0BFF1FFFFFFFFFC7FFFFFFFFFCEFF97FFFFFFF2001EFFFFFFF8F7FBFFFFFFFC6011007FFFFFE27FCFFFFFFA806040B2FFFFFA77F97FFFFE0001800827FFFFA73F8FEFFF80000C020007FFFC33FCDFFFF00001802000BFFFA3BF81F7FE08004040C0067FFA1FF8DCFFD0301003030103FFE1BF0FDFF8C041010404001FFC1BFCFD3F0101C040001404BFC19F4683F01010300101030BF81DF06F7F004008000400C00F43FF0D87F003018000200800F03DE0D53F002002000200201F07FC1D97F018000001800000283DC1F37F04068080606";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267 .mem_init2 = "80C0103BC1F33F101020310183031107903F3FFC0100C040000C04107903E3FF00400100040000010FD83CEFF03000000100010030FD07EF7F06000080600008071FA0FFDFF01800200180020011FC0FDFFF20600002020000217FB1FDBFF0808180800808080FFF5F84FF000060608086020FFFFFF80FF0203018020301800FFFFF004F00C000000C004001FFFFE00130010000001000007F7FFF00000030140002014001F83FFFFFB00C004000C000005FC0FFFFEB0001808030180803FE0FFFFFF0208606020840607FF03FFD3F0000001082000208FF81FFAFF20600208040020817F81FFBFF00800080180000011F80FDFFF0200008020000C031FA0FFC";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267 .mem_init1 = "FF03000040300004010FF07EF7F00800004000010410FD83CEFFD040080D040000D107903E3FF040030300003030907903F3FF020200006064040103BC1F33F018182000018200383DC1F37F000000000000801607FC1D97F001018000201803F03DE0DD3F806000000600404FC3FF0D87FC0400300000030BF81DF06B7F810480C01040007FC19FC683FA0080040000107FFC1BFCFD3FC0300413030043FFE1BF0FDFFE0000200000007FFA1FF8DCFFF200018000005FFFA3BF81F7FFE0000406004FFFFC33FCDFFFFE2001002029FFFFA73F8FEFFFF9406060A8FFFFFE77F97FFFFFF16801027FFFFFE27FCFFFFFFFF400227FFFFFF8F7FAFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267 .mem_init0 = "FFFFFFCEFF97FFFFFFFFFFFFFFFFFFF0BFF1FFFFFFFFFFFFFFFFFFFFCFFFBFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFF7FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N33
cyclonev_lcell_comb \VGA_R~12 (
// Equation(s):
// \VGA_R~12_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267~portadataout  & ( 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243~portadataout ) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219~portadataout ))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267~portadataout  & ( (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243~portadataout  & !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219~portadataout ))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a195~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a219~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a243~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a267~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~12 .extended_lut = "off";
defparam \VGA_R~12 .lut_mask = 64'h55330F0055330FFF;
defparam \VGA_R~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N18
cyclonev_lcell_comb \VGA_R~48 (
// Equation(s):
// \VGA_R~48_combout  = ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (((\VGA_R~12_combout ))) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315~portadataout )))))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339~portadataout  & !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]))))) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a291~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a315~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a339~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(!\VGA_R~12_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~48 .extended_lut = "on";
defparam \VGA_R~48 .lut_mask = 64'h0F0F550F0F0F3300;
defparam \VGA_R~48 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = "128A3FFFFFFFFFFFFFFFFFFFA180AFFFFFFFFFFFFFFFFFFFE58393FFFFFFFFFFFFFFFFFFFFC5DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE53FFFFFFFFFFFFFFFFFFFFFCC063FFFFFFFFFFFFFFFFFFFFAFFF6FFFFFFFFFFFF3FFFFFFC7FFFD7FFFFFFFFFFEBFFFFFFBFFFFF5FFFFFFFFFFC3FFFFFF3FFFFFEFFFFFFFFFF81FFFFFF7FFFFFFFFFFFFFFFF85FFFFFCFFFFFFFFFFFFFFFFF07FFFFFDFFFFFFFFFFFFFFFFC05FFFFF7FFFFFFF9FFFFFFFFA05FFFFF7FFFFFFFEFFFFFFFFE07FFFFF7FFFFF1FFFFFFFFFF805FFFFEFFFFFE9FFFFFFFFFF005FFFFDFFFFFE1F0E71BFFFF807FFFFEFFFFFF39C2F1E5FFF007FFFFDFFFFFC345B8039FFF00BFFFFFFFFFFE75F9412DA7F817FFFFDFFFFFE3389FFFE37F82FFFFFDFFFFFE";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = "7E2BFFFFA73E5FFFFF9FFFFFC38FBFFFFE1CA9FFFFFDFFFFFF1FFBFFFFFDFD7FFFFF9FFFFFE1FFBFFFFFFBBFFFFFFDFFFFFF8FFBFFFFFFBEFFFFFF9FFFFFF4BF7FFFFFE7FFFFFFFBFFFFFFA3F3FFFFFADAFFFFFFFFFFFFFEFFBFFFFF50D3FFFFFCFFFFFFFFFFFFFE3379BFFFFFCFFFFFFFFE7FFFEEFFFDFFFFFFFFFFFFFFF7FFE7FFFFE7FFFFF7FFFFFFFFFFFC67FFBF7FFFFFFFFFFFFFFFFFFBFFF7FBFFFFF7FFFFFFFBFFFBBFFF7F9FFFFF9FFFFFFFFFFD4FFFFFFCFFFFFDFFFFFFFFFFDBFFFFFFDFFFFFFFFFFFFE7FFB3FFFFFFCFFFFFE3FFFFFF2FE67FFFF3FFFFFFFFBFFFFFE5FEFFFFFFBFFFFFFFFF7FFFF8F1CBFFFFF9FFFFFFFFEDFFFF1FDB7FFFFFC";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = "FFFFFFFFF9FFFC7FEB7FFFFFFFDFFFFFFFF7FE0FFF4FFFFFFF7DFFFFFFFE0003FF9DFFFFFFFBDFFFFFFFD001FFF79FFFFFFFAFFFFFFFFFFFFFFEB37FFFFFFC5FFFFFFFDFFFFFF23FFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFBFFFFFFF3FFFFFFEFBFFFFFFFFFFFFFFFFFFFF7EBFFFFFFFFFFFFFFFFF7FFFF9E3FBFFFFFFFFFFFFFFF7FFFF1F7FFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF9FFFEFFFFFFFFFFFFFFFFFFFF4FFFEFFFFFFFFFFFFFFDFFFFFC7FFEFFFFFFFFFFFFFFDFFFFFC03FEFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFF05FFFFFFFFFFFFFFFFEFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = "FFFFFFFFFFFFFFF385EC6008BFFFFFFFFFFFFFFF4D50B74D5FFBFFFFFFFFFFFFFFED8AB61157BFFFFFFFFFFFFFF960DF9C328FFCFFFFFFFFFFA67AE35A96B8FFE7FFFFFFFFFD86935384F427BFFFFFFFFFFFACA3AC2348FEFBFFFFFFFFFFFD0D045EC48FC2DE7FFFFFFFFFB1872A23D71A97E7FFFFFFFFFCC90453B71A0E880FFFFFFFFF9BF1EEF93FD3609A7FFFFFFFFA711B47E099D124037FFFFFFF41FCA7BCCE168BC8DFFFFFFFFF1AFD5FA69B495183DFFFFFFE36A5D6F6C72E493087FFFFFFEF18BD92966AABF0BECFFFFFFE462A58689C86A49598FFFFFFEBB9A31A7FDA60F811DFFFFFFE41E57FF9412A120F7BFFFFFFEAD729EA750EEAC333FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = "FE7FDABCE851DC893FFFFFFFFFEF21BA01802AABAFFFFFFFFFFEA769973AE1B57FFFFFFFFFFFFC13B82EE34D4DFFFFFFFFFFFFD24EA7AA531CC6FFFFFFFFFFF9F0DADB7FFDB14FFFFFFFFFFFF644636482E535FFFFFFFFFFFDB14F56A12746DFFFFFFFFFFFCF10C07971797DFFFFFFFFFFF8AA4E6666F93DFFFFFFFFFFFFA37FAF7E3F2ADEFFFFFFFFFFFE2D3F421D8911FFFFFFFFFFFFEB5354EC8D004FFFFFFFFFFFFE3D8429889CF23FFFFFFFFFFFEE233E484869B3FFFFFFFFFFFFD412199612273FFFFFFFFFFFF3E0ADB1FA27E2FFFFFFFFFFFF99CE83F3D90117FFFFFFFFFFBC449DAC66F69D7FFFFFFFFFFFF1A0B295EB6DC3FFFFFFFFFFDED51FD295";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = "80041FFFFFFFFFFFAA5B64C2E59748DFFFFFFFFFF5337FA4CCB4B41FFFFFFFFFFFF4BD92164CD335FFFFFFFFFFFF376E1D7D9C3017FFFFFFFFFFFBA7C98D16F0C0BFFFFFFFFFFFF637673A1161D7FFFFFFFFFFCFB1ECE8E558A07FFFFFFFFFFE795A03310C0CFCF3FFFFFFFFFF7914CA02B13FCFFFFFFFFFFFFF00DC100639607F81FFFFFFFFF4014199FA203FEC17FFFFFFFF01E60DF396043D4E3FFFFFFFF01AFDEF829127C771FFFFFFFF7C5B81E5E00062F41FFFFFFFF75B040B0578449909FFFFFFFF6F50401B2A8192005FFFFFFFF0C830107880081174FFFFFFFF08003703C90000B25FFFFFFFFDC029C7F814033DD7FFFFFFFF63820041435E284DFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = "FFFFFFF8191000208140CD9FFFFFFFFF9AC4820905BC9435FFFFFFFFFFD28A008FAE585CBFFFFFFFFFBF7A204251C6A7FFFFFFFFFFFDFE40A00C20F1FEFFFFFFFFFFDFDE10CA504DDFE7FFFFFFFFFEBF000001C2AFFC3FFFFFFFFFC3E0028012713FC3FFFFFFFFFFFE07E80E8C6FFFFFFFFFFFFFF74400091599FFFFFFFFFFFFFFAC40F2653B0FFFFFFFFFFFFFFD8C838051E5FDFFFFFFFFFFFFB060000E7A7FFFFFFFFFFFFFF9530001AB47FFFFFFFFFFFFFFE388100A497FFFFFFFFFFFFFFDBBA241158FFFFFFFFFFFFFFFE4923FBCCFFFFFFFFFFFFFFFFF0B46C887BFFFFFFFFFFFFFFFF95609049FFFFFFFFFFFFFFFFFE400044BFFFFFFFFFFFFFFFFFFDE";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 3;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171 .mem_init3 = "67D01FFD7F00027FC6FF370D71E1C3FFD7F0004FFFD2A01E38CCCABFFD7F0009FF4CB9F45100004BFFDFE8013FFFEED4A4E0007C7FF8FF8027FFBFFB7BF00007E3FF9FF804FFFBFC802480005087FAFF409FFE74C641240000407F8FFC13FF9F68EFAF800025EFFAFF027FFBF83765700000C3FF9FF84FFF1FF8D4240000627FF3FF49FFF7FE09A100000509FF5FFB3FFE3EA85F000001383FF7FFE7FFE7EB590000001BFBFF5FFCFFFDFFACB8000002A71FEFFFFFFFFFFC890000005549FEBFFFFFFE7F4ED000001574D7CBFFEFFF8FFB2E000007714CFCFFFDFFFCFF7A200000D4147FDFFFEFFFCFF84700000302CBFAFFFE7FF5FFC030000375E54FAFFFE7";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171 .mem_init2 = "FF7FF5B300005A3B62F5FFFF7FFFFF9188000790D08FFFFFFFFEFFFCC78000A68F9FE7FFFFBFE7FFE858000C80F3FCFFFFFDFE7FFF024001593153CFFFFF9FEFFFE2AC00373248B8FFFFFCFEBFF80AC00011CEFF3FFFFFCFDFFFF1AC00643A87EDFFFFFF7DBFFF40E0158F437E3FFFFFF79BFFF8740221AA6FC7FFFFFFA5BFFF81E028423D7BFFFFFFFB1BFFF93A00EEA86F7FFFFFFFB1FFFFE179C23C7FE5FFFFFFFC8BFFFF686FC02BFCFFFFFFFFDCFFFFF875A6CCE3BFFFFFFFFEC7FFFF26A2024F76FFFFFFFFF27FFFF1359CD7FE5FFFFFFFFF41FFFF7C93CD97BFFFFFFFFFFC5FFFFFF723BEF07FFFFFFFFFF7FFFFFFF6F7FE5FFFFFFFFFFFFFFFFFFF77";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171 .mem_init1 = "FFAFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFF2FFFFFFFFFFD5FFFFFFFFFFFFE7FFFFFFFFF17FFFFFFFFFFFFE7FFFFFFFFE6FFFFFFFFFFFFFFCFFFFFFFF99FFFFFFFFFFFFFFC7FFFFFFC7FFFFFFFFFFFFFFFD5FFFFFF19FFFFFFFFFFFFFFFFE7FFFF827FFFFFFFFFFFFFFFFACFFF019FFFFFFFFFFFFFFFFFF6001BFFFFFFFFFFFFFFFFFFFFFCF2B7FFFFFFFFFFFFFFFFFFFFA92FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFF7BFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171 .mem_init0 = "FFFFFFFFFFFFFF3BF33FFFFFFFFFFFFFFFFFFFE8FF77FFFFFFFFFFFFFFFFFFFFFDF3BFFFFFFFFFFFFFFFFFFFFFF7BBFFFFFFFFFFFFFFFFFFE7B79BBFFFFFFFFFFFFFFFFFFF793D77FFFFFFFFFFFFFFFFFFEF7DCF7FFFFFFFFFFFFFFFFFFDDFFE7BFFFFFFFFFFFFFFFFFFDDFF7F7FFFFFFFFFFFFFFFFFFDDFEFE7FFFFFFFFFFFFFFFFFFDCFEFEFFFFFFFFFFFFFFFF517EE7EFCFFFFFFFFFFFFFFFE4E5767E7BFFFFFFFFFFFFFFFCFFE7FF4F1FFFFFFFFFFFFFFFBFFFD7BBE3FFFFFFFFFFFFFFE78E7EBFFEFFFFFFFFFFFFFFFEF395F0FFCFFFFFFFFFFF85CF9D677F787FFFFFFFFFFFE2727B98FFF7E7BFFFFFFFFFFE7FF33F0FEBFFFFFFFFFFFFFFBFFFC760FF";
// synopsys translate_on

// Location: M10K_X76_Y32_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = "99FB367FFFFFFFF3E51EE41FCFDFFEF2FFFFFFFF79D0FE41F32ECFFFD7FFFFFFFF939BE01EFAD9FFFF9FFFFFFDF43E9F01EFEC9FFFFEFFFFFFBE87F7F81EFCDBFCF3FFFFFFFDB07F8F81EFEE7EDFAFBFFFFF7E0FE4E41F7EFFA802BDFFFFFF60FF26C1F7AFF60009FFFFFFB60FFF741FCBFF78004F3FFFF340F3EF60FF5FF9E00273FFFFB40F3FFF0FFBFFF2001FFFFFF300F7FFF8FDFFFFE400FDFFFF320FBE7F264FFE7F2001FFFFFF20FCE7F395FF5AF9007EFFFF3C07E7FFC07FCB03DA00FFFFF9907F8FFFFFFA8E3EE83E7FFFFD87F3FFFFFF61FFFDC077FFFEFC3E7FE7FFEC1FF7661F3FFFEF1B0FF1A7FE83FE32143BFFFF7A6EFDD0BFC83F13A063FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = "FFCFE03FA8E3FE03EFFB07FBFFF9FFFFF61FBFB07CF99F5FBFFC7FFFFE41FCFB07FFDC807CFFAF147FF83FE3B079F5FFFFEFF9E0CBFC83F1F907DF1FFFE9FFFECE6FD83E9DF03DFBFF8B3FE790FA7D03CF1C03E2788AFFFF7E1FDFC03DFDC83FEB3CFFFFEEC1FE3C03DF9EC3FDFBFFFFFDE03F93D03DF5FA1F9E7FFFFFEC83E2DD03F61FF1F0F7FFFFFEC03EF9C83F03FFF07CFFFFFFCC03DFFF03FE3FEC77BFFFFFFCC03DFFEC1FF7FF81F3FFFFFFED03DFBF21FC7FFFFFBFFFFFFCD83E75FF0F4FFFFF9FFFFFFFFC83F55FDF99FF87F3FFFFFFFFF03FD7FE037FC5AF7FFFFFFFF641FFBFFC1FF9E0FBFFFFFFFEF61FC7FFFFFFE3F7CFFFFFFFF3F0FDFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = "FC3F7DFFFFFFFFBD689FF87FFC87F9F7FFFFFFF9EE1BFED0FFB07FC6FFFFFFFFBF80FF8E2FF807EA77FFFFFFEFFFFFF51E5F807DF7BFFFFFFC7FFFFE43F7F60FBF3BFFFFFFFF87FFC83FBF60FBFBBFFFFFFBC5AFFE07FC760FFFBBFFFFFFF9E0FF907E2F60FBE3FFFFFFCFE3F7FA07CFB807FD77FFFFFCFC3F3F807BE3B07E377FFFFF9C87F9FA07FF3907FD67FFFFFDB07FC7E07FF3D87F8F7FFFFFB807EA7A079FBFC3F3CFFFFFFB807DF7807FF3FF3C7DFFFFFFF60FBF3B07E0FF9657DFFFFFFF60FBEBC07FD73CFCF3FFFFFFF60FFFBD83FBEFF87F7FFFFFFF60FBE3F43F0E47FF9FFFFFFFBC07FDFFF1E1EE8FC7FFFFFFFDB07E37FAE2B9FD7BFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = "9907FD7BC16F3FF03FFFFFFFF9D87F8F7F83E7FFFFFFFFFFFFCFC3F7CC7FFEFFFFFFFFFFFFFCFF3C7CE1FEBFFFFFFFFFFFFFEF9657DF8FC7FFFFFFFFFFFFFFFCFCF7FF67FFFFFFFFFFFFFFFFF87F7FFFFFFFFFFFFFFFFFFFC7FF8FFFFFFFFFFFFFFFFFFFFE8FE7FFFFFFFFFFFFFFFFFFFFFD797FFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7037FFFFFFFFFFFFFFFFFFFFF7A2FFFEFFFFFFFFFFFFFFFFFA3540CFBFFFFFFFFFFFFFFFFD2AF9B53E7FFFFFFFFFFFFFFF92CE4F187BFFFFFFFFFFFFFF67FB2E1C6F";
// synopsys translate_on

// Location: LABCELL_X45_Y30_N0
cyclonev_lcell_comb \VGA_R~13 (
// Equation(s):
// \VGA_R~13_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171~portadataout 
//  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147~portadataout  
// & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123~portadataout ))))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~13 .extended_lut = "off";
defparam \VGA_R~13 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \VGA_R~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N0
cyclonev_lcell_comb \VGA_R~15 (
// Equation(s):
// \VGA_R~15_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \VGA_R~13_combout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\VGA_R~48_combout ) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \VGA_R~13_combout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & (\VGA_R~14_combout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\VGA_R~48_combout ))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\VGA_R~13_combout  & ( (\VGA_R~48_combout  & 
// \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\VGA_R~13_combout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & (\VGA_R~14_combout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\VGA_R~48_combout ))) ) ) )

	.dataa(!\VGA_R~14_combout ),
	.datab(!\VGA_R~48_combout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(gnd),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\VGA_R~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~15 .extended_lut = "off";
defparam \VGA_R~15 .lut_mask = 64'h535303035353F3F3;
defparam \VGA_R~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N1
dffeas \VGA_R[3]~reg0 (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_R~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_G[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[3]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y33_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_bit_number = 4;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292 .mem_init3 = "FFFE0007FFF8000DFDFE01FFFFFF8000FFFE00007FEDE00FFFFFF0001FFF800002BFFE01FFFFFE8003FFE0000003F7E01FFFFFF0007FFC0000001FFF01FFFFFC0007FF80000000FEF01FFFFFE000FFF00000000FFF02FFFFFC001FFC000000007FF03FFFFF4003FF8000000007EF01FFFFF0003FF8000000007FF03FFFFF8007FF0001240007FF05FFFFF000FFE000FFE0003FF03FFFFF001FFC001FFF8003FF0BFFFFC001FF8007FFFC003FF2FFFFFE023FF000FFFFC003FF7FFFFF8073FF001FFFFE003FEEFFFFF403BFE003FFFFE003FFBFFFFF007FFC007FFFFE003FFBFFFFF0037FC00FFFFFF003FFFFFFFF800FF801FFFFFF003FAFFFFFF001FF803FFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292 .mem_init2 = "FFF003FBFFFFFE001CF003FFFFFF007CFFFFFFD003F7007FFEFFF007BFFFFFFC003FE007FE07FF0077FFFFFFC007FE00FFC07FE0067FFFFFFE007FC00FF807FE004FFFFFFFE00FFC01FF807FE00BFFFFFFFE00FF801FF007FE00FFFFFFFFE00FF803FF007FC01FFFFFFFFC01FF803FE007FC007FFFFFFFC01FF003FE00FFC00FFFFFFFF801FF003FE01FF805FFFFFFFFC03FF007FF03FFC03FFFFFFFFC03FF007FF07FFE0FFFFFFFFF803EE007FF8FFE60FFFFFFFFF803FB007FFFFFE60FFFFFFFFF803FA807FFFFFC22FFFFFFFFF807FD807FFFFF801FFFFFFFFFA07FEC07FFFFF807FFFFFFFFFE07FE607FFFFF001FFFFFFFFFE07FE003FFFFE00FFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292 .mem_init1 = "FC07FE003FFFFC00FFFFFFFFFFD07FE001FFFF800FFFFFFFFFFE07FE001FFFE002FFFFFFFFFFE87F6000FFF8005FFFFFFFFFFF27E20007FE0001FFFFFFFFFFFF7F6000104000BFFFFFFFFFFFBFFF000000001FFFFFFFFFFFFCFFF1C0000003FFFFFFFFFFFFF7FF1E0000007FFFFFFFFFFFFFFFF9F000000BFFFFFFFFFFFFFBFF8E000001FFFFFFFFFFFFFFE7FC6300003FFFFFFFFFFFFFFF1FC0100003FFFFFFFFFFFFFFFFFE0000017FFFFFFFFFFFFFFFEBF000007FFFFFFFFFFFFFFFFF8FC0001BFFFFFFFFFFFFFFFFFE9F00067FFFFFFFFFFFFFFFFFFE3B071FFFFFFFFFFFFFFFFFFFF9002FFFFFFFFFFFFFFFFFFFFFFD2FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE5FFE7FFF";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340 .port_a_first_bit_number = 4;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9FFFFFFFFFFFFFFFFFFFFFEC006FFFFFFFFFFFFFFFFFFFE0FFFF0FFFFFFFFFFFFFFFFFFCFE0DFF3FFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340 .mem_init1 = "FFD7CDA007D7FFFFFFFFFFFFFFF1E850000F7FFFFFFFFFFFFFFF721400001CFFFFFFFFFFFFFFDD02000000E7FFFFFFFFFFFFFF40A0000003FFFFFFFFFFFFFCE0100000001DFFFFFFFFFFFFDA0300000000FFFFFFFFFFFFFB0000000000077FFFFFFFFFFF60000000000079FFFFFFFFFFCC000000000007FFFFFFFFFFF9C0200000000074FFC7FFFFFF3006000000C00767F33FFFFFF600C000001F8073FEABFFFFFFC000000003FE0733D43FFFFFCE018000003BF871BB1FFFFFFF8000000001EBC71AA27FFFFF9C030000000E3F70F03FFFFFFF0000000000E47F0E00FFFFFFB8060000000797F0602FFFFFF200000000003B0E0606FFFFFF600000000003E6";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340 .mem_init0 = "70701FFFFFF700C00000001CC3820DFFFFFE400000000001E99C28DFFFFFFC00000000000E31C30DFFFFFEE00800000000F66E303FFFFFFC0180000000064CE311FFFFFE801800000000719738BFFFFFE8000000000003B3739BFFFFFC8000000000003A67B03FFFFFC8000000000003CCBB27FFFFFFC000000000001D99AB7FFFFFDC000000000001E31E0FF8FFFFC000000000000E63E2F8EFFFD8010000000000F0FF6FB93FFF80300000000007D3FFFF3BFFFC0300000000003D70FFB9FFFFC0100000000001FE00038BFFD80300000000001FE00038BFFF80300000000003D700031FFFFC0300000000007030003B7FFFC010000000000E47C001FFFFF8";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316 .port_a_first_bit_number = 4;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316 .mem_init3 = "030000000000E9BF807C7FFDC010000000001F31FFFF7FFFFC000000000001861BBE17FFFFC000000000003CCBB1E7FFFFF800000000000319FB0BFFFFFC8000000000007B3339FFFFFFC800000000000776738BFFFFFE80100000000066C6303FFFFFE801800000000F99E301FFFFFFE01800000000C31C38FFFFFFEE00800000001E638285FFFFFFC00000000001CC38609FFFFFF400800000003D870700FFFFFF700C0000000333E0607FFFFFF600000000007A7F0702FFFFFFA0000000000E47F0F817FFFFFB8060000000C1E70FC37FFFFFF0000000001D7C71B607FFFFF9C0200000039F071B29BFFFFFF8000000003FC0733903FFFFFCE018000001F0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316 .mem_init2 = "0737D79FFFFFFC00000000000076FFB3FFFFFFE00C0000000007FFFFFFFFFFFB8060000000007DFFFFFFFFFF9C020000000007FFFFFFFFFFFCE0000000000039FFFFFFFFFFF60000000000037FFFFFFFFFFFB002000000007FFFFFFFFFFFFDA0300000000FFFFFFFFFFFFFCE0100000001DFFFFFFFFFFFFFF40A0000003FFFFFFFFFFFFFF9D02000000E7FFFFFFFFFFFFFF741400001DFFFFFFFFFFFFFFF1E850000F7FFFFFFFFFFFFFFFF7CDA007D7FFFFFFFFFFFFFFFF4FE0DFF1FFFFFFFFFFFFFFFFFE0FFFF07FFFFFFFFFFFFFFFFFFEC006FFFFFFFFFFFFFFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFC7FBFFFFFFFFFFFFFFFFFFFFFA0019FFFFFFFFFFFFFFFFFFFB000017FFFFFFFFFFFFFFFFFEC000005FFFFFFFFFFFFFFFFFE00000017FFFFFFFFFFFFFFFE40000000BFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFF4000000000FFFFFFFFFFFFFFE8000000001FFFFFFFFFFFFFFE000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316 .mem_init0 = "0000000FFFFFFFFFFFFFF401000000007FFFFFFFFFFFFE800000000003FFFFFFFFFFFFF003800000002FFFFFFFFFFFFE000000000001FFFFFFFFFFFFC000000000000FFFFFFFFFFFE800000FC00000FFFFFFFFFFFF000017FF400003FFFFFFFFFFE0000FFFFE00005FFFFFFFFFF40001FFFFF80001FFFFFFFFFD0000FFFFFFE0003FFFFFFFFFE0003FFFFFFF8003FFFFFFFFE8000FFFFFF7FC002FFFFFFFFF0001FFFFFFDFC000FFFFFFFFC0007FFFFFFB7E001FFFFFFFF8000FFFFDFFDFF001FFFFFFFF0001FFFFE7FFFF000FFFFFFFE0007FFFFFFFFEF801FFFFFFFC000FFFFFDEFF7F800FFFFFFF8001FFFFA077FBFC01FFFFFFD0003FFFC001BFFBC01FFF";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196 .mem_init3 = "DFFE1FFFFFFFC00000000003FBFF81FFFFFFFE0000000002FF3FFC0FFFFFFFFC00000000BFF7FFC0FFFFFFFFF00000003FFEFFF00FFFFFFFFF8000001FFFEFFF82FFFFFFFFFFF0002FFFFFFFF02FFFFFFFFFFFF33FFFFFFFFD01FFFFFFFFFFFFFFFFFFFDFFE05FFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF3FD00FFFFFFFFFFFFFFFFFFFF7FA017FFFFFFFFFFFFFFFFFFFFE801FFFFFFFFFFFFFFFFFFFF7A003FFFFFFFFFFFFFFFFFFFF68005FFFFFFFFFFFFFFFFFFFE7000BFFFFFFFFFFFFFFFFFFFF4002FFFFFFFFFFFFFFFFFFFFE8007FFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFF805FFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196 .mem_init2 = "FFFFFFFFFFFF81BFFFFFFFFFFFFFFFFFFFFFF86FFFFFFFFFFFFFFFFFFFFFFE9BFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF09AFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196 .mem_init1 = "FFFFFFFFFFFFFFFF27FFCBFFFFFFFFFFFFFFFFFFCE0000E5FFFFFFFFFFFFFFFFE600000063FFFFFFFFFFFFFFF180000009CFFFFFFFFFFFFFFF400000013F3FFFFFFFFFFFFFD000000027FD7FFFFFFFFFFFF400000004FFF7FFFFFFFFFFFC800000009FFFCFFFFFFFFFFF8000000013FFFF7FFFFFFFFFF4000000027FFFFDFFFFFFFFFF800000004FFFFFE7FFFFFFFF9000000009FFFFFFBFFFFFFFF2000000013FFFFFFFFFFFFFFF4000000027FFFFFFEFFFFFFFF800000004FFFFFFFF7FFFFFFD000000009FFFFFFFFCFFFFFFC000000013FFFFFE3FF7FFFFFA000000027FFFF6002FFFFFFF400000004FFFF577F53DFFFFE000000009FFFE7FFFFEEFFFFE80";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196 .mem_init0 = "0000013FFE7FFFFFE0FFFFC000000027FF87FFFFFFBFFFFF00000004FFE3FFFFFFFEFFFFC00000009FFCFFFFFFFFF1FFFE00000013FFDFFFFFFFFFBFFFA00000027FC3FFFFFFFFF5FFF80000004FFEFFFFFFFFFF87FF80000009FF1FFFFFFFFFFDFFFC0000013FCFF8C6FFFFFFD3FF40000027FAFB8D66FFFFFE7FFC000004FFFE1FF557EFFFE9FF0000009FF3FFCC575CFFFF7FE0000013FE7799E450CFBFF1FE8000027FDEB1B70D79F1FF0FF800004FFBDFEFE4FB3E3FFBFE800009FF3F3F5D95AFFFFFBFF800013FD6F29240CC47FFF9FE800027FBDF7E2A83FBFFFF8FE80004FF9FBB2BAC6319FFF97E80009FF7F1C3C741CEDDFF8FF80013FF7F7C5C75";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268 .port_a_first_bit_number = 4;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268 .mem_init3 = "FFFFFFFFFFFFFFFFF3FFF3FFFFFFFFFFFFFFFFFFFF6FFF3FFFFFFFFFFFFFFFFFFFFC7FF5FFFFFFFFFFFFFFFFFFFF41FF6FFFFFFFFFFFFFFFFFFFFCAFFDFFFFFFFEA00237FFFFFF81FFB7FFFFFF8180E027FFFFFA0FF9BFFFFFE7FC00043FFFFFA4FF87FFFFF3FFF001FC3FFFFE07F87EFFF8FFFFC07FFC3FFFE07F87FFFF1FFFF001FFF0FFFE07F81E7FE07FFE0007FFC7FFA05FCBFFFC01FF80E01FF83FFA01F4BDFFB80FE03F80FE00FF801F4AF7F3E0380FFE0380EFFC03FC3E7FFF8001FFF8001F1F401F82A7FFFE007FFFE007FCF403F81D3FFFF00FFFFF01FFEF803F0053FFFC007FFFC007FEF803F0083FFF0101FFF0101FF2841E1007FFE03C07FC03";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268 .mem_init2 = "C07FB003A0027FF80FF01F80FE01FA003C000FF603FF80E03FF80E00830200FF00FFFE000FFFE00000780007F01FFFF803FFFF8001030421FF03FFFFC03FFFFC000020000FF00FFFF000FFFF0000000002FF403FFC0407FFC0404021049FFF01FF01F01FF01F08002004FFFC07C03FC07C07F80000081FFFF0180FFF0180FFD00000006FFF8003FFF8003FFC08001001FFFE00FFFFE00FFFA0500300060010000001000000004000001004000000400400400000000F000281001028100001080006F000020400002040400040017F08000810000080008082001FF20400002040000204001001FF01000000100000000040002FF04000000400004060020000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268 .mem_init1 = "FF02000000200000021030421FF008001000000000000780007F80000408000040800830200FF001010200101020A003C000FF0204008020440805003A0027F008100000810000A841E1007F002000000200001E803F0083F000010000001003F803F0053F002008000200807F403F81D3F40010200001020FF401F82E7FC0004080000401FFC03F43E7FE4081000400000FF801F4AF7FB0200001020001FFA01F4BDFFC080020408002FFFA05FCBFFFF800008020009FFFE07F81E7FFF0000004007FFFFE07F87FFFFFE000800033FFFFE07F87EFFFFAC0204036FFFFFE4FF87FFFFFEAE81101FFFFFFA0FF9BFFFFFFF703C4FFFFFFF81FFA7FFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268 .mem_init0 = "FFFFFFCAFFDFFFFFFFFFFFFFFFFFFFF41FF6FFFFFFFFFFFFFFFFFFFFC7FF5FFFFFFFFFFFFFFFFFFFF6FFF3FFFFFFFFFFFFFFFFFFFF3FFF3FFFFFFFFFFFFFFFFFFFE5FFE7FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_bit_number = 4;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0DFFFFFFFFFFFFFFFFFFFFFB70F1FFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFF4000001BFFFFFFFFFFFFFFFF900000004FFFFFFFFFFFFFFFF4000000017FFFFFFFFFFFFFFD0000000007FFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFE80000000000BFFFFFFFFFFFF8000000000007FFFFFFFFFFFFC000000000003FFFFFFFFFFFF80000000000017FFFFFFFFFFD0000000000000BFFFFFFFFFFC00000000000003FFFFFFFFFF800000000000001FFFFFFFFFF000000000000003F9FFFFFFFC000000000000000F37FFFFFFC0000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244 .mem_init2 = "00000000000FF3FFFFFF400000000000000067BFFFFFE8000000000000000BFFFFFFFD00000000000000000FDFFFFFC00000000000000003FEFFFFF800000000000000003FEFFFFFC00000000000000001FFFFFFE800000000000000003FF7FFFE000000000000000002FFBFFFE0000000C0100000001FFFFFFA000008E01064000001FFBFFF80000B2000002800000FFBFFF0000340000001500000FFBFFF8002000000000240000FFBFFF000D000003000090000FFDFFF00000023C0190020000FFDFFC001000C80002800E000FFBFFC0020290000001400000FFBFF80020500000000B01C00FFBFF000010000000000C0A00FFBFF8000C000000000080000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244 .mem_init1 = "FFFFF00000000000000038000FF3FE00000000000000000001FF7FF00000000000000000001FEFFF00000000000000003820FDFFE00000000000000001C02F7FFF00000000000000000E03E7FFF00000000000000000741DFFFF000000000000000000837FFFE000000000000000000053FFFF80000000000000000003CFFFF00000000000000000007E3FFF0000000000000000000FFFFFF0000000000000000001FFFFFFC000000000000000003FFEFFFC000000000000000007FFFFFFC00000000000000000FFFF7FF800000000000000000FFFFBFFE00000000000000001FFFFBFFC00000000000000001FFFFDFFE00000000000000003FFFFDFFF000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244 .mem_init0 = "00000000003FFFFFFFF00000000000000007FFFFE7FF00000000000000007FFFFEFFF80000000000000007FFFFE7FF00000000000000007FFFFF7FF80000000000000007FFFFFFFFC0000000000000007FFFFF7FF80000000000000007FFFFF7FFE0000000000000007FFFFF7FFE0000000000000007FFFFF7FFF0000000000000007FFFFFFFFF0000000000000003FFFFF7FFF8000000000000003FFFFE7FFFC000000000000003FFFFEFFFFC000000000000001FFFFE7FFFA000000000000001FFFFFFFFFF000000000000001FFFFDFFFFF000000000000000FFFFCFFFFF000000000000000FFFFDFFFFF4000000000000007FFF9FFFFFA000000000000007";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 4;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220 .mem_init3 = "FFFFFFFFFF000000000000003FFF7FFFFFE800000000000001FFFFFFFFFF400000000000002FFEFFFFFFFE0000000000000EFFDFFFFFFFF0000000000000E7FDFFFFFFFF0000000000003E7FBFFFFFFFFE00000000000FFBF3FFFFFFFFC800000000017F3F7FFFFFFFFF80000000005FFDFFFFFFFFFFFE000000001FFF9CFFFFFFFFFFF600000005FFFE9FFFFFFFFFFFCC000003FFFFD3FFFFFFFFFFFFDF000FBFFFFFFFFFFFFFFFFFFFD90DBFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE400DFFFFFFFFFFFFFFFFFFFE8FFFCEFFFFFFFFFFFFFFFFFE1C0000E1FFFFFFFFFFFFFFFFEC000000D7FFFFFFFFFFFFFFEA000000017FFFFFFFFFFFFFFE80000000077FFFFFFFFFFFFFA00000000011FFFFFFFFFFFFC800000000004FFFFFFFFFFFFC0000000000007FFFFFFFFFFF4000000000000FFFFFFFFFFFF80000000000004F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220 .mem_init1 = "FFFFFFFFFF00000000000002FFFFFFFFFFE000000000000017FFFFFFFFF400000000000000FFFFFFFFFE8000000000000005FFFFFFFFE0000000000000001FFFFFFFFF0000000000000000FFFFFFFFE00000000000000017FFFFFFF800000000000000007FFFFFFE000000000000000003FFFFFFC000000000000000000FFFFFF80000000000000000017FFFFE4000000000000000000BFFFFF00000000000000000003FFFFA000000000000000000017FFF8000000000000000000003FFF8000000000000000000003FFFA000000000000000000015FFF100000000000000000002000104000000000000000000800008200000000000000000102041800000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220 .mem_init0 = "0000000000000003FC30000000000000000000007F07C04000000000000000080FF1FC00000000000000000000FE3FC00000000000000000000FC7FF01000000000000000207F87FFE0800000000000000007F87FFE000000000000000003FF0FFFF000000000000000007FF9FFFF800000000000000007FF8FFFF800000000000000007F81FFFFC0400000000000080FE61FFFFE0000000000000101FDE3FFFFF0080000000000403FBE2FFFFF0000000000000003E7E0FFFFFC00000000000000FFFE1FFFFFE00200000001001FFFC0FFFFFE000C0000004003FFFC1FFFFFF80008000040003E7FE1FFFFFFC00007CF80001FEFFE1FFFFFFF000000000003F";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N12
cyclonev_lcell_comb \VGA_R~16 (
// Equation(s):
// \VGA_R~16_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196~portadataout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268~portadataout )))) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268~portadataout  & \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244~portadataout  
// & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196~portadataout  & 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268~portadataout )))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196~portadataout  & 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268~portadataout  & 
// \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a196~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a268~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a244~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a220~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~16 .extended_lut = "off";
defparam \VGA_R~16 .lut_mask = 64'h4403770344CF77CF;
defparam \VGA_R~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N30
cyclonev_lcell_comb \VGA_R~44 (
// Equation(s):
// \VGA_R~44_combout  = ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (((\VGA_R~16_combout ))) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340~portadataout )))))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316~portadataout ))))) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a292~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a340~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a316~portadataout ),
	.datag(!\VGA_R~16_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~44 .extended_lut = "on";
defparam \VGA_R~44 .lut_mask = 64'h0F0F440C0F0F770C;
defparam \VGA_R~44 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "03FFFFE000000001EFFFFCC0007EC37F80000000071FFFFC000FA182FE000000003BFFFF8001FD7E87F000000001FFFFD8003FBFFF9FC00000000F7FFD8001F9FFFA3E0000000077FFF0007FC42FE3F0000000039FF300037E005F9F000000001FFF3000FFFFF9FEF800000000DFF3000EFFFFE1EFC00000000FFFB000FFFFFF9EDC000000006FF3000FFFFFFE07C000000006FF6001FFFFFFF38E00000000780E001FFFFFFFBCE00000000780E001FFFFFFFBCE000000007806001FFFFFFFF0E000000007803000FFFFFFFE7C000000006FFB000FFFFFFFFDC000000006FF3000EFFFFFFFFC00000000FFF3000FFFFFFFFF800000000DFF300037FFFFFFF000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "000001FFFF0007FFFFFFFF0000000039FFD8001FFFFFFBE0000000077FFD8003FFFFFDFC00000000F7FFF8001FFFFFFF000000001FFFFFC000FBFFEFE000000003BFFFCC0007EFF7F80000000071FFFFE0003FFFFE000000001EFFFFF60000FFFF8000000007BFFFFFF000037FC00000000177FFFFF300000000000000007DFFFFFFB8000000000000003F7FFFFFFBC00000000000001F87FFFFFFEE00000000000005EBFFFFFFFF70000000000001F67FFFFFFFF3800000000000FD7FFFFFFFFFFC00000000003E3FFFFFFFFFFAE0000000000FBFFFFFFFFFFFC70000000003E9FFFFFFFFFFFFBC00000000FAFFFFFFFFFFFFFBF00000007EFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "E7C000001FBFFFFFFFFFFFFFFF5F80001FC3FFFFFFFFFFFFFFFB7F807FE7FFFFFFFFFFFFFFFFE0FFFFE3FFFFFFFFFFFFFFFFFFF47FC3FFFFFFFFFFFFFFFFFFFFE3F8BFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFF000017FFFFFFFFFFFFFFFFFE80000017FFFFFFFFFFFFFFFEC00000003FFFFFFFFFFFFFFFA002BFD400FFFFFFFFFFFFFFE0038FFE1003FFFFFFFFFFFFF8005FFFFF201FFFFFFFFFFFFE00AFFFFFFEC03FFFFFFFFFFFC017FFFFFFFD01FFFFFFFFFFF001FFFFFFFFE41FFFFFFFFFFC027FFFFFFFFFA0FFFFFFFFFF00DFFFFE0000FD07FFFFFFFFF017FFFE000000F83FFFFFFFF80DFFFF00000003C0FFFFFFFF017FFF800000000E07FFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "0000003FFFFFFFFFFFFFFE8000000007FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF8000000003FFFFFFFFFFFFFFF800000000FFFFFFFFFFFFFFFFA00000000FFFFFFFFFFFFFFFFE00000000FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFE80000007FFFFFFFFFFFFFFFFFC000000BFFFFFFFFFFFFFFFFFE000001FFFFFFFFFFFFFFFFFFF800001FFFFFFFFFFFFFFFFFFFC0000BFFFFFFFFFFFFFFFFFFFD8003FFFFFFFFFFFFFFFFFFFFF1863FFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFF0CE07F37FFFFFFFFFFFFFFFFDF4203E77FFFFFFFFFFFFFFFF643E27DFFFFFFFFFFFFFFFFFE5C0000C437FFFFFFFFFFFFFFB10208F78C7FFFFFFFFFFFFFF60000790127FFFFFFFFFFFFFF1A0000832C7FFFFFFFFFFFFFF5200010FE0FFFFFFFFFFFFFFAB00000B2BFFFFFFFFFFFFFFF0F00000CCFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "FE6E000403FFFFFFFFFFFFFFFFC8C000256FFFFFFFFFFFFFFFFB040603A5FFFFFFFFFFFFFFFFA980233DBFFFFFFFFFFFFFFFF498003F37FFFFFFFFFFFFFFFE13C387F6FFFFFFFFFFFFFFFFD9BC3CFDFFFFFFFFFFFFFFFFFD7B87DC1FFFFFFFFFFFFFFFF1BF38FF06FFFFFFFFFFFFFFFF5A730FE7BFFFFFFFFFFFFFFFEC8E31FCE1FFFFFFFFFFFFFFFEE9061FDCFFFFFFFFFFFFFFFFF2DCE3FD8FFFFFFFFFFFFFFFFD308E3FBEFFFFFFFFFFFFFFFFD310C7F3FFFFFFFFFFFFFFFFFD2C1C7F71FFFFFFFFFFFFFFFFD5C78FEFFFFFFFFFFFFFFFFFFD60F1FCEFFFFFFFFFFFFFFFFFD70E1FDC7FFFFFFFFFFFFFFFFCA1E1F9BFFFFFFFFFFFFFFFFF8A3E7F98FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "FFFFFFFFFFFA23EFFB1FFFFFFFFFFFFFFFFFFA30FFB9FFFFFFFFFFFFFFFFFEAF0FF21FFFFFFFFFFFFFFFFFE4D9F741FFFFFFFFFFFFFFFFFF479FF6DFFFFFFFFFFFFFFFFF8870FE65FFFFFFFFFFFFFFFFF9471FEEBFFFFFFFFFFFFFFFFF8471FEE7FFFFFFFFFFFFFFFFFB071FEEFFFFFFFFFFFFFFFFFFB061FCF7FFFFFFFFFFFFFFFFFB0E0F8F7FFFFFFFFFFFFFFFFFB061F8E7FFFFFFFFFFFFFFFFFB071F8C7FFFFFFFFFFFFFFFFFB071F9C7FFFFFFFFFFFFFFFFFB171E9C7FFFFFFFFFFFFFFFFFB073C1D7FFFFFFFFFFFFFFFFFB053C1D7FFFFFFFFFFFFFFFFFB073C197FFFFFFFFFFFFFFFFF8073F1B7FFFFFFFFFFFFFFFFF8073F137FFFFFFFFFFFFFFFFF8";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "073F127FFFFFFFFFFFFFFFFF8071F327FFFFFFFFFFFFFFFFF807CF327FFFFFFFFFFFFFFFFF807CF327FFFFFFFFFFFFFFFFF903EFA67FFFFFFFFFFFFFFFFF9C3E7A6FFFFFFFFFFFFFFFFFF8C0F3AEBFFFFFFFFFFFFFFFFFC4073AC3FFFFFFFFFFFFFFFFFFA0F3AC3FFFFFFFFFFFFFFFFFE20F3A8BFFFFFFFFFFFFFFFFFE60F329DFFFFFFFFFFFFFFFFFDA0E22B3FFFFFFFFFFFFFFFFFC20E2235FFFFFFFFFFFFFFFFFCD0C3235FFFFFFFFFFFFFFFFFD98C3093FFFFFFFFFFFFFFFFFD39E7180FFFFFFFFFFFFFFFFFD79E7142FFFFFFFFFFFFFFFFFD81E7841FFFFFFFFFFFFFFFFFD29E7EC17FFFFFFFFFFFFFFFFDDBE7E87FFFFFFFFFFFFFFFFFCC621F27BFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "FFFFFFFFFFFFCCE31FFDFFFFFFFFFFFFFFFFFE0071F9C5FFFFFFFFFFFFFFFFE1C38FDC3FFFFFFFFFFFFFFFFE193CFE1EFFFFFFFFFFFFFFFFF39ACE117FFFFFFFFFFFFFFFFF3CBC03F67FFFFFFFFFFFFFFFFBFFE00F0FFFFFFFFFFFFFFFFFFEAE19507FFFFFFFFFFFFFFFFFFFF1C9A3FFFFFFFFFFFFFFFFFFBBCF12BFFFFFFFFFFFFFFFFFF8FFF401FFFFFFFFFFFFFFFFFFCFFF099FFFFFFFFFFFFFFFFFFEF9F29BFFFFFFFFFFFFFFFFFFFA04D96FFFFFFFFFFFFFFFFFFFFB8616FFFFFFFFFFFFFFFFFFFAE83137FFFFFFFFFFFFFFFFFFF703D27FFFFFFFFFFFFFFFFFFE500117FFFFFFFFFFFFFFFFFFF9C07C7FFFFFFFFFFFFFFFFFFFFA24C7FFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "FFFFFF9C65FFFFFFFFFFFFFFFFFFFFFB5D4FFFFFFFFFFFFFFFFFFFFFEA4BFFFFFFFFFFFFFFFFFFFFFF9EFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "FFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFE3F8BFFFFFFFFFFFFFFFFFFFF47FC3FFFFFFFFFFFFFFFFFFE0FFFFE3FFFFFFFFFFFFFFFFFB7F807FE7FFFFFFFFFFFFFFFF5F80001FC3FFFFFFFFFFFFFFE7C000001FBFFFFFFFFFFFFFFBF00000007EFFFFFFFFFFFFFFBC00000000FAFFFFFFFFFFFFC70000000003E9FFFFFFFFFFFAE0000000000FBFFFFFFFFFFFFC00000000003E3FFFFFFFFFF3800000000000FD7FFFFFFFFF70000000000001F67FFFFFFFEE00000000000005EBFFFFFFFBC00000000000001F87FFFFFFB8000000000000003F7FFFFFF300000000000000007DFFFFFFF000037FC00000000177FFFFF60000FFFF8000000007BFFFFFE00";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "F06FFFE000000000107FFFFFFE0BFFF8000000000003FFFFFFC17FFE0000000000043FFFFFF03FFF80000000000003FFFFFE0BFFE00000000000020FFFFFC17FF800000000000000FFFFF82FFF000000000000000FFFFF85FFC0000000000000087FFFF07FF80000000000000003FFFF0FFF00000000000000043FFFE17FC00000000000000041FFFC0FF800000000000000023FFFC1FF000000000000000003FFF81FE000000000000000000FFFC5FC000000000000000001FFF87F8000000000000000001FFF8BF80000000000001C0000FFF83F00000000000002200087FF0FE0000000000000000000FFF87E0000000000000020000FFF0FC00000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "008400087FF0FC00000000000010800007F18F800000000000010800043F00F800000000000001000003E103800000000000000000043830B00000000000002200000707870000000000000020000060F870000000000000400000400FC50000000000000400000001F83000000000000000000100FFE0000000000000005002002FFE00000000000000400C0007FFE0000000000000040000007FFE0000000000000000000003FF82000000000000000000001FFC4000000000000042385600FF80000000000000040085E40FF8000000000000000200FFA03F0800000000003C022007FE83F0000000000005E00010FFF81F000000000000FE00101FFFC1F8";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "80000000000BF010A1FFFC0F080000000000BF01083FFFE07080000000000BD00841FDFF87880000000000FD00003FFFF830000000000005F00003FEFF038800000000005D00221FFFFC78800000000007D001C3FF7F878000000000005E80021FFFFC3C400000000000F80001FFBFC18000000000002FC0010FFFF81C000000000000F80000FFDFC3C0000000000017E00003FFF81E100000000000BF00003FEFC1F080000000000BE80041FFFC3F0000000000007FC0040FF7C7F8400000000000FA00003FF87F8200000000000FE00001FBC7FC10000000000039F0000FFC3FE08000000000059680007DC7FF00000000000031F40201F87FFC1000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "005FC0400407FFE0800000000005FC0060187FFF0400000000001F4007800FFFF0100000000001E8007C00FFFF80C0000000001F001FF01FFFFF0000000000006003FFC1FFFFF0080000000000107FFFBFFFFFC02000000000020FFFFFFFFFFF00800000000041FFFFFFFFFFFC0100000000101FFFFFFFFFFFE0080000000403FFFFFFFFFFFF800000000301FFFFFFFFFFFFFE003C0001003FFFFFFFFFFFFFFA002B0D400FFFFFFFFFFFFFFFEC00000003FFFFFFFFFFFFFFFFE8000001FFFFFFFFFFFFFFFFFFF000017FFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N42
cyclonev_lcell_comb \VGA_R~18 (
// Equation(s):
// \VGA_R~18_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76~portadataout ))) ) 
// ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52~portadataout ) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76~portadataout ))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4~portadataout  & 
// ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52~portadataout ) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~18 .extended_lut = "off";
defparam \VGA_R~18 .lut_mask = 64'h00334747CCFF4747;
defparam \VGA_R~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = "F1FEFFFFFFFFFFFFFFFFFFF97FFF3FFFFFFFFFFFFFFFFFFFEA7C1FFFFFFFFFFFFFFFFFFFFFE033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFCC07FFFFFFFFFFFFFFFFFFFFF20005FFFFFFFFFFFFBFFFFFFE000017FFFFFFFFFFEBFFFFFFE000003FFFFFFFFFFC9FFFFFF8000002FFFFFFFFFFD9FFFFFE0000001FFFFFFFFFF39FFFFFE0000000BFFFFFFFFF79FFFFFC00000003FFFFFFFFCFBFFFFFC00000003FFFFFFFFFF9FFFFF000000002FFFFFFFFDFBFFFFF000000401FFFFFFFFBF9FFFFE000000601FFFFFFFFBFBFFFFF000001E007DF3FFFF3FBFFFFC000000C0140E0EFFF3FDFFFFC000001C17FFFFE5FFBF3FFFFA000003C7FC6163C3FBEFFFFF80000038FE7FFF97AFBCFFFFF8000003";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = "C697FFFF6EBD8FFFFF8000001C703FFFFEBA93FFFFFC000000C003FFFFFE6AFFFFFF8000001E003FFFFFFFEFFFFFF80000007007FFFFFFBEFFFFFF80000003003FFFFFB3E7FFFFFA0000001803FFFFE1E2FFFFFFE000000180FFFFF8E0F7FFFFFC000000000FFFFE7AFBBFFFFFC0000000007FFF9DFFFCFFFFFF000000001FFFF37FFBEFFFFFE000000000FFFCDFFF3F3FFFFF800000002FFFD9FFFBFBFFFFF400000003FFFEBFFF3FFFFFFF800000007FFCDFFFFBFDFFFFFC0000000FFFD9FFFFBFFFFFFFF0000000FFFB7FFFF3FFFFFFFF00000004FF67FFFFBFFFFFFFFE0000001BFCFFFFFBFEFFFFFFD00000005DBFFFFFDFFFFFFFFF40000000D7FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = "FEFFFFFFFC00000006FFFFFFEFFFFFFFFFF0000001EFFFFFFE7FFFFFFFFF0000001FFFFFFFFBFFFFFFFFD0000003DFFFFFFF9DFFFFFFFA000000397FFFFFFFCFFFFFFFC000000FC7FFFFFFF1FFFFFFFC000001E8BFFFFFFFDFFFFFFF0000001F07FFFFFFFDFFFFFFF80000A1C05FFFFFFFFFFFFFFF0000061001FFFFFFFFFFFFFFE00000E0803FFFFFFFFFFFFFFE00000E0003FFFFFFFFFFFFFFF00000F0003FFFFFFFFFFFFFFD0000038002FFFFFFFFFFFFFFD000007C003FFFFFFFFFFFFFFD000003FE03FFFFFFFFFFFFFFD000001FC03FFFFFFFFFFFFFFF0000007A02FFFFFFFFFFFFFFE0000000003FFFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFE000";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = "FFFFFFFFFFFFFFFCCE3AC9C87FFFFFFFFFFFFFFFACDB37FE99FFFFFFFFFFFFFFF7D5A4933D1FFFFFFFFFFFFFFF06E9A7C740BFFFFFFFFFFFFFE5858FD8093DFFFFFFFFFFFFFF33387099005FFFFFFFFFFFFFFFB6B101F807FFFFFFFFFFFFF82DB59A25D20FFFFFFFFFFFFF94B7CE70C06C8FE1FFFFFFFFFA75049D0A41D2969FFFFFFFFFFBF13F9CFE65AD513FFFFFFFF29C68CC5EC9BE78ADFFFFFFFF4AFFC3B984D9749A7FFFFFFFF892B96E21C4D68508FFFFFFFF8A463F6F03B5BC60BFFFFFFFF8C5466DD7833BBB01FFFFFFFFBF7FF938BFBAB9DC1FFFFFFFF4837D5E46B43B70AFFFFFFFFFB8ED2BBFA8BE604F3FFFFFFFF9742DC6045CECDCCFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = "FF85FB0A69F37847FFFFFFFFFFFCC152FF3F27F1BFFFFFFFFFFF2A3017EA1D248FFFFFFFFFFFF605AEFFFE1530FFFFFFFFFFFF704B8DF2C1CD2FFFFFFFFFFFFDAF745E367DA1FFFFFFFFFFFFD789A9FFA6A26FFFFFFFFFFFFD0B5D969ECFB3FFFFFFFFFFFF866A7E2902BE1FFFFFFFFFFFFE7E072B9849C7FFFFFFFFFFFFE1A12C10C2F4FFFFFFFFFFFFFE19186FEDC641FFFFFFFFFFFFE8CDDE35929D7FFFFFFFFFFFFFC47C53F2F3203FFFFFFFFFFFFCC79BC584337FFFFFFFFFFFFF5F33E845E111EFFFFFFFFFFFFD0918CEA277957FFFFFFFFFFFF62D1B31263ABFFFFFFFFFFFFC3D22336481C03FFFFFFFFFFFC1D51B0136DE0FFFFFFFFFFFFE4C0F59B6";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = "21F05FFFFFFFFFFFF220243BD68402FFFFFFFFFFFF154378C2502817FFFFFFFFFFFC8F68D9821181FFFFFFFFFFFFFAF9B889C0001BFFFFFFFFFFFF61B071780000FFFFFFFFFFFFFA0C980B828001FFFFFFFFFFFFCBC0F97A0F407FFFFFFFFFFFFE1210D020FE46FFFFFFFFFFFFFD88DA0003F93FFFFFFFFFFFFF3CC808000FE1FFFFFFFFFFFFFFFEC1D000FFF7FF3FFFFFFFFF3FFC0FA001FCBE54FFFFFFFFFBFF80BF400FF856F7FFFFFFFFBC0000FE80FF9B20FFFFFFFFFB200003FE47FF2217FFFFFFFFB0000017DFFFECA33FFFFFFFFB8030102F7FFFD23BFFFFFFFF38023803FEFFFD183FFFFFFFF6807FF807FFFFD56FFFFFFFFF7803FFFFFEBBF0B5FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = "FFFFFFFBC01FFFFF77BFC6FFFFFFFFFFFE00FFFFFFFB3FD3FFFFFFFFF9F40FFF41BDAABFFFFFFFFFFFDFC03FFCB17BCFFFFFFFFFFFF9FA001FF79F30FFFFFFFFFFFFDFE4004061FF3FFFFFFFFFFFFFFE0000013FE3FFFFFFFFFFFFE80000001FBC7FFFFFFFFFFFFD80000005FFDFFFFFFFFFFFFFF8040004FBD6FFFFFFFFFFFFFF8040F1FA7CDFFFFFFFFFFFFFFC07FFFF87DBFFFFFFFFFFFFFF203FFFF3D43FFFFFFFFFFFFFFD07FFFEBCD7FFFFFFFFFFFFFFB83FFFFBAFFFFFFFFFFFFFFFFDF4FFFFFBDFFFFFFFFFFFFFFFE740FFDF53FFFFFFFFFFFFFFFFBD01F0797FFFFFFFFFFFFFFFFA1000395FFFFFFFFFFFFFFFFFD0000B81FFFFFFFFFFFFFFFFFE0F";
// synopsys translate_on

// Location: M10K_X14_Y37_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 4;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172 .mem_init3 = "05E20FFCFF80027FD6FB0E057C42E1FFCFE8004FFDCFC610CFF7DB7FFCFF8009FFFD9E342FFFFD9BFFCFF0013FF3E9E647DFFFF9BFF97E0027FF7F996173FFFF0BFF8FF004FFFFFF90C43FFFFC0FF9FF409FFF737DCF13FFFC60FFBFF413FFCF260B627FFFEA8FFBFFC27FF9FAF31CCFFFF8EBFF9FFC4FFF9FFE3783FFFF87FFF0FF89FFF3FF019AFFFFF206FF3FFF3FFF3E607DFFFFFFC86FF5FFA7FFEFE6E73FFFFFDD1BFF1FFAFFFF7F9D9FFFFFF987FFE3FF9FFFE7FF65FFFFFF8672FEBFFFFFFCFF263FFFFFF86767C7FFDFFFCFF6E8FFFFFD90C0FDFFFEFFFEFF01DFFFFF9873FFC7FFFFFF9FFC20FFFFFBDCE3F9FFFEFFFDFFC24FFFFC78766F8FFFE7";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172 .mem_init2 = "FF9FF2F0FFFF8818A4F3FFFF7FFBFF9997FFF9E01F8F9FFFF3FF7FFEBA7FFFBD53FFEFFFFFBFFBFFD94FFFFF637CFC3FFFFFFF7FFC7D3FFEE0C79BCFFFFFDFF3FFC127FFEBB03D3BFFFFFDFF3FFC173FFC972DE70FFFFFCFF7FFF36BFFE4A4FFE9FFFFFFFF7FFFFD3FFDC03CFE3FFFFFE7F7FFF84BFFD8C98BDFFFFFFF7F7FFF807FE6B47DB8FFFFFFFBF7FFF1D5FD05BEE71FFFFFFFDF7FFFE51F700F87E1FFFFFFFFF3FFFFD80FE3D9FC7FFFFFFFFF3FFFFCF04F5ADB8FFFFFFFFF77FFFF919EED1E70FFFFFFFFFFBFFFF33E633FFEBFFFFFFFFF73FFFF3E32FFA7B3FFFFFFFFFD9FFFFFF62F5CF17FFFFFFFFFEDFFFFFFE231FE1FFFFFFFFFFF5FFFFFFE77";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172 .mem_init1 = "FFB3FFFFFFFFFFF3FFFFFFFFFFF17FFFFFFFFFFFAFFFFFFFFFFDBFFFFFFFFFFFFBFFFFFFFFFF0FFFFFFFFFFFFFC7FFFFFFFFE4FFFFFFFFFFFFFFEFFFFFFFF91FFFFFFFFFFFFFFB7FFFFFFC57FFFFFFFFFFFFFFE5FFFFFF11FFFFFFFFFFFFFFFE87FFFF89FFFFFFFFFFFFFFFFF84FFF04BFFFFFFFFFFFFFFFFFFB00167FFFFFFFFFFFFFFFFFFF90F11FFFFFFFFFFFFFFFFFFFFFEF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172 .mem_init0 = "FFFFFFFFFFFFFF83F87FFFFFFFFFFFFFFFFFFFF8FF43FFFFFFFFFFFFFFFFFFFE017C7FFFFFFFFFFFFFFFFFFF4007C7FFFFFFFFFFFFFFFFFFE8303C7FFFFFFFFFFFFFFFFFFF0E4347FFFFFFFFFFFFFFFFFFF17A147FFFFFFFFFFFFFFFFFFF1FF00FFFFFFFFFFFFFFFFFFFD1FE00FFFFFFFFFFFFFFFFFFFD1FF80FFFFFFFFFFFFFFFFFFFF0FF817FFFFFFFFFFFFFFF5EBF17F80FFFFFFFFFFFFFFFDC07E07F03FFFFFFFFFFFFFFFA000F8EE05FFFFFFFFFFFFFFE800058380FFFFFFFFFFFFFFFD00E02C0017FFFFFFFFFFFFFFE008412000FFFFFFFFFFFC7EF8180B09803FFFFFFFFFFE603B4100387F83FFFFFFFFFFD00058600187FC7FFFFFFFFFFE000004000";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = "C1F8367FFFFFFFF005000000063F83FEFFFFFFFF004C008007C2D0001FFFFFFFF080780800F81E00002FFFFFFE100181000FE08000017FFFFFA2000E1000FC0000000BFFFFFC200061800FE0003FC01FFFFF4600020800FC001FFF01FFFFF440011080004007FFFC17FFFF04003E000006006FFFE0FFFFF80003E800008000FFFF03FFFF00007F8400100001FFF07FFFF80007F8200280000FFF83FFFF84003C0101E000005FFC2FFFFC400000037C0042037FC1FFFFC6000100000004D01FFE1FFFF820004000000201A07FE07FFFE0000A000000000707BF0BFFFE10014000000800203EF07FFFF060C8002000000107FF87FFFE039E018C001000003FD87F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = "FFA00000101A02000D41FF03FFF400000000700001FC1F903FFE000000000382003F400002FFE014001000102001FC00001FF8063001000042001FC0000DFFC301E01000642001F0000FFFE8200601001FC00004C3FA7FFE0800380001FC1000187DFFFFF0000180001F8080028BFFFFFF0000081000FC0C0050FFFFFFE0000800000F80400C17FFFFFE0001F8000068038E41FFFFFFC1000FE100010009903FFFFFFC1001FA080000000005FFFFFFC0001FE040030000017FFFFFFC1000F40400A000002FFFFFFFD10004C00068000003FFFFFFFD180004001F0004A03FFFFFFFF08001800000021F83FFFFFFFF800030000000C0143FFFFFFFF84007000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = "1000E1FFFFFFFFC087C000000100051FFFFFFFF8082800B800000030FFFFFFFFE0000019D80000010FFFFFFFFC00000401400003C0FFFFFFFD000000000E00003E8FFFFFFFA000001000504003E8BFFFFFF004A002000204007E8BFFFFFE821F800000080003E8FFFFFFD0C01400000C00000C0FFFFFFC1000E00001F0200000FFFFFFA1000500003F80000207FFFFF80000300003F80000617FFFFFC0000100003F01800A0FFFFFF40003C02000E80803C2FFFFFF40003E8000008011807FFFFFFC4003F800002000B407FFFFFFC4007E810007020001FFFFFFF40003E8180081D0003FFFFFFF44000C8080182F4009FFFFFFFC200000001E81FBFE7FFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = "C000020804205FF33FFFFFFFFE00006120000FFFFFFFFFFFFFE1800A0D00027FFFFFFFFFFFFF0803C2F400DFFFFFFFFFFFFFE811807F9FEFFFFFFFFFFFFFFFC0B403FFB5FFFFFFFFFFFFFFFE0001FFFFFFFFFFFFFFFFFFFFD0003FFFFFFFFFFFFFFFFFFFFF4009FFFFFFFFFFFFFFFFFFFFFBFE7FFFFFFFFFFFFFFFFFFFFFF33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8707FFFFFFFFFFFFFFFFFFFFC9B41FFFFFFFFFFFFFFFFFFFF07F487FFFFFFFFFFFFFFFFFFD450609FFFFFFFFFFFFFFFFFFDA31F333FFFFFFFFFFFFFFFFFD0021C05F";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N39
cyclonev_lcell_comb \VGA_R~17 (
// Equation(s):
// \VGA_R~17_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172~portadataout ))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148~portadataout  
// & ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100~portadataout ) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172~portadataout ))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148~portadataout  & ( (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100~portadataout  & !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~17 .extended_lut = "off";
defparam \VGA_R~17 .lut_mask = 64'h5050303F5F5F303F;
defparam \VGA_R~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N0
cyclonev_lcell_comb \VGA_R~19 (
// Equation(s):
// \VGA_R~19_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \VGA_R~17_combout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\VGA_R~44_combout ) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \VGA_R~17_combout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\VGA_R~18_combout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & (\VGA_R~44_combout )) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\VGA_R~17_combout  & ( (\VGA_R~44_combout  & 
// \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\VGA_R~17_combout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\VGA_R~18_combout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & (\VGA_R~44_combout )) ) ) )

	.dataa(gnd),
	.datab(!\VGA_R~44_combout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\VGA_R~18_combout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\VGA_R~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~19 .extended_lut = "off";
defparam \VGA_R~19 .lut_mask = 64'h03F3030303F3F3F3;
defparam \VGA_R~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y21_N1
dffeas \VGA_R[4]~reg0 (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_R~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_G[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[4]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "E010001FFFFFFFFFE07FFFFFFE0C0007FFFFFFFFFF07FFFFFF808001FFFFFFFFFFFC1FFFFFF000007FFFFFFFFFFFC1FFFFFF04001FFFFFFFFFFFFC1FFFFFC08007FFFFFFFFFFFFF0FFFFF81000FFFFFFFFFFFFFF07FFFF02003FFFFFFFFFFFFFF87FFFF00007FFFFFFFFFFFFFF87FFFF0000FFFFFFFFFFFFFFFC7FFFE1803FFFFFFFFFFFFFFF83FFFE1007FFFFFFFFFFFFFFFC3FFFC000FFFFFFFFFFFFFFFFC1FFFC201FFFFFFFFFFFFFFFFE1FFFC603FFFFFFFFFFFFFFFFF1FFF8007FFFFFFFFFFFFFFFFE0FFF0407FFFFFFFFFFFFEBFFF0FFF0C0FFFFFFFFFFFFFE1FFF07FF881FFFFFFFFFFFFF81FFF8FFF001FFFFFFFFFFFFF81FFF0FFF003FFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FF03FFF07FD003FFFFFFFFFFFFE0FFFF87F9007FFFFFFFFFFFFE0FFFF83E0887FFFFFFFFFFFFE0FFFFC7C10C7FFFFFFFFFFFFC1FFFFC30304FFFFFFFFFFFFFC3FFFF860780FFFFFFFFFFFFFC1FFFF8607C4FFFFFFFFFFFFF83FFFF800FC2FFFFFFFFFFFFF83FFFF801FC0FFFFFFFFFFFFF87FFFF007FE3FFFFFFFFFFFFF80FFC801FFE1FFFFFFFFFFFFFC0000003FFE1FFFFFFFFFFFFFC0000003FFE3FFFFFFFFFFFFF80000007FFC1FFFFFFFFFFFFF82000003FFC3FFFFFFFFFFFFF83C05A01FFC3FFFFFFFFFFFFF83F83EC0FF87FFFFFFFFFFFFFC1F09FB03F07FFFFFFFFFFC3FC3E08FE03F0FFFFFFFFFFF9DFC1E10FFC1F87FFFFFFFFFF3DFE0E007FE0F0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "7FFFFFFFFFF7CFE0C007FC0F07FFFFFFFFFF7CFE0C003FE0F07FFFFFFFFFF7EFF00203FF0707FFFFFFFFFF3EFF82201FF8387FFFFFFFFFFBEFF80201FF430FFFFFFFFFFF9EFFE2200FF8707FFFFFFFFFF9EFFE8000FFC387FFFFFFFFFFBF7FFC0007FC3C7FFFFFFFFFFDF7FFE0007FC3C3FFFFFFFFFFCF3FFE1003F83C1FFFFFFFFFFEF3FFE0003FC1E1FFFFFFFFFFE79FFF0C01F83E1FFFFFFFFFFF7EFFF0001FC3F07FFFFFFFFFF7F7FF8000FC3F07FFFFFFFFFF9FBFF8000FC3F03FFFFFFFFFFDFDFFC0407C3F81FFFFFFFFFFEFDFFE060783FC0FFFFFFFFFFF720FF0003C3FF07FFFFFFFFFFB667F808387FF03FFFFFFFFFFCCF3FC02187FF80FFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FFBFBFC00B87FFE0FFFFFFFFFFFBFBF02018FFFE03FFFFFFFFFFCF3F07000FFFF01FFFFFFFFFFE67E0FE00FFFF803FFFFFFFFFE0FC0FE01FFFFF03FFFFFFFFFF9F83FFF1FFFFF80FFFFFFFFFFFE03FFFDFFFFFC03FFFFFFFFFFE07FFFFFFFFFE00FFFFFFFFFF80FFFFFFFFFFF802FFFFFFFFF01FFFFFFFFFFFE003FFFFFFFC03FFFFFFFFFFFF8017FFFFFD01FFFFFFFFFFFFFF0017FFFE803FFFFFFFFFFFFFFA0018F1800FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFD0000001FFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFCA053FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "FF00F1FFFFFFFFFFFFFFFFFFDFF00F1FFFFFFFFFFFFFFFFFFDFFC0F1FFFFFFFFFFFFFFFFFFDFFC0F1FFFFFFFFFFFFFFFFFFDFFE061FFFFFFFFFFFFFFFFFFDFFE0617FFFFFFFFFFFFFFFFFCFFF0617FFFFFFFFFFFFFFFFFC7FF0637FFFFFFFFFFFFFFFFFC3FF0637FFFFFFFFFFFFFFFFFDBFF067FFFFFFFFFFFFFFFFFFD3FF0E7BFFFFFFFFFFFFFFFFFF7FE1E7BFFFFFFFFFFFFFFFFFEBFE1EFFFFFFFFFFFFFFFFFFFE9FC0EFFFFFFFFFFFFFFFFFFFEFFC0E7DFFFFFFFFFFFFFFFFFE5FE0F7DFFFFFFFFFFFFFFFFFE6FE0F3FFFFFFFFFFFFFFFFFFE0FE073EFFFFFFFFFFFFFFFFFE0FE01BFFFFFFFFFFFFFFFFFFE27E01B87FFFFFFFFFFFFFFFFF3FE0098FFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "FFFFFFFFFFFFF33F00403FFFFFFFFFFFFFFFFFFFF00407FFFFFFFFFFFFFFFFFF9F80001FFFFFFFFFFFFFFFFFFDFC021FFFFFFFFFFFFFFFFFFFCFC031CFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFE7E01FE7FFFFFFFFFFFFFFFFFFBE18FF7FFFFFFFFFFFFFFFFFF3F1C7DFFFFFFFFFFFFFFFFFFF9FCF7DBFFFFFFFFFFFFFFFFFFCFFF3FFFFFFFFFFFFFFFFFFFFFFFF3E3FFFFFFFFFFFFFFFFFFF7FF1E5FFFFFFFFFFFFFFFFFFF3FFCE3FFFFFFFFFFFFFFFFFFFBFFEE1FFFFFFFFFFFFFFFFFFFCFFF62FFFFFFFFFFFFFFFFFFFE7FFA0FFFFFFFFFFFFFFFFFFFFDFFC1FFFFFFFFFFFFFFFFFFFFCFF9DFFFFFFFFFFFFFFFFFFFFE3D85FFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "FFFFFF3F84FFFFFFFFFFFFFFFFFFFFFDE2BFFFFFFFFFFFFFFFFFFFFFF6FBFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF94053FFFFFFFFFFFFFFFFFFFEBFFFDFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFCFF807FF9FFFFFFFFFFFFFFFFBF80001FFBFFFFFFFFFFFFFFFFC000001FC7FFFFFFFFFFFFFDF00000007F1FFFFFFFFFFFFFFC00000000FC7FFFFFFFFFFFFF0000000003F1FFFFFFFFFFFDE0000000000FDFFFFFFFFFFFBC00000000003FDFFFFFFFFFFF800000000000FEBFFFFFFFFFF0000000000001FAFFFFFFFFFE00000000000007F3FFFFFFF9C00000000000001FF7FFFFFFF8000000000000003FBFFFFFF700000000000000007E7FFFFF700003FFC000000001FDFFFFFE0000FFFF8000000007DFFFFEE00";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "FFFFFFDFFFFFFFFFFFFFFF7FFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFDFFFFFFFFFFFFFFFFF7FFFFFF9FFFFFFFFFFFFFFFFF3FFFFFF3FFFFFFFFFFFFFFFFF9FFFFFE7FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFFF7FFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFF2793FFFFFFFFFFFFFFFFFFFFFF33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF01FFFD1FFFFFFFFFFFFFFFFEA0140013FFFFFFFFFFFFFFFFA83E1FEFEFFFFFFFFFFFFFFFFC00000C7FFFFFFFFFFFFFFFFC10008FFF3FFFFFFFFFFFFFFFC00007FFEEFFFFFFFFFFFFFFE980000FF1AFFFFFFFFFFFFFFC700001FC5FFFFFFFFFFFFFFFCF00000F47FFFFFFFFFFFFFFFCF00000DBFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "FFFE0000037FFFFFFFFFFFFFFFEFC000009FFFFFFFFFFFFFFFFCFC00001BFFFFFFFFFFFFFFFFF78000027FFFFFFFFFFFFFFFFF780000CFFFFFFFFFFFFFFFFF2FC00009FFFFFFFFFFFFFFFFEE7C00033FFFFFFFFFFFFFFFFF878003E7FFFFFFFFFFFFFFFFC0F800FCFFFFFFFFFFFFFFFFBD8F001F9FFFFFFFFFFFFFFFF3D1F003E3FFFFFFFFFFFFFFFF1EFE003C7FFFFFFFFFFFFFFFE123E0038FFFFFFFFFFFFFFFFE0F7E007FFFFFFFFFFFFFFFFFE06FC00F9FFFFFFFFFFFFFFFFE03FC00F3FFFFFFFFFFFFFFFFE53F801FBFFFFFFFFFFFFFFFFE6FF003E7FFFFFFFFFFFFFFFFE5FE003DFFFFFFFFFFFFFFFFFEDFE0078FFFFFFFFFFFFFFFFFEFFE007BFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "FFFFFFFFFFFCBFE0079FFFFFFFFFFFFFFFFFD7F0007BFFFFFFFFFFFFFFFFFDBF000E7FFFFFFFFFFFFFFFFFDFF808C3FFFFFFFFFFFFFFFFFC7F800E3FFFFFFFFFFFFFFFFFCBF001EBFFFFFFFFFFFFFFFFFDFF001EFFFFFFFFFFFFFFFFFFDFF001E7FFFFFFFFFFFFFFFFFEFF001E7FFFFFFFFFFFFFFFFFEFE003EFFFFFFFFFFFFFFFFFFEFE007EFFFFFFFFFFFFFFFFFFEFE007FFFFFFFFFFFFFFFFFFFEFF007DFFFFFFFFFFFFFFFFFFEFF007DFFFFFFFFFFFFFFFFFFEFF017DFFFFFFFFFFFFFFFFFFEFF03FDFFFFFFFFFFFFFFFFFFEFF03FDFFFFFFFFFFFFFFFFFFEFF03F9FFFFFFFFFFFFFFFFFFDFF00F9FFFFFFFFFFFFFFFFFFDFF00F1FFFFFFFFFFFFFFFFFFD";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "03FFFFE000000001FFFFFDC0007F00FF8000000007FFFFFC000FC3C1FE000000003CFFF98001F07F03F000000001E7FFF8003E1FFE0FC00000000FFFFF8003C1FFF87E000000007FFFB0007809AFF1F000000003DFF7000780001FCF000000001DFFF000F00000FC7800000000FFF7000F000007E3C00000000EFF7000E000000E3C000000007FF7000E00000061C000000007FF6001E00000011E000000007FFE001E0000001DE000000007FEE001E0000001DE000000007FE6001E00000011E000000007FF7000E00000001C000000007FF7000E00000003C000000007FF7000F00000003C00000000EFFF000F00000007800000000FFF700078000000F000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "000001DFFB00078000001F000000003DFFF8003C000007E000000007FFFF8003E00000FC00000000FFFF98001F00003F000000001E7FFFC000FC001FE000000003CFFFDC0007F00FF8000000007FFFFEE0003FFFFE000000001FFFFFFE0000FFFF8000000007DFFFFF700003FFC000000001FDFFFFF700000000000000007E7FFFFFF8000000000000003FBFFFFFF9C00000000000001FF7FFFFFFFE00000000000007F3FFFFFFFFF0000000000001FAFFFFFFFFFF800000000000FEBFFFFFFFFFBC00000000003FDFFFFFFFFFFDE0000000000FDFFFFFFFFFFFFF0000000003F1FFFFFFFFFFFFFC00000000FC7FFFFFFFFFFFFDF00000007F1FFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "FFC000001FC7FFFFFFFFFFFFFFBF80001FFBFFFFFFFFFFFFFFFCFF807FF9FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFEBFFFDFFFFFFFFFFFFFFFFFFFF94053FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA053FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFD00000017FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFA001801800FFFFFFFFFFFFFFF0017001E803FFFFFFFFFFFFF801200000D01FFFFFFFFFFFFE0010000001403FFFFFFFFFFF80280000000301FFFFFFFFFFE00E00000000180FFFFFFFFFFC038000000000607FFFFFFFFF80A00001FFFF0203FFFFFFFFF0280001FFFFFF003FFFFFFFF8020000FFFFFFFC01FFFFFFFF0180007FFFFFFFF00FFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N30
cyclonev_lcell_comb \VGA_R~22 (
// Equation(s):
// \VGA_R~22_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77~portadataout  
// & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53~portadataout )))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5~portadataout  & 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53~portadataout ) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29~portadataout  
// & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53~portadataout ))))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~22 .extended_lut = "off";
defparam \VGA_R~22 .lut_mask = 64'h407043734C7C4F7F;
defparam \VGA_R~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y36_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = "81F826FFFFFFFFF0050007FFFA2F83FDFFFFFFFE013400FFFCC3D0001FFFFFFFD0FFF807FFFA1E00003FFFFFFE17FF01FFFFE1800001FFFFFFA2FFFA1FFFFC1800000BFFFFFC1FFFE17FFFE00000001FFFFF45FFFE0FFFFE00000000FFFFF43FFEB07FFCC000000017FFFF87FFFC07FFFA00300000BFFFF03FFFF87FFF8000000003FFFF03FFFF85FFF8000000005FFFF03FFBE82FFF8000000003FFFF87FFFC01FF80000020002FFFF43FFE7001140042018001FFFF45FFFF0000000BF00C0017FFF81FFFE0000001FFE0F0007FFFA1FFFA0000007FFF07C00BFFFE1FFF40000007FFF07F007FFFF01FF8002000FFFF03F807FFFF028A013E001FFFF03FE07F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = "FF8000000FFA03FFF7C3FF83FFFC000003FFD01FFFF83FE03FFE0000007FFE81FFFF800003FFE0140017FFF81FFDF800003FF805D000FFFFC1FFFF00000DFFC3FFE01FFF683FFFE8000E3FF81FFC00FFEF40FFFF43F8BFFF0BFFE81FFFFC0FFFF023FFFFF0FFFF81FFFF80FFFE8FFFFFFF0FFFF80FFFFC0BFFF0FFFFFFE1FFFEC0FFFFC05FF81FFFFFFC0FFFF01FFFF8027FC0FFFFFFC0FFFFA1FFFF000BD03FFFFFFC0FFFFE07FFF0000007FFFFFFC0FFEFA07FFE0000017FFFFFFE1FFFF407FFC000002FFFFFFFD0FFFD8007F8000003FFFFFFFD17FFFC003D0003203FFFFFFFF07FFF00000000FC81FFFFFFFE87FFF0000000FFF43FFFFFFFF87FFF000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = "17FFA1FFFFFFFFC07F00000001FFFD1FFFFFFFF80A280080001FFFE07FFFFFFFE0000017C801FFFE0FFFFFFFFC000003FF403FFFD0BFFFFFFF000000FFFA03FFFE0FFFFFFFA000000FFFD03FFBF0FFFFFFF0032003FFFF03FFFF0FFFFFFF80FC803FFFF83FFFE0FFFFFFD0FFF401FFFD03FFFD0BFFFFFC17FFA03FFFE83FFFE0FFFFFFA1FFFD03FFFF81FFFE0FFFFFFC1FFFE03FFFF81FFFE17FFFFFC1FFFE03FFFE81FFFA0FFFFFFC3FFFD01FFFD00FFFC2FFFFFF43FFFE03FFFF801FC07FFFFFFC3FFBF01FFFF0008403FFFFFFC3FFFF00FFFD0600017FFFFFF43FFFE01FFFC1D0003FFFFFFFC7FFFD80FFF02E4009FFFFFFFC3FFFE000FD81FBFF7FFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = "C1FFFE0803A07FFB7FFFFFFFFA1FFFE160000BFFFFFFFFFFFFC1FFFA0D0002FFFFFFFFFFFFFD0FFFC2E400DFFFFFFFFFFFFFE81FC07FBFE7FFFFFFFFFFFFFF408403FF4FFFFFFFFFFFFFFFFA00017FFFFFFFFFFFFFFFFFFFD0003FFFFFFFFFFFFFFFFFFFFE4009FFFFFFFFFFFFFFFFFFFFFBFF7FFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF88BFFFFFFFFFFFFFFFFFFFFFD2854FFFFFFFFFFFFFFFFFFFF07F497FFFFFFFFFFFFFFFFFFF20001BFFFFFFFFFFFFFFFFFF8A00030BFFFFFFFFFFFFFFFFF30020000F";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = "FFFFFFFFFFFFFFFFC040A40B7FFFFFFFFFFFFFFFDC0A30201DFFFFFFFFFFFFFFFDC17CF1013FFFFFFFFFFFFFFFC14116D902FFFFFFFFFFFFFFE42114CF043BFFFFFFFFFFFFFE04FF4202106FFFFFFFFFFFFFDC878022D846BFFFFFFFFFFFFE014C6AD2D00BFFFFFFFFFFFF911979B87A08FFEFFFFFFFFFFC058DDB2017436FBFFFFFFFFFD6D3D7D7A10220C2FFFFFFFFF627C30A3F45904C73FFFFFFFFC024F176519006219FFFFFFFF8125FB973B5C80403FFFFFFFF4320400115B800203FFFFFFFFC65474239E0002309FFFFFFFFC4301E015143010B3FFFFFFFFC2BA789F8651063DBFFFFFFFFC0EAA6C0CBAB8040FFFFFFFFFC44CF399DB498AFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = "FF047A031130730FFFFFFFFFFFFC42A70054FAD17FFFFFFFFFFFE4686819AFD20FFFFFFFFFFFF27EEF600158A07FFFFFFFFFFF9647920103680FFFFFFFFFFFFFBDE320AA1760FFFFFFFFFFFFF4F9360B99E45FFFFFFFFFFFFD7EA469188F01FFFFFFFFFFFFD4BBBC474CC03FFFFFFFFFFFFF259BE28B1C8FFFFFFFFFFFFFD11F06ECDFE0FFFFFFFFFFFFFE8985156CBD85FFFFFFFFFFFFE00A8E2FEF211FFFFFFFFFFFFF44AD38F3C2377FFFFFFFFFFFF407A083F6E2FDFFFFFFFFFFFF122958E8F021DFFFFFFFFFFFF919A19E7E8087FFFFFFFFFFFF9007262DC01827FFFFFFFFFFFC0836E26003C1BFFFFFFFFFFFC85F47A2A33E09FFFFFFFFFFFFC253185C";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = "39F05FFFFFFFFFFFFE1202B6848703FFFFFFFFFFFF900B826010381FFFFFFFFFFFF8820908021181FFFFFFFFFFFFEA0E440B40001FFFFFFFFFFFFEA00001480000FFFFFFFFFFFFFC000031800007FFFFFFFFFFFFCBC0F6FE1F807FFFFFFFFFFFFF26193020FF47FFFFFFFFFFFFFA7F3A0007FD3FFFFFFFFFFFFFFF3800001FF17FFFFFFFFFFFF3FFC0E0007FB7FFFFFFFFFFFF7FFC07C003FEBFA5FFFFFFFFFFFF80BF801FF5125FFFFFFFFFFC0001FF00FFDDC17FFFFFFFFF000007FF8FFFD42FFFFFFFFFF000000FFFFFFE41FFFFFFFFFF8030101FFFFFE407FFFFFFFF7801C0037FFFFE26FFFFFFFFF3803FFFFFFFFFE75FFFFFFFFFB803FFFFFFFFFA3FFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = "FFFFFFFFC03FFFFFEFFF58BFFFFFFFFFFE01FFFFFBFBBAFFFFFFFFFFFBF007FFE3BEF13FFFFFFFFFFFFFC01FFD7E7FFFFFFFFFFFFFFFFE007FFFFFB2FFFFFFFFFFFFBFF4003F83F77FFFFFFFFFFFFFFE0000017FEDFFFFFFFFFFFFF80000000FBDFFFFFFFFFFFFFC80000003F7FFFFFFFFFFFFFFF8040003FDCFFFFFFFFFFFFFFE003F0FFF7DEFFFFFFFFFFFFFF407FFFFD77FFFFFFFFFFFFFFF607FFFFFFFBFFFFFFFFFFFFFFF03FFFF3757FFFFFFFFFFFFFF981FFFFBFDFFFFFFFFFFFFFFFCF07FFFFBBFFFFFFFFFFFFFFFFFC1FFE7AFFFFFFFFFFFFFFFFF7F0000FE7FFFFFFFFFFFFFFFFC10001DEFFFFFFFFFFFFFFFFFC00007DDFFFFFFFFFFFFFFFFFE40";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 5;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173 .mem_init3 = "EA2500027E80027FD900C9057FF8200027F8004FFF3C1E028FFF8A00027F8009FF8390FC81FFFE240027E8013FF41846001FFFCBC006FF8027FFC047058FFFFC8C006FF804FFE001711BBFFFC10006FF409FFF8F8780FFFFFF10007FFC13FFE0E08A1FFFFFF8F006FF427FFA060D83DFFFFF0C005FFC4FFFC003F677FFFFF4000DFFC9FFF4000B83FFFFFB8700DFFF3FFF81E475FFFFFFF0300DFFE7FFE81E1F3FFFFFDE24009FFEFFFE007C7FFFFFF938001BFFFFFFF8001CFFFFFF078301BFFFFFFD00E1FFFFFFE0187833FFDFFFE00E11FFFFFE103F037FFDFFFF00FCBFFFFFE064002FFFFFFFA0001FFFFFFC4F0C06FFFEFFF800015FFFFF9028705FFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173 .mem_init2 = "FFE00F07FFFFF418670DFFFF7FFC00644FFFFA02F0703FFFFFFF00018DFFFFC41C401BFFFFFFF0003A27FFF02241033FFFFFFFC003A2FFFE10F91C2FFFFFFFFC0002D3FFE527C5C6FFFFFFFFC000297FFC0F9218CFFFFFFFF8000D07FFC0781011FFFFFEFF8000383FFDC188817FFFFFFFF8000447FEF9564C37FFFFFFFF8000083FFC9983C67FFFFFFFF80000D7FEC04818DFFFFFFFBF80001B1F8CD2081BFFFFFFFFFC0000347A0C05833FFFFFFFCFC000036830293C67FFFFFFFFFC00000EA112918DFFFFFFFFFF000000CD102701BFFFFFFFFFB4000001C1CE7853FFFFFFFFFBE00000081CE30CFFFFFFFFFFD800000001CE01BFFFFFFFFFFFE000000008";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173 .mem_init1 = "0053FFFFFFFFFFFD00000000000C7FFFFFFFFFFFF00000000002BFFFFFFFFFFFFC0000000000E7FFFFFFFFFFFFFC000000001CFFFFFFFFFFFFFFB0000000077FFFFFFFFFFFFFFD80000003C7FFFFFFFFFFFFFFE2000000F5FFFFFFFFFFFFFFFF380000797FFFFFFFFFFFFFFFFCB000FC7FFFFFFFFFFFFFFFFFE3FFEE0FFFFFFFFFFFFFFFFFFF80F05FFFFFFFFFFFFFFFFFFFFFB0DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173 .mem_init0 = "FFFFFFFFFFFFFFB3F87FFFFFFFFFFFFFFFFFFFD8EF43FFFFFFFFFFFFFFFFFFFA017C7FFFFFFFFFFFFFFFFFFFC007C7FFFFFFFFFFFFFFFFFFE8301C7FFFFFFFFFFFFFFFFFFE0FC3C7FFFFFFFFFFFFFFFFFFF1FA0C3FFFFFFFFFFFFFFFFFFD1FF00BFFFFFFFFFFFFFFFFFFD0FE00BFFFFFFFFFFFFFFFFFFD0FE807FFFFFFFFFFFFFFFFFFD0FF817FFFFFFFFFFFFFFFBEFF1FF81FFFFFFFFFFFFFFFCC07E0FF03FFFFFFFFFFFFFFFE000A8AE07FFFFFFFFFFFFFFF800078380BFFFFFFFFFFFFFFF00E03C001FFFFFFFFFFFFFFFE026C16001FFFFFFFFFFFF79FC1FFD09803FFFFFFFFFFFE03340FFF87C83FFFFFFFFFFD000705FFF85F45FFFFFFFFFFA000007FFF";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = "0FFD7FFFFFFFFFFFFFFFFFFDFFFFEFFFFFFFFFFFFFFFFFFFE9FFE3FFFFFFFFFFFFFFFFFFFFD7F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0BFFFFFFFFFFFFFFFFFFFFFC3F9FFFFFFFFFFFFFFFFFFFFFDFFF9FFFFFFFFFFFF7FFFFFFDFFFFEFFFFFFFFFFFFBFFFFFF9FFFFFFFFFFFFFFFFC3FFFFFFFFFFFFDFFFFFFFFFFC1FFFFFFFFFFFFE7FFFFFFFFF83FFFFFFFFFFFFF7FFFFFFFFF01FFFFFBFFFFFFFFFFFFFFFFE03FFFFF3FFFFFFFDFFFFFFFFE03FFFFFFFFFFFFFDFFFFFFFFC01FFFFFFFFFFFBFFFFFFFFFF803FFFFFFFFFFF1FE7FFFFFFF803FFFFCFFFFFE1FF7609FFFF801FFFFDFFFFFE3FE3FFF8FFF807FFFFFFFFFFE3E7FFFFFBFF803FFFFDFFFFFC3FFF21BFFBF807FFFFBFFFFFC77E7FFF7FFF80FFFFFFFFFFFC";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = "3E7FFFFFBFF81FFFFFFFFFFFE3FFFFFFFFFF83FFFFFBFFFFFE3FFFFFFFFDFC7FFFFFFFFFFFE1FFFFFFFFF7EFFFFFFFFFFFFF0FFFFFFFFFBF7FFFFFBFFFFFF87FBFFFFFCFFFFFFFFDFFFFFFC7FFFFFFF7FAFFFFFFDFFFFFFE7F3FFFFBF8BBFFFFFDFFFFFFFFF7FFFEFDFFFFFFFFDFFFFFFFFF7FFFFF7FFFFFFFFEFFFFFFFFE7FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFFCFFFBDFFF7FFFFFFF3FFFFFFFFFFFFFFFF7FDFFFFFBFFFFFFFBFFFFFFFFFFEFFFFFFFFFFFFF3FFBFFFFFFFFFFFFFEFFFFFFF7FF7BFFFF7FEFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFDFFFFFFEFFFFFFFFBFFFFFFFFEFFFFFFFBDDFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFD";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = "FEFFFFFFFFFFFFFFF77FFFFFFFEFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFEFFFFFFFEFFFFFFFFFFFFFFFFDFFFFFFBEFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFF7FFFFFFF3FFFFFEEF3FFFFFFFDFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFF1FFFBFFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFEFFFFF1FFFFFFFFFFFFFFFFFFFFFFFF1FFFDFFFFFFFFFFFFFFEFFFFF0FFFDFFFFFFFFFFFFFFEFFFFF87FFDFFFFFFFFFFFFFFEFFFFF83FFCFFFFFFFFFFFFFFEFFFFFC01FCFFFFFFFFFFFFFFEFFFFFE01FCFFFFFFFFFFFFFFEFFFFFF81FDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N0
cyclonev_lcell_comb \VGA_R~21 (
// Equation(s):
// \VGA_R~21_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149~portadataout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125~portadataout  & !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173~portadataout  
// & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149~portadataout  & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149~portadataout  & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125~portadataout  & 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~21 .extended_lut = "off";
defparam \VGA_R~21 .lut_mask = 64'h05220577AF22AF77;
defparam \VGA_R~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_bit_number = 5;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293 .mem_init3 = "FFFDFFFFFFF80001FC3FFEFFFFFFFFFFFFFE00001FE1FFFFFFFFFFFFFFFF800000BF1FFFFFFFFE7FFFFFE0000003F1FFEFFFFFEFFFFFFC0000001F9FFFFFFFFFFFFFFF80000000FCFFEFFFFF9FFFFFF00000000FCFFCFFFFFFFFFFFC000000007EFFDFFFFFBFFFFF8000000007EFFDFFFFFFFFFFF8000000007FFFDFFFFE7FFFFF0000000007FFFBFFFFEFFFFFE0000000003FFFBFFFFCFFFFFC0000000003FFF3FFFFFFFFFF80000000003FFFFFFFFDFFFFF00000000003FFE7FFFFBFCFFF00000000003FFCFFFFFBF8FFE00000000003FFDFFFFF7FCFFC00000000003FF7FFFFFFFFFFC00000000003FE7FFFFE7FFFF800000000003FFFFFFFFFFFFF800000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293 .mem_init2 = "000003F3FFFFFFFFFCF000000000007F7FFFFFEFFFC7000001000007DFFFFFFFFFFFE00001F800007FFFFFFFFFFFFE00003F8000077FFFFFFFFFFFC00007F800006FFFFFFFDFFFFC00007F80000FFFFFFFF9FFFF80000FF80000BFFFFFFFDFFFF80000FF80001FFFFFFFFBFFFF80001FF80001FFFFFFFFFFFFF00001FF00003FFFFFFFFFFFFF00001FE00005FFFFFFFFBFFFF00000FC00007FFFFFFFFBFFFF00000F80000BFFFFFFFFFFFEE00000700000FFFFFFFFFFFFF300000000001FFFFFFFFFBFFF880000000002FFFFFFFFFFFFFC00000000002FFFFFFFFF9FFFE00000000005FFFFFFFFFDFFFE00000000007FFFFFFFFFFFFFE0000000000FFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293 .mem_init1 = "FDFFFE0000000000FFFFFFFFFFEFFFE0000000001FFFFFFFFFFEFFFE0000000003FFFFFFFFFFE7FF60000000007FFFFFFFFFFF7FE20000000005FFFFFFFFFFFBFF6000000000BFFFFFFFFFFFDFFF0000000017FFFFFFFFFFFFFFF1C0000003FFFFFFFFFFFFEFFF1E0000007FFFFFFFFFFFFFBFF9F000000FFFFFFFFFFFFFFDFF8E000001FFFFFFFFFFFFFFEFFC6000003FFFFFFFFFFFFFFFFFC0000005FFFFFFFFFFFFFFFEFE000001BFFFFFFFFFFFFFFFF7F0000077FFFFFFFFFFFFFFFFFFC0001DFFFFFFFFFFFFFFFFFFFF00077FFFFFFFFFFFFFFFFFFFFB07BFFFFFFFFFFFFFFFFFFFF8FFBFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE5FFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y51_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317 .port_a_first_bit_number = 5;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317 .mem_init3 = "FD0000000000F67FFFFFFFFFBFF0000000001CCDFFFF9FFFFBFF0000000001B9DFBFCFFFFFBFF0000000003B37FBD7FFFFDFFF0000000003663F8FFFFFFFFFF00000000074CBF9BFFFFFDFFF000000000789FF9FFFFFFDFFE0000000006937F85FFFFFFFFE800000000E66FF87FFFFFFDFE800000000DCFFF0FFFFFFFDFF800000001D9FFE0DFFFFFEFFF800000001F3BFE03FFFFFEFFF000000003A77FF03FFFFFFEFF4000000034DFFF06FFFFFFFFFC000000075BFFF07FFFFFFFFFC0000000EB7FFF817FFFFFF7FA0000000DDE7FFC3FFFFFFFFFE0000001E7C7FFE0BFFFFFFBFC00000039F07FF61FFFFFFDFFF0000003FC07FFF45FFFFFFDFE8000001F0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317 .mem_init2 = "07FFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF40000000007EFFA7FFFFFF77FA0000000007EFFFFFFFFFFBBFC0000000007DFFFFFFFFFFFDFF0000000003FFFFFFFFFFFEFFF8000000003BFFFFFFFFFFF7FFE0000000077FFFFFFFFFFFFDFD00000000FFFFFFFFFFFFFFFFE80000001FFFFFFFFFFFFFEFBF60000003FFFFFFFFFFFFFFFEFD000000F7FFFFFFFFFFFFFDFBEC00001FFFFFFFFFFFFFFFFFF7B0000FDFFFFFFFFFFFFFFFDFF26007FFFFFFFFFFFFFFFFFF3FFFDFFBFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFDBFFCFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFEDFFE3FFFFFFFFFFFFFFFFFFFEFFFFEFFFFFFFFFFFFFFFFFFE3FFFFFBFFFFFFFFFFFFFFFFF9FFFFFFEFFFFFFFFFFFFFFFFEBFFFFFFF7FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317 .mem_init0 = "FFFFFFF3FFFFFFFFFFFFF3F8FFFFFFFFFFFFFFFFFFFFFF7F07FFFFFFFFFFFFFFFFFFFFEFFC7FFFFFFFCFFFFFFFFFFFF9FFFFFFFFFFFEFFFFFFFFFFFF3FFFFFFFFFFFF7FFFFFFFFFFF7FFFFFFFFFFFF3FFFFFFFFFFEFFFFFFFFFFFFFBFFFFFFFFFFDFFFFFFFFFFFFFBFFFFFFFFFFBFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFDFFFFFFFFF7FFFFFFFFF7FFFFCFFFFFFFFEFFFFFFFFFF9FFFFFFFFFFFFFBFFFFFFFFFF87FFFFFFFFFFFE7FFFFFFFDFFC3FFFEFFFFFFFEFFFFFFFFE7FE1FFFEFFFFFFFDFFFFFFFFF3FF0FFFFFFFFFFFBFFFFFFFFD8FF0FFFFFFFFFFE7FFFFFFFA047F87FFEFFFFFFCFFFFFFFC0003FC3FFEFFF";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341 .port_a_first_bit_number = 5;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFDBFFCFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFBFFFDFFBFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341 .mem_init1 = "FFFFF26007FFFFFFFFFFFFFFFFFFF7B0000FDFFFFFFFFFFFFFFDFDEC00001EFFFFFFFFFFFFFFFEFD000000F7FFFFFFFFFFFFEFBF60000003FFFFFFFFFFFFFFFFE80000001FFFFFFFFFFFFFFDFD00000000FFFFFFFFFFFFF7FFC000000007BFFFFFFFFFFEFFF8000000007FFFFFFFFFFFFFFF0000000007FFFFFFFFFFFBBFC0000000007EFFDFFFFFFF7FFA000000C007FFF7BFFFFFFFFF4000001F807F7FBDFFFFFFFFF8000003FE07FBF05FFFFFFDFE80000039F87FB71FFFFFFDFFF0000001D3C7FCA0FFFFFFFBFD0000000FDF7FF43FFFFFFFFFE0000000EB7FFE817FFFFFF7FA000000076BFFF07FFFFFFFFFC00000003CEFFF07FFFFFFFFFC0000000399";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341 .mem_init0 = "7FF03FFFFFFEFF400000001F3BFE07FFFFFEFFF800000001D65FE0DFFFFFEFFF800000000FCFFF8DFFFFFFDFF800000000E99FF87FFFFFFFFE8000000006B37F87FFFFFFFFE8000000007E6FF9FFFFFFDFFF00000000034CBF9FFFFFFDFFF0000000003D9BF8FFFFFFFFFF0000000003B37F8FFFFFFDBFF0000000001E65E37FFFFFDBFF0000000001DCDE17F6FFFFBFF0000000000F9FF7FDFFFFFFFF0000000000FF3F6EF9FFFDFFD00000000007ABFFFF5BFFDBFD00000000003C7FFFF7BFFDBFF00000000001FFFFFF6BFFDFFD00000000001FFFFFF6BFFDFFD00000000003C7FFFF7FFFDBFD000000000077BFFFFDFFFDBFF0000000000EBBFFFFFFFFDF";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197 .mem_init3 = "FFFFEFFFFFFFC0000000000FFBFFBEFFFFFFFD0000000000FFFFFFFFFFFFFFF400000000BFFFFFFEFFFFFFFFF00000003FFEFFF7FFFFFFFFFFD0000037FFFFFFFDFFFFFFFFFF880047FFFDFFFFDFFFFFFFFFFFFCFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFBFFFF9FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF7FFFFFFFFFFFFFFFFFFFFFBFE7FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF7BFFDFFFFFFFFFFFFFFFFFFFFEFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFEFFFCFFFFFFFFFFFFFFFFFFFFE7FF9FFFFFFFFFFFFFFFFFFFFF7FE7FFFFFFFFFFFFFFFFFFFFF7F8FFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197 .mem_init2 = "FFFFFFFFFFFF7EBFFFFFFFFFFFFFFFFFFFFFF7AFFFFFFFFFFFFFFFFFFFFFFE67FFFFFFFFFFFFFFFFFFFFFFE5FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAE65FFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197 .mem_init1 = "FFFFFFFFFFFFFFFF1FFFFCFFFFFFFFFFFFFFFFFFFE0000FBFFFFFFFFFFFFFFFFEE00000077FFFFFFFFFFFFFFFF80000009F7FFFFFFFFFFFFFFC00000013FBFFFFFFFFFFFFFB000000027FFFFFFFFFFFFFFF400000004FFFFFFFFFFFFFFFF800000009FFFE7FFFFFFFFFFE000000013FFFFFFFFFFFFFFF4000000027FFFFFFFFFFFFFFF800000004FFFFFFFFFFFFFFFF000000009FFFFFFDFFFFFFFFE000000013FFFFFFCFFFFFFFFC000000027FFFFFFF7FFFFFFF800000004FFFFFFFFFFFFFFFF000000009FFFFFFFFFFFFFFFE000000013FFFFFE3FEFFFFFFE000000027FFFF1FFCF3FFFFFC00000004FFFF3B80CDBFFFFF800000009FFFDA000055FFFFF80";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197 .mem_init0 = "0000013FFED0000015FFFFF000000027FFB00000004FFFFF00000004FFEE000000007FFFE00000009FFF8000000001FFFE00000013FF40000000001FFFE00000027FDC0000000009FFFC0000004FFA000000000067FF40000009FFE000000000037FF40000013FD0073900000027FFC0000027FA047399000001BFFC000004FF61E73BA0000011FF8000009FEC0E408A200000FFF8000013FD8884088700000DFE8000027FA1C948C5600000CFF800004FF43C009D0AC00006FF800009FEC124AA381C00007FE800013FD901610726380006FE800027FB3881967C0700006FE80004FFC3803FCED9860006FE80009FF8103D865A91E00067E80013FE8003CC3F";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269 .port_a_first_bit_number = 5;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269 .mem_init3 = "FFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFF57FFBFFFFFFFFFFFFFFFFFFFF5BFFFFFFFFFFFFFFFFFFFFFFFCFFFDFFFFFFFFFFFFFFFFFFFFC5FFCFFFFFFFE60017FFFFFFFC6FFA7FFFFFEC0000027FFFFFA77F87FFFFF800000002FFFFFE37FCBFFFFF0000000005FFFFE3FFCBFFFFC0000000000FFFFE3FF89FFFF800000000001FFFE3BF8FF7FC0000000000007FFE39FC7DFF80000000000001FFA3FFC5F7F80000000000000FFC3DFC5DBF000000000000007FC3FFCCEFF800000000000003FC3FF8CABF000000000000001FC3DF8FCBF000000000000000F03DE0E4BF000000000000000683DD0E9BF000000000000000783FC0E1BF00000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269 .mem_init2 = "0000107FE1E1FF000000000000000007DC1E33F000000000000000207F01E77F00000000000000020FA83E77F00000000000000020FD03CE7F00000000000000021FE07DFFF00000000000000023F80FFCFF00000000000000023FC0F85FF00000000000000027FF9F86FF0000000000000003FFFFF01BF0000000000000001FFFFF006F0000000000000001F7FFE001B0000000000000003FCFFD0006FFE00FFFFE00FFFDFC3FFFFFEFF8003FFF8003FF9FE1FFFFF7FF0100FFE0100FFDFE07FFF9FFC07C03FC07C03FBFF03FFEFFF01FF00F01FF01F27F01FFCFF403FFC0403FFC0423F80FFDFF00FFFF000FFFF0023F80FFCFF03FFFFC03FFFF8021FE07DF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269 .mem_init1 = "FF01FFFF801FFFF8020FD03CE7F007FFE000FFFE0020FA83E77F603FF80603FF806207F01E77FF80FE01F80FE01F007DC1E33FFC03C07FC03807FB07FE1E1FFFF0001FFF0001FF383FC0E1BFFFC007FFFC007FEF83DD0E9BFFFF00FFFFF00FFCF03DE0E4BFFFC007FFFC007F9FC3DF8FCBF3F8001FFF8001F3FC3FF8CABF3E03807FE0380EFFC3FFCCEFF9807E03F80FE01FFC3DFC5DBFC01FF80E01FF83FFA3FFC5F7FE07FFC0007FFC7FFE39FC7DFFF9FFFF001FFF3FFFE3BF8FF7FFCFFFFC03FF8FFFFE3FF89FFFFE1FFF001FC3FFFFE3FFCBFFFFFE3FC00041FFFFFA37FCBFFFFFF0100E007FFFFFA77F87FFFFFFEC002CFFFFFFFC6FFB7FFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269 .mem_init0 = "FFFFFFC5FFCFFFFFFFFFFFFFFFFFFFFCFFFDFFFFFFFFFFFFFFFFFFFF5BFFFFFFFFFFFFFFFFFFFFFFF57FFBFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFE5FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 5;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221 .mem_init3 = "0003FFFFFEFFFFFFFFFFFFFFC0007FFFFFF7FFFFFFFFFFFFFC0007FFFFFFBFFFFFFFFFFFFF80007FFFFFFDFFFFFFFFFFFFFE001FFFFFFFCFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFF9FFFFFFFFFFF3F807FFFFFFFFF7FFFFFFFFFE7F807FFFFFFFFFFFFFFFFFFF9FFC17FFFFFFFFFFFFFFFFFFEBFFC1FFFFFFFFFFF5FFFFFFF8FFFE1FFFFFFFFFFFFBFFFFFDFFFFF7FFFFFFFFFFFFC8FFF13FFFFF7FFFFFFFFFFFFFEE037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFD9FFFFFFFFFFFFFFFFFFFF400001FFFFFFFFFFFFFFFFFF43FFFF0BFFFFFFFFFFFFFFFFE3FFFFFF1FFFFFFFFFFFFFFFF1FFFFFFFE1FFFFFFFFFFFFFFC7FFFFFFFF8FFFFFFFFFFFFFF9FFFFFFFFFE7FFFFFFFFFFFFE7FFFFFFFFFF8FFFFFFFFFFFF9FFFFFFFFFFFE7FFFFFFFFFFFBFFFFFFFFFFFF3FFFFFFFFFFE7FFFFFFFFFFFF9F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221 .mem_init1 = "FFFFFFFFFCFFFFFFFFFFFFFC7FFFFFFFFF9FFFFFFFFFFFFFE7FFFFFFFFFBFFFFFFFFFFFFFF3FFFFFFFFF7FFFFFFFFFFFFFF9FFFFFFFFEFFFFFFFFFFFFFFFCFFFFFFFFCFFFFFFFFFFFFFFFEFFFFFFFF9FFFFFFFFFFFFFFFE7FFFFFFFBFFFFFFFFFFFFFFFF3FFFFFFE7FFFFFFFFFFFFFFFFBFFFFFFCFFFFFFFFFFFFFFFFFCFFFFFF5FFFFFFFFFFFFFFFFFEBFFFFF3FFFFFFFFFFFFFFFFFF1FFFFEFFFFFFFFFFFFFFFFFFFDFFFFDFFFFFFFFFFFFFFFFFFFEFFFFBFFFFFFFFFFFFFFFFFFFF7FFFBFFFFFFFFFFFFFFFFFFFF7FFF9FFFFFFFFFFFFFFFFFFFE1FFF0FFFFFFFFFFFFFFFFFFFC000103FFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFE0000000FFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221 .mem_init0 = "FFFFFFFFFFFFFC03FC3007FFFFFFFFFFFFFFFF807F07803FFFFFFFFFFFFFFFF007E0FC03FFFFFFFFFFFFFFFF00FE1FE01FFFFFFFFFFFFFFFE01FE3FF80FFFFFFFFFFFFFFFC03F87FFC07FFFFFFFFFFFFFFC0FFCFFFE07FFFFFFFFFFFFFF83FF8FFFF03FFFFFFFFFFFFFF07FF8FFFF81FFFFFFFFFFFFFE07FF4FFFFC0FFFFFFFFFFFFFC07F3DFFFFE03FFFFFFFFFFFF00FFFFFFFFE01FFFFFFFFFFFE01FBFCFFFFF007FFFFFFFFFF801F7FCFFFFF003FFFFFFFFFF007FFFFFFFFF800FFFFFFFFFC00FDFFFFFFFFC001FFFFFFFE001FBFDFFFFFFF0003FFFFFF8001F7FDEFFFFFF00007FFFF80003EFFFEFFFFFFE000003000000FFFFFEFFFFFFE000000000003F";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_bit_number = 5;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFF98F0AFFFFFFFFFFFFFFFFFFFF7FFFE7FFFFFFFFFFFFFFFFFE3FFFFFEBFFFFFFFFFFFFFFFFAFFFFFFFAFFFFFFFFFFFFFFFEBFFFFFFFEBFFFFFFFFFFFFFFCFFFFFFFFF9FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFBFFFFFFFFFFFDFFFFFFFFFFFE7FFFFFFFFFFFE7FFFFFFFFFFCFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFCFBFFFFFFFDFFFFFFFFFFFFFFFFF7FFFFFFBFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245 .mem_init2 = "FFFFFFFFFFFF7BFFFFFFBFFFFFFFFFFFFFFFEFDFFFFFE7FFFFFFFFFFFFFFF3FFFFFFFEFFFFFFFFFFFFFFFFBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFDFF7FFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFEFFBFFFDFFFFFFFFFFFFFFFFFEFFFFFFDFFFFFF00101FFFFFFEFFFFFFFFFFFC2000001FFFFFFFFDFFFFFFFC400000013FFFFFFFFFFF7FFF0000000002FFFFFFFDFFFFFF90000030000BFFFFFFDFFCFFF000203FE1002FFFFFFDFFFFFF0003FFFFF000BFFFFFDFFFFFC027FFFFFFE401FFFFFFFFFFFC03FFFFFFFFD017FFFFDFFFFFE0FFFFFFFFFF40BFFFFFFF7FFF3FFFFFFFFFFC01FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFE80FFFFFFFFFFFFFFFFFFFFFFF807EFFFFEFFFFFFFFFFFFFFFFC03EFFFFEFFFFFFFFFFFFFFFFE81EFFFFFFFFFFFFFFFFFFFFFF41EFFFFFFFFFFFFFFFFFFFFFFA1FF7FFEFFFFFFFFFFFFFFFFFD7FDFFFFFFFFFFFFFFFFFFFFFF7D7FFFEFFFFFFFFFFFFFFFFFFFC3FFFF7FFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFF807FFF7FFFFFFFFFFFFFFFFFF005FFFFFFFFFFFFFFFFFFFFFE002FFF3FFFFFFFFFFFFFFFFFC000FFFBFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFF00003FF9FFFFFFFFFFFFFFFFE00003FFFFFFFFFFFFFFFFFFFE00001FFDFFFFFFFFFFFFFFFFC00000FFCFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245 .mem_init0 = "FFFFFFFFFFC00000FFEFFFFFFFFFFFFFFFF800000FFEFFFFFFFFFFFFFFFF800000FFE7FFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFF8000007FFBFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFF8000007FFDFFFFFFFFFFFFFFF8000007FFDFFFFFFFFFFFFFFF8000007FFEFFFFFFFFFFFFFFF8000007FFEFFFFFFFFFFFFFFFC00000FFFF7FFFFFFFFFFFFFFC000007FFFBFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFE00000FFFFDFFFFFFFFFFFFFFE00000FFFFEFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFF00003FFFFFBFFFFFFFFFFFFFF80001FFFFF9FFFFFFFFFFFFFF8";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N30
cyclonev_lcell_comb \VGA_R~20 (
// Equation(s):
// \VGA_R~20_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269~portadataout )) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269~portadataout )) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197~portadataout ) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245~portadataout  
// & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197~portadataout  & !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a197~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a269~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a221~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a245~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~20 .extended_lut = "off";
defparam \VGA_R~20 .lut_mask = 64'h550055FF0F330F33;
defparam \VGA_R~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N24
cyclonev_lcell_comb \VGA_R~40 (
// Equation(s):
// \VGA_R~40_combout  = ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (((\VGA_R~20_combout ))) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341~portadataout )))))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317~portadataout  & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))))) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a293~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a317~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a341~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(!\VGA_R~20_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~40 .extended_lut = "on";
defparam \VGA_R~40 .lut_mask = 64'h0F0F55330F0F0F00;
defparam \VGA_R~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N36
cyclonev_lcell_comb \VGA_R~23 (
// Equation(s):
// \VGA_R~23_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \VGA_R~40_combout  & ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\VGA_R~21_combout ) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \VGA_R~40_combout  & ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\VGA_R~22_combout ) ) ) ) # ( 
// \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\VGA_R~40_combout  & ( (\VGA_R~21_combout  & !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\VGA_R~40_combout  & ( (\VGA_R~22_combout  & !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) )

	.dataa(!\VGA_R~22_combout ),
	.datab(!\VGA_R~21_combout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(gnd),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\VGA_R~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~23 .extended_lut = "off";
defparam \VGA_R~23 .lut_mask = 64'h505030305F5F3F3F;
defparam \VGA_R~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N38
dffeas \VGA_R[5]~reg0 (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_R~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_G[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[5]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = "7FF7F9FFFFFFFFFFFAFFF80001DF7C02FFFFFFFFFF07FF80033CEFFFE7FFFFFFCF4017F0007FFDFFFFCFFFFFFDE0007E000FFFFFFFFEFFFFFF9C0001E000FDFFFFFFF7FFFFFBE0003E000FFFFFFFFFFFFFFFB80001F8007BFFFFFFFFFFFFF3C001DF80033FFFFFFFE7FFFFFC003EF80001FFFFFFFF7FFFFF8007E7C0007FFFFFFFFFFFFFF8007E78000FFFFFFFFF9FFFFF8007E7C0017FFFFFFFFDFFFFFC003EFE803FFFFFFFFFCFFFF3C0019FFF1BFFBDFFFFFEFFFFB80000FFFFFFF81FFFFFE7FFFFE0003FFFFFFE005FFFFFFFFF9F0001FFFFFFC002FFFFF7FFFDE8003FFFFFF8001FFFFFFFFFCFC017FFDFFF0000FFFFFBFFFFFD8DFE80FFF00007FFFF9F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = "FFFFFFFFE001FC000E3FFFFFFFFBFFFFFC000FE001F7FFFFDFFFFFFFFF80007E001FFFFFFDFFDFEBFFE0000FE003FFFFFFDFFFFC1FFF00003E001FFFFFF1FFBD005FF000F7C000F7FFF17FF7C001FE001FFE00003C067FFFF00007E001FFF0000FFFFFFFEF8000FE001FBF800073FFFFFCF00007E001FFF0000F7FFFFFFF00077E000F7F8003E7FFFFFFE000FBF00007FD00BFFFFFFFFE001F9E00007FF7EFDFFFFFFFE001F9F8000FFFFFFBFFFFFFFE001F9FC001FFFFFEFFFFFFFFF000FFFA003FFFFFCFFFFFFFCF00027FF00FFFFFFBFFFFFFFEE00003FFFEFFFFDFFFFFFFFFEF8000FFFFFFFE017FFFFFFFFE7C001FFFFFFF4003CFFFFFFFF7A002FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = "E0001EFFFFFFFF3F007FFFFFFF0000E7FFFFFFFBF637FF7FFFE0001FFFFFFFFF9FFFFFF017FC0000F7FFFFFFE3FFFFFC003FC001EF7FFFFFFEFFFFFF8001FC003FF3FFFFFFDFFFFFF0000FC007FF3FFFFFFFFFDFFC0001FC003FF3FFFFFF7E017FE00007C003FF3FFFFFEF4003FC001EFC001EF7FFFFFFE0001FC003FFE0000F7FFFFFDF0000FC003FFE0001FFFFFFFFE0001FC003FFF0003EFFFFFFBC0000FC003FFE8001FFFFFFFBC001EFC001EFF400BDFFFFFFBC003FFE00007FF01FBFFFFFF3C007FFE0001FFF7BFFFFFFFF3C003FFF0000F5FFFEFFFFFFFBC003FFE8003ECFFFDFFFFFFFB8001E7F4007CFBFF7FFFFFFFBE0000FFE017FFE01FFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = "FE0001F7FFDFBFFCFFFFFFFFFDF0003EDFFFF7FFFFFFFFFFFFFE8001FCFFFDFFFFFFFFFFFFFEF400BDFBFF1FFFFFFFFFFFFFE7F01FBFE017FFFFFFFFFFFFFFBF7BFFFF83FFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFCFFFDFFFFFFFFFFFFFFFFFFFFFBFF7FFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD06FFFFFFFFFFFFFFFFFFFFFF1861FFFFFFFFFFFFFFFFFFFFD00B2BFFFFFFFFFFFFFFFFFFE5FFFE8FFFFFFFFFFFFFFFFFF95FFFCC7FFFFFFFFFFFFFFFFF8FFDFFF3F";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = "FFFFFFFFFFFFFFFE3F809FF67FFFFFFFFFFFFFFFD3EFBC1FE3FFFFFFFFFFFFFFFA3976F17E9FFFFFFFFFFFFFFFBE0DB5E8FD7FFFFFFFFFFFFFF3C52F9D43C9FFFFFFFFFFFFFE78DEFD9F0F9FFFFFFFFFFFFFC30FBFEA6C397FFFFFFFFFFFFCF7FF956F11F9FFFFFFFFFFFFCE3FD16737071FFFFFFFFFFFFFE5CF36DF773D5EFFFFFFFFFF8CB160685F91D03DFFFFFFFFF9C7CA3581D58F8017FFFFFFFF3DFAE820BDE8F8107FFFFFFFFFD65C109C7BC7F205FFFFFFFFFFBFED80DE3A7E405FFFFFFFF78582C10BFA47C007FFFFFFFF783EF0870EFB7F00BFFFFFFFF7FA5828019637839FFFFFFFFF7CEC4481F5D67EBFFFFFFFFFF783FEE07C78875FFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = "FFF844E4062CE8FBFFFFFFFFFFFB8201018B014E7FFFFFFFFFFF189F801843F1FFFFFFFFFFFFF99910000CAF9EFFFFFFFFFFFF8BB06406FC7BDFFFFFFFFFFFFA1E0880C5BB1EFFFFFFFFFFFFCEFE400B4DE39FFFFFFFFFFFF8B1CE087B7B7BFFFFFFFFFFFFC8E7C2AE4FA7DFFFFFFFFFFFFDC49036057E73FFFFFFFFFFFFCE3E73072CEFFFFFFFFFFFFFFE7166981364FBFFFFFFFFFFFFFF8E2CF47F9E1FFFFFFFFFFFFE38F2757C71D0FFFFFFFFFFFFF7C02F3FBE1C03FFFFFFFFFFFF2C9A8F7B77EE1FFFFFFFFFFFF8ED8EE7967878FFFFFFFFFFFF8F0BBFFB8FC7CFFFFFFFFFFFFCF1FF7D01F03E3FFFFFFFFFFFE79E7FB11C01F3FFFFFFFFFFFF3C75D18B";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = "C60FBFFFFFFFFFFFF5E26C3E7A78FCFFFFFFFFFFFF8F8FD85FCFC7EFFFFFFFFFFFFC7C0987F9EE7EFFFFFFFFFFFFCDF003F43FFFE7FFFFFFFFFFFF5FFFFEC7FFFF7FFFFFFFFFFFFCFFFFD07FFFFBFFFFFFFFFFFFF03F0401FFFFBFFFFFFFFFFFFF91E20FDFFFB9FFFFFFFFFFFFF80005FFFFFEDFFFFFFFFFFFFF8007FFFFFFFEFFFFFFFFFFFFF8003FFFFFFFCFFFFFFFFFFFFF8003FFFFFFFF3FF7FFFFFFFFF0007F7FFFFFFAE72FFFFFFFFF03FFFFFFFFFFE003FFFFFFFFF0FFFFFFFFFFFFE017FFFFFFFF0FFFFFFFFFFFFF807FFFFFFFF07FCFEFFFFFFFF81FFFFFFFFF87FFFFFCFFFFFFC3FFFFFFFFF87FFFFFFFFFFFF8FFFFFFFFFF87FFFFFFFFFFF95BFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = "FFFFFFF83FFFFFFFE03F2A7FFFFFFFFF81FFFFFFF803B2EFFFFFFFFFFC0FFFFFDB40F5BFFFFFFFFFFFC03FFFFC707E37FFFFFFFFFFF801FFFFFFFF8AFFFFFFFFFFFFC00BFFFFFFF07FFFFFFFFFFFFC01FFFFFEFE0FFFFFFFFFFFFFE7FFFFFFFF81BFFFFFFFFFFFFE7FFFFFFFF07FFFFFFFFFFFFFE7FBFFFFFC2FFFFFFFFFFFFFFE7FFFFFFF01FFFFFFFFFFFFFFF3FFFFFFC87DFFFFFFFFFFFFFF1FFFFFF81CBFFFFFFFFFFFFFF8FFFFFF4737FFFFFFFFFFFFFFC7FFFFFBE1FFFFFFFFFFFFFFFC0FFFFFF83FFFFFFFFFFFFFFFF03FFFFF8FFFFFFFFFFFFFFFFF80FFFFFF7FFFFFFFFFFFFFFFFDEFFFFDEFFFFFFFFFFFFFFFFFCFFFFFAFFFFFFFFFFFFFFFFFFFBF";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = "FFF97FFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFE7F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFEFFF7FFFFFFFFFFFFFFFFFFFF7FFFDFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFE7FFFFFFBFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFBFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFDFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7807FFFFFFDFFFFDFFFFFFFFFC0005FFFFFBFFFFFFFFFFFFF8000005FFFFBFFFFFFFFFFFF800E1C00FFFFFFFFFFFFFFFFF81FFFFA00FFFFFFFFBFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = "F9FFFFFF803FFFFFFFBFFFFFFFFFFFFFFF80BFFFFFFBFFFFFFFFFFFFFFFC07FFFFFFBFFFFFFFFFFFFFFFF01FFFFFFBFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFBFFFFFD00FFFFFFFFFFFFFFFFBFFFFE805FFFFFFFFFFFFFFFFFFFFF80587FFFFFDFFFFFFFFFFFFFE02FC1FFFFFFFFFFFFFFF7FFF807F80FFFFFFFFFFFFFFFFFFF81FF807FFFFEFFFFFFFFFFFFC07FF807FFFFFFFFFFFFFFFFFC1FFF803FFFFFFFFFFFFFFFFF07FFF803FFFFFBFFFFFFFFFFE1FFFF001FFFFFFFFFFFFFFFFC1FFFF001FFFFFFFFFFFFF7FF87FFFF801FFFFFFFFFFFFFDFF0FFFFF800FFFFFFFFFFFFFFFE1FFFFFC00FFFFFFDFFFFFFFDE3FFFFF800FFFFFFF7FFFFFFFC3FFFFFE";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = "01FFFFFFFDFFFFFFF87FFFFFE01FFFFFFFFFFFFFFF1FFFFFFF01FFFFFFFFFFFFFFE1FFFFFFF80FFFFFFFDFFFFFFC2FFFFFFFC0FFFFFFFFFFFFFFC7FFFFFFFE1FFFFFFFFFFFFFF8FFFFFFFFF9FFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFF7FFFFFE1FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFEFFFFFFFFFDFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 6;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174 .mem_init3 = "FD980001FE7FFD8030079E0D7FB700001FE7FFB002003C020FFFE40001FE7FF6006061E081FFFDC0001FF7FEC00C078EC81FFFF00001FF7FD800803E2483FFFE70001FF7FB001800F0003FFFFE0001FFBF600100038807FFFF80001FFBEC00301F1B00FFFFC70000FF3D800601FE401FFFFFF0002FF3B0006001F607FFFFF80003FFB6000C000783FFFFFC00003FF8C000C0180DFFFFFFF80001FFD8001801E73FFFFFDFC0007FF900018003FFFFFFF9C00007FFC000100003FFFFFF07FC003FFC0003001FFFFFFFE03F800FFFC0003001FFFFFFFC000000FFFE000200007FFFFF80780017FFE00060003FFFFFF07FF001FFFE00060001BFFFFE111F802FFFF0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174 .mem_init2 = "0040000FFFFFC25C1803FFFF80040003FFFFF800E0005FFFF000C00073FFFF848F8007FFFF800C0004FFFFF0023E00FFFFFC0080001DFFFE10F0E01FFFFFC00800013FFFE3B78201FFFFFE00800006FFFC173C003FFFFFE0080000DFFFE0B9E005FFFFFF00800003FFFF8BC700FFFFFFF008000037FFDE9C300FFFFFFF80800006FFECDCE001FFFFFFF80800000BFECDC7002FFFFFFF80800000BFEC4C7005FFFFFFFC08000003E4C4E200BFFFFFFFE080000006CCC60017FFFFFFFF080000004CCC6002FFFFFFFFF0C00000000CC0005FFFFFFFFF8C0000000000000FFFFFFFFFF840000000000003FFFFFFFFFFE60000000000007FFFFFFFFFFE2000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174 .mem_init1 = "000BFFFFFFFFFFF2000000000003FFFFFFFFFFFF9000000000007FFFFFFFFFFFFD80000000001BFFFFFFFFFFFFE80000000002FFFFFFFFFFFFFF4000000000FFFFFFFFFFFFFFFE000000003FFFFFFFFFFFFFFFD80000000FFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFFFFFB000003BFFFFFFFFFFFFFFFFFEC0001DFFFFFFFFFFFFFFFFFFFDF0FCFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFF73FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174 .mem_init0 = "FFFFFFFFFFFFFF37FFFFFFFFFFFFFFFFFFFFFFC70FBFFFFFFFFFFFFFFFFFFFFDFEFBBFFFFFFFFFFFFFFFFFFFBFFBBBFFFFFFFFFFFFFFFFFFF7CFFBBFFFFFFFFFFFFFFFFFFFF4BCBBFFFFFFFFFFFFFFFFFFEE7DF3FFFFFFFFFFFFFFFFFFFEEFCFF3FFFFFFFFFFFFFFFFFFEFFFFF7FFFFFFFFFFFFFFFFFFEFFE7FFFFFFFFFFFFFFFFFFFFEFFE7EFFFFFFFFFFFFFFFFA1BEEFE7FFFFFFFFFFFFFFFFF3F9FFFFFDFFFFFFFFFFFFFFFDFFF2755FBFFFFFFFFFFFFFFF7FFFB7C7F7FFFFFFFFFFFFFFEFF1FD3FFEFFFFFFFFFFFFFFFDFE0BE1FFFFFFFFFFFFFFD85FFE802F67FCFFFFFFFFFFF9FCFBE0017B7FDFFFFFFFFFFCFFFBF8000F9FB9FFFFFFFFFFDFFFFFC000";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N30
cyclonev_lcell_comb \VGA_R~25 (
// Equation(s):
// \VGA_R~25_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126~portadataout )))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102~portadataout 
//  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150~portadataout ))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150~portadataout ))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~25 .extended_lut = "off";
defparam \VGA_R~25 .lut_mask = 64'h04268CAE15379DBF;
defparam \VGA_R~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFBFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFBFF7FFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF3FF3FFADFFFFFFFFFFFFFFFFCFC1FFF03FFFFFFFFFFFFFFFF7FFFFF380FFFFFFFFFFFFFFFEEFFF70001FFFFFFFFFFFFFFFBFFFF80001FFFFFFFFFFFFFFF67FFFF00F9FFFFFFFFFFFFFFE8FFFFE033FFFFFFFFFFFFFFFD0FFFFF0DFFFFFFFFFFFFFFFFB0FFFFF37FFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "FF01FFFFFEFFFFFFFFFFFFFFFFF03FFFFFBFFFFFFFFFFFFFFFFF03FFFFF7FFFFFFFFFFFFFFFFE07FFFFEFFFFFFFFFFFFFFFFF807FFFFDFFFFFFFFFFFFFFFFFC03FFFFBFFFFFFFFFFFFFFFFF803FFFF7FFFFFFFFFFFFFFFFE007FFFEFFFFFFFFFFFFFFFFFF007FFFDFFFFFFFFFFFFFFFFFC00FFFFBFFFFFFFFFFFFFFFFFE00FFFE7FFFFFFFFFFFFFFFFF801FFFCFFFFFFFFFFFFFFFFFFC01FFF9FFFFFFFFFFFFFFFFFF001FFFDFFFFFFFFFFFFFFFFFF803FFFBFFFFFFFFFFFFFFFFFF003FFF7FFFFFFFFFFFFFFFFFB007FFF7FFFFFFFFFFFFFFFFF900FFFEFFFFFFFFFFFFFFFFFF801FFFCFFFFFFFFFFFFFFFFFF201FFF9FFFFFFFFFFFFFFFFFF001FFF9FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "FFFFFFFFFFFF001FFFBFFFFFFFFFFFFFFFFFE40FFFFBFFFFFFFFFFFFFFFFFEC0FFFE3FFFFFFFFFFFFFFFFFE807FFC7FFFFFFFFFFFFFFFFFE807FFE7FFFFFFFFFFFFFFFFFE40FFFE7FFFFFFFFFFFFFFFFFF00FFFE7FFFFFFFFFFFFFFFFFF00FFFEFFFFFFFFFFFFFFFFFFD00FFFEFFFFFFFFFFFFFFFFFFD01FFFEFFFFFFFFFFFFFFFFFFD01FFFEFFFFFFFFFFFFFFFFFFD01FFFEFFFFFFFFFFFFFFFFFFD00FFFCFFFFFFFFFFFFFFFFFFD00FFFCFFFFFFFFFFFFFFFFFFD00FFFCFFFFFFFFFFFFFFFFFFD00FFFCFFFFFFFFFFFFFFFFFFD00FFFCFFFFFFFFFFFFFFFFFFD00FFF8FFFFFFFFFFFFFFFFFFF00FFF8FFFFFFFFFFFFFFFFFFF00FFF0FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "FC00001FFFFFFFFE07FFFC3FFF8000007FFFFFFFF83FFFC3FFF0000001FFFFFFFFC1FFFC7FFE01FF400FFFFFFFFE0FFFC7FFC03FFE003FFFFFFFF07FF87FFC01FFFC01FFFFFFFF83FF8FFF801A7FE00FFFFFFFFC1FF8FFF800007F80FFFFFFFFE1FF0FFF0000007E07FFFFFFFF1FF0FFF0000003E03FFFFFFFF0FF8FFF0000000E03FFFFFFFF87F8FFF0000000803FFFFFFFF8FF9FFE0000000001FFFFFFFF87F1FFE00000003C1FFFFFFFF8011FFE00000003C1FFFFFFFF8019FFE0000000001FFFFFFFF87F8FFF0000000003FFFFFFFF8FF8FFF0000000003FFFFFFFF87F0FFF0000000003FFFFFFFF0FF0FFF0000000007FFFFFFFF1FF8FFF800000000FFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "FFFFFE1FF8FFF800000000FFFFFFFFC1FF87FFC00000001FFFFFFFF83FFC7FFC00000003FFFFFFFF07FFC7FFE0000000FFFFFFFFE0FFFC3FFF0000001FFFFFFFFC1FFFC3FFF8000007FFFFFFFF83FFFE1FFFC00001FFFFFFFFE07FFFF1FFFF00007FFFFFFFF81FFFFF0FFFFC003FFFFFFFFE03FFFFF0FFFFFFFFFFFFFFFF807FFFFF87FFFFFFFFFFFFFFC03FFFFFFC3FFFFFFFFFFFFFE007FFFFFFE1FFFFFFFFFFFFF805FFFFFFFE0FFFFFFFFFFFFE00FFFFFFFFF07FFFFFFFFFFF00FFFFFFFFFF83FFFFFFFFFFC01FFFFFFFFFFC1FFFFFFFFFF007FFFFFFFFFFE0FFFFFFFFFC07FFFFFFFFFFFF03FFFFFFFF01FFFFFFFFFFFFFC0FFFFFFF807FFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "C03FFFFFE01FFFFFFFFFFFFFFF807FFFE003FFFFFFFFFFFFFFFE007F8002FFFFFFFFFFFFFFFFF80000017FFFFFFFFFFFFFFFFFD00000BFFFFFFFFFFFFFFFFFFFD8037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC037FFFFFFFFFFFFFFFFFFFD00000BFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFC0007FE000FFFFFFFFFFFFFFE000FFFFF001FFFFFFFFFFFFF800FFFFFFE00FFFFFFFFFFFFE007FFFFFFF807FFFFFFFFFFF801FFFFFFFFE01FFFFFFFFFFF007FFFFFFFFF81FFFFFFFFFFE01FFFFFFFFFFC0FFFFFFFFFF007FFFFFFFFFFF07FFFFFFFFE01FFFFFFFFFFFF83FFFFFFFFC07FFFFFFFFFFFFC0FFFFFFFF00FFFFFFFFFFFFFE0FFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "F03FFFFFFFFFFFFFF07FFFFFFC07FFFFFFFFFFFFFF87FFFFFF81FFFFFFFFFFFFFFF83FFFFFF03FFFFFFFFFFFFFFFC1FFFFFE07FFFFFFFFFFFFFFFE0FFFFFE0FFFFFFFFFFFFFFFFE0FFFFF81FFFFFFFFFFFFFFFFF07FFFF83FFFFFFFFFFFFFFFFF07FFFF07FFFFFFFFFFFFFFFFF83FFFF0FFFFFFFFFFFFFFFFFF83FFFE0FFFFFFFFFFFFFFFFFFC3FFFE1FFFFFFFFFFFFFFFFFFC3FFFC3FFFFFFFFFFFFFFFFFFE1FFF83FFFFFFFFFFFFFFFFFFE1FFF83FFFFFFFFFFFFFFFFFFE1FFF87FFFFFFFFFFFFFFFFFFF0FFF87FFFFFFFFFFFFFFF7FFF0FFF07FFFFFFFFFFFFFFC3FFF0FFF87FFFFFFFFFFFFFFC3FFF0FFF8FFFFFFFFFFFFFFF83FFF87FF8FFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FF07FFF87FB8FFFFFFFFFFFFFFF07FFF87F08FFFFFFFFFFFFFFE0FFFF87E187FFFFFFFFFFFFFE1FFFF83C107FFFFFFFFFFFFFE1FFFF838187FFFFFFFFFFFFFC1FFFFC60387FFFFFFFFFFFFFC3FFFFC00F83FFFFFFFFFFFFFC3FFFFC00FC3FFFFFFFFFFFFFC3FFFFC03FC3FFFFFFFFFFFFFC3FFFE00FFC1FFFFFFFFFFFFFC3FFF001FFC1FFFFFFFFFFFFF80000003FFC1FFFFFFFFFFFFF80000003FFC1FFFFFFFFFFFFFC0000003FFC3FFFFFFFFFFFFFC0000003FFC3FFFFFFFFFFFFFC3F81C00FF87FFFFFFFFFFFFFC3F07E80FF87FFFFFFFFFFFFFC3F07FA03F87FFFFFFFFFFFFFC1F0FFE81F07FFFFFFFFFFDFFE1E0FFFC1F8FFFFFFFFFFFFFFE1E1FFFE1F8";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFFFFFFFE0E1FFFD0F8FFFFFFFFFFFFFFF061FFFE0F8FFFFFFFFFFFFFFF061FFFF878FFFFFFFFFFFFFFF801FFFF878FFFFFFFFFFFFFFFC01FFFF0307FFFFFFFFFFFDFFC01FFFFC387FFFFFFFFFFDFFFF61FFFFC387FFFFFFFFFFFFFFFE1FFFFC383FFFFFFFFFFFEFFFE1FFFFC383FFFFFFFFFFEFFFFE0FFFF83C3FFFFFFFFFFFFFFFF0FFFFC3E1FFFFFFFFFFF7BFFF07FFF83E0FFFFFFFFFFFFFFFF87FFFC3F0FFFFFFFFFFFFFFFF83FFFC3F07FFFFFFFFFFDFFFFC1FFFC3F83FFFFFFFFFFEFFFFE0FFFC3F81FFFFFFFFFFF7FFFF03FFC7FE0FFFFFFFFFFFBFFFF81FF83FE07FFFFFFFFFFFFFFFC07F83FF03FFFFFFFFFFFFFFFC01F87FF81FFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFFFFF800787FFC07FFFFFFFFFFFFFF84000FFFF03FFFFFFFFFFFFFF060007FFF00FFFFFFFFFFFFFE0F800FFFFC07FFFFFFFFFFFFC0FF80FFFFE01FFFFFFFFFFFF83FFC0FFFFF007FFFFFFFFFFF07FFFBFFFFFE01FFFFFFFFFFC0FFFFFFFFFFF007FFFFFFFFF81FFFFFFFFFFF801FFFFFFFFE01FFFFFFFFFFFE007FFFFFFF807FFFFFFFFFFFF800FFFFFFE00FFFFFFFFFFFFFE000FFFFF001FFFFFFFFFFFFFFC0007FE000FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFD00000BFFFFFFFFFFFFFFFFFFFEC037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "00FFF0FFFFFFFFFFFFFFFFFFF00FFF0FFFFFFFFFFFFFFFFFFF003FF0FFFFFFFFFFFFFFFFFFF003FF0FFFFFFFFFFFFFFFFFFF001FE0FFFFFFFFFFFFFFFFFFF001FE0FFFFFFFFFFFFFFFFFFE000FE0FFFFFFFFFFFFFFFFFFE800FE0FFFFFFFFFFFFFFFFFFEC00FE0FFFFFFFFFFFFFFFFFFEC00FE07FFFFFFFFFFFFFFFFFE400FE07FFFFFFFFFFFFFFFFFE401FE07FFFFFFFFFFFFFFFFFF001FE03FFFFFFFFFFFFFFFFFF203FE03FFFFFFFFFFFFFFFFFF203FE03FFFFFFFFFFFFFFFFFF801FF03FFFFFFFFFFFFFFFFFF901FF01FFFFFFFFFFFFFFFFFFE01FF01FFFFFFFFFFFFFFFFFFF01FF80FFFFFFFFFFFFFFFFFFF81FF80FFFFFFFFFFFFFFFFFFF01FF807FFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "FFFFFFFFFFFFFFC0FFC07FFFFFFFFFFFFFFFFFF80FFC03FFFFFFFFFFFFFFFFFFE07FC03FFFFFFFFFFFFFFFFFFC03FE1DFFFFFFFFFFFFFFFFFFF03FF1DFFFFFFFFFFFFFFFFFFE03FFFEFFFFFFFFFFFFFFFFFFF81FFFEFFFFFFFFFFFFFFFFFFF41E7FFFFFFFFFFFFFFFFFFFFF80E3FF7FFFFFFFFFFFFFFFFFFE030FFFFFFFFFFFFFFFFFFFFFF000FFBFFFFFFFFFFFFFFFFFFE000FFBFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF8003FDFFFFFFFFFFFFFFFFFFFE001FDFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFA003EFFFFFFFFFFFFFFFFFFFFF0002FFFFFFFFFFFFFFFFFFFFF4002FFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "FFFFFFE003FFFFFFFFFFFFFFFFFFFFFE807FFFFFFFFFFFFFFFFFFFFFFB0FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8037FFFFFFFFFFFFFFFFFFFD00000BFFFFFFFFFFFFFFFFFF80000017FFFFFFFFFFFFFFFFE007F8002FFFFFFFFFFFFFFFF807FFFE003FFFFFFFFFFFFFFC03FFFFFE01FFFFFFFFFFFFFFC0FFFFFFF807FFFFFFFFFFFFF03FFFFFFFF01FFFFFFFFFFFFE0FFFFFFFFFC07FFFFFFFFFFFC1FFFFFFFFFF007FFFFFFFFFF83FFFFFFFFFFC01FFFFFFFFFF07FFFFFFFFFFF00FFFFFFFFFE0FFFFFFFFFFFFE00FFFFFFFFE1FFFFFFFFFFFFF805FFFFFFFC3FFFFFFFFFFFFFE007FFFFFF87FFFFFFFFFFFFFFC03FFFFFF0FFFFFFFFFFFFFFFF807FFFFF0FFFFC003FFFFFFFFE03FFFFF1FFFF00007FFFFFFFF81FFFFE1FF";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N30
cyclonev_lcell_comb \VGA_R~26 (
// Equation(s):
// \VGA_R~26_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30~portadataout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78~portadataout ))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78~portadataout ))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78~portadataout  & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54~portadataout  & 
// ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30~portadataout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78~portadataout )))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~26 .extended_lut = "off";
defparam \VGA_R~26 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \VGA_R~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_bit_number = 6;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294 .mem_init3 = "FFFC00000007FFFE03C000FFFFFF80000001FFFFE01E000FFFFFF80000007FFFFF40E000FFFFFF0000001FFFFFFC0E001FFFFFE0000003FFFFFFE06001FFFFFE0000007FFFFFFF03000FFFFFC000000FFFFFFFF03001FFFFF8000003FFFFFFFF81001FFFFF0000007FFFFFFFF81003FFFFF0000007FFFFFFFF80001FFFFE000000FFFFFFFFF80003FFFFE000001FFFFFFFFFC0007FFFFC000003FFFFFFFFFC0007FFFFC000007FFFFFFFFFC0007FFFF800000FFFFFFFFFFC000FFFFFC03000FFFFFFFFFFC000FFFFF807001FFFFFFFFFFC003FFFFF003003FFFFFFFFFFC007FFFFF000003FFFFFFFFFFC007FFFFF000007FFFFFFFFFFC01FFFFFF000007FFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294 .mem_init2 = "FFFFFC03FFFFFE00030FFFFFFFFFFF80FFFFFFE00038FFFFFFFFFFF83FFFFFFC00001FFFFFFFFFFF87FFFFFFE00001FFFFFFFFFFF87FFFFFFC00003FFFFFFFFFFF8FFFFFFFC00003FFFFFFFFFFF3FFFFFFFC00007FFFFFFFFFFF7FFFFFFF800007FFFFFFFFFFE7FFFFFFF800007FFFFFFFFFFEFFFFFFFFC0000FFFFFFFFFFFCFFFFFFFFC0000FFFFFFFFFFFBFFFFFFFFC0000FFFFFFFFFFFBFFFFFFFFC0000FFFFFFFFFFF3FFFFFFFFC0011FFFFFFFFFFF7FFFFFFFFC000CFFFFFFFFFFE7FFFFFFFF800077FFFFFFFFFDFFFFFFFFF80003FFFFFFFFFFDFFFFFFFFFC0001FFFFFFFFFFBFFFFFFFFFC0001FFFFFFFFFFBFFFFFFFFFC0001FFFFFFFFFF7FFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294 .mem_init1 = "FC0001FFFFFFFFFF7FFFFFFFFFE0001FFFFFFFFFE7FFFFFFFFFF0001FFFFFFFFFDFFFFFFFFFFF0009FFFFFFFFF9FFFFFFFFFFF801DFFFFFFFFFBFFFFFFFFFFF8009FFFFFFFFF3FFFFFFFFFFF8000FFFFFFFFEFFFFFFFFFFFFE000E3FFFFFFCFFFFFFFFFFFFF000E1FFFFFF9FFFFFFFFFFFFF80060FFFFFF3FFFFFFFFFFFFF80071FFFFFE7FFFFFFFFFFFFFF0039FFFFFCFFFFFFFFFFFFFFF003FFFFFFBFFFFFFFFFFFFFFFE01FFFFFE3FFFFFFFFFFFFFFFF80FFFFF8FFFFFFFFFFFFFFFFFE03FFFE1FFFFFFFFFFFFFFFFFF80FFF87FFFFFFFFFFFFFFFFFFD04F85FFFFFFFFFFFFFFFFFFFFD006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342 .port_a_first_bit_number = 6;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC0027FFFFFFFFFFFFFFFFFFE800002FFFFFFFFFFFFFFFFFF40002005FFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342 .mem_init1 = "FFC0001FF807FFFFFFFFFFFFFFF0000FFFF03FFFFFFFFFFFFFFE0003FFFFE0FFFFFFFFFFFFFFC000FFFFFF0FFFFFFFFFFFFFF0001FFFFFFC3FFFFFFFFFFFFC0007FFFFFFE1FFFFFFFFFFFFC000FFFFFFFF0FFFFFFFFFFFF8003FFFFFFFF87FFFFFFFFFFF0007FFFFFFFF83FFFFFFFFFFE000FFFFFFFFF81FFFFFFFFFF8001FFFFFFFFF80FFAFFFFFFF8001FFFFFF3FF80FF87FFFFFF0003FFFFFE07F80FC43FFFFFF0007FFFFFC01F807C8BFFFFFE0007FFFFFC607807803FFFFFE000FFFFFFE3C3803413FFFFFC000FFFFFFF1E0800807FFFFFC001FFFFFFF1F8001027FFFFF8001FFFFFFF8FC00000FFFFFF0003FFFFFFFC7F00001FFFFFF8003FFFFFFFC7F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342 .mem_init0 = "80004FFFFFF0003FFFFFFFE3FC0101FFFFFF0007FFFFFFFE3FE0103FFFFFE0007FFFFFFFF1FE0001FFFFFF0007FFFFFFFF1FF0009FFFFFE0007FFFFFFFF9FF800BFFFFFE0007FFFFFFFF8FF8003FFFFFE000FFFFFFFFFCFFC007FFFFFE000FFFFFFFFFC7FC013FFFFFC000FFFFFFFFFC7FC017FFFFFC000FFFFFFFFFE3FE10FFFFFFC000FFFFFFFFFE3FE127F8FFFE000FFFFFFFFFF1FC00FC0FFFE000FFFFFFFFFF0FC09F067FFE000FFFFFFFFFF87C0000E3FFE000FFFFFFFFFFC380000E7FFE000FFFFFFFFFFE000000F7FFE000FFFFFFFFFFE000000F7FFE000FFFFFFFFFFC380000E7FFE000FFFFFFFFFF8FC000063FFE000FFFFFFFFFF1FC000007FFE0";
// synopsys translate_on

// Location: M10K_X76_Y31_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318 .port_a_first_bit_number = 6;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318 .mem_init3 = "00FFFFFFFFFF1FC00000FFFE000FFFFFFFFFE3FE00005FFFE000FFFFFFFFFE7FE0402FFFFE000FFFFFFFFFC7FC004FFFFFC000FFFFFFFFFCFFC013FFFFFC000FFFFFFFFF8FFC007FFFFFE000FFFFFFFFF8FF8003FFFFFE000FFFFFFFFF9FF800BFFFFFE0007FFFFFFFF1FF0009FFFFFE0007FFFFFFFF3FE0003FFFFFF0007FFFFFFFE3FC0103FFFFFE0007FFFFFFFE3FC0105FFFFFF0007FFFFFFFC7F80004FFFFFF0003FFFFFFFCFE00001FFFFFF8003FFFFFFF8FC00000FFFFFF0003FFFFFFF1F8000027FFFFF8001FFFFFFF3E1800007FFFFFC001FFFFFFE383803013FFFFFC001FFFFFFC60F807103FFFFFE000FFFFFFC03F80788BFFFFFE0007FFFFFE0F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318 .mem_init2 = "F80FE03FFFFFF0007FFFFFFFFF80FF87FFFFFF0003FFFFFFFFF81FFF7FFFFFF8001FFFFFFFFF81FFFFFFFFFF8001FFFFFFFFF83FFFFFFFFFFE000FFFFFFFFFC3FFFFFFFFFFF0007FFFFFFFFC3FFFFFFFFFFF8001FFFFFFFF8FFFFFFFFFFFFC000FFFFFFFF0FFFFFFFFFFFFC0007FFFFFFE1FFFFFFFFFFFFF0001FFFFFFC3FFFFFFFFFFFFFC000FFFFFF0FFFFFFFFFFFFFFE0003FFFFE1FFFFFFFFFFFFFFF0000FFFF03FFFFFFFFFFFFFFFC0001FF807FFFFFFFFFFFFFFFFC0002005FFFFFFFFFFFFFFFFFE800002FFFFFFFFFFFFFFFFFFFEC0027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE806FFFFFFFFFFFFFFFFFFFFF80005FFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFE000000001FFFFFFFFFFFFFFF8000000001FFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFC000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318 .mem_init0 = "00000007FFFFFFFFFFFFF800000000003FFFFFFFFFFFFE000000000003FFFFFFFFFFFFE000000000001FFFFFFFFFFFFC000000000000FFFFFFFFFFFF8000000000000FFFFFFFFFFFF00000000000007FFFFFFFFFFE00000000000007FFFFFFFFFFC00000000000003FFFFFFFFFF800000000000001FFFFFFFFFE000000000000001FFFFFFFFFC000000000000001FFFFFFFFE0000000000800001FFFFFFFFC0000000000600000FFFFFFFF00000000000780001FFFFFFFE000000002003C0001FFFFFFFE000000001801E0001FFFFFFFC000000000C00F0000FFFFFFF8000000002700F0000FFFFFFE000000005FB8078000FFFFFFE00000003FFFC03C000FFF";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270 .port_a_first_bit_number = 6;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270 .mem_init3 = "FFFFFFFFFFFFFFFFF7FFF7FFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF3FFF3FFFFFFFFFFFFFFFFFFFFBFFFAFFFFFFFFFFFFFFFFFFFFBEFFBFFFFFFFF4000EFFFFFFFFFFFD7FFFFFF8000000FFFFFF9F7FFFFFFFF800000000FFFFF9FFFFBFFFFF0000000001FFFF9FBFFFEFFF80000000000FFFF9FFFFFEFFF000000000003FFF9FFFFDEFFE000000000000FFF9FFFBFEFFC0000000000001FF9FDFBFCFF80000000000001FFFFDF3FEFF000000000000007FBFFFBFDBF000000000000003FBFFF7F9BF000000000000001F3FFE7EBBF000000000000000FFFFFFF3BF00000000000000077FFEFE7BF00000000000000077FFFFFFBF00000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270 .mem_init2 = "00000FFF9FFFBF0000000000000001FFDBFFFFF0000000000000001FFDFFFFFF0000000000000001FFF7FFF7F0000000000000001FFEFFFFFF0000000000000001FFDFFFFFF0000000000000001FFFFFFFFF0000000000000001FFFFFFDFF0000000000000001FFFFFFBFF0000000000000001FFFFFFE3F0000000000000003FFFFFFF8F0000000000000003FFFFFFFE30000000000000001FBFFEFFF90000000000000003FFFFFFFFF0000000000000003FFFFFFFFB0000000000000003FFFFFFFEF0000000000000001FFFFFFFBF0000000000000001FFFFFFDFF0000000000000001FFFFFFDFF0000000000000001FFFFFFFFF0000000000000001FFDFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270 .mem_init1 = "FF0000000000000001FFEFFFFFF0000000000000001FFF7FFF7F0000000000000001FFDFFFFFF0000000000000001FFDBFFFFF0000000000000000FFF9FFFBF00000000000000037FFFFFFBF00000000000000077FFEFE7BF000000000000000FFFFFFF3BF000000000000001F3FFE7EBBF800000000000003FBFFF7F9BF000000000000007FBFFFBFDBF80000000000001FFFFDF3FEFFC0000000000001FF9FDFBFCFFE000000000000FFF9FFFBFEFFF000000000003FFF9FFFFDEFFF80000000000FFFF9FFFFFEFFFE0000000005FFFF9FBFFFEFFFF800000002FFFFF9FFFFBFFFFFF4000002FFFFFF9F7FFFFFFFFFF6001DFFFFFFFFFFFD7FFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270 .mem_init0 = "FFFFFFBEFFBFFFFFFFFFFFFFFFFFFFFBFFFAFFFFFFFFFFFFFFFFFFFF3FFF3FFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFF7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198 .mem_init3 = "C0000FFFFFFF800000000007FC0040FFFFFFFE0000000001FF00000FFFFFFFF8000000007FF00001FFFFFFFFF00000003FFE00081FFFFFFFFFC000001FFFE00000FFFFFFFFFFD0002FFFFC00001FFFFFFFFFFFFFFFFFFFC00201FFFFFFFFFFFFFFFFFFFC00001FFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFF802007FFFFFFFFFFFFFFFFFFF004007FFFFFFFFFFFFFFFFFFF81000FFFFFFFFFFFFFFFFFFFF84001FFFFFFFFFFFFFFFFFFFF10003FFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198 .mem_init2 = "FFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFE3FFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198 .mem_init1 = "FFFFFFFFFFFFFFFFA00005FFFFFFFFFFFFFFFFFFA1FFFF05FFFFFFFFFFFFFFFFE1FFFFFF8BFFFFFFFFFFFFFFFC7FFFFFF61FFFFFFFFFFFFFFF3FFFFFFEC05FFFFFFFFFFFFF8FFFFFFFD8007FFFFFFFFFFFFBFFFFFFFB0001FFFFFFFFFFFC7FFFFFFF60001FFFFFFFFFFFDFFFFFFFEC00007FFFFFFFFFFBFFFFFFFD800000FFFFFFFFFE7FFFFFFFB000000FFFFFFFFFCFFFFFFFF60000003FFFFFFFF9FFFFFFFEC0000000FFFFFFFF3FFFFFFFD80000000FFFFFFFE7FFFFFFFB000000003FFFFFFEFFFFFFFF6000000001FFFFFF9FFFFFFFEC000001C00FFFFFF9FFFFFFFD80000FFFF07FFFFFBFFFFFFFB0000FC003E3FFFFF7FFFFFFF60003C000039FFFFF7F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198 .mem_init0 = "FFFFFEC001E000000EFFFFEFFFFFFFD8007800000037FFFEFFFFFFFB001C00000001FFFFDFFFFFFF6003000000000FFFF9FFFFFFEC00E0000000007FFFDFFFFFFD80380000000003FFFBFFFFFFB00700000000001FFFBFFFFFF600C00000000000FFF3FFFFFEC03800000000000BFFBFFFFFD8070000000000007FF3FFFFFB00C0000000000007FF7FFFFF60180033000000003FF7FFFFEC0300633020000003FF7FFFFD80600633020000003FE7FFFFB00C00733064000000FE7FFFF60180C33266C000001FE7FFFEC0300E3BA6D9800001FE7FFFD8060073B86DB000001FE7FFFB00604799A7B6600001FE7FFF600C0E3993FF6C00001FE7FFEC0180F1D87F";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_bit_number = 6;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF9FFFFFFFFFFFFFFFFFFFDFFFFFDFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFDFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF7FFFFFFFFFFFEFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFDFFFFFFFFFFFFFFFF8FFFFFFFBFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246 .mem_init2 = "FFFFFFFFFFF783FFFFFF7FFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFC00FFFFFBFFFFFFFFFFFFFFFFE007FFFF7FFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFF003FFFDFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFEFFFFFFFFF003FFFFFFFFFDFFFFFFFFFFFF003FFF7FFFFBFFFFFFEFFFFFF001FFFFFFFFFFFFFFFFDFFFFF001FFFFFFEFFFFFCFFFF7FFFF001FFFFFFFFFDFFFFEFFDFFFF001FFFFFEFFFFFFFFFFFF7FFF001FFBFFFFDFFFFFFFFBFFFFF001FFFFFFFFFFFFFFFFEFEFFF003FF7FFFFFFFFFFFFFFBF7FF003FFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246 .mem_init1 = "007FEFFFFFFFFFFFFFFFF7FFF007FFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF7FF01FFFFFFFFFFFFFFFFFFFFBFF03FFFFFFFFFFFFFFFFFFFFDFE07FFEFFFFFFFFFFFFFFFFFEBE1FFFEFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFBFFF7FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF7FFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 6;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222 .mem_init3 = "FFFFFFFFFDFFFFFFFFFFFFFFFFFFBFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF9FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFBFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFDFFFEFFFFFFFFFFDFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFDFFFFDFFFFFFFFFFFEFFFFFFF7FFFEFFFFFFFFFFFFFEFFFFF7FFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF703BFFFFFFFFFFFFFFFFFFFE800005FFFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFF800000000007FFFFFFFFFFFFF000000000003FFFFFFFFFFFFC000000000000FFFFFFFFFFFFC000000000000FFFFFFFFFFFF00000000000003FFFFFFFFFFE00000000000001F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222 .mem_init1 = "FFFFFFFFFC00000000000000FFFFFFFFFF8000000000000007FFFFFFFFF0000000000000003FFFFFFFFF0000000000000003FFFFFFFFC0000000000000000FFFFFFFFC0000000000000000FFFFFFFFC0000000000000000FFFFFFFF000000000000000003FFFFFFF000000000000000001FFFFFFC000000000000000000FFFFFF80000000000000000007FFFFF00000000000000000003FFFFC00000000000000000000FFFFC00000000000000000000FFFF8000000000000000000007FFF8000000000000000000007FFF0000000000000000000002001000000000000000000000000000000000000000000000000000000000000000000000003FC1800000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222 .mem_init0 = "0000000000000007F878000000000000000000003F878000000000000000000007E0FC00000000000000000000FE3FE00000000000000000001FC3FF80000000000000000007FC7FFC000000000000000000FF8FFFF000000000000000001FF8FFFF800000000000000003FF9FFFF800000000000000007FC1FFFFC0000000000000000FFC1FFFFE0000000000000001FF01FFFFE0000000000000001FC01FFFFF0000000000000003F000FFFFF8000000000000003F001FFFFF800000000000000FE000FFFFFC00000000000001FC020FFFFFE00000000000001F8020FFFFFF80000000000007E0000FFFFFFC000000000000FC0000FFFFFFE000000000003F";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N42
cyclonev_lcell_comb \VGA_R~24 (
// Equation(s):
// \VGA_R~24_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198~portadataout )))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270~portadataout ))) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198~portadataout  & !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270~portadataout ))) ) ) ) # ( 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270~portadataout  & ((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246~portadataout  
// & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198~portadataout  & 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270~portadataout  & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a270~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a198~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a246~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a222~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~24 .extended_lut = "off";
defparam \VGA_R~24 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \VGA_R~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N12
cyclonev_lcell_comb \VGA_R~36 (
// Equation(s):
// \VGA_R~36_combout  = ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (((\VGA_R~24_combout ))) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342~portadataout )))))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318~portadataout ))))) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a294~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a342~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a318~portadataout ),
	.datag(!\VGA_R~24_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~36 .extended_lut = "on";
defparam \VGA_R~36 .lut_mask = 64'h0F0F440C0F0F770C;
defparam \VGA_R~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N3
cyclonev_lcell_comb \VGA_R~27 (
// Equation(s):
// \VGA_R~27_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \VGA_R~36_combout  & ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\VGA_R~25_combout ) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \VGA_R~36_combout  & ( (\VGA_R~26_combout ) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( 
// \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\VGA_R~36_combout  & ( (\VGA_R~25_combout  & !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\VGA_R~36_combout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & \VGA_R~26_combout ) ) ) )

	.dataa(!\VGA_R~25_combout ),
	.datab(gnd),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\VGA_R~26_combout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\VGA_R~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~27 .extended_lut = "off";
defparam \VGA_R~27 .lut_mask = 64'h00F050500FFF5F5F;
defparam \VGA_R~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y23_N4
dffeas \VGA_R[6]~reg0 (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_R~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_G[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[6]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_bit_number = 7;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295 .mem_init3 = "FFFC000000000000000000FFFFFF8000000000000000000FFFFFF0000000000000000000FFFFFF0000000000000000000FFFFFE0000000000000000000FFFFFC0000000000000000001FFFFFC0000000000000000001FFFFF80000000000000000001FFFFF80000000000000000001FFFFF00000000000000000003FFFFF00000000000000000003FFFFE00000000000000000003FFFFE00000000000000000007FFFFC00000000000000000007FFFFC0000000000000000000FFFFF80000000000000000001FFFFF80000000000000000001FFFFF80000000000000000003FFFFF0000000000000000000FFFFFF0000000000000000001FFFFFE00000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295 .mem_init2 = "00000007FFFFFE000000000000000000FFFFFFE000000000000000001FFFFFFE000000000000000003FFFFFFC00000000000000000FFFFFFFC00000000000000001FFFFFFFC00000000000000001FFFFFFFC00000000000000003FFFFFFFC00000000000000007FFFFFFFC0000000000000000FFFFFFFF80000000000000001FFFFFFFF80000000000000001FFFFFFFF80000000000000003FFFFFFFF80000000000000007FFFFFFFF80000000000000007FFFFFFFF8000000000000000FFFFFFFFFC000000000000000FFFFFFFFFC000000000000001FFFFFFFFFC000000000000001FFFFFFFFFC000000000000003FFFFFFFFFC000000000000003FFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295 .mem_init1 = "FE000000000000007FFFFFFFFFE00000000000000FFFFFFFFFFE00000000000000FFFFFFFFFFF00000000000001FFFFFFFFFFF00000000000003FFFFFFFFFFF80000000000007FFFFFFFFFFFC0000000000007FFFFFFFFFFFC000000000000FFFFFFFFFFFFE000000000001FFFFFFFFFFFFF000000000003FFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFF8000000001FFFFFFFFFFFFFFFC000000007FFFFFFFFFFFFFFFF00000000FFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFE00003FFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y22_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343 .port_a_first_bit_number = 7;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343 .mem_init1 = "FFE00000000FFFFFFFFFFFFFFFF8000000003FFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFF800000000007FFFFFFFFFFFFF000000000003FFFFFFFFFFFFE000000000001FFFFFFFFFFFF8000000000000FFFFFFFFFFFF00000000000007FFFFFFFFFFE00000000000003FFFFFFFFFFC00000000000001FFFFFFFFFFC00000000000001FFC7FFFFFF800000000000000FF03FFFFFF0000000000000007E03FFFFFE0000000000000007803FFFFFE0000000000000003003FFFFFC0000000000000002007FFFFFC0000000000000000007FFFFF8000000000000000000FFFFFF8000000000000000000FFFFFF8000000000000000000FFFFFF00000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343 .mem_init0 = "00001FFFFFF0000000000000000001FFFFFF0000000000000000001FFFFFF0000000000000000003FFFFFE0000000000000000003FFFFFE0000000000000000003FFFFFE0000000000000000003FFFFFE0000000000000000003FFFFFE0000000000000000007FFFFFE0000000000000000007FFFFFE0000000000000000007FFFFFE000000000000000000FF1FFFC000000000000000000FE07FFC0000000000000000000007FFC0000000000000000000007FFC0000000000000000000003FFC0000000000000000000003FFC0000000000000000000003FFC0000000000000000000003FFC0000000000000000000007FFC0000000000000000000007FFC0";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319 .port_a_first_bit_number = 7;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319 .mem_init3 = "00000000000000000000FFFC000000000000000000003FFFC00000000000000000001FFFFC0000000000000000003FFFFFE0000000000000000007FFFFFE0000000000000000003FFFFFE0000000000000000003FFFFFE0000000000000000003FFFFFE0000000000000000003FFFFFE0000000000000000001FFFFFE0000000000000000001FFFFFF0000000000000000001FFFFFF0000000000000000001FFFFFF0000000000000000000FFFFFF0000000000000000000FFFFFF8000000000000000000FFFFFF80000000000000000007FFFFF80000000000000002007FFFFFC0000000000000003803FFFFFC0000000000000007C03FFFFFE000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319 .mem_init2 = "0007E03FFFFFE000000000000000FF03FFFFFF000000000000000FFCFFFFFFF800000000000001FFFFFFFFFFC00000000000001FFFFFFFFFFC00000000000003FFFFFFFFFFE00000000000007FFFFFFFFFFF00000000000007FFFFFFFFFFF8000000000000FFFFFFFFFFFFE000000000001FFFFFFFFFFFFF000000000003FFFFFFFFFFFFF800000000007FFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFF8000000003FFFFFFFFFFFFFFFE00000000FFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFC000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319 .mem_init0 = "00000007FFFFFFFFFFFFF800000000003FFFFFFFFFFFFF000000000001FFFFFFFFFFFFC000000000001FFFFFFFFFFFF8000000000000FFFFFFFFFFFF00000000000007FFFFFFFFFFE00000000000007FFFFFFFFFFC00000000000003FFFFFFFFFF800000000000003FFFFFFFFFF000000000000003FFFFFFFFFE000000000000001FFFFFFFFF8000000000000001FFFFFFFFF0000000000000001FFFFFFFFC0000000000000001FFFFFFFF80000000000000000FFFFFFFF00000000000000000FFFFFFFC00000000000000000FFFFFFF800000000000000000FFFFFFF000000000000000000FFFFFFF000000000000000000FFFFFFE000000000000000000FFF";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 7;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223 .mem_init3 = "0003FFFFFE0000000000000000007FFFFFF0000000000000000007FFFFFF800000000000006000FFFFFFFC00000000000006000FFFFFFFE0000000000000F001FFFFFFFF0000000000001F003FFFFFFFFC000000000007F003FFFFFFFFE00000000000FF807FFFFFFFFF80000000003FF80FFFFFFFFFFE0000000007FFC1FFFFFFFFFFF800000003FFFC3FFFFFFFFFFFF0000000FFFFE3FFFFFFFFFFFFF00000FFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFC00000000FFFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF000000000003FFFFFFFFFFFFE000000000001FFFFFFFFFFFF80000000000007FFFFFFFFFFF00000000000003FFFFFFFFFFE00000000000001F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223 .mem_init1 = "FFFFFFFFFC00000000000000FFFFFFFFFF8000000000000007FFFFFFFFF0000000000000003FFFFFFFFE0000000000000001FFFFFFFFE0000000000000001FFFFFFFFC0000000000000000FFFFFFFF800000000000000007FFFFFFF800000000000000007FFFFFFF000000000000000003FFFFFFE000000000000000001FFFFFF80000000000000000007FFFFE00000000000000000001FFFFC00000000000000000000FFFF8000000000000000000007FFF8000000000000000000007FFF0000000000000000000003FFF0000000000000000000003FFF000000000000000000000000000000000000000000000000000000000000000000000000001000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223 .mem_init0 = "0000000000000003F838000000000000000000007F0F8000000000000000000007F1FC00000000000000000000FE1FE00000000000000000001FC3FF00000000000000000003FC7FFC000000000000000000FF87FFE000000000000000001FF8FFFF000000000000000003FF0FFFF800000000000000007FE1FFFFC0000000000000000FF81FFFFC0000000000000000FE01FFFFE0000000000000001FC01FFFFF0000000000000003F801FFFFF8000000000000007E000FFFFFC000000000000007C000FFFFFE00000000000000F8000FFFFFF00000000000003F0000FFFFFF80000000000007F0000FFFFFFC000000000000FE0000FFFFFFF000000000001F";
// synopsys translate_on

// Location: M10K_X76_Y33_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_bit_number = 7;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFE0000000003FFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFF000000000007FFFFFFFFFFFFC000000000003FFFFFFFFFFFF8000000000001FFFFFFFFFFFF0000000000000FFFFFFFFFFFE00000000000007FFFFFFFFFF800000000000003FFFFFFFFFF000000000000003FDFFFFFFFE000000000000001FCFFFFFFFE000000000000000F87FFFFFFC0000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247 .mem_init2 = "00000000000F07FFFFFF8000000000000000703FFFFFF0000000000000000601FFFFFE0000000000000000601FFFFFC0000000000000000000FFFFFC0000000000000000000FFFFF800000000000000000007FFFF000000000000000000007FFFE000000000000000000007FFFE000000000000000000003FFFC000000000000000000003FFF8000000000000000000003FFF8000000000000000000003FFF0000000000000000000003FFE0000000000000000000003FFE0000000000000000000003FFC0000000000000000000003FFC0000000000000000000003FF80000000000000000000003FF80000000000000000000003FF00000000000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247 .mem_init1 = "003FF00000000000000000000007FE00000000000000000000007FE0000000000000000000000FFE0000000000000000000001FFE0000000000000000000003FFE000000000000000000000FFFF000000000000000000003FFFF00000000000000000000FFFFF000000000000000000003FFFF000000000000000000000FFFF0000000000000000000007FFF8000000000000000000003FFF8000000000000000000001FFF8000000000000000000000FFF80000000000000000000007FF80000000000000000000007FFC0000000000000000000003FFC0000000000000000000001FFC0000000000000000000001FFE0000000000000000000001FFE000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247 .mem_init0 = "0000000000000000FFE0000000000000000000000FFF0000000000000000000000FFF0000000000000000000000FFF00000000000000000000007FF80000000000000000000007FF80000000000000000000007FFC0000000000000000000007FFC0000000000000000000007FFE0000000000000000000007FFE0000000000000000000007FFF0000000000000000000007FFF000000000000000000000FFFF800000000000000000000FFFF800000000000000000000FFFFC00000000000000000000FFFFE00000000000000000001FFFFE00000000000000000001FFFFF00000000000000000001FFFFF80000000000000000003FFFFFC000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199 .mem_init3 = "C0000FFFFFFF800000000007F80000FFFFFFFE0000000001FF80000FFFFFFFF8000000007FF00000FFFFFFFFE00000001FFF00000FFFFFFFFFE000000FFFE00001FFFFFFFFFFE0001FFFFE00001FFFFFFFFFFFFFFFFFFFC00001FFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFF800003FFFFFFFFFFFFFFFFFFF800003FFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199 .mem_init2 = "FFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199 .mem_init1 = "FFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFC00000000000FFFFFFFFFFFFF0000000000003FFFFFFFFFFFE0000000000000FFFFFFFFFFF800000000000003FFFFFFFFFF000000000000001FFFFFFFFFE0000000000000007FFFFFFFFC0000000000000003FFFFFFFF80000000000000001FFFFFFFF000000000000000007FFFFFFE000000000000000003FFFFFFC000000000000000001FFFFFFC000000000000000000FFFFFF80000000000000000007FFFFF00000000000000000003FFFFF00000000000000000001FFFFE00";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199 .mem_init0 = "000000000000000000FFFFE000000000000000000007FFFC000000000000000000003FFFC000000000000000000003FFFC000000000000000000001FFF8000000000000000000000FFF8000000000000000000000FFF80000000000000000000007FF80000000000000000000007FF00000000000000000000003FF00000000000000000000003FF00000000000000000000001FF00000000000000000000001FF00000000000000000000001FF00000000000000000000001FF00000000000000000000000FF00000000000000000000000FF00000000000000000000000FF00000000000000000000000FF00000000000008000000000FF000000000000080";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271 .port_a_first_bit_number = 7;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271 .mem_init3 = "FFFFFFFFFFFFFFFFF0FFF7FFFFFFFFFFFFFFFFFFFF07FF3FFFFFFFFFFFFFFFFFFFF83FF9FFFFFFFFFFFFFFFFFFFF81FF9FFFFFFFFFFFFFFFFFFFF81FF8FFFFFFFF80001FFFFFFF80FF8FFFFFFF0000001FFFFFFC0FF87FFFFFC00000001FFFFFC07F87FFFFE0000000003FFFFC07F83FFFFC00000000007FFFC03F83EFFF000000000001FFFC03F83EFFE0000000000007FFC03F81E7FC0000000000003FFC03F81E7F80000000000000FF803F81C7F800000000000007F801F01C7F000000000000003F801F01C7F000000000000001F801F0187F000000000000000F001E0187F0000000000000007001E0107F0000000000000002001C0007F00000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271 .mem_init2 = "00002001C0007F000000000000000000380007F000000000000000000300007F00000000000000000020000FF00000000000000000000000FF00000000000000000000000FF00000000000000000000001FF00000000000000000000003FF00000000000000000000001FF000000000000000000000007F000000000000000000000001F0000000000000000000000007000000000000000000000000100000000000000000000000010000000000000000000000007000000000000000000000001F000000000000000000000007F00000000000000000000003FF00000000000000000000003FF00000000000000000000001FF00000000000000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271 .mem_init1 = "FF00000000000000000000000FF00000000000000000020000FF000000000000000000300007F000000000000000000380007F0000000000000002001C0007F0000000000000006001C0007F0000000000000007001E0107F000000000000000F001E0187F000000000000001F801F0187F000000000000003F801F01C7F800000000000007F801F01C7F80000000000000FF803F81C7FC0000000000003FFC03F81E7FE0000000000007FFC03F81E7FF000000000001FFFC03F83EFFFC00000000007FFFC03F83EFFFF0000000003FFFFC07F83FFFFFC00000001FFFFFC07F87FFFFFF8000001FFFFFFC0FF87FFFFFFF80003FFFFFFF80FF8FFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271 .mem_init0 = "FFFFFF81FF8FFFFFFFFFFFFFFFFFFFF81FF9FFFFFFFFFFFFFFFFFFFF83FF9FFFFFFFFFFFFFFFFFFFF07FF3FFFFFFFFFFFFFFFFFFFF0FFF7FFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N36
cyclonev_lcell_comb \VGA_R~28 (
// Equation(s):
// \VGA_R~28_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247~portadataout )))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199~portadataout 
//  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223~portadataout ))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223~portadataout ))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a223~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a247~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a199~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a271~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~28 .extended_lut = "off";
defparam \VGA_R~28 .lut_mask = 64'h04268CAE15379DBF;
defparam \VGA_R~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N6
cyclonev_lcell_comb \VGA_R~32 (
// Equation(s):
// \VGA_R~32_combout  = ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (((\VGA_R~28_combout ))) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319~portadataout )))))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343~portadataout  & (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]))))) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a295~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a343~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a319~portadataout ),
	.datag(!\VGA_R~28_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~32 .extended_lut = "on";
defparam \VGA_R~32 .lut_mask = 64'h0F0F47000F0F47CC;
defparam \VGA_R~32 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00000FFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFF80007FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "FFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFE0001E3FFFFFFFFFFFFFFFFFFE0000E3FFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFF800003FFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "FFFFFFC001FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFF800000000003FFFFFFFFFFFFF000000000000FFFFFFFFFFFFE0000000000003FFFFFFFFFFFC0000000000000FFFFFFFFFFF800000000000003FFFFFFFFFF0000000000000007FFFFFFFFE0000000000000001FFFFFFFFC00000000000000003FFFFFFFC00000000000000000FFFFFFF8000000000000000001FFFFFF8000000000000000000FFFFFF00000000000000000003FFFFE00000000000000000000FFFFE000";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "000000000000000007FFFE000000000000000000003FFFC000000000000000000001FFFC000000FF8000000000000FFF8000001FFF0000000000007FF8000003FFFC000000000003FF8000001C1FF000000000003FF8000000003F800000000001FF8000000000FC00000000000FF80000000003E00000000000FF00000000001E00000000000FF000000000004000000000007F0000000000018000000000001000000000003800000000000000000000000380000000000000000000000018000000000001000000000000000000000007F00000000000000000000000FF80000000000000000000000FF80000000000000000000000FF8000000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "0000001FF80000000000000000000003FF80000000000000000000003FF80000000000000000000007FFC000000000000000000000FFFC000000000000000000001FFFE000000000000000000003FFFE000000000000000000007FFFE00000000000000000000FFFFF00000000000000000003FFFFF8000000000000000000FFFFFF8000000000000000001FFFFFFC00000000000000000FFFFFFFC00000000000000003FFFFFFFE0000000000000001FFFFFFFFF0000000000000007FFFFFFFFF800000000000003FFFFFFFFFFC0000000000000FFFFFFFFFFFE0000000000003FFFFFFFFFFFF000000000000FFFFFFFFFFFFF800000000003FFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "E0000000000FFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFC00000000000FFFFFFFFFFFFF0000000000007FFFFFFFFFFFC0000000000003FFFFFFFFFFF00000000000000FFFFFFFFFFC000000000000007FFFFFFFFF8000000000000003FFFFFFFFE0000000000000001FFFFFFFFC0000000000000001FFFFFFFF80000000000000000FFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "0000003FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFFC00000000FFFFFFFFFFFFFFFFC00000000FFFFFFFFFFFFFFFFE00000001FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFFC000000FFFFFFFFFFFFFFFFFFE000001FFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFC00FFFC3FFFFFFFFFFFFFFFFF00000001FFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFF00000000FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "FF80000001FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFE0000007FFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFE000001FFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFC000007FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "FFFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFE000001FFFFFFFFFFFFFFFFFFE000001FFFFFFFFFFFFFFFFFFE000001FFFFFFFFFFFFFFFFFFE000001FFFFFFFFFFFFFFFFFFE000001FFFFFFFFFFFFFFFFFFE000001FFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFE";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "E000000000000000007FFFFFFC000000000000000003FFFFFF8000000000000000003FFFFFF0000000000000000001FFFFFE0000000000000000001FFFFFC0000000000000000000FFFFFC0000000000000000000FFFFF800000000000000000007FFFF000000000000000000007FFFE000000000000000000003FFFE000000000000000000003FFFC000000000000000000001FFFC000000000000000000001FFFC000000000000000000001FFF8000000000000000000000FFF8000000000000000000000FFF8000000000000000000000FFF8000000000000000000000FFF00000000000000000000007FF00000000000000000000007FF00000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "000000007FF00000000000000000000007F100000000000000000000007E000000000000000000000007C0800000000000000000000078180000000000000000000003038000000000000000000000007800000000000000000000001F800000000000000000000003FC00000000000000000000007FC0000000000000000000001FFE0000000000000000000003FFE0000000000000000000003FFC0000000000000000000003FFC0000000000000000000003FF80000000000000000002001FF800000000000000000001007F800000000000000000000407F800000000000000000000103F800000000000380000000001F0000000000003C0000000000F0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "000000000003C0000000020F0000000000003C000000001070000000000003C000000000070000000000003C000000000070000000000003C000000000878000000000003E000000000038000000000003E000000000038000000000001E000000000038000000000001F00000000003C000000000001F00000000043C000000000000F80000000003C000000000000FC0000000043E0000000000007C0000000003E0000000000003E0000000003F0000000000003F0000000003F8000000000001F8000000003FC000000000000F8000000003FC00000000000078000000007FE00000000000000F00000007FF00000000000001F80000007FF80000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "001F80000007FFC0000000000001F80000007FFE0000000000001F8007000FFFF8000000000000F000FC00FFFFC0000000000000001FF00FFFFE0000000000000001FFE1FFFFF8000000000000003FFFFFFFFFC000000000000007FFFFFFFFFF00000000000000FFFFFFFFFFFC0000000000003FFFFFFFFFFFF0000000000007FFFFFFFFFFFFC00000000000FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N6
cyclonev_lcell_comb \VGA_R~30 (
// Equation(s):
// \VGA_R~30_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79~portadataout ))) ) 
// ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79~portadataout ))) ) ) ) # 
// ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31~portadataout ) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31~portadataout  & \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~30 .extended_lut = "off";
defparam \VGA_R~30 .lut_mask = 64'h0033FF33550F550F;
defparam \VGA_R~30 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = "0006FFFFFFFFFFFFFFFFFFFC00001FFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFBFFFFFFE00000FFFFFFFFFFFF3FFFFFFC000003FFFFFFFFFFE3FFFFFF0000001FFFFFFFFFF83FFFFFE0000000FFFFFFFFFF03FFFFFC00000007FFFFFFFFE03FFFFFC00000003FFFFFFFFE01FFFFF800000003FFFFFFFFC01FFFFF000000001FFFFFFFF801FFFFF000000000FFFFFFFF801FFFFE000000000FFFFFFFF801FFFFE000000000FFFFFFFF803FFFFE00000000000003FFF803FFFFC000000000000003FF807FFFFC00000000001E0007F807FFFFC0000000003FFFC01F80FFFFFC000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = "0003FFFFC0781FFFFFC0000000003FFFFF01C3FFFFFC0000000003FFFFFE007FFFFFC0000000003FFFFFF80FFFFFFC0000000003FFFFFFC0FFFFFFC0000000007FFFFFE00FFFFFFC0000000007FFFFF000FFFFFFC0000000007FFFFC03C7FFFFFE0000000007FFFF01F83FFFFFE000000000FFFFC0FF81FFFFFE000000000FFFF03FF80FFFFFF000000000FFFE0FFF807FFFFF000000001FFF83FFF803FFFFF800000001FFF07FFF801FFFFFC00000003FFE0FFFF801FFFFFC00000007FFC3FFFF800FFFFFE0000000FFF87FFFF800FFFFFF00000003FF0FFFFF800FFFFFF800000007E1FFFFF800FFFFFFE00000003C3FFFFFC00FFFFFFF8000000087FFFFFC";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = "00FFFFFFFE00000000FFFFFFE00FFFFFFFF00000000FFFFFFF00FFFFFFFE00000001FFFFFFF81FFFFFFFE00000001FFFFFFFC1FFFFFFFC00000000FFFFFFFE1FFFFFFF8000000007FFFFFFF1FFFFFFF8000000007FFFFFFF9FFFFFFF8000000003FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFF000";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = "81F03FFFFFFFFFF0000007FFFC1E0001FFFFFFFE00F8007FFFC1E00003FFFFFFE03FE00FFFFC0C00001FFFFFFC0FFF80FFFFC08000007FFFFFC1FFFC0FFFFE00000003FFFFF81FFFC0FFFFC00000001FFFFF83FFFE07FFFC00000000FFFFF83FFFE07FFFC00000000FFFFF03FFFF07FFFC000000007FFFF07FFFF03FFF8000000003FFFF07FFFF03FFF0000000003FFFF07FFFF01FFE0000000001FFFF03FFFF007FC0000000001FFFF83FFFE000E00000000000FFFF83FFFE00000007E000000FFFF81FFFC0000001FF8000007FFFC0FFFC0000003FFC000007FFFC07FF80000007FFE000003FFFE03FE0000000FFFF000003FFFE0070007F000FFFF800003F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = "FFC000001FFC01FFFF800001FFF0000003FFE01FFFF800001FFE0000007FFF01FFFF800001FFC000000FFFF01FFFF800001FF803E000FFFF81FFFF800003FF00FF800FFFF81FFFF80000FFF03FFE01FFFF81FFFF8001FFFE07FFF01FFFF80FFFF03FFFFFE07FFF01FFFFC07FFF07FFFFFE0FFFF81FFFF807FFE07FFFFFC0FFFF81FFFF803FFC0FFFFFFC1FFFFC0FFFF800FF00FFFFFFC1FFFFC0FFFF8000001FFFFFFC1FFFFC07FFF0000003FFFFFFC1FFFFC03FFE0000007FFFFFFC0FFFF801FFC000001FFFFFFFE0FFFF800FF0000007FFFFFFFE0FFFF800000000003FFFFFFFE07FFF00000001FE01FFFFFFFF03FFE00000003FF81FFFFFFFF01FFC000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = "0FFFC0FFFFFFFF80FF80000000FFFE0FFFFFFFFC01C00000001FFFE07FFFFFFFC000000FE003FFFF07FFFFFFF0000003FF803FFFF07FFFFFFC0000007FFC03FFFF07FFFFFF8000000FFFE03FFFF07FFFFFF0000001FFFE03FFFF07FFFFFE01FE001FFFF03FFFF07FFFFFE03FF803FFFF03FFFF07FFFFFC0FFFC03FFFF01FFFF07FFFFFC0FFFE03FFFF01FFFE07FFFFF81FFFE03FFFF00FFFC0FFFFFF83FFFF03FFFF007FFC0FFFFFF83FFFF03FFFF003FF01FFFFFF83FFFF01FFFF000FE01FFFFFF83FFFF01FFFE0000003FFFFFF83FFFF00FFFE0800007FFFFFF83FFFF007FFC0E0000FFFFFFF83FFFF003FF81F0003FFFFFFF81FFFF001FE01FC00FFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = "81FFFE0000003FFFFFFFFFFFFC0FFFC0800007FFFFFFFFFFFFC07FFC0E0000FFFFFFFFFFFFFE03FF01F0003FFFFFFFFFFFFFF00FE01FC00FFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFE0783FFFFFFFFFFFFFFFFFFFF8FFFC7FFFFFFFFFFFFFFFFFFE3FFFF1FFFFFFFFFFFFFFFFFFCFFFFFE7FFFFFFFFFFFFFFFFF3FFFFFF9F";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = "FFFFFFFFFFFFFFFE7FFF7FFCFFFFFFFFFFFFFFFFCFF043FFF3FFFFFFFFFFFFFFF9FE810EFFCFFFFFFFFFFFFFFF3F924807FE7FFFFFFFFFFFFFF7F8C000BFF3FFFFFFFFFFFFFEFF000060FFCFFFFFFFFFFFFFEFF0401403FE7FFFFFFFFFFFFDF80000002FF3FFFFFFFFFFFFDFC0000080FFCFFFFFFFFFFFF9FA30000008FE3F7FFFFFFFFFBF0E0000002FF803FFFFFFFFFBF8340200227FC00FFFFFFFFFBE0100010207FE003FFFFFFFF3E9808000003FE003FFFFFFFF3C0000182041FF003FFFFFFFF3FA300000043FF003FFFFFFFF3FC101008004FE007FFFFFFFF3C400100049CFE067FFFFFFFF3F1080000001FC7FFFFFFFFFF3F8000002037F9FFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = "FF3FA018000007F3FFFFFFFFFFF3FC000000043F7FFFFFFFFFFFBF000004000FE7FFFFFFFFFFFBE0000000007EFFFFFFFFFFFFBC0008000087EFFFFFFFFFFFF9C010000000FDFFFFFFFFFFFF99000004001FDFFFFFFFFFFFFDC000000400FDFFFFFFFFFFFFDF000180B01FBFFFFFFFFFFFFCFA60006081FBFFFFFFFFFFFFEFC00000001F3FFFFFFFFFFFFEFE00400003F3FFFFFFFFFFFFE7F10100007F0FFFFFFFFFFFFF7F0082000FE07FFFFFFFFFFFF3F8400001FE03FFFFFFFFFFFFBF0400000FC01FFFFFFFFFFFFBF2500001FC00FFFFFFFFFFFFDFF040007F8007FFFFFFFFFFFDFE00029FF8007FFFFFFFFFFFEFE0804C7F0003FFFFFFFFFFFE7F882667";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = "E0001FFFFFFFFFFFF3FD9341FC0001FFFFFFFFFFFFBFF025BF80000FFFFFFFFFFFFDFFF67FF000007FFFFFFFFFFFE7FFFFFE000007FFFFFFFFFFFF3FFFFF8000003FFFFFFFFFFFF9FFFFE0000003FFFFFFFFFFFFE7FFF80000001FFFFFFFFFFFFF8FFC00000001FFFFFFFFFFFFF800000000000FFFFFFFFFFFFF800000000000FFFFFFFFFFFFF8000000000007FFFFFFFFFFFF8000000000007FFBFFFFFFFFF8000000000001F81FFFFFFFFF8000000000000000FFFFFFFFF8000000000000000FFFFFFFFF8000000000000000FFFFFFFFF8000000000000000FFFFFFFFF8000000000000001FFFFFFFFF8000000000000003FFFFFFFFF8000000000000787FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = "FFFFFFF8000000001FC0F7FFFFFFFFFF8000000007FC4DFFFFFFFFFFF80000003CFF0E7FFFFFFFFFFF800000038F81CFFFFFFFFFFFFC00000000007DFFFFFFFFFFFFC0000000000F9FFFFFFFFFFFFC0000000001F3FFFFFFFFFFFFC0000000007E7FFFFFFFFFFFFE000000000F87FFFFFFFFFFFFE000000003F0FFFFFFFFFFFFFF00000000FE1FFFFFFFFFFFFFF00000003F83FFFFFFFFFFFFFF80000007E37FFFFFFFFFFFFFF8000000F8EFFFFFFFFFFFFFFFC00000041EFFFFFFFFFFFFFFFE00000007DFFFFFFFFFFFFFFFE000000073FFFFFFFFFFFFFFFF00000000FFFFFFFFFFFFFFFFF80000021FFFFFFFFFFFFFFFFFE0000073FFFFFFFFFFFFFFFFFF00";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 7;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175 .mem_init3 = "00000000FF000000000000C2800000000FF000000000008C7000000000FF0000000000007E000000000FF0000000000107E000000000FF00000000001A7C000000000FF00000000000FFC000000000FF000000000007F8000000000FF00000000004FF0000000001FF80000000003FE0000000001FF80000000009F80000000001FF80000000007C00000000001FF80000000002000000000003FF8000000000C000002000003FFC0000000000000006000003FFC000000000000000F800007FFC000000000000001E000007FFE000000000000003E000007FFE000000000000007F80000FFFE00000000000000F800000FFFF00000000000001EE00001FFFF0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175 .mem_init2 = "0000000000003C200001FFFF00000000000007E100003FFFF80000000000007B000003FFFF8000000000000FDC00007FFFF8000000000001EE000007FFFFC0000000000018400000FFFFFC0000000000038000001FFFFFE0000000000018000003FFFFFE0000000000000000003FFFFFF0000000000000000007FFFFFF000000000000000000FFFFFFF800000000000000001FFFFFFFC00000000000000003FFFFFFFC00000000000000007FFFFFFFE0000000000000000FFFFFFFFE0000000000000001FFFFFFFFF0000000000000003FFFFFFFFF8000000000000007FFFFFFFFFC00000000000000FFFFFFFFFFC00000000000001FFFFFFFFFFE0000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175 .mem_init1 = "0007FFFFFFFFFFF0000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFFC000000000007FFFFFFFFFFFFE00000000001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFE000000003FFFFFFFFFFFFFFFF00000000FFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF07FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175 .mem_init0 = "FFFFFFFFFFFFFFCFF03FFFFFFFFFFFFFFFFFFFE01F83FFFFFFFFFFFFFFFFFFF800783FFFFFFFFFFFFFFFFFFF000383FFFFFFFFFFFFFFFFFFF000183FFFFFFFFFFFFFFFFFFE030183FFFFFFFFFFFFFFFFFFE0FC083FFFFFFFFFFFFFFFFFFE0FE007FFFFFFFFFFFFFFFFFFE0FE007FFFFFFFFFFFFFFFFFFE0FF007FFFFFFFFFFFFFFFFFFE0FF00FFFFFFFFFFFFFFFFC07E0FF00FFFFFFFFFFFFFFFE000E07E01FFFFFFFFFFFFFFF8000703803FFFFFFFFFFFFFFF0000100007FFFFFFFFFFFFFFE000008000FFFFFFFFFFFFFFFC01F00C000FFFFFFFFFFFE03F807FC06001FFFFFFFFFFF000781FFE03801FFFFFFFFFFE000103FFF03F83FFFFFFFFFF8000003FFF";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N30
cyclonev_lcell_comb \VGA_R~29 (
// Equation(s):
// \VGA_R~29_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175~portadataout  & ( 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127~portadataout 
//  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103~portadataout  & 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151~portadataout )))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151~portadataout  & 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175~portadataout 
//  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151~portadataout ))))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~29 .extended_lut = "off";
defparam \VGA_R~29 .lut_mask = 64'h270027AA275527FF;
defparam \VGA_R~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N33
cyclonev_lcell_comb \VGA_R~31 (
// Equation(s):
// \VGA_R~31_combout  = ( \VGA_R~29_combout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\VGA_R~32_combout ) ) ) ) # ( !\VGA_R~29_combout  & 
// ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & \VGA_R~32_combout ) ) ) ) # ( \VGA_R~29_combout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\VGA_R~30_combout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a 
// [3] & (\VGA_R~32_combout )) ) ) ) # ( !\VGA_R~29_combout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\VGA_R~30_combout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & (\VGA_R~32_combout )) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\VGA_R~32_combout ),
	.datac(!\VGA_R~30_combout ),
	.datad(gnd),
	.datae(!\VGA_R~29_combout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~31 .extended_lut = "off";
defparam \VGA_R~31 .lut_mask = 64'h1B1B1B1B1111BBBB;
defparam \VGA_R~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y20_N34
dffeas \VGA_R[7]~reg0 (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_R~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_G[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[7]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = "8170B6BFFFFFFFFFFFFF90E3F87F10DC7FFFFFFFFFFFFF2F397AF5FC9FFFFFFFFFFFFFE4F3CE57D0FFFFFFFFFFFFFFFC3E69332A2FCFFFFFFFFFFFFFC3FDB6DDD1FFFFFFFFFFFFFFFC78B63813FFFFFFFFFFFFFFFFFFBF93EA1BFFFFFFFFFFFFFFFFC7B9FF9E10FFFFFFFFFFFFFFFD25AFE2E7C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFF558BFFFFFFFFFFFFFFFFFFFF5803EFFFFFFFFFFFFBFFFFFFF00004FFFFFFFFFFFF3FFFFFFE000013FFFFFFFFFFD7FFFFFF8000000FFFFFFFFFFFBFFFFFF00000017FFFFFFFFF7DFFFFFE00000003FFFFFFFFE7FFFFFFC0000000BFFFFFFFFC79FFFFF600000001FFFFFFFFEFBFFFFF800000C07FFFFFFFFFFDFFFFE800001401FFFFFFFFDF9FFFFE000000B01FFFFFFFFDFBFFFFD000001305EA07FFFFBFDFFFFE0000003B415E4CFFF3F7FFFFF0000054D6340BE1FFFFFFFFFE000005BC172471D7F9EFFFFFE000004ADDFFFF1D8F9FFFFFFA000007";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = "AB7BFFFFB57BDFFFFFA0000070273FFFFEBFF3FFFFFA000002160BFFFFFE7DBFFFFFA0000010007FFFFFFCAFFFFFF80000000C0BFFFFFFF0FFFFFFA000001080FFFFFF8AE7FFFFF80000004207FFFFEA917FFFFFD0000004807FFFFD66EBFFFFFD0000001817FFFFEBFEDFFFFFF000000001FFFF9ABFA6FFFFFE800000000FFFF31FFA3FFFFFE800000002FFFD57FFE1BFFFFF800000006FFF93FFF80FFFFFFA00000001FFEFBFFF405FFFFFE00000005FFEFFFFF401FFFFFC0000001FFFABFFFFC01FFFFFD8000000FFF3FFFFF801FFFFFE80000002FFDFFFFFE02FFFFFF900000303E6FFFFF803FFFFFFF40000793FFFFFFFB00FFFFFFEC8003C059FFFFFFE";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = "01FFFFFFFC0007C0307FFFFFF03FFFFFFFF6F7F007AFFFFFFF80FFFFFFFF7FFE00D7FFFFFFF83FFFFFFFD7FE000D0FFFFFFF82FFFFFFFC2A0000AC7FFFFFFE3FFFFFFF8000001977FFFFFFF5FFFFFFF2000003243FFFFFFFFFFFFFFF40000A748FFFFFFFFDFFFFFFE4000111007FFFFFFFFFFFFFFF0000027C05FFFFFFFFFFFFFFF8000022001FFFFFFFFFFFFFFF00001A0007FFFFFFFFFFFFFFE8000198007FFFFFFFFFFFFFFF0000094002FFFFFFFFFFFFFFC0000060201FFFFFFFFFFFFFFD0000019301FFFFFFFFFFFFFFC0000020303FFFFFFFFFFFFFFF0000004B05FFFFFFFFFFFFFFF8000000607FFFFFFFFFFFFFFE0000000005FFFFFFFFFFFFFFE000";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 8;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128 .mem_init3 = "5FF7FFFFFFFFFE461FA600C3CDFE3FFFFFFFFFE70740D736D96F8FEFFFFFFFFFA01DEA8A0884C43CFFFFFFFF3DDB559FABB7AF48EFCFFFFFF1ADF6DC350FABA2A7E3FFFFFF1C68C95E304121F7EE7FFFFFF0E4EAFAD34BBADFF03FFFFFFF08DE7720C088905E88FFFFFFF11C7F2EE2251BA27DB3FFFFFF1D2E2B088088470EF91FFFFFF1431F81380592ACD790FFFFFF86B4716DD049EDE18EFFCFFFF09E86798F8DE41F0682FCFFFF244FD46EA14A13950ADFCFFFF27B902B39999A89B413FCFFFF2C31DA8F10C08234853DCFFFF0075C18A4F312D07FF78FFFFF14E9540FB01A908A9DF97FFFF11E479BCA1558399BDFC7FFFF0C581D693D67A5E7B3FCFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128 .mem_init2 = "F087AC7658E06734D3EFCFFFFF19AD7B344477C91EB1FC3FFFF1A489AE15E470D9FFFFD3FFFF0D48DBA01A8C3C78F3FB7FFFF13D28B5A23C7612AF3FCFFFFF1CE547EF58D530B9EFFFFFFFF1F2D459B3E2F3E5BCFEFFFFFFFC64DC29CFBB2F98CFFFFFFFFFEE97E2614CD6FF4CFFFFFFFFFB0D8D8BDD081AB3FFFFFFFFFE9F90329436FF3EBFFFFFFFFFFA508A7884CA0D2FFFFFFFFFFE9144EB948843B90FFFFFFFFFFD8BD16002E432C2BFFFFFFFFF75281BC0442905D7FFFFFFFF1601E1C81D4ABB5F3FFFFFFFF1B9A6C55A1C6C3E4FFFFFFFFF0F82489D78F9608A7FFFFFFFF0BCCE86730FC6445FFFFFFFFF1FCAB6A0688B25307FFFFFFFFE324FFAB237";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128 .mem_init1 = "24DCAB1FFFFFFFF45CF161B7CDAB9C007FFFFFFFD20DBF5E49ACBCEB9FC7FFFFFF33953DFC8213FA0FFB8FFFFFE6E162D41D8E7C86CBD2FFFFFFF915F12152DC540EBFFFFFFFFF642E8A72E96CC977FFFFFFFFFDCEB88C048C68C7BFFFFFFFDFF89139D11469DFD93FFFFFFFF97B654414F999C1BBBFFFFFF7FF19CD9AD05EEF48A5FFFFF5D7B39D5A535A7983EBFF2FFE4E7BC9ECC1B5257D1375BBFFEAFFBE9A7CB0E3C484B5DB5FFFAFFA799CD002B76B59E6CEFFF80384E6A3A96E3867CF3FBFFFE038B335F04C619A0A7CBFFFFFFFBAEE0BBE57052D9F15FFEFFFFA50BCE9A0E5A7A2E4B5FEFFFFAEE43D81A6A739A77FFFFFFFFB3AB9ECB8178B4C363F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128 .mem_init0 = "FFFFFFA920BF9634C5EE692FFFFFFFFAF163D5EEB6307DFFFFFFFFFFA57F087FB98E08B7DFFFFFFFFBE5D8CDEB0D5456FFFFFFFFFF8110203993DD7A5DEFFFFFFFF8B39F269640CE97B5FFFFFFFE6F329CF6A00D1C3BAFFFFFFFE20150FD6B4EC98FF8FFFFFFFF1FCD1DE9265EC1EFFFFFFFFFF1A7A9034E08AB17EFFFFFFFFF9AFC4E06E18DA7BCFFFFFFFFF9186ED3D6EA74678FFFFFFFFF8AE21C16E3F210EDFFFFFFFFF0787F268A62D4EC5FFFFFFFFFCCA9426164551523FFFFFFFFFE51EC2A960E5707FFFFFFFFFFFFA8B621FC94F8FFFFFFFFFFFFCB2A29D188EFFFFFFFFFFFFFFEE7D3FF5219FFFFFFFFFFFFFF1F677233ED25FFFFFFFFFFFFF7D3A5";
// synopsys translate_on

// Location: M10K_X49_Y48_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 8;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176 .mem_init3 = "DCBE1195FE801364B4A43A81FC6DF1931FE8026C9136B89A26C42A3335FEC04D934EE6E0D6F47DA47337FC09B259F3DB226FFFC7270B7FE136494377B49BFFFAD238CFFE264997B3306D9FFF9309C3FFE4D934B24ECA3FFFFEC085EFFC9B24B096BD8B7FFFF89732FF536492E4E25ECFFFF9C43E5FFF649BC0017783FFFE266C13FF4D936EC30948FFFFFF028E3FFEB24D81D41B3FFFFD5C57F1FFF649A592ED2FFFFF8FD401DFFA49B24121E3FFFFFBFFB0DFFF9136DB22703FFFFED61A777FFC24DACE1CA7FFFF8E33B65BFFDC9B711AC07FFFF480CEFA7FFD9B24E1E6A7FFFFB6533CB7FFFB6CC1FE597FFFF6659DF5FFFF6D9001031FFFFFB916D9DFFFF3";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176 .mem_init2 = "B21FCE087FFFC63ED795FFFF764BC747F7FFFB633BEC9FFFFF49A615E6BFFE1A2F580BFFFFC934396B79FFF0C626F93FFFFAA5A1C4299FFE460767B7FFFFDC821C035FFFC2AC7100FFFFFC9A70D4301FFF88BE396FFFFFF56909B5C1FF2C33C9FBFFFFFF8C31B3963FEA2EF8B9BFFFFFE48F32F659FC4443F5EBFFFFFF63C2538F3FFA3C3C327FFFFFF7F00A9246F4E3A1903FFFFFFF90455581961A0C611FFFFFFFFF78EAD535C86ED9227FFFFFFFCCDD4964E585C1C79FFFFFFFFFE1091910DC0FC05EFFFFFFFFF167B1F2C8461B1D9FFFFFFFFFDCC7000C11BD115BFFFFFFFFFA61307E053386F17FFFFFFFFFF36F1C2CD18A685FFFFFFFFFFEE13F971678";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176 .mem_init1 = "44A3FFFFFFFFFFF6EDE6F71AC1727FFFFFFFFFFFA1589AAAAC5DDFFFFFFFFFFFFBCAB2ED76D7B3FFFFFFFFFFFFECD6DE0A65A9FFFFFFFFFFFFFF6ED16D2675BFFFFFFFFFFFFFFF4BCC3E3FBFFFFFFFFFFFFFFFD6A6FB1BE3FFFFFFFFFFFFFFFE080EF503FFFFFFFFFFFFFFFFFEFC873B9FFFFFFFFFFFFFFFFFFC329AAFFFFFFFFFFFFFFFFFFFAA1297FFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176 .mem_init0 = "FFFFFFFFFFFFFFA7F4BFFFFFFFFFFFFFFFFFFFDF2FCBFFFFFFFFFFFFFFFFFFFD01B8BFFFFFFFFFFFFFFFFFFF800BA3FFFFFFFFFFFFFFFFFFE0E412BFFFFFFFFFFFFFFFFFFF906043FFFFFFFFFFFFFFFFFFC9FB24BFFFFFFFFFFFFFFFFFFD0FDA43FFFFFFFFFFFFFFFFFFF2FE18FFFFFFFFFFFFFFFFFFFF2FE007FFFFFFFFFFFFFFFFFFF0FE837FFFFFFFFFFFFFFFE23F87F81FFFFFFFFFFFFFFFD4BB787F87FFFFFFFFFFFFFFF9803700C05FFFFFFFFFFFFFFF4000D46A03FFFFFFFFFFFFFFC06343A0027FFFFFFFFFFFDFFE1C0002000FFFFFFFFFFFECEFE2C559A6C1FFFFFFFFFFE477FE688247B61FFFFFFFFFFFC0198820167FE5FFFFFFFFFF900040A000";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 8;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = "E7F47AFFFFFFFFF031A01C50BD0F8E88FFFFFFFF8E79818517B0C86075FFFFFFE9128408717C0B00009FFFFFF92CA0E00734B18016837FFFFFC5900D2053850C16791FFFFFFC51C020053CB206B6883FFFFFCA00209871FC10940520FFFFF0A08371C70B5001801D1FFFFF8828FD9C000F002C00097FFFF8828230A380E000A801CFFFFF0438A20B38180024C0103FFFF8828E7848C2C000710084FFFFCC283E826F9803C1BC093FFFFCA006C0192201828D9042FFFFE808378072C0236A3C8687FFFA71404000000088738E017FFFA288040000002706164903FFFE04E1203E001420303D10BFFFD8D3CC19E8030801C3FD8BFFFF058C8216E020A014BF9E7F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = "FF981D606A1F050E1766F9A1FFF500000850287007F65C8A3FFD40000184014504514750C1FFF0C28020001050411C33804FFA3D1603881627043960007DFF8582D020A3324002EA01BBBFE4B181800A0F020A02C237FFFE94702440E59A38E09C37FFFFE94700040E71A0C0010BFFFFFC20003A50A39C145078FFFFFFC38816420A2E80910F07FFFFFF30A3FA38A1920443A1FFFFFFD10E08A20A0B4010843FFFFFFC10A18C147004007309FFFFFFD00E19806501000003BFFFFFFE20E07C09280000003FFFFFFFE38A0F60679600FC0FFFFFFFFFA000D26173402230BFFFFFFFF1C7014907300A84C1FFFFFFFE0A5028600001223A2FFFFFFFF81286000004";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = "248010FFFFFFFFA2C9A007C0A384011FFFFFFFFA117403770451C179FFFFFFFF9071807EFC0614369FFFFFFFEA00000953A08004ECBFFFFFFE000041C8070A00B6C3FFFFFFD0FC0A38A008A002287FFFFFF42BB0E5101E0E006283FFFFFF8887C4514024A009F47FFFFFD9223A021C0ACA1C5EC7FFFFFF24E010814DE841C229FFFFFF8384018E006307140B8FFFFFFA51C168E002202800537FFFFFE61C0EC81492804A0D2FFFFFFC8145CC2145C4021322FFFFFFCA00B645143C4067CC3FFFFFF0A0062841017003210BFFFFFF8A00E3838E068D07C3FFFFFFF0A00FE40CE093F4008FFFFFFF881C6CC023160FA01DFFFFFFFC41C288877D41FB0BFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = "C7100B9C3FA8DFFD3FFFFFFFF828007030FE17FFFFFFFFFFFFE04A0D3E4006FFFFFFFFFFFFFE921325E103BFFFFFFFFFFFFFE8EF8C1FDF6BFFFFFFFFFFFFFF430B0BFFA1FFFFFFFFFFFFFFFD07C2FFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFFA033FFFFFFFFFFFFFFFFFFFFF94DFFFFFFFFFFFFFFFFFFFFFFF93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCD67FFFFFFFFFFFFFFFFFFFFF5B2BFFFFFFFFFFFFFFFFFFF000FF400FF7FFFFFFFFFFFF1C3E9958BF1A47F8FFFFFFFFE5DEFCE7B1EFF17F87FFFFFFFE06867599443E75F1FFFFFFFFF7CE15FED166D1CFFFFFFFFFFF3F477AFB55FBDE3FFFFFFFFFE7A64CFB7341";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N6
cyclonev_lcell_comb \VGA_G~2 (
// Equation(s):
// \VGA_G~2_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176~portadataout 
//  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128~portadataout )))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104~portadataout  & 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128~portadataout ) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152~portadataout 
//  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128~portadataout ))))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a128~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~2 .extended_lut = "off";
defparam \VGA_G~2 .lut_mask = 64'h207025752A7A2F7F;
defparam \VGA_G~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320 .port_a_first_bit_number = 8;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320 .mem_init3 = "FC4CCC000CCD4FACE5F6EEBCFFE99990009981F9CCD05DEFFFFF33330003339FB48A9FBDFEFFF66400066E85FF206B376BCFFF6CC0004CDDB6C1BBFEEE7CFFDD9800099BD3CE8CAEDDCF5FFCB320003376B9AF17DBD5EC7FCE64000666E73D109B73B9B7FF0C000CCCCC70534D6E54B77FE5800199991C89F65DCC9EE7FF3200133365DD350F9BD7DFFFF000066EEA729F98F77AFBABFE00004CDDF649F310EF5EF3BFFE00099BB0496F58FDC9DF73FFA001337720CB3C8D5D7BEB3FF2000666F24722FC27AF6DFDFFF00CCCD824A0F1A175FD2A9FFC01999B0843F59A0ABD9D4AFFB0133324BA0ABB0977B3FBCFFE806664F4A0E5B9FFFE7D7E7FD4CCDDDB7E";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320 .mem_init2 = "0AE6F93ECE2767FE099BBB2080CADFEBD9F4EDBFF3337776800B1BBD7B3F9DBDFF266EEECC0010FFFF67E7B3AFF94CD9998007BF75FCFD7677FFC59B33300065DEBD9F96CEE7FF93666600013DD7B3F3DBDF7FF26CCCC000EFBAFE7E7B7BFAFFBDD9900007EF5ECFCC67EEF7FC1B320001BDEBD9F9DDFDCF1FE666600069B93B3F3BBDF9FDFF94CC0023FAAF67E767B73FFFFCB190028E75ECFCEDF7E7E72FF1400B21CABD9F99FEDCFCCDDFC53742F993B3F3B7F99F9BFF3F63D9BF7AF67E7EFB73F37B4C2C844FEF5ECFCEDE6E7E6F57E5393BCDEBD9F9FBDDCFCDC9D9F68F9BB93B3F3BFBB9F9BD7BBF7BFB7BAF6FE77E633F37AF77E7E7EEF5ECFCFDEDE7";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320 .mem_init1 = "E7F5DEDCFCFDEEBF9F9FBDBCFCDEBBDB9F9D9BD7B3F3F7369F9BD7BB73F3B7FAF67E7FE6EBF3FAEF6E7E76F75FCFCFFCDE7E6F5FEFCFCFCDEBD9F9FFDB9EFC8DDBDBDBDB11BF7B7B7B63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFF8067FFFFFFFFFFFFFFFFFFFE77FCDFFFFFFFFFFFFFFFFFFFB3BA9E7FFFFFFFFFFFFFFFFFF9B80331FFFFFFFFFFFFFFFFF8D8000557FFFFFFFFFFFFFFFFBA00000FBFFFFFFFFFFFFFFFC48000000FFFFFFFFFFFFFFFF5A0000001FFFFFFFFFFFFFFFEEA0000000A7FFFFFFFFFFFFFFB98";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320 .mem_init0 = "00000053FFFFFFFFFFFFFF5F00000003BFFFFFFFFFFFFEE9B4FFFF001DFFFFFFFFFFFFE60EB742EE01EFFFFFFFFFFFFC801A0FD1700EFFFFFFFFFFFF280D2E82F5C06FFFFFFFFFFFFF03653FF29A01BFFFFFFFFFFFE0CEDA02D6503FFFFFFFFFFF9417CA5FD362809FFFFFFFFFF386D37402ACB415FFFFFFFFFE508464BFE58FA05FFFFFFFFF8A3406E80233E507FFFFFFFFF6C4AD99FFB97F785FFFFFFFFAF0A5A3500437CA8AFFFFFFFFB215E8EAFFA31EB4FFFFFFFFF582AF0CA2857A954EFFFFFFFF40556B95E3D7857A3FFFFFFFFC0CA863415A73AAA0FFFFFFF68365484BFECF42AA6FFFFFFE90755ADD8631949577FFFFFFC60EAB5F17489003557FFF";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_bit_number = 8;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296 .mem_init3 = "FFFBC09552829793254B56FFFFFFB016AA12CC079146AD1FFFFFFB029554BD5E85087AB7FFFFFF7056AAA6BA15E2432A4FFFFFFA0A955486BEB31594ADFFFFFFC1D4AAADD40E1533D2AFFFFFFC12B555B0FD45EAF524FFFFFD82D4AAA928292AAFD7FFFFFF2056B55504FD1BD4B17FFFFFFF0694AAAB90121550D61FFFFE60B4B5556AFAB555394DFFFFFE14B4AB4A204CAAD6967FFFFCC125A54ACDF9EAAD6953FFFFE42D252B5380384A94917FFFFD06ED2D4A13F7D52B497FFFFF98E16D295000D556B69FFFFFF608896D4AB7FFAD4B6B1FFFFFD03A496B5681AAB4B663FFFFF012124B4AA4692B490AFFFFFE4114D24B545754B4965FFFFFEE3906D25AA8";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296 .mem_init2 = "D54B6DCFFFFFFE024FB6D25538B4B6D77FFFFFCC7215B6D2A5AB49253FFFFFFDC592EDB6D564B6935BFFFFFFEC6C936DB6A84B6DB57FFFFFFE8B6C936D955492495FFFFFFFD0936C9B6CB24936F1FFFFFFFB9C9B64DB24A6D923FFFFFFFFD96C9B64DB2326D967FFFFFFF9936C93649A5926DC7FFFFFFFFB926C936DAAD9670FFFFFFFFCADB24DB2D1525D31FFFFFFFFFA4DB64925029269FFFFFFFFFFB6592692D25697FFFFFFFFFFBF249B6D2A5AB62AFFFFFFFFFCDB7C92D28F14A0A7FFFFFFFFEC923D2D5D92B567FFFFFFFFFECDB0D2D520B4AE7FFFFFFFFFD2DB51297BF6A56BFFFFFFFFFF249292AAC035ACDFFFFFFFFFDE49236ABBE5157BFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296 .mem_init1 = "FC7692F53581AAA87FFFFFFFFFF96D295577D955AFFFFFFFFFFE36D2B57A022ABCFFFFFFFFFFE86C4AABCFEB553FFFFFFFFFFFC68CAAF905EAA9FFFFFFFFFFF56A92A7AFB0563FFFFFFFFFFFAEAD41B6024A17FFFFFFFFFFFE8AD6CCBFCE0BFFFFFFFFFFFFFB2A604A15953FFFFFFFFFFFFF3AA8205EB283FFFFFFFFFFFFFCBADDEA2CB73FFFFFFFFFFFFFE214D5BD1EDFFFFFFFFFFFFFFFD46AD619ABFFFFFFFFFFFFFFFC6E0B5432BFFFFFFFFFFFFFFFE0413C7C6FFFFFFFFFFFFFFFFFE7280737FFFFFFFFFFFFFFFFFED5F73F7FFFFFFFFFFFFFFFFFFCEE1EFFFFFFFFFFFFFFFFFFFFF91287FFFFFFFFFFFFFFFFFFFFFADFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF9FFFFFFFFFFFFFFFFCB55420A8247FFFFFFFFFFFFE34EBD742C24FFFFFFFFFFFFFE5E7BEDB6CFBFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFEDFFE7FFF";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344 .port_a_first_bit_number = 8;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EF6F6F6EC4FDEFCFEDC8DBDBDFCFCFDFEBD9F9FBDBD53B7FF3B9F9DBDD7F3F3FFB7BEF67FE773F3B77AF67E7FE6E55ECFFCEE7E76F75ECFCEFCDEA9D9DF9FCFCEDEEBF9F99F9BDF7B7BF3F9F9FBBD7B3F33FB7AAF6F7E7FBF3F77AF67F76F6E7DECFDCFF7E76EE4EFFB9FEDC89DBFB9F9FCEDEABFE63A57BD73B7BF3F2F9DB9D7C82E8017AEF6F6E7E6F3B72AF27F7698DD5ECEFCFCDE76E";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344 .mem_init1 = "65EDFC06213E9DBDB9F9BCFCDE90FF1606D21BB3F33F369DBBDFFFCA04CCFFF6F6E7E6E3F37B9FFB8099BA26DFDCFCDE76EE79FE50033770FBFB9F9B9EDEED7FC60066EE8CFB73F37AFBBD8FFB0004CDDDEFE67E6F477BB3FFE01999B336FCCFCFEBE6F67FF801333266D9B9F9BD7DFEDFFCC006664CCA5F37F7AFBDDAFF9000CCCD99C9E6DFF5CB7B5FF00099B91B3B5CF33EBF667BFF6013372106B65C0593BDCA7FEC0066EC148A8BAF7266FD47FD400CCDE3CB5171265ED3AEFFF81999B3D94B53442BBDF5EFFB0133324DCDDAEE777FBEB9FFD006664C6AF6D0286F67D7DFFF00CCCD9F77A2BCDDDEE2F7FF6099BBB307307915BDDF5F3FF81337776605";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344 .mem_init0 = "EC6BCF7B79FBFFE066EEECAA892FDB776E7ABFE40CCDDD995064E47ECFC76FFFC099BBB331021D41DDB96F7FF133366660104996BB3F3DFFFE46664CCC0F8FE5BF76E7B77FF4CCCD9990CDC2822EDCF647FC19BBB3200E782183DB9F4DFFCB377666003F1BDC7B73F9CFFDE6EEECC00063385B6E7EFCFFE4DDDD9900336B546FFFDFFFFF99BBB320006FF345FDB9FFFFE3366660007B796AF8373FEFFE664CCC000D3B257A7CA775FFCCC9999000934D970F46EE7FFD99B33300035C62E03AFDCEFFD776660006668D872507F9EFFCEEECC0004CAC00105736BCFFCDDD9900099EDFA1A74FD7CFFCBBB320003301C96728FBFFFFD66660006667BBE56A4F6FDF";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272 .port_a_first_bit_number = 8;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272 .mem_init3 = "FFFFFFFFFFFFFFFFE3FFFBFFFFFFFFFFFFFFFFFFFF1BFF5FFFFFFFFFFFFFFFFFFFFE1FF3FFFFFFFFFFFFFFFFFFFFDDFF6FFFFFFFFFA9FFFFFFFFF8AFFFFFFFFFFF5E0B4FFFFFFFCCFF97FFFFFEBC1C607FFFFFFCBFFE3FFFFFD20D626ED7FFFFF87FA7FFFFE300189B879FFFFD77F83EFFFF8000B1B00B7FFFF3BFEDFFFF580038DB001BFFF911F8BF7FEE800773DA00FFFFF9FFCBDF7D778189E3F8047FFD9DFC5D3BA9EC2E203D8424FFB9BF2AE774424EFE07201C1BFD9FFE6AFD400E738005D378DF59BF0DF3B404BB0000E3BC04FB19ECCF3D802C74000347402F759E4423F0012FC000BC7C01E33BC6FA77031C138001D12802FDBEF49F10FEE07C0DEA";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272 .mem_init2 = "6E80F73DD8EA7F08F86738DF073599EFB99FF3792301AE127005F87F7B3AD8FFDF800269C00052EFD7E73EAFBAD80013A980005A0EF8F19C735E00013580001355AFAEBEFF95EC001BD9C0003FD6F247C6FF07700C4BF200E5DBFF8370FF5D71003C2720173267FCFFC9FA084EF670262C7B017FF9EB8F301BA3C00079B9C05FFFFFBF5D01BDA1001CDBC002E6FFEFFDB0000060007012004F73FAFFFE003AFC00056E0004F66FC0009FE4E38FFEFF24FFCFB6FFFFCFFC55E8FFA7A5DFFEFEDFFFE2FFBFF06CF665CE6F77EA1FFEBD8957F568F47D162B7EF2FFFFB8EEFFFD65EFFEF42FFDB7FBF9FEFFFCBFC3FFEF196FFDFBFF370FFFE777FFFE954AF8EBCF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272 .mem_init1 = "F9AE7FFF3A27FFEBA7EFAF1BCFFCF5FFAAC9BFF86DED7F73EAF34E1FFFCEF7FFEB56F7B38D8FFEECBBBAE2839B556EF919FF35F4FB149F579D47F773DDAE834FC7B7BFFFFC5C7FEFDBCF59F3FF11F1FFF54F5FF733BC5EA797FF043FFFCC4BFCFB59F44A39BF4A21FFF3A23FBF319ECCF3F7ECCBBFFE8A347DF59BF0DB39B8E87F5FC7ACBEFFD9FF66AF9F8ADB64E0BB8E0FFB9BF22C7FFB07FEFFF57EC5FFD9DFC5D39ED7FFCA3FFFF7FFFF9FFCBDF9F3FFFD69F7FE1FFF911F8BF7DFD7FFFB10FF2FFFFF3BFADFFFFF6FFF87DFA5FFFFD77F83EFFFFA8F26E7F0FFFFFF87FB7FFFFFEA06BD207FFFFFCBFFF3FFFFFFEB82A3FFFFFFFCCFF97FFFFFFFFE7FFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272 .mem_init0 = "FFFFFF8AFFFFFFFFFFFFFFFFFFFFFFFD9FF6FFFFFFFFFFFFFFFFFFFFE1FFBFFFFFFFFFFFFFFFFFFFF1BFF5FFFFFFFFFFFFFFFFFFFE9FFFBFFFFFFFFFFFFFFFFFFFEFFFEFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFDF36DB7DE7A7FFFFFFFFFFFFF24342EBD72C7FFFFFFFFFFFFE2415042AAD3FFFF";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_bit_number = 8;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248 .mem_init3 = "FFFFFFFFFFFF9FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC51FFFFFFFFFFFFFFFFFFFFFA06757FFFFFFFFFFFFFFFFFF91C0123FFFFFFFFFFFFFFFFFF180000CBFFFFFFFFFFFFFFFFE40000016FFFFFFFFFFFFFFFEA00000001FFFFFFFFFFFFFFF8C00000001FFFFFFFFFFFFFFFB0000000006FFFFFFFFFFFFFF400000000017FFFFFFFFFFFFA000000000009FFFFFFFFFFFF0000000000007FFFFFFFFFFFF40000000000027FFFFFFFFFFD80000000000013FFFFFFFFFFF00000000000003FFFFFFFFFFC00000000000001FFFFFFFFFE800000000000004F8FFFFFFFE000000000000000FD7FFFFFFC0000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248 .mem_init2 = "00000000000F77FFFFFF8000000000000000E77FFFFFEC0000000000000007FFFFFFFF800000000000000087CFFFFFD0000000000000000AFDFFFFFC00000000000000007FF7FFFF400000000000000007FFFFFFEC00000000000000007FE7FFFF800000003000000003FFBFFFE000003285D20000002FFBFFFF00004C6878FE000003FF7FFFC0003F093FEFEA00003FFBFFFC0013BE00000CC80002FFBFFE4003D40000001260002FFBFFE000E4036DC5903F00037F9FFD8008038A19F0A0700037F9FFC00302C62A021AC2A0037F9FFC0030CF000001170B8027FBFFC0041D400000004C3802FF7FF4007A4000000000E1D02FF3FFC002D0000000001F8D03";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248 .mem_init1 = "FF3FF80000000000000028202FEFFF00000000000000017023FF7FF00000000000000008822FCFFE80000000000000002473F8FFF00000000000000001E23EDFFE80000000000000000121F7FFF800000000000000006A46FFFE000000000000000001E4FFFFE000000000000000000C4DFFFE0000000000000000000A5FFFF4000000000000000001C2BFFF8000000000000000001807FFFC000000000000000007006FFFC000000000000000000002FFF60000000000000000160007FFE0000000000000000380003FFA000000000000000008000BFFC0000000000000000700005FFF0000000000000000700004FFF0000000000000000C00002FFF800000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248 .mem_init0 = "0000000000E00001FFF8000000000000000A00003FFE00000000000000010000007FFC000000000000000000000FFF80000000000000014000007FFC000000000000001000001FFFE0000000000000018000017FFA000000000000000C00001FFFF000000000000001800001FFFC000000000000001800001FFFE8000000000000004000017FFE800000000000000200000FFFF400000000000000A000007FFF4000000000000001000007FFF800000000000000200003FFFFB00000000000000500000FFFFD80000000000000300003FFFFE80000000000000380007FFFFF00000000000000340003FFFFF20000000000000080001FFFFFB000000000000018";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_bit_number = 8;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200 .mem_init3 = "F0033FFFFFFF67FFFFFFFFB7F80053FFFFFFFE9FFFFFFFE6FF80013FFFFFFFFAFFFFFFFEFFFC0040FFFFFFFFE43FFFFBCFFE800A2FFFFFFFFF818FC607FFF80081FFFFFFFFFFC100CFFFFF001C3FFFFFFFFFFFF7DFFFFFD00285FFFFFFFFFFFFFFFFFFFA00081FFFFFFFFFFFFFFFFFFFC0050BFFFFFFFFFFFFFFFFFFFE0120FFFFFFFFFFFFFFFFFFFFC0341FFFFFFFFFFFFFFFFFFFFC0681FFFFFFFFFFFFFFFFFFFF01F00FFFFFFFFFFFFFFFFFFFFC4407FFFFFFFFFFFFFFFFFFFF5D003FFFFFFFFFFFFFFFFFFFEC601FFFFFFFFFFFFFFFFFFFFF9804FFFFFFFFFFFFFFFFFFFFEE01FFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFE814FFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200 .mem_init2 = "FFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFF88FFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFE6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6E00FFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200 .mem_init1 = "FFFFFFFFFFFFFFFFCC45BCFFFFFFFFFFFFFFFFFF8BFFFF36FFFFFFFFFFFFFFFFE3E800565BFFFFFFFFFFFFFFF06000000DAFFFFFFFFFFFFFFFF000000D83BFFFFFFFFFFFFF9D000001324D7FFFFFFFFFFFF340000026C95DFFFFFFFFFFFEF0000004D93C27FFFFFFFFFF98000000D926E43FFFFFFFFFF78000001364DBA3FFFFFFFFFD400000026C93660FFFFFFFFFC80000004D926C949FFFFFFFF300000009B24D9219FFFFFFFFF0000001364D926D77FFFFFFEE00000026C9364DBC7FFFFFFEC0000004D926C9322BFFFFFFD00000009B24D93C18DFFFFFFC0000001364D931ADD4BFFFFFF00000026C9B606FEB29FFFFE40000004D926F0A3F18DFFFFE40";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200 .mem_init0 = "000009B24B11F5D581FFFFD8000001324D32F2BD4F8FFFFD80000026C99A79ABAB38FFFFD0000004D9296419FC02B7FFFF8000009B25115AE74BD6DFFFE000001324DA55AC8D954FFFFA0000026C9FD51210BACA8FFF3000004D90AD632EEF98DC7FF6000009B20EDD32D6F63E8BFF400001B245ACAF3CFACFD3FFF6000026C9A709C5E347FCE3FFE00004D92A63C19C40F99B5FF600009B258EE9E54644096DFE40001B248D2BE345D5D2ADEFF400026C9DE7DBE7720B06B2FF40004D913A7AA85CDDC4D7DFF80009B232B08E841BA34AA3FF000136404F3D1A46C859508FE00026C95C2FE284013CDA4D7E0004D93FCDF1D25FEC57ED7FE8009B2671C83068";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 8;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224 .mem_init3 = "0003FFFFFC80000000000000E001BFFFFFE40000000000000E0007FFFFFF20000000000000A003FFFFFFFD00000000000007803FFFFFFFC8000000000001F006FFFFFFFEE00000000000DE401FFFFFFFFF000000000017FC07FFFFFFFFE400000000077F617FFFFFFFFF3000000001AFFA2FFFFFFFFFFE6000000053FF91FFFFFFFFFFF7C0000031FFFD3FFFFFFFFFFFE8E00034FFFFC3FFFFFFFFFFFFDBDFB5BFFFFF7FFFFFFFFFFFFFFFF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FC4FFFFFFFFFFFFFFFFFFFFCCFCC6FFFFFFFFFFFFFFFFFEC60001A7FFFFFFFFFFFFFFFFEE000000FFFFFFFFFFFFFFFFF1000000035FFFFFFFFFFFFFFC80000000047FFFFFFFFFFFFFE0000000001DFFFFFFFFFFFFC000000000001FFFFFFFFFFFFB000000000002FFFFFFFFFFFF40000000000001FFFFFFFFFFC00000000000006F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224 .mem_init1 = "FFFFFFFFF9000000000000027FFFFFFFFFE00000000000001BFFFFFFFFF800000000000000FFFFFFFFFE8000000000000001FFFFFFFFC0000000000000003FFFFFFFFD00000000000000027FFFFFFFE00000000000000007FFFFFFFC0000000000000001FFFFFFFE40000000000000000BFFFFFFE800000000000000005FFFFFFD000000000000000002BFFFFE4000000000000000000BFFFFE80000000000000000002FFFF800000000000000000000FFFF8000000000000000000007FFF2000000000000000000017FFFF000000000000000000035FFF800000000000000000002BFFC8A0000000000000000010A05F300000000000000000001A0C5390000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224 .mem_init0 = "0000000000000277FE3FF800000000000000005E7F97DE600000000000000009E7E3FFF400000000000000003E7F1FC3C0000000000000001F2FCFFFF880000000000000067BF83FFC40000000000000002C7FB7FFEA80000000000000059FF7FFFFB600000000000000FBFF0FFFFBA00000000000003FFFE9FFFFCC4000000000000BD7F3FFFFFCE00000000000005FFF7DFFFFFF00000000000003DFC29FFFFEBB00000000000571FA39FFFFF1E300000000021E3F43BFFFFFCF00000000009BD7D029FFFFFC7D4800000052F8FA03AFFFFFF3F1900000283F1F403AFFFFFF1FEBDC00EA5FE7F000BFFFFFFC7FD9397F67FB7C0023FFFFFFF5FF8F03C7FE5F";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N0
cyclonev_lcell_comb \VGA_G~1 (
// Equation(s):
// \VGA_G~1_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272~portadataout )) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272~portadataout )) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200~portadataout ) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224~portadataout  
// & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200~portadataout  & !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a272~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a248~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a200~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a224~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~1 .extended_lut = "off";
defparam \VGA_G~1 .lut_mask = 64'h0F000FFF33553355;
defparam \VGA_G~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N48
cyclonev_lcell_comb \VGA_G~61 (
// Equation(s):
// \VGA_G~61_combout  = ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (((\VGA_G~1_combout ))) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296~portadataout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320~portadataout ))))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344~portadataout  & !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]))))) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a320~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a296~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a344~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(!\VGA_G~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~61 .extended_lut = "on";
defparam \VGA_G~61 .lut_mask = 64'h0F0F330F0F0F5500;
defparam \VGA_G~61 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "F3811CC3FFFFFFF503FFFC2FFF451834EFFFFFFFD55FFFCBFFC88BD33EFFFFFFFF9FFFFF3FFC407ED40BFFFFFFFD9FFF97FF989FFE383FFFFFFFD07FFF3FF493FFFCA1FFFFFFFFC7FFCBFFA8305FE3FFFFFFFFF9BFF8FFF901BC5FED3FFFFFFFF2FF07FE9000097DCBFFFFFFFE9FF97FED800013E69FFFFFFFFCFF67FDB000004FC7FFFFFFFE07FFFFF3000003C90FFFFFFFF37F47FD300000175DFFFFFFFFE81BFFEE000000795FFFFFFFFB7CBFFEE000000795FFFFFFFFB7C47FD30000006DDFFFFFFFFE81FFFF3000000390FFFFFFFF37F67FDB000000047FFFFFFFE07F97FED8000000E9FFFFFFFFCFF07FE90000000CBFFFFFFFE9FF8FFF90000002D3FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "FFFFFF2FFCBFFA8000007FFFFFFFFF9BFFF3FF490000121FFFFFFFFC7FF97FF980000383FFFFFFFD07FFF3FFC42002C0BFFFFFFFD9FFFCBFFC88C273EFFFFFFFF9FFFFC2FFF453A34EFFFFFFFD55FFFC7FFF3811CC3FFFFFFF503FFFE17FFE3420A7FFFFFFEDFFFFFEB7FFE39917FFFFFFEC8FFFFFFE7FFFA841FFFFFFFD237FFFFF81FFFF5AFFFFFFFEADDFFFFFF84FFFFFFFFFFFFFFC57FFFFFFE9FFFFFFFFFFFFA59DFFFFFFFE87FFFFFFFFFFE8497FFFFFFFFD5FFFFFFFFFF9317FFFFFFFFFC4FFFFFFFFFE5EEFFFFFFFFFF957FFFFFFFFE36FFFFFFFFFFFFEFFFFFFFFF057FFFFFFFFFFFE1CFFFFFFF9727FFFFFFFFFFFFB03FFFFFB419FFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "D1C7FFFD63BFFFFFFFFFFFFFFFE046A0A80DFFFFFFFFFFFFFFFE525AD59FFFFFFFFFFFFFFFFFF8B6E298FFFFFFFFFFFFFFFFFFD43F2EBFFFFFFFFFFFFFFFFFFF98A8FFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDBFFFFFFFFFFFFFFFFFFFC00001FFFFFFFFFFFFFFFFFFE8000001FFFFFFFFFFFFFFFFEC00000007FFFFFFFFFFFFFFFC0008960007FFFFFFFFFFFFFF00114F2B401FFFFFFFFFFFFFA02F5FFFA100FFFFFFFFFFFFF805DFFFFF1207FFFFFFFFFFFE00FFFFFFFFA01FFFFFFFFFFF80EFFFF0000E40FFFFFFFFFFE005FFE19FCB080FFFFFFFFFF009FFF2C40059203FFFFFFFFF01FFF96000000303FFFFFFFFC0D7FE580000004E0FFFFFFFF001FF1600000001007FFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "0000007FFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFF4000000007FFFFFFFFFFFFFFF400000000BFFFFFFFFFFFFFFF8000000017FFFFFFFFFFFFFFF900000000FFFFFFFFFFFFFFFFD00000000FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFFC0000009FFFFFFFFFFFFFFFFF8000001BFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFF40000AFFFFFFFFFFFFFFFFFFF900033FFFFFFFFFFFFFFFFFFF8102FFFFFFFFFFFFFFFFFFFFFF8493FFFFFFFFFFFFFFFFFFFFFF0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBFFFFFEFFFFFFFFFFFFFFFFFF9FFE7FFFFFFFFFFFFFFFFFFF87FFE5D5FFFFFFFFFFFFFFFFF0FFFFD41FFFFFFFFFEFFFF71C0A9FF8FAFFFFFFFFFE7FFDF2AC91BE2AFFFFFFFFFFF3FC47ED831F2F2FFFFFFFFFFF3FC5730ECCA349AFFFFFFFFFFFFFBB191596F238FFFFFFFFE3FCFD1CF55D36E54FFFFFFFFF3F8FEC7E2CAAA7E2FFFFFFFFFBCDF5BEABB805C75FFFFFFFFF7D3E87DB74917FFFFFFFFFFFF7E";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "7D8432E0D733F5FFFFFFFFFFA3F7AFE394FCFF07FFFFFFFFFA3AD21461D53FFE7FFFFFFFF7EF0AE78AE2EDFDC7FFFFFFFF55F2AAAEA4DF0EC3FFFFFFFFE64FDF38DA85BC7FFFFFFFFFFE4B1E408155E5CFFFFFFFFFFFFF3DBA39C25B2FFFFFFFFFFFFFAB95525A8C4CFFFFFFFFFFFFFE04D015CEA8DFFFFFFFFFFFFF75EF70790C3CFFFFFFFFFFFFF682CF2DB68DCFFFFFFFFFFFFFB03CCF70709FFFFFFFFFFFFFFA1439C75B3D7FFFFFFFFFFFFFF60F9AC577D7FFFFFFFFFFFFF343F352B73EFFFFFFFFFFFFFF064357D16FCFFFFFFFFFFFFFFB77757157FC7FFFFFFFFFFFFF53896A42EFC8FFFFFFFFFFFFFCF00C9D3CF9CFFFFFFFFFFFFFCB3BA08D879CFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "FFFFFFFFFFFBE8D516B72FEFFFFFFFFFFFFFFD1B8133A2FFFFFFFFFFFFFFC28B719B6FFFFFFFFFFFFFFFFCCF08E7E6FFFFFFFFFFFFFFFFC146569FDFFFFFFFFFFFFFFFF8019E9B5DFFFFFFFFFFFFFFFF880A5ADAFFFFFFFFFFFFFFFFFD5BDB7203FFFFFFFFFFFFFFFFD79756DBAFFFFFFFFFFFFFFFFDB887E25DFFFFFFFFFFFFFFFFEA917D713FFFFFFFFFFFFFFFFEEC2EC26FFFFFFFFFFFFFFFFFE3D2C9C9DFFFFFFFFFFFFFFFFEFDFEBAE9FFFFFFFFFFFFFFFFE8EEC39CCFFFFFFFFFFFFFFFFE69E8244CFFFFFFFFFFFFFFFFF98EE59AEFFFFFFFFFFFFFFFFFF35669397FFFFFFFFFFFFFFFE7A8F01AD7FFFFFFFFFFFFFFFECB2423BD7FFFFFFFFFFFFFFFC6";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "F04FFEA000000000507FFFFFFC09FF38000000000007FFFFFFC1FFE30000000000041FFFFFF857F940000000000023FFFFFE0CFF200000000000000FFFFFE07FD800000000000040FFFFFC0FF28000000000000107FFFF05FEC0000000000000187FFFF09FDC00000000000000C3FFFE07F880000000000000003FFFC1FF000000000000000081FFFE1FE000000000000000083FFF837D800000000000000021FFF87FB000000000000000000FFF85F0000000000000000050FFF87E00000000000001E0001FFF05F8000000000000250000FFF05C80000000000000100207FF0F80000000000000C280087FF83C00000000000000100007FF03400000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "030600107FF03000000000000030C00087F88A000000000000061400087E086C000000000000000000C3818C800000000000061000147C38D8000000000000A08001C207874000000000000030001040783C000000000000820000C00F818000000000000C40005C07F838000000000001430038007FE2800000000000182ED7C00FFC00000000000001C00F0007FFC00000000000001C0000007FFE1000000000000180000003FF83000000000000141002003FF800000000000000C4F80C01FF8400000000000008238D240FF800000000000180030029E03F8A0000000000280A08037781F8A00000000001C06140E7E01F8C00000000003B0000179F60F8";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "40000000000F806143E3FB0F040000000000FA03083FDFC870400000000009B03022747F8F8C00000000007D000007AFF870800000000009E008237F7EC30200000000001F000417DFE070200000000001E80203FEBF478000000000001E001C0FEFF238200000000003E80020FE5FA38200000000003F40050BF5FC38180000000000F00000BF8783E3000000000007C00109FBF83C180000000001FE00100FC7C3E0800000000003E000427DF67F0200000000005F800C13ED87F0200000000003FE0000BE647FC0000000000007EB0002F887FE100000000000F4783037343FE03000000000046F4160F507FF8180000000000AF40601203FFC0800000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "005FE080050FFFC0200000000005FE1020207FFE0400000000002F0107800FFFF01600000000037C607800FFFFC0400000000005820FE01FFFFF0320000000009183FFF1FFFFF0080000000000207FFFDFFFFFA06200000000020FFFFFFFFFFE80700000000080FFFFFFFFFFFE0090000001701FFFFFFFFFFFF800200000FA07FFFFFFFFFFFFA01FE0005200FFFFFFFFFFFFFF0025B0DDC01FFFFFFFFFFFFFFE0024FF0007FFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFE80000007FFFFFFFFFFFFFFFFFC00001FFFFFFFFFFFFFFFFFFFFCFF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "C1C29997FFFFFFFFFFFFFFFCF5A7217B7FFFFFFFFFFFFFFFC8EF1019FFFFFFFFFFFFFFFFF80E232378FFFFFFFFFFFFFFFF8EA5FDE3BFFFFFFFFFFFFFFFF9AAAA1ED3FFFFFFFFFFFFFFFF992C7071EFFFFFFFFFFFFFFFF8E77E1D6AFFFFFFFFFFFFFFFF86195F906FFFFFFFFFFFFFFFFC67A4038DFFFFFFFFFFFFFFFFCCE6B5DC5FFFFFFFFFFFFFFFFE27145353FFFFFFFFFFFFFFFFF973F9372FFFFFFFFFFFFFFF7F6E3FEFF2FFFFFFFFFFFFFFFFF6355FD991F3FFFFFFFFFFFFFF39F92FE9C53FFFFFFFFFFFFFFF03D2D9D47FFFFFFFFFFFFFFFE3189BDD87FEFFFFFFFFFFFFF70D9E852FFFFFFFFFFFFFFFFFDED80940D9E0FFFFFFFFFFFFF649E2959FBF1F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "FFFFFFFFFFFFABE1D6AE29F1FFFFFFFFFFFFF34AFDCF575FBFFFFFFFFFFFFE9DCFA7A090F3FFFFFFFFFFFFE23CAB6B168F7FFFFFFFFFFFFE3E705AE2627BFFFFFFFFFFFFED8F02FBE3BB7FFFFFFFFFFFFFE37E8C7F9E27FFFFFFFFFFFFFC0D029FD470FFFFFFFFFFFFFFDCDDB7D54F0DFFFFFFFFFFFFF74DAE78EF66CFFFFFFFFFFFFF3BBFD7913A1CFFFFFFFFFFFFF3FCB210D2F7FFFFFFFFFFFFFF3FF0F1D7827FFFFFFFFFFFFFFFFEAC55908F1FFFFFFFFFFFFFFF79A16FCFFCFFFFFFFFFFFFFC47F407181EA7FFFFFFFFFFFFEF9FF7EFF1E8FFFFFFFFFFFFFFFFFEEB7CBF7FFFFFFFFFFFFFFFEFDF3750FFFFFFFFFFFFFFFF1E16431C8EFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "F2F8B8BEDCCFFFFFFFFFFFFFFF2F9CEE9AAD7FFFFFFFFFFFFFF0FE753B4737FFFFFFFFFFFFFCFFC3EDF5545FFFFFFFFFFFFFCFFCBD10E3257FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "FFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFF98A8FFFFFFFFFFFFFFFFFFFFD43F2EBFFFFFFFFFFFFFFFFFF8B6E298FFFFFFFFFFFFFFFFFE525AD59FFFFFFFFFFFFFFFFFE046A0A80DFFFFFFFFFFFFFFD1C7FFFD63BFFFFFFFFFFFFFFB03FFFFFBE19FFFFFFFFFFFFE1CFFFFFFF9727FFFFFFFFFFFFEFFFFFFFFF857FFFFFFFFFFF957FFFFFFFFE36FFFFFFFFFFFC4FFFFFFFFFE5EEFFFFFFFFFFD5FFFFFFFFFF9B17FFFFFFFFE87FFFFFFFFFFEF497FFFFFFFE9FFFFFFFFFFFFF39DFFFFFFF84FFFFFFFFFFFFFC457FFFFFF81FFFF5AFFFFFFFE4DDFFFFFFE7FFFA841FFFFFFFD237FFFFEB7FFE39917FFFFFFEC8FFFFFE17FFE3420A7FFFFFFEDFFFFFC7FF";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N6
cyclonev_lcell_comb \VGA_G~3 (
// Equation(s):
// \VGA_G~3_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80~portadataout )))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8~portadataout  & 
// ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32~portadataout  & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80~portadataout )))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80~portadataout )))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80~portadataout ))))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~3 .extended_lut = "off";
defparam \VGA_G~3 .lut_mask = 64'h0207A2A75257F2F7;
defparam \VGA_G~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N36
cyclonev_lcell_comb \VGA_G~4 (
// Equation(s):
// \VGA_G~4_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \VGA_G~3_combout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & (\VGA_G~2_combout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\VGA_G~61_combout ))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \VGA_G~3_combout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\VGA_G~61_combout ) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\VGA_G~3_combout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & (\VGA_G~2_combout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\VGA_G~61_combout ))) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\VGA_G~3_combout  & ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & \VGA_G~61_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\VGA_G~2_combout ),
	.datad(!\VGA_G~61_combout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\VGA_G~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~4 .extended_lut = "off";
defparam \VGA_G~4 .lut_mask = 64'h00330C3FCCFF0C3F;
defparam \VGA_G~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y23_N37
dffeas \VGA_G[0]~reg0 (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_G~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_G[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[0]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321 .port_a_first_bit_number = 9;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321 .mem_init3 = "037777333BBB9E595DA6777F0026EEE666775CCB11BD8ED7C0025DDDCCCEECB9B2687FDBFC0033B9999DD55D31D7FB3BBBF0025773333BABEE3C63FF777E000AEE666775BCDD847EEEFF40005DCCCCEEACDAFECBDDBBEF001BB9999DDD83704CDBBF6DA000B7333BBBA56B50A777EFBB801EE6677776DDC1867EFFFF78011CCCCEEE9AB67F11DDBBEF0019999DD55377A32D0BB76DE800F3333BAA90D56980F6EDBF80066667755D5C14330EFFB6F400ECCCEEAAEBEA0FAEBBB7DD4003999DDD4DD2437E7776EBBC00333BBBAC5C7A459BEECDF7C004677775CA1275590FDBB6FC001CCEEEFD0412776A3B77DDF00319DDDF031BFA7C5966FBB60003BBAAAC3A";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321 .mem_init2 = "6B6763ADDEFEF800E77555D1CC35ED63BBFFDF400AEEAAABD994FDDDF77FFBB8002DD555773373337EEFFB77A0023BAEEEE66356EECDFEEEF5000F75DDDCCC85EDDBBFDDDEE0014EBBBB999B3BBB77FBBBDB0006D77773338F7766FF677B3E000AAEE6666BF6EDDFEDEFF6D800F5DCCCCC3EDDBBFDBDFEDE400CBBB99911DFF77FB7BD9BFA00137733377776EFF6E7BB7F440196E66D3FEEDDFEDDF66FF730042CCA51FDDBBFDBFEEDFEFDC01E56F9FFFF77FB77FDBFDDFF8044759BB76EFF66FBB7FBB7F620FBA776EDDFEDDE76FF76EFC87FDBEEDDBBFD9BDEDFEEFFBDFA2FDDDFF77FB7FBDBFDDBB77FBF7BB776EFF6FF7B7FBB76EFF66FF76EDDFECDEE6F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321 .mem_init1 = "F66EEDDECDFEDDD9BFD9BDDDFEEDDDBBD9BDDDBB77FB37BBBFDDBB777B37BB376EFF67F777FB3776EF66F76EECDFECFEEDFF76ECDFECDFEEDDBBFD9FDDFEEFFBBBDDBBDDFF777BB77BBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFC4EDFFFFFFFFFFFFFFFFFFFFEDBFBDFFFFFFFFFFFFFFFFFFF8FDB7ABFFFFFFFFFFFFFFFFFEF7FFFBDFFFFFFFFFFFFFFFFFEDFFFFF6FFFFFFFFFFFFFFFFF77FFFFFF7FFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFCFFFFFFFFFFFFFFFEFFFFFFFFB7FFFFFFFFFFFFFFDEF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFF9F8BFFFFFFE7FFFFFFFFFFFFE7EB30000FFFFFFFFFFFFFFFFE1FB4FC3F1FF6FFFFFFFFFFFF8FFB70811CFFBFFFFFFFFFFFF6FF3A07C173FB7FFFFFFFFFFE5FCE0CFCC1DFDFFFFFFFFFFFFBF3C3E03E86FE7FFFFFFFFFFB7EF3E4013837F9FFFFFFFFFF3F9CF43FC2F3BF1FFFFFFFFFD5F63E37FD8B1DF9FFFFFFFFFBFCCE178034386FFFFFFFFFFEAFB9C79002B9C67DFFFFFFFFEFF639F0FF908F37BFFFFFFFF57EC67C5FFD6A73BCFFFFFFFFDFD9CC3E107FF19BAFFFFFFFC3FB31874245F099DDFFFFFFFBFF4661A3F307FCCDBFFFFFFF6FCDCC617F226B8CDAFFFFFFE1F9339C3861E15E64BFFFFFFD7F26738D025FC5066AFFF";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345 .port_a_first_bit_number = 9;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EF76EF777FDDECDFEEFFBBDDBFECDFECDDBBFD9BDDBBF77F37BD9BDDBBB37FB3FBB776EFE6F7B37BBB76EFF67F77EEDDFCDEF66F76EEDDFEDFEEDDFBBD9BFECDEEDDD9BFDBFDDBBB77B37FD9BFDDBB77FB7FBB776EF66FFB37FBB76EEFFEF77EEDDFEDFE66F777FDFFC7FEEFFFBBFDBFDCDEEDDD9D97C83DBBF77B37FB9BDDFBBEA20FBF7776EF76FF737BBF77FC05435BEEDDECDFEE6F77";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345 .mem_init1 = "FFDC01A52A9DFBBDDBFDDDFEEDF300559D955F77FB7FBBBDDDBC401833BB11EEF76FF777FBB7A000A6775677DFEDFEEDF777FC00FCCEEAA53BFDBFDDFEEDDF800999DD5534FBB7FBB7FDDB80003333BAAA2FF6FF76F7B77400F677775DDEFEDFECDDF76E0016CCEEEFBB41DBFDDBBECDF000999DDDF7747B77FB76DBBA002B33BBB6EEEDEE9E6EFBB780016677561DD7EDEF6DD97FF400ACCEEADD3B31FFA1FF7EFF800999DD5328BBBBBB7FFE9BE000333BBAF7FE9AF4C7EDDF75002E77775FC2F678B17DDB6E8001CCEEEF92BD6BCF5FB37DDC00499DDDF60700B40076EFBBC00333BBBAEFBDBE51FEEDEF74000677555DEF49FBB0DBBFEDC00ECEEAAABD43";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345 .mem_init0 = "43D7ABB77FB80019DD5557060CB4956EEFB6800F3BBAAAEC80C3889DDFEEE001A677555DD011EA75BBBDDE8010EEEBBBB8C27AE4577FBBA8011DDDF777324F2E0BEEF6720003BBBAEEE6F1D2A6BDDECED001F7555DCCC9BA62F3BBD9DE0006EAABBB9987514A377B3BC0005D555773356BB582EF667F002BAAAAEE665773BBDFFCDFF003F7555DCCCF8CD84FF8DBFC0036EBBBB999C61A8BFCAF7FF0025DF777333BA3E8A6BCAF7F0033BEEEE666742A9BFD5FEF7002F75DDDCCCEA10BF025BDEE0032ABBB999DDDB842C3BFFDE002D55773333BCF46FFD6B7B60022AAEE666773697FC36BE64003D55DCCCCEEAADFFBDCBDCF0033BBB999DDCAB3DBE4A7B9D0";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297 .port_a_first_bit_number = 9;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297 .mem_init3 = "FFFF7F4CCE706E50C0F26AFFFFFFDFED998E3F1EE65636BFFFFFF3FDB33387409A30932DFFFFFE7FB26661A1E1BB94B38FFFFFEFF64CCC617F4299B13EFFFFFCBE4D999C3C1D19D71BAFFFFFFFE993338C81798CF9BCFFFFFEFDB2666707C1CCCF9B7FFFFFAFB26CCCC3FE9CE6C5B1FFFFFFFA4D9998703C6667DA3FFFFFDF6D93331A02C6664D9DFFFFEBED9266C61F8F3364D93FFFFFBE936CD9C3FE73364D9BFFFFF7FB6C9930C0619326DE7FFFF97F249B26700719B26D47FFFF9F94DB64CC7F199B24C1FFFFFFFD1B24D98FF1C9924DBFFFFF1FC124D93181CCD92447FFFFFFE836D926600E4D9273FFFFFFDEB24926CCB866D926AFFFFFF3CB5DB6C99C";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297 .mem_init2 = "E66DB657FFFFFEFD271249330B26DB73FFFFFFCF96936DB662326DB5BFFFFFFFFB4A24924CF924DA17FFFFFFDFA5B6DB6D99924928FFFFFFFFF6DA4924B31924930FFFFFFFDF4925B6DA6C925B61FFFFFFFF65B6D2496DCB6DB27FFFFFFFBEDA492DB695B4926FFFFFFFF8E925B6D249924B63FFFFFFFFDCB6DA4924936DB4DFFFFFFFFEDB69249648649C41FFFFFFFFAD2492DB6CCCDA3EFFFFFFFFFED2FB6DB64F9B32BFFFFFFFFFE96CB6DB6623259D7FFFFFFFFEB6C549B66966C0A7FFFFFFFF9A49FC9B33FCD96CFFFFFFFFFEA49709B31F3937DFFFFFFFFFDE49329B18073651FFFFFFFFFFEDB70999C0C6CBFFFFFFFFFFE6DB68D987F9D9B7FFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297 .mem_init1 = "FE6DB64C8C7E33357FFFFFFFFFDCDB64CCF01E663FFFFFFFFFFE4DBE6CE703CCCEFFFFFFFFFFE1DB46673FD398FFFFFFFFFFFFBD886638F8F31DFFFFFFFFFFFE5B3661A03E633FFFFFFFFFFFF18B3D8E078C67FFFFFFFFFFFCF9B0DC5F278FFFFFFFFFFFFFF1192141E1E5BFFFFFFFFFFFFF4D987C40BCB3FFFFFFFFFFFFFD19FAFE3F35FFFFFFFFFFFFFFFF0D407ECE0FFFFFFFFFFFFFFF6BE1B181A3FFFFFFFFFFFFFFFEBE3D447C3FFFFFFFFFFFFFFFEF20FFFE87FFFFFFFFFFFFFFFFBE17FF07FFFFFFFFFFFFFFFFFEE02D247FFFFFFFFFFFFFFFFFFCF005FFFFFFFFFFFFFFFFFFFFFD3397FFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF35AABDF57DBFFFFFFFFFFFFFF8B1C010AB00FFFFFFFFFFFFFFA1841049324FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFE7FFF";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 9;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225 .mem_init3 = "FFF3FFFFFD800000000000005FFEBFFFFFEC0000000000000BFFEFFFFFFFE00000000000001FFCFFFFFFFD000000000000147FFFFFFFFFD0000000000002EFF9FFFFFFFF600000000000DF3FFFFFFFFFFC00000000001FF7FBFFFFFFFFEC00000000077F9E7FFFFFFFFFF0000000014FFFC7FFFFFFFFFFA00000005FFFCFFFFFFFFFFFFC40000022FFFF9FFFFFFFFFFFC760002F3FFFCFFFFFFFFFFFFFBEBFDC1FFFFF7FFFFFFFFFFFFFC892FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1024FFFFFFFFFFFFFFFFFFFEE3FF1BFFFFFFFFFFFFFFFFFFAE0001D1FFFFFFFFFFFFFFFFD6000000B7FFFFFFFFFFFFFFEB000000033FFFFFFFFFFFFFFA8000000004FFFFFFFFFFFFFE60000000001BFFFFFFFFFFFFD800000000007FFFFFFFFFFFFB0000000000027FFFFFFFFFFF0000000000000DFFFFFFFFFFC80000000000006F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225 .mem_init1 = "FFFFFFFFF9000000000000037FFFFFFFFFA00000000000001BFFFFFFFFF400000000000000BFFFFFFFFE0000000000000007FFFFFFFFD0000000000000003FFFFFFFFD0000000000000003FFFFFFFFC0000000000000001FFFFFFFFC0000000000000001FFFFFFFFC0000000000000000FFFFFFFF800000000000000006FFFFFF90000000000000000027FFFFEC000000000000000000FFFFFE80000000000000000001FFFFC000000000000000000007FFFC00000000000000000000BFFF0000000000000000000007FFFC000000000000000000006001480000000000000000004FFFFE4000000000000000000DBFC1F900000000000000000379F87BD8000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225 .mem_init0 = "00000000000004F3FE37E40000000000000000DF3F879F00000000000000000BE7EBF8F80000000000000001FC7E1FCF900000000000000037EFDFFFDC0000000000000002EFFAFFFDE8000000000000001FFFFFFFF7000000000000000FFFF7FFFF7C000000000000013BFFBFFFF9E0000000000000067FFDFFFFBF80000000000002FFF7FFFFFFF60000000000013EFF2FFFFFE7B00000000000279FAFBFFFFEFD400000000008FFF9F8FFFFF7F20000000000BFBFBF9FFFFFFFD40000000007FFFFFAFFFFFFFE1000000029FFFFFEBFFFFFFFFD6000001CFFDF7FFBFFFFFFDFF360001E3FE7FFFFAFFFFFFCFFE3D7AF1FFDFCFFF2FFFFFFF7FFF0003FFF7F";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_bit_number = 9;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201 .mem_init3 = "8FFF2FFFFFFFEFFFFFFFFFDFF9FFF2FFFFFFFCBFFFFFFFF4FF7FFF3FFFFFFFF77FFFFFFBBFF3FFE3FFFFFFFFFEFFFFFDCFFFFFFA1FFFFFFFFFD37FFB1FFFE7FF41FFFFFFFFFF9E011FFFFDFFFC0FFFFFFFFFFFFCBFFFFFCFFE85FFFFFFFFFFFFFFFFFFF9FFF81FFFFFFFFFFFFFFFFFFFDFFB09FFFFFFFFFFFFFFFFFFFDFF607FFFFFFFFFFFFFFFFFFF3FEC17FFFFFFFFFFFFFFFFFFFFFD81FFFFFFFFFFFFFFFFFFFF3FF03FFFFFFFFFFFFFFFFFFFFBDC06FFFFFFFFFFFFFFFFFFFF3700FFFFFFFFFFFFFFFFFFFFF6E00BFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFEE013FFFFFFFFFFFFFFFFFFFFE802BFFFFFFFFFFFFFFFFFFFFF81BFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201 .mem_init2 = "FFFFFFFFFFFF837FFFFFFFFFFFFFFFFFFFFFE8EFFFFFFFFFFFFFFFFFFFFFFEA3FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD974FFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201 .mem_init1 = "FFFFFFFFFFFFFFFFFEC68AFFFFFFFFFFFFFFFFFFF0000029FFFFFFFFFFFFFFFFEE1C0079EBFFFFFFFFFFFFFFF6180000037FFFFFFFFFFFFFFE4C00000B7F7FFFFFFFFFFFFF830000016979FFFFFFFFFFFFE4C000002DA4ABFFFFFFFFFFFF10000005B49297FFFFFFFFFFE4000000B4925F7FFFFFFFFFFC80000016D24955FFFFFFFFFE20000002DA492CE7FFFFFFFFF40000005B4925B99FFFFFFFFA8000000B6924B699FFFFFFFED00000016D24B6DAB7FFFFFFF20000002DA492DB69BFFFFFFC40000005B4925B6969FFFFFFA8000000B6924B6C5A0FFFFFF900000016D24B64E80C3FFFFF90000002DA492B7FF6E9FFFFFA0000005B4926E8BFA16FFFFE00";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201 .mem_init0 = "00000B6927E8C80BB0FFFFF40000016924CCC2FF4207FFFE0000002DA481A1D0170F7FFFE8000005B49FC8E1FE1E75FFFA800000B693DA632FC7331FFFB000001692209930FC4CC4FFFD000002DA43665B9089A607FF9000005B49E9B5B0E1B5B47FF400000B69036F72803295D3FF60000169260DDB89C75A89FFF600002DA53B3B8644E5565DFFA00005B4BF46BA737C2ED69FE20000B6962A797087447239FF80001692E8ABF6D77562CA2FE00002DA517A763586500B14FE80005B48AEB5ADF3A51965DFEC000B69300B20EE71CCECDBFF40016D23947724E00DC19D17E4002DA487938C470DEEC397FF4005B48C91E5CCBC8C15F017FC00B691780C20C2";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_bit_number = 9;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF85BFFFFFFFFFFFFFFFFFFFFF95FBCFFFFFFFFFFFFFFFFFFFAEC019CFFFFFFFFFFFFFFFFFEC8000097FFFFFFFFFFFFFFFFC40000011FFFFFFFFFFFFFFFE0000000027FFFFFFFFFFFFFF94000000013FFFFFFFFFFFFFFF0000000005FFFFFFFFFFFFFE400000000003FFFFFFFFFFFFB00000000000BFFFFFFFFFFFFA000000000004FFFFFFFFFFFEC000000000002FFFFFFFFFFFC80000000000017FFFFFFFFFFF0000000000000BFFFFFFFFFF800000000000005FFFFFFFFFE000000000000007FAFFFFFFFE000000000000002F57FFFFFFE0000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249 .mem_init2 = "00000000001703FFFFFF8000000000000001605FFFFFE4000000000000000B85FFFFFE8000000000000000200FFFFFE0000000000000000800FFFFFA0000000000000000600FFFFF000000000000000004017FFFE40000000000000000600BFFFE00000000000000000300BFFFE00000162965000000200FFFF9000017968629000003001FFFA000331B000A7400002005FFF4001529FFFFF4380002003FFF4003A3FFFFFFE360002007FFF0006BFC4E034FD98003805FFF802DFD5F0374DFE8003807FFF0077C38B3FEBFBDD003805FFE004F0CA000003CF5802803FFE003D8C000000083FC02003FFC0014E0000000057EA02003FF40000000000000007582";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249 .mem_init1 = "003FE8000000000000007BC4300FFE80000000000000010F83017FC000000000000000097E203FFE800000000000000023F207FFE8000000000000000158305FFE000000000000000008C277FFE80000000000000000614CFFFE000000000000000001A47FFFE800000000000000001859FFFE8000000000000000000BBFFFF40000000000000000017DFFFF0000000000000000001FF7FFF0000000000000000001FFBFFF800000000000000000FFFC7FFE000000000000000013FFEFFFC000000000000000033FFF7FF800000000000000003FFFF3FFC00000000000000007FFFFFFFF00000000000000002FFFF8FFF0000000000000000DFFFFCFFC800000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249 .mem_init0 = "00000000005FFFFCFFE8000000000000000FFFFFC7FF8000000000000001FFFFFE7FEC0000000000000017FFFFF7FFC0000000000000003FFFFEFFF40000000000000003FFFFE7FFE000000000000000BFFFFE7FFC0000000000000013FFFFEFFF9000000000000001FFFFFEFFFF000000000000001FFFFFEFFFD8000000000000005FFFFE7FFF000000000000000DFFFFE7FFFC000000000000009FFFFFFFFF8000000000000001FFFFEFFFFC000000000000005FFFFCFFFFD000000000000007FFFFDFFFFC8000000000000017FFFCFFFFE800000000000002FFFF8FFFFFC00000000000003FFFF9FFFFFA00000000000001FFFFDFFFFFD00000000000001F";
// synopsys translate_on

// Location: M10K_X69_Y35_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273 .port_a_first_bit_number = 9;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273 .mem_init3 = "FFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFF6BFF7FFFFFFFFFFFFFFFFFFFF25FF7FFFFFFFFFFFFFFFFFFFF3FFF5FFFFFFFFFFCFFFFFFFFFAEFFBFFFFFFFE506C9FFFFFFFD47FB7FFFFFF06B8D8A7FFFFFFCFFFFFFFFFFDFD63DF07FFFF923FB3FFFFF2FFD2BE781FFFFDE7F8BFFFF87FFFB13FF6FFFFBEFFCFFFFF77FFF2BA7FEEFFFD83FAFF7FECDFFEE1CFFFE7FFD87FA3CF9F77FE3EBBBFFB9FFFA3F23F71ECEF8BFEEF78FCFFFA7F25FB9B9FDCF7FBFF8F63FBA5F6ABB37F7AF5FFFF835F7F381FE0875BFE2ADFFFFAA5FDF383EE19337FE44FFFFEC4FFEF3A1F71571FF7A7BFFF3EF7FEF7E3CDBEBFFFDE7C7FD9CFC7F2F23CCB73FFDE6DD1FEEE";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273 .mem_init2 = "DC5F8F45FC33317FB3EF5F7BBE35F7F47BF26FB0F8FF8F2FEFE8E9BE43B92E75EEFFF8B8EFFF8FB9F05FE11F3E9FFFEDE9FFFF7E9C87F249FD56FFFF350FFFF55AD03F063F3D8FFFF75BFFFEF5FF0FE048F137FFF5F677FF1F77E0778B3FB4DCFD1ECDEFC5DD840210F7F1F7FDF63FBD9D7BF980061BD39FEF2B9BFF72FAFFE000017F8FFFDDFCFFFEDEAFFE030027FE3006830000402800000C06FFF90077D800077C80070E702000EFEBEE3FFE3EE9FF907880000FFDB5D93F9BA3F3FF02740003FFA436F6F2DF3F4F48170003BBA597C583197F582F4138007F1DFCFFA6E6CFFE4B1E0BF807F37D3FFC37DBFFC358F09F801FD73FFFE972FFFEF5DD03F063";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273 .mem_init1 = "F3EF7FFF1EF7FFE1EBC85F249756D1FFE30DBFFE36FF05FE11FB633FE1E421FE2C75E43B92E7565BF9FF6DB7B784FF453F26FBF3704D3F3FA4C9F3F45FE313BFD7F93FFCBAB1FFFF23ECA73DFFBB6DFFFEF69FFF7E3CEAEB3FFD44BFFFEC53FDF3A1F715737F32ABFFF72BDFAFB83EE1939BE5A7E7FEDBF979F381FE0C733E329C1FC200C27FBA5F6ABB384C9FB0F6DBE30FFFA7F25DB987B7F995FE7E5FFFFA3F23F73DD1FF862E1FF0FFFD87FA3CF3F8FFFC0BFFFFBFFFD83FAFF7FF8FFFF112FFA3FFFBEFFCFFFFFF5FFC2D9FE1FFFFDE7F8BFFFFFC3F6F4C0AFFFFF923FB3FFFFFFB5DA191FFFFFFFCFFFFFFFFFFE1ED48FFFFFFFD47FB7FFFFFFFFE7FFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273 .mem_init0 = "FFFFFFAEFFBFFFFFFFFFFFFFFFFFFFF3FFF5FFFFFFFFFFFFFFFFFFFF25FFFFFFFFFFFFFFFFFFFFFFF6BFF7FFFFFFFFFFFFFFFFFFFE5FFFFFFFFFFFFFFFFFFFFFFFFBFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF24C92082185FFFFFFFFFFFFFF00D508038D1FFFFFFFFFFFFFFDBEAFBD55ACFFFF";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N0
cyclonev_lcell_comb \VGA_G~5 (
// Equation(s):
// \VGA_G~5_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273~portadataout  & ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a 
// [1]) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225~portadataout ) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249~portadataout ))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273~portadataout  & ( (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225~portadataout  & !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249~portadataout ))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a225~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a201~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a249~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a273~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~5 .extended_lut = "off";
defparam \VGA_G~5 .lut_mask = 64'h303F5050303F5F5F;
defparam \VGA_G~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N42
cyclonev_lcell_comb \VGA_G~57 (
// Equation(s):
// \VGA_G~57_combout  = ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (((\VGA_G~5_combout ))) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297~portadataout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345~portadataout ))))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321~portadataout  & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]))))) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a321~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a345~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a297~portadataout ),
	.datag(!\VGA_G~5_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~57 .extended_lut = "on";
defparam \VGA_G~57 .lut_mask = 64'h0F0F110A0F0FBB0A;
defparam \VGA_G~57 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 9;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129 .mem_init3 = "FFFFFFFFFFFFFFBA8E478C27B9FFFFFFFFFFFFFF90121E3F36BFFFFFFFFFFFFFFDC14CD9C15CFBFFFFFFFFFFC72FEBCCFAB2FCB7FFFFFFFFFE27FF4D4BF8B35E6F1FFFFFFFFFEF20F7CDA998D5D1FFFFFFFF69F1163D7D3F3FFEFFFFFFFFFCCCFAA0B856A15A97FFFFFFFE317ACB00C8E0BC7F8FFFFFFFE8D54B84D63BC0F270FFFFFFFEB0350B460A7B4CBDEFFFFFFF761684AABA96533054EFFFFFFF5B6F6F7A5EC3B2CD37FFFFFFF18B715CE584C57C9CFFFFFFFF8E61A076A3C75699F7FFFFFFFC5DF8C69057F19FEAFFFFFFFFF67C243D55EE2A09ABFFFFFFF3711ADCA65F6A3C0FFEFFFFFE0404D2C0E334105FCFFFFFFFEA2B6715EE00C1207CFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129 .mem_init2 = "FEBD4CB551633D1DD01FFFFFFFEAA4408941C082DFCFFFFFFFFE05CACA021CA207FC3FEFFFFFEBF24B0683FC83BFFFFCFFFFFF8E2013057D32EA1FFFFFFFFFEE90A0D8A28315FFFFFFFFFFFE5D45486C94594FDFFFFFFFFF0B08E0CE8E333673FFFFFFFFF0278CD52CAA302DBFFFFFFFFF0779FECF4CA120FFFFFFFFFFF1ED77B952EA181EFFFFFFFFFF1F4C0E5EE4B1A25FFFFFFFFFF1D5E4F3D4C64AFDFFFFFFFFFF05A9AF3AB134DABC7FFFFFFFF05D707B7305240513FFFFFFFFE2C442836260C1A8FFFFFFFFFE30DF4F69C887790FFFFFFFFFFF53FBA73A89C1A6BFFFFFFFFF3253B39ADE613E5EFFFFFFFFE32280C0812B7035FFFFFFFFFF759D260347";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129 .mem_init1 = "D1EB56FFFFFFFFF5A9C7E0D736FE9B2FFFFFFFFFE53540A5B07CB147E3FFFFFFFE38A4AB4AB9E079DE5C7FFFFFF86B857C177F29CCF3EFFFFFFFEF9DF5481F0356A43FFFFFFFFF085BB033686B0D5FFFFFFFFFFB725B1F5A186F63FFFFFFFFFFCB18ED4B0F1D2E96FFFFFFFFFFE1C0D533D6BD0FC7FFFFFFFFFF19FB2F1E3DD3AD9FFFFFFBFFDE1F035E70C852F7F7EFFF3FFD46B5E8F52E8B9675F7FFF1FFDDD169925869C5317BBFFF1FFC67EEA9865F5E315FFFFFFFFFEDE55DDB2E38F0B1EFFFFFFFFE2C1D34D01AB8D7003BFFFFFFC4FD8E04BB3B96BFD6EFFFFFFCBE416941A1EAB813BFFFFFFFCA143747E08B4FB43FFFFFFFFD712FC518F0DC769FFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129 .mem_init0 = "FFFFFFC8CC9AC02350CCADFFFFFFFFFCCE7D469E1BA20CBFFFFFFFFFC8AC535BFB447937FFFFFFFFFCF6A0EAEFEE3AC1FFFFFFFFFFC76B7EB38062063CFFFFFFFFFC217744384D75AEBEFFFFFFFF8B271E8A3D88AB37CFFFFFFFFCA57E05134EAEA1FFFFFFFFFFE599EE011E6598FFFFFFFFFFFE934300E414BE97FFFFFFFFFFE5DA24F8EF8185FFFFFFFFFFFEE3D08E9F23457DFFFFFFFFFFF76C37F77B60CF33FFFFFFFFFFD798D94D8A35F73FFFFFFFFFF7B1D948318328FFFFFFFFFFFF5DCEC912668BFFFFFFFFFFFFFA1A0E40EEE93FFFFFFFFFFFFFF60720F3286FFFFFFFFFFFFFF14D67F360F2FFFFFFFFFFFFFFFF157C6A896DFFFFFFFFFFFFF6943C";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 9;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177 .mem_init3 = "1BAF06057EC016D270195840FAEE10E20FF402DA49A3D1860878CABC25FE805B49E6C5C03AFEF7FB8247E00B6935ABBE8F1FFFA6B810FFA16D240853BB21FFF845C13FFA2D24994C20B49FFF9CCE1CFF65B49122AC4973FFF92039EFFEB69262F167E97FFFF9A7D6FFF6D24CDBB8A3EFFFFE363C4FF4D249D41519ABFFFEE95021FFBB492BBD0FDCFFFFEF08F3FFF96924E83454BFFFFDA047AFFFDD248F71A4EFFFFF8D60041FFD249650B0E3FFFFFBCA8F7BFFB49252FD70BFFFFEDE007CBFFD1249A11797FFFFBE2C38ABFFCA492306297FFFF14023E97FFEC96EDFE337FFFF571C0157FFFD25F408EB7FFFF59DABD5FFFEE4B040436BFFFDC2A9129FFFE2";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177 .mem_init2 = "96ABCEF17FFFBE3068CFFFFFD2D8BF4DD3FFF02368965FFFF6DB09F9059FFE589540BFFFFF9B6A87D01BFFEF2A60E83FFFFB6DE83CED7FFEB72C9557FFFFFDA083637BFF97598AEDFFFFFEF7F8301F3FFF074E8C7FFFFFDCD787F12FFF20609961FFFFFFFB9870AA7FF7A4F2EEFFFFFFFA5D8E0C1BFC5A3ED513FFFFFF99E9CE8F1FBE80A62C7FFFFFFD22B99356FAE91FB59FFFFFFFD42B33E350089EA6B9FFFFFFFD14A64CE78F89F9563FFFFFFFCDA8DB2471DC4BA67FFFFFFFFF285B4A24649A8CF3FFFFFFFFF0B56B58BC7C0ECCFFFFFFFFFF1D6D552DA2644377FFFFFFFFFD9A6AA06F22F540FFFFFFFFFFCBB556CFF79F5F5FFFFFFFFFFEF5AAD97D09";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177 .mem_init1 = "525BFFFFFFFFFFF9C94B3FCA54F57FFFFFFFFFFFCE6D23DE65303FFFFFFFFFFFFDB324F2F24C5FFFFFFFFFFFFFC7989DF6232CFFFFFFFFFFFFFF44E180E1C85FFFFFFFFFFFFFF9B3A021EB97FFFFFFFFFFFFFFF147E7D501FFFFFFFFFFFFFFFE7AC2CCEFFFFFFFFFFFFFFFFFFA0B0001DFFFFFFFFFFFFFFFFFE60B423FFFFFFFFFFFFFFFFFFF800B6FFFFFFFFFFFFFFFFFFFFF363FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFF43FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177 .mem_init0 = "FFFFFFFFFFFFFF7BF83FFFFFFFFFFFFFFFFFFFD4BF03FFFFFFFFFFFFFFFFFFF90270BFFFFFFFFFFFFFFFFFFF0007A7FFFFFFFFFFFFFFFFFFF8AC3AFFFFFFFFFFFFFFFFFFFE90A2CFFFFFFFFFFFFFFFFFFFE9F908FFFFFFFFFFFFFFFFFFFF3FFACBFFFFFFFFFFFFFFFFFFE3FF18BFFFFFFFFFFFFFFFFFFC2FF807FFFFFFFFFFFFFFFFFFD3FE837FFFFFFFFFFFFFFF34DE8FE81FFFFFFFFFFFFFFFEBA561FF01FFFFFFFFFFFFFFFB803208209FFFFFFFFFFFFFFF4000FC6A1FFFFFFFFFFFFFFFE07CC1A003FFFFFFFFFFFFDFFE1CB209003FFFFFFFFFFF9F9FA300E916C1FFFFFFFFFFF9FDF671834FC65FFFFFFFFFFF401F8E281A5FA7FFFFFFFFFFB00048C200";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 9;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = "E1F8F17FFFFFFFF83E611870851E0F60FFFFFFFE8E5281041F50D8607BFFFFFFE9867410607F1F0000CFFFFFFB38C1A1042FC38019827FFFFFA718053062FC041E7913FFFFFE618051842FC28536303FFFFFCE18179061FF109A0422FFFFFCC187790603100B800B07FFFF4C303D18304900B800397FFFF88207E88300A0075801C7FFFF88203F0C30140039C00C5FFFF08207F8610340004F00A5FFFF88309D0348A803C1940B0FFFF08180C81F1A01E5883022FFFF2E1020807DC03546228387FFF841805000000621D222007FFFA2040800000086040EBA8FFFFD10C1203E00184028794C7FFFE8A4741FD8030C01C5E1CBFFFE8609839E2030C1209FCE3F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = "FFD81EE0738D070C3121F701FFFD000008606860C4FE6CC67FFDC000018702460C5FE5A540FFF0F98030601460C7F63F804FFA3B52020C10A40C5F200077FF0611D03082226080FE01FEFFE4C20483083FA2081601D5BFFE1860046087FC20C0B478FFFFF9040146087FC184030FFFFFFF3040267081FA1860097FFFFFC30C1EA20C0760C20907FFFFFF3082F430C0D6078EA3FFFFFFC2082FE30C0800186C2FFFFFFD20C0FA18400C007F0DFFFFFFC2080FC08603800003BFFFFFFF30C27A0C30B000000FFFFFFFD20E112061EA00FC03FFFFFFFFB860FA61E8C03FD03FFFFFFFE906014B07F00C1E41FFFFFFFE087020600001C6121FFFFFFFF44206000004";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = "30E0D3FFFFFFFFE217C007C0E20C0407FFFFFFFA192403C9044181F9FFFFFFFFF07F806BB40610221FFFFFFFFE00000C6120C107E4FFFFFFFC8000418C0D0818BE4BFFFFFFF0FC0A20C048C10BFC3FFFFFF03E50A71C1F8810FFC7FFFFFE0C1D444102248189ECFFFFFFD9C61204185E4E183B4BFFFFFE3080D0C18BE46181317FFFFFE20C048C10BEC6180A9FFFFFF84181F8C10FEC20C0437FFFFFA6180E4C18BE4188090FFFFFF8C104E44101EC086120FFFFFF8818BEC410014072843FFFFFFCC10FEC61C1E843930BFFFFFFCC10BFC30C028307C37FFFFFF8818BFC10C072E400AFFFFFFF0C182F40861A0E9021FFFFFFFA618130873D41FF31FFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = "86180A903A981FFA3FFFFFFFF820C04010FE1BFFFFFFFFFFFFE188091C4006FFFFFFFFFFFFFE986126FF023FFFFFFFFFFFFFE0FA843FBC23FFFFFFFFFFFFFF03B10FFF9DFFFFFFFFFFFFFFFF07C2FFFFFFFFFFFFFFFFFFFFE0002FFFFFFFFFFFFFFFFFFFFE1029FFFFFFFFFFFFFFFFFFFFFA327FFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF15FFFFFFFFFFFFFFFFFFFFFFA393FFFFFFFFFFFFFFFFFFFFFBFEDFFFFFFFFFFFFFFFFFFFC02AC700FC3FFFFFFFFFFFF99259458DBEECFFFFFFFFFFFF7CC364AAE7BEEFFFFFFFFFFFFFF31DC999E3EFFFFFFFFFFFFFF7576BA9621FFFFFFFFFFFFFF3F7E8BD42D7";
// synopsys translate_on

// Location: M10K_X69_Y36_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = "E58BA56FFFFFFFFFFFFFBEACC857C1B3FFFFFFFFFFFFFFDF40E5918FFFFFFFFFFFFFFFFBF93D8D81FFFFFFFFFFFFFFFFFFAFF0AFBFFFFFFFFFFFFFFFFFDFF64FF7FFFFFFFFFFFFFFFFFFFFD8FF3FFFFFFFFFFFFFFFFFCFB3FDBFFFFFFFFFFFFFFFFFFFF7FFF7EFFFFFFFFFFFFFFFFEFF5FFDFA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF835FFFFFFFFFFFFFFFFFFFFFF1173FFFFFFFFFFFFFFFFFFFF67FD2FFFFFFFFFFFFFFFFFFFE3FFF8FFFFFFFFFFFEFFFFFFFCFFFFE7FFFFFFFFFFCBFFFFFF3FFFFFEFFFFFFFFFFF9FFFFFE7FFFFFD7FFFFFFFFF39FFFFFEFFFFFFEBFFFFFFFFE7FFFFFF9FFFFFFFFFFFFFFFFFFBFFFFF1FFFFFFFFFFFFFFFFFF9FFFFF3FFFFFFF9FFFFFFFFBF9FFFFEFFFFFFDFEFFFFFFFFFF9FFFFF7FFFFF3FD7FFFFFFF3FBFFFFCFFFFFD3D7FB05FFFFFF9FFFFCFFFFFD75973F93FFF7FDFFFFEFFFFFD562F807A0FFBF3FFFFBFFFFFDEA8A8235BBF7E7FFFFBFFFFFCB0BDFFF4F1FBDFFFFF9FFFFFD";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = "E47BFFFF967DAFFFFFFFFFFFD50C7FFFFEFBF3FFFFFBFFFFFD79F3FFFFFEE97FFFFFBFFFFFC1FF3FFFFFF2EFFFFFFFFFFFFE8FFFFFFFFFF0FFFFFFBFFFFFFC7F3FFFFFEEEFFFFFF9FFFFFF2BFFFFFFFFC67FFFFFCFFFFFFE7FFFFFFCDDFFFFFFFCFFFFFFFFE7FFFFFCFCBFFFFFDFFFFFFFFEFFFF9D3FE5FFFFFE7FFFFFFFEFFFEB3FFA27FFFFF7FFFFFFFFFFFEFFFFE17FFFFF3FFFFFFFBFFF9FFFF00DFFFFF1FFFFFFF9FFEFBFFF003FFFFFFFFFFFFF1FFE7FFFF802FFFFFDFFFFFFE3FFFFFFFF801FFFFFCFFFFFFF7FF7BFFFF802FFFFFF3FFFFFF8FEFFFFFFE03FFFFFFAFFFFFD53EFFFFFFE03FFFFFFE3FFFF76FE9FFFFFF02FFFFFFE27FFCDF8F3FFFFFC";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = "02FFFFFFFA7FF3BFC07FFFFFE80FFFFFFFF205F7FE8FFFFFFFC0FFFFFFFFFFFFFF01FFFFFFF62FFFFFFFD7FF7FFA6FFFFFFF90FFFFFFF9CE7FFEAAFFFFFFFC3FFFFFFFFFFFFFECDFFFFFFFF9FFFFFFFDFFFFFC2B3FFFFFFFDFFFFFFFBFFFFFA07BFFFFFFFFFFFFFFFBFFFF3ACFBFFFFFFFFFFFFFFE7FFFEA8BF9FFFFFFFFFFFFFFE7FFFEAD3FDFFFFFFFFFFFFFFF7FFFFBFFFBFFFFFFFFFFFFFFF7FFFF07FFAFFFFFFFFFFFFFFFFFFFF5BFFDFFFFFFFFFFFFFFEFFFFF2C3FEFFFFFFFFFFFFFFCFFFFFB2BFFFFFFFFFFFFFFFFCFFFFFE81FDFFFFFFFFFFFFFFEFFFFFE7DF8FFFFFFFFFFFFFFE7FFFFFB7F9FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N6
cyclonev_lcell_comb \VGA_G~6 (
// Equation(s):
// \VGA_G~6_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177~portadataout )))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153~portadataout  
// & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177~portadataout )))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177~portadataout )))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177~portadataout ))))) ) ) 
// )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a129~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~6 .extended_lut = "off";
defparam \VGA_G~6 .lut_mask = 64'h021346578A9BCEDF;
defparam \VGA_G~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "E00000E000000000307FFFFFFC0E0020000000000083FFFFFF81000400000000000C1FFFFFF0700000000000000041FFFFFF0200200000000000061FFFFFC1001800000000000060FFFFF800020000000000000107FFFF0600C000000000000010FFFFF020180000000000000087FFFE040100000000000000007FFFE100400000000000000041FFFE0008000000000000000E1FFFC101000000000000000061FFF8000000000000000000021FFFC004000000000000000071FFF80000000000000000A0021FFF8C100000000000000B0010FFF0000000000000000600020FFF0C00000000000000C18008FFF8C400000000000000000187FF0C000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "030200087FF8C000000000000000800087F184000000000000060C00047F10C800000000000001800007E008800000000000040000147810D8000000000000E08001860785C0000000000002000018607824000000000000000000001F860000000000000020005001F810000000000001C4001200FFC10000000000001C4EDEC01FFE10000000000001C0530007FFE0000000000000180000007FFC20000000000001C0000003FF800000000000001C5002001FF86000000000000004003C00FF82000000000000000007CC0FF84000000000018020008FA07F020000000000280E0B0BFC03F020000000000700407187FC1F0400000000009B001A11FFA1F8";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "0000000000039060A00BFC0F8000000000003F000820BFE07000000000000780300202FE07800000000000DC0004101FF070C0000000000DD00C20017F430A00000000003C0062101FFC38A00000000007D8008201BF838000000000001E000E3003F61C200000000001F0000080DF838400000000000F00071001FA1C380000000001FC0020C04F81E0000000000007A0000800FA1E000000000001BE00184037C3E0C00000000003F0008300F47F0C00000000001F4000001B07F0000000000002FC000040B47F80000000000017EF02030FC7FC100000000000F188300C743FF01000000000036F41805647FF81800000000019F40202187FF80000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "003FA0400D87FFC0C00000000003FA186008FFFF0400000000000F8307800FFFF81200000000037420FE00FFFFC060000000001E8A0FE81FFFFF012000000000F181FFD1FFFFF00C0000000000103FFFFFFFFFE062000000000007FFFFFFFFFE00400000000080FFFFFFFFFFFE0050000001503FFFFFFFFFFFF007A00000CA03FFFFFFFFFFFFC02760004181FFFFFFFFFFFFFE003AC034403FFFFFFFFFFFFFFA0015FD000FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFC8000001FFFFFFFFFFFFFFFFFFA00000FFFFFFFFFFFFFFFFFFFFD4643FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "E02D63EFFFFFFFFFFFFFFFFFDAE5DEACFFFFFFFFFFFFFFFFFD68C9ECCFFFFFFFFFFFFFFFFF6FBD7C77FFFFFFFFFFFFFFFFF72668D1DFFFFFFFFFFFFFFFFE3CCC8D3DFFFFFFFFFFFFFFFFE4D744DA7FFFFFFFFFFFFFFFFF2F4A52BFFFFFFFFFFFFFFFFFF76C9D3C7FFFFFFFFFFFFFFFFFAAD1C1BFFFFFFFFFFFFFFFFFFC864482BFFFFFFFFFFFFFFFFF030FCBA7FFFFFFFFFFFFFFFFF122B8B0BFFFFFFFFFFFFFFFFF193B0107FFFFFFFFFFFFFFFFFEE90680DADFFFFFFFFFFFFFFF33894A7FBFFFFFFFFFFFFFFFF1A700F31BFFFFFFFFFFFFFFFFB3B25F3FBFFFFFFFFFFFFFFFF67A469AF9FFFFFFFFFFFFFFFF0D77ABDBFFFFFFFFFFFFFFFFFB180DE566FFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "FFFFFFFFFFFFAAE2A68477FFFFFFFFFFFFFFF3B958F4EBFFFFFFFFFFFFFFFF0D6E10BD3BFFFFFFFFFFFFFFF2983FEC78DFFFFFFFFFFFFFFF2E27AABF7FFFFFFFFFFFFFFFF1FF035D3BAFFFFFFFFFFFFFFFD059D6D05BFFFFFFFFFFFFFFFE6F58CFE27FFFFFFFFFFFFFFFEEF91BD53FFFFFFFFFFFFFFFFFBC875BCDF1FFFFFFFFFFFFFFFF9709FB3E7FFFFFFFFFFFFFFFFEE5E758BFFFFFFFFFFFFFFFFFEB42B6AAFFFFFFFFFFFFFFFFFD8E65A01FFFFFFFFFFFFFFFFFFEE5C9B7F3FFFFFFFFFFFFFFFF6FD64F9F1FFFFFFFFFFFFFFFEB5134F7F3FFFFFFFFFFFFFFFFF2EC096F3FFFFFFFFFFFFFFFFFF079CCF3FFFFFFFFFFFFFFFFFE94896FFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "FDFFBF55FEFFFFFFFFFFFFFFFFDFF1BF8D5EFFFFFFFFFFFFFFFFFFACEF97CFFFFFFFFFFFFFFFFFF7E1F9F8FFFFFFFFFFFFFFFFFF7E26DFAEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "FFFFFFFFFFFFFFFEAFFFFFFFFFFFFFFFFFFFFFFD2477FFFFFFFFFFFFFFFFFFFC7FF903FFFFFFFFFFFFFFFFFF24CEB74BFFFFFFFFFFFFFFFFBB7752BE7FFFFFFFFFFFFFFFFBD231489D9FFFFFFFFFFFFFFC6D80004B33FFFFFFFFFFFFFFEAC00000027FFFFFFFFFFFFFEEB8000000DCB7FFFFFFFFFFFD4200000000C2BFFFFFFFFFFF9F8000000005E87FFFFFFFFFF1000000000015B6FFFFFFFFFF72000000000059B3FFFFFFFFEC800000000001CBD7FFFFFFFCA0000000000001A59FFFFFFFFD000000000000085B7FFFFFFDC000081000000028EFFFFFFFB4000369D00000004CEFFFFFF580005BD1400000011BFFFFFF500005FF25800000019EFFFFCE00";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "0AEA4B7C000000046BFFFFA0017CBD7DE00000003F3FFFE0002B996094000000006EFFF9600041FE1CE000000001DFFFC400583FFEF700000000327FFB40071DFFF8F80000000077FFB8009DA6AFF24000000005FFFF400F3C9ADFBA800000002CFF5800E7FFF2FEB6000000014FF70001FFFFFDE3C000000007FFB00147FFFF8E2B00000000FFFC803DFFFFFD75C0000000027F18024FFFFFE34600000000646E0032FFFFFFBD30000000097EE0032FFFFFF9930000000097E18024FFFFFFDC600000000646C803DFFFFFFF5C0000000027FB00147FFFFFFAB00000000FFF70001FFFFFFF3C000000007FF5800E7FFFFFEB6000000014FFF400F3FFFFFDA800";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "000002CFFB8009DFFFFFA4000000005FFFB40071FFFFE780000000077FFC400587FFF9700000000327FF9600043FFF4E000000001DFFFE0002B87E894000000006EFFFFA0017C997DE00000003F3FFFCE000AEA4B7C000000046BFFFF500005FF25800000019EFFFFF580005BD1400000011BFFFFFFB4000369D00000004CEFFFFFFDC000081000000022EFFFFFFFFD0000000000000BDB7FFFFFFCA0000000000005C59FFFFFFFEC800000000001CBD7FFFFFFFF72000000000059B3FFFFFFFFF1000000000015B6FFFFFFFFFF9F8000000005E87FFFFFFFFFFD420000000042BFFFFFFFFFFFEEB8000000C4B7FFFFFFFFFFFFEAC00000027FFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "C6D80004B33FFFFFFFFFFFFFFFBD231489D9FFFFFFFFFFFFFFFBB7752BE7FFFFFFFFFFFFFFFFF24CEB74BFFFFFFFFFFFFFFFFFC7FF903FFFFFFFFFFFFFFFFFFFD2477FFFFFFFFFFFFFFFFFFFFFEAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE26D3FFFFFFFFFFFFFFFFFFFA00000FFFFFFFFFFFFFFFFFFC80000007FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFA003206400FFFFFFFFFFFFFFE001A70E7003FFFFFFFFFFFFFC01F80001181FFFFFFFFFFFFF00A8000002403FFFFFFFFFFFE0140000000003FFFFFFFFFFF00100000000000FFFFFFFFFFC040000147FD0207FFFFFFFFF004000290001B007FFFFFFFFF0100014000001B01FFFFFFFFC0600060000000161FFFFFFFF804000C0000000080FFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 9;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = "FFFFFFDFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF9FFFFFFFEFFFFFFFFFFFFFFFF8FFFFFFFF7FFFFFFFFFFFFFFFEFFFFFFFEFFFFFFFFFFFFFFFFE7FFFFFF8FFFFFFFFFFFFFFFFFBFFFFFF3FFFFFFFFFFFFFFFFF5FFFFFEBFFFFFFFFFFFFFFFFF9FFFFFF7FFFFFFFFFFFFFFFFFCBFFFF3FFFFFFFFFFFFFFFFFFFEFFFD7FFFFFFFFFFFFFFFFFFFE8FC77FFFFFFFFFFFFFFFFFFFF5CEBFFFFFFFFFFFFFFFFFFFFFEC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF197FFFFFFFFFFFFFFFFF73FFF0F7FFFFFFFFFFFFFFFFFCFFFCE63FFFFFFFFFFFFFFFFFD6FFFE99FFFFFFFFFFFFFFF76227FFDB3FFFFFFFFFFFFFFEE1BF49513FFFFFFFFFFFFFFF7ABF8181F8BFFFFFFFFFFFFFF79E842152EEFFFFFFFFFFFFFF763EA76DF6BFFFFFFFFFFFFF7B8A1A16435FFFFFFFFFFFFFFC8619D7E6DF0FFFFFFFFF7F3F7A4802633DFFFFFFFFFFFFEBFD8068BD0FFFFFFFFFFFFFFC";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = "1F2ECF3489FFFFFFFFFFFFFFC6938030ED7EFFFFFFFFFFFFFEE3E8038F85DFF1FFFFFFFFFFA71EB64CA3E3F23FFFFFFFFFA7F22A20265EFF3FFFFFFFFFF8A9A05FB1FB3FFFFFFFFFFFFF8A71E07975CDFEFFFFFFFFFFFDFF34872048FFFFFFFFFFFFFFF7CDEF3193BFFFFFFFFFFFFFF33C86132577EFFFFFFFFFFFFF678F9FF5B67FFFFFFFFFFFFFF7F7A67D2BB3FFFFFFFFFFFFFF09F476FD7F7FFFFFFFFFFFFFF040278ED77EFFFFFFFFFFFFFFC62401FCA7EFFFFFFFFFFFFFF607D3B253FFFFFFFFFFFFFFFFE5CCA0E8FFFFFFFFFFFFFFFFF77A4589D7FFFFFFFFFFFFFFFF60E1861C9FFFFFFFFFFFFFFFFEFC764F997FFFFFFFFFFFFFFFF03561ED7FFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = "FFFFFFFFFFF69E6C208BDFFFFFFFFFFFFFFF3812729AFDFFFFFFFFFFFFFFFEF473E2BFFFFFFFFFFFFFFFFF1C53272BFFFFFFFFFFFFFFFFF15D95FA7FFFFFFFFFFFFFFFFF2FB83E65FFFFFFFFFFFFFFFFFF866E2EDFFFFFFFFFFFFFFFFEA0433336FFFFFFFFFFFFFFFFEB0C91D33FFFFFFFFFFFFFFFFEEE59DE7BFFFFFFFFFFFFFFFFFE223F99BFFFFFFFFFFFFFFFFFEBBAFBEBFFFFFFFFFFFFFFFFFB69BA46BFFFFFFFFFFFFFFFFF3F1B815BFFFFFFFFFFFFFFFFF4CA94F6BFFFFFFFFFFFFFFFFF9FA9576BFFFFFFFFFFFFFFFFFAFAB022BFFFFFFFFFFFFFFFFFFEBB12BAFFFFFFFFFFFFFFFFF6DAAC60EFFFFFFFFFFFFFFFFF031AD61AFFFFFFFFFFFFFFFFF5";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N36
cyclonev_lcell_comb \VGA_G~7 (
// Equation(s):
// \VGA_G~7_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33~portadataout  
// & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57~portadataout ))))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57~portadataout ))))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57~portadataout ))))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~7 .extended_lut = "off";
defparam \VGA_G~7 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \VGA_G~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N0
cyclonev_lcell_comb \VGA_G~8 (
// Equation(s):
// \VGA_G~8_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \VGA_G~57_combout  ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \VGA_G~57_combout  ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a 
// [2] & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \VGA_G~6_combout  ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \VGA_G~7_combout  ) ) )

	.dataa(!\VGA_G~57_combout ),
	.datab(!\VGA_G~6_combout ),
	.datac(!\VGA_G~7_combout ),
	.datad(gnd),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~8 .extended_lut = "off";
defparam \VGA_G~8 .lut_mask = 64'h0F0F333355555555;
defparam \VGA_G~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N1
dffeas \VGA_G[1]~reg0 (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_G~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_G[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[1]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 10;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130 .mem_init3 = "BFFFFFFFFFFFFF7714A398F9EFFFFFFFFFFFFFFBFB6A3C55575FFFFFFFFFFFFFFFB84B04595FFFFFFFFFFFFFFDA12096F4E32BE9FFFFFFFFFFB287381A1187BFB7FFFFFFFFFE63A6D5EEC77DBD7FFFFFFFFFE23182D03CC2CFFDFFFFFFFFF7D9C81A61563EFFEFFFFFFFFF91797E169E8633BE7FFFFFFFF5B5432A1C3C9C09FFFFFFFFFF61D147F9583CEEB7FFFFFFFFF07FE94C6DA88C187F7FFFFFFFE435803F0B12B68D5FFFFFFFF61F9F38F50E9B32379FFFFFFF5B4EE46444DCE476BFFFFFFFFCB2F0F1117AE3CBA7FFFFFFFF08F316C26C2F586EBFFFFFFFF29877628C686053EFFFFFFFFF18327903260DF91FFBFFFFFFFBDF16A1819CD97FFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130 .mem_init2 = "FF5CF7A34B8D7CEFEFFFFFFFFFF3526FBCD5FADC6FFFFFFFFFFFA47EB72884A621FFFFFFFFFFFADB7108275A6ADFFFFFFFFFFE0D17C8B177BEB6FFFFFFFFFFF559780EDEEA20F3FFFFFFFFFF22DAB2F7A4CE3F3FFFFFFFFFF0C8A55027EA37FFFFFFFFFFFFC125B0EAAD6D97FFFFFFFFFFFD4CE1B608737FFFFFFFFFFFFFE2D03ACDAA508FFFFFFFFFFFFD6D356DFA049E7FFFFFFFFFFFFD12643FCC3219FFFFFFFFFFF7E1CF9198D2364FFFFFFFFFFFB7085AB3950706EFFFFFFFFFFDF1D41B31F0CE837FFFFFFFFFF6DBDBB366E7EAAFFFFFFFFFFF4343032BADAF31FFFFFFFFFFEB35594C7316184FFFFFFFFFFB6E3296EDCD95B0FFFFFFFFFFDEF4370EE3";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130 .mem_init1 = "8A2E47FFFFFFFFFFA40F27E90E19937FFFFFFFFFF52964FF8133F551FFFFFFFFFFC827CD1B48874D7EFFFFFFFFFF6977ACDD8F8803FFFFFFFFFFFB25EE988D37158DFFFFFFFFFFDC3D43DB9F5A12EFFFFFFFFFFEC8EB2C4FD25EC7FFFFFFFFFFD3179BE72AABC43FFFFFFFFFFFE3E4D85082317FEFFFFFFFFFFC9EA26639575DBA7FFFFFFFFFE686B2D57191519FFFFFFFFFFE452270B09BE309FDFFFFFFFFEDFD896ED46B978D8FFFFFFFFFD9B6CBABF781DF79FFFFFFFFFB0E2D1FCFE6C3D9EFBFFFFFFFD0C7820DF5C16DF9FBFFFFFFF929BFB16A506FA65EFFFFFFFF190F3665F11C9C59FDFFFFFFFCA6D77408A0E21DBFFFFFFFFEC8DC3322C89F29A7FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130 .mem_init0 = "FFFFFFF5655419E9696741FFFFFFFFFFB8AB32CEB33291BFFFFFFFFFF5CFD180574ADE859FFFFFFFFF1F22CF52F734EBF3FFFFFFFFFDD66B65EB24165BDFFFFFFFFFC5D352506971D7FFFFFFFFFFF5202085CF31FEFFFFFFFFFFFFB1D00283DB600FFFFFFFFFFFFB224001F234D9BFFFFFFFFFFF5486FF90260337FFFFFFFFFFFE3618F7FDFCFE7FFFFFFFFFFF428FFEE0235DDDFFFFFFFFFFFB12E8080574D2FFFFFFFFFFFFFC1300317FC67FFFFFFFFFFFFF051490CCC63FFFFFFFFFFFFFF2DE3F638012FFFFFFFFFFFFFD85E830652DDFFFFFFFFFFFFFD4533AECD00BFFFFFFFFFFFFFFF821F76C39FFFFFFFFFFFFFFFE9E8F26C30FFFFFFFFFFFFFFFF9D6";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 10;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178 .mem_init3 = "580D0D48FEBFEE31CB52EBCE995C9056D7FBFDC63ADAA682E3CFDA5568FE3FB8C7D93D785171722D5697F3F718FF3473E5AFFFDFD549FF9EE31CF2C19D7DFFFFA254CFF1DCE3965431CC9FFFCDC54AFF5B8C7203E1CF03FFFF7054CFF9718E24F29DE67FFFE9B543FFCE31C791FAAE4FFFF416955FF1CE387940F463FFFECA2A92FF58C71F2A03DCFFFFF08AA91FF918E3B2081C3FFFFF680281FFF31C6250334FFFFFFF9D535FF9E38EE53C27FFFFF6445523FF9C71C0AB0A3FFFFE2A03D07FFD8E384A0F8FFFFFAF203A47FFE1C72DA1FEFFFFF64109A27FFC38E19580DFFFFFE67254C7FFE31C295C157FFFF71E6146FFFFE38B95010BFFFCD53FE98FFFFA";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178 .mem_init2 = "71E293A93FFFBC51BFA9FFFFEE3D2A65D3FFF7E1FD337FFFFDC7D2AB799FFEA4CF2A47FFFFA8E72AB36DFFE06020A3BFFFFF1C92A9545FFCCFA904CFFFFF9B9D2A60CDFFA5112C12FFFFFD7122AC195FFC16E9420FFFFFD0362A8EBDFFD4112325FFFFFFC762A4029FFFEEEDA6FFFFFFF7DA2B5C4DFF195A6893FFFFFF99B29488FFAEF511D3FFFFFFFD0F2D30D4F5C6891A5FFFFFFFC3325ACAB86C3C1A4DFFFFFFFC75349687A0CBEEC87FFFFFFFDC516DBD29AF587937FFFFFFFE33926DA8B4AE9B30FFFFFFFFFB79B26A89FDFE46DFFFFFFFFF2B89984EC0E0805BFFFFFFFFF92C4CD79B3D9021FFFFFFFFFFC7C6678FF348C67FFFFFFFFFFF86331E8347";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178 .mem_init1 = "3143FFFFFFFFFFF6F18C3FCDCC3EFFFFFFFFFFFFA38E3C01E30A9FFFFFFFFFFFFA5C38FFF1C217FFFFFFFFFFFFEEE0E001E09DFFFFFFFFFFFFFFF701FFE0245FFFFFFFFFFFFFF85C00201AA7FFFFFFFFFFFFFFD878002C13FFFFFFFFFFFFFFFEE0FD3C077FFFFFFFFFFFFFFFFF30016BBFFFFFFFFFFFFFFFFFFF9B8B5FFFFFFFFFFFFFFFFFFFE19F37FFFFFFFFFFFFFFFFFFFF50DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF57FFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFF47FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178 .mem_init0 = "FFFFFFFFFFFFFF93F07FFFFFFFFFFFFFFFFFFFC4BF0BFFFFFFFFFFFFFFFFFFF902F4FFFFFFFFFFFFFFFFFFFF4007E3FFFFFFFFFFFFFFFFFFF0943EBFFFFFFFFFFFFFFFFFFE1063CBFFFFFFFFFFFFFFFFFFE87B3C3FFFFFFFFFFFFFFFFFFD3FDBCBFFFFFFFFFFFFFFFFFFE1FF987FFFFFFFFFFFFFFFFFFC1FE817FFFFFFFFFFFFFFFFFFF2FE027FFFFFFFFFFFFFFF907C9FF00FFFFFFFFFFFFFFFF5B1E87E05FFFFFFFFFFFFFFF8803689A09FFFFFFFFFFFFFFEC000FC0217FFFFFFFFFFFFFFD87FC2E0037FFFFFFFFFFFFFFD1E0615001FFFFFFFFFFF9F6FE3FFB98540FFFFFFFFFFFAFA726EFFCF765FFFFFFFFFFF40114DDFFE1F23FFFFFFFFFF900050FDFF";
// synopsys translate_on

// Location: M10K_X14_Y39_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = "E345DB7FFFFFFFFFFFFFFFFC286F474FFFFFFFFFFFFFFFFD8E0F487FFFFFFFFFFFFFFFFF70E0016FFFFFFFFFFFFFFFFFFFF63157DFFFFFFFFFFFFFFFFFA7F93FEEFFFFFFFFFFFFFFFFFF7EC7F9FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC1FFFFFFFFFFFFFFFFFFFFFC31ABFFFFFFFFFFFFFFFFFFFF8FFEFFFFFFFFFFFFFFFFFFFFDFFFFD7FFFFFFFFFFE7FFFFFFBFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFBFFFFFFFFFFF9FFFFFF7FFFFFE7FFFFFFFFFB9FFFFFEFFFFFFFBFFFFFFFFF79FFFFFBFFFFFFF3FFFFFFFFDFFFFFFF7FFFFFFFDFFFFFFFFDFDFFFFF7FFFFFFFEFFFFFFFFDFFFFFFF7FFFFF9FCFFFFFFFFFFDFFFFFFFFFFEBFEFFFFFFFF7FFFFFFEFFFFFC1E76DEDFFFF7FBFFFFEFFFFFF563D001CFFF7FBFFFFDFFFFFF1937FFFC7FFFF3FFFFBFFFFFDBF027E33DBFFFFFFFFDFFFFFCEC6FFFF7B9FBF7FFFFFFFFFFD";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = "B39FFFFFDEBBFFFFFFBFFFFFF183BFFFFFD8DBFFFFFFFFFFFF5FFFFFFFFC6EFFFFFFBFFFFFD1FFBFFFFFFEFFFFFFFBFFFFFF87F3FFFFFFF0FFFFFF9FFFFFFCBF3FFFFFEAEFFFFFFDFFFFFF6FFBFFFFFDE2FFFFFFDFFFFFFDFF3FFFFCEBDFFFFFFEFFFFFFFFFFFFFEB77EDFFFFFCFFFFFFFFEFFFFCDFFE7FFFFFEFFFFFFFFE7FFE31FFA37FFFFFFFFFFFFFDFFFDC7FFE1BFFFFF7FFFFFFFEFFFDFFFF80FFFFFFBFFFFFFF9FFFAFFFF005FFFFFBFFFFFFFBFFCFFFFF003FFFFFCFFFFFFF7FFBDFFFF002FFFFFC7FFFFFE7FF7FFFFF002FFFFFFBFFFFFE3FEF7FFFF603FFFFFF9FFFFFD5BFFFFFFFA02FFFFFFD7FFFFFF1DDFFFFFB02FFFFFFEFFFFEDFFDFFFFFFD";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = "03FFFFFFFFFFFBBFD0FFFFFFE83FFFFFFFF1F9FFF9AFFFFFFFC2FFFFFFFE7FFDFFD3FFFFFFF61FFFFFFFF7FEFFFA4FFFFFFFD1FFFFFFFFF1FFFE8D7FFFFFFDBFFFFFFF9FFFFFCDEFFFFFFFF9FFFFFFFFFFFFFF1F3FFFFFFFFFFFFFFF3FFFFFD0F7FFFFFFFFFFFFFFEFFFFFDC5FFFFFFFFFFFFFFFFEFFFFFAC9FFFFFFFFFFFFFFFFF7FFFFAE7F9FFFFFFFFFFFFFFEFFFFFAFFFFFFFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFF53FFCFFFFFFFFFFFFFFEFFFFF6E3FCFFFFFFFFFFFFFFEFFFFF923FDFFFFFFFFFFFFFFEFFFFFF82FDFFFFFFFFFFFFFFDFFFFFE3DFDFFFFFFFFFFFFFFFFFFFFFA3FFFFFFFFFFFFFFFFF7FFFFFFFF9FFFFFFFFFFFFFFEFFF";
// synopsys translate_on

// Location: M10K_X49_Y50_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 10;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = "A5FCB97FFFFFFFF83FE11F8F072E8B0F7FFFFFFE8F2F81FBE052C86045FFFFFFC9F9FC17BF7F090000EFFFFFF93F3FE1F9D791E01F837FFFFFE7E7FF3F9CFF2C1A8B1FFFFFFE5EFFF179D7930796F81FFFFFCDEFC79FBFFF108401A3FFFFFCBE7D6979F8100580030FFFFF0FCF3F9FCFB7007800397FFFF4BDF7F0FCFFA0000801CBFFFFCBDFBE0DCFF40037C0001FFFFCBDF7E06EFEC0007F00A7FFFF8FCF7C83B79803C1FC032FFFF4BE7A281D7601E789F013FFFFEDEFDB807FC03ADE3F819FFFFA5EFFD0000005DFF2C6197FFFC3F3FA000000F9FF12398BFFFD1F7F603E0017BFE8D8CC3FFFF899DC1FF803F3FFCDEE8FFFFF069F832C603F7E64FF8E3F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = "FF981FE06DFF06F3CCE4F2E1FFF300000B8FF87F7BFE43CE5FFFC00001FBFFC5F7DFA4FCC3FFE0FF8037BFF45F7FF23F807FFC3C6602F3EF65F7BFE0006FFFC7EFF03F7D567F7EFE01D67FF4DDFD82F3DF62F3F4C7E23FFF1B9FEC7F3BFA2F3F1CD7FFFFC9F9FFC7F39FE1F9FE87FFFFFC3F9F3E6F3FF21BBFD9FFFFFFE2F3E2A2F7C760DCFF07FFFFFE3F7EFE2F3E0E067EE1FFFFFFF2F7EFC3F1F1401B1C6FFFFFFD2F7FF8179FFC007F05FFFFFFD2F7DFA0F9FE800002FFFFFFFC3F3D720FCFD000001FFFFFFFF2F1ED60667E00FC01FFFFFFFDB7BF6661DFC039F0FFFFFFFFE97BFFC907F00CFFC3FFFFFFFF8F8FF8600001FBF62FFFFFFFFC7CFD000004";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = "377FF2FFFFFFFF2267A007C0A3F7FD07FFFFFFFE1B0C03C7045E7E287FFFFFFFF07F8074CC07E7F997FFFFFFF200000B9F60FEFDECBFFFFFFF80004173FF0BEF3EC7FFFFFFF0FC0E2F3FF8BE7FF4FFFFFFF039F0A6E3E38BE7FE4FFFFFFF8CFEC47EFCCCBEF7EC7FFFFFE9FBF605EF8E4DE78CCBFFFFFD377FF0FE75F47EFDE9FFFFFFA3F7FD8FEF3FC7E7F68FFFFFFC5E7E28FEF7EC3F7FF37FFFFFE7EFD5CFE75F41F7FB3FFFFFFCFEFDEC5E78C40FBFE0FFFFFF0BEF3EC7EFD8C07DCC5FFFFFF8BE7BE47E3E2803870BFFFFFF8BE7FE42F3FF8107C27FFFFFF8BEF5EC1F3FB24C00CFFFFFFFCFE79EC0F9FE3FD02BFFFFFFFA7EFDE887CDC5FC85FFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = "C7E7F69839B8BFFFFFFFFFFFFA3F7FF0D0FE07FFFFFFFFFFFFF1F7FB2EC005FFFFFFFFFFFFFE9FBFE5ED03BFFFFFFFFFFFFFF0F5CC5F8B9FFFFFFFFFFFFFFFC3870FFFD7FFFFFFFFFFFFFFF907C3FFFFFFFFFFFFFFFFFFFFC8005FFFFFFFFFFFFFFFFFFFFFD029FFFFFFFFFFFFFFFFFFFFFC87FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFDA87FFFFFFFFFFFFFFFFFEED2E84E5FFC3FFFFFFFFFFFFFF78E56DBFFC1FFFFFFFFFFFFFEC258550BFFFFFFFFFFFFFFFFFE7BE20517BFFFFFFFFFFFFFF48C031DA7C";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N6
cyclonev_lcell_comb \VGA_G~10 (
// Equation(s):
// \VGA_G~10_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178~portadataout )))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106~portadataout  
// & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130~portadataout  & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178~portadataout )))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178~portadataout  & 
// \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154~portadataout  
// & ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178~portadataout ))))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a130~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~10 .extended_lut = "off";
defparam \VGA_G~10 .lut_mask = 64'h0053F0530F53FF53;
defparam \VGA_G~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "8D5B9EFFFFFFFFFFFFFFFFFF0C30B9EFFFFFFFFFFFFFFFFFF1C28B9CFFFFFFFFFFFFFFFFFF9517D95FFFFFFFFFFFFFFFFFFA5515937FFFFFFFFFFFFFFFFFD9D95937FFFFFFFFFFFFFFFFF80AE196BFFFFFFFFFFFFFFFFFC7A40867FFFFFFFFFFFFFFFFFE3278857FFFFFFFFFFFFFFFFF192F9817FFFFFFFFFFFFFFFFF11BE1887FFFFFFFFFFFFFFFFFF2DE1B8FFFFFFFFFFFFFFFFFFCEFA5B0BFFFFFFFFFFFFFFFFF94EADF03FFFFFFFFFFFFFFFFF85D551D8FFFFFFFFFFFFFFFFF92AC528BFFFFFFFFFFFFFFFFFA4085235FFFFFFFFFFFFFFFFF9F8A81F7FFFFFFFFFFFFFFFFFACCE7740FFFFFFFFFFFFFFFFFE45DF7827FFFFFFFFFFFFFFFFE7DDA147FFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "FFFFFFFFFFFFD8BC86576FFFFFFFFFFFFFFFFF3F69F0FFBFFFFFFFFFFFFFFFC1CDAFCC67FFFFFFFFFFFFFFFDDFC51C937FFFFFFFFFFFFFFFDCFB59E5ADFFFFFFFFFFFFFFFF2A96C475FFFFFFFFFFFFFFFFE1BCB2A73FFFFFFFFFFFFFFFFF9739B671DFFFFFFFFFFFFFFFF1F9082DEFFFFFFFFFFFFFFFFFFF54BB81FFFFFFFFFFFFFFFFFFF792D2CBFFFFFFFFFFFFFFFFFE79EF4F2FFFFFFFFFFFFFFFFFFD01D3EDFFFFFFFFFFFFFFFFFF4C5DD5DFFFFFFFFFFFFFFFFFF9B88C5DFFFFFFFFFFFFFFFFFB7FDA3C9FFFFFFFFFFFFFFFFF7FFED489FFFFFFFFFFFFFFFFFFFBDCED5FFFFFFFFFFFFFFFFFFF5F6742FFFFFFFFFFFFFFFFFFFFF28D7FFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "FFFFF4E263FFFFFFFFFFFFFFFFFFFFFF9A2FFFFFFFFFFFFFFFFFFFFFB96BFFFFFFFFFFFFFFFFFFFFF7F17FFFFFFFFFFFFFFFFFFFFFF9ABDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "FFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFE9F5BFFFFFFFFFFFFFFFFFFFE680293FFFFFFFFFFFFFFFFFF9171912BFFFFFFFFFFFFFFFF81077FA98FFFFFFFFFFFFFFFF81ABF2F121FFFFFFFFFFFFFFE0440001120FFFFFFFFFFFFFF84E000004281FFFFFFFFFFFFF4D00000002457FFFFFFFFFFFEB400000001D17FFFFFFFFFFFB40000000002E7FFFFFFFFFFF4F0000000000991FFFFFFFFFFC40000000000272BFFFFFFFFF3800000000000644FFFFFFFFD10000000000000613FFFFFFFCA0000000000000AA47FFFFFF86000042000000012CBFFFFFF48000486400000004927FFFFF380013FF8400000004C3FFFFF18003D00600000000216FFFFF000";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "E05000BFFFFFFFFFD07FFFFFFE040027FFFFFFFFFE87FFFFFF808001FFFFFFFFFFF01FFFFFF840007FFFFFFFFFFF83FFFFFE0C003FFFFFFFFFFFFE1FFFFFE10017FFFFFFFFFFFF90FFFFF80002FFFFFFFFFFFFFE07FFFF8200BFFFFFFFFFFFFFF0FFFFF8401FFFFFFFFFFFFFFF83FFFF0800FFFFFFFFFFFFFFF43FFFE1803FFFFFFFFFFFFFFF81FFFC3007FFFFFFFFFFFFFFF23FFF8000FFFFFFFFFFFFFFFFC1FFFC601FFFFFFFFFFFFFFFFC1FFF8603FFFFFFFFFFFFFFFF80FFF8007FFFFFFFFFFFFFDFFF1FFF8417FFFFFFFFFFFFCEFFE0FFF0C1FFFFFFFFFFFFF81FFD8FFF881FFFFFFFFFFFFF837FE8FFF805FFFFFFFFFFFFF81FFF87FF883FFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "FC83FFF07FD083FFFFFFFFFFFFE03FFFC7F0087FFFFFFFFFFFF90BFFF43F0087FFFFFFFFFFFFE0FFFF43A084FFFFFFFFFFFFFE0FFFE0303857FFFFFFFFFFFF007FFEC20301BFFFFFFFFFFFFA3FFFEC607C0BFFFFFFFFFFFF87FFFF801F86FFFFFFFFFFFFF81FFFBC03F82FFFFFFFFFFFFE87FFF600FFC3FFFFFFFFFFFFEC76D9800FFE0FFFFFFFFFFFFE800D0003FFE1FFFFFFFFFFFFE80000003FFC0FFFFFFFFFFFFEC0000003FF81FFFFFFFFFFFFE83000001FF81FFFFFFFFFFFFF81480A01FFC3FFFFFFFFFFFFF87E046C0FF07FFFFFFFFFFE7FA3F03F407F8DFFFFFFFFFFC7F006037D83F81FFFFFFFFFF93FE0911FF21F0FFFFFFFFFFF3AFE0C19BF81F0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFF7EF90E20FFF0F07FFFFFFFFFF38FE0410DFF0F87FFFFFFFFFF7EFC86304FF8F8FFFFFFFFFFF7CFF80202FF878FFFFFFFFFFF3DFF802027FC301FFFFFFFFFF9DFF800017FC78DFFFFFFFFFF9C7FC83013F0387FFFFFFFFFFBF7FFC2003F0187FFFFFFFFFFCF7FFC1009FE1C5FFFFFFFFFFEFBFF81801FE1817FFFFFFFFFEFBFFF0006FC3C2FFFFFFFFFFFFDFFF0C00FE1E17FFFFFFFFFEFCFFF82027A1F0FFFFFFFFFFF3F7FF4001727F87FFFFFFFFFFDFBFF8181B07F85FFFFFFFFFFEFDFF8080F87F83FFFFFFFFFFE7B0FD050983FE0FFFFFFFFFFF3E97C8185C7FE02FFFFFFFFFF99F3E00A4C7FF037FFFFFFFFFD6F3FC01787FF817FFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "FFBFDF000F8FFFE03FFFFFFFFFFBFDF840307FFF06FFFFFFFFFFFF3E060007FFF00DFFFFFFFFFC73C07E00FFFFC0DFFFFFFFFFE9781FF81FFFFF035FFFFFFFFF0F01FFC1FFFFF80DFFFFFFFFFFD07FFF1FFFFF8025FFFFFFFFFC0FFFFFFFFFFF009FFFFFFFFE81FFFFFFFFFFFC026FFFFFFEC03FFFFFFFFFFFE002DFFFFF2C07FFFFFFFFFFFFA00D9FFFB6007FFFFFFFFFFFFE0004FFF3401FFFFFFFFFFFFFFA00230B400FFFFFFFFFFFFFFFE000000007FFFFFFFFFFFFFFFFD8000001FFFFFFFFFFFFFFFFFF9000003FFFFFFFFFFFFFFFFFFFEE0F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y42_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "060E78A80000000B97FFFF30000643D150000000229FFFC800000A1E4080000000A5FFFEE002007EAD24000000040FFFCC0043FFFFF420000000103FFE400E21FFF885000000008BFF9000220F7FFD28000000071FF8801D813D5F98C000000018FFC001980005FDC4000000021FF30019800015FC4000000008FFD8022800004E22000000010FFC003A000000C0600000000EFF80010000000D4300000000845B00020000005D500000000002B00020000005D5000000000028001000000064300000000845C003A00000030600000000EFFD8022800000022000000010FF300198000000C4000000008FFC00198000001C4000000021FF8801D80000038C00";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "0000018FF90002200000128000000071FFE400E20000105000000008BFFCC004380005420000000103FFEE00200001524000000040FFFC80000081A4080000000A5FFFF3000067FD150000000229FFFF000060E78A80000000B97FFFF18003D00600000000216FFFFF380013FF8400000004C3FFFFF48000486400000004927FFFFF86000042000000010CBFFFFFFCA00000000000009247FFFFFFD10000000000000013FFFFFFFF3800000000000644FFFFFFFFFC40000000000272BFFFFFFFFF4F0000000000991FFFFFFFFFFB40000000002E7FFFFFFFFFFFEB400000001517FFFFFFFFFFFF4D00000002457FFFFFFFFFFFF84E000004281FFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "E0440001120FFFFFFFFFFFFFFF81ABF2F121FFFFFFFFFFFFFFF81077FA98FFFFFFFFFFFFFFFFF9171912BFFFFFFFFFFFFFFFFFE680293FFFFFFFFFFFFFFFFFFFE9F5BFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA0D3FFFFFFFFFFFFFFFFFFF9000003FFFFFFFFFFFFFFFFFD80000017FFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFA001508800FFFFFFFFFFFFFFE000B801EC01FFFFFFFFFFFFFA01200000A007FFFFFFFFFFFE0090000001C07FFFFFFFFFFFC0180000000703FFFFFFFFFFF00E000000001C1FFFFFFFFFFA01800013FF1000FFFFFFFFFF80200024FFFED307FFFFFFFFF0080011FFFFFEA01FFFFFFFFC060004FFFFFFFC00FFFFFFFF010000BFFFFFFFF407FFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y34_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 10;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFE7FFFFFFFFFFFFFFFCFFFFFFFCFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF3FFFFFFFFFFFFFFFFFAFFFFFCFFFFFFFFFFFFFFFFFFC7FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FF27FFFFFFFFFFFFFFFFFFFFD333FFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFC7FFFF97FFFFFFFFFFFFFFEBE4D3FFB73FFFFFFFFFFFFFFDD18690C659FFFFFFFFFFFFFBF0D83EF439BFFFFFFFFFFFFF8F1695D7D15BFFFFFFFFFFFFF7F73FCB015DFFFFFFFFFFFFFFEC251C7EE2D3FFFFFFFFFFFFFE2D9939739FFFFFFFFFFFFFFFFAA203D65FFFFFFFFFFFFFF7F91400FDDFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = "FD104004866FFFFFFFFFFFFFFFFED400FE3FFFFFFFFFFFFFFDB378400F87FFFFFFFFFFFFFFDFF9520097BFFFFFFFFFFFFFF87D88602237FFFFFFFFFFFFFF1F89C78047BFFFFFFFFFFFFFF9D25DFAB26FFFFFFFFFFFFFFF2F28DF154FFFFFFFFFFFFFFFD2FE8AF082FFFFFFFFFFFFFFFE15574F14FFFFFFFFFFFFFFFF9A4415F3BDFFFFFFFFFFFFFFF8C858DD7CEFFFFFFFFFFFFFFFE1AE6DF6DBFFFFFFFFFFFFFFFE8DFABE93BFFFFFFFFFFFFFFF378257E69FFFFFFFFFFFFFFFF81A9972C6FFFFFFFFFFFFFFFF8ED6AFD4FFFFFFFFFFFFFFFFFB6410FA9FFFFFFFFFFFFFFFFFAD3B5E2FFFFFFFFFFFFFFFFFFF6C2DCB8BFFFFFFFFFFFFFFFF90001CDFBFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = "FFFFFFFFFFF8F313E15FFFFFFFFFFFFFFFFFA2D53E6AFFFFFFFFFFFFFFFFFC46D7E2BFFFFFFFFFFFFFFFFFC169666BFFFFFFFFFFFFFFFFF956B3E2FFFFFFFFFFFFFFFFFFF52A7F6FFFFFFFFFFFFFFFFFF0EB2605FFFFFFFFFFFFFFFFFF0696F0B7FFFFFFFFFFFFFFFFF3494FE9FFFFFFFFFFFFFFFFFF5C94C26BFFFFFFFFFFFFFFFFF4C7CC5AFFFFFFFFFFFFFFFFFF4CF5C4DFFFFFFFFFFFFFFFFFF15D583DFFFFFFFFFFFFFFFFFF15D5879FFFFFFFFFFFFFFFFFF2447078FFFFFFFFFFFFFFFFFF25470F8FFFFFFFFFFFFFFFFFF35450BCFFFFFFFFFFFFFFFFFF75550BDFFFFFFFFFFFFFFFFFFE745B9FBFFFFFFFFFFFFFFFFF85D5B9EFFFFFFFFFFFFFFFFFF8";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N36
cyclonev_lcell_comb \VGA_G~11 (
// Equation(s):
// \VGA_G~11_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34~portadataout  & 
// ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~11 .extended_lut = "off";
defparam \VGA_G~11 .lut_mask = 64'h0C443F440C773F77;
defparam \VGA_G~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322 .port_a_first_bit_number = 10;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322 .mem_init3 = "02C444000888C078EF717F3C0020888000113E0695A55FF7600391110002216014CB07FFEC002A200004441C07C013FFF9D002C44000088EC0BCDBF7FF3D001088000111780BA96FFFF7E000910000222B811CE7FFFFFD001220000444E80D67DFFFFFB001840008889F85A09BFFFFFE801880011110A078845FFFF7F001500002220C08552BFFFFFF801C00044441E17B7D87FFFFF80080000888F81F691EFFFFFF000800011116463CD1CFFFFFF000C0002222BDBB1368BFFFFF80000004445C978B249FFFFFF8004008888AB86DD73E7FFFFFC0050111111DBCCF3F77FFFFFC00300222216FC9873BBFFFFFE00280444431D0587DFFFFEFFA001888888BE4";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322 .mem_init2 = "01A7CD8FFCFFE8004111110E00CE7F6FFFBFFFC0082222220008CFFF7FF7FFF0005444444400F0FFFFFEEFFFA002088888800F1FFFFFDCFFE600011111100021FFFFFB9FFCF80102222200073FFFFF73FF998007444440002FFFFFEE6FF338002088800014FFFFFDCCFEE65801D1100003CFFFFFB99FDCCF400B222000B1FFFFF733F999D9003844001EFFFFFEE66F333B4401E08004CFFFFFDCCCE6677F5004C004B5FFFFFB99DCCCEFFC801989BD7FFFFF7333B99DFFF4006D3F1FFFFFEE667333BFFFFF60FD27FFFFFDCCCF6677FFFFD6FE23FFFFFFB999FCCEFFFFFFF3FFBFFFFFF733BF99DFFFFFF7FF3FFFFFFEE677F33BFFFFFEE6677FFFFFDCCCFF67";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322 .mem_init1 = "7FFFFFFCCCEFFFFFFB999FFCEFFFFFFF999FFFFFFF7333FF9DFFFFFFF333FFFFFFEE677FF3BFFFFFFE667FFFFFFDCCEFFF77FFFFFDCCCEFFFFFFB99DFFFFFFFFFF9999FFFFFFF3333FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFEDF3FFFFFFFFFFFFFFFFFFFFFE8021FFFFFFFFFFFFFFFFFFFB8BBA1FFFFFFFFFFFFFFFFFFE8A0008BFFFFFFFFFFFFFFFFFB100000B7FFFFFFFFFFFFFFFE00000000FFFFFFFFFFFFFFFFD000000013FFFFFFFFFFFFFFFE800000002FFFFFFFFFFFFFFF1000000004FFFFFFFFFFFFFFA420";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322 .mem_init0 = "00000003FFFFFFFFFFFFFC00C00000013FFFFFFFFFFFFE10A400000013FFFFFFFFFFFFFC0D403C00000FFFFFFFFFFFFD8078F7EE0005FFFFFFFFFFFF80005FFFE80017FFFFFFFFFFF0001FFFFFE0023FFFFFFFFFFF0003FE03FF8013FFFFFFFFFFA000FE4013FC017FFFFFFFFFF1003F40002FC00FFFFFFFFFFF801FE00000BE001FFFFFFFFF8003E007FC83F809FFFFFFFFED807C06FFD61F801FFFFFFFFC001F80FFFFA8FC04FFFFFFFF8003E03FFFF587C06FFFFFFFF3007C3FE2079A1E03FFFFFFFFC00F07F40C5D01E00FFFFFFFA803E1FA01607B8F05FFFFFFF4003C3E0006865CF05FFFFFFFC00F07C079841CC785FFFFFFCC01E0F82FFF2006785FFF";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346 .port_a_first_bit_number = 10;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FE6667FFFFFFCCCEFFFFFF999DCCCEFFFFFFB999FFFFFFF733F999FFFFFFF733BFFFFFFEE67F333FFFFFFEE677FFFFFFDCCFE667FFFFFFDCCEFFFFFFF999DCCCFFFFFFFB99DFFFFFFF333B999DFFFFFF733BFFFFFFE6677333BFFFFFF7E67FFFFFFDCCEF667FFFFFFF5BFFFFFFFFB99DFCCFFFFFDE6FF1BFFFFFF333BF99FFFFFEB60FD3FFFFFE6677F33FFFFF8407D7F1FFFFCCCEFF67FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346 .mem_init1 = "FFE801D8DFD7FFF999DFFCEFFFF50048042B1FFF733BFF9FFFFC401F00884DFFE6677FF3BFFFD003401111E7FDCCEFFF7FFFFC00A002222B1FB99DFFFFFFFD801C0044443BF333BFFFDFFFA002800088895EE677FFF3FFF000E01111111FBCCEFFFF7FFF8010002222229F99DFFFFFFFC000000444444E1337FFFFFFFA00200088808802E7EFFFFFFF0006001110C11D8CE4FFFFFFFC008002221EC290DC29FFFFFE80040044413D01D7941FFFFFA00180088897B428332FFFFFFC0020111111DBADCEBD3FFFFFC0030022221E7601784FFFFFFC0050044445F179204B7FFEFF80040088888611B7A88FFFCFF8002011111136A2EC1DFFFBFF800C022222217F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346 .mem_init0 = "E14ADFFFFFF000804444442FF07F997FFEFE80080888888BBFFF859FFDCFE801C011111104FC4CCFFFF9FF0014222222216795E9BFF73FE8010444444406758A3DFFE6FB0018888888807EA86A7FFCCFD001111111000254C8B3FF99FC000A2222220056896DFFF33FF001C4444440035052C7FE66F70020888888003A07527CFCCED0021111110000B0157FE799DE003A22222000550764F81F3BE002C44444000850E5EEF5E7F40020888880001EF808FCFEFE400211111100025C6E5B3CFFCF002A222200044795D9745BB9D0034444400008BE67EE09FF370030888800011539DDC10EF650021111000022B691BBEBBFCC002A222000445ECF9D6FBFF9C0";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_bit_number = 10;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298 .mem_init3 = "FFFC803C3E0FFFDD036384FFFFFF80038781FF1E0875385FFFFFF50070F07F40954093C0FFFFFF800E1E1FA001BC0F3C1FFFFFE401C3C3E00002E179C6FFFFFD003C787C03E01E149C5FFFFF80078F0F837E81F099C1FFFFFD0071E1E0FFFE0F0C9C9FFFFF800E1C3C3FFFE0F8D1C1FFFFF201C38787F03F87869DFFFFFE001C70F0FA02F87871F3FFFFE0038E1E3E000FC3871F7FFFFE0070E3C7C0007C3871CBFFFFE0071C78F03F81E3C71EFFFFF800E3871E0FF81E3C7127FFFFD02438E3C3FFE1E3C70CFFFFF101871C387FFE0E1C70DFFFFFE078E3C70F81F0E1C7C3FFFFF8050E38E1E00F8E1C73FFFFFE8071C71E3C0078E1C50FFFFFEC073C71C783";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298 .mem_init2 = "078E3867FFFFFF00E38E38F0F438E38F7FFFFFF40E70E38E1FC38E3ADFFFFFFE00C61C71C3FE38E3F3FFFFFFF81C71C71C79E38E3CFFFFFFFE01C638E38F1E38E33FFFFFFFE838E38E39E0E39C71FFFFFFFE038E31C71C0C71C0BFFFFFFFC039C71C7189C71C4FFFFFFFFB071C71CE381C73807FFFFFFFF071C638E3838E380FFFFFFFFA0718E38E3878ED8BFFFFFFFFE0E38E38E3CF1D713FFFFFFFFA0E18E38E3FE3CB27FFFFFFFFE0E3CE38E1FC3810FFFFFFFFFE0E2DC78E1687004FFFFFFFFFF1C7D478F000E114FFFFFFFFF91C75478F003E3C2FFFFFFFFFC1C73A78F807C78BFFFFFFFFFC9C717787C0F8F11FFFFFFFFFE1C71C387FFE1E2BFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298 .mem_init1 = "FD9C71C383FFC3C07FFFFFFFFFC7C71C3C0FE07817FFFFFFFFFF7C69E3E0FC0F0AFFFFFFFFFFFDC5BE1F0003E0BFFFFFFFFFFF3C61E1F800FC01FFFFFFFFFFFA476E1FA03F827FFFFFFFFFFFB86CEE7E07F01FFFFFFFFFFFFFC78C73FFF802FFFFFFFFFFFFEAF8C1BFFE041FFFFFFFFFFFFF0F852BBF4081FFFFFFFFFFFFFD383431C0353FFFFFFFFFFFFFF903D6000E2FFFFFFFFFFFFFFF7819A00191FFFFFFFFFFFFFFFF61FC44783FFFFFFFFFFFFFFFFD1FFFFF07FFFFFFFFFFFFFFFFF7FFFF09FFFFFFFFFFFFFFFFFF329E657FFFFFFFFFFFFFFFFFFC50063FFFFFFFFFFFFFFFFFFFFA7367FFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFE3FFF7FFF";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_bit_number = 10;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C5FFFFFFFFFFFFFFFFFFFFF43FC8FFFFFFFFFFFFFFFFFFF85C01D1FFFFFFFFFFFFFFFFFF180000CFFFFFFFFFFFFFFFFF9C000001FFFFFFFFFFFFFFFFE6000000033FFFFFFFFFFFFFFEC00000001BFFFFFFFFFFFFFF10000000004FFFFFFFFFFFFFEC00000000017FFFFFFFFFFFFA00000000000BFFFFFFFFFFFF2000000000005FFFFFFFFFFFE40000000000027FFFFFFFFFFD80000000000013FFFFFFFFFFF0000000000000BFFFFFFFFFF000000000000001FFFFFFFFFF000000000000004FAFFFFFFFC000000000000003F8FFFFFFFE0000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250 .mem_init2 = "00000000001F43FFFFFF4000000000000001683FFFFFF4000000000000000B87FFFFFE8000000000000000A01FFFFFD0000000000000000E01FFFFF80000000000000000400FFFFF40000000000000000401FFFFF40000000000000000600FFFFF800000000000000003003FFFE000000E3126000000300BFFFD0000345CFCF2000002007FFFE0001338FFF3E400002007FFF40006E7FFFFF9C00002001FFF4004EFFFFFFFF980002003FFF80137FF8FFF3FE60003001FFC8027FE7D17EBBF90003003FFF003FF633C018F7E4003003FFE006FA2C00000A9FD802001FFE007FA8000000137C002005FFC000CC0000000011F002003FFC001F00000000007FD02";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250 .mem_init1 = "00BFE8000C000000000017C82007FE80000000000000015EC200FFE00000000000000001F2302FFF80000000000000000FD307FFF800000000000000003C305FFF800000000000000003A247FFE000000000000000002C40FFFE00000000000000000005FFFFE80000000000000000001DFFFF000000000000000000020FFFF4000000000000000000413FFF4000000000000000003805FFF0000000000000000005003FFF400000000000000000A0007FFA0000000000000000180007FFE00000000000000002C000FFF80000000000000000280003FFA0000000000000000400005FFF0000000000000000500000FFE0000000000000000A00002FFD800000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250 .mem_init0 = "0000000000E00000FFF8000000000000000000000FFE0000000000000001C00001FFF40000000000000014000017FFC0000000000000014000007FFC000000000000001C000007FFA000000000000001400000FFF8000000000000001C000007FF90000000000000014000007FFC0000000000000010000007FFC800000000000000A000007FFE000000000000000A000007FFFC00000000000000E000017FFF400000000000000600001FFFFE00000000000000500000FFFF900000000000000400000FFFFD80000000000000380002FFFFF00000000000000280001FFFFFC0000000000000200001FFFFF20000000000000140003FFFFF9000000000000010";
// synopsys translate_on

// Location: M10K_X14_Y43_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 10;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226 .mem_init3 = "0003FFFFFC80000000000000A0003FFFFFE40000000000000A0007FFFFFF2000000000000030007FFFFFFD0000000000000E003FFFFFFFE8000000000000F801FFFFFFFF600000000000DF003FFFFFFFFD000000000017F40FFFFFFFFFEC00000000047F00FFFFFFFFFFF000000001BFFE0FFFFFFFFFFFE00000006BFF81FFFFFFFFFFFCC0000030FFFF7FFFFFFFFFFFDAE000353FFFEBFFFFFFFFFFFF9D801B9FFFFF7FFFFFFFFFFFFFD4007FFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFCBFFFFFFFFFFFFFFFFFFFDA00014FFFFFFFFFFFFFFFFFEE1FFFE1DFFFFFFFFFFFFFFFFD1FFFFFF3FFFFFFFFFFFFFFFF0FFFFFFFC1FFFFFFFFFFFFFF87FFFFFFFF8FFFFFFFFFFFFFF5FFFFFFFFFEDFFFFFFFFFFFFF7FFFFFFFFFFBFFFFFFFFFFFFEFFFFFFFFFFFC7FFFFFFFFFFFBFFFFFFFFFFFF3FFFFFFFFFFE7FFFFFFFFFFFFAF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226 .mem_init1 = "FFFFFFFFFCFFFFFFFFFFFFFD7FFFFFFFFF9FFFFFFFFFFFFFEFFFFFFFFFFBFFFFFFFFFFFFFF3FFFFFFFFE7FFFFFFFFFFFFFF9FFFFFFFFDFFFFFFFFFFFFFFFEFFFFFFFFCFFFFFFFFFFFFFFFDFFFFFFFFDFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFEBFFFFFFFFFFFFFFFF7FFFFFFF7FFFFFFFFFFFFFFFFBFFFFFFCFFFFFFFFFFFFFFFFFCFFFFFEBFFFFFFFFFFFFFFFFFF7FFFFE7FFFFFFFFFFFFFFFFFFDFFFF9FFFFFFFFFFFFFFFFFFFE7FFF7FFFFFFFFFFFFFFFFFFFFBFFFBFFFFFFFFFFFFFFFFFFFF7FFF1FFFFFFFFFFFFFFFFFFFEBFFF7FFFFFFFFFFFFFFFFFFFF8003F3FFFFFFFFFFFFFFFFFF3C003FDFFFFFFFFFFFFFFFFFEF9FA5FEFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226 .mem_init0 = "FFFFFFFFFFFFFFFBFC37FFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFFFEAFDFFFFFFFFFFFFFFFFFFFEFD7FD7FFFFFFFFFFFFFFFFFF8FE3FFFFFFFFFFFFFFFFFFFFFFFABFFAF7FFFFFFFFFFFFFFFC7F97FFE7FFFFFFFFFFFFFFFFBFF7FFFF3FFFFFFFFFFFFFFF77FF0FFFFBFFFFFFFFFFFFFFEFFFECFFFFBF7FFFFFFFFFFFFFF7FD9FFFFCFFFFFFFFFFFFFF7CFF6DFFFFEFFFFFFFFFFFFFEFFFDE8FFFFFFF7FFFFFFFFFF9FFFBEAFFFFF7FDFFFFFFFFFFFFBF7EBFFFFFFFFFFFFFFFFFDFFFCFEBFFFFFFFFDFFFFFFFEFFFF9FEBFFFFFEFFF3FFFFFF1FFFFBFFAFFFFFFBFFFBFFFF6FFF7E7FFAFFFFFFCFFFEB035FFFCFCFFD2FFFFFFE3FFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274 .port_a_first_bit_number = 10;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274 .mem_init3 = "FFFFFFFFFFFFFFFFE7FFF7FFFFFFFFFFFFFFFFFFFF03FF7FFFFFFFFFFFFFFFFFFFF93FFDFFFFFFFFFFFFFFFFFFFF75FF1FFFFFFFFFC7FFFFFFFFFB9FFEFFFFFFFFA79717FFFFFFF07FC7FFFFFF4CDE4E17FFFFF957F87FFFFF9BF9F0E53FFFFFDC7FC3FFFFF5FFC6F97DFFFFFD8BFF7EFFFDFFFF51FFF87FFFFCFFB9EFFFB7FFE2FC7FFEFFFDC3FF5CFFCF9FFB7AF3FFA7FFDE3FF1D7F93EFEDC9F0FE1FFF9C7F71FFF83DB970E5D3872FF9C7FB1EBFF8723CBFB763D37FBC7FB09BF3E9D3EFFE5F7CF3FFE3FFAC7FFFBBB9FFF8BB1F8F3C1FF3F3FFFDC6FFFFC47FFDFFC1FFB37FFF2BE9FFF0FE1FE7F81DF3CBFFEF93B7FC7BB87FE783FF1CBFFA780E9F87C";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274 .mem_init2 = "6F1FEF85BE1EFF61C3D3EE5D3C7CEEF85FC0C7FC76FF7CF76FE3DE2F05FC107F7DBFF973C3FF871AE007C2DFFE8FFFEFEEFFFEBECE02F8307F5CFFFF95EFFFFD5CE05F403FFBF7FFC3BF7FFCBBE805F070FF7E1FF4EDEDFF6E6A406D04DFF4B87C7A4397CB85E001807BFFF6EDBF1F4E1BE5F400000FF3FFCBFDE3FDBD1F7FB00000FFAFFF0F70FFF7F74FF900000FFEB002FC40003FD4005090020007FFD7E3FFFC7EBFF805801FFF5FEB38CFFED38AFFC00F000013FEC7A1BFB4AA4BFC00E80005FF31179EFD19492FC00FA002FF144FDC68C7FC458900FD006FFE9AFF11E16FF7112407D007FF64BFFF467BFFEC46803E821FF86FFFE882FFFEEA5E05F403";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274 .mem_init1 = "FF177FFE0117FFFC15E00F8307FC25FF88837FF98A4E007C2DFFD8EFE92C88FEE36EF05FC107F7A33AC9762BBCD5CF877C0C7FF692915F596F0DF5F85BC1CFFFDA6477FDA5C67FA783FF1CBFFF551BFFF3117FEFF81DF2CBFFFFB83FFFFB93FEFFC1FFB37F7F6445FFF544DFEF3C1FF3F3FFFA2497FF62CD73FFE3FFAC7FB98F92DF889C36FFBC7FB09BFAC3D98BEA3798DFF9C7FB1CBFDCF7EE224D7FA7FF9C7F71FFFC1DFFD8525FF5FFFDE3FF1D7FF07FFD5067FF5FFFDC3FF5CFFF8FFFF8E4FFE7FFFFCFFB9EFFFE7FFD9477CDFFFFD8BFF7EFFFFB7F79F1A9FFFFFDC7FC3FFFFFF72A3A95FFFFFF957F87FFFFFFE0F01B7FFFFFFF07FC7FFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274 .mem_init0 = "FFFFFFB9FFEFFFFFFFFFFFFFFFFFFFF75FF1FFFFFFFFFFFFFFFFFFFF93FF5FFFFFFFFFFFFFFFFFFFF03FF7FFFFFFFFFFFFFFFFFFFE7FFF7FFFFFFFFFFFFFFFFFFFE3FFF7FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_bit_number = 10;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202 .mem_init3 = "DFFF2FFFFFFFFFFFFFFFFFF3FBFFD2FFFFFFFEFFFFFFFFFEFFBFFF3FFFFFFFFEFFFFFFFD3FF7FFE3FFFFFFFFF5FFFFFEFFFF7FFA2FFFFFFFFF80FFFC1FFFEFFF43FFFFFFFFFFF400A7FFFCFFFC0FFFFFFFFFFFF7BFFFFFFFFF85FFFFFFFFFFFFFFFFFFFDFFD85FFFFFFFFFFFFFFFFFFFBFFF0BFFFFFFFFFFFFFFFFFFFBFFE0FFFFFFFFFFFFFFFFFFFF3FEC13FFFFFFFFFFFFFFFFFFF3FF80FFFFFFFFFFFFFFFFFFFF7F702FFFFFFFFFFFFFFFFFFFFFEC05FFFFFFFFFFFFFFFFFFFF7B00BFFFFFFFFFFFFFFFFFFFE7E013FFFFFFFFFFFFFFFFFFFF7805FFFFFFFFFFFFFFFFFFFFE6019FFFFFFFFFFFFFFFFFFFFF0027FFFFFFFFFFFFFFFFFFFFE01BFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202 .mem_init2 = "FFFFFFFFFFFE02BFFFFFFFFFFFFFFFFFFFFFF08FFFFFFFFFFFFFFFFFFFFFFE3BFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4941FFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202 .mem_init1 = "FFFFFFFFFFFFFFFFBA38DFFFFFFFFFFFFFFFFFFF9200006BFFFFFFFFFFFFFFFFD003FF804BFFFFFFFFFFFFFFF807FFFFFFF7FFFFFFFFFFFFFE03FFFFF701DFFFFFFFFFFFFFE0FFFFFEE77FFFFFFFFFFFFFE03FFFFFDC630DFFFFFFFFFFFE8FFFFFFB8C73D7FFFFFFFFFFA3FFFFFF738E357FFFFFFFFFFC7FFFFFEE31C72EFFFFFFFFFD9FFFFFFDC638E3E7FFFFFFFFF3FFFFFFB8C71C741FFFFFFFF67FFFFFF718E38E66FFFFFFFECFFFFFFEE31C71C66FFFFFFFF9FFFFFFDC638E38E07FFFFFFE3FFFFFFB8C71C718F1FFFFFFA7FFFFFF718E38E3C97FFFFFFCFFFFFFEE31C7190274FFFFFF8FFFFFFDC638E2181661FFFFF1FFFFFFB8C71FA33F66AFFFFEBF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202 .mem_init0 = "FFFFF718E1B2FFFFDEFFFFC3FFFFFEE71C69FD00BED7FFFC7FFFFFDC639CBE0000FD7FFFE7FFFFFB8C7BAF01FE01DBFFFC7FFFFF718FBB83D03F0E3FFF8FFFFFEE71D8E1C0FC3C2BFFFCFFFFFDC63DB863EF78610FFF8FFFFFB8C7EE39C0E0738F7FF5FFFFF718D98E7AFFF18C6BFF1FFFFEE718B1636903C6457FFDFFFFDC62ECEEC5A18B3235FF1FFFFB8C5F8B30DE4419B0FFF1FFFF718AF30D0142C50919FE3FFFEE714785740C2D29592FFBFFFDC6289F1F1890FB4686FFBFFFB8C7D3F8F500F8EF2CBFEBFFF718CF2E45828CCB5A4BFE3FFEE319F94F7878FEF4B4EFE3FFDC63CBECADC28F27D94D7E3FFB8C7F1F4A97A5D3A3D49FFBFF718F22F11CB9";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N12
cyclonev_lcell_comb \VGA_G~9 (
// Equation(s):
// \VGA_G~9_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250~portadataout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226~portadataout )))) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226~portadataout  & !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274~portadataout  
// & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250~portadataout  & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226~portadataout )))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250~portadataout  & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226~portadataout  & 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a250~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a226~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a274~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a202~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~9 .extended_lut = "off";
defparam \VGA_G~9 .lut_mask = 64'h05220577AF22AF77;
defparam \VGA_G~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N30
cyclonev_lcell_comb \VGA_G~53 (
// Equation(s):
// \VGA_G~53_combout  = ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (((\VGA_G~9_combout ))) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298~portadataout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322~portadataout ))))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346~portadataout  & (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]))))) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a322~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a346~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a298~portadataout ),
	.datag(!\VGA_G~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~53 .extended_lut = "on";
defparam \VGA_G~53 .lut_mask = 64'h0F0F03440F0FCF44;
defparam \VGA_G~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N42
cyclonev_lcell_comb \VGA_G~12 (
// Equation(s):
// \VGA_G~12_combout  = ( \VGA_G~11_combout  & ( \VGA_G~53_combout  & ( ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3])) # (\VGA_G~10_combout ) ) ) ) 
// # ( !\VGA_G~11_combout  & ( \VGA_G~53_combout  & ( ((\VGA_G~10_combout  & \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( \VGA_G~11_combout 
//  & ( !\VGA_G~53_combout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\VGA_G~10_combout ))) ) ) ) # ( !\VGA_G~11_combout  & ( 
// !\VGA_G~53_combout  & ( (\VGA_G~10_combout  & (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3])) ) ) )

	.dataa(gnd),
	.datab(!\VGA_G~10_combout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datae(!\VGA_G~11_combout ),
	.dataf(!\VGA_G~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~12 .extended_lut = "off";
defparam \VGA_G~12 .lut_mask = 64'h0300F30003FFF3FF;
defparam \VGA_G~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y23_N44
dffeas \VGA_G[2]~reg0 (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_G~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_G[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[2]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = "12857FFFFFFFFFFFFFFFFFF777807FFFFFFFFFFFFFFFFFFFC27077FFFFFFFFFFFFFFFFFFFE045FFFFFFFFFFFFFFFFFFFFFDD90FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDABFFFFFFFFFFFFFFFFFFFFFFF1D7FFFFFFFFFFFFFFFFFFFF60008FFFFFFFFFFFF7FFFFFFD80000FFFFFFFFFFFEFFFFFFFC000009FFFFFFFFFFD5FFFFFFC000000FFFFFFFFFFA1FFFFFE00000007FFFFFFFFF01FFFFFE00000003FFFFFFFFF01FFFFFA00000003FFFFFFFFD01FFFFF800000007FFFFFFFFA01FFFFF000000000FFFFFFFFC03FFFFF800000800FFFFFFFFC01FFFFF000000A00FFFFFFFFC01FFFFD000002006FA19FFFF403FFFFC00000147C6FFEDFFF405FFFFE0000032F07FFFFFFF403FFFFC000003C0015F6FEFFC07FFFFE000002C017FFF57DF81FFFFFA000003";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = "C81FFFFF0FFC2FFFFFE0000032003FFFFE3FC1FFFFFA0000014007FFFFFDFC7FFFFFE0000020003FFFFFF6FFFFFFFA0000008007FFFFFFB1FFFFFFE000000C803FFFFF96F7FFFFFA000000EC0FFFFFF3FAFFFFFFE000000000BFFFFFF2B7FFFFFE0000000007FFFF7BFE9FFFFFF000000000FFFFFF7FE5FFFFFF0000000017FFF79FFE27FFFFF800000000FFFEF7FF217FFFFF800000000FFFFBFFFC0BFFFFF400000003FFFFBFFFC07FFFFFE00000007FFDCFFFF401FFFFFC0000000FFF9BFFFF403FFFFFF0000000FFF37FFFFC03FFFFFE80000008FF67FFFFA03FFFFFFA00000103FCFFFFFA03FFFFFFC00000703D9FFFFF902FFFFFFF20000C02B3FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = "02FFFFFFFA000380097FFFFFF83FFFFFFFF001F0032FFFFFFE43FFFFFFFFFFFC0041FFFFFFF22FFFFFFFE7FE000E0FFFFFFFB2FFFFFFFC000000007FFFFFFF8FFFFFFF8000001847FFFFFFF7FFFFFFF800000388BFFFFFFF9FFFFFFF8000000007FFFFFFFDFFFFFFF0000063203FFFFFFFFFFFFFFE80000B0005FFFFFFFFFFFFFFE00000B0003FFFFFFFFFFFFFFE00000A0001FFFFFFFFFFFFFFE0000008000FFFFFFFFFFFFFFE000005C002FFFFFFFFFFFFFFD00000A9C03FFFFFFFFFFFFFFD0000052002FFFFFFFFFFFFFFF0000008203FFFFFFFFFFFFFFE0000013C03FFFFFFFFFFFFFFF0000004001FFFFFFFFFFFFFFE0000000003FFFFFFFFFFFFFFE800";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 11;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179 .mem_init3 = "300F0B3F7EFFFE0FCB9FFAC8E4087031F7FFFFC1F97F1E82869FB0331F7EFFF83F9FE7B4CD8F8A2F31E7EFFF07F1CFD7E3D00067F33FFF7FE0FC5CFF393E00078EB39FF7FC1F8F99C1F4A000610F38FFBF83F0BCB38B0C00069073CFFBF07E0F0DDE6180000BEB36FF7E0FC0E0A76E100009E6733FF7C1F82E788BF4000139667FFF383F01CD022F0000130B671FFB07E05C001EC00002E83E6BFF90FC1390147000007E34CFFFF91F81B9C26C00000FFDCCEFFFB3F02332794000018003CD3FFD7E06F3FF880000517039F3FFD7C0C63FF580000B91A79BFFFE781DE64CF8000078D533E7FFF703DE647F800007D00F35FFFEA07EE6C0C40002DBF007EFFFE6";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179 .mem_init2 = "0FACE4464000582B206BFFFFA1FBCC7004000FC2048FFFFFF63FFCCC08E0017E40D9D3FFFFE7E9CCF386001FD59E98BFFFF9FC5CCFA520020853FBEFFFFFB785CC41CE0061EAA3F7FFFFFD707CC02860028936DE3FFFFFF403CCAF2E00A4E9E8FBFFFFFF807CC738601E495F1FFFFFFFF227CC62160284E47FAFFFFFFFA67CE703E05E0DEDF4FFFFFFFBF7CE3A050BC97E8EFFFFFFFFDF7C63D7DE8C3271DFFFFFFFFF75C718BFC78807BA7FFFFFFFD85E71CEF94E1FDF7FFFFFFFFFADE38F97998069FEFFFFFFFFF85E3C73493F213F9FFFFFFFFF9FF1E071E6E1BF37FFFFFFFFFE0F8F07FC6C93E77FFFFFFFFFCCF8780FE2F83F5FFFFFFFFFFF17C3E0027F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179 .mem_init1 = "0F3BFFFFFFFFFFF67E0FC027C3F9FFFFFFFFFFFF13F03FFFE0F99FFFFFFFFFFFF81FC0FFF03EDFFFFFFFFFFFFFD4FF00001FB2FFFFFFFFFFFFFFF7FE001FEE1FFFFFFFFFFFFFFBDFFFDFF91FFFFFFFFFFFFFFFC47FFFFD41FFFFFFFFFFFFFFFED0FFFCBC7FFFFFFFFFFFFFFFF96801B51FFFFFFFFFFFFFFFFFFB7BFEFFFFFFFFFFFFFFFFFFFFFE97B7FFFFFFFFFFFFFFFFFFFFA92FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFF27FFFFFFFFFFFFFFFFFFFFFFF3BFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179 .mem_init0 = "FFFFFFFFFFFFFF3BF33FFFFFFFFFFFFFFFFFFFECDF77FFFFFFFFFFFFFFFFFFFEFDF33FFFFFFFFFFFFFFFFFFFFFF79BFFFFFFFFFFFFFFFFFFE733993FFFFFFFFFFFFFFFFFFF691D37FFFFFFFFFFFFFFFFFFE77CCF7FFFFFFFFFFFFFFFFFFCDFE43BFFFFFFFFFFFFFFFFFFFDFF677FFFFFFFFFFFFFFFFFFDDFEFE7FFFFFFFFFFFFFFFFFFCCFEFCFFFFFFFFFFFFFFFF517E67EFCFFFFFFFFFFFFFFFE444767E7BFFFFFFFFFFFFFFFC7FD7FF4F1FFFFFFFFFFFFFFFFFFF13B9E3FFFFFFFFFFFFFFE7803E9FFCFFFFFFFFFFFFFFFEE251F0FFCFFFFFFFFFFF88CFBC80267C3FFFFFFFFFFFE20279808033E1BFFFFFFFFFFD3FE3300001FFDFFFFFFFFFFFAFFF874100";
// synopsys translate_on

// Location: M10K_X5_Y37_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 11;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = "FFFFFFFFFFFFFFFC546A3BEC77FFFFFFFFFFFFFF52B6A8BD41FFFFFFFFFFFFFFF9E22355D91FFFFFFFFFFFFFFFFF217BA3633FFFFFFFFFFFFFE763ED59DD81EFFFFFFFFFFFFEFFCB5CA7DF5FFFFFFFFFFFFFFF957DFFA7153FFFFFFFFFFFFDD204212EE2A7FFFFFFFFFFFFB10349CDFEF65FFDFFFFFFFFFB7322B094DCB85E7FFFFFFFFF8509F6C9182FE279FFFFFFFFFECEC97DFC169D49CFFFFFFFFF3980A53CA8EAD23A1FFFFFFFF0D6EFF7A2B23E23E5FFFFFFFF9BD78F86530D75E37FFFFFFFF4C7A18E178B3BCBFBFFFFFFFF2E9A88AE663799D13FFFFFFFFFA6C80DDDA70A7646FFFFFFFF181BC780666DF87FFFFFFFFFF283A1D0C543DDDFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = "FFDAF0C800E5EFFBFFFFFFFFFFFF70D9C0C2CE19BFFFFFFFFFFF47972C1AA49B57FFFFFFFFFFFE05EB20BDED7B7FFFFFFFFFFFC2BE460979479FFFFFFFFFFFFC41DA90605C32FFFFFFFFFFFF8C1C5848FA1D3FFFFFFFFFFFF99DA9963B2253FFFFFFFFFFFF8B150C6228CB7FFFFFFFFFFFFE099DE1963AEFFFFFFFFFFFFFDC1C9BA05D1877FFFFFFFFFFFFFF4B2CD44603FFFFFFFFFFFFECFC214814FAD7FFFFFFFFFFFAE988014653B5FFFFFFFFFFFFE57717F46EB6B3FFFFFFFFFFFF019D61568FA4EFFFFFFFFFFFF28F4297A8A0587FFFFFFFFFFFF082FF812DB2BFFFFFFFFFFFFF225AD49148977FFFFFFFFFFFE09595BF026BD1FFFFFFFFFFFE7D17E172";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = "D315CFFFFFFFFFFFF4FD70120B7C6DDFFFFFFFFFFF631D68EC1FB6A7FFFFFFFFFFF8B19CC9677FB6BFFFFFFFFFFFCFE630D5F1F7F7FFFFFFFFFFFE67D6788EC8EB7FFFFFFFFFFFF83B43E45269FFFFFFFFFFFFFFD0DB0DF57CA0BFFFFFFFFFFFFFD6042DCD44F8FFFFFFFFFFFF79F593ADB10FE7FFFFFFFFFFFF2553C0E6A8337FFFFFFFFFFFF1783CB88E2007EDFFFFFFFFFF38478343D604BFF7FFFFFFFFFA02F721A280AB119FFFFFFFFFA55B3C45E0004108FFFFFFFFFEBBD6E8017805E7FFFFFFFFFFE77A7FBB2A00411D7FFFFFFFF65E404E700004908FFFFFFFFF6FF0B7992B0089BFFFFFFFFFFADB2887F89420333FFFFFFFFF23E2014183FD088FFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = "FFFFFFFE1B10000003E45B7FFFFFFFFF42D4808749F2B86FFFFFFFFFF81EAA008F1F591FFFFFFFFFFFA05F200051F587FFFFFFFFFFFE2CD4280C2411FFFFFFFFFFFFFA1AB94F1032FFFFFFFFFFFFFA9FFF7801C0FFFFFFFFFFFFFFDAAFFFFC386EBFFFFFFFFFFFFE7EBFFE0FA747FFFFFFFFFFFFD7780009D558FFFFFFFFFFFFFEED80F2053B2FFFFFFFFFFFFFF9FC01000564FFFFFFFFFFFFFFDD400004D9BFFFFFFFFFFFFFF7B00001AB73DFFFFFFFFFFFFFD298000877FFFFFFFFFFFFFFECF5A901160FFFFFFFFFFFFFFFEC921F98D6FFFFFFFFFFFFFFFF6BC60881FFFFFFFFFFFFFFFFF0CE084577FFFFFFFFFFFFFFFFCF002472FFFFFFFFFFFFFFFFFEF7";
// synopsys translate_on

// Location: M10K_X5_Y36_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 11;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = "59FB367FFFFFFFF3C01EE00034DFF4F2FFFFFFFFF1087E800B6EC79F97FFFFFFF64003E001FAD8FFFF5FFFFFFCC8409E020FEC9FE07CFFFFFFB90004C021FEDFE298EFFFFFF9A0000E0207AC79B6B7BFFFFF30081C68017AEF37FC1FFFFFFF4004C680082FF67FF2FFFFFFB4007F600034FF2FFFB63FFFF3000FE741005FFB17FCB3FFFFB0007E700003FFC5BFE3FFFFF3000FF780803FFF98FFD9FFFFB4005E7C8027FC3EC3FEFFFFFF400067E329FE18720FACFFFF1008187F803FC801F27D7FFFF9A0000FFFFFFA104DE9D67FFFFD0005FFFFFF4000E9C7F7FFFEE8009FC1FFE82007A62B3FFFE74013E007FC0000341533FFFF79947C899FD0008B6055FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = "FFD7E01F8000F804119D0EDBFFF8FFFFF400278041F1D1E1BFFDBFFFFE00013A045F983C3CFF8F007FC02003A047F9C07FAFF9C4A9FD00091A043F9FFF8DFFF9000FD0007D8042F1FE193FE301007C043FDC0419B80AFFFF6000038041FDD0000B3CFFFFE6820038043FDE80017BFFFFFDC000518041FDE000067FFFFFED00151C00075F0004F7FFFFFCD003FDD00001F9009DFFFFFFCC000FDC0000BFE7239FFFFFFCC000F9E82003FF80F3FFFFFFEC002F9F40017FFFFD3FFFFFFCD00171F2102FFFFF9FFFFFFFFD00015F9001FF03F3FFFFFFFE4020619E3A3FC78F7FFFFFFFF68000B6F80FF2033BFFFFFFFEF400079FFFFE4209CFFFFFFFF3A100FFFFFB";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = "C0004DFFFFFFFF9D00DFF83F5D0402F7FFFFFFFBE753FC38FBA00016FFFFFFFFAF807F9033FA082767FFFFFFEDFFFFF4209F0084D33FFFFFFC7FFFBE8004F4087E3BFFFFFFAF03F5D04027400FE3BFFFFFFBC78F5800017400BE3BFFFFFFF2033BA001234083E3BFFFFFC64209F8003DB0081B37FFFFFCC0004F0083EBA000367FFFFF9D040270083E38000167FFFFFDA000170083F3D0400C7FFFFF9A000330083EBE8004CFFFFFF30084D38080DBF4201DFFFFFFF4087E3A000E3F9033DFFFFFFF400FF38000073C78FBFFFFFFF400BE3D04026EF83D7FFFFFFF4083E3E8000C43FF1FFFFFFFB0081B3F4209EE8FC7FFFFFFFDA00037790139FD7B7FFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = "9800016BC7C73FF03FFFFFFFF9D0400F6F01E7FFFFFFFFFFFFEE8004CC3FFAFFFFFFFFFFFFFC642018E0FCBFFFFFFFFFFFFFEF1033DF87C7FFFFFFFFFFFFFFFC78FFFFE7FFFFFFFFFFFFFFFEF83DFFFFFFFFFFFFFFFFFFFFC7FF8FFFFFFFFFFFFFFFFFFFFE8FC7FFFFFFFFFFFFFFFFFFFFFD797FFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8AEFFFFFFFFFFFFFFFFFFFFFD2E44FFFFFFFFFFFFFFFFFFFF11072FFFFFFFFFFFFFFFFFFFC378D69FFFFFFFFFFFFFFFFFFDBC98873FFFFFFFFFFFFFFFFFD71A0FA5F";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N12
cyclonev_lcell_comb \VGA_G~14 (
// Equation(s):
// \VGA_G~14_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179~portadataout ) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155~portadataout  & 
// ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179~portadataout  & \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131~portadataout ))) ) ) ) 
// # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131~portadataout ))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~14 .extended_lut = "off";
defparam \VGA_G~14 .lut_mask = 64'h505F505F0303F3F3;
defparam \VGA_G~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "F07FFF600000000000FFFFFFFC07FFD0000000000183FFFFFF80FFFC0000000000081FFFFFF83FFF00000000000063FFFFFF0FFFE00000000000020FFFFFE17FE800000000000030FFFFF80FFC0000000000000107FFFF07FF40000000000000087FFFF07FE80000000000000007FFFF07FE00000000000000083FFFC1FFC00000000000000001FFFE1FF800000000000000041FFFC3FF000000000000000003FFFC3FE000000000000000020FFF83FC000000000000000031FFF87F8000000000000000001FFF0FE0000000000000340010FFF8FF00000000000006000187FF87E00000000000000200187FF0780000000000000000000FFF87C00000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "010400007FB87800000000000000C00003F0078000000000000218000C7F087800000000000001000087E10F800000000000023000087430E000000000000043000043078600000000000004200000407870000000000000000000401FC70000000000000460000807F81000000000000002000D80FFC1000000000000045123002FFE00000000000000403E0007FFE0000000000000040000007FFC3000000000000040000003FF80000000000000006000007FFC2000000000000045887100FF80000000000000000109D407F800000000000000421080A03F0C00000000003C0430058383F040000000000420232060041F8800000000003800121EC001F0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "800000000007A021A2F0000F8000000000007A000C2F6000F8000000000003C01060F901870800000000005E00002FF00078800000000001D00022FD80078400000000003C00600FE80C30C00000000005C00302FEC0C78000000000003F00020FFC0E78400000000002F00020FF6003C200000000002F800207FE001C000000000000F400007FB023E1000000000017C00107FF001C080000000000FF00081FD803F0800000000007F800C0FE8E1F0000000000001FC00007E483F0600000000002F800407F0C7F81000000000017E00303F283FE080000000000F4601827847FF04000000000000E00809907FF84000000000013F80600C83FF81800000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "001F8080070FFFC0C00000000001F8000020FFFE0500000000003F800F000FFFF8180000000000F000FA00FFFFC0E00000000006041FF80FFFFF0280000000000003FFD1FFFFF0020000000000307FFF3FFFFFE018000000000607FFFFFFFFFE00600000000101FFFFFFFFFFFC0280000000301FFFFFFFFFFFF0010000001403FFFFFFFFFFFFC01200000E01FFFFFFFFFFFFFE0017000F001FFFFFFFFFFFFFFC003B0CC00FFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFFD8000001FFFFFFFFFFFFFFFFFFA000007FFFFFFFFFFFFFFFFFFFD20CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "008E78BC000000030FFFFE000006C3B0800000000A9FFFCC0004C7EA4180000000D6FFFA00008F7E1720000000011FFFEC00407FFE1440000000087FFFC00207FFFF62000000004FFFCC002C27FFE100000000003FF0800DC07E1FB8C00000001BFF0001D000047FC4000000002FF70008000015F2C000000005FFF8002000004F420000000007FE8012000000491000000007FF3802900000083500000000EFB080390000003C500000000A7C080390000003C500000000A7C380290000004B500000000EFBE8012000000291000000007FFF80020000000420000000007F7000800000002C000000005FF0001D0000000C4000000002FF0800DC0000018C00";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "000001BFFCC002C00000500000000003FFFC002000000E2000000004FFFEC004000003440000000087FFA00008C000F20000000011FFFCC0004D0064180000000D6FFFE000006C3B0800000000A9FFFF400008E78BC000000030FFFFE80003F00410000000055FFFFEA0000781200000000BC1FFFFF0C000224600000001D17FFFFFC400003C00000001647FFFFFFAC00000000000002A47FFFFFFE6000000000000290DFFFFFFFF9000000000000D4DFFFFFFFFF4000000000003513FFFFFFFFF440000000000C15FFFFFFFFFFB08000000003877FFFFFFFFFFEA80000000029FFFFFFFFFFFFF090000000567FFFFFFFFFFFFFE5400000269BFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "C9480003767FFFFFFFFFFFFFFFE56C0EFB21FFFFFFFFFFFFFFFB9A5DB994FFFFFFFFFFFFFFFFE918071AFFFFFFFFFFFFFFFFFFD58033FFFFFFFFFFFFFFFFFFFF93FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD60EFFFFFFFFFFFFFFFFFFFFA000007FFFFFFFFFFFFFFFFFD80000017FFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFC0024F2400FFFFFFFFFFFFFFE0003FFFE801FFFFFFFFFFFFFC00FFFFFF901FFFFFFFFFFFFF00FFFFFFFF803FFFFFFFFFFFC02FFFFFFFFE01FFFFFFFFFFE00FFFFFFFFFFC1FFFFFFFFFFE01FFFFEFFFEF807FFFFFFFFF007FFFDC0000EE07FFFFFFFFF03FFFEC000000D83FFFFFFFFC0BFFFA00000001C0FFFFFFFF807FFF80000000060FFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 11;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = "0000005FFFFFFFFFFFFFFE0000000005FFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFFC00000000BFFFFFFFFFFFFFFFC000000007FFFFFFFFFFFFFFFE00000001FFFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFF00000000FFFFFFFFFFFFFFFFE00000001FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFFF800004FFFFFFFFFFFFFFFFFFF200017FFFFFFFFFFFFFFFFFFFF8004FFFFFFFFFFFFFFFFFFFFF8FD7FFFFFFFFFFFFFFFFFFFFFECDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF8FFFFEBFFFFFFFFFFFFFFFFF4B21FFDBFFFFFFFFFFFFFFFFFC7B675A5FFFFFFFFFFFFFFFFFE7C0F840FFFFFFFFFFFFFFFFAE9B57FA4FFFFFFFFFFFFFFFF5FFFF103FFFFFFFFFFFFFFFFBFF1FDEC23FFFFFFFFFFFFFFFC399F878FFBFFFFFFFFFFFFFCE6203DEFFFFFFFFFFFFFFFFF84C00FD67FFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = "FFBDC00485FFFFFFFFFFFFFFFFF2CC00F8FFFFFFFFFFFFFFFFFFA1C00F2FFFFFFFFFFFFFFFFFEECE008EFFFFFFFFFFFFFFFFFD71E021DFFFFFFFFFFFFFFFFF54FF8037FFFFFFFFFFFFFFF7F50BF80FFFFFFFFFFFFFFFFE1F15BF0B6FFFFFFFFFFFFFFFE1F659F041FFFFFFFFFFFFFFFC0E3D3F0C7FFFFFFFFFFFFFFFDEE2B3F0EFFFFFFFFFFFFFFFFD28CA3D13FFFFFFFFFFFFFFFFD2AD23F23FFFFFFFFFFFFFFFFDFF967E4FFFFFFFFFFFFFFFFFC996CFED7FFFFFFFFFFFFFFFFCAA48F2B7FFFFFFFFFFFFFFFFC70D9FC2FFFFFFFFFFFFFFFFFF5533F93FFFFFFFFFFFFFFFFFFE973E01FFFFFFFFFFFFFFFFFA3AE3C85FFFFFFFFFFFFFFFFFBA6CFCB1FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = "FFFFFFFFFFF9C6CFE59FFFFFFFFFFFFFFFFFE14CFE5BFFFFFFFFFFFFFFFFFA5DCFE93FFFFFFFFFFFFFFFFFB5D8E69FFFFFFFFFFFFFFFFFF95D8FEDFFFFFFFFFFFFFFFFFFC199FE17FFFFFFFFFFFFFFFFFDC91E12FFFFFFFFFFFFFFFFFFC4B1F17FFFFFFFFFFFFFFFFFFEEB3FD7FFFFFFFFFFFFFFFFFFBEB3C08FFFFFFFFFFFFFFFFFFA613C35FFFFFFFFFFFFFFFFFFA693C21FFFFFFFFFFFFFFFFFFFEB3821FFFFFFFFFFFFFFFFFFFEB3821FFFFFFFFFFFFFFFFFFEFA3020FFFFFFFFFFFFFFFFFFEEA3020FFFFFFFFFFFFFFFFFFEEA3060FFFFFFFFFFFFFFFFFFAEB3061FFFFFFFFFFFFFFFFFFBEA3841FFFFFFFFFFFFFFFFFFDEB3841FFFFFFFFFFFFFFFFFFD";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "7B3841FFFFFFFFFFFFFFFFFFD793841FFFFFFFFFFFFFFFFFFD79B843FFFFFFFFFFFFFFFFFFC68CC4AFFFFFFFFFFFFFFFFFFD6CCC4EFFFFFFFFFFFFFFFFFFFE44C4EFFFFFFFFFFFFFFFFFFDE62C4F7FFFFFFFFFFFFFFFFFC162C5F7FFFFFFFFFFFFFFFFFD16345D7FFFFFFFFFFFFFFFFFA963459FFFFFFFFFFFFFFFFFF9D62C58FFFFFFFFFFFFFFFFFF8F42C68BFFFFFFFFFFFFFFFFFB766C60BFFFFFFFFFFFFFFFFFBD66C207FFFFFFFFFFFFFFFFFA21CC28FFFFFFFFFFFFFFFFFFEE64C08FFFFFFFFFFFFFFFFFFF664C197FFFFFFFFFFFFFFFFFD9664054FFFFFFFFFFFFFFFFFC3222043FFFFFFFFFFFFFFFFFDF73A0C2FFFFFFFFFFFFFFFFFF2F3A086FFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "FFFFFFFFFFFFD7D3A6077FFFFFFFFFFFFFFFFDEA9BF4DEFFFFFFFFFFFFFFFFECFD9FAFFFFFFFFFFFFFFFFFFECC9CFCEFFFFFFFFFFFFFFFFFEDF9C7DA1FFFFFFFFFFFFFFFFE1E0E3C81FFFFFFFFFFFFFFFFFFF471782FFFFFFFFFFFFFFFFFFFF780017FFFFFFFFFFFFFFFFFFEF81A6FFFFFFFFFFFFFFFFFFFC9F8B27FFFFFFFFFFFFFFFFFEF6FCC27FFFFFFFFFFFFFFFFFFA07EC2BFFFFFFFFFFFFFFFFFF59F7C3BFFFFFFFFFFFFFFFFFFFE02B9BFFFFFFFFFFFFFFFFFFFF23519FFFFFFFFFFFFFFFFFFFF11FDDFFFFFFFFFFFFFFFFFFFF88B29FFFFFFFFFFFFFFFFFFFFBC016FFFFFFFFFFFFFFFFFFFFE200BFFFFFFFFFFFFFFFFFFFFFA485FFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "FFFFFFE085FFFFFFFFFFFFFFFFFFFFFF3BBFFFFFFFFFFFFFFFFFFFFFFB03FFFFFFFFFFFFFFFFFFFFFFDEFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF93FFFFFFFFFFFFFFFFFFFFFFD58033FFFFFFFFFFFFFFFFFFE918071AFFFFFFFFFFFFFFFFFB9A5DB994FFFFFFFFFFFFFFFFE56C0EFB21FFFFFFFFFFFFFFC9480003767FFFFFFFFFFFFFFE5400000269BFFFFFFFFFFFFF090000000567FFFFFFFFFFFFEA800000000A9FFFFFFFFFFFFB08000000003877FFFFFFFFFF440000000000C15FFFFFFFFFF4000000000003513FFFFFFFFF9000000000000D4DFFFFFFFFE60000000000002B0DFFFFFFFAC00000000000003A47FFFFFFC400003C00000001647FFFFFF0C000224600000001D17FFFFEA0000781200000000BC1FFFFE80003F00410000000055FFFFF400";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N30
cyclonev_lcell_comb \VGA_G~15 (
// Equation(s):
// \VGA_G~15_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83~portadataout  
// & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35~portadataout )))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11~portadataout  & 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35~portadataout ) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59~portadataout  
// & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35~portadataout ))))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~15 .extended_lut = "off";
defparam \VGA_G~15 .lut_mask = 64'h207025752A7A2F7F;
defparam \VGA_G~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y41_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323 .port_a_first_bit_number = 11;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323 .mem_init3 = "024444000888D75C38B5EEF70020888000111DEF58A2BDDED0031111000221DDE8AC6FBBDD00322000044419B8F5C7F77FC003444000088B776DC7EEEEF60000880001113AE577FDDDDEC0001100002222DDF70FBBBBDF001220000444D3B9D877777BF001840008888E74C553EEEE77801080011110CEDA1B3DDDDEE801100002220CDD2C3DBBBBDE001000044441FBC884FF777BA80080000888BD430F91EEEE77800C0001111768983BBDDDDEFC00C000222235B91BE37BBBDD00000004444D3F3878CF777BBC0060088889DEF2B4DD6EEE77A0060111111FDC32EE87DDDEEA003002222186860BE7BBBBDDF00300444417A029BF15777BBD0018888888F8";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323 .mem_init2 = "0636D7FEEF7770000111110C00235F1FDDDEEF40082222220002ABBD7BBBDDD40064444444007BF77F777BBBA00208888880035EEEEEEF777E00011111100007DDDDDDFEEFF00102222200037BBBBBBFDDFF00064444400037777777FBBFFE003088800007EEEEEEFF777FE80191100001DDDDDDDFFEEFFF800A2220001FBBBBBBFFDFFFBB0030440006F777777FFBFFF7C401808002EEEEEEEFFF7FFEEF9004000031DDDDDDFFBFFFDDDDC01E009CFBBBBBBFFFDFFBBBB6806A5EDF777777FFEFFF7777F6E0FE56EEEEEEFFFDFFEEEEEFE9FFBFDDDDDDDFFFBFFDDDDDDFF1DFFBBBBBBBFF77FFBBBBBBBBFFF77777777FEEEFF77777777FFEEEEEEEEFFFDDFE";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323 .mem_init1 = "EEEEEEEFFFDDDDDDDDFFFBBFDDDDDDDDFFFBBBBBBBBFFF77FBBBBBBBBFFF77777777FEEEEF77777777FFEEEEEEEEFFDDDDEEEEEEEEFFFDDDDDDDDFFBBBBDDDDDDDFFFFBBBBBBBFFFF777FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFEE09FFFFFFFFFFFFFFFFFFFFE58031FFFFFFFFFFFFFFFFFFF887BC2BFFFFFFFFFFFFFFFFFE46000CBFFFFFFFFFFFFFFFFFD3000012FFFFFFFFFFFFFFFFF480000043FFFFFFFFFFFFFFFC200000007FFFFFFFFFFFFFFF200000000AFFFFFFFFFFFFFFF10000000057FFFFFFFFFFFFFD050";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323 .mem_init0 = "00000027FFFFFFFFFFFFF885800000007FFFFFFFFFFFFE110800000015FFFFFFFFFFFFC005000000009FFFFFFFFFFFFA000000000000FFFFFFFFFFFF50000000000017FFFFFFFFFFFA0000000000023FFFFFFFFFFC400001FC000003FFFFFFFFFFC80001BFEC00013FFFFFFFFFFC0000BFFFD00007FFFFFFFFFEA0001FFFFF4000BFFFFFFFFF84001FFFFFFC0009FFFFFFFFE48003FFFFFFE0003FFFFFFFFB20007FFFFF7F0002FFFFFFFF08001FFFFFF738003FFFFFFFE10003FFE0079FE006FFFFFFFC0000FFF4005C2E004FFFFFFF80001FFA00C07BF004FFFFFFF90003FE000A065F005FFFFFFF2000FFC0005814F804FFFFFFE0001FF80001C003804FFF";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347 .port_a_first_bit_number = 11;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000077FFFEEEEEEEFFFDDDDDDDFFFEFFFDDDDDDDDFFFBBBBBBBBFFDFFFBBBBBBBBFF777777777FEBFFF77777777FEEEEEEEEEFFD7FFEEEEEEEEFFDDDDDDDDFFFBFFFDDDDDDDDFFBBBBBBBBFFF7FFFBBBBBBBBFF77777777FFEEFFF7777777FFFEEEEEEEEFFDDFFEEEEEEFF28FDDDDDDDDFFBBFFDDDDDFD9FF9BBBBBBBFFF77FFBBBBBE2E0FE5F77777FFEEEFF77777AC07A5EDEEEEFFFDDDFEEE";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347 .mem_init1 = "EEDC01E009CFDDDFFFBBBFDDDDF9004004033BBBBFF777FBBBBC401800882EF77FFEEEEF7777B00300111066EEFFDDDDEEEEE000A0022221DDDFFBBBBDDDDC80180044441DBFFF7777BBBBE003000088887F7FEEEEEF777000E011111117EFFDDDDDEEEF0010002222221FFFBBBBBDDDE0000004444446DFFFF777BBBA00200088808838FF8EEEE777C006001110011377E77DDDEEF4008002221E02697DDDBBBDDF00000044415C06EFF0F777BBD0018008889CF06DBB6EEEE7750030111111D7A336627DDDEEA0030022221F66B1563FBBBDDA0060044444597B85487777BBC00600888883A498397EEEF77800001111113C80A6BFDDDDEF400C0222222179";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347 .mem_init0 = "F07E9BBBBDD800C04444440F390487F777BA8008088888889645585EEEF770010011111105CED139DDDFEE80102222222071B4511BBBFDF80184444444053211D5777FBF001888888880266E35AEEFF7500111111100068D4F4FDDFFEC00022222220019BCBA3BBFFDC00044444440011769DB77FFBC0030888888001EEE4BEFFFF7400311111100008DE28DFBFFED003222222000453BF6FAFFFDD0024444440008F32D7CD77EBD002088888000173BC701D7D7F00211111100023E1A0FC67BFD00222222000444AE7C40F77FD00244444000089CD088422EFD00208888000111831108F3DFF002111100002262F02270FBFF00222220004445BF0A54DF7FD0";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299 .port_a_first_bit_number = 11;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299 .mem_init3 = "FFF80003FE00003C017C05FFFFFF80007F8000E1D057C05FFFFFFD000FF000BF6E80BC05FFFFFE2001FE005FFE400FC05FFFFFF0003FC01FFFFD013E02FFFFFF0003F803FFFFE012E03FFFFF88007F007FFFFE00AE03FFFFF8000FE01FFFFFF00FE09FFFFF4001FC03FFFFFF00DE09FFFFF8003F807FF03FF807E05FFFFF8003F00FFA02FF807E11FFFFF4007E01FE000FFC07E03FFFFF000FE03FC0007FC07E07FFFFE800FC07F00001FC07E0FFFFFA001F80FE00001FC07ECFFFFF806BF81FC00001FC07FBFFFFF101FF03F800000FE07F5FFFFFC077E03F007E00FE07BFFFFFFA00FE07E01FF00FE074FFFFFE000FC0FE03FF80FE07AFFFFFF800FC0FC07F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299 .mem_init2 = "F80FC03FFFFFFE401F81F80FFFC0FC04FFFFFFC401E81F81FFFC0FC09FFFFFFD003E03F03FFFC0FC17FFFFFFF003F03F03F9FC0FC07FFFFFFC803E07E07F1FC0FC8FFFFFFFC807E07E07E0FC1F97FFFFFFF8007E0FC0FC0F81FCBFFFFFFFE007C0FC0F81F81F8FFFFFFFFE00FC0FC1F81F83FC7FFFFFFFA00FC1F81F83F03F2FFFFFFFFF00F81F81F87F0DF3FFFFFFFFB01F81F81FCFE01F1FFFFFFFFB01F81F81FFFC0DCBFFFFFFFFB01F81F81FFFC07EFFFFFFFFFF01EA3F81FFF80697FFFFFFFFE03F2BF80FFF0179FFFFFFFFFA03F07F80FFC03B0FFFFFFFFFE03F1FF807F807F1FFFFFFFFFC83F0DF803F00FF1FFFFFFFFFE83F07F800001FCFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299 .mem_init1 = "FD03F03F800003FEFFFFFFFFFFC43F03FC00007F87FFFFFFFFFE03E01FE0000FF3FFFFFFFFFFF03C01FF0003FF1FFFFFFFFFFF03CE1FF800FFF1FFFFFFFFFFF1BFC1FFA03FFEBFFFFFFFFFFF8FE01FFE07FF97FFFFFFFFFFFF7F823FFFFFF2FFFFFFFFFFFFEFF813FFFFFA3FFFFFFFFFFFFF77832FFFFF47FFFFFFFFFFFFFAB816FFFFCDFFFFFFFFFFFFFFCE00DFFFF1AFFFFFFFFFFFFFFFDC064FFE45FFFFFFFFFFFFFFFDF003BB847FFFFFFFFFFFFFFFE74000012FFFFFFFFFFFFFFFFFDE80004BFFFFFFFFFFFFFFFFFE9180467FFFFFFFFFFFFFFFFFFD30075FFFFFFFFFFFFFFFFFFFFC8C1FFFFFFFFFFFFFFFFFFFFFFECFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE1FFE7FFF";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_bit_number = 11;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF49FFFFFFFFFFFFFFFFFFFFF87FF7FFFFFFFFFFFFFFFFFFFCC3FE18FFFFFFFFFFFFFFFFFFC7FFFF13FFFFFFFFFFFFFFFFB3FFFFFE5FFFFFFFFFFFFFFFEDFFFFFFFDBFFFFFFFFFFFFFFF3FFFFFFFE5FFFFFFFFFFFFFFCFFFFFFFFF8FFFFFFFFFFFFFFBFFFFFFFFFEBFFFFFFFFFFFFEFFFFFFFFFFF5FFFFFFFFFFFFDFFFFFFFFFFFAFFFFFFFFFFFEBFFFFFFFFFFFD7FFFFFFFFFFD7FFFFFFFFFFFEFFFFFFFFFFFAFFFFFFFFFFFFF3FFFFFFFFFF3FFFFFFFFFFFFF9FFFFFFFFFE7FFFFFFFFFFFFFBFCFFFFFFFEFFFFFFFFFFFFFFCF1FFFFFFFBFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251 .mem_init2 = "FFFFFFFFFFF74FFFFFFFFFFFFFFFFFFFFFFE601FFFFFEBFFFFFFFFFFFFFFFB87FFFFFF7FFFFFFFFFFFFFFF502FFFFFCFFFFFFFFFFFFFFFF200FFFFFDFFFFFFFFFFFFFFFFA017FFFF7FFFFFFFFFFFFFFFFA01FFFFFBFFFFFFFFFFFFFFFF8003FFFE7FFFFFFFFFFFFFFFFD00FFFFEFFFFFFE3EE7FFFFFFD00BFFFAFFFFF43702EBFFFFFD003FFF9FFFF1C7FFFC17FFFFD001FFFFFFF79FFFFFFE8FFFFD005FFEBFFC1FFFFFFFFD3FFFD005FFE7FF2FFFF000FFF0FFFC005FFF7FEBFF8E4FA27FD3FFC007FFCFFDFF973FFF80FF1FFC005FFBFFFFC2FFFFFFBBF9FFD005FFDFFCE2FFFFFFFF2FE3FD003FFFFFF2FFFFFFFFFCBF5FD007FFBFFF3FFFFFFFFFF4FBFD";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251 .mem_init1 = "00BFEFFFFFFFFFFFFFFFD7EFD007FE7FFFFFFFFFFFFFFF7FFD01FFDFFFFFFFFFFFFFFFF8FBD03FFF7FFFFFFFFFFFFFFFC7BD04FFE7FFFFFFFFFFFFFFFEBED0FFFE7FFFFFFFFFFFFFFFF5CC6FFFF7FFFFFFFFFFFFFFFFA3AFFFFE7FFFFFFFFFFFFFFFFDFA7FFFFFFFFFFFFFFFFFFFFFFFADFFFEFFFFFFFFFFFFFFFFFFF43FFFF3FFFFFFFFFFFFFFFFFE81BFFFBFFFFFFFFFFFFFFFFFC003FFFBFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFF4001FFFDFFFFFFFFFFFFFFFFE00007FFDFFFFFFFFFFFFFFFFC0000FFFDFFFFFFFFFFFFFFFFC00005FFBFFFFFFFFFFFFFFFF800005FFEFFFFFFFFFFFFFFFFA00003FFCFFFFFFFFFFFFFFFF000002FFF7FFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251 .mem_init0 = "FFFFFFFFFF000000FFF7FFFFFFFFFFFFFFF4000017FF7FFFFFFFFFFFFFFE000001FFEBFFFFFFFFFFFFFFE000001FFF3FFFFFFFFFFFFFFE800000FFF7FFFFFFFFFFFFFFE8000007FFDFFFFFFFFFFFFFFE800000FFF9FFFFFFFFFFFFFFE000000FFFEFFFFFFFFFFFFFFE800000FFFEFFFFFFFFFFFFFFE000000FFFF7FFFFFFFFFFFFFF0000007FFE7FFFFFFFFFFFFFF000000FFFFBFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFF800001FFFFDFFFFFFFFFFFFFF8000017FFFAFFFFFFFFFFFFFF800000FFFFD7FFFFFFFFFFFFFD00002FFFFE7FFFFFFFFFFFFFD00002FFFFFBFFFFFFFFFFFFFC80003FFFFFDFFFFFFFFFFFFFE00005FFFFFAFFFFFFFFFFFFFE0";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_bit_number = 11;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203 .mem_init3 = "C002CFFFFFFFDFFFFFFFFFEFFC002CFFFFFFFD7FFFFFFFF8FF8000CFFFFFFFF5FFFFFFFEBFF0005DFFFFFFFFF3FFFFFF7FFE0005DFFFFFFFFFDFFFFFF7FFE0003CFFFFFFFFFF8FFFC7FFFE0003DFFFFFFFFFFFF87FFFFFC0017BFFFFFFFFFFFFFFFFFFF800079FFFFFFFFFFFFFFFFFFF8000F3FFFFFFFFFFFFFFFFFFF8001F3FFFFFFFFFFFFFFFFFFF8003E7FFFFFFFFFFFFFFFFFFF8027EFFFFFFFFFFFFFFFFFFFF000FDFFFFFFFFFFFFFFFFFFFF013F9FFFFFFFFFFFFFFFFFFFF04FF1FFFFFFFFFFFFFFFFFFFF11FE7FFFFFFFFFFFFFFFFFFFE47F9FFFFFFFFFFFFFFFFFFFFE1FE1FFFFFFFFFFFFFFFFFFFFF7FC7FFFFFFFFFFFFFFFFFFFFF7E2FFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203 .mem_init2 = "FFFFFFFFFFFF7CBFFFFFFFFFFFFFFFFFFFFFF72FFFFFFFFFFFFFFFFFFFFFFE47FFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAF7FFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203 .mem_init1 = "FFFFFFFFFFFFFFFFA600EEFFFFFFFFFFFFFFFFFF89FFFFB6FFFFFFFFFFFFFFFFDDFFFFFF9BFFFFFFFFFFFFFFF8FFFFFFFFBFFFFFFFFFFFFFFF3FFFFFFF015FFFFFFFFFFFFF8FFFFFFFE082FFFFFFFFFFFFE7FFFFFFFC1FFFFFFFFFFFFFFE7FFFFFFF83F3DFFFFFFFFFFF9FFFFFFFF07E053FFFFFFFFFFFFFFFFFFE0FC0C6FFFFFFFFFD7FFFFFFFC1F81F17FFFFFFFF8FFFFFFFF83F03F77FFFFFFFF9FFFFFFFF07E07E1FFFFFFFFF3FFFFFFFE0FC0FC167FFFFFFE7FFFFFFFC1F81F81CFFFFFFFEFFFFFFFF83F03F07E0FFFFFFDFFFFFFFF07E07E0389FFFFFFBFFFFFFFE0FC0FE1C27FFFFFF3FFFFFFFC1F81C43EA39FFFFE7FFFFFFF83F006C3F195FFFFF7F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203 .mem_init0 = "FFFFFF07E00CFFFFB2FFFFEFFFFFFFE0FC1AFFFFFE97FFFCFFFFFFFC1F873FFFFFF87FFFDFFFFFFF83F84FFE01FFD7FFFFFFFFFFF07F03FC0000FF9FFF9FFFFFFE0FC6FE00FC03EFFFFBFFFFFFC1F9BF83FFF81F67FF7FFFFFF83F5FC1FF1FF07D7FF7FFFFFF07C5F07D080F83D7FF3FFFFFE0F8BE0F91C0BE3C7FF3FFFFFC1F1FC80C55A4F1EDFF7FFFFF83E1FD803A1C418E5FEFFFFFF07DBCF64593CC88FBFFFFFFFE0FA7C700DE6C60C7FFEFFFFFC1F4FFEC14F3953E73FEFFFFF83E5DC384240C20E3DFFFFFFF07C3CF3C2372914639FE7FFFE0F87978EA2D47CC739FE7FFFC1F9FF39E6895B8673BFE7FFF83F3FE7F069FA1CB33EFEFFFF07E7CF594C1";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 11;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227 .mem_init3 = "0003FFFFFD7FFFFFFFFFFFFF4000BFFFFFFBFFFFFFFFFFFFF20007FFFFFFDFFFFFFFFFFFFF1001FFFFFFFAFFFFFFFFFFFFEF003FFFFFFFF7FFFFFFFFFFFDE803FFFFFFFEDFFFFFFFFFFF5E807FFFFFFFFEFFFFFFFFFFEBF40FFFFFFFFFDBFFFFFFFFF97F40FFFFFFFFFF6FFFFFFFFE7FFE1FFFFFFFFFFF9FFFFFFF9BFFA2FFFFFFFFFFFE3FFFFFC6FFFF5FFFFFFFFFFFDE1FFFC77FFFDFFFFFFFFFFFFFDF801FBFFFFF7FFFFFFFFFFFFFDD0BFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9025FFFFFFFFFFFFFFFFFFFFA00017FFFFFFFFFFFFFFFFFF20000013FFFFFFFFFFFFFFFFF00000002FFFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFC0000000000BFFFFFFFFFFFFF000000000002FFFFFFFFFFFFE000000000000FFFFFFFFFFFF00000000000003FFFFFFFFFFE00000000000003F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227 .mem_init1 = "FFFFFFFFFC00000000000001FFFFFFFFFF800000000000000FFFFFFFFFF0000000000000003FFFFFFFFE0000000000000003FFFFFFFFD0000000000000003FFFFFFFFC0000000000000001FFFFFFFFC0000000000000000FFFFFFFFC0000000000000000FFFFFFFE800000000000000007FFFFFFD000000000000000002FFFFFF00000000000000000003FFFFE80000000000000000007FFFFC00000000000000000000FFFF8000000000000000000007FFFC00000000000000000000FFFFC00000000000000000000BFFFC000000000000000000008001700000000000000000003A003F000000000000000000039FC37E000000000000000001FBFE27E0000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227 .mem_init0 = "00000000000001FBFA33F000000000000000003FFF97BFC0000000000000000FF7EBFFFC0000000000000000FFFF3FFFC0000000000000000FFFFBFF3F0000000000000003F3FAFFFDF0000000000000003EFFE7FFEF8000000000000007FFF3FFFF7C000000000000007FFF8FFFFBE00000000000000FFFF3FFFFDF00000000000003E7F07FFFFFFC0000000000007EFF13FFFFEFC000000000001FFF814FFFFF7F000000000001F9F014FFFFF3F800000000007F7F014FFFFF9FE0000000003FEFE015FFFFFCFF8000000007FDFC014FFFFFF7FF80000005FF9F8004FFFFFF7FFE800004FFFFE0004FFFFFFFFFFE7039FFFEFC000CFFFFFFEFFFFFFFFFFFBF";
// synopsys translate_on

// Location: M10K_X76_Y23_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275 .port_a_first_bit_number = 11;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275 .mem_init3 = "FFFFFFFFFFFFFFFFF1FFF3FFFFFFFFFFFFFFFFFFFF77FF3FFFFFFFFFFFFFFFFFFFFEBFF3FFFFFFFFFFFFFFFFFFFF3BFF2FFFFFFFFFFFFFFFFFFFFFCFFA7FFFFFFE578337FFFFFFF6FFEFFFFFFFC23F48B7FFFFFBAFFB3FFFFF97F9F3F60FFFFFFF7FEBFFFFE3FFCEFF7EFFFFFBB7FFBEFFFEFFFF119FFCBFFFDF7FB3FFFFF7FFE2FC7FF7FFFBFBFF1E7FE71FF8FDFBFFA7FFFD9FB7E7FD7EFEFE9F8FEF7FFBD9F35E7FA7E38FEE3EB8FEFFBD9F74D7FB8FE7E3FBFE7EA7FFDBF75D7F7EFE7EFFEBE7CF9F3DDF74AFFFF8BB1FFF8BB9FCF7FDF7DAFFFFC467FFFC467FEF7FDEFC7BFFF1BF5FFF1FFDFF77BDEEC77FFEFC7F7FCFCFC7F6FFDDFED3FF8FC7F1F8FC";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275 .mem_init2 = "1F9F9FB99FEF7F6FE3C7EEBE3C7CE6FFB3DEF7F8FEFF7E3FEFE7E3CFFBFDFB7FBE3FF8FFFBFF8FFCFFBFFD67FE8FFFEFE8FFFEFEAFFDFBFEFF58FFFF55CFFFF15CFFBF7DCFFFF7FFDFFF7FFD7F8DFBFF9DFFFF1FF5FFF1FF7F5CFFAFFEBFF47F7CFD47F7C7F587FF3FFFFFF7FDBF1F7F1BF1F1FFFFFFEFFFD7C3F3FC7E3F7FFFFFFFFFCFFF1FF8FFF7FF8FFFF7FFFFFF7FFFFFFFFFEFFFFFBF5FFFFFF9FFC7EBFFFC7FBFFDFBFFFFFFB01ED73001AD77001FDEFFFFE7023B9FC07369AC01FFFFFFF8F0EE6D6B0AE6D670DFFFFFFC7FFBA83B8F3A83BAF97FFFFF9FF16F00CEBE700AE6CFFFFFF9FF9AC002B9AC0023B8DFFF7DCFFFF00019FB0001FFBFFBF7DC";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275 .mem_init1 = "FFFD8001BFB80017FBFFFFBFEFF3C600777C4006758FFBFFD67F67501ACE7301DC50FFBFDFB7F95CC7B591DC6B7BEFFBBDEF7F0E6BAEE0F6BCFE08FB99FED7F035B3A803D9B980EFFDDFED3F00EEE2000CEEA00F7BDEED77F0037F40003FF400F7FDEFC7BF80EFFE000FFFE03F7FDF7DAFF015D358011DB783F3DDF74AFF0675ACE0673FC4FFFDBF75D7F9FCE6751DC4676FFBD9F74F7F8B5815CEB78157FFBD9F35E7FC6E0047CD600EFFFFD9FB7E7FFD8003FF98005FFFBFBFF1E7FFA00009FD002FFFFDF7FB3FFFFE4003FBA809FFFFBB7FFBEFFFFF00D6AE4BFFFFFFF7FEBFFFFFE319DF98FFFFFFBAFFB3FFFFFFEEFC27FFFFFFFF6FFEFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275 .mem_init0 = "FFFFFFFCFFA7FFFFFFFFFFFFFFFFFFF3BFF2FFFFFFFFFFFFFFFFFFFFEBFF3FFFFFFFFFFFFFFFFFFFF77FF3FFFFFFFFFFFFFFFFFFFF1FFF3FFFFFFFFFFFFFFFFFFFE1FFE7FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N6
cyclonev_lcell_comb \VGA_G~13 (
// Equation(s):
// \VGA_G~13_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275~portadataout  & ( 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227~portadataout  
// & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251~portadataout )))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251~portadataout )))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251~portadataout )))) ) ) 
// )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a251~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a203~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a227~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a275~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~13 .extended_lut = "off";
defparam \VGA_G~13 .lut_mask = 64'h02A252F207A757F7;
defparam \VGA_G~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N33
cyclonev_lcell_comb \VGA_G~49 (
// Equation(s):
// \VGA_G~49_combout  = ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (((\VGA_G~13_combout ))) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299~portadataout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347~portadataout ))))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323~portadataout  & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]))))) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a323~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a347~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a299~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(!\VGA_G~13_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~49 .extended_lut = "on";
defparam \VGA_G~49 .lut_mask = 64'h0F0F11DD0F0F0C0C;
defparam \VGA_G~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N9
cyclonev_lcell_comb \VGA_G~16 (
// Equation(s):
// \VGA_G~16_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \VGA_G~49_combout  & ( (\VGA_G~14_combout ) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \VGA_G~49_combout  & ( (\VGA_G~15_combout ) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( 
// \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\VGA_G~49_combout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & \VGA_G~14_combout ) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\VGA_G~49_combout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & \VGA_G~15_combout ) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\VGA_G~14_combout ),
	.datac(!\VGA_G~15_combout ),
	.datad(gnd),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\VGA_G~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~16 .extended_lut = "off";
defparam \VGA_G~16 .lut_mask = 64'h0A0A22225F5F7777;
defparam \VGA_G~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y21_N11
dffeas \VGA_G[3]~reg0 (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_G~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_G[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[3]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 12;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = "01F8367FFFFFFFF0000007E0343F83FEFFFFFFFF80EC007E0FC2D0001FFFFFFFF03C100FE1781E00006FFFFFFE07C080FE1FC08000017FFFFFA0F8040FE1FC0402680BFFFFFC1F8020FE1FC00156B01FFFFF43F81C07E1FC0027FD83FFFFF43F05307E080005FFF617FFFF03F03E07E034007FFFB0FFFFF87F0BE03F000002DFFD83FFFF07F0BE03F0080006FFE07FFFF87F0FF01F81000013FF83FFFF03F07F0078000000FFFA2FFFFC3F033000F00000027FA1FFFFC3F818000000071027FF1FFFF81F8020000001F001FFD07FFFE0F8040000003E0203BE8BFFFE07C080000007E010FEE07FFFF03C00000000FC0005FF87FFFE00780079000FC0E87FFC7F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = "FFB000001F0401FC1585FEC3FFF4000003E0201FC2F861583FFF8000007E0101FC5F003C02FFE000000FE0081FC5F800001FF803B000FC0F01FC3F800009FFC0F0400FC1181FC2F8001FFFE83F0001FC2F01FC1D83FA7FFE07E0001FC3F80FC0007DFFFFF07E0081FC3F807C010BFFFFFF0FC0701FC3F807E000FFFFFFE0FC1BC1FC0E003E0417FFFFFE0FC3F80FC0F000F000FFFFFFC1FC2FC0FC008000C03FFFFFFC1FC3FC07E000000005FFFFFFC1FC2FC03E000000017FFFFFFC0FC1F401F00000002FFFFFFFD0FC0B000F08000003FFFFFFFD0FE06000040000003FFFFFFFF07E0000000001E203FFFFFFFF83E0100000003E083FFFFFFFF81F02000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = "0FC041FFFFFFFFC0F080000000FC021FFFFFFFFA00E00000001F8000FFFFFFFFE000000E2001F8370FFFFFFFFC000003E0803F87D0FFFFFFFD0000007C0403F87F0FFFFFFFA000000FC0203F0BF0BFFFFFF0000001F80003F0BF0BFFFFFE81E2001F81E03F87E0FFFFFFD03E0803F82D03F81D0FFFFFFC0FC0403F87E01F81F0FFFFFFA0FC0203F83F01F80007FFFFF81F80003F83F00FC0217FFFFFC1F81703F85F007C040FFFFFF43F87D03F80D003E082FFFFFF43F87F01F81E000E207FFFFFFC3F0BF01F801000000FFFFFFFC3F0BF00FC02020001FFFFFFF43F87E007C001D0003FFFFFFF43F81D003E082F4009FFFFFFFC1F81F000E001FBFE7FFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = "C1F8000800005FF33FFFFFFFFE0FC02120000FFFFFFFFFFFFFC07C040D00027FFFFFFFFFFFFF03E082F400DFFFFFFFFFFFFFE80E207F9FEFFFFFFFFFFFFFFFC0000BFF35FFFFFFFFFFFFFFFE00017FFFFFFFFFFFFFFFFFFFD0003FFFFFFFFFFFFFFFFFFFFF4009FFFFFFFFFFFFFFFFFFFFFBFE7FFFFFFFFFFFFFFFFFFFFFF33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF237FFFFFFFFFFFFFFFFFFFFF04E6FFFFFFFFFFFFFFFFFFFFD4F8BBFFFFFFFFFFFFFFFFFFF2872BCFFFFFFFFFFFFFFFFFFE40857B7FFFFFFFFFFFFFFFFF6895005DF";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = "F1F43FFFFFFFFFFFFFFFFFFEFFFF8FFFFFFFFFFFFFFFFFFFF7FF83FFFFFFFFFFFFFFFFFFFFDFCCFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCEFFFFFFFFFFFFFFFFFFFFFFC0E1FFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFF3FFFFFFE7FFFE7FFFFFFFFFFFFFFFFFFDFFFFF7FFFFFFFFFFD7FFFFFFBFFFFFCFFFFFFFFFFE1FFFFFFFFFFFFE7FFFFFFFFF83FFFFFFFFFFFFF7FFFFFFFFF01FFFFF9FFFFFFFFFFFFFFFFF03FFFFFBFFFFFFFBFFFFFFFFE03FFFFFFFFFFFFFCFFFFFFFFC01FFFFF7FFFFF3FEFFFFFFFFC03FFFFEFFFFFFBFEFFFFFFFFC03FFFFEFFFFFE1F873FBFFFFC01FFFFFFFFFFF782C0006FFFC07FFFFDFFFFFD327800007FFC03FFFF9FFFFFDBFFCC0400BFC07FFFF9FFFFFCBFEFFFFC03F81FFFFFDFFFFFD";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = "BEA7FFFFE0783FFFFF9FFFFFD3FFFFFFFF01C3FFFFF9FFFFFF7FFBFFFFFE047FFFFF9FFFFFE1FFFFFFFFF90FFFFFFDFFFFFF8FFFFFFFFF8E7FFFFF9FFFFFF4FFFFFFFFF10FFFFFF9FFFFFFABF3FFFFF805FFFFFFDFFFFFFE7F7FFFF804C3FFFFFDFFFFFFFFF7FFFE03FD1FFFFFCFFFFFFFFF7FFFC0FF99FFFFFEFFFFFFFFEFFFF85FF9C7FFFFE7FFFFFFFFFFFE07FF9E3FFFFF7FFFFFFFDFFFC1FFF3F3FFFFF3FFFFFFFDFFF07FFF3FBFFFFF9FFFFFFFBFFE0FFFF3FCFFFFFFFFFFFFF7FFC3FFFF3FCFFFFFEFFFFFFFFFF83FFFF3FDFFFFFF7FFFFFF2FF0FFFFF9FCFFFFFF9FFFFFEE7E1FFFFFDFCFFFFFFEFFFFF8F9E3FFFFF8FDFFFFFFF9FFFF3FD83FFFFFE";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = "FDFFFFFFFDFFFC7FE6FFFFFFE7DFFFFFFFFFFE0FFDCFFFFFFF3CFFFFFFFF0003FFBDFFFFFFF9DFFFFFFFC801FFF1EFFFFFFFCCFFFFFFF9FFFFFF3A7FFFFFFE5FFFFFFFBFFFFFE7BFFFFFFFF9FFFFFFFBFFFFFDE77FFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFF5FFF9FFFFFFFFFFFFFFE7FFFFBF3FBFFFFFFFFFFFFFFFFFFFFBFFFDFFFFFFFFFFFFFFFFFFFFBFFFDFFFFFFFFFFFFFFEFFFFF0FFFDFFFFFFFFFFFFFFCFFFFFD7FFCFFFFFFFFFFFFFFCFFFFFABFFDFFFFFFFFFFFFFFCFFFFFD21FDFFFFFFFFFFFFFFCFFFFFE83FDFFFFFFFFFFFFFFEFFFFFFBDFCFFFFFFFFFFFFFFEFFFFFFFFFDFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FF";
// synopsys translate_on

// Location: M10K_X41_Y53_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 12;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = "FFFFFFFFFFFFFFFE28076E11FFFFFFFFFFFFFFFFEC06C0B2A3FFFFFFFFFFFFFFFC083A3106CFFFFFFFFFFFFFFF412967EB9EFFFFFFFFFFFFFFF87C8DD90C77FFFFFFFFFFFFFF8E2873B938EFFFFFFFFFFFFFD0642121BC89BFFFFFFFFFFFFD3089C4F99C55FFFFFFFFFFFFED306C530979DFEFFFFFFFFFFD3D1CCE2942A78AFFFFFFFFFF9901D7ACD9B61983FFFFFFFFFD6D7AF75E30C2FB0FFFFFFFFFC503C2B943CC88F07FFFFFFFFB6AB95E2FDD98DB8DFFFFFFFF20E46E6FE3974BBC1FFFFFFFFB3D4A62D993342D03FFFFFFFFF05FB98624BA67C83FFFFFFFF47A3D480657C19C1FFFFFFFFFE70F2B81828486BFFFFFFFFFF94325D04452C27FFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = "FF26E3090667A883FFFFFFFFFFF4A0130083E85B3FFFFFFFFFFFDCA6381598D1A7FFFFFFFFFFF349EDC04F89247FFFFFFFFFFF15FBCE033A4C7FFFFFFFFFFFFF4E746039404DFFFFFFFFFFFFB191B10BA544BFFFFFFFFFFFF867FC159F3A4DFFFFFFFFFFFFF46F42085580FFFFFFFFFFFFFCEC86AAF8841FFFFFFFFFFFFFD142388EC21F7FFFFFFFFFFFFE0528A0E28FF7FFFFFFFFFFFFEA0EE3097794DFFFFFFFFFFFFF5674407ABE4E3FFFFFFFFFFFFEA7B84D804B3DFFFFFFFFFFFFFD3188C5F2494FFFFFFFFFFFFB1ABACEBD190E7FFFFFFFFFFFEDE11B418A1827FFFFFFFFFFFEC1A7907DB7C1FFFFFFFFFFFFCD3D4112B57E03FFFFFFFFFFFF83C08B5C";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = "05F07FFFFFFFFFFFF31AD838D18F02FFFFFFFFFFFFFCBEF0A2E02807FFFFFFFFFFFD489AE88401807FFFFFFFFFFFEC0E6620800007FFFFFFFFFFFE5846075800003FFFFFFFFFFFF9C4BC3BC08807FFFFFFFFFFFFCD24EF1A0F401FFFFFFFFFFFFF9A125020FE41FFFFFFFFFFFFFE56CC0203F92FFFFFFFFFFFFFFFF418000FF17FFFFFFFFFFFF3FF80D000FFC7FFFFFFFFFFFFBFFC03A001FCFFFFFFFFFFFFFBFF807F401F7F0D9FFFFFFFFFBD0000FE80FFA286FFFFFFFFFB800003FE47FF002FFFFFFFFFB0000017DFFFBFE2FFFFFFFFF30000002FFFFB7F1FFFFFFFFFB8023801DEFF76E1FFFFFFFFFB807FF8077FDFCA3FFFFFFFFFB803FEFF7E3AF0C7FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = "FFFFFFF3C01FFFFFF79B4BFFFFFFFFFFFE00FF79FBF5387FFFFFFFFFFFF80FFF411DAA1FFFFFFFFFFF9FC03FFCB149F7FFFFFFFFFFFDFA009FF79BD1FFFFFFFFFFFF9FE000C061C22FFFFFFFFFFFFDFE0000013DE1FFFFFFFFFFFFC800000017AD3FFFFFFFFFFFFE00000005D7F7FFFFFFFFFFFFE0000004FB577FFFFFFFFFFFFF0000F1FA7CCFFFFFFFFFFFFFF007FFFFD759FFFFFFFFFFFFFF803FFFF9D67FFFFFFFFFFFFFFD47FFFEBCDFFFFFFFFFFFFFFFD82FFFF9A67FFFFFFFFFFFFFFEB0F6FFFA2FFFFFFFFFFFFFFFF740FFDF5FFFFFFFFFFFFFFFFF3D01F07EBFFFFFFFFFFFFFFFFD000079CFFFFFFFFFFFFFFFFFC0002B8FFFFFFFFFFFFFFFFFFEC7";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 12;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180 .mem_init3 = "FFD60F03FE8001FFC4183200FFC3E0F03FE8003FF883C18E4870476F03FE8007FF900904A10001E0F037F800FFF20054442000320F027E801FFC20C076C00002FEF02FF803FF8C1F119B00003E8701FF007FF040C40CF8000360F07FF00FFE1801661F00003F2F0FFFC1FFC1004291C00003F9F0DFF43FF8307F02100000749E04FFC7FF020F8E0400000B0BE03FF8FFE0600C54000000E05E19FFCFFC0410780000001FBFC0DFFCFF8041FE600000037C3C03FFEFF0043C780000001C03C33FFEFE0183FF8000000020381FFFEFC0083FF9000000319F87FFFEF80007CBB0000001B8F02FFFEF00307C7E000008400F0CFFFF600307C05800012C50004FFFE6";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180 .mem_init2 = "0030FFF7000024276019FFFFE0020F83C80004331380DFFFFA0060F0FF400004F0783FFFFFA0160F0E6000002FC0857FFFFF0320F31A80017001003FFFFFD0760FA1BC002810580EFFFFFD0F00F81F00028863C14FFFFFC3F40F42C00008C10809FFFFFFBF40F83540060E4801FFFFFFE9F40F826000A223C077FFFFFF1F40F804400AF41C0CFFFFFFFCF40FC0AC02A308819FFFFFFF8F407C2621FAE38031FFFFFFFCF207E08CE5841C07FFFFFFFFD4607E049ECCA9C0CFFFFFFFFF6203F00150938808FFFFFFFFF6A03F9805CC3801BFFFFFFFFF3A01FE6003D180A3FFFFFFFFFD100FF4027F90167FFFFFFFFFFB007FF037F801DFFFFFFFFFFFD803FFFE7F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180 .mem_init1 = "00B7FFFFFFFFFFFE800FFFE7C00E7FFFFFFFFFFFFC003FFFE005FFFFFFFFFFFFFEE000FFF00167FFFFFFFFFFFFF90000000058FFFFFFFFFFFFFFB8000000179FFFFFFFFFFFFFFDA0000005F7FFFFFFFFFFFFFFC580000269FFFFFFFFFFFFFFFFD7000339FFFFFFFFFFFFFFFFF867FE3EBFFFFFFFFFFFFFFFFFF7FBF67FFFFFFFFFFFFFFFFFFF959A1FFFFFFFFFFFFFFFFFFFFFEF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180 .mem_init0 = "FFFFFFFFFFFFFF83F87FFFFFFFFFFFFFFFFFFFFCFF43FFFFFFFFFFFFFFFFFFFE017C7FFFFFFFFFFFFFFFFFFF4007C7FFFFFFFFFFFFFFFFFFE8303C7FFFFFFFFFFFFFFFFFFF0E4347FFFFFFFFFFFFFFFFFFF17A147FFFFFFFFFFFFFFFFFFF1FF00FFFFFFFFFFFFFFFFFFFF1FE00FFFFFFFFFFFFFFFFFFFD1FF80FFFFFFFFFFFFFFFFFFFF0FF817FFFFFFFFFFFFFFF5EBF17F80FFFFFFFFFFFFFFFDC07E07F03FFFFFFFFFFFFFFFA001F8EE05FFFFFFFFFFFFFFEC00058380FFFFFFFFFFFFFFFD00002C0017FFFFFFFFFFFFFFE01D812000FFFFFFFFFFFCFEFA078009C03FFFFFFFFFFE603B41F8107F83FFFFFFFFFFC000583F0087FC7FFFFFFFFFFE000003F00";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N54
cyclonev_lcell_comb \VGA_G~18 (
// Equation(s):
// \VGA_G~18_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180~portadataout  & ( 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132~portadataout  
// & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156~portadataout ))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108~portadataout ) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156~portadataout  & 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180~portadataout 
//  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108~portadataout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156~portadataout )))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~18 .extended_lut = "off";
defparam \VGA_G~18 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \VGA_G~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "F03FFFE000000000107FFFFFFE07FFF0000000000003FFFFFFC1FFFC0000000000003FFFFFF03FFF00000000000003FFFFFE07FFE00000000000020FFFFFC07FF800000000000010FFFFF82FFE000000000000000FFFFF83FFC0000000000000007FFFF07FF80000000000000003FFFF0FFE00000000000000003FFFE1FFC00000000000000001FFFC1FF800000000000000023FFFC1FF000000000000000023FFF83FE000000000000000000FFFC3FC000000000000000011FFF87F8000000000000000011FFF87F0000000000000140000FFF8FF00000000000000000007FF07E0000000000000400008FFF8FC0000000000000000008FFF0FC00000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "008400007FF0F800000000000000000007F18F800000000000010000003F007800000000000001000043E10F800000000000000000003830700000000000002000000707870000000000000020000460F830000000000000000000400FC30000000000000400000401F83000000000000044000000FFE3000000000000003002802FFE0000000000000000000007FFE0000000000000000000007FFE2000000000000000000003FF80000000000000042000001FFC4000000000000042085300FF84000000000000000001C00FF80000000000000002003FA03F0000000000003C02010FFE03F0000000000007A000107FF01F0000000000003E00100FFF81F8";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "800000000003E01020FFFD0F0000000000003E00020FFFF870000000000003C00840FFFF078800000000007C00002FFFF430000000000005D00402FEFF038000000000007D00002FFFF878000000000005D00120FF7F878000000000001E00022FFFFC3C000000000000E80001FFBFA18000000000003F800107FFFA1C200000000000F800107FDFA3C000000000001FA0000BFFFA1E0000000000007F00005FEFA1F0800000000003E80000FFFC3F0000000000005FC00007F7C7F8000000000000F80020BFFC7F8200000000000FE00001FB87FC10000000000078F00007F03FE08000000000069F8040DD07FF00000000000010FC0001787FFC1000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "001FC0000807FFE0000000000001FC0860087FFF0000000000000FC007800FFFF000000000000178007C00FFFF8040000000000F001FF01FFFFF0200000000000003FFC1FFFFF0000000000000107FFFBFFFFFC00000000000000FFFFFFFFFFF00000000000041FFFFFFFFFFFC0200000000001FFFFFFFFFFFE00C0000000003FFFFFFFFFFFF801800000201FFFFFFFFFFFFFE00200001003FFFFFFFFFFFFFFA00170E800FFFFFFFFFFFFFFFEC00000003FFFFFFFFFFFFFFFFE8000001FFFFFFFFFFFFFFFFFFF000017FFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 12;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "FFFFFF9FFFFFFFFFFFFFFE7FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFF7FFFFFFFFFFFFFFFBFFFFFFFF7FFFFFFFFFFFFFFF9FFFFFFFEFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFDFFFFFFFFFFFFFFFFE7FFFFFFBFFFFFFFFFFFFFFFFFBFFFFFF3FFFFFFFFFFFFFFFFF9FFFFFEFFFFFFFFFFFFFFFFFFF7FFFFBFFFFFFFFFFFFFFFFFFF9FFFE3FFFFFFFFFFFFFFFFFFFC7FF8FFFFFFFFFFFFFFFFFFFFF600BFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFD7EBFFFFFFFFFFFFFFFFFFFFCC039069BFFFFFFFFFFFFFFFF20000FF81FFFFFFFFFFFFFFFE016027ECBFFFFFFFFFFFFFFF8400007FDEFFFFFFFFFFFFFFFB80E02922BFFFFFFFFFFFFFFF60660688BFFFFFFFFFFFFFFFE61DFC299FFFFFFFFFFFFFFFF9C3FF026FFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "FF4C3FFB7FFFFFFFFFFFFFFFFFF9C3FF073FFFFFFFFFFFFFFFFF983FF0F7FFFFFFFFFFFFFFFFF9C1FF7CFFFFFFFFFFFFFFFFFD181FDF9FFFFFFFFFFFFFFFFFF3C07FFFFFFFFFFFFFFFFFFFF33807FFFFFFFFFFFFFFFFFFFE7380FF6FFFFFFFFFFFFFFFFFF2380FC1FFFFFFFFFFFFFFFFFEF300FC7FFFFFFFFFFFFFFFE1FE700FAFFFFFFFFFFFFFFFFE1DC602F1FFFFFFFFFFFFFFFFE1DCE00E3FFFFFFFFFFFFFFFFEDF8E01C5FFFFFFFFFFFFFFFFEDF1C01C3FFFFFFFFFFFFFFFFEDE380D87FFFFFFFFFFFFFFFFE94380307FFFFFFFFFFFFFFFFD8CF0071FFFFFFFFFFFFFFFFFD08F01E0FFFFFFFFFFFFFFFFFD29E0361FFFFFFFFFFFFFFFFFC91C0361FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "FFFFFFFFFFFC11C01C3FFFFFFFFFFFFFFFFFE53C01C3FFFFFFFFFFFFFFFFFFF3C0187FFFFFFFFFFFFFFFFFE738198FFFFFFFFFFFFFFFFFFFF38018FFFFFFFFFFFFFFFFFF93780107FFFFFFFFFFFFFFFFF8A701F07FFFFFFFFFFFFFFFFF82700F1FFFFFFFFFFFFFFFFFFB270031FFFFFFFFFFFFFFFFFFA2703E0FFFFFFFFFFFFFFFFFFBAF03F0FFFFFFFFFFFFFFFFFFBA703E0FFFFFFFFFFFFFFFFFFAA707E0FFFFFFFFFFFFFFFFFFAA707E0FFFFFFFFFFFFFFFFFFBA60FE1FFFFFFFFFFFFFFFFFFBA60FE1FFFFFFFFFFFFFFFFFFBA60FE1FFFFFFFFFFFFFFFFFFBA70FE0FFFFFFFFFFFFFFFFFFBA607C0FFFFFFFFFFFFFFFFFF9A707C0FFFFFFFFFFFFFFFFFF9";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "A707C0FFFFFFFFFFFFFFFFFF9A707C0FFFFFFFFFFFFFFFFFF9A787C0FFFFFFFFFFFFFFFFFF8A7C3C0FFFFFFFFFFFFFFFFFF8A3C3C0FFFFFFFFFFFFFFFFFF823C3C0FFFFFFFFFFFFFFFFFFB21E3C0FFFFFFFFFFFFFFFFFFAB1E3C0FFFFFFFFFFFFFFFFFFA31F3C2FFFFFFFFFFFFFFFFFFF31F3C67FFFFFFFFFFFFFFFFFDB1E3C77FFFFFFFFFFFFFFFFFC53E3E77FFFFFFFFFFFFFFFFFC91E3EF7FFFFFFFFFFFFFFFFFCF1E3EFBFFFFFFFFFFFFFFFFFD12C3E73FFFFFFFFFFFFFFFFFD11C3E71FFFFFFFFFFFFFFFFFD81C3F69FFFFFFFFFFFFFFFFFFD9E3F29FFFFFFFFFFFFFFFFFED9E1F3CFFFFFFFFFFFFFFFFFEDCF9FBCFFFFFFFFFFFFFFFFFC1CF9FB87FFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "FFFFFFFFFFFFE1CF99B87FFFFFFFFFFFFFFFFE1F780F0BFFFFFFFFFFFFFFFFF3C380507FFFFFFFFFFFFFFFFF3E7C0105FFFFFFFFFFFFFFFFF3E6C0203FFFFFFFFFFFFFFFFFFE7E0202FFFFFFFFFFFFFFFFFFFBF0103FFFFFFFFFFFFFFFFFFF8F8100FFFFFFFFFFFFFFFFFFFDF8087FFFFFFFFFFFFFFFFFFFDFF8037FFFFFFFFFFFFFFFFFFEFFC433FFFFFFFFFFFFFFFFFFE7FE037FFFFFFFFFFFFFFFFFFFBFF233FFFFFFFFFFFFFFFFFFF9FF911FFFFFFFFFFFFFFFFFFFCFFC13FFFFFFFFFFFFFFFFFFFE6FF51FFFFFFFFFFFFFFFFFFFF97FF3FFFFFFFFFFFFFFFFFFFF83FC5FFFFFFFFFFFFFFFFFFFFF5F9CFFFFFFFFFFFFFFFFFFFFF9F33FFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "FFFFFFEF25FFFFFFFFFFFFFFFFFFFFFE833FFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "FFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFE3F8BFFFFFFFFFFFFFFFFFFFF47FC3FFFFFFFFFFFFFFFFFFE0E000E3FFFFFFFFFFFFFFFFFB618E8067FFFFFFFFFFFFFFFF596FFEA8C3FFFFFFFFFFFFFFE60FFFFF01BFFFFFFFFFFFFFFB9FFFFFFEA6FFFFFFFFFFFFFFBFFFFFFFFD5AFFFFFFFFFFFFC43FFFFFFFFE69FFFFFFFFFFFA9FFFFFFFFFF9BFFFFFFFFFFFF5FFFFFFFFFFC63FFFFFFFFFF2BFFFFFFFFFFF0D7FFFFFFFFF47FFFFFFFFFFFF367FFFFFFFEAFFFFFFFFFFFFE6EBFFFFFFFB5FFFFFFFFFFFFF9187FFFFFFB3FFFFFFFFFFFFFF237FFFFFF2FFFFEFF7FFFFFFFD4DFFFFFFC7FFF381B7FFFFFFFBB7FFFFF4FFFECFF89FFFFFFFE4BFFFFF8FF";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 12;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "F871870FFFFFFFFB6FFFFC9FFF58BD4E5FFFFFFFE11FFFF5FFE33245B8FFFFFFFFABFFFF3FFD757F4ECBFFFFFFFD7FFFD7FFCFBFFEBB1FFFFFFFEB7FFC7FFBFBFFFE9AFFFFFFFF57FFEFFF53CD9FE4C7FFFFFFF89FF27FFE7E005F867FFFFFFFD7FF37FF2FFFF9FE33FFFFFFFE5FF07FE6FFFFE7E95FFFFFFFE3FF8FFE4FFFFF8ED9FFFFFFFF2FF0FFF5FFFFFE86BFFFFFFFF4FF4FFE7FFFFFF339FFFFFFFF980DFFF7FFFFFF9ABFFFFFFFF980DFFF7FFFFFF9ABFFFFFFFF9804FFE7FFFFFFBB9FFFFFFFF9800FFF5FFFFFFC6BFFFFFFFF4FF8FFE4FFFFFFFD9FFFFFFFF2FF07FE6FFFFFFF95FFFFFFFE3FF37FF2FFFFFFF33FFFFFFFE5FF27FFE7FFFFFE67FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "FFFFFD7FFEFFF53FFFFFCC7FFFFFFF89FFC7FFBFFFFFF9AFFFFFFFF57FFD7FFCFFFFFFB1FFFFFFFEB7FFF3FFD77FFFECBFFFFFFFD7FFFF5FFE33FFDB8FFFFFFFFABFFFC9FFF58BD4E5FFFFFFFE11FFFF8FFF871870FFFFFFFFB6FFFFF4FFFECFF89FFFFFFFE4BFFFFFC7FFF381B7FFFFFFFBB7FFFFF2FFFFEFF7FFFFFFFD4DFFFFFFB3FFFFFFFFFFFFFF237FFFFFFB5FFFFFFFFFFFFF9187FFFFFFEAFFFFFFFFFFFFE4EBFFFFFFFF47FFFFFFFFFFFF367FFFFFFFF2BFFFFFFFFFFF0D7FFFFFFFFFF5FFFFFFFFFFC63FFFFFFFFFFA9FFFFFFFFFF9BFFFFFFFFFFFC43FFFFFFFF669FFFFFFFFFFFFBFFFFFFFFD5AFFFFFFFFFFFFFB9FFFFFFEA6FFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "E60FFFFF01BFFFFFFFFFFFFFFF596FFEA8C3FFFFFFFFFFFFFFFB618E8067FFFFFFFFFFFFFFFFE0E000E3FFFFFFFFFFFFFFFFFFF47FC3FFFFFFFFFFFFFFFFFFFFE3F8BFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFF000017FFFFFFFFFFFFFFFFFE80000017FFFFFFFFFFFFFFFEC00000003FFFFFFFFFFFFFFFA0013FC800FFFFFFFFFFFFFFE002BFFFF803FFFFFFFFFFFFF8017FFFFFB01FFFFFFFFFFFFE003FFFFFFF803FFFFFFFFFFFC03FFFFFFFFE01FFFFFFFFFFF00FFFFFFFFFF81FFFFFFFFFFC01FFFFFFFFFF80FFFFFFFFFF007FFFFC0000FF07FFFFFFFFF03FFFFC000000F83FFFFFFFF807FFFE00000001C0FFFFFFFF007FFF800000000607FFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N12
cyclonev_lcell_comb \VGA_G~19 (
// Equation(s):
// \VGA_G~19_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84~portadataout )) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12~portadataout ) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84~portadataout )) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12~portadataout ) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~19 .extended_lut = "off";
defparam \VGA_G~19 .lut_mask = 64'h222205AF777705AF;
defparam \VGA_G~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_bit_number = 12;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300 .mem_init3 = "FFFD800001FFFFEFFD4006FFFFFFF000007FFFFF5FA6006FFFFFFB00000FFFFFFBFF8007FFFFFF600001FFFFFFFFFE006FFFFFEC00003FFFFFFFFEB004FFFFFE800007FFFFFFFFEB005FFFFF980000FFFFFFFFFF4005FFFFFF00001FFFFFFFFFF100DFFFFF200003FFFFFFFFFF200DFFFFF600007FFFF03FFFF880BFFFFF40000FFFFA02FFFF801BFFFFEC0001FFFE000FFFF801BFFFFE80001FFFC0007FFF8017FFFFD80003FFF00001FFF803FFFFFD02007FFE00001FFF8067FFFFB06007FFC00001FFF80CFFFFFB0580FFF800000FFF81BFFFFF20701FFF000000FFF837FFFFF60001FFE000000FFF86FFFFFE40003FFE000000FFF9FFFFFFE40003FFC000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300 .mem_init2 = "000FFFB3FFFFFFC0037FF8000000FFF77FFFFFEC0037FF8000000FFEFFFFFFFC8001FFF0000000FFDBFFFFFFE8000FFF0006000FF9FFFFFFFF8001FFE000E000FF3FFFFFFFD8001FFE001F001FE5FFFFFFF90001FFC003F001FEFFFFFFFF90003FFC007E001FCFFFFFFFFD0003FFC007E003F9FFFFFFFF90003FF8007C003FAFFFFFFFFD0007FF8007800DF1FFFFFFFFD0007FF8003000FE7FFFFFFFFD0007FF80000007EFFFFFFFFFD0017FF8000000ECFFFFFFFFFD0017FF80000007DFFFFFFFFF9000EFF800000138FFFFFFFFF9000DFF8000003FAFFFFFFFFFD000EBF8000007F3FFFFFFFFFD800FBF800000FE7FFFFFFFFFF800FDF800001FEBFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300 .mem_init1 = "FE800FFF800003FCFFFFFFFFFFEC00FFFC00007FDFFFFFFFFFFEC01FFFE0000FFBFFFFFFFFFFF402FFFF0003FF3FFFFFFFFFFF603FFFF800FFE5FFFFFFFFFFFB003FFFA03FFCFFFFFFFFFFFF981FFFFE07FFDFFFFFFFFFFFFEC07E1FFFFFFAFFFFFFFFFFFFF607F2FFFFFF3FFFFFFFFFFFFF307F3FFFFFE7FFFFFFFFFFFFF987E6DFFFF9FFFFFFFFFFFFFFE6FFDFFFFF2FFFFFFFFFFFFFFF3BFFFFFFE7FFFFFFFFFFFFFFFCEFFFFFF8FFFFFFFFFFFFFFFFFB3FFFFE27FFFFFFFFFFFFFFFFAE7FFF8FFFFFFFFFFFFFFFFFFF707F87FFFFFFFFFFFFFFFFFFFFF0079FFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFCDFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324 .port_a_first_bit_number = 12;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324 .mem_init3 = "034444000888D05E99F67FFD00308880001108075FBF7FFFF0021111000221E076EF97FFFD00222000044432053BE7FFFFF002444000088BC013FBFFFFFD0000880001116C0E3EFFFFFFD000110000222280E7FBFFFFFE001220000444F816FFBFFFFFE001840008888403696DFFFFFF801880011110D03DBD7FFFFFE801900002221907FFDDFFFFFF801000044441A0F3F3DFFFFFF00080000888923F7BE6FFFFFF000C0001111744AF6CBFFFFFF4008000222220DA769EFFFFFFC00000044447A3BE7737FFFFF80060088889F7F2EDA7FFFFFFE0040111111EF837B6FFFFFFF80030022223FE837B36FFFFFFF00200444437A03B39FBFFFFFC0018888888E8";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324 .mem_init2 = "031FDE9FFFFFF8000111110C002AFF33FFFFFFC00C2222220002EFFF7FFFFFF800644444440069FFFFFFFFFFC00208888880035FFFFFFFFFFD00011111100001FFFFFFFFFFF8010222220001FFFFFFFFFFFF4006444440007FFFFFFFFFFFFC00308880000FFFFFFFFFFFFFC80111100000FFFFFFFFFFFFFFC00A2220001FFFFFFFFFFFFFFD002044000F7FFFFFFFFFFFFFEC01C08002CFFFFFFFFFFFFFFF70050000BBFFFFFFFFFFFFFFFD401A00DF7FFFFFFFFFFFFFFFF580679F3FFFFFFFFFFFFFFFFFE1E0FF87FFFFFFFFFFFFFFFFFFEE002FFFFFFFFFFFFFFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC00FFFFFFFFFFFFFFFFFFFFE07FC1FFFFFFFFFFFFFFFFFFFA7FBFCFFFFFFFFFFFFFFFFFFF3E000F3FFFFFFFFFFFFFFFFFCF00001C7FFFFFFFFFFFFFFFFB80000077FFFFFFFFFFFFFFFEE0000001BFFFFFFFFFFFFFFF980000000CFFFFFFFFFFFFFFF70000000067FFFFFFFFFFFFFEC20";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324 .mem_init0 = "00000033FFFFFFFFFFFFFB8580000001FFFFFFFFFFFFFE708800000019FFFFFFFFFFFFCC0000000000DFFFFFFFFFFFFD800000000006FFFFFFFFFFFFB000000000002FFFFFFFFFFFF60000000000033FFFFFFFFFFCC000000000001BFFFFFFFFFF980000000000019FFFFFFFFFFB00000000000009FFFFFFFFFD60000000000000FFFFFFFFFF9C0000000000000DFFFFFFFFE3800000000800005FFFFFFFFEE000000000400004FFFFFFFFB8000000000FC0004FFFFFFFF70000001DF8780005FFFFFFFCC000000BF7A210006FFFFFFF98000005FF3F8A0007FFFFFFF3000001FFFBF958006FFFFFFF6000003FFFD7E88006FFFFFFEC000007FFFFBFC4006FFF";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348 .port_a_first_bit_number = 12;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9FFFFFFFFFFFFFFFFFFFFFEE000FFFFFFFFFFFFFFFFFFFF5E0FF8FFFFFFFFFFFFFFFFFF9C0779F3FFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348 .mem_init1 = "FFD401A00DF7FFFFFFFFFFFFFFF70050040BBFFFFFFFFFFFFFFEC01C00882CFFFFFFFFFFFFFFD002001110FFFFFFFFFFFFFFFC00A0022221FFFFFFFFFFFFFC80100044440FFFFFFFFFFFFFC00300008888FFFFFFFFFFFFF400E0111111137FFFFFFFFFFF80100022222219FFFFFFFFFFD0000004444446DFFFFFFFFFFC0020008880883EFFD7FFFFFF0006001110C113E7FBBFFFFFFC00C002221E8237FEC9FFFFFF80000044437E03D3DDBFFFFFC001800888BC783DFF6FFFFFFD002011111195A36BDDFFFFFF80030022221FEF27FFDFFFFFFE0040044444FBB3ED737FFFFF8006008888824DAFFEAFFFFFF40000111111346BD6CEFFFFFF40080222222381";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348 .mem_init0 = "A739FFFFFFF000C04444440E0BBFFDFFFFFF000808888889E07CB7FFFFFFF801001111110703BBDDFFFFFE801822222220D80CD6FFFFFFF8018444444406817BE9FFFFFE001888888880380A3EFFFFFFC001111111000740BBEBFFFFFD00022222220014031DBFFFFFD0004444444003E05757FFFFFF0020888888001A07317FFFFFD0021111110001D07BBFF8FFFF002222222000468777F9EFFFD0034444440008EC4DEEBB3FFD003088888000136B3FFDCBFFF00311111100021871D1F3FFFF00322222000445BEBC43ABFFF00344444000088FDF77BEFFFF00308888000111E76EFB7FFFF003111100002235EBDDFD7FFF0032222000444E85CFBDFFFFD0";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276 .port_a_first_bit_number = 12;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276 .mem_init3 = "FFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFF5FFFBFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFE37FE0FFFFFFFB7FFF7FFFFFEBEC05097FFFFFBF7FAFFFFFF8FFA0E07EFFFFFBBFFAFFFFFFFFFC1037F1FFFFFBFFBFFFFFBFFFF2E5FFF7FFFFFFFBDFFFF77FFED007FFBFFFFFFFFFF7FC01FFB0203FF87FFBFDFFFD7FA80FEC0806FEC7FFBFFFFFDFFE01B806E01B804FFFFDFFFDBFF80601BFB0601B7FFFFFFEFFFFEC080FFEC082FFFFFFFFEABFFFB441FFFB441FFFFFFFFFEBFFFCB97FFFCB97FFF7FFEFE6BFFF040DFFF000DFF6FBFDEEFBFFE03037FC03807FBFBFDEEDFFFB00601FB00";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276 .mem_init2 = "601FDFFDFFEDFF6C03D80EC03D82E8FFDFDEFBF006FF01B06FE01B2F7FFFFFFF41BFF8041BFF8042FFEFFF77F16FFFEC16FFFEC14EFDFFDF7FA0FFFF6A0FFFF6A2FFFF7DFFF007FFD8007FFD802FFBFFFEFFC0DFF40C0DFF6042BFCEFA5FF4037C034037C035AFFF9FFDFFF60D80DF60180DF5FFFFF7FBFFD80C03FD80C07FFFFFFFFFEFFF6000FFF0000FFFFFFFEFFFBFFE01FFFFE01FFFFFCFFDFFFF0038040003804003FFBFFFFFE0040000004000003FFFFFFFFF0080C000181C1003FEF7FFFFF0200204020020C07FFFBFFFFF0020002002000209FF7DFFCFFA04000080C002000BFFEFFDFF0100008010000800FFBFFFEFF0000002040000405FFFF7DF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276 .mem_init1 = "FF0200000060000407EFDFFDF7F4100000410000040FFEFFF77F8040041800000110F7FFFFFFF040010204001020AFFDFDEFBF0304200020460003FFDFFEFFF008102000038000BFBFDEEDFF0000080000008006FBFDEEFBF000818000001800F7FFEFE6BF003000000200003FFFFFFFEBF804082000400203FFFFFFEABF800441800000107FFFFFFEFFF80180040010006FFFFDFFFDBFD0200401020045FFBFFFFFDFFE000010208002FFFBFDFFFD7FF400008000005FFFFFFFFFF7FF800006060027FFFFFFFBDFFFFF400000200DFFFFFBFFBFFFFFFD0020600BFFFFFBBFFAFFFFFFFF0C011B7FFFFFBF7FAFFFFFFFFAFC17FFFFFFFB7FFF7FFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276 .mem_init0 = "FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF5FFFBFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_bit_number = 12;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBBFFFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFFFFFFFFFFFFFFDC0001DFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFD00000004FFFFFFFFFFFFFFFE4000000013FFFFFFFFFFFFFFF0000000005FFFFFFFFFFFFFF400000000007FFFFFFFFFFFFF80000000000FFFFFFFFFFFFFA000000000005FFFFFFFFFFFF4000000000002FFFFFFFFFFFF8000000000001FFFFFFFFFFFD0000000000000BFFFFFFFFFFE00000000000003FFFFFFFFFF800000000000001FDFFFFFFFF000000000000003FDFFFFFFFE000000000000000FAFFFFFFFA0000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252 .mem_init2 = "00000000001737FFFFFFC000000000000000679FFFFFF8000000000000000E79FFFFFD00000000000000006FCFFFFFC00000000000000001FEFFFFFC00000000000000001FE7FFFF400000000000000001FE7FFFE800000000000000001FF3FFFE000000000000000000FF7FFFC0000001C0180000000FF7FFFA0000095801B4000000FFBFFF8000088000007800000FF9FFFC000800000000500000FFBFFF80030000000001C0000FF9FFF0008000000000070000FF9FFF001000053FC80014000FFBFFC003001AC00060006000FF9FFA00001D0000004803000FFBFFC0020700000000800400FF9FFC0000000000000200200FFBFF800000000000000E0200";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252 .mem_init1 = "FF7FE80000000000000030100FF3FE00000000000000000000FE7FF00000000000000004040FCFFF00000000000000003000F9FFE00000000000000001810F3FFF00000000000000000C318FFFE000000000000000004213FFFE000000000000000003017FFFF800000000000000000031FFFF80000000000000000007DFFFF0000000000000000000FE7FFF8000000000000000001FF9FFF8000000000000000003FFCFFFC000000000000000003FFEFFFC000000000000000007FFFFFF8000000000000000007FFF3FFC00000000000000001FFFFBFFA00000000000000001FFFF9FFE00000000000000003FFFFDFFC00000000000000003FFFFDFFF000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252 .mem_init0 = "00000000007FFFFFFFF00000000000000003FFFFEFFE00000000000000007FFFFEFFE8000000000000000FFFFFE7FF0000000000000000FFFFFFFFF4000000000000000FFFFFFFFFC000000000000000FFFFFF7FFC000000000000000FFFFFF7FFE0000000000000007FFFFF7FFC0000000000000007FFFFF7FFF0000000000000003FFFFFFFFF0000000000000007FFFFFFFFF8000000000000003FFFFE7FFF4000000000000001FFFFEFFFF8000000000000003FFFFEFFFFE000000000000001FFFFFFFFFD000000000000001FFFFDFFFFF000000000000000FFFFDFFFFF8000000000000007FFFFFFFFF400000000000000FFFF9FFFFFE000000000000007";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 12;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228 .mem_init3 = "FFFFFFFFFD000000000000007FFF3FFFFFF800000000000001FFFFFFFFFFC00000000000002FFE7FFFFFFA00000000000006FFDFFFFFFFF0000000000000E7FDFFFFFFFF4000000000007F7FBFFFFFFFFA00000000000BF3F7FFFFFFFFC80000000001FFBF7FFFFFFFFF60000000007FFDE7FFFFFFFFFF8000000013FFDDFFFFFFFFFFF200000006FFFE9FFFFFFFFFFFF60000067FFFE7FFFFFFFFFFFFE7801E7FFFFFFFFFFFFFFFFFFFF606BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FE3FFFFFFFFFFFFFFFFFFFEDFFFEDFFFFFFFFFFFFFFFFFF5FFFFFEBFFFFFFFFFFFFFFFFAFFFFFFFD7FFFFFFFFFFFFFFEFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFBFFFFFFFFFF7FFFFFFFFFFFFCFFFFFFFFFFFCFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFF3FFFFFFF7FFFFFFFFFFFFFFFF9FFFFFFCFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFF7FFFBFFFFFFFFFFFFFFFFFFFF7FFFBFFFFFFFFFFFFFFFFFFFF7FFF7FFFFFFFFFFFFFFFFFFFFBFFF6FFFFFFFFFFFFFFFFFFFD9FFDF7FFFFFFFFFFFFFFFFFFBBFC37DFFFFFFFFFFFFFFFFFEF8066FEFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228 .mem_init0 = "FFFFFFFFFFFFFDFFFAFFF7FFFFFFFFFFFFFFFFBFBF4FBFBFFFFFFFFFFFFFFFF7F7E1FFFFFFFFFFFFFFFFFFFFFFFE7FFFDFFFFFFFFFFFFFFFEFFFFFFFFEFFFFFFFFFFFFFFFDFFF87FFDFFFFFFFFFFFFFFFFFEFFF7FFFFFFFFFFFFFFFFFFFFDFFAFFFFFFFFFFFFFFFFFFFF7BFFBFFFFBFFFFFFFFFFFFFFEFFFC5FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFBFFFFFFFFFFFFFFFFE1FFFFEFDFFFFFFFFFFFEFFFFE1FFFFFFFFFFFFFFFFFFDFFF7E0FFFFFFFBFFFFFFFFFF7FBFFE1FFFFFBFEFFFFFFFFFDFFFFFE0FFFFFDFFBFFFFFFFF7FFFFFE0FFFFFEFFF7FFFFFF9FFDFFFE0FFFFFFFFFE7FFFF8FFFBEFFE0FFFFFFDFFFE0FC1FFFEFFFFE0FFFFFFEFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_bit_number = 12;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204 .mem_init3 = "FFFC0FFFFFFFBFFFFFFFFFF7FFFFC0FFFFFFFEFFFFFFFFFDFF7FFC0FFFFFFFFBFFFFFFFF7FFFFF80FFFFFFFFF7FFFFFFFFFEFFF81FFFFFFFFFCFFFFFDFFFFFFF80FFFFFFFFFFD7FFAFFFFDFFF01FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFBFFC03FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF7FC00FFFFFFFFFFFFFFFFFFFF7F800FFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204 .mem_init2 = "FFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C27FFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204 .mem_init1 = "FFFFFFFFFFFFFFFF7E00FBFFFFFFFFFFFFFFFFFFB8000039FFFFFFFFFFFFFFFFEC0000001FFFFFFFFFFFFFFFF6000000003FFFFFFFFFFFFFFF80000000FE5FFFFFFFFFFFFFA00000001FFDFFFFFFFFFFFFFC00000003FFF5FFFFFFFFFFFD000000007FF3E7FFFFFFFFFFE00000000FFE05FFFFFFFFFFF400000001FFC007FFFFFFFFFF000000003FF8001FFFFFFFFFA000000007FF00081FFFFFFFF400000000FFE001E3FFFFFFFF800000001FFC003F8FFFFFFFE000000003FF8007FF7FFFFFFC000000007FF000FFFFFFFFFFE00000000FFE001FF8E7FFFFFC00000001FFC00000173FFFFF800000003FF80097F61FFFFFE800000007FF001FC0FD7FFFFE00";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204 .mem_init0 = "000000FFE01F000064FFFFD00000001FFC0F000001DFFFFC00000003FF81C0000005BFFFE00000007FF87000000033FFFE0000000FFF3C00000000BFFFC0000001FFCB0000FC001DFFFC0000003FF9C003FFF800F7FFC0000007FF1001FFFFF003FFF4000000FFC6007FFFFF8013FF8000001FF8C00FFF7EFE033FF0000003FF3008C8A24FF00DFF8000007FE2018CFB64F981BFE800000FFC401C8C900B280DFE800001FF9801C852C58AC06FF800003FF3038086FD421E0FFE800007FE20180F57E00BE06FF80000FFC401CC83EB40BE00FF00001FF98100683FBCC3F02FF00003FF9038A54ABBD83F027F00007FF201828D1EDF0FF03FF8000FFEC00A7C0B";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N48
cyclonev_lcell_comb \VGA_G~17 (
// Equation(s):
// \VGA_G~17_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252~portadataout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276~portadataout ))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228~portadataout  & 
// ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276~portadataout ))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276~portadataout )))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204~portadataout  & ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276~portadataout )))) ) ) 
// )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a276~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a252~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a228~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a204~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~17 .extended_lut = "off";
defparam \VGA_G~17 .lut_mask = 64'h0123456789ABCDEF;
defparam \VGA_G~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N24
cyclonev_lcell_comb \VGA_G~45 (
// Equation(s):
// \VGA_G~45_combout  = ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (((\VGA_G~17_combout ))) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324~portadataout )))))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348~portadataout  & !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]))))) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a300~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a324~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a348~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(!\VGA_G~17_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~45 .extended_lut = "on";
defparam \VGA_G~45 .lut_mask = 64'h0F0F550F0F0F3300;
defparam \VGA_G~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N12
cyclonev_lcell_comb \VGA_G~20 (
// Equation(s):
// \VGA_G~20_combout  = ( \VGA_G~19_combout  & ( \VGA_G~45_combout  & ( ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3])) # (\VGA_G~18_combout ) ) ) ) 
// # ( !\VGA_G~19_combout  & ( \VGA_G~45_combout  & ( ((\VGA_G~18_combout  & \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( \VGA_G~19_combout 
//  & ( !\VGA_G~45_combout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\VGA_G~18_combout ))) ) ) ) # ( !\VGA_G~19_combout  & ( 
// !\VGA_G~45_combout  & ( (\VGA_G~18_combout  & (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) )

	.dataa(!\VGA_G~18_combout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(gnd),
	.datae(!\VGA_G~19_combout ),
	.dataf(!\VGA_G~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~20 .extended_lut = "off";
defparam \VGA_G~20 .lut_mask = 64'h0404C4C43737F7F7;
defparam \VGA_G~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y24_N14
dffeas \VGA_G[4]~reg0 (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_G~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_G[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[4]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = "FFFFFFFFFFFFFFFEFFB865FD7FFFFFFFFFFFFFFFEFD3076FF9FFFFFFFFFFFFFFF9F4F8733FCFFFFFFFFFFFFFFF3F8196FD7D7FFFFFFFFFFFFFEFA116CE07FFFFFFFFFFFFFFFFF4EF4222179FFFFFFFFFFFFFEF0500229C3F7FFFFFFFFFFFFDEC7870D6D3FDFFFFFFFFFFFFBF9EFB98B2079FEFFFFFFFFFFDC589CA22161EE6FFFFFFFFFF9C23FFC78743FC4FFFFFFFFFF7B7C33A3F8CAFA467FFFFFFFFBAD8F176D5817D1FFFFFFFFFF7825FA973B58FF7FFFFFFFFFFBD2050011598BF3F3FFFFFFFF3A543403FF00BE1F3FFFFFFFF3B105E87C943BE2F7FFFFFFFF3AAA79878E52FF27FFFFFFFFF3808A6C0C191FE3FFFFFFFFFF3B0C7285DB8B7EFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = "FFF9620207242373FFFFFFFFFFF383A600943D76FFFFFFFFFFFFFEEE400C2EF6F7FFFFFFFFFFF5F6AE6000CCBFFFFFFFFFFFFFDFF7D000FAE9EFFFFFFFFFFFFD9DE300AC2ADFFFFFFFFFFFFF9AE9260F9B47FFFFFFFFFFFFFBFA0468184ABFFFFFFFFFFFFFCABEBC464EFFFFFFFFFFFFFFFCD71B628B5573FFFFFFFFFFFFFEBE127CDF07BFFFFFFFFFFFFE71955661BDFFFFFFFFFFFFFFEFCBB31B6B2F0FFFFFFFFFFFFFB8AD3B73C3E0BFFFFFFFFFFFFBC7A083F6DDC1FFFFFFFFFFFF7C2B58E8F1DE1FFFFFFFFFFFFFFBA39E7CFAF1FFFFFFFFFFFFBE0B261DB7C7C7FFFFFFFFFFFDF436C176F83E7FFFFFFFFFFFD79F7DA0DE81F9FFFFFFFFFFFF7E5C489B";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = "EE0FBFFFFFFFFFFFF3F226B57EF0FCFFFFFFFFFFFFBF48823FDFC7FFFFFFFFFFFFFFFD691FFBFE7FFFFFFFFFFFFFC7F7DDFC7FFFFBFFFFFFFFFFFF7FB9FFA7FFFFFFFFFFFFFFFFF9FFFFC83FF7F9FFFFFFFFFFFFF7FFFEE1E07FFFFFFFFFFFFFFF59E6BFDF00BEFFFFFFFFFFFFF8373FFFF802DFFFFFFFFFFFFF000FFFFFE01E7FFFFFFFFFFFF0007E1FFF8077FFFFFFFFFFFF8003F43FFC017FF7FFFFFFFFF0007FC07FE00A771FFFFFFFFF02FFFE00FF003F7CFFFFFFFFF07FFFF80070000FE7FFFFFFFF0FFFFFF0000000FF7FFFFFFFF8FFFFFFE000001FFFFFFFFFFF87FE3FFE8000017DFFFFFFFFF87FC000000000077FFFFFFFFF07FC0000000005A7FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = "FFFFFFF83FC00000100027FFFFFFFFFF81FE0000000C42EFFFFFFFFFFC07F8001CE10E3FFFFFFFFFFFC03FE00281820FFFFFFFFFFFF801FF8000006DFFFFFFFFFFFF800FFFC07C059FFFFFFFFFFFFE01FFFFFE8211FFFFFFFFFFFFE7FFFFFFF0527FFFFFFFFFFFFEFFFFFFFC000FFFFFFFFFFFFFFFFFFFFC02B0FFFFFFFFFFFFFE7F80F000820FFFFFFFFFFFFFF7F800002803FFFFFFFFFFFFFFBF800002007FFFFFFFFFFFFFF8FC0000C8AFFFFFFFFFFFFFFFC7E000060BFFFFFFFFFFFFFFFE0F8000059FFFFFFFFFFFFFFFE03E001853FFFFFFFFFFFFFFFF00FFFF00FFFFFFFFFFFFFFFFF9FFFFA20FFFFFFFFFFFFFFFFFCFFFD823FFFFFFFFFFFFFFFFFEB7";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = "F0087FFFFFFFFFFFFFFFFFFB00002FFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFC839FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF91BFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFE3FFFFFFBFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFCFFFFFFF7FFFFFFFDFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFBFFFFFFFFFFFFF5FF7FFFFFFFBFFFFFFDFFFFFFFFF7C07FFFFBFDFFFFDFFFFFEBFE7FFFDFFFBFBFFFFFFFFFFEFEFFFFFFDFFBFBFFFFFFFFFFE7FFFC07FFFFBFFFFFFBFFFFFF77F3FFF9FEFFEFFFFFFFFFFFE";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = "7F3FFFFFBFBFDFFFFFFFFFFFEFFFFFFFFF7EFFFFFFFFFFFFFEBFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFBFFFFFFB7FBFFFFFDFFFFFFFFFFFFFFFD7FFFFFFEFFFFFFFFFFFFFFFFFFFBFFFFBFDBFFFFFFDFFFFFFFFFFFFFEFEFFFFFFFFDFFFFFFFFF7FFFBF7FFEFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFEFFFFDFFFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFFFFFBFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFBFFFDFFFFFFEFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFBFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = "FFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFBFFFFFF77FFFFFFFFFFFFFFFF7FFFFFFFFBFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFEFFFFF5EBFFFFFFFFFFFFFFFFEFFFFF5FFFDFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFD7FFEFFFFFFFFFFFFFFFFFFFFEDFFEFFFFFFFFFFFFFFFFFFFFF7DFEFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y30_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181 .mem_init3 = "EDB99F027F80000030185708FF8720F027F800000703C2000777EE3F027E800000400F1880FFFDDFF02FE800000C0060C81FFFF9FF02FF800003C0C14403FFFE7EF02FF80000781F01007FFFFF0F02FF00000F00FC4807FFFF80705FF80001E0019200FFFFC78F06FF40003E0003403FFFFBFFF07FF40007C07E020FFFFFFFFE05FFC000FC0F0603FFFFFC07E05FF8001F80006DFFFFFEE85E09FFC003F810203FFFFFDF97C09FFC007F01FE67FFFFFB83FC0BFFE00FF03F87FFFFFF0003C13FFC01FF03FF8FFFFFE0403813FFC03FF03FFFFFFFFC007F827FFC07FE07CC7FFFFF801FF03FFFE0FFE07C7FFFFFF0700F06FFFE1FFC07C2B7FFFE1130007FFFF1";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181 .mem_init2 = "FFE0FF0F7FFFC244E00DFFFF1FFC0FFFFFFFF8021F80BFFFF9FFC0FFF3BFFF85907813FFFF9FF80FFCFBFFF00040813FFFF8FFC0FFFDBFFE100F003FFFFFCFFC0FE337FFC0907804FFFFFCFF80F826BFFE00A3C04FFFFFEFF80FE5DBFFA087080DFFFFFF7F80FFE3FFF44A7801BFFFFFF7F80FFC73FE86C3C027FFFFFF7F80FF8EFFE8471C067FFFFFFBF80FF8DBFE813880DFFFFFFFFF807FF9BF6A13801BFFFFFFFFF807FF739E831C033FFFFFFFECC07FFD66FFB9C067FFFFFFFEEC03FF1EE3B3880DFFFFFFFFFE803FF1FF7F38013FFFFFFFFFFC01FE7FE3F18023FFFFFFFFFF400FFFFE3F9006FFFFFFFFFFDC007FFFF3F801BFFFFFFFFFFFE003FFFF7F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181 .mem_init1 = "0023FFFFFFFFFFFD000FFFE7C00E7FFFFFFFFFFFE0003FFFE0013FFFFFFFFFFFFF8000FFF00077FFFFFFFFFFFFF00000000018FFFFFFFFFFFFFF90000000067FFFFFFFFFFFFFF88000000187FFFFFFFFFFFFFFC400000065FFFFFFFFFFFFFFFF300000357FFFFFFFFFFFFFFFFDE0003A7FFFFFFFFFFFFFFFFFE2FBFB0FFFFFFFFFFFFFFFFFFF839C5FFFFFFFFFFFFFFFFFFFFFB0DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181 .mem_init0 = "FFFFFFFFFFFFFFB3F87FFFFFFFFFFFFFFFFFFFDCEF43FFFFFFFFFFFFFFFFFFFA017C7FFFFFFFFFFFFFFFFFFFC007C7FFFFFFFFFFFFFFFFFFE8301C7FFFFFFFFFFFFFFFFFFE0FC3C7FFFFFFFFFFFFFFFFFFF1FA0C3FFFFFFFFFFFFFFFFFFD1FF00BFFFFFFFFFFFFFFFFFFF0FE00BFFFFFFFFFFFFFFFFFFD0FE807FFFFFFFFFFFFFFFFFFD0FF817FFFFFFFFFFFFFFFBEFF1FF81FFFFFFFFFFFFFFFCC07E0FF03FFFFFFFFFFFFFFFE001A8AE07FFFFFFFFFFFFFFFC00078380BFFFFFFFFFFFFFFF00003C001FFFFFFFFFFFFFFFE002016001FFFFFFFFFFFFF9FE007C09C03FFFFFFFFFFFE0334007E07C83FFFFFFFFFFD0007000FF05F45FFFFFFFFFFA0000000FF";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = "81F826FFFFFFFFF00000001FC82F83FDFFFFFFFE80100001F783D0001FFFFFFFD003E0001E781E00007FFFFFFE003F0001EFC1800001FFFFFFA007F8001EFC1C02080BFFFFFC007FC001EFC00149101FFFFF4007E2001EFC00080202FFFFF400FB0001F7C006000E17FFFF800FFE001FC800700070BFFFF000F3F000FF8002A00383FFFF000F7E000FF0000400185FFFF000F7E0007E00001C0003FFFF800FBC0007C00000A0022FFFF400FCC000000000008041FFFF4007E600000000E0340117FFF8007FC00000000F8170207FFFA007F800000001FC03C08BFFFE003F000000001FE0BF107FFFF003E000000003FF01F887FFFF0000000600003F107FE47F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = "FF90000000F80003E707FE83FFFC0000001FC0003DF841903FFF80000001FE00039F003C03FFE00000001FF00039F000003FF800400003F08003DF00000DFFC00F80003EE0003CF0001E3FF800FE0003DF8003E603F8BFFF001FF0003DF8003FF023FFFFF001FF0003DF8003FE0FFFFFFF003F88003CF0001FE0FFFFFFE003E80003FF8001F81FFFFFFC003DF8003F68000F00FFFFFFC003DF8003FF0000003FFFFFFC003DFC001FF0000007FFFFFFC003CF8001FE0000017FFFFFFE003EF0000FC000002FFFFFFFD003F08000F0000003FFFFFFFD001F9800000000003FFFFFFFF001FF000000001C01FFFFFFFE801FE000000001F03FFFFFFFF800FC000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = "003F81FFFFFFFFC00F0000000003FC1FFFFFFFFA0000000000007FE07FFFFFFFE0000001C00007C80FFFFFFFFC0000001F00007BE0BFFFFFFF00000003F80007BE0FFFFFFFA00000003FC000F3E0FFFFFFF000000007FE000F3E0FFFFFFF801C00007E10007BE0FFFFFFD001F00007CE0007EC0BFFFFFC003F800079F0007E00FFFFFFA003FC0007FF0007FE0FFFFFFC007FE0007FF0003FC17FFFFFC007E80007BF0003F80FFFFFFC007BE0007FC0001F02FFFFFF4007BE0007E10001C07FFFFFFC00F3E0007FE000000BFFFFFFC00F3E0003FC0600017FFFFFF4007BE0003FC1D0003FFFFFFFC007EC0001F02E4009FFFFFFFC007E00001E01FBFF7FFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = "C007FE0800007FFB7FFFFFFFFA003FC160000BFFFFFFFFFFFFC003F80D0002FFFFFFFFFFFFFD001F02E400DFFFFFFFFFFFFFE801C07FBFE7FFFFFFFFFFFFFF40000BFF4FFFFFFFFFFFFFFFFA00017FFFFFFFFFFFFFFFFFFFD0003FFFFFFFFFFFFFFFFFFFFE4009FFFFFFFFFFFFFFFFFFFFFBFF7FFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8DBFFFFFFFFFFFFFFFFFFFFFDCCADFFFFFFFFFFFFFFFFFFFF2BFF53FFFFFFFFFFFFFFFFFFE9FFFE4FFFFFFFFFFFFFFFFFF8FF7FFF3FFFFFFFFFFFFFFFFFDFE0FFFEF";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N36
cyclonev_lcell_comb \VGA_G~22 (
// Equation(s):
// \VGA_G~22_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157~portadataout  & ( 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181~portadataout  
// & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109~portadataout ) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133~portadataout  & 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157~portadataout  
// & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109~portadataout )))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133~portadataout ))) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133~portadataout )))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~22 .extended_lut = "off";
defparam \VGA_G~22 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \VGA_G~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301 .port_a_first_bit_number = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301 .mem_init3 = "FFFF800000000000008007FFFFFFF00000000000201A007FFFFFF7000000000001006007FFFFFEE000000000001008006FFFFFFC000000000000005007FFFFFD8000000000000001007FFFFFF8000000000000003006FFFFFF000000000000000000FFFFFF6000000000000000100DFFFFFE000000000FC0000080FFFFFFC000000005FD0000001FFFFFFC00000001FFF0000001BFFFFF800000003FFF8000001BFFFFF80000000FFFFE000003FFFFFB02000001FFFFE000007FFFFFB05000003FFFFE00000FFFFFFF06800007FFFFF00001DFFFFFE0400000FFFFFF00003BFFFFFE0000001FFFFFF00007FFFFFFC0000001FFFFFF0001FFFFFFFC0000003FFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301 .mem_init2 = "FFF0003FFFFFFFC0030007FFFFFF0007FFFFFFFC0030007FFFFFF000DFFFFFFD8000000FFFFFFF001FFFFFFFD8000000FFFFFFF001FFFFFFFF8000001FFFFFFF003FFFFFFFF8000001FFFFFFE007FFFFFFFF0000003FFFFFFE00BFFFFFFFB0000003FFFFFFE00FFFFFFFFF0000003FFFFFFC01FFFFFFFFF0000007FFFFFFC02FFFFFFFFB0000007FFFFFF201FFFFFFFFB0000007FFFFFF407FFFFFFFFB0000007FFFFFF60FFFFFFFFFB0010007FFFFFF60FFFFFFFFFB000C007FFFFFFE17FFFFFFFFF0004007FFFFFEA0FFFFFFFFFB0000807FFFFFC03FFFFFFFFFB0000407FFFFF801FFFFFFFFFF8000607FFFFF007FFFFFFFFFF8000007FFFFE00FFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301 .mem_init1 = "FF8000007FFFFC00FFFFFFFFFFFC000003FFFF8017FFFFFFFFFEC000001FFFF002FFFFFFFFFFEC010000FFFC003FFFFFFFFFFF60080007FF0007FFFFFFFFFFFF0040005FC000FFFFFFFFFFFFB8000001F80017FFFFFFFFFFFDC000C0000002FFFFFFFFFFFFEE000C0000003FFFFFFFFFFFFFF000D0000007FFFFFFFFFFFFFB8008000001FFFFFFFFFFFFFFEE004000002FFFFFFFFFFFFFFF7800100005FFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFF70000002FFFFFFFFFFFFFFFFFDE00000FFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFCF0079FFFFFFFFFFFFFFFFFFFFAFFAFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFEFFFF";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349 .port_a_first_bit_number = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFDBFFAFFFFFFFFFFFFFFFFFFFFFE0FFC7FFFFFFFFFFFFFFFFFFC0701FBFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349 .mem_init1 = "FFFC019FF1FFFFFFFFFFFFFFFFFF004FFBF39FFFFFFFFFFFFFFCC01BFF77CEFFFFFFFFFFFFFFF002FFEEEF77FFFFFFFFFFFFEC009FFDDDDDFFFFFFFFFFFFFF8017FFBBBBEFFFFFFFFFFFFFE002FFFF77777FFFFFFFFFFFFC00DFEEEEEEEBBFFFFFFFFFFE8017FFDDDDDD9FFFFFFFFFFFF000FFFBBBBBBFDFFFFFFFFFFA003FFF777F77B6FFDFFFFFFF4005FFEEEF3EEABFF7BFFFFFFC00BFFDDDFE7DAB7FDFFFFFFF8007FFBBBD7DFA1BFCDFFFFFF0017FF7775AF7A3B7EFFFFFFF002FEEEEEFF39A8CDDFFFFFFE002FFDDDDEFEEB8FBDFFFFFFE005FFBBBBB7F731DFFFFFFFFC005FF77777B79A0EFFFFFFFFC003FEEEEEEF7FB0FFFFFFFFFC00BFDDDDDDDFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349 .mem_init0 = "E8FF7FFFFFF800BFBBBBBBEFFB437FFFFFFE800FF7777776FFFE375FFFFFE8017FEEEEEEF5FEE7FDFFFFFF8017DDDDDDDF6FFD1FFFFFFFF8017BBBBBBBFEFFE56FFFFFFF00177777777FBFFAD7FFFFFFF001EEEEEEFFFBFFFD6FFFFFFD000DDDDDDDFFD7FF57FFFFFFF000BBBBBBBFFDFFDFDFFFFFFD002F777777FFFBFDB17FFFFFD002EEEEEEFFFEFFDBF7F6FFFF002DDDDDDFFFB7FF63FDFFFFF002BBBBBBFFF76FADEFF9FFFF002F77777FFFEB3FBFFD7BFFD002EEEEEEFFFDDFFD60BEBFFD002DDDDDFFFBBABD03BBFBFFD002BBBBBFFFF76FC0003FBFFD002F7777FFFEEDC680077FFFD002EEEEFFFFDDBFF4001FFFFD002DDDDFFFBBB7FBD001FFFFF0";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325 .port_a_first_bit_number = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325 .mem_init3 = "02BBBBFFF777DFDEC697FFFF002F777FFFEEEDFD5FBF9FFFF002EEEEFFFDDFBFDAEFCFFFFD002DDFFFFBBBDBFDFFD7FFFFD002BBBFFFF7777FF57FFFFFFF000F77FFFEEEBFFB56BFFFFFD000EEFFFFDDDAFFE97FFFFFFD001DDFFFFBBB6FF716DFFFFFF0017BFFF77777FED5FFFFFFFF80177FFEEEEFFFFC7F7FFFFFF8016FFFFDDDEDFD8775FFFFFE8017FFFBBBBFBFBC3FFFFFFFE800FFFFF7775BF687FFFFFFFF800BFFFEEEEBFEB0FFAFFFFFFC00BFFFDDDDBFFA8EFFFFFFFFC003FFFBBBB6FF31F7F7FFFFFC005FF77776DDEB0DBDFFFFFFE005FEEEEEFF7BA9FFDBFFFFFE002FFDDDDDBE7A9F76FFFFFFD002FFBBBBD79FA7FFADFFFFFF0017777776E7";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325 .mem_init2 = "FABFFEFFFFFFF8007EEEEEF3FFBBFF7FFFFFFFC00BDDDDDDFFFAFFFAFFFFFFF4005BBBBBBBFFEAFFFFFFFFFFA003F777777FFB7FFFFFFFFFFF000EEEEEEFFFC7FFFFFFFFFFE8017DDDDDFFFDBFFFFFFFFFFFC005BBBBBFFFB7FFFFFFFFFFFE002F777FFFF7FFFFFFFFFFFFF8016EEFFFFEFFFFFFFFFFFFFEC009DDDFFFDFFFFFFFFFFFFFFF002FBBFFF77FFFFFFFFFFFFFCC01BF7FFCEFFFFFFFFFFFFFFFF004FFFF39FFFFFFFFFFFFFFFFC019FF1FFFFFFFFFFFFFFFFFF380601FBFFFFFFFFFFFFFFFFFFFE0FFCFFFFFFFFFFFFFFFFFFFDBFF8FFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FAFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFBFFBFF7FFFFFFFFFFFFFFFFFFFE000FDFFFFFFFFFFFFFFFFFFF00001F7FFFFFFFFFFFFFFFEF8000007BFFFFFFFFFFFFFFFDE0000001FFFFFFFFFFFFFFFF780000000EFFFFFFFFFFFFFFEF000000007FFFFFFFFFFFFFFFC20";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325 .mem_init0 = "0000003FFFFFFFFFFFFFF78680000001FFFFFFFFFFFFFEF0F00000001FFFFFFFFFFFFFFC0680000000EFFFFFFFFFFFFB800000000007FFFFFFFFFFFF70000000000037FFFFFFFFFFEE000000000003FFFFFFFFFFFFC000000000001BFFFFFFFFFFF8000000000001FFFFFFFFFFF70000000000000FFFFFFFFFFFE0000000000000FFFFFFFFFFFC0000000000000FFFFFFFFFEF800000000800006FFFFFFFFFE000000000200006FFFFFFFF78000000000480007FFFFFFFFF0000000000240006FFFFFFFFC00000001001E0006FFFFFFFF800000000C0050007FFFFFFFF00000000040028007FFFFFFFE00000000020070007FFFFFFDC0000000000003C007FFF";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229 .mem_init3 = "FFFFFFFFFD000000000000003FFFFFFFFFF800000000000003FFFFFFFFFFC00000000000005FFFFFFFFFFA00000000000007FFFFFFFFFFD0000000000000EFFFFFFFFFFF4000000000005FFFDFFFFFFFFE00000000000FF7FFFFFFFFFFE800000000017FFFFFFFFFFFFF60000000005FFFFFFFFFFFFFFF8000000017FFFEFFFFFFFFFFF200000005FFFFDFFFFFFFFFFFF60000067FFFFFFFFFFFFFFFFFD7801EBFFFFFFFFFFFFFFFFFFFE7FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFC00000000FFFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF000000000003FFFFFFFFFFFFE000000000001FFFFFFFFFFFF80000000000007FFFFFFFFFFF00000000000003FFFFFFFFFFE00000000000001F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229 .mem_init1 = "FFFFFFFFFC00000000000000FFFFFFFFFF8000000000000007FFFFFFFFF0000000000000003FFFFFFFFF0000000000000001FFFFFFFFE0000000000000001FFFFFFFFC0000000000000000FFFFFFFF800000000000000007FFFFFFF800000000000000007FFFFFFF000000000000000003FFFFFFE000000000000000001FFFFFF80000000000000000007FFFFF00000000000000000001FFFFC00000000000000000000FFFFC00000000000000000000FFFF8000000000000000000007FFF0000000000000000000003FFF40000000000000000000080016000000000000000000018001F00000000000000000003803C7C000000000000000000F80197E0000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229 .mem_init0 = "00000000000001FBF93FF000000000000000003FFF2FBF800000000000000007F7E5FFFC0000000000000000FFFE9FFFC0000000000000000FFFE7FF7E0000000000000001FBFD7FFDF0000000000000003EFFCFFFEF8000000000000007DFF8FFFF7C000000000000007BFFCFFFFBE00000000000000FFFE2FFFFFF00000000000003FFF81FFFFDF80000000000007EFE01FFFFEFC000000000000FFFC01FFFFFFF000000000001FFF801FFFFFFF800000000007FFE000FFFFFFFE0000000001FF7C000FFFFFFFF8000000007FEF8000FFFFFFFFF00000001FFFF0000FFFFFFFFFE000000FFFFF0000FFFFFFDFFFE0001FFFEFE0000FFFFFFFFFFFFFFFFFFDF";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277 .port_a_first_bit_number = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277 .mem_init3 = "FFFFFFFFFFFFFFFFF7FFF7FFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF1FFF3FFFFFFFFFFFFFFFFFFFF8FFFAFFFFFFFFFFFFFFFFFFFF8EFF9FFFFFFFF47BEEFFFFFFFCFFF97FFFFFFBE81509FFFFFF877FDFFFFFF9FFA040FCFFFFF87FFDBFFFFFFFFC8017F9FFFF87BFCFEFFFBFFFF005FFFFFFF83FFCFEFFFD7FFE8027FFDFFF83FF8DEFFE09FFA040BFFA7FF83FF8FE7FF02FE81902FE87FF83DF8FCFFE40B902E40B903FFC3DF0FEFFF90240BFA0240B7F83FF8FCBF7E8102FFE8102FFF83FF0F9BFFFA009FFFA009FFF03FE0E9BFFFC017FFFC017FFF83FF0F1BFFF2005FFF2005FF707FE1E1BFFE81817FC81027FF07FE1F3BFFA04409FA04";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277 .mem_init2 = "409FC07D81F3BF6813D02E813D02EB07D83F3FF902FF40A02FE40A30FD03E7FF00BFF9000BFF90030FF03EF7F02FFFE802FFFE8011FE07EFFF04FFFF404FFFF4051FC0FFFFF017FFD0017FFD0033FC0FFFFF605FF60605FF40E37FF1FDDFF4817C814817C8153FFFFF82FFF405A05F409A05F5FFFFF803FFD02813FD02817FDFFFFF000FFF4004FFF4004FFDFFFFF0003FFF00FFFFF00FFFDFBFFE0000FFEFEFFFFEFEFFFFFC7FFFFFFFFBFFBFFFBFFBFFFFE1FFFFFBFFFD7EFFEFD7EFFFFF0FFFFEFFFF7DFBFFF7DFBF9FF07FFFBFF7FFF7FF7FFF7FFCFF83FFDFFDFBFFDFDFBFFFF5D7F81FFDFFFEFFFFFFEFFFFFFD3FC0FFFFFFBFFFFFFBFFFFBFA1FC0FFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277 .mem_init1 = "FFFDFFFFBFDFFFFFFC1FE07EFFFFFFFFEFFFFFFEFFD0FF03EF7F6FFFFBF6FBFFBFFD0FD03E7FFFFEFEFDFFEFEFDF707D83F3FFFDFBFF7FDFBBF7FC07D81F3BFFF7E7FFFF7EFDFF307FE1F3BFFFDFFFFFFDFFFFFF07FE1E1BFFFFFEFFFFFFEFFFF83FF0F1BFFFDFF7FFFDFF7FDF03FE0E9BFFFFEFDFFFFEFDFFF83FF0F9BF7EFFBF7FEFBBFFFF83FF8FCBFFBF7EFFFBFFEFCFFC3DF0FEFFEFDFFFEEFDFFF9FF83DF8FCFFFF7FFFFBF7FFD7FF83FF8FE7FF1FFFF7FDFFF9FFF83FF8DEFFFFFFFFFFBFFD7FFF83FFCFEFFFEBFFF7FFFF7FFFF87BFCFEFFFFAFFDFBF76FFFFF87FFDBFFFFFF4F7EEE6FFFFFF877FDFFFFFFFF207F6FFFFFFFCFFF97FFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277 .mem_init0 = "FFFFFF8EFF9FFFFFFFFFFFFFFFFFFFF8FFFAFFFFFFFFFFFFFFFFFFFF1FFF3FFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFF7FFFFFFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_bit_number = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFA7FF2FFFFFFFFFFFFFFFFFFFCC00019FFFFFFFFFFFFFFFFFE40000013FFFFFFFFFFFFFFFF900000004FFFFFFFFFFFFFFFF4000000017FFFFFFFFFFFFFFD0000000007FFFFFFFFFFFFFF40000000000FFFFFFFFFFFFFE80000000000BFFFFFFFFFFFFE000000000005FFFFFFFFFFFF4000000000002FFFFFFFFFFFF80000000000017FFFFFFFFFFF0000000000000FFFFFFFFFFFA00000000000003FFFFFFFFFF000000000000003FDFFFFFFFE000000000000002FCFFFFFFFC000000000000000F87FFFFFFE0000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253 .mem_init2 = "00000000001787FFFFFFC000000000000000703FFFFFE8000000000000000A01FFFFFF0000000000000000000FFFFFC0000000000000000000FFFFF800000000000000000007FFFF400000000000000000007FFFF800000000000000000007FFFE000000000000000000007FFFE000000000000000000003FFFE0000019FFF90000000003FFF800002FFFFFFD000000003FFFC0002FFFFFFFF800000001FFF80017FFFFFFFFF80000001FFE0007FFFFFFFFFFE0000001FFD001FFFFCFFF3FFF0000003FFC002FFF600000BFF8000001FFA001FF40000001FFF000001FFC001FA000000001FF800003FFC001F00000000007F800003FF8000C00000000007FE00";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253 .mem_init1 = "007FE8000000000000000FF00007FE00000000000000007F8000FFF00000000000000001FC000FFF00000000000000000FC001FFE000000000000000007E003FFE000000000000000003E00FFFF000000000000000001E03FFFE000000000000000001807FFFE80000000000000000001FFFFF80000000000000000003FFFFF00000000000000000007FFFFF0000000000000000000FFFFFF8000000000000000001FFFFFF4000000000000000003FFFFFFC000000000000000007FFFFFF800000000000000000FFFFBFFC00000000000000000FFFFFFFE00000000000000001FFFFDFFE00000000000000001FFFFFFFE00000000000000003FFFFEFFD000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253 .mem_init0 = "00000000003FFFFFFFF00000000000000007FFFFFFFF00000000000000007FFFFF7FF80000000000000007FFFFF7FF00000000000000007FFFFFFFF40000000000000007FFFFFFFFC0000000000000007FFFFFFFFC0000000000000007FFFFFFFFE0000000000000007FFFFFFFFE0000000000000007FFFFFFFFF0000000000000007FFFFFFFFF0000000000000003FFFFFFFFF8000000000000003FFFFF7FFF4000000000000003FFFFF7FFF8000000000000001FFFFFFFFFE000000000000001FFFFFFFFFD000000000000000FFFFEFFFFE000000000000000FFFFFFFFFF800000000000000FFFFFFFFFFC000000000000007FFFFFFFFFA000000000000007";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_bit_number = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205 .mem_init3 = "C0000FFFFFFFBFFFFFFFFFF7F80000FFFFFFFEFFFFFFFFFDFF80000FFFFFFFFBFFFFFFFF7FF00000FFFFFFFFE7FFFFFFDFFF00000FFFFFFFFFEFFFFFCFFFE00001FFFFFFFFFFE7FF9FFFFE00001FFFFFFFFFFFFFFFFFFFC00001FFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFF800003FFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205 .mem_init2 = "FFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFEDFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205 .mem_init1 = "FFFFFFFFFFFFFFFF1E00FCFFFFFFFFFFFFFFFFFFB800003FFFFFFFFFFFFFFFFFEC00000017FFFFFFFFFFFFFFFE0000000037FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFE00000000000FFFFFFFFFFFFF4000000000001FFFFFFFFFFFF00000000000C1FFFFFFFFFFFE00000000001FA3FFFFFFFFFF400000000003FF8FFFFFFFFFF000000000007FFE7FFFFFFFFE00000000000FFFFFFFFFFFFFC00000000001FFFFDFFFFFFFF800000000003FFFFF7FFFFFFE000000000007FFFFFFFFFFFFE00000000000FFFFFFFFFFFFFE00000000001FFFFF8FFFFFFFC00000000003FFFFFF7FFFFFF800000000007FFB004FFFFFFF80000000000FFA00004FFFFFF00";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205 .mem_init0 = "000000001FD0000002FFFFF00000000003F000000067FFFC00000000007E000000017FFFE000000000078000000011FFFE0000000000C0000000009FFFC000000000380000FC000FFFFC00000000060003FFF80067FF4000000000C001FFFFF0027FFC0000000030007FFFFF801FFF8000000007000FFFFEFE01BFF000000000E008CCE3EFF009FF8000000018018CFE7CF980BFF800000003001CCCC7CF680DFE800000006001CCCF7DE0C04FF80000000C038CCD6E9E5E06FF800000018018C9DEDFEBE05FE80000003001C8CADDBFFE02FE00000007010C2EADB33FF02FE00000006038E403F667FF02FE0000000801C440BB6CF8F027E8000001800E104B";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N6
cyclonev_lcell_comb \VGA_G~21 (
// Equation(s):
// \VGA_G~21_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277~portadataout )))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253~portadataout  
// & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277~portadataout )))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229~portadataout  & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277~portadataout )))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205~portadataout  & ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277~portadataout ))))) ) ) 
// )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a229~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a277~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a253~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a205~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~21 .extended_lut = "off";
defparam \VGA_G~21 .lut_mask = 64'h04073437C4C7F4F7;
defparam \VGA_G~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N27
cyclonev_lcell_comb \VGA_G~41 (
// Equation(s):
// \VGA_G~41_combout  = ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (((\VGA_G~21_combout ))) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349~portadataout )))))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325~portadataout ))))) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a301~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a349~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a325~portadataout ),
	.datag(!\VGA_G~21_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~41 .extended_lut = "on";
defparam \VGA_G~41 .lut_mask = 64'h0F0F440C0F0F770C;
defparam \VGA_G~41 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "9F003FFFFFFFFFFFFFFFFFFFD9F003FFFFFFFFFFFFFFFFFFFD9F803FFFFFFFFFFFFFFFFFFFC9FC03FFFFFFFFFFFFFFFFFFFC9FC03FFFFFFFFFFFFFFFFFFFC9FC03FFFFFFFFFFFFFFFFFFFC9FE03FFFFFFFFFFFFFFFFFFFD8FE03FFFFFFFFFFFFFFFFFFFD0FF03FFFFFFFFFFFFFFFFFFFD0FF03FFFFFFFFFFFFFFFFFFFF0FE03FFFFFFFFFFFFFFFFFFFE8FE01FFFFFFFFFFFFFFFFFFFECFE01FFFFFFFFFFFFFFFFFFFECFE01FFFFFFFFFFFFFFFFFFFE2FC01FFFFFFFFFFFFFFFFFFFE0FC01FFFFFFFFFFFFFFFFFFFE3FC00FFFFFFFFFFFFFFFFFFFE37E00FFFFFFFFFFFFFFFFFFFF37E00FFFFFFFFFFFFFFFFFFFF3BF807FFFFFFFFFFFFFFFFFFFF3F807FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "FFFFFFFFFFFFFFBF807FFFFFFFFFFFFFFFFFFFF9F803F7FFFFFFFFFFFFFFFFFFFF803FBFFFFFFFFFFFFFFFFFFDFC03FBFFFFFFFFFFFFFFFFFFFFC01FDFFFFFFFFFFFFFFFFFFFFE01FDFFFFFFFFFFFFFFFFFFFFF00FCFFFFFFFFFFFFFFFFFFFFF80FEFFFFFFFFFFFFFFFFFFFBF80787FFFFFFFFFFFFFFFFFFDFF87C7FFFFFFFFFFFFFFFFFFFFFC3C7FFFFFFFFFFFFFFFFFFFFFE3C3FFFFFFFFFFFFFFFFFFF7FF1C3FFFFFFFFFFFFFFFFFFFBFF8E3FFFFFFFFFFFFFFFFFFFDFFCE1FFFFFFFFFFFFFFFFFFFEFFF21FFFFFFFFFFFFFFFFFFFF7FF83FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FCCFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "FFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFDD3FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF94053FFFFFFFFFFFFFFFFFFFEBFFFDFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFCFEBF2FF9FFFFFFFFFFFFFFFFBF50011FFBFFFFFFFFFFFFFFFFD000008FC7FFFFFFFFFFFFFDF00000013F1FFFFFFFFFFFFFF000000003BC7FFFFFFFFFFFFFC000000003F1FFFFFFFFFFFDC0000000000FDFFFFFFFFFFFBA00000000001FDFFFFFFFFFFFC000000000007EBFFFFFFFFFF8000000000001FAFFFFFFFFFD00000000000019F3FFFFFFF9E00000000000005FF7FFFFFFF800000000000000DFBFFFFFF700001428000000027E7FFFFF68000B7EC8000000067DFFFFFE00003FFF6000000013DFFFFEF00";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF7FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FF3FFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FE7FFADFFFFFFFFFFFFFFFFEC03F077FFFFFFFFFFFFFFFFFA0000FFFFFFFFFFFFFFFFFFFE800007FF1FFFFFFFFFFFFFFFF400007FE0FFFFFFFFFFFFFFF780000FE27FFFFFFFFFFFFFFEE00000F87FFFFFFFFFFFFFFFDE00000FBFFFFFFFFFFFFFFFFFC000006FFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "FFBC000005FFFFFFFFFFFFFFFFF7C000007FFFFFFFFFFFFFFFFE7800000FFFFFFFFFFFFFFFFFE7C00001FFFFFFFFFFFFFFFFF8F800003FFFFFFFFFFFFFFFFF8FC00003FFFFFFFFFFFFFFFFF0F800007FFFFFFFFFFFFFFFFF0F80009FFFFFFFFFFFFFFFFFE1F8003FFFFFFFFFFFFFFFFFFC0F0003BFFFFFFFFFFFFFFFFFC1F00057FFFFFFFFFFFFFFFFF83E000EFFFFFFFFFFFFFFFFFF83E001DFFFFFFFFFFFFFFFFF347E003BFFFFFFFFFFFFFFFFF30FC003FFFFFFFFFFFFFFFFFF39F8007FFFFFFFFFFFFFFFFFF33F800FFFFFFFFFFFFFFFFFFE23F000EFFFFFFFFFFFFFFFFFE07F001FFFFFFFFFFFFFFFFFFE07E001FFFFFFFFFFFFFFFFFFE8FC001FFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "FFFFFFFFFFFECFC003FFFFFFFFFFFFFFFFFFC8FC003FFFFFFFFFFFFFFFFFFD4FC007FFFFFFFFFFFFFFFFFFD4F80077FFFFFFFFFFFFFFFFFCCF80077FFFFFFFFFFFFFFFFFC8F800FFFFFFFFFFFFFFFFFFFC1F000FFFFFFFFFFFFFFFFFFFC9F000EFFFFFFFFFFFFFFFFFFF9F000EFFFFFFFFFFFFFFFFFFF9F001FFFFFFFFFFFFFFFFFFFF9F000FFFFFFFFFFFFFFFFFFFF9F001FFFFFFFFFFFFFFFFFFFF9F001FFFFFFFFFFFFFFFFFFFF9F001FFFFFFFFFFFFFFFFFFFF9E001FFFFFFFFFFFFFFFFFFFF9E001FFFFFFFFFFFFFFFFFFFF9E001FFFFFFFFFFFFFFFFFFFF9F001FFFFFFFFFFFFFFFFFFFF9E003FFFFFFFFFFFFFFFFFFFD9F003FFFFFFFFFFFFFFFFFFFD";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "E03FFFE000000000107FFFFFFE0FFFF0000000000087FFFFFF81FFFC0000000000041FFFFFF03FFF00000000000001FFFFFF07FFE00000000000021FFFFFC07FF800000000000000FFFFF80FFE0000000000000007FFFF03FFC0000000000000087FFFF07FF80000000000000007FFFF0FFE00000000000000047FFFE0FFC00000000000000003FFFE1FF800000000000000003FFFC3FF000000000000000021FFFC3FE000000000000000001FFFC7FC000000000000000001FFF87F8000000000000000010FFF07F00000000000001C0000FFF07F00000000000002000007FF8FE0000000000000420000FFF0FC0000000000000000008FFF0FC00000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "000400007FD0F800000000000000800007F90F800000000000000000003E08F800000000000001000007C1078000000000000200000430307000000000000002000046078700000000000000200004607C70000000000000000000400FC30000000000000400000401FC30000000000000400001007FE1000000000000043003001FFE0000000000000040000003FFE0000000000000040000003FFE0000000000000040000007FFC0000000000000040000003FFC0000000000000040081801FFC4000000000000000087C80FF8000000000000000200DFA03F0000000000003C002108FE03F0800000000007E020008FF41F8800000000003E0010007FA0F0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "800000000003E0002107FD0F0000000000003E000A303FE0F0000000000003C0006103FF070800000000007C0002101FF038800000000007F0040101FF030800000000007F0022100FF870000000000005F001A300FFC38000000000001E00021007FC3C400000000003F80000007F83C000000000003F80000803F83C200000000001F40010803F81E000000000001FA0000C01F83E100000000000BD0008601F83F0800000000003E8000100FC3F0000000000005F4000080FC3F0000000000003F80020C0783F8000000000001FA001020783FC000000000000B4F00808303FF00000000000059F8040A347FF00000000000012FC0000987FF81000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "001FC0400B87FFE0800000000001FC082010FFFE0000000000002FC007000FFFF01000000000017800FE00FFFF8040000000000F000FE01FFFFF0000000000000003FFF1FFFFF8080000000000103FFFDFFFFFC020000000000207FFFFFFFFFE00800000000000FFFFFFFFFFF80000000000101FFFFFFFFFFFE0040000000403FFFFFFFFFFFF800800000301FFFFFFFFFFFFFF00100001803FFFFFFFFFFFFFFA000F0F000FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFD0000001FFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFCA053FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "05FFFFE000000007FFFFFDC000BE7E7FA000000017FFFFFA0017BE7EFC000000003CFFF9C002FEFF3BF400000002E7FFF8001FDFFEEFE00000001FFFFF8001FFFFFBBD00000000FFFFB000BFFDAFEFF800000007DFF7000B7FFFBFBF000000003DFFF800FFFFFF7DF800000000FFF6801EFFFFFFFFA00000001EFF7000FFFFFFEFDC000000007FF6000FFFFFFF1FC00000000FFF6000FFFFFFFE7E000000007FFE001FFFFFFFFEC000000003FEE001FFFFFFFFEC000000003FE6000FFFFFFFEFE000000007FF6000FFFFFFFFFC00000000FFF7000FFFFFFFFDC000000007FF6801EFFFFFFFFA00000001EFFF800FFFFFFFFF800000000FFF7000B7FFFFFFF000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "000003DFFB000BFFFFFFFF800000007DFFF8001FFFFFFBD00000000FFFFF8001FFFFFEFE00000001FFFF9C002FFFFFBF400000002E7FFFA0017BFFEFC000000003CFFFDC000BE7E7FA000000017FFFFEF0005FFFFE000000007FFFFFFE00003FFF6000000013DFFFFF68000B7EC8000000067DFFFFF700001428000000027E7FFFFFF800000000000000DFBFFFFFF9E00000000000005FF7FFFFFFFD0000000000001BF3FFFFFFFFF8000000000001FAFFFFFFFFFFC000000000007EBFFFFFFFFFBA00000000001FDFFFFFFFFFFDC0000000000FDFFFFFFFFFFFFFC00000000BF1FFFFFFFFFFFFF000000003BC7FFFFFFFFFFFFDF00000013F1FFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "FFD000008FC7FFFFFFFFFFFFFFBF50011FFBFFFFFFFFFFFFFFFCFEBF2FF9FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFEBFFFDFFFFFFFFFFFFFFFFFFFF94053FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA053FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFD00000017FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFA000FFF000FFFFFFFFFFFFFFF001BFFFF003FFFFFFFFFFFFF800FFFFFFA01FFFFFFFFFFFFE007FFFFFFFC03FFFFFFFFFFF801FFFFFFFFF01FFFFFFFFFFE007FFFFFFFFF80FFFFFFFFFFC03FFFFFFFFFFA07FFFFFFFFF80FFFFFC0000FF03FFFFFFFFF01FFFFC000000F83FFFFFFFF807FFFE00000001C1FFFFFFFF017FFF80000000060FFFFFFF";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N12
cyclonev_lcell_comb \VGA_G~23 (
// Equation(s):
// \VGA_G~23_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85~portadataout ) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85~portadataout  & \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61~portadataout )) ) ) ) # 
// ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61~portadataout )) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~23 .extended_lut = "off";
defparam \VGA_G~23 .lut_mask = 64'h0F550F550033FF33;
defparam \VGA_G~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N15
cyclonev_lcell_comb \VGA_G~24 (
// Equation(s):
// \VGA_G~24_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \VGA_G~23_combout  & ( \VGA_G~41_combout  ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \VGA_G~23_combout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\VGA_G~22_combout ) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( !\VGA_G~23_combout  & ( \VGA_G~41_combout  ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( !\VGA_G~23_combout  & ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & \VGA_G~22_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\VGA_G~22_combout ),
	.datad(!\VGA_G~41_combout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.dataf(!\VGA_G~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~24 .extended_lut = "off";
defparam \VGA_G~24 .lut_mask = 64'h030300FFCFCF00FF;
defparam \VGA_G~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y21_N16
dffeas \VGA_G[5]~reg0 (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_G~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_G[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[5]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = "0FF97FFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFE9FFF7FFFFFFFFFFFFFFFFFFFFEFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFEFFF7FFFFFFFFFFFFFFFFFFFF7FFFDFFFFFFFFFFFFBFFFFFFFFFFFF7FFFFFFFFFFF3FFFFFFBFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFE03FFFFFBFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFDFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFF801FFFFEFFFFFFFFEFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFF7FFFFFFF803FFFFDFFFFFFFFE00003FFF803FFFFFFFFFFFFE0000003FF807FFFFFFFFFFFF8003F8007F807FFFFFFFFFFFF003FFFE01F80FFFFFBFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = "F83FFFFFC0781FFFFFBFFFFFFFFFFFFFFF8183FFFFFBFFFFFFFFFFFFFFFE007FFFFFBFFFFFFFFFFFFFFFF80FFFFFFBFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFBFFFFFE00FFFFFFFFFFFFFFFFBFFFFF000FFFFFFFFFFFFFFFFFFFFFC03C7FFFFFDFFFFFFFFFFFFFF01F83FFFFFFFFFFFFFFF7FFFC0FF81FFFFFFFFFFFFFFFFFFF03FF80FFFFFEFFFFFFFFFFFFE0FFF807FFFFFFFFFFFFFFFFF83FFF803FFFFFFFFFFFFFDFFF07FFF801FFFFFBFFFFFFFFFFE1FFFF801FFFFFFFFFFFFFFFFC3FFFF801FFFFFFFFFFFFF7FF87FFFF800FFFFFFFFFFFFFDFF0FFFFF800FFFFFFBFFFFFFF7E1FFFFF800FFFFFFDFFFFFFFDC3FFFFFC00FFFFFFF7FFFFFFFC7FFFFFC";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = "00FFFFFFFDFFFFFFF0FFFFFFE00FFFFFFFFFFFFFFF1FFFFFFF01FFFFFFFFFFFFFFE1FFFFFFF81FFFFFFFDFFFFFFC2FFFFFFFC1FFFFFFFFFFFFFF83FFFFFFFE1FFFFFFFBFFFFFF07FFFFFFFF1FFFFFFFFFFFFFF0FFFFFFFFFDFFFFFFF7FFFFFE1FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE3FDFFFFFFFFFFFFFFEFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFF";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 14;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182 .mem_init3 = "000010FDFE7FFFFFFFE788CF0030030FDFE7FFFFFEFC3C8CFF8F8180FDFF7FFFFFDFF0E47FFFFC000FDFF7FFFFFFFF8F0FFFFFC000FDFF7FFFFFBF3E1B7FFFFC010FDFF7FFFFFFE0F0FFFFFFC088FDFFFFFFFFFF038FFFFFFC000F9FFFFFFFEFFE0CFFFFFFC010FAFF3FFFFFFFFC3FFFFFFC000FAFFBFFFFDF8BFDFFFFFF8001FBFFBFFFFFF081FFFFFFF0001FBFFFFFFFBFFC03FFFFFF1021F1FFFFFFFFEFDFFFFFFFE0503F7FFBFFFF7E019FFFFFFC0003F7FFDFFFFFC000FFFFFFFFFC3E3FFFFFFFFC007FFFFFFE1FC7EFFFDFFFEFC000FFFFFFF0007CFFFFFFFFF8300FFFFFFFE00FD7FFFFFFFF8400FFFFFF8FF0F9FFFEFFFDF8410FFFFFEE0FFFAFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182 .mem_init2 = "FFDF01C0FFFFFE781FF3FFFFFFFFF00007FFFFE1E07F5FFFF7FFFF00007FFFFB8F87E7FFFFFFFBF00007FFFFDE3F7EFFFFFBFFBF00007FFFEEF0FFDFFFFFFFFBF00203FFFD6787F9FFFFFDFFFF00207FFD871C3FBFFFFFFFFFF00007FFDC38F7F5FFFFFFFFFF00003FF98987FEFFFFFFFFFFF00007FF591C3FCFFFFFFF7FFF00083FE498E3F9FFFFFFFFFFF00803FC44C77F2FFFFFFFBFFF80001F84CC7FE5FFFFFFFFFFF80000604CE3FCBFFFFFFFFCBF80040001463F97FFFFFFFEEBFC00200C4C77F2FFFFFFFFFEBFC0000000C7FE5FFFFFFFFFFFFE0100000E7FCFFFFFFFFFFB7FF00001006FFBFFFFFFFFFFDDFF80000407FE7FFFFFFFFFFFFFFC000100";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182 .mem_init1 = "FFCBFFFFFFFFFFFEFFF000183FF3FFFFFFFFFFFFFFFFC0001FFE7FFFFFFFFFFFFFFFFF000FFF9BFFFFFFFFFFFFFBFFFFFFFFE2FFFFFFFFFFFFFFCFFFFFFFF8FFFFFFFFFFFFFFFA7FFFFFFE3FFFFFFFFFFFFFFFF3FFFFFF8FFFFFFFFFFFFFFFFFCFFFFFC7FFFFFFFFFFFFFFFFFB1FFFC3BFFFFFFFFFFFFFFFFFEE0403DFFFFFFFFFFFFFFFFFFFDF9FCFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFF73FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182 .mem_init0 = "FFFFFFFFFFFFFF37FFFFFFFFFFFFFFFFFFFFFFC30FBFFFFFFFFFFFFFFFFFFFFDFEFBBFFFFFFFFFFFFFFFFFFFBFFBBBFFFFFFFFFFFFFFFFFFF7CFFBBFFFFFFFFFFFFFFFFFFFF4BCBBFFFFFFFFFFFFFFFFFFEE7DF3FFFFFFFFFFFFFFFFFFFEEFCFF3FFFFFFFFFFFFFFFFFFCFFFFF7FFFFFFFFFFFFFFFFFFEFFE7FFFFFFFFFFFFFFFFFFFFEFFE7EFFFFFFFFFFFFFFFFA1BEEFE7FFFFFFFFFFFFFFFFF3F9FFFFFDFFFFFFFFFFFFFFFDFFE2755FBFFFFFFFFFFFFFFF3FFFB7C7F7FFFFFFFFFFFFFFEFFFFD3FFEFFFFFFFFFFFFFFFDFFFFE1FFFFFFFFFFFFFFD05FDFFFFF63FCFFFFFFFFFFF9FCFBFFFFFB7FDFFFFFFFFFFCFFFBFFFFFF9FB9FFFFFFFFFFDFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 14;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = "FFF7F9FFFFFFFFFFFFFFFFFFFFDF7C02FFFFFFFF7FFFFFFFFCFCEFFFE7FFFFFFCFFFFFFFFF7BFDFFFF8FFFFFFDFFFFFFFFFFFFFFFFFEFFFFFF9FFFFFFFFFFFFBFDF7F7FFFFFBFFFFFFFFFFFFFEC02FFFFFFFBFFFFFFFFFFFFFE000FDFFFFF3FFFEBFFFFCFFFC0005E7FFFFFFFFFDFFFFFFFFC0002F7FFFFFFFFFFFFFFFFFFD80017FFFFFFFFFFEFFFFFFFFFA000F9FFFFFFFFBFFFFFFFFFFE8007DFFFFFFFFFDFFFFFFFFFF4001CFFFF3FFFE7FFFFFFFFFFF003EFFFFBFFFFFFFFFFFFFFFD800E7FFFFFFFFFFFFFFFFFFFE001FFFFF9FFFFFFFFFFFFFFFFC0077FFFDFFFFFFFFFFFFFFFF000FFFFFCFFFFFFFFFFFFFFFFE00FBFFFFFFFFFFFFFFFFFFFF80039F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = "FFEFFFFFFFFFFFFFFFF8017FFFFBFFFFFFFFFFFFFFFF9E1FDFFE7FFFFFFFFFFFFFDFFFC3FDFFDFFFFFFFFFFFFFFDFFFFFFDFFFFFFFFFFFFFFFFFFF7FFFF1FFBFFFFFFFFF6FFFFEEFFFE17FF7FFFFFFFFEF7FFFFFFC067FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF3FFFFFCFFFFFFFFFFFFFFFFFF7FFFFFFFFFFEFFFFFFFFFFFFE7FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFF7FFFFFFFFFFCFFFFFFFCFFFF9FFFFFFFFFFFBFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFCFFFFFFFF7FFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = "FFFFFEFFFFFFFF3FFFFFFFFFFFFFFFE7FFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFF7FFFFFFE3FFFFFFFFFFFFFFDF7FFFFFFEFFFFFFFFFFFFFFFEF3FFFFFFDFFFFFFFFFFFFFFBFF3FFFFFFFFFFFFFFFFFFFFFBFF3FFFFFF7FFFFFFFFFFFFFFFEF3FFFFFEFFFFFFFFFFDFFFFFDF7FFFFFFFFFFFFFFFFEFFFFFFF7FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFBFFFFFFFFFFEFFFFFFFFFFFFFBFFFFDFFFFFFFFFFFFDFFFFFFBFFFFEFFFFFFFFFFFFBFFFFFF3FFFBFFFFFFFFFFFFF7FFFFFF3FFFBFFFFFFFF5FFFEFFFFFFFBFFFFEFFFFFFECFFFDFFFFFFFBFFFFDFFFFFFCFBFF7FFFFFFFBFFFFFFFFFFFFFE01FFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = "FFFFFFF7FFFFBFFCFFFFFFFFFDFFFFFEDFFFF7FFFFFFFFFFFFFFFFFFFCFFFDFFFFFFFFFFFFFEFFFFFDFBFF1FFFFFFFFFFFFFE7FFFFBFE017FFFFFFFFFFFFFFBFFFF7FF83FFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFCFFFDFFFFFFFFFFFFFFFFFFFFFBFF7FFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD06FFFFFFFFFFFFFFFFFFFFFF2331FFFFFFFFFFFFFFFFFFFFD7FFAFFFFFFFFFFFFFFFFFFFF3FFFF3FFFFFFFFFFFFFFFFFF8FFFFFCFFFFFFFFFFFFFFFFFFBFFFFFF3F";
// synopsys translate_on

// Location: M10K_X38_Y54_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 14;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = "FFFFFFFFFFFFFFFFFFC01FFC7FFFFFFFFFFFFFFFCFE78C1FFFFFFFFFFFFFFFFFFDF872717FAFFFFFFFFFFFFFFF7E4DB5C8FFFFFFFFFFFFFFFFF7C52F9D43F1FFFFFFFFFFFFFE78CEFDBF0FFFFFFFFFFFFFFFDF8D3FEA287FFFFFFFFFFFFFFEF6FB9F6F11F3FFFFFFFFFFFFDE3ED147770FFFFFFFFFFFFFFDE5CB27DF767E5F7FFFFFFFFFFE6160787F91F023FFFFFFFFFBC7CA0581949FC01FFFFFFFFF7DDEE820BDF8FE203FFFFFFFF7C65C109C7B87F403FFFFFFFFBDBFED80DE1A7E00FFFFFFFFFBC586C10BEA47F00FFFFFFFFFBC1EF0011EFB7E00FFFFFFFFFBFB5828019627E1E7FFFFFFFFBC0C4481FDFC7EFFFFFFFFFFFBC7F6E03C7C8FDFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = "FFFC5CE40038B8F7FFFFFFFFFFF7C201010B03CF7FFFFFFFFFFF3819801C42F1F7FFFFFFFFFFFB9910000C3F9EFFFFFFFFFFFFBA002406C57BDFFFFFFFFFFFF9BE0880C7AE3EFFFFFFFFFFFFBAFE400B4D43DFFFFFFFFFFFFDB1CE087BFE7BFFFFFFFFFFFFDCE3C2AF4FA7DFFFFFFFFFFFFEE490360576FFFFFFFFFFFFFFCF3F67072C0F3FFFFFFFFFFFFEF966991F64F9FFFFFFFFFFFFFF8E01D0FF9F1FFFFFFFFFFFFE7CF275FC71E07FFFFFFFFFFFF3C02F3FBE3E03FFFFFFFFFFFF3E9A8F7B77C01FFFFFFFFFFFF9EF8CE7947C00FFFFFFFFFFFF9F0FBFDBCFC00FFFFFFFFFFFFCF9FF5F11F0007FFFFFFFFFFFEFDE7DB13F0003FFFFFFFFFFFFFC76C18F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = "F0001FFFFFFFFFFFFBE26C3CFE0000FFFFFFFFFFFF9F8CD81FC0000FFFFFFFFFFFFCFE0987F80000FFFFFFFFFFFFF7F803FF000007FFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFAFFFFE0000003FFFFFFFFFFFFFBFFF4001F803FFFFFFFFFFFFFB7FB0000FF01FFFFFFFFFFFFF808000007FC1FFFFFFFFFFFFF800000001FE0FFFFFFFFFFFFF80001E0007F8FFFFFFFFFFFFF00000FC003FE7FFBFFFFFFFFF000003F801FF0FA7FFFFFFFFF000001FF00FFC103FFFFFFFFF0000007FF8FFFF81FFFFFFFFF0000000FFFFFFF00FFFFFFFFF00000001FFFFFF00FFFFFFFFF0001C0007FFFFF03FFFFFFFFF0003FFFFFFFFFFEFFFFFFFFFF8003FFFFFFFFFCFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = "FFFFFFF8003FFFFFF03F0AFFFFFFFFFF8001FFFFF807F2FFFFFFFFFFF80007FFC701FBBFFFFFFFFFFFC0001FFEF1FE37FFFFFFFFFFF800007FFFFFC7FFFFFFFFFFFFC000003F83F0FFFFFFFFFFFFFC000000007E1FFFFFFFFFFFFFE00000000FC3BFFFFFFFFFFFFC00000003F07FFFFFFFFFFFFFE0000003FE1FFFFFFFFFFFFFFE007F0FFF83FFFFFFFFFFFFFFF007FFFFE07DFFFFFFFFFFFFFF807FFFF81CFFFFFFFFFFFFFFF803FFFF8F9FFFFFFFFFFFFFFF801FFFFFE3FFFFFFFFFFFFFFFE007FFFFC3FFFFFFFFFFFFFFFF001FFE7DFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFFC00001FEFFFFFFFFFFFFFFFFFC000078DFFFFFFFFFFFFFFFFFF08";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N12
cyclonev_lcell_comb \VGA_G~26 (
// Equation(s):
// \VGA_G~26_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182~portadataout  ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158~portadataout  ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134~portadataout  ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110~portadataout  ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~26 .extended_lut = "off";
defparam \VGA_G~26 .lut_mask = 64'h555500FF0F0F3333;
defparam \VGA_G~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 14;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "FC00000FFFFFFFFC07FFFC3FFFC1FF803FFFFFFFF03FFFC7FFF87E7F03FFFFFFFFC1FFFC3FFF0EFFBC07FFFFFFFF0FFFC7FFC1DFFFF07FFFFFFFF87FF8FFFC3DFFFFC3FFFFFFFFC3FF87FFC7F99FFE1FFFFFFFFE1FF8FFF0FFFFBFB07FFFFFFFE1FF0FFF8FFFFFFD87FFFFFFFF1FF1FFF1FFFFFFFC7FFFFFFFF8FF9FFF1FFFFFFFE3FFFFFFFF87F8FFE1FFFFFF5E1FFFFFFFF8FF8FFE1FFFFFFFE3FFFFFFFFC7F0FFF1FFFFFFFB3FFFFFFFF8010FFF1FFFFFFFB3FFFFFFFF8018FFE1FFFFFFF63FFFFFFFFC7F8FFE1FFFFFFFE1FFFFFFFF8FF9FFF1FFFFFFFE3FFFFFFFF87F1FFF1FFFFFFFC7FFFFFFFF8FF0FFF8FFFFFFF87FFFFFFFF1FF8FFF0FFFFFFF07FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "FFFFFE1FF87FFC7FFFFFE1FFFFFFFFE1FF8FFFC3FFFFFC3FFFFFFFFC3FFC7FFC1FFFFF07FFFFFFFF87FFC3FFF0FFFFC07FFFFFFFF0FFFC7FFF87FFF03FFFFFFFFC1FFFC3FFFC1FF803FFFFFFFF03FFFE3FFFC00000FFFFFFFFC07FFFF1FFFF8000BFFFFFFFFC1FFFFF1FFFFE005FFFFFFFFD03FFFFF07FFFF81FFFFFFFFF007FFFFF87FFFFFFFFFFFFFFA03FFFFFFC3FFFFFFFFFFFFFF007FFFFFFE3FFFFFFFFFFFFF405FFFFFFFE1FFFFFFFFFFFFC00FFFFFFFFF0FFFFFFFFFFFF00FFFFFFFFFF87FFFFFFFFFFC01FFFFFFFFFFC3FFFFFFFFFF807FFFFFFFFFFE07FFFFFFFFE07FFFFFFFFFFFF07FFFFFFFE81FFFFFFFFFFFFFC1FFFFFFF807FFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "C07FFFFFD01FFFFFFFFFFFFFFF803FFFD003FFFFFFFFFFFFFFFE01803002FFFFFFFFFFFFFFFFF80000017FFFFFFFFFFFFFFFFFD00000BFFFFFFFFFFFFFFFFFFFD8037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC037FFFFFFFFFFFFFFFFFFFD00000BFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFE00040000001FFFFFFFFFFFFF800000000400FFFFFFFFFFFFE0000000000007FFFFFFFFFFF80000000000001FFFFFFFFFFF00000000000001FFFFFFFFFFE00000000000040FFFFFFFFFF00000003FFFF0007FFFFFFFFE0000003FFFFFF003FFFFFFFFC000001FFFFFFFE00FFFFFFFF0080007FFFFFFFF80FFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "F000001FFFFFFFFFE07FFFFFFC00000FFFFFFFFFFF07FFFFFF800003FFFFFFFFFFF83FFFFFF00000FFFFFFFFFFFFC1FFFFFE00001FFFFFFFFFFFFC0FFFFFE08007FFFFFFFFFFFFE0FFFFF81001FFFFFFFFFFFFFF07FFFF80003FFFFFFFFFFFFFF07FFFF00007FFFFFFFFFFFFFF83FFFF0001FFFFFFFFFFFFFFF83FFFE0003FFFFFFFFFFFFFFFC3FFFE0007FFFFFFFFFFFFFFFC3FFFC000FFFFFFFFFFFFFFFFC1FFF8001FFFFFFFFFFFFFFFFE1FFF8003FFFFFFFFFFFFFFFFE1FFF8007FFFFFFFFFFFFFFFFE0FFF800FFFFFFFFFFFFFE3FFF0FFF000FFFFFFFFFFFFFC3FFF0FFF801FFFFFFFFFFFFF81FFF0FFF803FFFFFFFFFFFFF83FFF07FF803FFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FF03FFF87FB807FFFFFFFFFFFFF07FFF87F0807FFFFFFFFFFFFE0FFFF87E1807FFFFFFFFFFFFE0FFFF83C1007FFFFFFFFFFFFC1FFFF838180FFFFFFFFFFFFFC1FFFF860380FFFFFFFFFFFFFC1FFFF800F80FFFFFFFFFFFFFC3FFFF800FC0FFFFFFFFFFFFF83FFFF803FC0FFFFFFFFFFFFF83FFFE00FFC0FFFFFFFFFFFFF80FFC001FFC1FFFFFFFFFFFFF80000003FFC1FFFFFFFFFFFFF80000003FFC1FFFFFFFFFFFFF80000003FFC3FFFFFFFFFFFFF80000003FFC3FFFFFFFFFFFFF83F06200FF83FFFFFFFFFFFFFC3F00340FF87FFFFFFFFFFFFFC1F080503F87FFFFFFFFFFC3FC1E000101F07FFFFFFFFFFBDFC1E100081F87FFFFFFFFFFFDFE0E000041F8";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "7FFFFFFFFFFFDFE0C000030F8FFFFFFFFFFFFDFF04000010F8FFFFFFFFFFFFFFF00200000787FFFFFFFFFFBFFF80200008787FFFFFFFFFFBEFF8020000C307FFFFFFFFFF9CFFC0200000387FFFFFFFFFF9EFFE4000000387FFFFFFFFFFFFFFFC000000383FFFFFFFFFFDE7FFE000004383FFFFFFFFFFDF7FFE1000043C1FFFFFFFFFFEFBFFE0000043E1FFFFFFFFFFEF9FFF0000043E0FFFFFFFFFFF7EFFF0400043F07FFFFFFFFFFFF7FF8000003F07FFFFFFFFFF9FBFFC000003F83FFFFFFFFFFCFFFFC080003F81FFFFFFFFFFE7DFFE040007FE0FFFFFFFFFFF3B0FF0000C3FE07FFFFFFFFFFB667F800083FF03FFFFFFFFFFEDF3FC02007FF80FFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFBF800007FFC07FFFFFFFFFFFFBF04018FFFF03FFFFFFFFFFDF3F060007FFF00FFFFFFFFFFEE7E0F800FFFFC03FFFFFFFFFF0FC0FF80FFFFE01FFFFFFFFFFFF83FFC0FFFFF007FFFFFFFFFFE07FFFBFFFFFE01FFFFFFFFFFC0FFFFFFFFFFF007FFFFFFFFF81FFFFFFFFFFF801FFFFFFFFE01FFFFFFFFFFFE003FFFFFFF807FFFFFFFFFFFF8007FFFFFC00FFFFFFFFFFFFFE000FFFFE001FFFFFFFFFFFFFFC0000F0000FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFD00000BFFFFFFFFFFFFFFFFFFFEC037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "80FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFE803FFFFFFFFFFFFFFFFFFFFFE803FFFFFFFFFFFFFFFFFFFFFE803FFFFFFFFFFFFFFFFFFFFFE801FFFFFFFFFFFFFFFFFFFFFE801FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "FFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF8007DFFFFFFFFFFFFFFFFFFFFC0039FFFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "FFFFFFC001FFFFFFFFFFFFFFFFFFFFFF01BFFFFFFFFFFFFFFFFFFFFFFE17FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8037FFFFFFFFFFFFFFFFFFFD00000BFFFFFFFFFFFFFFFFFF80000017FFFFFFFFFFFFFFFFE01803002FFFFFFFFFFFFFFFF803FFFD003FFFFFFFFFFFFFFC07FFFFFD01FFFFFFFFFFFFFFC1FFFFFFF807FFFFFFFFFFFFF07FFFFFFFE81FFFFFFFFFFFFE07FFFFFFFFE07FFFFFFFFFFFC3FFFFFFFFFF807FFFFFFFFFF87FFFFFFFFFFC01FFFFFFFFFF0FFFFFFFFFFFF00FFFFFFFFFE1FFFFFFFFFFFFC00FFFFFFFFE3FFFFFFFFFFFFF405FFFFFFFC3FFFFFFFFFFFFFF007FFFFFF87FFFFFFFFFFFFFFA03FFFFFF07FFFF81FFFFFFFFF007FFFFF1FFFFE005FFFFFFFFD03FFFFF1FFFF8000BFFFFFFFFC1FFFFE3FF";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 14;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFBFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFFBFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFE01FFFC3FFFFFFFFFFFFFFFFF3FC0F801FFFFFFFFFFFFFFFFDFFFF0001FFFFFFFFFFFFFFFF7FFFF8000FFFFFFFFFFFFFFFCBFFFF8000FFFFFFFFFFFFFFF87FFFF01DFFFFFFFFFFFFFFFF1FFFFF07FFFFFFFFFFFFFFFFE1FFFFF07FFFFFFFFFFFFFFFFC3FFFFF9FFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "FF83FFFFFBFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFF403FFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "FFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFE403FFFFFFFFFFFFFFFFFFFFFE407FFFFFFFFFFFFFFFFFFFFFEC07FFFFFFFFFFFFFFFFFFFFFE807FFFFFFFFFFFFFFFFFFFFFE80FFFFFFFFFFFFFFFFFFFFFFE80FFFFFFFFFFFFFFFFFFFFFFD80FFFFFFFFFFFFFFFFFFFFFFD80FFFFFFFFFFFFFFFFFFFFFFD80FFFFFFFFFFFFFFFFFFFFFFD80FFFFFFFFFFFFFFFFFFFFFFD80FFFFFFFFFFFFFFFFFFFFFFD80FFFFFFFFFFFFFFFFFFFFFFD81FFFFFFFFFFFFFFFFFFFFFFD81FFFFFFFFFFFFFFFFFFFFFFD81FFFFFFFFFFFFFFFFFFFFFFD80FFFFFFFFFFFFFFFFFFFFFFD81FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N9
cyclonev_lcell_comb \VGA_G~27 (
// Equation(s):
// \VGA_G~27_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62~portadataout  & 
// ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14~portadataout  & 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38~portadataout  & 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86~portadataout 
//  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38~portadataout )))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~27 .extended_lut = "off";
defparam \VGA_G~27 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \VGA_G~27 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_bit_number = 14;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302 .mem_init3 = "FFFF80000000000C01C007FFFFFFF00000000000601E007FFFFFF700000000000300E007FFFFFFE00000000000100E006FFFFFFC000000000000007006FFFFFD8000000000000003006FFFFFF8000000000000003007FFFFFF000000000000000100FFFFFFE000000000000000100DFFFFFE000000000000000080DFFFFEC000000000000000001FFFFFFC000000000000000001BFFFFD8000000000000000001FFFFFF8000000000000000003FFFFFF0200000000000000007FFFFFB070000000000000000EFFFFFF078000000000000001DFFFFF6070000000000000003BFFFFFE0000000000000000077FFFFFC00000000000000001FFFFFFEC0000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302 .mem_init2 = "0000003BFFFFFFC00300000000000007FFFFFFFC0030000000000000DFFFFFFF80000000000000001BFFFFFFD800000000000000017FFFFFFF80000000000000002FFFFFFFF80000000000000005FFFFFFFF0000000000000000BFFFFFFFF0000000000000000FFFFFFFFB0000000000000001FFFFFFFFB0000000000000003FFFFFFFFB0000000000000001FFFFFFFFB0000000000000407FFFFFFFFB000000000000060BFFFFFFFFB001000000000060FFFFFFFFFB000C00000000061FFFFFFFFFB000600000000020FFFFFFFFFF000180000000003FFFFFFFFFF0000C0000000001FFFFFFFFFF800060000000007FFFFFFFFFF80000000000000BFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302 .mem_init1 = "FD80000000000000FFFFFFFFFFFC0000000000001FFFFFFFFFFEC0000000000002FFFFFFFFFFFC0180000000003FFFFFFFFFFF60140000000007FFFFFFFFFFFF00C000000000BFFFFFFFFFFFF8000000000017FFFFFFFFFFFDC000C0000002FFFFFFFFFFFFEE001E0000003FFFFFFFFFFFFF7001F0000007FFFFFFFFFFFFFF800E000001FFFFFFFFFFFFFFEE004300002FFFFFFFFFFFFFFFF800100005FFFFFFFFFFFFFFFDE0000000BFFFFFFFFFFFFFFFF70000002FFFFFFFFFFFFFFFFFDE00000DFFFFFFFFFFFFFFFFFF7000077FFFFFFFFFFFFFFFFFFEF007BFFFFFFFFFFFFFFFFFFFFCFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350 .port_a_first_bit_number = 14;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC0067FFFFFFFFFFFFFFFFFFE81F002FFFFFFFFFFFFFFFFFF43F8FE05FFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350 .mem_init1 = "FFC3FE7FFE07FFFFFFFFFFFFFFF0FFBFFFFC7FFFFFFFFFFFFFFF3FE7FFFFF0FFFFFFFFFFFFFFCFFDFFFFFF8FFFFFFFFFFFFFF3FF7FFFFFFE3FFFFFFFFFFFFC7FEFFFFFFFF1FFFFFFFFFFFFDFFDFFFFFFFF8FFFFFFFFFFFFBFF3FFFFFFFFC7FFFFFFFFFFF7FEFFFFFFFFFE3FFFFFFFFFFEFFFFFFFFFFFF93FFFFFFFFFF9FFDFFFFFFFFFD0FFAFFFFFFFBFFBFFFFFFFFFDCFF87FFFFFF3FF7FFFFFE1FFDCFC33FFFFFF7FFFFFFFFE83FDC7C63FFFFFEFFEFFFFFFE10FDE7813FFFFFEFFDFFFFFFE3C7DE3203FFFFFDFFDFFFFFFF1D1DF0427FFFFFDFFBFFFFFFF9F0DFA807FFFFFBFFBFFFFFFFCFE4F104FFFFFF3FFFFFFFFFFCFF4F901FFFFFFBFF7FFFFFFFE3F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350 .mem_init0 = "9FC00FFFFFF7FF7FFFFFFFF3F8F809FFFFFF7FF7FFFFFFFF1FE7C0BFFFFFE7FEFFFFFFFFFBFF1C81FFFFFF7FEFFFFFFFFF9FF3E81FFFFFE7FEFFFFFFFFF8FF0E83FFFFFEFFEFFFFFFFFFCFFDE93FFFFFEFFEFFFFFFFFFC7F8697FFFFFEFFFFFFFFFFFFEFFC683FFFFFCFFFFFFFFFFFFE3FEC87FFFFFCFFDFFFFFFFFFE7FEC6FFFFFFCFFDFFFFFFFFFF1FE807F8FFFEFFDFFFFFFFFFF9FC9CFC0FFFEFFDFFFFFFFFFF9FD21F027FFEFFDFFFFFFFFFFCFCC002E3FFEFFDFFFFFFFFFFE29E7F877FFEFFDFFFFFFFFFFF43FFFC77FFEFFDFFFFFFFFFFF03FFFC77FFEFFDFFFFFFFFFFE11FFFC67FFEFFDFFFFFFFFFFCFCFFFE43FFEFFDFFFFFFFFFF9FC7FFE07FFEF";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326 .port_a_first_bit_number = 14;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326 .mem_init3 = "FDFFFFFFFFFF3FE1BF28FFFEFFDFFFFFFFFFF3FEA0405FFFEFFDFFFFFFFFFE7FED102FFFFCFFDFFFFFFFFFE7FECA4FFFFFCFFDFFFFFFFFFCFFC683FFFFFCFFFFFFFFFFFFC7F8E97FFFFFEFFFFFFFFFFFFDFF9E93FFFFFEFFEFFFFFFFFF8FF0E83FFFFFEFFEFFFFFFFFF9FF3E81FFFFFE7FEFFFFFFFFF3FE3C8BFFFFFF7FEFFFFFFFFF3FE380BFFFFFE7FEFFFFFFFFE7FCF809FFFFFF7FF7FFFFFFFE7F9FC00FFFFFF7FF7FFFFFFFCFF4F905FFFFFFBFF7FFFFFFFCF84F104FFFFFF3FFFFFFFFFF8F8DF8807FFFFFBFFBFFFFFFF3C1DF2427FFFFFDFFBFFFFFFE307DF3003FFFFFDFFDFFFFFFE21FDE7013FFFFFEFFDFFFFFFE87FDE7843FFFFFEFFEFFFFFFF1F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326 .mem_init2 = "FDCFE13FFFFFF7FFFFFFFFFFFFDCFF07FFFFFF3FF7FFFFFFFFFC9FFF7FFFFFFBFFBFFFFFFFFF95FFFFFFFFFF9FFDFFFFFFFFFCBFFFFFFFFFFEFFFFFFFFFFFFFBFFFFFFFFFFF7FEFFFFFFFFFE3FFFFFFFFFFFBFFBFFFFFFFFCFFFFFFFFFFFFDFFDFFFFFFFF8FFFFFFFFFFFFC7FEFFFFFFFF1FFFFFFFFFFFFF3FF7FFFFFFE3FFFFFFFFFFFFFCFFDFFFFFF8FFFFFFFFFFFFFFF3FE7FFFFF0FFFFFFFFFFFFFFF0FFBFFFFC7FFFFFFFFFFFFFFFC3FE7FFE07FFFFFFFFFFFFFFFFC7F9FE05FFFFFFFFFFFFFFFFFE81F002FFFFFFFFFFFFFFFFFFFEC0067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F9FFFFFFFFFFFFFFFFFFFFF7FFFBFFFFFFFFFFFFFFFFFFFFFFBFF7FFFFFFFFFFFFFFFFFEFE000FDFFFFFFFFFFFFFFFFFBF00001FFFFFFFFFFFFFFFFFFF8000007BFFFFFFFFFFFFFFFDE0000001FFFFFFFFFFFFFFFFF80000000EFFFFFFFFFFFFFFEF0000000077FFFFFFFFFFFFFFC20";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326 .mem_init0 = "0000003FFFFFFFFFFFFFFF8180000001FFFFFFFFFFFFFFF0000000001DFFFFFFFFFFFFDC0780000000FFFFFFFFFFFFFB800000000007FFFFFFFFFFFF70000000000037FFFFFFFFFFEE000000000003FFFFFFFFFFFDC000000000001BFFFFFFFFFFB8000000000001FFFFFFFFFFF70000000000000DFFFFFFFFFFE0000000000000FFFFFFFFFFBC0000000000000FFFFFFFFFFF800000000800007FFFFFFFFFE000000000600007FFFFFFFFF8000000000780006FFFFFFFEF00000000003C0006FFFFFFFDC00000001001E0006FFFFFFFB800000000C00F0007FFFFFFF700000000060078007FFFFFFEE00000000030078007FFFFFFFC0000000001803C007FFF";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_bit_number = 14;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206 .mem_init3 = "FFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFFC00000000FFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFE3FFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206 .mem_init1 = "FFFFFFFFFFFFFFFFA1FF05FFFFFFFFFFFFFFFFFFE7FFFFC5FFFFFFFFFFFFFFFFE3FFFFFFEBFFFFFFFFFFFFFFFDFFFFFFFFDFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFF7FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFBFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFEFFFFFFFF7FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFF8FFFFFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFF8FF8FFFFFFF7FFFFFFFFFFFF9FFFF9FFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206 .mem_init0 = "FFFFFFFFFFCFFFFFF6FFFFEFFFFFFFFFFFF7FFFFFFB7FFFDFFFFFFFFFFFDFFFFFFFFBFFFDFFFFFFFFFFF7FFFFFFFE7FFF9FFFFFFFFFFDFFFFFFFFF3FFFFFFFFFFFFFFFFFFF03FFF3FFFBFFFFFFFFFEFFFC0007FF9FFFBFFFFFFFFFFFFE00000FFCFFF3FFFFFFFFF7FF8000007FEBFFFFFFFFFFFEFFF0008101FE7FFFFFFFFFFFDFF73300080FF7FF7FFFFFFFFFFE730140867F3FF7FFFFFFFFFFE3303040F7F3FF7FFFFFFFFFFE330081133FBFE7FFFFFFFFFC7331000121FAFE7FFFFFFFFFE73220000C1F9FE7FFFFFFFFFE330C000001FDFEFFFFFFFEFEF392C000000FDFEFFFFFFFDFC71D84000000FDFEFFFFFFFBFE398A4000020FDFE7FFFFFFFFF1CCB4";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 14;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230 .mem_init3 = "0003FFFFFF0000000000000000007FFFFFE8000000000000000007FFFFFF400000000000002000FFFFFFFE00000000000006000FFFFFFFF0000000000000F001FFFFFFFF4000000000005F003FFFFFFFFA00000000000BF803FFFFFFFFE80000000001FF807FFFFFFFFFE0000000005FF80FFFFFFFFFFD8000000017FFC1FFFFFFFFFFFA00000005FFFC3FFFFFFFFFFFE6000006FFFFE3FFFFFFFFFFFFE7801E7FFFFE7FFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFF7FFF9FFFFFFFFFFFFFFFFFFFE7FFF0FFFFFFFFFFFFFFFFFFFC7FFF83FFFFFFFFFFFFFFFFFF0403F81FFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230 .mem_init0 = "FFFFFFFFFFFFFE07FBB80FFFFFFFFFFFFFFFFFC07F77C07FFFFFFFFFFFFFFFF80FFEFC03FFFFFFFFFFFFFFFF00FFDFE03FFFFFFFFFFFFFFFF01FFFFF81FFFFFFFFFFFFFFFE07FFFFFE0FFFFFFFFFFFFFFFC1FFF7FFF07FFFFFFFFFFFFFF83FFFFFFF83FFFFFFFFFFFFFF87FF2FFFFC1FFFFFFFFFFFFFF07FFFFFFFC0FFFFFFFFFFFFFC0FFFDFFFFE07FFFFFFFFFFFF81FFFFFFFFF03FFFFFFFFFFFF01FFFFFFFFF00FFFFFFFFFFFE03FFFFFFFFF807FFFFFFFFFF807FFFFFFFFFC01FFFFFFFFFE00FFFFFFFFFFE007FFFFFFFF801FFFFFFFFFFF000FFFFFFFE003FFFFFFFFFFF8001FFFFFF0007FFFFFFFFFFFE0001FFFE0001FFFFFFFFFFFFF000000000003F";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_bit_number = 14;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FF1FFFFFFFFFFFFFFFFFFFEC0001BFFFFFFFFFFFFFFFFFF40000017FFFFFFFFFFFFFFFFD00000005FFFFFFFFFFFFFFFF4000000017FFFFFFFFFFFFFFD0000000005FFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFE80000000000FFFFFFFFFFFFFE000000000007FFFFFFFFFFFFC000000000003FFFFFFFFFFFE8000000000001FFFFFFFFFFFD0000000000000FFFFFFFFFFFA00000000000003FFFFFFFFFF000000000000001FDFFFFFFFE000000000000003F8FFFFFFFC000000000000000F87FFFFFFA0000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254 .mem_init2 = "00000000001F03FFFFFF4000000000000000703FFFFFF8000000000000000E01FFFFFF0000000000000000201FFFFFC0000000000000000000FFFFF80000000000000000000FFFFFC00000000000000000007FFFF800000000000000000007FFFE000000000000000000003FFFC000000000000000000003FFFE000001E00070000000003FFF8000030000003000000003FFF4000300000000400000003FFF8001800000000080000003FFE0004000000000020000003FFF00100003FFFC0000000001FFC002000E00000C004000003FFE00200C0000001001000003FFC0020600000000200800003FF40001000000000080400003FF8000C000000000040000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254 .mem_init1 = "003FF80000000000000010000007FE00000000000000000000007FF0000000000000000200000FFF0000000000000000102001FFE0000000000000000080003FFE0000000000000000040007FFE000000000000000002201FFFF00000000000000000180FFFFF800000000000000000003FFFF800000000000000000000FFFF0000000000000000000007FFF0000000000000000000003FFF0000000000000000000001FFFC000000000000000000000FFFC0000000000000000000007FF80000000000000000000007FF80000000000000000000003FFE0000000000000000000003FFE0000000000000000000001FFC0000000000000000000001FFF000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254 .mem_init0 = "0000000000000000FFF0000000000000000000000FFE0000000000000000000000FFF8000000000000000000000FFF00000000000000000000007FFC0000000000000000000007FFC0000000000000000000007FF80000000000000000000007FFE0000000000000000000007FFC0000000000000000000007FFF0000000000000000000007FFE0000000000000000000007FFF800000000000000000000FFFFC00000000000000000000FFFF800000000000000000000FFFFE00000000000000000000FFFFF00000000000000000001FFFFE00000000000000000001FFFFF80000000000000000001FFFFFC0000000000000000003FFFFFE000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278 .port_a_first_bit_number = 14;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278 .mem_init3 = "FFFFFFFFFFFFFFFFF0FFF7FFFFFFFFFFFFFFFFFFFF07FF3FFFFFFFFFFFFFFFFFFFF83FF9FFFFFFFFFFFFFFFFFFFF81FF9FFFFFFFFFFFFFFFFFFFF81FF8FFFFFFFF987E1FFFFFFF80FF8FFFFFFF3EFF5F4FFFFFFC0FF87FFFFFDFFBFFFFDFFFFFC07F87FFFFEFFFCFFF7FBFFFFC07F83FFFFFFFFF3FDFFF7FFFC03F83EFFFB7FFEFFE7FFDFFFC03F83EFFFF9FFBFFFBFFB7FFC03F81EFFFFEFEFF9FEFEF9FFC03F81E7FE7FB9FEE7FB9FEFF803F81C7F79FE7FBFBFE7FB7F801F01C7F7EFFFEFFEFFFEFFF801F01C7FFFBFF9FFFBFF9FFF801F0187FFFCFF7FFFCFF7FFF001E0187FFF3FFDFFF3FFDFF7001E0107FFEFFFF7FCFFFE7FA001C0007FFBFC7F9FBFC";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278 .mem_init2 = "7F9FE003C0007F6FF3DFEEFF3DFEEE00380007F9FEFF7FBFEFE7FBE00300007FFFBFF9FFFBFF9FFE0020000FFFEFFFEFFEFFFEFFC0000000FFFCFFFF7FCFFFF7FC0000000FFFF7FFDFFF7FFDFFE0000001FFFFDFF7FFFDFF7FFE0000003FF4FF7CFF4FF7CFF5E0000001FFF7FDBFDF7F9BFDF400000007FFDFEFF3FDFEFF7FC00000001FFF7FFCFFF7FFCFFC000000007FFFFFFFFFFFFFFFC000000001000FE00000FE0000000000001003FF80003FF800000000000700FC7E000FC7E00000000001F03F01F803F01F80000000007F07E007E07E007E0C0000003FF9F8001F9F8003F1C0000003FFFE0000FFE0000FFC0000001FFF800003F800003F80000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278 .mem_init1 = "FFFC00003FC00007FC0000000FFFF0000FFF0000FFC0020000FF0FC003F0F8003F1C00300007F07E00FC07E00FC0600380007F01F83F001F83F002003C0007F007E7E0007EFC006001C0007F001FF80001FF8007001E0107F000FE00000FE000F001E0187F001FF00001FF001F801F0187F007EFC0007EFC03F801F01C7F80FC3F000F83F07F801F01C7F83F00FC03F00FDFF803F81C7FCFC007E0FC007FFFC03F81E7FFF0001FBF00017FFC03F81EFFF400007FC0003FFFC03F83EFFFC00003F8000FFFFC03F83EFFFF00007FE003FFFFC07F83FFFFFC001FBF01FFFFFC07F87FFFFFF807E0FDFFFFFFC0FF87FFFFFFFCFC09FFFFFFF80FF8FFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278 .mem_init0 = "FFFFFF81FF8FFFFFFFFFFFFFFFFFFFF81FF9FFFFFFFFFFFFFFFFFFFF83FF9FFFFFFFFFFFFFFFFFFFF07FF3FFFFFFFFFFFFFFFFFFFF0FFF7FFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N42
cyclonev_lcell_comb \VGA_G~25 (
// Equation(s):
// \VGA_G~25_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278~portadataout  & ( 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254~portadataout 
//  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230~portadataout ))))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230~portadataout ))))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230~portadataout ))))) ) ) 
// )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a206~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a230~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a254~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a278~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~25 .extended_lut = "off";
defparam \VGA_G~25 .lut_mask = 64'h50305F30503F5F3F;
defparam \VGA_G~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N18
cyclonev_lcell_comb \VGA_G~37 (
// Equation(s):
// \VGA_G~37_combout  = ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (((\VGA_G~25_combout ))) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350~portadataout )))))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326~portadataout ))))) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a302~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a350~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a326~portadataout ),
	.datag(!\VGA_G~25_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~37 .extended_lut = "on";
defparam \VGA_G~37 .lut_mask = 64'h0F0F440C0F0F770C;
defparam \VGA_G~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N3
cyclonev_lcell_comb \VGA_G~28 (
// Equation(s):
// \VGA_G~28_combout  = ( \VGA_G~37_combout  & ( ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\VGA_G~27_combout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & (\VGA_G~26_combout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) # ( !\VGA_G~37_combout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\VGA_G~27_combout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & (\VGA_G~26_combout )))) ) )

	.dataa(!\VGA_G~26_combout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\VGA_G~27_combout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datae(gnd),
	.dataf(!\VGA_G~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~28 .extended_lut = "off";
defparam \VGA_G~28 .lut_mask = 64'h1D001D001DFF1DFF;
defparam \VGA_G~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N5
dffeas \VGA_G[6]~reg0 (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_G~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_G[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[6]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 15;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183 .mem_init3 = "FFFF0FFEFF0000000FFFFFC7FFFFE1FFEFF0000001FFFF9E7FFFFE7FFEFF0000003FFFF8FFFFFFFFFFEFF0000003FFFFC7FFFFFFFFFEFF0000007FFF3EFFFFFFFFFFEFF0000007FFF0FFFFFFFF07FEFF000000FFFF87FFFFFFF0FFEFF000001FFFFFFFFFFFFFFFFDFF800001FFFFFFFFFFFFFFFFDFF800003FF1FFFFFFFFFFFFFDFF800003FF0FFFFFFFFF87FFDFF800007FF87FFFFFFFF83FFFFF800007FFE7FFFFFFFFEFFFBFFC0000FFFFFFFFFFFFFFFFFBFFC0000FFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFE3FFFF7FFE0001FFFFFFFFFFFE1FFFF7FFE0001FFFFFFFFFFFFFFFFEFFFE0001FF83FFFFFFFFFFFFEFFFF0003FF81FFFFFFFFFFFFDFFFF0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183 .mem_init2 = "003FFE3FFFFFFC3FFFFDFFFF0003FFFFFFFFFFE1FFFFBFFFF8003FFFFFFFFFFF1FFFFBFFFF8007FFFFFFFFFFFFFFFF7FFFFC007FFFFFFFFFFFFFFFE7FFFFC007FFC1FFFFFBFFFFFEFFFFFE007FFC1FFFFF9FFFFFDFFFFFE007FFFFFFFFF8FFFFFBFFFFFE007FFFFFFFFFC7FFFF3FFFFFF007FFFC7FFFFEFFFFF7FFFFFF807FFF87FFFCFFFFFEFFFFFFF807FFF1FFFFCFFFFFDFFFFFFFC07FFFFFFFFC7FFFFBFFFFFFFC07FFFFFFFFE7FFFF7FFFFFFFE37FFFFBFFFEFFFFEFFFFFFFFF17FFFF9FFFFFFFFDFFFFFFFFF17FFFF3FF3FFFFFBFFFFFFFFF83FFFF3FF3FFFFF7FFFFFFFFFCBFFFFFFE3FFFFCFFFFFFFFFFE3FFFFFFE3FFFF9FFFFFFFFFFE1FFFFFFE7F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183 .mem_init1 = "FFF7FFFFFFFFFFF1FFFFFFFFFFFCFFFFFFFFFFFF8FFFFFFFFFFF9FFFFFFFFFFFFC7FFFFFFFFFE7FFFFFFFFFFFFE7FFFFFFFFFDFFFFFFFFFFFFFF3FFFFFFFFF3FFFFFFFFFFFFFFDFFFFFFFFCFFFFFFFFFFFFFFFEFFFFFFFF3FFFFFFFFFFFFFFFF3FFFFFF8FFFFFFFFFFFFFFFFFCFFFFFC7FFFFFFFFFFFFFFFFFF1FFFC3FFFFFFFFFFFFFFFFFFFE0603FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF07FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183 .mem_init0 = "FFFFFFFFFFFFFFCFF03FFFFFFFFFFFFFFFFFFFE01F83FFFFFFFFFFFFFFFFFFF800783FFFFFFFFFFFFFFFFFFF000383FFFFFFFFFFFFFFFFFFF000183FFFFFFFFFFFFFFFFFFE030183FFFFFFFFFFFFFFFFFFE0FC083FFFFFFFFFFFFFFFFFFE0FE007FFFFFFFFFFFFFFFFFFE0FE007FFFFFFFFFFFFFFFFFFE0FF007FFFFFFFFFFFFFFFFFFE0FF00FFFFFFFFFFFFFFFFC07E0FF00FFFFFFFFFFFFFFFE000E07E01FFFFFFFFFFFFFFF8000703803FFFFFFFFFFFFFFF0000100007FFFFFFFFFFFFFFE000008000FFFFFFFFFFFFFFFC00000C000FFFFFFFFFFFE03F8000006001FFFFFFFFFFF00078000003801FFFFFFFFFFE00010000003F83FFFFFFFFFF8000000000";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = "0006FFFFFFFFFFFFFFFFFFFC00001FFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFE000000001FFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFC000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = "07C3FFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFFE0000000007FFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF80000000FFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = "FFFFFFFFFE0000000FFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFE0000003DFFFFFFFFFFFFFFFFC0000007CFFFFFFFFFFFFFFFFC000000F87FFFFFFFFFFFFFFF8000000F07FFFFFFFFFFFFFFF8000001E03FFFFFFFFFFFFFFF0000001C03FFFFFFFFFFFFFFF0000001C03FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFF000";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 15;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = "FFFFFFFFFFFFFFFE7FFFFFFEFFFFFFFFFFFFFFFFDFF873FFF3FFFFFFFFFFFFFFFBFF858EFFDFFFFFFFFFFFFFFFBF924807FE7FFFFFFFFFFFFFF7F8C000BFFBFFFFFFFFFFFFFEFF100040FFCFFFFFFFFFFFFFEFF2C01443FE7FFFFFFFFFFFFDF90400002FFBFFFFFFFFFFFFDFC1002080FFCFFFFFFFFFFFFBFA34100009FF3FFFFFFFFFFFBF9E0000002FF81FFFFFFFFFFBF8340200637FC0FFFFFFFFFFBE2100010207FE1FFFFFFFFFFBF9808000007FE3FFFFFFFFFF7E0000182061FF7FFFFFFFFFF7FA300000043FF3FFFFFFFFFF7FE101008004FF1FFFFFFFFFF7C400100049DFE3FFFFFFFFFF7FF080000003FC7FFFFFFFFFF7F8080002037F9FFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = "FF3FA018000047FBFFFFFFFFFFFBFC000000043F7FFFFFFFFFFFBF000000010FEFFFFFFFFFFFFBE0000000007EFFFFFFFFFFFFBC0008000087EFFFFFFFFFFFFBC010000011FDFFFFFFFFFFFFDD00000400BFDFFFFFFFFFFFFDC000000401FDFFFFFFFFFFFFDF000180B01FBFFFFFFFFFFFFDFA60006089FBFFFFFFFFFFFFEFC0000000FFFFFFFFFFFFFFFEFE00400003F3FFFFFFFFFFFFE7F10C24007F0FFFFFFFFFFFFF7F0082000FF07FFFFFFFFFFFF7F8400001FE03FFFFFFFFFFFFBF0400000FE01FFFFFFFFFFFFBF0500003FC00FFFFFFFFFFFFDFF040207F8007FFFFFFFFFFFDFE00228FF8003FFFFFFFFFFFEFE0824C7F0003FFFFFFFFFFFE7F893667";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = "E0001FFFFFFFFFFFF7FD9343FC0001FFFFFFFFFFFFBFF325FF80000FFFFFFFFFFFFDFFF67FF000007FFFFFFFFFFFEFFFFFFE000007FFFFFFFFFFFF3FFFFFC000003FFFFFFFFFFFFDFFFFF0000003FFFFFFFFFFFFE7FFF80000001FFFFFFFFFFFFF8FFC00000001FFFFFFFFFFFFF800000000000FFFFFFFFFFFFF800000000000FFFFFFFFFFFFF8000000000007FFFFFFFFFFFF8000000000003FFFFFFFFFFFF8000000000001FFFFFFFFFFFF80000000000000FFFFFFFFFFF800000000000007FFFFFFFFFF80000000000000FFFFFFFFFFF80000000000000FFFFFFFFFFF80000000000000FFFFFFFFFFF800000000000001FFFFFFFFFF800000000000031FFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = "FFFFFFF8000000000FC0F7FFFFFFFFFF8000000007F80DFFFFFFFFFFF800000038FE047FFFFFFFFFFF800000010E01CFFFFFFFFFFFFC000000000038FFFFFFFFFFFFC0000000000F1FFFFFFFFFFFFC0000000001E3FFFFFFFFFFFFC0000000003C7FFFFFFFFFFFFE000000000F87FFFFFFFFFFFFE000000001E0FFFFFFFFFFFFFF000000007C1FFFFFFFFFFFFFF00000001F83FFFFFFFFFFFFFF00000007E33FFFFFFFFFFFFFF80000007067FFFFFFFFFFFFFFC00000001CFFFFFFFFFFFFFFFC00000003DFFFFFFFFFFFFFFFE000000023FFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFF80000001FFFFFFFFFFFFFFFFFE0000073FFFFFFFFFFFFFFFFFF00";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 15;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = "01F03FFFFFFFFFF000000000001E0001FFFFFFFE000000000301E00003FFFFFFE000000000FC0C00001FFFFFFC000000000FC08000007FFFFFC000000000FC00000003FFFFF8000000000FC0003FC01FFFFF800000000078001FFF00FFFFF80001C000030003FFF80FFFFF00003E000000003FFFC07FFFF00007E0000000007FFE03FFFF00007F0000000001FFF03FFFF00007E00000000007FF81FFFF00003E00000000003FFC1FFFF80001800000000001FFC0FFFF80000000000000000FFE0FFFF80000000000000000FFE07FFFC00000000000000007FF07FFFC00000000000000007FF03FFFE00000000000000003FF03FFFE00000000000000003FF83F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = "FFC00000000000000E03FF81FFF000000000000001F03FE01FFE000000000000003F800001FFC000000000000003F800001FF8000000000000001F800003FF0000000000F00001F00000FFF0000000001F8000000001FFFE0000000001F80000003FFFFFE0000000001F80000007FFFFFE0000000001F80000007FFFFFC0000700000F0000000FFFFFFC0000F8000000000000FFFFFFC0001F8000000000001FFFFFFC0001F8000000000003FFFFFFC0001F8000000000007FFFFFFC0000F800000000001FFFFFFFE00006000000000007FFFFFFFE00000000000000003FFFFFFFE00000000000000001FFFFFFFF00000000000000001FFFFFFFF00000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = "000000FFFFFFFF80000000000000000FFFFFFFFC00000000000000007FFFFFFFC00000000000000007FFFFFFF000000000000001E07FFFFFFC000000000000003F07FFFFFF8000000000000007F07FFFFFF0000000000000007F07FFFFFE0000000000000003F07FFFFFE0000000001E00001E07FFFFFC0000000003F00000007FFFFFC0000000003F00000007FFFFF80000000003F0000000FFFFFF80000000003F0000000FFFFFF80001E00001E0000001FFFFFF80003F0000000000001FFFFFF80007F0000000000003FFFFFF80007F0000000800007FFFFFF80003F0000000E0000FFFFFFF80001E0000001F0003FFFFFFF8000000000001FC00FFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = "8000000000003FFFFFFFFFFFFC000000800007FFFFFFFFFFFFC000000E0000FFFFFFFFFFFFFE000001F0003FFFFFFFFFFFFFF000001FC00FFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFE1FC3FFFFFFFFFFFFFFFFFFFF8FFFC7FFFFFFFFFFFFFFFFFFE7FFFF9FFFFFFFFFFFFFFFFFFDFFFFFE7FFFFFFFFFFFFFFFFF3FFFFFF9F";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N12
cyclonev_lcell_comb \VGA_G~30 (
// Equation(s):
// \VGA_G~30_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183~portadataout ))) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183~portadataout  & ((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135~portadataout  
// & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111~portadataout  & 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183~portadataout ))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111~portadataout  & 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183~portadataout  & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~30 .extended_lut = "off";
defparam \VGA_G~30 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \VGA_G~30 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303 .port_a_first_bit_number = 15;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303 .mem_init3 = "FFFC7FFFFFFFFFF3FE3FF8FFFFFF8FFFFFFFFFFF9FE1FF8FFFFFF8FFFFFFFFFFFCFF1FF8FFFFFF1FFFFFFFFFFFEFF1FF9FFFFFE3FFFFFFFFFFFFFF8FF9FFFFFE7FFFFFFFFFFFFFFCFF9FFFFFC7FFFFFFFFFFFFFFCFF9FFFFF8FFFFFFFFFFFFFFFEFF1FFFFF9FFFFFFFFFFFFFFFEFF3FFFFF1FFFFFFFFFFFFFFFF7F3FFFFF3FFFFFFFFFFFFFFFFFE3FFFFE3FFFFFFFFFFFFFFFFFE7FFFFE7FFFFFFFFFFFFFFFFFE7FFFFC7FFFFFFFFFFFFFFFFFC7FFFFCFDFFFFFFFFFFFFFFFF8FFFFFCF8FFFFFFFFFFFFFFFF1FFFFF8F87FFFFFFFFFFFFFFE3FFFFF9F8FFFFFFFFFFFFFFFC7FFFFF1FFFFFFFFFFFFFFFFF8FFFFFF3FFFFFFFFFFFFFFFFE1FFFFFF3FFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303 .mem_init2 = "FFFFFFC7FFFFFE3FFCFFFFFFFFFFFFF8FFFFFFE3FFCFFFFFFFFFFFFF3FFFFFFE7FFFFFFFFFFFFFFFE7FFFFFFE7FFFFFFFFFFFFFFFEFFFFFFFC7FFFFFFFFFFFFFFFDFFFFFFFC7FFFFFFFFFFFFFFFBFFFFFFFCFFFFFFFFFFFFFFFF7FFFFFFFCFFFFFFFFFFFFFFFF7FFFFFFFCFFFFFFFFFFFFFFFEFFFFFFFFCFFFFFFFFFFFFFFFDFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFBFBFFFFFFFFCFFFFFFFFFFFFF9F7FFFFFFFFCFFEFFFFFFFFFF9F7FFFFFFFFCFFF3FFFFFFFFF9EFFFFFFFFFCFFF9FFFFFFFFFDFFFFFFFFFFCFFFE7FFFFFFFFFDFFFFFFFFFCFFFF3FFFFFFFFFFFFFFFFFFFC7FFF9FFFFFFFFFBFFFFFFFFFC7FFFFFFFFFFFFF7FFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303 .mem_init1 = "FE7FFFFFFFFFFFFF7FFFFFFFFFE3FFFFFFFFFFFFEFFFFFFFFFFF3FFFFFFFFFFFFDFFFFFFFFFFF3FE7FFFFFFFFFDFFFFFFFFFFF9FE3FFFFFFFFFBFFFFFFFFFFF8FF3FFFFFFFFF7FFFFFFFFFFFC7FFFFFFFFFFEFFFFFFFFFFFFE3FFF3FFFFFFDFFFFFFFFFFFFF1FFE1FFFFFFDFFFFFFFFFFFFF8FFE0FFFFFFBFFFFFFFFFFFFFC7FF1FFFFFE7FFFFFFFFFFFFFF1FFBCFFFFDFFFFFFFFFFFFFFF87FFEFFFFBFFFFFFFFFFFFFFFE1FFFFFFF7FFFFFFFFFFFFFFFF8FFFFFFDFFFFFFFFFFFFFFFFFE1FFFFF3FFFFFFFFFFFFFFFFFF8FFFF8FFFFFFFFFFFFFFFFFFFF0FF87FFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327 .port_a_first_bit_number = 15;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327 .mem_init3 = "0000000000001FC07FC0FFFC00000000000003FC00003FFFC00000000000003FC4001FFFFE00000000000007FC443FFFFFE00000000000007FCC67FFFFFE0000000000000FFCC63FFFFFE0000000000000FF8C63FFFFFE0000000000001FF9C73FFFFFE0000000000001FF1C73FFFFFE0000000000001FE3C71FFFFFE0000000000003FC7CF1FFFFFF0000000000003F87CF1FFFFFF0000000000007F0F8F9FFFFFF0000000000007E1F8F8FFFFFF000000000000FC1F8F8FFFFFF800000000001F00F07CFFFFFF800000000001E00F03C7FFFFF800000000003800E21E7FFFFFC00000000004000E38E3FFFFFC00000000000000C7C33FFFFFE000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327 .mem_init2 = "00C7E03FFFFFE000000000000008FF83FFFFFF000000000000010FFCFFFFFFF800000000000001FFFFFFFFFFC00000000000001FFFFFFFFFFC00000000000003FFFFFFFFFFE00000000000007FFFFFFFFFFF00000000000007FFFFFFFFFFF8000000000000FFFFFFFFFFFFE000000000001FFFFFFFFFFFFF000000000003FFFFFFFFFFFFF800000000007FFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFF8000000003FFFFFFFFFFFFFFFE00000000FFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFC00400FFFFFFFFFFFFFFFFFFF01FFF03FFFFFFFFFFFFFFFFFC0FFFFE0FFFFFFFFFFFFFFFFF07FFFFF87FFFFFFFFFFFFFFFE1FFFFFFE1FFFFFFFFFFFFFFF87FFFFFFF1FFFFFFFFFFFFFFF0FFFFFFFF8FFFFFFFFFFFFFFC3DF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327 .mem_init0 = "FFFFFFC7FFFFFFFFFFFFF8787FFFFFFE3FFFFFFFFFFFFF0F07FFFFFFE3FFFFFFFFFFFFE3F87FFFFFFF1FFFFFFFFFFFFC7FFFFFFFFFF8FFFFFFFFFFFF8FFFFFFFFFFFCFFFFFFFFFFFF1FFFFFFFFFFFC7FFFFFFFFFFE3FFFFFFFFFFFE7FFFFFFFFFFC7FFFFFFFFFFFE3FFFFFFFFFF8FFFFFFFFFFFFF3FFFFFFFFFE1FFFFFFFFFFFFF1FFFFFFFFFC3FFFFFFFFFFFFF1FFFFFFFFF07FFFFFFFF7FFFF9FFFFFFFFC1FFFFFFFFF9FFFF9FFFFFFFF87FFFFFFFFF87FFF9FFFFFFFF0FFFFFFFFFFC3FFF9FFFFFFFE3FFFFFFFEFFE1FFF9FFFFFFFC7FFFFFFFF3FF0FFF8FFFFFFF8FFFFFFFFF9FF87FF8FFFFFFF1FFFFFFFFFCFF87FF8FFFFFFE3FFFFFFFFFE7FC3FF8FFF";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351 .port_a_first_bit_number = 15;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351 .mem_init1 = "FFE00000000FFFFFFFFFFFFFFFF8000000003FFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFF800000000007FFFFFFFFFFFFF000000000003FFFFFFFFFFFFE000000000001FFFFFFFFFFFF8000000000000FFFFFFFFFFFF00000000000007FFFFFFFFFFE00000000000003FFFFFFFFFFC00000000000001FFFFFFFFFFC00000000000009FFC7FFFFFF800000000000008FF03FFFFFF00000000000000C7E03FFFFFE00000000000000E7833FFFFFE00000000006000E30E3FFFFFC00000000003800F21E7FFFFFC00000000001E00F03C7FFFFF800000000000F80F07CFFFFFF800000000000FC1F8F8FFFFFF8000000000007E1F8F8FFFFFF0000000000007F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351 .mem_init0 = "0F8F9FFFFFF0000000000003FC7CF1FFFFFF0000000000003FC3CF1FFFFFF0000000000001FE3C73FFFFFE0000000000001FF1C73FFFFFE0000000000001FF9C73FFFFFE0000000000000FF8C63FFFFFE0000000000000FFCC63FFFFFE00000000000007FCC67FFFFFE00000000000007FC467FFFFFE00000000000003FC4C7FFFFFE00000000000003FC4CFF1FFFC00000000000001FC08FE07FFC00000000000000FC000047FFC0000000000000078000067FFC0000000000000010F804E3FFC0000000000000001FFFCE3FFC0000000000000001FFFCE3FFC0000000000000038FFFCE3FFC0000000000000078FFFC67FFC00000000000000FC3FFE07FFC0";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 15;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231 .mem_init3 = "FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFBFFFFFFFFFFFFDFFFFFFFFFFF7FFFFFFFFFFFFF7FFFFFFFFFEFFFFFFFFFFFFFF9FFFFFFFFFBFFFFFFFFFFFFFFE7FFFFFFFEFFFFFFFFFFFFFFFFDFFFFFFFBFFFFFFFFFFFFFFFFF9FFFFF9FFFFFFFFFFFFFFFFFFF87FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231 .mem_init0 = "FFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_bit_number = 15;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207 .mem_init1 = "FFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFC00000000000FFFFFFFFFFFFF0000000000003FFFFFFFFFFFE0000000000000FFFFFFFFFFF800000000000007FFFFFFFFFF000000000000001FFFFFFFFFE000000000000000FFFFFFFFFC0000000000000003FFFFFFFF80000000000000001FFFFFFFF00000000000000000FFFFFFFE000000000000000003FFFFFFC000000000000000001FFFFFFC000000000000000070FFFFFF80000000000000000087FFFFF000000000000007FFF03FFFFF00000000000007FFFFE1FFFFE00";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207 .mem_init0 = "00000000003FFFFFF9FFFFE000000000000FFFFFFFCFFFFE000000000003FFFFFFFE7FFFC00000000000FFFFFFFFFBFFFC00000000003FFFFFFFFFDFFF800000000007FFFFFFFFFCFFF80000000001FFFFFFFFFFEFFF80000000003FFFFFFFFFFF7FF8000000000FFFFFFFFFFFF7FF0000000001FFFFFF7FFFFFBFF0000000003FFFFFF7E7FFFBFF0000000007FFFFCE3C7FFFDFF000000000FFFFFCE78F9FFDFF000000001FFFFFCF78F1FFDFF000000003FFFFFCFFFE3FFDFF000000007FFFFEFFFFF7FFEFF00000000FFFFFE7FFFFFFFEFF00000001FFFFFC7FFFFFFFEFF00000003FFFFBEFFFFFFFFEFF00000007FFFF9FFFFFFDFFEFF00000007FFFF8FF";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_bit_number = 15;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFF3FFFE7FFFFFFFFFFFFFFFFFFBFFFFFEFFFFFFFFFFFFFFFFFEFFFFFFFBFFFFFFFFFFFFFFFFBFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFF7FFFFFFFFFFFFDFFFFFFFFFFFBFFFFFFFFFFFFBFFFFFFFFFFFDFFFFFFFFFFFF7FFFFFFFFFFFEFFFFFFFFFFFEFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255 .mem_init2 = "FFFFFFFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFE00000FFFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFBFFFC000000003FFFFFFFFFFF7FFE00000000007FFFFFFFFFFFFF800000000001FFFFFFFFFEFFE000000000000FFFFFFFFFFFFC0001FFFFF0003FFFFFFFFDFFC003FFFFFFE000FFFFFFFFBFFC01FFFFFFFFC007FFFFFFFBFFE0FFFFFFFFFF003FFFFFFF7FFF3FFFFFFFFFF801FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255 .mem_init1 = "FFFFF7FFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFF807FFFFFEFFFFFFFFFFFFFFFFC03FFFFFEFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255 .mem_init0 = "FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y36_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279 .port_a_first_bit_number = 15;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFC100A03FFFFFFFFFFFFFFFFFE00400003FFFFFFFFFFFFFFFF0003000807FFFFFFFFFFFFFFC0000C02000FFFFFFFFFFFFFF080010018003FFFFFFFFFFFFE060040004004FFFFFFFFFFFFC0101006010103FFFFFFFFFFF98046011804601FFFFFFFFFFF86018040401804FFFFFFFFFFF810001001000103FFFFFFFFFF004006000400601FFFFFFFFFF003008000300800FFFFFFFFFF00C002000C00200FFFFFFFFFF0100008030001807FFFFFFFFF04038060403";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279 .mem_init2 = "80603FFFFFFFFF900C201100C20111FFFFFFFFF6010080401018041FFFFFFFFF0040060004006001FFFFFFFFF0100010010001003FFFFFFFFF0300008030000803FFFFFFFFF0080020008002001FFFFFFFFF0020080002008001FFFFFFFFFB008300B008300A1FFFFFFFFF080240208064020BFFFFFFFFF020100C020100803FFFFFFFFF0080030008003003FFFFFFFFF0000000000000003FFFFFFFFFFFF01FFFFF01FFFFFFFFFFFFFFFC007FFFC007FFFFFFFFFFFFFF0381FFF0381FFFFFFFFFFFFFC0FE07FC0FE07FFFFFFFFFFFF81FF81F81FF81F3FFFFFFFFF607FFE0607FFC0E3FFFFFFFFF01FFFF001FFFF003FFFFFFFFF07FFFFC07FFFFC07FFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279 .mem_init1 = "FF03FFFFC03FFFF803FFFFFFFFF00FFFF000FFFF003FFFFFFFFFF03FFC0F07FFC0E3FFFFFFFFFF81FF03F81FF03F9FFFFFFFFFFE07C0FFE07C0FFFFFFFFFFFFFF8181FFF8103FFFFFFFFFFFFFFE007FFFE007FFFFFFFFFFFFFFF01FFFFF01FFFFFFFFFFFFFFFE00FFFFE00FFFFFFFFFFFFFFF8103FFF8103FFFFFFFFFFFFFF03C0FFF07C0FFFFFFFFFFFFFC0FF03FC0FF03FFFFFFFFFFFF03FF81F03FF83FFFFFFFFFFFE0FFFE040FFFEFFFFFFFFFFFFFBFFFF803FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFE040FFFFFFFFFFFFFFFFFFFFF81F03FFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N39
cyclonev_lcell_comb \VGA_G~29 (
// Equation(s):
// \VGA_G~29_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279~portadataout  & ( 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255~portadataout  
// & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207~portadataout  & 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231~portadataout ))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231~portadataout  & 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231~portadataout )))) ) ) 
// )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a231~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a207~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a255~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a279~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~29 .extended_lut = "off";
defparam \VGA_G~29 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \VGA_G~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N36
cyclonev_lcell_comb \VGA_G~33 (
// Equation(s):
// \VGA_G~33_combout  = ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (((\VGA_G~29_combout ))) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327~portadataout )))))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351~portadataout  & !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]))))) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a303~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a327~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a351~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(!\VGA_G~29_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~33 .extended_lut = "on";
defparam \VGA_G~33 .lut_mask = 64'h0F0F550F0F0F3300;
defparam \VGA_G~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFC007FC001FFFFFFFFFFFFFFFF00FFFFE007FFFFFFFFFFFFFFE03FFFFFE00FFFFFFFFFFFFFF80FFFFFFFC03FFFFFFFFFFFFF03FFFFFFFF00FFFFFFFFFFFFE0FFFFFFFFFC03FFFFFFFFFFFC1FFFFFFFFFF00FFFFFFFFFFF83FFFFFFFFFFE03FFFFFFFFFF07FFFFFFFFFFF807FFFFFFFFE0FFFFFFFFFFFFE01FFFFFFFFC1FFFFFFFFFFFFF803FFFFFFFC3FFFFFFFFFFFFFE00FFFFFFF87FFFFFFFFFFFFFFC01FFFFFF8FFFFFFFFFFFFFFFF80FFFFFF0FFFFC003FFFFFFFFE03FFFFE1FFFF00007FFFFFFFF80FFFFE1FF";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "E000000000000000007FFFFFFC000000000000000003FFFFFF8000000000000000003FFFFFF0000000000000000001FFFFFE0000000000000000001FFFFFC0000000000000000000FFFFFC0000000000000000000FFFFF800000000000000000007FFFF000000000000000000007FFFE000000000000000000003FFFE000000000000000000003FFFC000000000000000000001FFFC000000000000000000001FFFC000000000000000000001FFF8000000000000000000000FFF8000000000000000000000FFF8000000000000000000000FFF8000000000000000000000FFF00000000000000000000007FF00000000000000000000007FF00000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "000000007FF00000000000000000000007F100000000000000000000007E000000000000000000000007C0800000000000000000000078180000000000000000000003038000000000000000000000007800000000000000000000001F800000000000000000000003FC00000000000000000000007FC0000000000000000000001FFE0000000000000000000003FFE0000000000000000000003FFC0000000000000000000003FFC0000000000000000000003FF80000000000000000003C01FF80000000000000000007F807F80000000000000000007FE07F8000000000000000000FFF83F8000000000001800000FFFC1F0000000000003C00001FFFE0F0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "000000000003C00001FFFE0F0000000000003C00001FFFF070000000000003C00001FFFF870000000000003C00001FFFF870000000000003C00001FFFF878000000000003E00001FFFFC38000000000003E00001FFFFC38000000000001E00001FFFFC38000000000001F00001FFFFC3C000000000000F00000FFFFC3C000000000000F80000FFFFC3C0000000000007C00007FFFC3E0000000000007C00003FFFC3E0000000000003E00003FFFC3F0000000000003F00001FFFC3F8000000000001F800007FFC3FC000000000000F800003FFC3FC0000000000007800001FF87FE00000000000000F00007F87FF00000000000001F80001F87FF80000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "001F80000787FFC0000000000001F80000007FFE0000000000001F8007000FFFF8000000000000F000FC00FFFFC0000000000000001FF00FFFFE0000000000000001FFE1FFFFF8000000000000003FFFFFFFFFC000000000000007FFFFFFFFFF00000000000000FFFFFFFFFFFC0000000000003FFFFFFFFFFFF0000000000007FFFFFFFFFFFFC00000000000FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 15;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "FE00001FFFFFFFFE07FFFE3FFF8000007FFFFFFFF83FFFC3FFF0018001FFFFFFFFC1FFFC7FFE01FFC00FFFFFFFFE0FFF87FFE03FFF003FFFFFFFF07FF87FFC03FFFC01FFFFFFFF83FF8FFF801E7FF00FFFFFFFFC3FF8FFF800007FC0FFFFFFFFE1FF8FFF000000FE07FFFFFFFF0FF8FFF0000003E03FFFFFFFF0FF0FFF0000001E03FFFFFFFF8FF1FFF0000000E03FFFFFFFF87F1FFF0000000181FFFFFFFF8011FFE00000003C1FFFFFFFFC001FFE00000003C1FFFFFFFFC001FFF0000000181FFFFFFFF8011FFF0000000003FFFFFFFF87F0FFF0000000003FFFFFFFF8FF8FFF0000000003FFFFFFFF0FF8FFF0000000007FFFFFFFF0FF8FFF800000000FFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "FFFFFE1FF8FFF800000000FFFFFFFFC3FF87FFC00000001FFFFFFFF83FF87FFE00000003FFFFFFFF07FFC7FFE0000000FFFFFFFFE0FFFC3FFF0000001FFFFFFFFC1FFFE3FFF8000007FFFFFFFF83FFFE1FFFE00001FFFFFFFFE07FFFE1FFFF00007FFFFFFFF80FFFFF0FFFFC003FFFFFFFFE03FFFFF8FFFFFFFFFFFFFFFF80FFFFFF87FFFFFFFFFFFFFFC01FFFFFFC3FFFFFFFFFFFFFE00FFFFFFFC1FFFFFFFFFFFFF803FFFFFFFE0FFFFFFFFFFFFE01FFFFFFFFF07FFFFFFFFFFF807FFFFFFFFF83FFFFFFFFFFE03FFFFFFFFFFC1FFFFFFFFFF00FFFFFFFFFFFE0FFFFFFFFFC03FFFFFFFFFFFF03FFFFFFFF00FFFFFFFFFFFFF80FFFFFFFC03FFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "E03FFFFFE00FFFFFFFFFFFFFFF00FFFFE007FFFFFFFFFFFFFFFC007FC001FFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFC00000000000FFFFFFFFFFFFF0000000000007FFFFFFFFFFFC0000000000003FFFFFFFFFFF00000000000000FFFFFFFFFFC000000000000007FFFFFFFFF8000000000000003FFFFFFFFE0000000000000001FFFFFFFFC0000000000000001FFFFFFFF80000000000000000FFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 15;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "0000003FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFFC00000000FFFFFFFFFFFFFFFFE00000000FFFFFFFFFFFFFFFFE00000001FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFFC000000FFFFFFFFFFFFFFFFFFE000001FFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N48
cyclonev_lcell_comb \VGA_G~31 (
// Equation(s):
// \VGA_G~31_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39~portadataout  & 
// ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15~portadataout ) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63~portadataout  & 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87~portadataout  
// & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63~portadataout )))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~31 .extended_lut = "off";
defparam \VGA_G~31 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \VGA_G~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N6
cyclonev_lcell_comb \VGA_G~32 (
// Equation(s):
// \VGA_G~32_combout  = ( \VGA_G~31_combout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \VGA_G~33_combout  ) ) ) # ( !\VGA_G~31_combout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// \VGA_G~33_combout  ) ) ) # ( \VGA_G~31_combout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\VGA_G~30_combout ) ) ) ) # ( 
// !\VGA_G~31_combout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (\VGA_G~30_combout  & \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) )

	.dataa(!\VGA_G~30_combout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(!\VGA_G~33_combout ),
	.datae(!\VGA_G~31_combout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~32 .extended_lut = "off";
defparam \VGA_G~32 .lut_mask = 64'h1111DDDD00FF00FF;
defparam \VGA_G~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y20_N8
dffeas \VGA_G[7]~reg0 (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_G~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_G[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[7]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y32_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304 .port_a_first_bit_number = 16;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304 .mem_init3 = "FFFD80B68E497FD7B3301CFFFFFFD014D864B404ADFC6D9FFFFFFE829B432A7DC6E59B5BFFFFFF804A68322E1D41DBA7DFFFFFEE0F0DA3AE80B9E3A166FFFFFD40A5341B4EFAB3F6301FFFFFCC1784D195E7E4D01740FFFFF982969F0D501520B5515FFFFF007BC368D1B758FDC527FFFFF4052B4D0CF86A701912BFFFFEA0B5A5B0C80099653513FFFFE81E85A68696C4FBCA51FFFFFF4152929A6F0D3834BD27FFFFC0395BC342A0AC585BD07FFFF8072D294D23DB3E97AD5FFFFFA076B5E9B161D84B7A5BFFFFF10D52B5B6941612F7AD7FFFFFC0E54A90D15A3D6F5A77FFFFF11CAD7BD31C2C1AF4977FFFFF2162BD297C8325ED58DFFFFFEC1D6295A9CB";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304 .mem_init2 = "5FD2B567FFFFFE22A0EAD5B48635A8587FFFFFF42AC10A10C88A56BEDFFFFFFD056A556ADA67A50A2FFFFFFFE855AA152A616B57ABFFFFFFFC4A542B542F04A15B6FFFFFFFE8AB50AA56B36AD57BFFFFFFFE8AA152AF5454ABD3FFFFFFFFE16ABD52A15552A867FFFFFFF815EAB56AA5A55AAEFFFFFFFFF1542AD52BF2B5935FFFFFFFF9A152AF54A41A936BFFFFFFFFCAA542BD48484AC5FFFFFFFFF9AA2DEAD4BA816D53FFFFFFFF8AAA90A14C0835647FFFFFFFFE52B35A9039C098A7FFFFFFFFE52A5C296DD41E25FFFFFFFFFA56AB8A1A41405A9FFFFFFFFF81429F240A360927FFFFFFFFFC9528AADE6A60345FFFFFFFFFFC5E9936940B04F7FFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304 .mem_init1 = "FDE529584DC7B01DFFFFFFFFFFE5D295972F6B825FFFFFFFFFFEDD376F8E82981FFFFFFFFFFFEDD190865FE9C15FFFFFFFFFFF9D6F6591FC5C39FFFFFFFFFFF3565FC68055A2FFFFFFFFFFFFBDE931ABFD4EA7FFFFFFFFFFFF52C8CD3F96F5FFFFFFFFFFFFE4B780500BA69FFFFFFFFFFFFF9E4228FFA271FFFFFFFFFFFFFA72E53FF2A3FFFFFFFFFFFFFFF131B34169AFFFFFFFFFFFFFFFFD6F47FCFFFFFFFFFFFFFFFFFC93637E22BFFFFFFFFFFFFFFFF792902E7FFFFFFFFFFFFFFFFF9EFFFB91FFFFFFFFFFFFFFFFFFBB1DC6FFFFFFFFFFFFFFFFFFFE0E073FFFFFFFFFFFFFFFFFFFFF7217FFFFFFFFFFFFFFFFFFFFF8AFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF9FFFFFFFFFFFFFFFFCB55420A8247FFFFFFFFFFFFE34EBD742C24FFFFFFFFFFFFFE5E7BEDB6CFBFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFEFFFF";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352 .port_a_first_bit_number = 16;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EF6F6F6EC4FDEFCFEDC8DBDBDFCFCFDFEBD9F9FBDBD53B7FF3B9F9DBDD7F3F3FFB7BEF67FE773F3B77AF67E7FE6E55ECFFCEE7E76F75ECFCEFCDEA9D9DF9FCFCEDEEBF9F99F9BDF7B7BF3F9F9FBBD7B3F33FB7AAF6F7E7FBF3F77AF67F76F6E7DECFDCFF7E76EE4EFFA5FEDC89DBFB9F9FCEDEABFE8CE2FBD73B7BF3F2F9DB9D7C6607597AEF6F6E7E6F3B72AF0058BA0FD5ECEFCFCDE76E";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352 .mem_init1 = "65E6C87DFF969DBDB9F9BCFCDE9BBB6DDBFA7BB3F33F369DBBDD92C373FBE5F6F6E7E6E3F37BD3CA6E77EF3EDFDCFCDE76EE60432DEDFCDDFBFB9F9B9EDEECD435BDBF9328FB73F37AFBBDDA82733FB637EFE67E6F477BB8545E67F6C4DB3CCFCFEBE6F67A06DEEFC99FA1B9F9BD7DFEC740BBD9F913FDFF37F7AFBDDEC857B3F37F67D4E6AFF5CB7B1109E67F6E7EFE84F43EBF667E210DECFCF3F99FDDD993BDCA3423BD9F9373BA8BE9D266FD7885373F725B4EB4F78E5ED3ADF4F667E6C792FAE7F06BBDF5B69ADCEFC8A953D7EE277FBEB8433BDDF993B0DFE1C46F67D7B0EB33FB237F555778CDDEE2FD89AE7F6C6DE25DCE11BDDF5F8129CEFCC9FE07";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352 .mem_init0 = "E702CF7B79FF351D9F933FE2813543776E7BE6A7B7FA37EE90BE78DECFC766D5E7F6C6DFF0371E9DDDB96FFAD4EFC89FDBE2398A5B3F3DE15A9DF9B3F776C0A21D76E7B7AB577F227EE7CD1D4BAEDCF6612BFF6C6DFCCFE345D7DB9F4EA56EFD8BFDBDE848083B73F9E3AEBF993F37B7C8522F6E7EFDE4AFF267EE76E519F96FFFDFD49276C6DFCFFEE31265E6B9FF162ED89BF99FB7419DF8C73FE6CBF933F77BB718AABCBF2776D94F227EE77EFD2F473982EE73296C6CFCCFCED4C9A2F4FDCD211D89DF9DF9FE33253B8BF9CC22993F37BF7BE3967798B6BF440267E6F6EF7C48CCEDA3D7F880C6DFCCFCEDE3239DD6BBFF9028D9F9BF9DB228F9B1276FEA";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328 .port_a_first_bit_number = 16;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328 .mem_init3 = "0693F37BF7B7D5BC11F0EEBE00C27EEF6EF7E5331F6BFDEFC819EDFCCFCEDFE63982F7BDFFC34DBF99F9DBFEC681E7376BE44CBFB7BB7BFE987F13FEEE7CECBFF6F6EF7EEE34EAAEDDCF67B9FDCEDDCFCE672FF7DBD5ECB66FF9FF9DB93CCC85BB73B9A6ED3B7BF7B73D1BCB116E54B61D96EF6EF7E7A148ABDDCC9EFBB05CEDCEFCB32B51A99BD7DF961399F9DB934537941F7AFBBCC0B7BF7BF27A86F68CEF5EF3081EF6EF7E4DB07FA14DC9DF7A02EEDFCFC98BC3F9205D7BEBB843FF9DB93466E3345FAF6DFB0A33F3B7236A8A4E0A75FD2AC94C76F6E4F1C3BD3F06BD9D4EE1AFDEFC9FDB7CD349B7B3FBCA37F9DB93C41FB43B9DFE7D7DE4933F7236CE";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328 .mem_init2 = "EF06DB1ECE2779B3EF7E4FD7DDF8DFABD9F4EDE0B7EFC9DBDBDACBBF7B3F9DB4927DB93B7BF3ABFFFF67E7B3E959372767F67D3F75FCFD7675CB1EE4EDEDCE91DEBD9F96CEF4605C99FDBDDE7DD7B3F3DBDFB0AB93B7FF3FAFBAFE7E7B7BF9442A36F7E7FFEF5ECFCC67EEE6816FDEDDEF1DEBD9F9DDFDCF7D37FBDB9DCFB93B3F3BBDF9FC328B7B73BB7AAF67E767B73FD5B8AF7E7E9E75ECFCEDF7E7E7B7F2CDDFCBCABD9F99FEDCFCCFC7D7FF0AF993B3F3B7F99F9BF19887841F7AF67E7EFB73F37B49F9708FEF5ECFCEDE6E7E6F57CCEF9BCDEBD9F9FBDDCFCDC9D9FF4F9BB93B3F3BFBB9F9BD7BBF7BFB7BAF6FE77E633F37AF77E7E7EEF5ECFCFDEDE7";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328 .mem_init1 = "E7F5DEDCFCFDEEBF9F9FBDBCFCDEBBDB9F9D9BD7B3F3F7369F9BD7BB73F3B7FAF67E7FE6EBF3FAEF6E7E76F75FCFCFFCDE7E6F5FEFCFCFCDEBD9F9FFDB9EFC8DDBDBDBDB11BF7B7B7B63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFDD0E7FFFFFFFFFFFFFFFFFFFE44075FFFFFFFFFFFFFFFFFFFA8E0853FFFFFFFFFFFFFFFFFECC60DD7FFFFFFFFFFFFFFFFFAB40002EFFFFFFFFFFFFFFFFF6C000015BFFFFFFFFFFFFFFFDE00000041FFFFFFFFFFFFFFF440000001AFFFFFFFFFFFFFFE5A000000017FFFFFFFFFFFFF8BF8";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328 .mem_init0 = "0000001BFFFFFFFFFFFFF153000000033FFFFFFFFFFFFEC1DC7FFE001DFFFFFFFFFFFFDF0BBBFFDC00DFFFFFFFFFFFF900478011B003FFFFFFFFFFFFD806D1FF128047FFFFFFFFFFF303E9FFFF5E043FFFFFFFFFFD2074F20235502FFFFFFFFFFFD41D5A3FE2F2811FFFFFFFFFF786D52FFFEA9405FFFFFFFFFC80ED56004594A13FFFFFFFFFAE124B47FC556701FFFFFFFFEE8634A5FFE469100FFFFFFFFE80F36AC8092A4E80FFFFFFFF8A1732A8AF95F3182FFFFFFFEE0219A8B9FF25CE49FFFFFFFE90439A7929321F14FFFFFFFFB80A3C941DC2B20FACFFFFFFF78141C95FF4EA4782DFFFFFFFD02D0ED7A09B50E7E9FFFFFFFA05A4E5C3FBB4A1ED8FFF";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_bit_number = 16;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208 .mem_init3 = "B001CFFFFFFF38000000003FFC004CFFFFFFFCE00000001BFFE002EFFFFFFFF280000005FFF4003EFFFFFFFFE58000066FFF000DCFFFFFFFFFF1E01E0FFFF8007CFFFFFFFFFFA700BFFFFD0013FFFFFFFFFFFFEEDFFFFFE003F9FFFFFFFFFFFFFFFFFFFC0067BFFFFFFFFFFFFFFFFFFF8002F1FFFFFFFFFFFFFFFFFFF8015F7FFFFFFFFFFFFFFFFFFF403BEBFFFFFFFFFFFFFFFFFFFC027FFFFFFFFFFFFFFFFFFFFF802FDFFFFFFFFFFFFFFFFFFFFC43F9FFFFFFFFFFFFFFFFFFFF54FF5FFFFFFFFFFFFFFFFFFFF41FFFFFFFFFFFFFFFFFFFFFFFE7FAFFFFFFFFFFFFFFFFFFFFF5FE3FFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208 .mem_init2 = "FFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFE53FFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA50DFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208 .mem_init1 = "FFFFFFFFFFFFFFFF1B9246FFFFFFFFFFFFFFFFFFB6F00F00FFFFFFFFFFFFFFFFC8A6019543FFFFFFFFFFFFFFFF59FFFFCDEFFFFFFFFFFFFFFF67FFFFF5D1BFFFFFFFFFFFFF8B7FFFFEAAD07FFFFFFFFFFFE2DFFFFFD56DD7FFFFFFFFFFFEE7FFFFFAAD5D3FFFFFFFFFFFF7FFFFFF54AA3C3FFFFFFFFFF3FFFFFFEA954A39FFFFFFFFFF5FFFFFFD56AB56F7FFFFFFFF89FFFFFFAAD56AC03FFFFFFFF23FFFFFF55AAD5AD9FFFFFFFFD7FFFFFEAB54AAD4CFFFFFFFEBFFFFFFD56A957AA07FFFFFFD9FFFFFFAAD56AF57F2FFFFFF93FFFFFF55AAD4B0C7CFFFFFFDFFFFFFEAB54AF8F822BFFFFF1FFFFFFD56A976B80D27FFFFFDFFFFFFAAD564201202CFFFFF7F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208 .mem_init0 = "FFFFF55AA510BF3E10FFFFCBFFFFFEAB5480AA7E5437FFFEFFFFFFD56AC23AA00AB1BFFFEFFFFFFAAD50012E85D665FFFA7FFFFF55A88214D0719E3FFF87FFFFEAB545B2BE82430CFFFCFFFFFD56A229D3262550A7FFFFFFFFAAD628555DF45555FFF3FFFFF55AA106B93B496AEFFFBFFFFEA95659B14FD852543FFDFFFFD52B6A337461AEB387FF5FFFFAAD75DFDEF65CE6CA7FF5FFFF55AC0D5E70008E131DFE3FFFEA9583BB91939891842FE5FFFD52B912D4B769A247D0FE3FFFAAD4AB4E84A10B39C2BFE3FFF55ABED40925CB518025FEFFFEAB5F11A8FEC6210FFE1FFFFFD56A079611A003B6E1E0FFFFFAAD48C15388426ACF0697FFFF55A8146AF4C2";
// synopsys translate_on

// Location: M10K_X38_Y51_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280 .port_a_first_bit_number = 16;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280 .mem_init3 = "FFFFFFFFFFFFFFFFF17FFFFFFFFFFFFFFFFFFFFFFFEFFF5FFFFFFFFFFFFFFFFFFFFB3FF3FFFFFFFFFFFFFFFFFFFF2FFF0FFFFFFFFFC5FFFFFFFFFCDFFCFFFFFFFE8C880FFFFFFFD2FFFFFFFFFF30A24A8FFFFFFDDFF83FFFFFD1FA9916D7FFFFC9BF9FFFFFF9FFE54478BFFFF867F87FFFFE7FFF2E3FF13FFFEA3F89EFFFF7FFE513FFE7FFF8ABF85C7FC93FFA890BFFA7FFC05FE9D77CC8FE2284EFE6BFF835FFDC3B9623E88F623EADFFE11F5CEF73E88433FBAE22ABFC31FCF93D3E234AFFEE3CAF3FA01FE2B3BBF844BFFFB443FBFC87E38FFD7FC39FFFFCB8FFD70C5EA037FFFB51DFFFB519FEFCA7F98737FE27477FE84D5FF7803F28D71F98D31BFB91";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280 .mem_init2 = "313FF861E7337FE637CC2EE07DC8E3145A130B7288FF4238EFF22CB083411FFF82BFFD8C3BFFE8A93858E28FB94FFFEC92FFFE013386063B73F1FFFF6E7FFFFAE660F0872F9697FFCC457FFD441B07B032FF89DFF71F15FF1177A06B011F56C77E477C47FC55D40250AAFAF31D99DF117A9DF7000A007FBFC44207FC47E47F808001410FFF708BFFF128DFFD1200180370055E4000457C0051B006FFF1FFC5FBFFF957BFFC0E7020009FF200FFFF6085FFC01D80000FFCC4617FDC2E17FD03A8001FFFD1F909FF0FA15FE005C0033DE86FE057C4FF86F0C048006FB209FFF1815FFD1C7A0E6005F9097FFEC407FFD4439003072F3F1FFFF2E5FFFF6E660F0823";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280 .mem_init1 = "F994FFFF812FFFF416285063BFFA23FFD8C37FFF8E73868E287338FFF42A8BFF029F083431BFFF63FC82F627C84EF1456430B5FA8190FF905507FF861E63334FE8254FFE0555FF6803F29D33FFA411FFFF41BFEECA7D987397FC38FFFFCB97FC78C5FB1279BFA44BFFFB44BF8F487F30FFF3FE280FFF2080F1F201FAAD393FA943BFEAB022BFC31FC7939982BF8DFC27F8FFFE13FDCCFFD84FF63D04FF6FFF837FFDC79983FFA810BFFA7FFC05FE9DF9F1FFFE512FFE3FFF8A9F85CFDFE7FFF2E5FF0BFFFEA7FC9EFFFE1FFE107F8BFFFF867F87FFFFFE1F8091E1FFFFFC9FF9FFFFFFF01A05F5FFFFFF9D7F83FFFFFFFDC0007FFFFFF92FFF7FFFFFFFFC4FFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280 .mem_init0 = "FFFFFFCDFFCFFFFFFFFFFFFFFFFFFFF25FF8FFFFFFFFFFFFFFFFFFFFB5FFBFFFFFFFFFFFFFFFFFFFF97FFDFFFFFFFFFFFFFFFFFFFF1FFF7FFFFFFFFFFFFFFFFFFFF9FFEFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFDF36DB7DE7A7FFFFFFFFFFFFF24342EBD72C7FFFFFFFFFFFFE2415042AAD3FFFF";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_bit_number = 16;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232 .mem_init3 = "FFF7FFFFFFFFFFFFFFFFFFFFBFFE7FFFFFFFFFFFFFFFFFFFFEFFE7FFFFFFFFFFFFFFFFFFFFDFFDFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFBFFFFFFFFFFFFFFFFFFFFFFBFDFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFF88FFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8FCCFFFFFFFFFFFFFFFFFFFCBFFFF0FFFFFFFFFFFFFFFFFE3FFFFFF5FFFFFFFFFFFFFFFF1FFFFFFFFBFFFFFFFFFFFFFFD7FFFFFFFF8FFFFFFFFFFFFFFDFFFFFFFFFEFFFFFFFFFFFFFEFFFFFFFFFFF9FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF3FFFFFFFFFFE7FFFFFFFFFFFF9FFFFFFFFFFCFFFFFFFFFFFFFCF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232 .mem_init1 = "FFFFFFFFF9FFFFFFFFFFFFFE7FFFFFFFFF3FFFFFFFFFFFFFF3FFFFFFFFE7FFFFFFFFFFFFFF9FFFFFFFFEFFFFFFFFFFFFFFFDFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFF7FFFFDFFFFFFFFFFFFFFFFFFFEFFFFBFFFFFFFFFFFFFFFFFFFF7FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFEFFF95FFFFFFFFFFFFFFFFFFFE400167FFFFFFFFFFFFFFFFFF92023CDFFFFFFFFFFFFFFFFFEC60BC45FFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232 .mem_init0 = "FFFFFFFFFFFFFE8BFF7807FFFFFFFFFFFFFFFF813F7FE1FFFFFFFFFFFFFFFFFE1FF4F90BFFFFFFFFFFFFFFFFC27FDFF45FFFFFFFFFFFFFFFE0BFCBFF65FFFFFFFFFFFFFFFF9BF93FFA27FFFFFFFFFFFFFFD17FFFFFF1FFFFFFFFFFFFFFFA1FFAFFFF0BFFFFFFFFFFFFFFCFFF9FFFFA5FFFFFFFFFFFFFF9FFD3FFFFF37FFFFFFFFFFFFD3FF25FFFFE13FFFFFFFFFFFFE2FEF7FFFFE8DFFFFFFFFFFFEC7F9A4FFFFEC57FFFFFFFFFFE8DFC34FFFFFE1BFFFFFFFFFFE1BEC36FFFFFB0CFFFFFFFFFEC17E826FFFFFD83DFFFFFFFF106F8027FFFFFFC0C7FFFFFF7C0FFC024FFFFFF20143FFFF2A017E8014FFFFFFC80357CFB38057F003CFFFFFFF600780078009F";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256 .port_a_first_bit_number = 16;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256 .mem_init3 = "FFFFFFFFFFFF9FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256 .mem_init2 = "FFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFECFFFFFFFFFFFFFFFFFFFFFFFF85FFFFFFFFFFFFFFFFFFFFFFE83FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFD017FFFFFFFFFFFFFFFFFFFFFE817FFFFFFFFFFFFFFFFFFFFFF01BFFFFFFFFFFFFFFFFFFFFFE00BFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFCFE12AFFFFFFF80BFFFFFFFF937000D1FFFFFF801FFFFFFFED1FFFFF1BFFFFE801FFFFFFF53FFFFFFE1FFFFE807FFFFFFFBFE71FCCFDDFFFF803FFFFFE9FCAC47F95F9FFFF807FFFFFD7CFDFFFFF0BD3FFF801FFFFFFF6FFFFFFFEEF0FFF801FFFFFCC9FFFFFFFFDBCFFF00DFFFFFEEFFFFFFFFFE9EFFF807FFFFFFFFFFFFFFFFFF71FE";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256 .mem_init1 = "003FFFFFFFFFFFFFFFFFF3FFE81FFFFFFFFFFFFFFFFFFF7FFF817FFFFFFFFFFFFFFFFFFD7FF80FFFFFFFFFFFFFFFFFFFEB9E84FFFFFFFFFFFFFFFFFFFFDBE13FFFFFFFFFFFFFFFFFFFFEFE27FFFFFFFFFFFFFFFFFFFFCFC3FFFFFFFFFFFFFFFFFFFFFE7F7FFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFAEFFFFFFFFFFFFFFFFFFFFFFF9DBFFFFFFFFFFFFFFFFFFFFFFBF9FFFFFFFFFFFFFFFFFFFFFF7F9FFFFFFFFFFFFFFFFFFFFF9FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBFFFFFFFFFFFFFFFFFFFE3FFF3FFFFFFFFFFFFFFFFFFFF7FFFDFFFFFFFFFFFFFFFFFFFEFFFF8FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256 .mem_init0 = "FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFF9FFFFD7FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFFFFFFFFFFFFF3FFFFF7FFFFFFFFFFFFFFFFFF7FFFFEFFFFFFFFFFFFFFFFFFF7FFFFEFFFFFFFFFFFFFFFFFFF9FFFFE7FFFFFFFFFFFFFFFFFFBFFFFE7FFFFFFFFFFFFFFFFFF9FFFFF7FFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFCFFFFE7FFFFFFFFFFFFFFFFFFDFFFFF7FFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFEFFFFCFFFFFFFFFFFFFFFFFFFE7FFFEFFFFFFFFFFFFFFFFFFFF3FFFAFFFFFFFFFFFFFFFFFFFF3FFFDFFFFFFFFFFFFFFFFFFFF7FFF9FFFFFFFFFFFFFFFFFFFFD";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N51
cyclonev_lcell_comb \VGA_B~0 (
// Equation(s):
// \VGA_B~0_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280~portadataout ) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232~portadataout ))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256~portadataout  & ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280~portadataout ) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232~portadataout ))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a208~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a280~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a232~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a256~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~0 .extended_lut = "off";
defparam \VGA_B~0 .lut_mask = 64'h227705052277AFAF;
defparam \VGA_B~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N12
cyclonev_lcell_comb \VGA_B~60 (
// Equation(s):
// \VGA_B~60_combout  = ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (((\VGA_B~0_combout ))) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352~portadataout )))))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328~portadataout ))))) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a304~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a352~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a328~portadataout ),
	.datag(!\VGA_B~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~60 .extended_lut = "on";
defparam \VGA_B~60 .lut_mask = 64'h0F0F220A0F0F770A;
defparam \VGA_B~60 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 16;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8BFFBFFFFFFFFFFFFFFFFFFFFB9FFFFD3FFFFFFFFFFFFFFFFFC7FFFE1DFFFFFFFFF3FFF3FFF8FFFFE35FFFFFFFFE1FFC8F39A2FFFAD6FFFFFFFFE1FFE1DC42CDA8D1FFFFFFFFFF3FFFFFAC022F0B1FFFFFFFFFFF8FFDF64128DC6ABFFFFFFFFFE0FFFFA076E6E21FFFFFFFFFFE0FF794356275DFFFFFFFFFFFC9F0606E8CD58BFAFFFFFFFFFC3E04EB183851F4AFFFFFFFFFE3EDBE9978CA3C03FFFFFFFFFC7";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "F9BC52F8ABF40FFFFFFFFFF87DF9D52B4EFF47FFFFFFFFFFC7FE539B7D2FFFFFFFFFFFFFFF7AC17B3911E7FFFFFFFFFFFFE71DBD7BFF3FFFFFFFFFFFFFFD21BD687C5FE77F0FFFFFFFFFF759E2C4D97DBFC0FFFFFFFFFC27FDD5D1CDFFFF9FFFFFFFFFF4E928587EA7FFFFFFFFFFFFFA16E4D5D7BC7FFFFFFFFFFFFF08E29C7A9FFFFFFFFFFFFFFFF75DB02DAEEFFFFFFFFFFFFFFFDDA39F71DEFCFFFFFFFFFFFFF814C2D63FCF87FFFFFFFFFFFFE7E3F9FBF3F87FFFFFFFFFFFF2EF1F65378F87FFFFFFFFFFFFA007D4B362F87FFFFFFFFFFFFACC850D9F0FCFFFFFFFFFFFFF5C97648DF0FFFFFFFFFFFFFFFD15CC52FF5FFFFFFFFFFFFFFFB4F5A057B5FFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "FFFFFFFFFFF4CDA50FBFFCFFFFFFFFFFFFFF0919D06BBFCFFFFFFFFFFFFFC2BE7EB13FFFFFFFFFFFFFFFFCC7A171DBFFFFFFFFFFFFFFFFC115C9687FFFFFFFFFFFFFFFF81EA760E5FFFFFFFFFFFFFFFF897D4529FFFFFFFFFFFFFFFFFDC12B9D2FFFFFFFFFFFFFFFFFDFD8BA37EFFFFFFFFFFFFFFFFDF0D91D1CFFFFFFFFFFFFFFFFFF9D9A86AFFFFFFFFFFFFFFFFFB2609D1EFFFFFFFFFFFFFFFFFC741879DFFFFFFFFFFFFFFFFF0E428199FFFFFFFFFFFFFFFFF13F617BBFFFFFFFFFFFFFFFFFF560289BFFFFFFFFFFFFFFFFF85C4146BFFFFFFFFFFFFFFFFFE27439BFFFFFFFFFFFFFFFFFE4444F15FFFFFFFFFFFFFFFFFE75EFE1CBFFFFFFFFFFFFFFFFCE";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 16;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "000CA0D40000000583FFFC200103D61E80000000295FFFCE00098EBA98800000004FFFFF800048FFC5E4000000051FFF94002A1FFFC060000000047FFE800675FFFB750000000097FFC800E65F8FFD5800000007BFF8C00583269F194000000012FF280154000BFDEA000000029FFB800F80000BE26000000000FF7801A800004F930000000047FC0010800002DB10000000037F48005000001D0000000000481B80110000001DF0000000057CB80110000007DF0000000057C4800500000030000000000481C00108000000B10000000037F7801A8000000130000000047FB800F8000000A6000000000FF280154000001EA000000029FF8C00580000019400";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "0000012FFC800E60000015800000007BFFE8006700000750000000097FF94002A00004060000000047FFF8000580005E4000000051FFFCE0009925A98800000004FFFFC200103941E80000000295FFFC000000CA0D40000000583FFFE100014129E00000003EFFFFFEA800155AA00000001E0FFFFFFEC00051B900000003637FFFFF800000DB0000000379DFFFFFF8800000000000001457FFFFFFE9000000000000309DFFFFFFFEA800000000000C497FFFFFFFFC400000000003117FFFFFFFFFCA0000000001FEEFFFFFFFFFF95800000000426FFFFFFFFFFFFF600000001D17FFFFFFFFFFFE0680000008027FFFFFFFFFFFFB08000003019FFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "D01000048DBFFFFFFFFFFFFFFFE42D32970DFFFFFFFFFFFFFFFE43A94C9FFFFFFFFFFFFFFFFFF89D3398FFFFFFFFFFFFFFFFFFD43F2EBFFFFFFFFFFFFFFFFFFF98A8FFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDBFFFFFFFFFFFFFFFFFFFC00001FFFFFFFFFFFFFFFFFFE8000001FFFFFFFFFFFFFFFFEC00000007FFFFFFFFFFFFFFFC0000F20007FFFFFFFFFFFFFF001D908C401FFFFFFFFFFFFFA023B000C800FFFFFFFFFFFFF8017000009C07FFFFFFFFFFFE0130000001D01FFFFFFFFFFF80540019EF7680FFFFFFFFFFE0660016CB99A20FFFFFFFFFF00B800BA9114CE03FFFFFFFFF00E004023018DB03FFFFFFFFC08801AE000001580FFFFFFFF01A007F00000003607FFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "F024018A00000001907FFFFFFC0D00D4800000000B07FFFFFFC020158000000000041FFFFFF87805F00000000000A3FFFFFE01009000000000000E0FFFFFE0202000000000000040FFFFFC30078000000000000307FFFF0101C8000000000000307FFFF0E0210000000000000143FFFE0E0980000000000000183FFFC0C0F80000000000000081FFFE180500000000000000083FFF81808000000000000000A1FFF8207000000000000000060FFF8106000000000000080050FFF8018000000000000220001FFF0602000000000000530020FFF0234000000000000E300387FF0C700000000000000180007FF88A80000000000010100107FF04E00000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "038600187FF04000000000000010E00187F881800000000000070C000C7E0802000000000000010000C38187C000000000000A00001C7C3838000000000000E08001020787C000000000000A300010407874000000000000850001400F86400000000000004000C807F8380000000000010361E4807FE1000000000000147BEC400FFC18000000000001C0030007FFC10000000000001C0000007FFE1000000000000100000003FF80000000000000140002003FF84000000000000003604F01FF830000000000000C5285680FF840000000000180E3100F403F8600000000004C0E0904FE81F8E0000000000EA0A070F7E41F880000000000D900121E7F00F8";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "40000000000FD070A1EBFF0F080000000000B9010C3F7FC8700000000000099038237AFF0F8C0000000000FD0102179FFC7040000000000FD804017C7FC30600000000005E00C617D7EC70E00000000003D80503FFBF078400000000007E80223FEBFA38500000000000E800E0FE5FC38700000000002F40041FF5FE383800000000007A0010FFAFC3E180000000003F90010BFAFE3C040000000001FC00003FF783E0A0000000001BF00003FE787F0900000000009F801C0FFF07F0400000000006FE00A0BE747FC180000000002FEF0504FA87FE0A00000000007908203F5C3FE0900000000005EEC160FDC7FF8680000000003BF20C01483FFC0A00000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "005FA180068FFFC0100000000005FA3820387FFE0500000000002F4407800FFFF01E000000000274A07800FFFFC000000000001F9E0FE01FFFFF00A000000000F303FFF1FFFFF00D8000000000007FFFDFFFFFA05E00000000140FFFFFFFFFFE80440000000780FFFFFFFFFFFE00D0000001401FFFFFFFFFFFF806F00000E207FFFFFFFFFFFFA031F000DD00FFFFFFFFFFFFFF001C2F6A401FFFFFFFFFFFFFFE0025918007FFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFE80000007FFFFFFFFFFFFFFFFFC00001FFFFFFFFFFFFFFFFFFFFCFF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 16;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "2D0A99FFFFFFFFFFFFFFFFFCF7EBA83BFFFFFFFFFFFFFFFFC81AA88FFFFFFFFFFFFFFFFFF804DE295BFFFFFFFFFFFFFFFF8E0AED8BDFFFFFFFFFFFFFFFF9AE521931FFFFFFFFFFFFFFFF9BEAF0837FFFFFFFFFFFFFFFF8DD128687FFFFFFFFFFFFFFFF850FD2AE7FFFFFFFFFFFFFFFFC58E5984FFFFFFFFFFFFFFFFFCEC3D926FFFFFFFFFFFFFFFFFE18CB8097FFFFFFFFFFFFFFFFF87E040B3FFFFFFFFFFFFFFF7F77F8313BFFF7FFFFFFFFFFFFFEC8A1B2BBCE3FFFFFFFFFFFFF11460BBFF6E3FFFFFFFFFFFFF225E0C457CE3FFFFFFFFFFFFF916B9335BE07FFFFFFFFFFFFF119E771EBB0FFFFFFFFFFFFFFB9D2942BFD1FFFFFFFFFFFFFF9FECDD62FF1EF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "FFFFFFFFFFFF5BCA222BE71EFFFFFFFFFFFFFCAAC78A07F1EFFFFFFFFFFFFFE2D06BFD7E1EFFFFFFFFFFFFFDDC5DAB03D3EFFFFFFFFFFFFFF07077083FFEFFFFFFFFFFFFFE6A1EF2FEFFFFFFFFFFFFFFFFDA5076945FFFFFFFFFFFFFFFF369DCFDC3CF3FFFFFFFFFFFFF33FBC30487F3FFFFFFFFFFFFFF33FDA62FFFFFFFFFFFFFFFFFF77EEAE13FFFFFFFFFFFFFFFFF0FFB27A7BF3FFFFFFFFFFFFFF03DA68D8780FFFFFFFFFFFFFFFDF845F15CFFFFFFFFFFFFFFFF7BC091DFAFFFFFFFFFFFFFF3FFE719E839FFFFFFFFFFFFFF3FEB7341F95FFFFFFFFFFFFFF3FF0BB6B229FFFFFFFFFFFFFF3FF0F693F39EFFFFFFFFFFFFF3FF0DFBC32CB7FFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "3FF1F9C9E7F37FFFFFFFFFFFFFFFFDFF696FB7FFFFFFFFFFFFFFFFE3AFC6F87FFFFFFFFFFFFFFFF63CFD97FFFFFFFFFFFFFFFFFFC7D3F97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "FFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFF98A8FFFFFFFFFFFFFFFFFFFFD43F2EBFFFFFFFFFFFFFFFFFF89D3398FFFFFFFFFFFFFFFFFE43A94C9FFFFFFFFFFFFFFFFFE42D32970DFFFFFFFFFFFFFFD01000048DBFFFFFFFFFFFFFFB08000003619FFFFFFFFFFFFE0680000009827FFFFFFFFFFFFF600000000D17FFFFFFFFFFF95800000000426FFFFFFFFFFFCA0000000001FEEFFFFFFFFFFC400000000002817FFFFFFFFEA8000000000007497FFFFFFFE9000000000000389DFFFFFFF880000000000000A457FFFFFF800000DB00000003D9DFFFFFFEC00051B900000003637FFFFEA800155AA00000001E0FFFFFE100014129E00000003EFFFFFC000";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N12
cyclonev_lcell_comb \VGA_B~2 (
// Equation(s):
// \VGA_B~2_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88~portadataout )))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88~portadataout )))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16~portadataout  & 
// ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88~portadataout )))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~2 .extended_lut = "off";
defparam \VGA_B~2 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \VGA_B~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 16;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184 .mem_init3 = "157D080C7F3FEAB53641F80D093122E0D7FBFD56A5D7EC168304FA2E0CFEDFAAD5C01B94001E81A4F09FF3F55AB8B5E72540007D56247FDEAB5776F55C580003C2624FF5D56AB03B81002000150E66FFFAAD53ACFF8560000540CEAFFB55AACDFB6F828000CDB9B4FFFAB5586FE3BF50000C9331AFF656A95AED7A64000122AC4AFF3AD528D609EB00001D0DCD7FFB5AADB57C19400000FC3B2DFFDB55A5BA8B3000007E674A7FFCEA96698EC00000007D4BB7FFA9528B6ED8400000EEF8C4FFFC6AD29AA88800006F7B230FFFD95AFC2A2D000009F06B497FFEA955684C1000003A3ED65FFFFB2A33345C80000D013F14FFFE0D5BA601300003019BCC8FFFE1";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184 .mem_init2 = "AB68DB2C40000A3B6B21FFFF656CD1926C000731EC391FFFF1A926306F8001F6CD897BFFFFED23675AE6000BABCE4CFFFFF82DF675B5000020A5BF5FFFFF95BD47827A000206269DFFFFFF75D0741000088A50929FFFFFECA907C17C000CDC3163FFFFFFD5901AF00000A2949AFFFFFFFDA9606A2E002E41D63BFFFFFFE7178903000AF32E8D7FFFFFF5417FFB4203C716372FFFFFFF9634009A1D78867175FFFFFFFED2C0FAF6AD88CEAC3FFFFFFFDE6BE1EFDDC4AF040FFFFFFFFF28A0CF210679AF81FFFFFFFFFA4AE37A16B512751FFFFFFFFFF151922BB4200D5BFFFFFFFFFCE5CDADFB7C14017FFFFFFFFFFAAB2A4A1396BF5FFFFFFFFFFF985AA94922";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184 .mem_init1 = "B903FFFFFFFFFFFDD290B05D95737FFFFFFFFFFFFED5469F2A807FFFFFFFFFFFFE741457A0A08FFFFFFFFFFFFFEE8745F4F826FFFFFFFFFFFFFE5D92AE14C45FFFFFFFFFFFFFFAB2E1E9491FFFFFFFFFFFFFFFD955FFC347FFFFFFFFFFFFFFFE9BE0000FFFFFFFFFFFFFFFFFFF8A00E21FFFFFFFFFFFFFFFFFFA09022FFFFFFFFFFFFFFFFFFFE30E47FFFFFFFFFFFFFFFFFFFF36FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFB7FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184 .mem_init0 = "FFFFFFFFFFFFFF93F3FFFFFFFFFFFFFFFFFFFFC08F37FFFFFFFFFFFFFFFFFFFAFF3F7FFFFFFFFFFFFFFFFFFFFFF7DFFFFFFFFFFFFFFFFFFFFF1BD17FFFFFFFFFFFFFFFFFFF671D7FFFFFFFFFFFFFFFFFFFD6FCFB7FFFFFFFFFFFFFFFFFFEFFE5BFFFFFFFFFFFFFFFFFFFCCFEE7FFFFFFFFFFFFFFFFFFFCCFFFFFFFFFFFFFFFFFFFFFFFCEFF7CFFFFFFFFFFFFFFFF99FF7FF7FFFFFFFFFFFFFFFFF34567FE7BFFFFFFFFFFFFFFF87FCFFDDF9FFFFFFFFFFFFFFEBFFF77BDFBFFFFFFFFFFFFFFDF963D1FFC7FFFFFFFFFFFDFFDEF44F5FFFFFFFFFFFFFFF3CF9CF6D6D1BEFFFFFFFFFFFB89B1B8873B21FFFFFFFFFFFF3FE37620159F5BFFFFFFFFFFEFDFAFE000";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 16;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = "7E83B7EFFFFFFFFFFFFFB7DACF81DDDFFFFFFFFFFFFFF3F2E572E7FFFFFFFFFFFFFFFF3FB7C07BED9FFFFFFFFFFFFFF7F8EDFFF3E83FFFFFFFFFFFFF7C4DAFF9D703FFFFFFFFFFFFFFC3A0DE1BC01FFFFFFFFFFFFFFCFC13EBBA30FFFFFFFFFFFFFC7C3FC1F87F8FFFFFFFFFFFFFC787F8AFAFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFEF9FFFFFFFFFFFFFFFFFFFFFF9F9FFFFFFFFFFFBFFFFFFFFFFDF9FFFFFFFFFFF7FEFFFFFFFF9FFFFFFFFFFFFED907DE5FFFFFF9FFFFFFFFFFFDE322E98FFF7F5FFFFFFFFFFEB8C722533FFBFFFFFFFFFFFFE71BA2066A3F5FFFFFFFFFFFFF7307FFFA52F9D7FFFFFFFFFFE";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = "7BFFFFFF44F9AFFFFFBFFFFFCFFFFFFFFFD39FFFFFFFFFFFFDFFFBFFFFFF45FFFFFFBFFFFFFFFFBFFFFFF44FFFFFFBFFFFFFF7FFFFFFFFB3FFFFFFFFFFFFFF7FBFFFFFD6F7FFFFFFFFFFFFBFFFFFFFE5C6FFFFFFFFFFFFFF7FFFFFF8D9FFFFFFFFFFFFFFFFFFFFFEE6781FFFFFFFFFFFFFFFFFFFFF7FC5FFFFFFFFFFFFFFFFFFFE9FFE27FFFFFFFFFFFFFFFFFEDFFFE1BFFFFFFFFFFFFFFFFF9FFFF409FFFFFFFFFFFFFFFFF6BFFF005FFFFFFFFFFFFFFFFE7FFFF003FFFFFFFFFFFFFFFFEFFFFF801FFFFFFFFFFFFFBFF0BFFFFC03FFFFFFFFFFFFF7FF97FFFFA00FFFFFFFFFFFFD7FFBFFFFFE02FFFFFFFFFFFFDFFFFFFFFFF00FFFFFFFFFFFD9FF97FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = "03FFFFFFFFFFFAFFF07FFFFFE80FFFFFFFF1AC17FB7FFFFFFF81FFFFFFFF0629FFD3FFFFFFF80FFFFFFFFC047FFC3FFFFFFF91FFFFFFFFE57FFF73FFFFFFFFAFFFFFFFFFFFFFFEFFFFFFFFF9FFFFFFFFFFFFFF6FFFFFFFFF9FFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFFFFFDEFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFF6FFFCFFFFFFFFFFFFFFDFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF9BFFEFFFFFFFFFFFFFFFFFFFFE7DFEFFFFFFFFFFFFFFDFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 16;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136 .mem_init3 = "DE000FFFFFFFFFFFA3C6DE84E7E7F8FFFFFFFFFFDFE9B6FD2B3FFFFFFFFFFFFFDA7B8FEB381CDFFFFFFFFFFF389612DF8DDAF0FD9FCFFFFFF1CFD8C43C9BF57EFFE3FFFFFF1FFDD9506FAECD86DE7FFFFFF04BF7651EDCBCFCAFBFFFFFFF1DBBAD3ECB3BB3CDF8FFFFFFF1B549916EBCC78FEFB3FFFFFF1F616C5F80DE9A3FF11FFFFFF19EDF91401A6BEBDFF0FFFFFF91FBB55F8CFE3EBF1F43FFFFF17CF17C51C69ABF76F93FFFFF3F49FBC25E743FF62AC3FFFFF32D6970D9AD796B593D3FFFFF3C9F7EDBB1A72266E7C3FFFFF1B9F7D11683A5B636397FFFFF19D77A9DE279ECA336CFFFFFF1AD91E78348E665FFF9FFFFFF1BDC886CEF7AD74F9F0FFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136 .mem_init2 = "F167A65818F57CEF40E0FFFFFF15BDBD88999D2EF3BD0FFFFFF19E765DCE8B5FA63FF1FFFFFFF7E22C506005BFEBFC0FCFFFFF99186B3E35BB48D3C1FCFFFFFDBEB923A2978CBF3C0FCFFFFFDD68259FB897DCE3C1FCFFFFF98F269D76587DBFFFFFFFFFFFDE523FFEB9FFB54FFFFFFFFFFE6B7866E6C9F3033FFFFFFFFE9B935E6FC4DEB2F1FFFFFFFFF27EFF570129F7EF0FFFFFFFFE27B38E2EF2BEBFCCFFFFFFFFF69B7DD24C7977B3EFFFFFFFFFFEFB77A9EDFE6DFEFFFFFFFF1FA70E9CD1F6DF2BFFFFFFFFF1DCB35ADCDC79EA6FFFFFFFFF0AD777FB2DEFD8DF5FFFFFFFF07CF7267BB5B47561FFFFFFFF1DFDC293EE3E56DB9FFFFFFFFFDEEFFDB7E6";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136 .mem_init1 = "C1E2DF1FFFFFFFE1FEB3D76E7EB7E5C07FFFFFFEF517BDB0DBC4734E9FFFFFFFF33B7FF337BF520647CFFFFFFFE6F739D3FF0C42EE3C7FFFFFFDFB3BBDFF9D77ACE8C0FFFFFFCF79FDBEE9C693258FFCFFFFFC73D9AFE7AB5297B9F07FFFFFE7BF38EC11288626A387FFFFFE097DC34EE606560FEBBFFFFFF88FACFD055CA05243C6FFFFFFE0BB3DD9AC9592E77FD72FFFFF8B65E16032DBCBFFFDDBFFFFFFB94C8A911C38B409495FFFFFFBD903B01D48A885F47EFFFFFFB8B91FA6B1C081F46EBFFFFFFB03AC38299F9424336FFFF1FFB7BCD459A4F9EC09ECFFFF0FFB54B396277A1A9A0BA5FFFFFFB714C23E5190F9C339FFFFFFFBA5A61CB7106F436F3F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136 .mem_init0 = "FFFFFFBAFE4096CB3B0FCED7FFFFFFFBCC8C25E15BCC8C6F7FFFFFFFBC78F78F4731F63D97FFFFFFFB95853274F23997F8FFFFFFFF8F17F7C66C2597CEDFFFFFFFF8A3E05969BFA65FF7FFFFFFFE6D3394F15FD275B3FFFFFFFFE2D1683D54B779AFDFFFFFFFFF1EB2EA16D9809FA3FFFFFFFFF1C050FCB1F756A6D7FFFFFFFF9E4DB1F91E7729F03FFFFFFFF97371CC2915CBBEE3FFFFFFFF83F0F268FF0F7F3FFFFFFFFFF0FFA3468BD53F7FFEFFFFFFFFCCA78C619B24F53FFFFFFFFFFE5E41D289833907FFFFFFFFFFFBF3C9DE0E5FB8FFFFFFFFFFFFDFA5D62E54F47FFFFFFFFFFFFE1FFC00ED2F5FFFFFFFFFFFFFF0ED8DC001E1FFFFFFFFFFFFF656C2";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 16;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = "BBFBB77FFFFFFFFFD8DFE050B4FF71F2FFFFFFFE73EE7E0512DFF79F8DFFFFFFC63B33F47079EBFFFF4FFFFFFAC4A15E072CAEFFFFFCFFFFFFF8100EC05386E3FDE1E7FFFFFBD1C07EC5348DFD5097DFFFFF30001660707AEFDF19BFFFFFF7C0863787042FF2801BF7FFFF7028BC640036FFFA00BEFFFFF7A2822F0380FFFC880073FFFFFA38A2F53817FFFB403FFFFFFFE28E6790C7BFFFF3013AFFFFB0287E7C45C7FC3F0403DFFFFB200107E363FE237FB04DFFFF13082B7FA9BFB091F087F7FFF9D1404FFFFFF7CA6ED616FFFF9E880DFFFFFEE5067408FFFFFDCEE3DFC1FFEC202F197F3FFFC6C583EFCFFC0A0039FBF7FFFFFD4E7CEA9FD8A01B8FB3DF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = "FFE7C6DFD63CF80E11DCE3BDFFFAFFFFF940679006FFDEFFDFFCBE3FFE85003D00319F07FEFFCF277FC80003D04719FFFFAFFDDE79FF881E1A00197FFF85FFF9204FC0A3539001F1FE463FE35184798A3F3F8A17FDC2BFFE647033B0E599E8E0DFF3FFFFE607017B0E509DC0023BFFFFFFD8002D80A39FE650777FFFFFDF881B9E8A1E1F1916F7FFFFFCE0A1FDF0A06DF8E39EFFFFFFEE8A189C0A0FBFD143DFFFFFFFF8A089F4702BFFA2F5FFFFFFCF8E19FEE4047FFFFD3FFFFFFDC0E17FF2A87FFFFFDFFFFFFFFE0A0E7FBB0BFF6BF7FFFFFFFD4C00E99EF3BFF5BF7FFFFFFFEFC701F6FA6FF54BBBFFFFFFFFFA502F9FFFFEB211DFFFFFFFF79A847FFFFB";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = "D0808FFFFFFFFFDFE54FF3BF5E040767FFFFFFFDE207FC617BA1C17E7FFFFFFFEF0B7FE9FBFE1414E7FFFFFFF5FFFFF9519F6007DB7FFFFFFFFFFFBF4806F400B67FFFFFFFAF6BF5E8A007E00E333FFFFFF3F9F719100F7A00E237FFFFFF754EBBC1C2C3000FEFBFFFFFF67211FF1459721C6D3BFFFFFCD0E08F614DE381C0767FFFFFFF0407720022781409F7FFFFF981C17F20063FC8000DFFFFFF9E1C0CB414B33CCA04CFFFFFFF2141F3D141C7E4129DFFFFFF7400B67B14073F10F3FFFFFFFFA00A23B101D7FCE8F7FFFFFF7A00A33F8E0478F33CFFFFFFFF000FF7E4E0ACEBFF6FFFFFFFF01C6ABF4327EEFFE3FFFFFFFB81C2A77A383FFAFDFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = "F81009E3DBE71FF0BFFFFFFFFFC8000FCF61E7FFFFFFFFFFFFCCC800CFBFF97FFFFFFFFFFFFD60121AEEFC7FFFFFFFFFFFFFF72033FF8093FFFFFFFFFFFFFFBC20F7FFA5FFFFFFFFFFFFFFFCF3BD7FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFEDFC7FFFFFFFFFFFFFFFFFFFFFDF67FFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFFFFFF7FFAFFFFFFFFFFFFFFFFFFF00FFFC00FF7FFFFFFFFFFFFFF3F994F3F1BFFFFFFFFFFFFFF3FC9BFEC08BFFFFFFFFFFFFFEB7CF7FC72D3FFFFFFFFFFFFFFEE3F75AABD21FE0FFFFFFFFF97F737D3C3ECEFC07FFFFFFFFF74CFFF7ACF";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N48
cyclonev_lcell_comb \VGA_B~1 (
// Equation(s):
// \VGA_B~1_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184~portadataout )) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184~portadataout )) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112~portadataout ) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160~portadataout  
// & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112~portadataout  & !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a184~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a136~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~1 .extended_lut = "off";
defparam \VGA_B~1 .lut_mask = 64'h30303F3F05F505F5;
defparam \VGA_B~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N18
cyclonev_lcell_comb \VGA_B~3 (
// Equation(s):
// \VGA_B~3_combout  = ( \VGA_B~2_combout  & ( \VGA_B~1_combout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\VGA_B~60_combout ) ) ) ) # ( !\VGA_B~2_combout  & ( \VGA_B~1_combout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\VGA_B~60_combout 
// ))) ) ) ) # ( \VGA_B~2_combout  & ( !\VGA_B~1_combout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\VGA_B~60_combout ))) ) ) ) # ( !\VGA_B~2_combout  & ( !\VGA_B~1_combout  & ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & \VGA_B~60_combout ) ) 
// ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\VGA_B~60_combout ),
	.datad(gnd),
	.datae(!\VGA_B~2_combout ),
	.dataf(!\VGA_B~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~3 .extended_lut = "off";
defparam \VGA_B~3 .lut_mask = 64'h03038B8B4747CFCF;
defparam \VGA_B~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y24_N19
dffeas \VGA_B[0]~reg0 (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_B~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_G[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[0]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "E00401DA00000001107FFFFFFC0500F6800000000903FFFFFF8120140000000000001FFFFFF0480490000000000001FFFFFF0D001800000000000C1FFFFFC1603A00000000000070FFFFF800010000000000000107FFFF00019800000000000020FFFFF020310000000000000007FFFE0E0F800000000000001C7FFFE1404800000000000000C1FFFE100D000000000000000E1FFFC080000000000000000081FFF8203000000000000000001FFFC30E000000000000080051FFF8610000000000000320011FFF8216000000000000710010FFF0214000000000000A10030FFF0470000000000000028018FFF88980000000000018100107FF04E00000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "020200187FF846000000000000106000C7F189400000000000061C00007F101A00000000000060800007E00A0000000000000C30001C7810E0000000000000A38001C60785C000000000000400001460782C000000000000860001801F814000000000000C6000E801F82800000000000142805E80FFC00000000000001C5CC9001FFE18000000000001801C0007FFE1800000000000180000007FFC2000000000000180000003FF82000000000000105000001FF820000000000000C3286300FF850000000000000C660A200FF86000000000018000100F407F0E00000000007C0A39067F03F0E0000000000EA0C34077FC1F040000000000FB060A1F3FE1F8";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000BB06180F3FE0F880000000000BB01060F9FE07000000000000BD02060F8FE87880000000000DD01860FEFF870000000000009D80420FD7FC30E00000000001D00A00FEFF038A00000000005E80762FE3F438600000000005F80362FFBFA1C100000000001F00081FF1FE38600000000003FC00707FDFE1C180000000001FA00007F8FA1E100000000003FF00107FEFE1E1400000000013F00185FD7E3E020000000001BE800C2FFF87F0D0000000000DFC01417E347F0100000000004FA00C07F307F8100000000002FEF0406F547FC0E000000000079F82827983FF0300000000002F641001AC7FF85800000000038F60602D07FF83A00000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "005FE1000D87FFC0900000000005FE206028FFFF0700000000001F0507800FFFF80A0000000003ECF0FE00FFFFC0B0000000001E9C0FE81FFFFF01E000000000F381FFD1FFFFF0008000000000303FFFFFFFFFE04A000000001C07FFFFFFFFFE002400000005C0FFFFFFFFFFFE01B0000001A03FFFFFFFFFFFF00AB00000D803FFFFFFFFFFFFC011F000CF01FFFFFFFFFFFFFE002C0F27003FFFFFFFFFFFFFFA0022F2C00FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFC8000001FFFFFFFFFFFFFFFFFFA00000FFFFFFFFFFFFFFFFFFFFD4643FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 17;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFD6FFFFFFFFFFFFFFFFF73FFFFFBFFFFFFFFFFFFFFFFF8FFFFF9FFFFFFFFFFFFFFFFFFDFFFFF3DFFFFFFFFF3FFFB6FC153FFCDEFFFFFFFFF3FFFDDDBB0A9141BFFFFFFFFFFFFFBF527412331BFFFFFFFFFFFFFCF11882D527EFFFFFFFFFF9FFFFDC8D56DC4FFFFFFFFFFF1FFF45C85764A5BFFFFFFFFFEBFF6BDAFF1A33F8FFFFFFFFFE3F3F19AFC573FB5FFFFFFFFFC7E5F5574E25FF8FFFFFFFFFFEF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "FBE0DC4DC1EFFFFFFFFFFFFCFDBEE938FEBEFFFFFFFFFFFFFFAE30D88405FFFFFFFFFFFFFCF5F32862B0DFFFFFFFFFFFFFCF98A7D26EB6FFFFFFFFFFFFFD3FC280D3EF9FFFFFFFFFFFFFDC984C45CF7D7EFFFFFFFFFFFED74273B7CE7FFFFFFFFFFFFFF4E602025CCFFFFFFFFFFFFFF53E7AE0033FFFFFFFFFFFFFFF1CF090C757FFFFFFFFFFFFFFFDBACACE37FFFFFFFFFFFFFFFFDD876DCA7FFFFFFFFFFFFFFFFDFB7F3D35BFCFFFFFFFFFFFFF31BC70DCFEFCFFFFFFFFFFFFFC8F09D5176FCFFFFFFFFFFFFF908C6CD6F6FCFFFFFFFFFFFFF1C2C90B9F0FFFFFFFFFFFFFFF3F5B42FCFFFFFFFFFFFFFFFFFDA3460C3DBFFFFFFFFFFFFFFFD5226017FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "FFFFFFFFFFFC5D1C353FFFFFFFFFFFFFFFFFD0EF414BAFFFFFFFFFFFFFFFFEF37E9B7FFFFFFFFFFFFFFFFF799112BFFFFFFFFFFFFFFFFFFB930844FFFFFFFFFFFFFFFFFFB26995BFFFFFFFFFFFFFFFFFF60F87A1FFFFFFFFFFFFFFFFFFD52DE6AEFFFFFFFFFFFFFFFFFDB03E0AEFFFFFFFFFFFFFFFFFD0A1BD3BFFFFFFFFFFFFFFFFFCDD8A98FFFFFFFFFFFFFFFFFF81498D8BFFFFFFFFFFFFFFFFFB8688C1BFFFFFFFFFFFFFFFFFF9098D4BFFFFFFFFFFFFFFFFFA78F8D4BFFFFFFFFFFFFFFFFFF10B9D7BFFFFFFFFFFFFFFFFF508BB5FBFFFFFFFFFFFFFFFFF0C83959FFFFFFFFFFFFFFFFFF70DF6A3BFFFFFFFFFFFFFFFFF36D4EABBFFFFFFFFFFFFFFFFFC";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 17;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "FFF3039FFFFFFFF06BFFFFEFFF19FBD52FFFFFFFD93FFFEDFFE284B4507FFFFFFF8EFFF97FFF62FFC877FFFFFFF85FFFCFFFCD7FFF47BFFFFFFFE67FFB7FF569FFFCEBFFFFFFFFD7FFBFFF37B5AFF96FFFFFFFFFFFFEFFEB7DA57FD3BFFFFFFFE4FF57FEBFFFF57D1BFFFFFFFCCFF6FFF97FFFE3F3FFFFFFFFE7FF87FCEFFFFFCE29FFFFFFFE7FFD7FEEFFFFFD23FFFFFFFFF87F0FFC0FFFFFEE05FFFFFFFFE46FFFC1FFFFFFDD7FFFFFFFF17EFFFC1FFFFFFF97FFFFFFFF17E0FFC0FFFFFFB85FFFFFFFFE46D7FEEFFFFFFC3FFFFFFFFF87F87FCEFFFFFFFA9FFFFFFFE7FF6FFF97FFFFFF3FFFFFFFFE7FF57FEBFFFFFFF1BFFFFFFFCCFFEFFEB7FFFFFF3BFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "FFFFFE4FFBFFF37FFFFF96FFFFFFFFFFFFB7FF56FFFFEEBFFFFFFFFD7FFCFFFCD7FFFE7BFFFFFFFE67FF97FFF61FFD077FFFFFFF85FFFEDFFE293D8507FFFFFFF8EFFFFEFFF1985D52FFFFFFFD93FFFCEFFFFF3039FFFFFFFF06BFFFF77FFF8EF7CFFFFFFFC6EFFFFF6FFFF1BD87FFFFFFFCFFFFFFFABFFFC737FFFFFFFFFEFFFFFFD1FFFFBDFFFFFFFE5AFFFFFFFFBFFFFFFFFFFFFFBBB7FFFFFFC9FFFFFFFFFFFFE259FFFFFFFECFFFFFFFFFFFF77D7FFFFFFFF6FFFFFFFFFFFCEB3FFFFFFFFF16FFFFFFFFFF1B6FFFFFFFFFF9DFFFFFFFFFE787FFFFFFFFFFD67FFFFFFFE86BFFFFFFFFFFFEFBFFFFFFFB5B7FFFFFFFFFFFFEC5FFFFFAFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "C663FFFF0D3FFFFFFFFFFFFFFFBB6608D7D9FFFFFFFFFFFFFFFBA1CD2F67FFFFFFFFFFFFFFFFF2760974BFFFFFFFFFFFFFFFFFC7FF903FFFFFFFFFFFFFFFFFFFD2477FFFFFFFFFFFFFFFFFFFFFEAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE26D3FFFFFFFFFFFFFFFFFFFA00000FFFFFFFFFFFFFFFFFFC80000007FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFA0002F2000FFFFFFFFFFFFFFE00215FBA803FFFFFFFFFFFFFC00AB000C501FFFFFFFFFFFFF00CB000009203FFFFFFFFFFFE0310000001703FFFFFFFFFFF0094001E00F480FFFFFFFFFFC06A001AA2A0EE07FFFFFFFFF004800F09EF43607FFFFFFFFF0020066C30187F81FFFFFFFFC0380124000000A21FFFFFFFF80200780000000030FFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y34_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 17;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "DCAA29BFFFFFFFFFFFFFFFFFC162234BFFFFFFFFFFFFFFFFF0F4413DBFFFFFFFFFFFFFFFFFAA3A736FFFFFFFFFFFFFFFFFFB396E417FFFFFFFFFFFFFFFFEE5AE641FFFFFFFFFFFFFFFFFEB51EED8BFFFFFFFFFFFFFFFFFE10AEC17FFFFFFFFFFFFFFFFFB2E3ED07FFFFFFFFFFFFFFFFF78C28DB7FFFFFFFFFFFFFFFFF3054F2E7FFFFFFFFFFFFFFFFFC2E163E3FFFFFFFFFFFFFFFFFA388E54FFFFFFFFFFFFFFFFFFC6DC31C3FFFFFFFFFFFFFFFFFD4D29B237DF7FFFFFFFFFFFFF825F96B37DF7FFFFFFFFFFFFFECCEACEFF7FFFFFFFFFFFFFFFE5DD7C39B7FFFFFFFFFFFFFFF723AC220DEFFFFFFFFFFFFFFF33A900D1FF3FFFFFFFFFFFFFF152477A47F3FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "FFFFFFFFFFFF81B55A776F3FFFFFFFFFFFFFF1B8D23A3FF3FFFFFFFFFFFFFFCAE6E53FFF3FFFFFFFFFFFFFFEAF0BB387FFFFFFFFFFFFFFFFD4685D0C5DFFFFFFFFFFFFFFFFFB112290EFFFFFFFFFFFFFFFE9BC67A28EFFFFFFFFFFFFFFFD319A83E2FFFFFFFFFFFFFFFFC0DF242157FFFFFFFFFFFFFFFFCDCFF0E87FFFFFFFFFFFFFFFFBFEC77333FFFFFFFFFFFFFFFFF7FA3EFD3FFFFFFFFFFFFFFFFFF53B46B77FFFFFFFFFFFFFFFFFFC7892D4FFFFFFFFFFFFFFFFFFDB901B7FFFFFFFFFFFFFFFFB7EA240D5FFFFFFFFFFFFFFFF7B703AB3FFFFFFFFFFFFFFFFFFF6EC90EFFFFFFFFFFFFFFFFFFDD79A8FFFFFFFFFFFFFFFFFFFF7FDAE6FFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "FFFFBFC519F8FFFFFFFFFFFFFFFFFC7EBBFFBFFFFFFFFFFFFFFFFFEDFC1FFCFFFFFFFFFFFFFFFFFC7DF5CFFFFFFFFFFFFFFFFFFFF3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "FFFFFFFFFFFFFFFEAFFFFFFFFFFFFFFFFFFFFFFD2477FFFFFFFFFFFFFFFFFFFC7FF903FFFFFFFFFFFFFFFFFF2760974BFFFFFFFFFFFFFFFFBA1CD2F67FFFFFFFFFFFFFFFFBB6608D7D9FFFFFFFFFFFFFFC663FFFF0D3FFFFFFFFFFFFFFEC5FFFFFAFFFFFFFFFFFFFFFEFBFFFFFFFB5B7FFFFFFFFFFFD67FFFFFFFE86BFFFFFFFFFFF9DFFFFFFFFFE787FFFFFFFFFF16FFFFFFFFFF1B6FFFFFFFFFF6FFFFFFFFFFFCEB3FFFFFFFFECFFFFFFFFFFFF77D7FFFFFFFC9FFFFFFFFFFFFE259FFFFFFFFBFFFFFFFFFFFFF2BB7FFFFFFD1FFFFBDFFFFFFFE7AFFFFFFFABFFFC737FFFFFFFFFEFFFFFF6FFFF1BD87FFFFFFFCFFFFFFF77FFF8EF7CFFFFFFFC6EFFFFCEFF";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N33
cyclonev_lcell_comb \VGA_B~6 (
// Equation(s):
// \VGA_B~6_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89~portadataout )))) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89~portadataout  & \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41~portadataout  & 
// ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17~portadataout  & 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89~portadataout )))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17~portadataout  & 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89~portadataout  & 
// \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~6 .extended_lut = "off";
defparam \VGA_B~6 .lut_mask = 64'h4403770344CF77CF;
defparam \VGA_B~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353 .port_a_first_bit_number = 17;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EF76EF777FDDECDFEEFFBBDDBFECDFECDDBBFD9BDDBBF77F37BD9BDDBBB37FB3FBB776EFE6F7B37BBB76EFF67F77EEDDFCDEF66F76EEDDFEDFEEDDFBBD9BFECDEEDDD9BFDBFDDBBB77B37FD9BFDDBB77FB7FBB776EF66FFB37FBB76EEFFEF77EEDDFEDFE66F777FDFFDFFEEFFFBBFDBFDCDEEDDD9C128A3DBBF77B37FB9BDDFBBFEB75267776EF76FF737BBF77D8B85D0BEEDDECDFEE6F77";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353 .mem_init1 = "FFF3763FF9D5FBBDDBFDDDFEEDF9931FFFF51F77FB7FBBBDDDBE5A1B3F73EEEEF76FF777FBB7F480E7E6678FDFEDFEEDF777E480FCFFCDDE3BFDBFDDFEEDDC68099FF9BBBCFBB7FBB7FDDB830073F73367AFF6FF76F7B77E407E7EE66ECB3EDFECDDF76F5006CFCCDDD9E9DBFDDBBECDC900F9FD9BBB3E7B77FB76DBBA603FBF73366791EED66EFBB7D403E7EE679CEC25ED6DD97FF3008CFECDF4FBD77DC1FF7EFEC00F9FD9BC7DFDDBEADFFE9BE600B3F7374997C9F567EDDF74203E7EE66E22DC08AC7DDB6EC003CFCCDDFF1DB7459FB37DDB4059F99BBBB92044B0F6EFBBC00D3F737668C769161EEDEF740127EE66CCEC41A6C9DBBFED303EFCCDDD9F01";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353 .mem_init0 = "F6297BB77FBD06FFD9BBB3E60502316EEFB690C7FF3766678021161DDFEEF1187EE66CCEF902A247BBBDDF832FCCDDD9FF582461377FBBB467B99BBB33F7858269EEF6724CC7F377667EB19315BDDECEDF99EE66CCEFCCB30B0FBBD9DE330CCCDD9FF9C66502777B3BC662F9BBB37F368CA842EF667C8C27377667E6739955DFFCDFE983E66CCEFDEE230CA7EADBFE303CCDD9DF9DFCE1C5FE777FDA039BBB33F3FFBC20AA70AF7D002B77667E77EF804E249FEF6403E6CCEFCEFCDD4BD6D17DEE403CDD9DF9DFBBDE584887FDFC03BBB37F3BF372A899C937B5807F766FE67E6D02113523E66C0AECCEFCEFCCB9622657FDCC410D99DFBDF99F202AC4A7B9F4";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329 .port_a_first_bit_number = 17;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329 .mem_init3 = "24BB37F3BF3315FCAC50777D84FF667E67E66532DA268ED7C89BCCEFCEFCCD46480007DBFE93799DF9DF99EACB62073BBBD66EB3FF3FF334D96577FF777C8CBE7FE67E66973F34FEEEFF47BBCCFCCFECD9E60703DDBBEFD679DFBDF99BE4C962DBBF6DBEECFFF3BF33761A6D6177EFBADD967E67E66FA318241EFFFF69B3CFCCFCCDF7606C11DDBBEE465DF9DF99BF6C646323B76DE9C8BF3BF33767BE9E61F6EDBFB903E67E66EB740B6CAEFFB6FB209CCFECDDF2FCF099BBB7DD7401BDF99BB9F1CC631776EBBD0053BF337630EFBF25EECDF794047FE66EECBB93EAC3DBB6FD803EFCCDDD6ED94B82BB77DDD604DF99BB249FDF78AB66FBB420C7F73767AF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329 .mem_init2 = "E80F410DDEFEE6187E66ECFFFC87EDB3BBFFDF231DCCDD99FF9F3DDF777FFBB226199BB33F73E3337EEFFB77E6C3B376676E7B56EECDFEEEF568166ECCFFCF91EDDBBFDDDEF5806DDD9FF9FC3BBB77FBBBDB800FBB33B73BC77766FF677B38105F667EE777F6EDDFEDEFF6F5896CCFFCFF3EDDBBFDBDFEDE6B3B99FF9FD5DFF77FB7BD9BFEBADF3FF3F97776EFF6E7BB7F65F877EE6FBFEEDDFEDDF66FF72844DFCF91FDDBBFDBFEEDFEFDAE71FF697FFF77FB77FDBFDDF5CE5DE5BBB76EFF66FBB7FBB7EB6A067776EDDFEDDE76FF76EFF07DC3EEDDBBFD9BDEDFEEFFBDFAAFDDDFF77FB7FBDBFDDBB77FBF7BB776EFF6FF7B7FBB76EFF66FF76EDDFECDEE6F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329 .mem_init1 = "F66EEDDECDFEDDD9BFD9BDDDFEEDDDBBD9BDDDBB77FB37BBBFDDBB777B37BB376EFF67F777FB3776EF66F76EECDFECFEEDFF76ECDFECDFEEDDBBFD9FDDFEEFFBBBDDBBDDFF777BB77BBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF4E6FFFFFFFFFFFFFFFFFFFFE33FA7FFFFFFFFFFFFFFFFFFFDF71DABFFFFFFFFFFFFFFFFFEB580275FFFFFFFFFFFFFFFFFFF80004F7FFFFFFFFFFFFFFFEB600000B3FFFFFFFFFFFFFFFEA8000000DFFFFFFFFFFFFFFFDA0000001FFFFFFFFFFFFFFFF680000000EFFFFFFFFFFFFFFBE30";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329 .mem_init0 = "0000007BFFFFFFFFFFFFF6C240000002BFFFFFFFFFFFFFF9047FFE0011FFFFFFFFFFFFCA0638001C015FFFFFFFFFFFF940540FE0300FFFFFFFFFFFFFB8060E00E08067FFFFFFFFFFE503867FF886037FFFFFFFFFFDA0637E03FA1037FFFFFFFFFFBC18BE3FE3C880BFFFFFFFFFFE862F2000EF4415FFFFFFFFFFF0C3D03F81BA20FFFFFFFFFFB611E8380305D30DFFFFFFFFFEC65C1BFFED2E904FFFFFFFF8D0CF45F80E18708AFFFFFFFF3810F1788F9643C8BFFFFFFFEF82785C8083265841FFFFFFFFC04F8760C60153E45FFFFFFFB409F3D0E3CC048C23FFFFFFFF81383827F79031F27FFFFFFF7023168BE052834623FFFFFFFA0463E2E3FFBA7EF13FFF";
// synopsys translate_on

// Location: M10K_X69_Y33_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305 .port_a_first_bit_number = 17;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305 .mem_init3 = "FFF9408E7CB90012C2A396FFFFFFF013C61E83F94E0A716FFFFFFC0278C5A18E3D7BA390FFFFFE504618F0DFFEAB00390FFFFFEE0CC39F1780F67C618AFFFFFFC09CF385CE7BC38CBCBFFFFFD0119C3074006F1E1385FFFFFE8271873D0FE178C09C5FFFFFA06730E7C6788B1E69D1FFFFFF04E73CE93FF47C61DDFFFFFF608C638C3E03E18639EBFFFFEA199C618B90CF3CF39D3FFFFCC1318E79E80160C731FFFFFFD42738CF3A1F0F9E631BFFFFFD85E318C30CE430E6319FFFFF88E6739872FFA18C6399FFFFFA0F8E738E7C1D1CC6335FFFFF5060C673CF42618C6327FFFFF61D1CE730D00F9CC708FFFFFFC1218CE71C7C398E658FFFFFFA13218C6797";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305 .mem_init2 = "A71CC623FFFFFEC26799CC73FD39CE6B7FFFFFEC2667398C38F398CC7FFFFFFEC4E5B319C60639CC57FFFFFFC44C667319E07399CEFFFFFFFF09CCE7331CE7399DFFFFFFFFD098CC66318C7319ADFFFFFFFB8998CE6333E7331D3FFFFFFFD9198CCE67366331CFFFFFFFFB93998CE663C663317FFFFFFFA93319CCE71CC623FFFFFFFFF927319CCC639CEE61FFFFFFFFC263318CC6018D545FFFFFFFFC267399CC78B99653FFFFFFFF82657398C30F38E0FFFFFFFFFFCE63398C5FA31F37FFFFFFFFACE6B318E2686719FFFFFFFFF8CE6579861E0E601FFFFFFFFF90CE571CE807CE2FFFFFFFFFFD0CE789C36278C47FFFFFFFFFE1C6750E7C1C18DFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305 .mem_init1 = "FDDCE719C2FF439AFFFFFFFFFFCACE738F1191F34FFFFFFFFFFE4CFF1C687C1E36FFFFFFFFFFF7CE938B400B063FFFFFFFFFFFDCCB1C79FCE0D5FFFFFFFFFFF1CD98C1E07A38BFFFFFFFFFFFAC7B0317FE8FFFFFFFFFFFFFFD4E3928C062D4FFFFFFFFFFFFF9F1BEC3F0BA9FFFFFFFFFFFFFBA3B8A0027F5FFFFFFFFFFFFFFE1D5A7F3D7FFFFFFFFFFFFFFC1CC7C81F78FFFFFFFFFFFFFFF05EEFFFB51FFFFFFFFFFFFFFFD934781DA3FFFFFFFFFFFFFFFF6A20FC53FFFFFFFFFFFFFFFFFDD600747FFFFFFFFFFFFFFFFFFCFE046FFFFFFFFFFFFFFFFFFFD9E05BFFFFFFFFFFFFFFFFFFFF8CCEFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF35AABDF57DBFFFFFFFFFFFFFF8B1C010AB00FFFFFFFFFFFFFFA1841049324FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFDFFF7FFF";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_bit_number = 17;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209 .mem_init3 = "EFFF0FFFFFFFE7FFFFFFFFD3FFFFC0FFFFFFFC9FFFFFFFE3FF1FFE2FFFFFFFF67FFFFFF97FFBFFE1FFFFFFFFFC7FFFF81FFEFFF82FFFFFFFFFA01FE017FFF7FF42FFFFFFFFFFA1003FFFFCFFF02FFFFFFFFFFFF23FFFFFEFFF87FFFFFFFFFFFFFFFFFFFDFFD01FFFFFFFFFFFFFFFFFFF9FFA07FFFFFFFFFFFFFFFFFFF9FF40FFFFFFFFFFFFFFFFFFFFFFE80FFFFFFFFFFFFFFFFFFFFBFB00FFFFFFFFFFFFFFFFFFFF3EA01FFFFFFFFFFFFFFFFFFFFFC805FFFFFFFFFFFFFFFFFFFFB200BFFFFFFFFFFFFFFFFFFFE78013FFFFFFFFFFFFFFFFFFFFA002FFFFFFFFFFFFFFFFFFFFE4009FFFFFFFFFFFFFFFFFFFFF0017FFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209 .mem_init2 = "FFFFFFFFFFFF027FFFFFFFFFFFFFFFFFFFFFF0CFFFFFFFFFFFFFFFFFFFFFFF0BFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC354FFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209 .mem_init1 = "FFFFFFFFFFFFFFFF457CEAFFFFFFFFFFFFFFFFFFCFFC7FFCFFFFFFFFFFFFFFFFE7F2FED717FFFFFFFFFFFFFFF1E200001B77FFFFFFFFFFFFFF30000003365FFFFFFFFFFFFFAD80000066177FFFFFFFFFFFE76000000CE527FFFFFFFFFFFCF80000019CCD07FFFFFFFFFFBC00000033998A3FFFFFFFFFFF80000006733934FFFFFFFFFDC0000000CE67328FFFFFFFFF8E00000019CCE62EBFFFFFFFFD40000003399CC671FFFFFFFF28000000673399CD0FFFFFFFFC0000000CE6731991BFFFFFFDA00000019CCE63319CFFFFFFBC0000003399CC7462E7FFFFFF000000067339E20018FFFFFF30000000CE670F780E69FFFFFE00000019CCE6E01E067FFFFFC0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209 .mem_init0 = "000003399EF0F8CF0FFFFFE8000000673358F4002EEFFFFC8000000CE6063420085CBFFFF80000019CC38E2F7BD1CDFFFB00000033986397106782BFFFE8000006734DC3390DCF24FFFE000000CE6B319C3FA3316FFF30000019CEEE666003CCCE7FFE00000339F989016DC72657FF400000673F628887D14930BFF800000CE6EDB19AC06669BFFF6000019CCD1F7A63489658DFE40000339B2FEE1C66471697FFC00006736520A410A43AAD6FE60000CE658AFD37AC370D45FF800019CFB1B3250DBE9F56EFE8000339FDCBD42A183C556BFF8000673F7FFD2EDA0D0AAABFF8000CE66A2211E413C85AAEFE80019CDD4F1C03656A952A27E800339BA57978DA";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281 .port_a_first_bit_number = 17;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFF43FFDFFFFFFFFFFFFFFFFFFFF51FFBFFFFFFFFFFFFFFFFFFFF51FF9FFFFFFFFFFFFFFFFFFFF96FFFFFFFFFFE4336E7FFFFFF84FFBFFFFFFE0E62476FFFFFF83FFDBFFFFFAFFA951F0FFFFFB8BF97FFFFF7FFE4457F1FFFF953F97FFFFBFFFF001FFEFFFFB1FFFBEFFF17FFE803FFF9FFFD55F9DCFFF93FF98B03FFA7FFFD9FD9EF9F4AFEA394AFEEDFFDDBFD5E71F233F8AF63BF88FFFDBFBEF797F8A023FA8A233FFDDDF75C737EA3C8FFE634AFDF5DBF17AF5FF900BFFFA003FCF35BFCCEF3FFC817FFFC007FEF75BE4C3F1FFB119FFFB11DFFF359C5707FFEA5C57FE0647FFFF1BCFDAFFF88971BFA95";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281 .mem_init2 = "313FA7BF98D531EE37C40E607D4AE1E3DDAC7FBB8AFF0328AFF232FEB93FD275C33FFD8C33FFF8A7C7971CEF302FFFE806FFFE805F7FFB95FD01FFFF001FFFF003AFEE7AEF3607FFDC457FFCC473F447B5F1E95FF51519FF51F71FF0719FB6C67E467C57FC453BFF0F4DF1F515A95F51F895F47FFBE78B9FDC4607FCC4A57FBFFFFE3E6FFF508FFFF528DFFCECFFFFFDFFFC5EFFFFC56FFFCFC3FC0001FFCA0BFFF9A8BFFEFDDFFFFF7FF000BFFF4081FFEFA57FFFC3FDC6A17FC42217FCFDC7FFEDFFD17801FF07A19FC7E27FFDBBE07FE86745FF07F73EF5FF8F1E01FFD1E19FFD1671F587FBF3017FFFC407FFCC473F1C79CFD05FFFF405FFFF005AFEE7AF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281 .mem_init1 = "F300FFFF804FFFFC03F7EFB9575C3BFFC8C3FFFE8E7C7B71CEFB28FFF4328BFF433FEB93DD275FE2FC02FE37C00E1E3D9BC7FBF985F07F80530FFA7BF98D53BFE8045FFE8645FFBF1BEFCAFDFF801DFFFD01FFFE359E56073FFC807FFFC007FFF75BF4DAF3FF9003FFF800BFFFB5BECCEF97FE300FFFE100FFFDDBF17EF3FE8B423FE8B43BFFDDDFF5C73FC33E8FF83FE8CFFFD9FBED79B00FFE2D00FFEDFFDD9FD5E73F8BFF9870BFF8FFFFD9FD9EF3F5FFFE000FFFDFFFD55F9DCFFFFFFFF001FFF7FFFB1BFBBEFFFFFFFE807FF3FFFF953F97FFFFFFFF80117DFFFFFB8BF97FFFFFEBF6147F7FFFFFC37FDBFFFFFFE8FBEFFFFFFFFC4FFB7FFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281 .mem_init0 = "FFFFFF97FFFFFFFFFFFFFFFFFFFFFFF5BFF1FFFFFFFFFFFFFFFFFFFF53FF3FFFFFFFFFFFFFFFFFFFF7BFF5FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDFFF7FFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF24C92082185FFFFFFFFFFFFFF00D508038D1FFFFFFFFFFFFFFDBEAFBD55ACFFFF";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257 .port_a_first_bit_number = 17;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257 .mem_init2 = "FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF4DFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFF82FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFE81BFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFE807FFFFFFFFFD7BEFAFFFFFFF80DFFFFFFFFA4F000E8FFFFFE003FFFFFFFC300000021FFFFE803FFFFFFFB000000005FFFFE003FFFFFF88007E03C015FFFF005FFFFFFC00D46F88C017FFF007FFFFFD008FFFFFEF813FFF005FFFFFD05FFFFFFFEA06FFF003FFFFFD1FFFFFFFFF8807FE80FFFFFFE2FFFFFFFFFF807FE80FFFFFFF3FFFFFFFFFFE05FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257 .mem_init1 = "007FFFFFFFFFFFFFFFFFF02FE01FFFFFFFFFFFFFFFFFFF217F817FFFFFFFFFFFFFFFFFFC0FE01FFFFFFFFFFFFFFFFFFFF05E85FFFFFFFFFFFFFFFFFFFF03F95FFFFFFFFFFFFFFFFFFFF87EEFFFFFFFFFFFFFFFFFFFFFE1CAFFFFFFFFFFFFFFFFFFFFFF7DFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFF3EFFFFFFFFFFFFFFFFFFFFFFE7F1FFFFFFFFFFFFFFFFFFFFFEFFCFFFFFFFFFFFFFFFFFFFFFCFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF9FFFFFFFFFFFFFFFFFFFEFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257 .mem_init0 = "FFFFFFFFFFBFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFEFFFFFFFFFFFFFFFFFFFBFFFFE7FFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFF3FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF7FFFFFFFFFFFFFFFFFFDFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFDFFFFEFFFFFFFFFFFFFFFFFFFCFFFFEFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFCFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFDFFFFFFFFFFFFFFFFFFFFBFFFDFFFFFFFFFFFFFFFFFFFFD";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_bit_number = 17;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233 .mem_init3 = "FFF3FFFFFFFFFFFFFFFFFFFF9FFFBFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFDFFFFFFFFFFFFFFFFFFFFFF7FEFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFF7F7FFFFFFFFFFFFFFFFFFFFFF7E7FFFFFFFFFFFFFFFFFFFFFFBE7FFFFFFFFFFFFFFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7333FFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF7FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFEFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFDFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFEFFFFFFFFFFFFFFFFFFFDFFFFDFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFF7FFFFFFFFFFFFFFFFFFFFBFFF7FFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFEE0018FFFFFFFFFFFFFFFFFFFC9FFC83FFFFFFFFFFFFFFFFFF0DFDEB7FFFFFFFFFFFFFFFFFFBDFA338FFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233 .mem_init0 = "FFFFFFFFFFFFFE77FE7BEFFFFFFFFFFFFFFFFF9E7FDFDEBFFFFFFFFFFFFFFFFDEFE1FCF3FFFFFFFFFFFFFFFF3CFD7FC3BFFFFFFFFFFFFFFFE70FDBFF58FFFFFFFFFFFFFFFF6BFC3FFECFFFFFFFFFFFFFFFCDFFE7FFF67FFFFFFFFFFFFFFDBFF8FFFFB7FFFFFFFFFFFFFFB3FF6FFFFDBFFFFFFFFFFFFFF67FD3FFFFACFFFFFFFFFFFFFEDFF33FFFFCE7FFFFFFFFFFFF9DFF75FFFFF75FFFFFFFFFFFFB9FD62FFFFFB87FFFFFFFFFFA75F9E0FFFFFDEFFFFFFFFFFFDEBF3E3FFFFFAF0FFFFFFFFFC3FFC7E1FFFFFD7CDFFFFFFFE0FBFBFF2FFFFFEBF1BFFFFFFF3F7FBFE0FFFFFF1FE6FFFFFD9FE7EFFF0FFFFFFC7FC6532807F9FCFFF0FFFFFFF1FF800007FF3F";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N9
cyclonev_lcell_comb \VGA_B~4 (
// Equation(s):
// \VGA_B~4_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281~portadataout ) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233~portadataout  & 
// ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281~portadataout  & \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257~portadataout ))) ) ) ) 
// # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257~portadataout ))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a209~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a281~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a257~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a233~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~4 .extended_lut = "off";
defparam \VGA_B~4 .lut_mask = 64'h550F550F0033FF33;
defparam \VGA_B~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N6
cyclonev_lcell_comb \VGA_B~56 (
// Equation(s):
// \VGA_B~56_combout  = ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (((\VGA_B~4_combout ))) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305~portadataout )))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329~portadataout ))))) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a353~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a329~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a305~portadataout ),
	.datag(!\VGA_B~4_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~56 .extended_lut = "on";
defparam \VGA_B~56 .lut_mask = 64'h0F0F02460F0F8ACE;
defparam \VGA_B~56 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 17;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185 .mem_init3 = "F5A88AA3FE8006733462DA0208F0C04A37E000CE63B19F9256BF5EB4A3FEE019CCA923509C0B88815A2FFC03398515B381C0001664AEFEC06730E5450C82000464CABFF60CE65A55003D40005708ACFF819CCDC1FCC6540007406ABFFE3399B90E374500003C02E1FF46733ABB42B7C0000465A4DFFFCE67F2693370000075B95EFF69CCE5708E7400001702159FFB399DE50C1C000003583583FFC7338EF911C00000095E69FFF9E670CBABFC00000691F2BFFFD0CE7DDF6F80000179AA103FFD99CDD7F53800003746BD53FFEF39F979A480000411E7E0FFFE6733BA1E88000084E21AEFFFF4E65A946400000D9CDC42FFFF7CC72D837400006BD615EFFFE1";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185 .mem_init2 = "98B24F5680004274D385FFFFE31174531C0008D00EDA9FFFFA67756F53600023008D03FFFFECEE52884A00139DA165BFFFFB1CE52BA880010AE5AEE7FFFF838652E17C005FA7FF83FFFFFE7365281D4001052268FFFFFFFC6252945800E8AE442FFFFFFE6C254AAEA0044FE8F7BFFFFFF1925522480214D1FEAFFFFFFF21255584405E7C51D3FFFFFFFDA2555317070E2D7CDFFFFFFFC626AAE4FC1A75FF1DFFFFFFFE036AAFD61785BB637FFFFFFFFB72B545B13474CD67FFFFFFFF85356A92D897FF27FFFFFFFFF3934A5B3B014FB79FFFFFFFFFA99ADA7773D6946BFFFFFFFFFCA996D263113D2EFFFFFFFFFFD6CDB30FD50176BFFFFFFFFFFEAE6CCE8512";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185 .mem_init1 = "887BFFFFFFFFFFFC6323105FB33D7FFFFFFFFFFF9B19876719899FFFFFFFFFFFFE1867861C62ABFFFFFFFFFFFFD3E787FC189CFFFFFFFFFFFFFFA61740FC267FFFFFFFFFFFFFFBDC67F91ABFFFFFFFFFFFFFFFEE68001CF7FFFFFFFFFFFFFFFFB9DFFC54FFFFFFFFFFFFFFFFF96001FA3FFFFFFFFFFFFFFFFFF4D9B8AFFFFFFFFFFFFFFFFFFFAD0A97FFFFFFFFFFFFFFFFFFFFB65FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF27FFFFFFFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185 .mem_init0 = "FFFFFFFFFFFFFF93F43FFFFFFFFFFFFFFFFFFFEB8F4BFFFFFFFFFFFFFFFFFFFC02F03FFFFFFFFFFFFFFFFFFF800F87FFFFFFFFFFFFFFFFFFE848187FFFFFFFFFFFFFFFFFFF0343CFFFFFFFFFFFFFFFFFFFE07E047FFFFFFFFFFFFFFFFFFC3FC08FFFFFFFFFFFFFFFFFFFF0FF00BFFFFFFFFFFFFFFFFFFD1FE807FFFFFFFFFFFFFFFFFFC3FF00FFFFFFFFFFFFFFFF169E07F00FFFFFFFFFFFFFFFDF1E79FE85FFFFFFFFFFFFFFFE00070BE0DFFFFFFFFFFFFFFF00007C281FFFFFFFFFFFFFFFE026828001FFFFFFFFFFFFDFFC059607003FFFFFFFFFFFB35FC01EB05081FFFFFFFFFFED8B70067D8BB85FFFFFFFFFFD800704D7E41F81FFFFFFFFFFA000085DFF";
// synopsys translate_on

// Location: M10K_X14_Y40_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 17;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = "27FCB67FFFFFFFF81181078F420F8169FFFFFFFF05E2013BEF11F0000FFFFFFFE069680F9E7C0F00004FFFFFFA073FC0FBDFA28000017FFFFFE1E7F0079CFE1805F20FFFFFFA7E7FE07BC7E082FFE81FFFFF81E7C3139FFB0054E382FFFFF4FE78D9F9F7800B7FE407FFFFCDCFFC0BCFBA0009FF407FFFF07DF7E0FCFF6003E7FE0BFFFF83DF3F84CFE00002BFC47FFFF83DF3E81EFC800006FE81FFFF49CF7E00EC200000C3F03FFFFC3E7BB80A3E009A01CF90FFFF43EFCB0030802A14077A0FFFFA5E7FB00000015FA16DF97FFFC0FBFA0000003BF902850BFFFF073E8000001FBFC0F980BFFFD0103808680173FE07E7C3FFFF841F006B80273E287FC83F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = "FF8008405C6200F3DE41FE83FFF80000098FD01F38F621A05FFC800000B9FE84F7DF603800FFC046000B9FEC4F39FE00000FF80B2002F3E843F39F20000DFF80AD60277C660F7CEC0047FFE02DFE00F7DF80F7E043E23FFF819FC81F7BF82F3F4C78FFFFF17BFF81F7BF803BFD8BFFFFFD0FBFA00F7CF8059F91FFFFFFE273F021F3DEA03DF20FFFFFFC177FF02F3E00014C42FFFFFFD1F3EFA0F3F68017180FFFFFFD1F3DFC1FBFE0003E05FFFFFFF1F7DFA039FD8000013FFFFFFD373DF001CFC000003FFFFFFFF3F1E3E01DCA00780FFFFFFFFF079F14005F002A70BFFFFFFFF979FE4203A0019881FFFFFFFF038FD8000000B9C42FFFFFFFFC1DF1000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = "1F1FE3FFFFFFFF415200038041F3FF17FFFFFFFC050C0129003E7E187FFFFFFFA031004D1802EFE987FFFFFFE40000009C403EF9F03FFFFFFE800000F3FA07E73F4FFFFFFFA078003F3FF09EF7FC3FFFFFFC223040E3F189EF7EC3FFFFFF8198807E7C087E71FCFFFFFFF079C401EF9E41E7DD0BFFFFFD1F7FE03E71FC4E7D20FFFFFFA0F3FF01EF3E01E7F597FFFFFE3E7E181EF7F02F3FA1FFFFFFC2E7E581E71FC0F7F22FFFFFF83EFDD03EFBCC069C43FFFFFF87E73F44EFD1805D601FFFFFF49EF7EC1E3E1841AC03FFFFFFC9EF7EC3F3F90E0300FFFFFFF07E73F4073F01D0003FFFFFFF03E7D88069EA1E903FFFFFFFFE4E7F30057A81F832FFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = "C1E7F58C05B0DFF8BFFFFFFFFC2F3F80A0780BFFFFFFFFFFFFC0F5F62E0000FFFFFFFFFFFFFE029CC2FE019FFFFFFFFFFFFFF86D203F8343FFFFFFFFFFFFFF416407FFE1FFFFFFFFFFFFFFFA03807FFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFEB019FFFFFFFFFFFFFFFFFFFFFC3B7FFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFD93FC0E7FFFFFFFFFFFFFEB9F7F08C3EFFFFFFFFFFFFFFE7FD35BBB597FFFFFFFFFFFFFE8FDF5FA1AD0FFFFFFFFFFFFFE397BBE1C7E5DFF0FFFFFFFFFFF24FFFB79F";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 17;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = "630E3B7FFFFFFFFFFFFF9E7F4C26ACFFFFFFFFFFFFFFFFF8F824D3EFFFFFFFFFFFFFFFFF3FEF93FFFFFFFFFFFFFFFFFFF7D5FFFFD07FFFFFFFFFFFFFFFE637FFEF87FFFFFFFFFFFFFFFF33FFD971FFFFFFFFFFFFFFFFF8B3FFF9FFFFFFFFFFFFFFFFFFFF83F7FFFFFFFFFFFFFFFFEFD7FD9F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFF99FFFFFFFFFFFFFFFFFFFFFFF79FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBF9FFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFF9FFFFFFFFFFBF9FFFFFFFFFFFBFEFFFFFFFFFFDFFFFFFFFFFE1DD6E07FFFFFF9FFFFFFFFFFD506B60C8FFF7FFFFFFFFFFFFC3ACBBD386FF7FBFFFFFFFFFFC78E7FA37BFF7F7FFFFFFFFFFC3309FFF2B3FFCFFFFFFFFFFFC";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = "72BFFFFFFF39BFFFFFFFFFFFE7FFFFFFFE9CB9FFFFFFFFFFFF7FFFFFFFFC793FFFFFFFFFFFE1FFFFFFFFF6AFFFFFFFFFFFFE87FFFFFFFFF3FFFFFFFFFFFFFCFFFFFFFFAEEFFFFFFFFFFFFFEBFFFFFFF8B5FFFFFFFFFFFFFEFFFFFFF954CBFFFFFFFFFFFFFFFFFFFFB27C9FFFFFFFFFFFFFFFFFFFC87FA4FFFFFFFFFFFFFFFFFFEB1FFA2FFFFFFFFFFFFFFFFFFE4FFFE1BFFFFFFFFFFFFFFFFFD3FFF00DFFFFFFFFFFFFFFFFF2FFFF407FFFFFFFFFFFFFFFFC7FFFF400FFFFFFFFFFFFFFFFF9FFFF402FFFFFFFFFFFFF7FF7BFFFF000FFFFFFFFFFFFF3FEFFFFFF603FFFFFFFFFFFFC7FE6FFFFFC02FFFFFFFFFFFFFFFDFFFFFFF02FFFFFFFFFFFE5FFD7FFFFFD";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = "01FFFFFFFFFFF13FD8FFFFFFF00FFFFFFFF941FFFEDFFFFFFFC2FFFFFFFEF9F3FFD9FFFFFFFE0FFFFFFFD3F9FFFCBFFFFFFFC3FFFFFFFFEBFFFE57FFFFFFFFBFFFFFFFFFFFFFFA7FFFFFFFF5FFFFFFFFFFFFFEDFFFFFFFFFDFFFFFFFFFFFFFFBFFFFFFFFFDFFFFFFFFFFFF3DDFFFFFFFFFFFFFFFFFFFFFE9F7FFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFCDFFFFFFFFFFFFFFFFFFFFFFFEA9FFFFFFFFFFFFFFFFFFFFFFE82FFFFFFFFFFFFFFFFFFFFFFF35FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y53_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 17;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137 .mem_init3 = "9EFFFFFFFFFFFFFF3FD0DFAFF7FFFFFFFFFFFFFFFFE7013EEBF1FFFFFFFFFFFFCA7EA536FCBF3FFFFFFFFFFFCBA69B5C86C37FFFEFFFFFFFFED7EBC57C9FF7EFE41FFFFFFFEEFBF3EBE1BE9F85F1FFFFFFFF63BFE3FD78BE7917FFFFFFFFFEF57C1D7E29D3FBFFFFFFFFFFBF17B2B2FCEF9FFD0FFFFFFFFF634D5BE608576A70FFFFFFFFCE9FE76365EF9D31FFFFFFFF7DFEEF1E0BEFBB937F6FFFFFFFEE2352779EACFD2D36FFFFFFF3CBA4DA84D1AEFC61DFFFFFFF7D6972786E7772ACD2FFFFFFF6BBBC42C76D27E0C7BFFFFFFFFDFD5B10C575B60CFAFFFFFFF3EF5B30D2F9EFF356DFFFFFFFFDFBD0049646D43BFEFFFFFFF378D831CFB367FFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137 .mem_init2 = "FF2DA55FCC79F5F7BFFFFFFFFFFAF7C0562FFC12227FFFFFFFFF9AECD0D4FB9FAEFBFFFFFFFFF5AF087131939FE5FFFFFFFFFF58CD898DB4B3C9E3FFFFFFFFF98C935F6DFCF58E3F3FFFFFFF994F33DD30BF93FFFFFFFFFFFDEC4C6A0C5EFBBFFFFFFFFFFFFD5CEDF6F4BEB5FFFFFFFFFFF76BEA7B668FDBDC7FFFFFFFFFCFB25C5DCADDBB13FFFFFFFFEA79244A26C29B60FFFFFFFFFF2FFF49A453D0BD3FFFFFFFFFFA6DFBBBF16573FFFFFFFFFFFFF2F8E94D979BA3FFFFFFFFFFFD7DE498736F7AFFEFFFFFFFFFF1EE50FF307D1B7EFFFFFFFFFEF77DE3A55F98277FFFFFFFFFCFF82276D7F83CAAFFFFFFFFFF6F8FA6ECFD6061EFFFFFFFFFD747DD7FEE";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137 .mem_init1 = "C1F3FFFFFFFFFFF7BDE5F6EFFE01A8DFFFFFFFFFF7759DF63BFC2F4D7FFFFFFFFFD8BD8027FCF1DD7ADFFFFFFFF94F7E6FFFBF4FA6FFFFFFFFFE0E71FFFFA8939E73A3FFFFFFF07965FDEFE96F878EF3FFFFFF6BC17FF661CBAD37F8FFFFFFFF1BEC76E22ECF98F7CFFFFFFFC9FFF6AED494333DBC7FFFFFFEBD23386D52B70F6780FFFFFFFFD81BB6FE3666C6FFBFEFFFFFFD00B8C88DC6C3BFF8B7FFFFFFDAB48F77EB5A340AA7BFFFFFFD5F984550E6E2ECE04FFFFFFFD88441D9C41F69798BFFFFFFFDA01578F6854D8607BBFFFFFFD3E95885B5A065DAACEFFFFFFDDB0C2D44DCB8E431FFFFFFFFDD416B385E516B7FFFFFFFFFFD9600DAEDAFD88D71FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137 .mem_init0 = "FFFFFFDFD2D23FED7D243FEFFFFFFFFDFE7EE96F9E386F6DFFFFFFFFDB1863D4A9BF0917BFFFFFFFFDDF7DA09B998B36FBFFFFFFFFDDD3290A2DF3B7FCDFFFFFFFFDE2FF1CADFCC4FBF7FFFFFFFF9CA66E8B5D723FC7FFFFFFFFFDFE460504682273FFFFFFFFFFFE220BEBF82196A1FFFFFFFFFFFD82FC53FA24EE3FFFFFFFFFFF1B7A86700808D33FFFFFFFFFDDCD62B670E9DFFFFFFFFFFFFF78841E8711B3BFFFFFFFFFFFFA0D86B29E3EF7FFFFFFFFFFF7859C8BBEA6E3FFFFFFFFFFFF5D225EF8635F7FFFFFFFFFFFFDEC001F3DEFB7FFFFFFFFFFFFD76D89259EECFFFFFFFFFFFFFF5FC8F5AEFECFFFFFFFFFFFFFFECB8064D7C5FFFFFFFFFFFFF69F5E";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N36
cyclonev_lcell_comb \VGA_B~5 (
// Equation(s):
// \VGA_B~5_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185~portadataout  ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161~portadataout  ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137~portadataout  ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113~portadataout  ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a185~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a137~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~5 .extended_lut = "off";
defparam \VGA_B~5 .lut_mask = 64'h0F0F00FF33335555;
defparam \VGA_B~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N39
cyclonev_lcell_comb \VGA_B~7 (
// Equation(s):
// \VGA_B~7_combout  = ( \VGA_B~5_combout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \VGA_B~56_combout  ) ) ) # ( !\VGA_B~5_combout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( 
// \VGA_B~56_combout  ) ) ) # ( \VGA_B~5_combout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\VGA_B~6_combout ) ) ) ) # ( !\VGA_B~5_combout 
//  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (\VGA_B~6_combout  & !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) )

	.dataa(gnd),
	.datab(!\VGA_B~6_combout ),
	.datac(!\VGA_B~56_combout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\VGA_B~5_combout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~7 .extended_lut = "off";
defparam \VGA_B~7 .lut_mask = 64'h330033FF0F0F0F0F;
defparam \VGA_B~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N40
dffeas \VGA_B[1]~reg0 (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_B~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_G[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[1]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 18;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "0595A8840000000E17FFFF50008766A0F0000000309FFFCA001C54BC430000000075FFFE6003BAFFBF34000000070FFFC800275FFFD0E0000000043FFF800A75FFFA81000000008BFF8C00EA319FF708000000041FF8801CC0667FA98000000020FFC8005800047C88000000029FF3001A800003F0C00000001CFFE002A800005F10000000014FFF0023000000CE1000000008FFB80080000008C6000000006458800B00000038E000000006028800B00000018E00000000602B800800000014600000000645F00230000001E1000000008FFE002A800000010000000014FF3001A80000000C00000001CFFC8005800000188000000029FF8801CC0000009800";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "0000020FF8C00EA00000308000000041FFF800A70000081000000008BFFC80027000050E0000000043FFE6003BA002734000000070FFFCA001C5430430000000075FFFF5000871CA0F0000000309FFFF5000595A8840000000E17FFFF28001E005A0000000326FFFFF28000E813C0000000DC3FFFFF480001F2A00000005F27FFFFF8200007E00000000F0BFFFFFFCA0000000000000FA47FFFFFFD70000000000003313FFFFFFFF0800000000000144FFFFFFFFFC400000000000C2BFFFFFFFFF470000000000211FFFFFFFFFFB2800000000087FFFFFFFFFFFEA400000001497FFFFFFFFFFFF4800000002657FFFFFFFFFFFF84A000007181FFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "E1340002F80FFFFFFFFFFFFFFF8617F95521FFFFFFFFFFFFFFF80B741D18FFFFFFFFFFFFFFFFF9180712BFFFFFFFFFFFFFFFFFE680293FFFFFFFFFFFFFFFFFFFE9F5BFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA0D3FFFFFFFFFFFFFFFFFFF9000003FFFFFFFFFFFFFFFFFD80000017FFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFA00230BC00FFFFFFFFFFFFFFE003C9F91801FFFFFFFFFFFFFA027CFFF22007FFFFFFFFFFFE0094FFFFF4E07FFFFFFFFFFFC02EFFFFFFED03FFFFFFFFFFF007BFFE0000AC1FFFFFFFFFFA045FFE23D7A980FFFFFFFFFF8097FF341FF6B107FFFFFFFFF015FF85FCFE7FA01FFFFFFFFC037FE07FFFFFF8C0FFFFFFFF009FFA9FFFFFFFE807FFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 18;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "797AB9BFFFFFFFFFFFFFFFFF07372B5FFFFFFFFFFFFFFFFFFDF330BCFFFFFFFFFFFFFFFFFFC6296B4FFFFFFFFFFFFFFFFFFFBADEC1FFFFFFFFFFFFFFFFFFC3AD6C1FFFFFFFFFFFFFFFFFFE3D2E407FFFFFFFFFFFFFFFFFC6D6E107FFFFFFFFFFFFFFFFFA933E91FFFFFFFFFFFFFFFFFF8D328917FFFFFFFFFFFFFFFFFE3A0F307FFFFFFFFFFFFFFFFFE834620FFFFFFFFFFFFFFFFFFE535668FFFFFFFFFFFFFFFFFF91E9B287FFFFFFFFFFFFFFFFFE14B80F7BFFFFFFFFFFFFFFFFC6668845BFFFFFFFFFFFFFFFFB406A325BFFFFFFFFFFFFFFFF9DB7F071FFFFFFFFFFFFFFFFFBFC47063FFFFFFFFFFFFFFFFFD44573E0FFFFFFFFFFFFFFFFFCFE10C74FFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "FFFFFFFFFFFFF0D086377FFFFFFFFFFFFFFFFD6AE27F0AFFFFFFFFFFFFFFFFC9FDE33F3FFFFFFFFFFFFFFFFC7C8797DBFFFFFFFFFFFFFFFFC1FF3C595FFFFFFFFFFFFFFFFDDF6BECA2FFFFFFFFFFFFFFFFC73ED9C10FFFFFFFFFFFFFFFFEF7A50A1F5FFFFFFFFFFFFFFFFF3A58D7F7FFFFFFFFFFFFFFFFFFC074F97FFFFFFFFFFFFFFFFCBEB6AF03FFFFFFFFFFFFFFFFFFEC1742BFFFFFFFFFFFFFFFFFFF22E933FFFFFFFFFFFFFFFFFFFA842A9BFFFFFFFFFFFFFFFFFFF595099FFFFFFFFFFFFFFFFF7FF7041BFFFFFFFFFFFFFFFFFFFE830BBFFFFFFFFFFFFFFFFFFBA18BBFFFFFFFFFFFFFFFFFFF5F7A05FFFFFFFFFFFFFFFFFFFEF2A1DFCFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "FFFFF4ED89FCFFFFFFFFFFFFFFFFFFBF7D7FCFFFFFFFFFFFFFFFFFF7F9A3FFFFFFFFFFFFFFFFFFFFFFF3EFFFFFFFFFFFFFFFFFFFCFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "FFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFE9F5BFFFFFFFFFFFFFFFFFFFE680293FFFFFFFFFFFFFFFFFF9180712BFFFFFFFFFFFFFFFF80B741D18FFFFFFFFFFFFFFFF8617F95521FFFFFFFFFFFFFFE1340002F80FFFFFFFFFFFFFF84A000007181FFFFFFFFFFFFF4800000002657FFFFFFFFFFFEA400000001497FFFFFFFFFFFB2800000000087FFFFFFFFFFF470000000000211FFFFFFFFFFC400000000000C2BFFFFFFFFF0800000000000144FFFFFFFFD70000000000003313FFFFFFFCA0000000000000EA47FFFFFF8200007E00000000F0BFFFFFF480001F2A00000005F27FFFFF28000E813C0000000DC3FFFFF28001E005A0000000326FFFFF500";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "E04BFEFDFFFFFFFE907FFFFFFE0CFF3F7FFFFFFFF687FFFFFF80DFE6FFFFFFFFFFFC1FFFFFF877F9AFFFFFFFFFFF83FFFFFE08FF1FFFFFFFFFFFF01FFFFFE0DFDFFFFFFFFFFFFF90FFFFF81FF97FFFFFFFFFFFFF07FFFF87FEF7FFFFFFFFFFFFC8FFFFF8FFDAFFFFFFFFFFFFFF43FFFF09F1FFFFFFFFFFFFFFE03FFFE1BF77FFFFFFFFFFFFFFC1FFFC0FE6FFFFFFFFFFFFFFF03FFF817D7FFFFFFFFFFFFFFF61FFFC1FBFFFFFFFFFFFFFFFFC1FFF86F7FFFFFFFFFFFFF7FF80FFF87E7FFFFFFFFFFFFC1FFF1FFF89FDFFFFFFFFFFFFB2FFE0FFF09C3FFFFFFFFFFFF21FFD0FFF8B9FFFFFFFFFFFFF417FE0FFF8B17FFFFFFFFFFFF81FFE87FF8F7FFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "FD83FFF87FD0F7FFFFFFFFFFFFC05FFFC7F00A7FFFFFFFFFFFF91BFFF83F0069FFFFFFFFFFFFE17FFF83A080FFFFFFFFFFFFF43FFFE4303897FFFFFFFFFFFF027FFE8203033FFFFFFFFFFFFA2FFFEC607C53FFFFFFFFFFFF85FFFE001F823FFFFFFFFFFFF45FFF2C03F83FFFFFFFFFFFFEC6FFDC00FFC17FFFFFFFFFFFE84400400FFE1FFFFFFFFFFFFE80220003FFE1FFFFFFFFFFFFEC0000003FFC3FFFFFFFFFFFFEC0000003FF80FFFFFFFFFFFFEC1000001FF85FFFFFFFFFFFFF47083901FFC6FFFFFFFFFFFFFC5E05E80FF03FFFFFFFFFFE7FA2F040F07F8DFFFFFFFFFF83F027008083F89FFFFFFFFFF11F4380900C1F07FFFFFFFFFF3CFE14104041F0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "BFFFFFFFFFF7CF908300030F0BFFFFFFFFFF7CFC04106018F83FFFFFFFFFF7EFD86103018F83FFFFFFFFFF3EFF8230300C787FFFFFFFFFF1C7F4230080C301FFFFFFFFFFBCFF2630080C78DFFFFFFFFFFBC7FB010040C387FFFFFFFFFFBF7FC4300404184FFFFFFFFFFCE7FF60002061C7FFFFFFFFFFCF3FF80802061817FFFFFFFFFFF9FFF0801063C3FFFFFFFFFFC7CFFF0C01061E13FFFFFFFFFE3EFFF8201861F0DFFFFFFFFFE7F7FF0301867F8CFFFFFFFFFF3FBFE0180CC7F81FFFFFFFFFF8FDFF2040087F83FFFFFFFFFFC7D0F9070283FE0DFFFFFFFFFF7A07D818087FE04FFFFFFFFFFA0F3E60A187FF037FFFFFFFFFC5F9FE02887FF81DFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "FFBF9E400B8FFFE0CFFFFFFFFFFBF9C840187FFF00FFFFFFFFFFDFBA060007FFF009FFFFFFFFFCF3007E00FFFFC01FFFFFFFFFE0621FF81FFFFF015FFFFFFFFF0D01FFC1FFFFF80F7FFFFFFFFFF07FFF1FFFFF8035FFFFFFFFEE0FFFFFFFFFFF006BFFFFFFFA41FFFFFFFFFFFC00EFFFFFFEA03FFFFFFFFFFFE0084FFFFF1C07FFFFFFFFFFFFA01B8FFF26007FFFFFFFFFFFFE001F4F0F001FFFFFFFFFFFFFFA002409000FFFFFFFFFFFFFFFE000000007FFFFFFFFFFFFFFFFD8000001FFFFFFFFFFFFFFFFFF9000003FFFFFFFFFFFFFFFFFFFEE0F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 18;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFCFFFFEBFFFFFFFFFFFFFF7E3928FFF85BFFFFFFFFFFFFFFFD8C68B43BDFFFFFFFFFFFFFF7DFF4BCAFEFFFFFFFFFFFFFFFEEB6E8E110FFFFFFFFFFFFFFFEF001E4192FFFFFFFFFFFFFFF5ABF98AFE17FFFFFFFFFF7FFFAC0F0D2CDE7FFFFFFFFFFFFF678EFE9FBFFFFFFFFFFFFFFF3AF20B0A5FFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "C5F12031297FFFFFFFFFFFFFFF7D1EC7697FFFFFFFFFFFFFFF86EAE7F687FFFFFFFFFFFFFFFDF1DA2321AFFFFFFFFFFFFFFF5DF6E68F3CFFFFFFFFFFFFFEFFD104EFF7BFFFFFFFFFFFFFE31C5606CEFFFFFFFFFFFFFFFE3FDACFC37FFFFFFFFFFFFFFFF6E359FD65FFFFFFFFFFFFFFFFD5C5DFF5FFFFFFFFFFFFFFFFECC832FEBFFFFFFFFFFFFFFFFD2C2A2F90FFFFFFFFFFFFFFFFCFFA23FA9FFFFFFFFFFFFFFFFFD7F2FF69FFFFFFFFFFFFFFFFEDC528F4FDFFFFFFFFFFFFFFFB9264C6D79FFFFFFFFFFFFFFF8196DCF7F9FFFFFFFFFFFFFFF8549B0E7FFFFFFFFFFFFFFFFF9A6520F9FFFFFFFFFFFFFFFFFE9FE20E1BFFFFFFFFFFFFFFFF99E2E087BFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "FFFFFFFFFFFB5C4C3A1BFFFFFFFFFFFFFFFF9014C187FFFFFFFFFFFFFFFFFE93DD55FFFFFFFFFFFFFFFFFF815B4C9FFFFFFFFFFFFFFFFFF9CDAC00FFFFFFFFFFFFFFFFFFC5CBC0BFFFFFFFFFFFFFFFFFFABDA451FFFFFFFFFFFFFFFFFF810BD10FFFFFFFFFFFFFFFFFFB929D12FFFFFFFFFFFFFFFFFF9E2B338FFFFFFFFFFFFFFFFFF832BA71FFFFFFFFFFFFFFFFFFCEBB831FFFFFFFFFFFFFFFFFFCFBB821FFFFFFFFFFFFFFFFFFCEDB824FFFFFFFFFFFFFFFFFFC65D824FFFFFFFFFFFFFFFFFF84DB824FFFFFFFFFFFFFFFFFFB45B8A4FFFFFFFFFFFFFFFFFFA4538F2BFFFFFFFFFFFFFFFFFF993EB0BFFFFFFFFFFFFFFFFFBF93EB8BFFFFFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N18
cyclonev_lcell_comb \VGA_B~10 (
// Equation(s):
// \VGA_B~10_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66~portadataout )))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66~portadataout  & \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18~portadataout  
// & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42~portadataout  & 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90~portadataout 
//  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66~portadataout  & \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~10 .extended_lut = "off";
defparam \VGA_B~10 .lut_mask = 64'h0530F530053FF53F;
defparam \VGA_B~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 18;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138 .mem_init3 = "E1FFFFFFFFFFFFFE3F959DFCFC1FFFFFFFFFFFFFCFEF9B7C2D1FFFFFFFFFFFFFFDBCE7877EFFFFFFFFFFFFFFF52FDB6E93E42BFFFFFFFFFFFF3BFFEC2B93F1AFF7FFFFFFFFF67DFEE37FEFBF937FFFFFFFFFFF9FFE1C7FBD7E1FFFFFFFFFFEF9BE6E7023F3C2FFFFFFFFFFDE731BEFF8DFEFEFFFFFFFFFFBE60FF6DBBAF5C7BFFFFFFFFFAE5FD0D0C9A592AFFFFFFFFFF1FC7647F5F27BB0FFFFFFFFFF5C37A9BFDEAD9F303FFFFFFFFFEBA3C8DF4EC6E30F9FFFFFFF6D4B1E5E6E74EE90FFFFFFFFF38B3E57858FF23C83FFFFFFFF7F7DBFD79166FF1ABFFFFFFFFAEDDD1EAB5FC4E39FFFFFFFFFBE5FAC03B997EDBFFBFFFFFFF3B1EA511FDFFE4FFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138 .mem_init2 = "FFB9B87FC1E9D6E7FFFFFFFFFFFFA7175FF64E6BE1FFFFFFFFFFFF922A6F1FBDF507FFFFFFFFF9ADEC6802A51E5E3FFFFFFFFFFAB79B9CC19BDFFFFFFFFFFFFDBE789E0F5ABE9FFFFFFFFFFFFB91FCB476C69BFFFFFFFFFFFFFD4E4C9CEFFFDFFFFFFFFFFFFD169FECFE9FBFFFFFFFFFFFFFEA7B2AE7AB7FBFFFFFFFFFFF5B93A048ABBFFCEFFFFFFFFFFEFD0CF692D6F9DFFFFFFFFFFFEFBB3BEC4B164FFFFFFFFFFFFEBFAA975FF934FFFFFFFFFFFFFA7B488CAD9E25FFFFFFFFFFFF3E86CF4A0FF00FFFFFFFFFFFFFEBF6EE267EFBEFFFFFFFFFFFFFFD537D5CC526BFFFFFFFFF9CF5F77FF996157FFFFFFFFFFE4DB4AF5D77779FFFFFFFFFFFFF749F77F6";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138 .mem_init1 = "F5119EFFFFFFFFF7F721B3EFDC90E2CFFFFFFFFF3DCFA23DBBB36B0FFFFFFFFFFFF8FEDD87F4E555E7FFFFFFFFFFE57CEFBE2EB0527FFFFFFFFFFEBDBFFFAEAA6365FFFFFFFFFFFCDCBFDA13E18D7F0FFFFFFF9FD1EFEF2EF30CDBFFFFFFFFF8DF87AC180C01979FFFFFFFFFF7FBC8C79901BFBE7FFFFFFFFF7F09094449CDD46BFFFFFFFFFFF8234E7635BFE7BDE7FFFFFFFF68FB6E3C79A7BFF1FFFFFFFFFCC77AC3147D869E5BFFFFFFFF11A15175E6E288C2FFFFFFFFF811EEECE1D92371F7BFFFFFFFA827F9AD8E8A99403BFFFFFFFE9D23AFFF30CC3CC6FFFFFFFF7363BE18CF38E45FBDFFFFFFFA6922F3AF467A58BFFFFFFFFF723FD9CAB03D2ECBFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138 .mem_init0 = "FFFFFFFD48DB26D8B74616AFFFFFFFFFB8D96BA0DE6DD26CFFFFFFFFFB5801F4A1AF60BDEFFFFFFFFF9D1A80DDF6B667F7FFFFFFFFFBF5B25479C279EFFFFFFFFFFFD47CCA4228F05DFFFFFFFFFFFF94BF7CAF9985BFFFFFFFFFFFC387FD44F350EF3FFFFFFFFFFC0D4BFF346464F3FFFFFFFFFFF3C703842668D73FFFFFFFFFFE451CF71224AFEFFFFFFFFFFFD1AD813FB5C53FFFFFFFFFFFF9A1487E95E5B3FFFFFFFFFFFFFF100682EE765FFFFFFFFFFFFD889613A192EFFFFFFFFFFFFFFFCD1195827FFFFFFFFFFFFFFFE89E508667EFFFFFFFFFFFFFF71D9A3FC07FFFFFFFFFFFFFFFFAAEF442FFBFFFFFFFFFFFFFFFC87F1297EFFFFFFFFFFFFFFFFF3C";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 18;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = "66B57FFFFFFFFFFFFFFFFFB8143E0F7FFFFFFFFFFFFFFFFFFB7837FFFFFFFFFFFFFFFFFF47F621FFFFFFFFFFFFFFFFFFFFDFFFF3FFFFFFFFFFFFFFFFFFBC1FFC3EFFFFFFFFFFFFFFFFFFD6FFFFBFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFF85FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFA01FFFFFFFFFFFDFFFFFFFFFF801FFFFFFFFFFEBFD7FFFFFFFC05FFFFFFFFFFF3CB6CF9FFFFC07FFFFFFFFFFF72EEE0E6FFFC01FFFFFFFFFFE7667C0FD9FFC07FFFFFFFFFFC3275276DEFFC17FFFFFFFFFFC7E7DFFF73FF807FFFFFFFFFFC";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = "367FFFFF47382FFFFFFFFFFFE3FFFFFFFF1CEBFFFFFFFFFFFF5FFFFFFFFF797FFFFFFFFFFFF1FFFFFFFFF2FFFFFFFFFFFFFF8FFFFFFFFFB2FFFFFFFFFFFFFCBFFFFFFF96F7FFFFFFFFFFFFEFFFFFFFF1DA7FFFFFFFFFFFFDFFFFFFFBF697FFFFFFFFFFFFFFFFFFFE317EBFFFFFFFFFFFFFFFFFFFAF3FE5FFFFFFFFFFFFFFFFFFF7BFFE27FFFFFFFFFFFFFFFFFEC7FF21BFFFFFFFFFFFFFFFFFBBFFFC0BFFFFFFFFFFFFFFFFE2FFFFC03FFFFFFFFFFFFFFFFFCFFFFC01FFFFFFFFFFFFFFFF99FFFFC00FFFFFFFFFFFFF7FF37FFFF403FFFFFFFFFFFFE7FF6FFFFF203FFFFFFFFFFFFCFFECFFFFFA02FFFFFFFFFFFF0FFEDFFFFF902FFFFFFFFFFFE3FFD7FFFFFE";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = "03FFFFFFFFFFF03FCDFFFFFFF83FFFFFFFFCF407FE5FFFFFFE41FFFFFFFF0007FF3DFFFFFFF20FFFFFFFE8027FF7DFFFFFFFF3FFFFFFFFCF7FFF13FFFFFFFE0FFFFFFFFFFFFFCF7FFFFFFFF7FFFFFFFFFFFFFC4FFFFFFFFF9FFFFFFFFFFFFFFDFFFFFFFFFDFFFFFFFFFFFFDC3FFFFFFFFFFFFFFFFFFFFFF9E3FFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFC21FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF75FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 18;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = "DBF33F7FFFFFFFF7E1BEFBFFBFCF7AF07FFFFFFFF834FE3FFB4DFFFFC9FFFFFFDF2F0FEFDEFCEAFFFF8FFFFFFBE3FEFEFDE7CF9FFFFEFFFFFF9D7FF7E7FFFED7FD63F3FFFFFDAF7FAE7DEFCEFE3F8FDFFFFFFBF7F8E3DEFAFFFC02BCFFFFFB1FFB263FF03FFF0009FFFFFFF1FF3D73FFFBFFA8006FFFFFF33FFFFF5FFFDFFF600273FFFF37FF7F7EFFF3FFF88017FFFFF33FFBFFC7FEFFFFEA00FDFFFFF1FFFD7E4CCFFFFFC001DFFFFB9FFC57F3A5FF1AFE407EFFFFBBFFEFFFC07FC853EB00E7FFFD8F7FEFFFFFFB7E7FB42EFFFF9D77F3FFFFFF5FFDF98173FFFEEBBFFFFFFFEBFFE7C697BFFFEF064FF1A7FE7FFFF817FBFFFEF836FEA5BFC7BF9BC06BFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = "FFBFF03FB66FFDFFFE7E017FFFF9FFFFF1FFBFEFBCF5E06F9FFF7FFFFF3DFCFAFBBF1FFFFDFFEF86FFE3DFFBAFB9F1FFFFDFF9E3BBFC7FF8FEFBDF1FFFE3FF3C3CBFD7FE75CFFDEBFF917FFFAFFAFCFBEF1CFBEF78083FFEF5FFDFDFBDFDC7FFBB17FFFFDEBDFEBDFBFF9EBDFDFFFFFFFDEFDF43DFBDF1F5DF9E7FFFFFDC7FF69CFBE6DF8EFBFFFFFFFED7FDF1C7FF03FD02FFFFFFFFCDFBDFFEFDF8BFE597AFFFFFFEDFBDFFEBDFE7FFC1F1FFFFFFECFFFFBF1FFE7FFFFFFFFFFFFDC7FF71FAFF4FFFFFEFFFFFFFCC7FF0DFD1A1FF87FDFFFFFFFCE7DF97FF177FC52F3FFFFFFFF63DFFBFFC1FF805FDFFFFFFFE75FFFFFFFFFFDDD7CFFFFFFFF3AEF7FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = "F39F3DFFFFFFFF7D999FFC7FFC7BFBF7FFFFFFFBF72BFE50FFEFFFE67FFFFFFFDFC0FF81AFFAF7CDF7FFFFFFF7FFFFF4FD7FBFF9F7BFFFFFFC7FFFFE3FF7FDF7FF3BFFFFFFDF87FBC7FFBF5F77F37FFFFFFFC52FFDFFFE75F73F37FFFFFE7805FF8FFF0FDF7BEBFFFFFFDF1DD7FBF7EE3BFFAD73FFFFFCF3FF3FBFF9F3AF7E077FFFFF9C7BFBFDFFFEBEFFFF7FFFFFFBEFFFE7DFFFEBD7BFEEFFFFFFBAF7C9F9FFBE3E3FFBCFFFFFFBBFF9F7BF7DE3F0DDFFFFFFFF7DF7FF3AFFE6FFA8F79FFFFFFF5F77E3DFFFF7FEDDFFFFFFFFF5F73F3D7FFBFFFCFEFFFFFFFFDF79E3E3FF5F57FFBFFFFFFFBBFFA8FF0FF1CF2FD5FFFFFFFDAF7C07FB37FBFC7BFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = "BEFFFF77E06F7FFF7FFFFFFFFDD7BFCF3F87EFFFFFFFFFFFFFEE3DFBCD7FFCFFFFFFFFFFFFFFF4DDFFE3FE7FFFFFFFFFFFFFEF98B7BF884FFFFFFFFFFFFFFF3E55FBFFB7FFFFFFFFFFFFFFFBFC7EFFFFFFFFFFFFFFFFFFFFD7FFAFFFFFFFFFFFFFFFFFFFFF2FF5FFFFFFFFFFFFFFFFFFFFF978FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFC7B7FFFFFFFFFFFFFFFFFFFFF2098DFE7FFFFFFFFFFFFFF7FC7DFCFFE7FFFFFFFFFFFFFCBEDF81EEFF7FFFFFFFFFFFFFCBAF77F7CBDE3FFFFFFFFFFFFF721BFFD59C";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 18;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186 .mem_init3 = "45A7919EFF7FFE0F36F35705973A72D9EFE7FFC1E3E7AC1EBCF8878D9EFEBFF83CAD59B0D27AF92CC9EFEBFF0785C485E78FFFD3CD9A7E3FE0F0F91F12C3FFFB1E59BFF1FC1E1BA4814BFFFF97C59FFF1F83C3FA6A0AC7FFFA0099DFF7F0781EAA0ED2FFFFF43190FFBE0F02CA97DD5FFFF08C93EFF5C1E03CAB98D7FFFFDF1B36FF983C159A8C33FFFFED8733FFFC078279A8717FFFFDF03361FF80F06F32DBDFFFFFA2A5279FFF1E0EF2656BFFFFF623D67FFFB7C1FE6AAFFFFFFF9B36CC7FFDF83FE44497FFFFD41B6CF7FFC707DE4D657FFFF9700FDB7FFF60F3CC9A27FFFF57AD49FFFFE01E7CD402FFFFF96D1136FFFEC3C3C90327FFFE8BCB43FFFFEC";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186 .mem_init2 = "787C98ACBFFFF014066DFFFF1F0D99F6F7FFF8F31527FFFFFFE079B4B33FFF7A0364CBFFFFEC179B172FFFFCE6B2DDBFFFF80379B2585FFC555701EFFFFFC87F9B2021FFCFC92933FFFFFF8FF9BC059FFC86C926EFFFFFC7EB9B5795FF048724FFFFFFFF7CB9922FDFF86C9C4F7FFFFFFD8B99BC59FC7F1801BBFFFFFF20B99984BFF83330B27FFFFFFD1B998323F288B0626FFFFFFFC1B8CC227476CA7CCDFFFFFFFEFB8CCC8D8BE62E197FFFFFFFC7FCC673579C350F2FFFFFFFFEEDC67212F15646E6FFFFFFFFF6DC73894A43BF8FDFFFFFFFFF75E31C1C740E6B37FFFFFFFFFE6E18F46A2FADEC7FFFFFFFFFC2F1C37032070EDFFFFFFFFFFF8F8F0FFF4D";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186 .mem_init1 = "873FFFFFFFFFFFF37C3C105070F5FFFFFFFFFFFF8BE1F800F879BFFFFFFFFFFFF9DF87F9FC1E2BFFFFFFFFFFFFF6F807FC07ABFFFFFFFFFFFFFFE7E80003EB3FFFFFFFFFFFFFFFDF9806F8C7FFFFFFFFFFFFFFD67FFFFDE7FFFFFFFFFFFFFFFE79FFFCDE7FFFFFFFFFFFFFFFFFC8015E7FFFFFFFFFFFFFFFFFF1C63DFFFFFFFFFFFFFFFFFFFFCB0CAFFFFFFFFFFFFFFFFFFFFF7FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFF27FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186 .mem_init0 = "FFFFFFFFFFFFFF03F7BFFFFFFFFFFFFFFFFFFFEF7F77FFFFFFFFFFFFFFFFFFFFFD73BFFFFFFFFFFFFFFFFFFFBFFBBFFFFFFFFFFFFFFFFFFFFFCFFBFFFFFFFFFFFFFFFFFFFF7F3CB7FFFFFFFFFFFFFFFFFFFE7DCB7FFFFFFFFFFFFFFFFFFDCFDE77FFFFFFFFFFFFFFFFFFFDFE7FFFFFFFFFFFFFFFFFFFFDCFE7EFFFFFFFFFFFFFFFFFFFFDFF7EFFFFFFFFFFFFFFFF8FFDEFE7EFFFFFFFFFFFFFFFEAEFF7FEFBFFFFFFFFFFFFFFFEFFFB765F5FFFFFFFFFFFFFFE7FFF93BFEFFFFFFFFFFFFFFFC7C67CBFFE7FFFFFFFFFFFFFFCF20DE2FFEFFFFFFFFFFFAC2FBE1E5F5CFEFFFFFFFFFFF57173C77EF74FBFFFFFFFFFFEFFF73CF7F79F7BFFFFFFFFFFFFFFEF1FFF";
// synopsys translate_on

// Location: LABCELL_X45_Y30_N9
cyclonev_lcell_comb \VGA_B~9 (
// Equation(s):
// \VGA_B~9_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162~portadataout  
// & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138~portadataout )))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138~portadataout )))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138~portadataout )))) ) ) 
// )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a138~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a186~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~9 .extended_lut = "off";
defparam \VGA_B~9 .lut_mask = 64'h0C443F440C773F77;
defparam \VGA_B~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330 .port_a_first_bit_number = 18;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330 .mem_init3 = "26FFFF73BBFFA2E119A87F3E44FFFFEE677FE0DCA2C29FF7409AFFDDCEEFFE1B8DFCFFFFEC936FFBB9DDFFC3721FEFFFF9E26EFF773BBFFCEE00E3F7FF3E4CAFEEE677FFADD30FAFFFF7F9BBFFDCCEFFFFBB84FBFFFFFCB67FBBBDDFFF6774DF1FFFFFA6ED7773BBFFF06E02F9FFFFFE3D8FEE677FFFADC1BFFFFFF7E5B3FDCCEFFFE3BE3DF9FFFFFE465FB9DDFFFF37A79FE7FFFFF7C8373BBFFFC2EDEDFCFFFFFFC91AE677FFFFD94C1FFFFFFFF622FCCEFFFFE7C093FFBFFFFFDC45BDDFFFFE511A9FEFFFFFFF88D3BBFFFEBDABEAFEFFFFFFB915777FFFF33BA645F3FFFFFEE23EEFFFFF7F5A2B7F7FFFFFDC40DDFFFFCDFFECFA73FFEFF9881BBBFFFF06";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330 .mem_init2 = "EE17F6EFFCFFF300F7FFFFF3DCBD7F53FFBFFF380CFFFFFFFB9BBFFEFFF7FFFF407FFFFFF773C6FFFFFEEFFF9C07FFFFFEEE78FFFFFFDCFFE5109FFFFFDDCEF9FFFFFB9FFCF3917FFFFBB9DDBFFFFF73FF99F62DFFFF773B97FFFFEE6FF33CA47FFFEEE77FFFFFFDCCFEE64288FFFDDCEE2FFFFFB99FDCCF8F39FFBB9DB9FFFFF733F999DACAFFF773B77FFFFEE66F333B5E49BEEE6F2FFFFFDCCCE6677F3826FDCF59FFFFFB99DCCCEFFD521FFFFEFFFFFF7333B99DFFF91F8216DFFFFFEE667333BFFFED0BF0C7FFFFFDCCCF6677FFFFD901DBFFFFFFB999FCCEFFFFFFF3FFBFFFFFF733BF99DFFFFFF7FF3FFFFFFEE677F33BFFFFFEE6677FFFFFDCCCFF67";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330 .mem_init1 = "7FFFFFFCCCEFFFFFFB999FFCEFFFFFFF999FFFFFFF7333FF9DFFFFFFF333FFFFFFEE677FF3BFFFFFFE667FFFFFFDCCEFFF77FFFFFDCCCEFFFFFFB99DFFFFFFFFFF9999FFFFFFF3333FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFC20FFFFFFFFFFFFFFFFFFFFFF10035FFFFFFFFFFFFFFFFFFFA851423FFFFFFFFFFFFFFFFFE4DFFF85FFFFFFFFFFFFFFFFFD1FFFFE27FFFFFFFFFFFFFFFF4BFFFFF87FFFFFFFFFFFFFFFC1FFFFFFE7FFFFFFFFFFFFFFF0BFFFFFFFBFFFFFFFFFFFFFFE0FFFFFFFF9FFFFFFFFFFFFFFF5EF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330 .mem_init0 = "FFFFFFEBFFFFFFFFFFFFF0FA7FFFFFFF3FFFFFFFFFFFFE9EEF8001FFF5FFFFFFFFFFFFC5F507FFE3FF8FFFFFFFFFFFFE7FC3FFFFCFFCFFFFFFFFFFFF4FF9FFFFFF7F87FFFFFFFFFFEBFC7FFFFFF9FC3FFFFFFFFFFC7F9FFE03FFEFF7FFFFFFFFFF87E7FE3FE3FF7F1FFFFFFFFFF8F9FF2000EFFBFFFFFFFFFFFD9F3FD00001BFDFBFFFFFFFFFE7EFE8000085FCF9FFFFFFFFE5F9FC0000182FEFAFFFFFFFF91F3F4007F1B87F7FFFFFFFFF07EFF007706283F7AFFFFFFFF9FDF8037EFCFC5FBCFFFFFFFE7FBF809FC7FE63FBDFFFFFFFC7F7F02FFF2FFA0FD9FFFFFFF0FEF807FFF67E0DFD9FFFFFFF1FDF017FE057FAC7DCFFFFFFD3FBE01FE3FA9FAAFECFFF";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354 .port_a_first_bit_number = 18;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FE6667FFFFFFCCCEFFFFFF999DCCCEFFFFFFB999FFFFFFF733F999FFFFFFF733BFFFFFFEE67F333FFFFFFEE677FFFFFFDCCFE667FFFFFFDCCEFFFFFFF999DCCCFFFFFFFB99DFFFFFFF333B999DFFFFFF733BFFFFFFE6677333BFFFFFF7E67FFFFFFDCCEF667FFFFFFF5BFFFFFFFFB99DFCCFFFFFDF910CBFFFFFF333BF99FFFFFE007B0CFFFFFE6677F33FFFFFD5B1242DFFFFCCCEFF67FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354 .mem_init1 = "FFFC06BFF2EFFFF999DFFCEFFFF3B209DDF1DFFF733BFF9FFFFDE9973BBFE6FFE6677FF3BFFFFE92677FFFF7FDCCEFFF7FFFEAE2ACEEFFFDDFB99DFFFFFFFF045D9DDFFFBDF333BFFFDFFF888AF3BBFFFF2EE677FFF3FFF7116E777FFFF9FCCEFFFF7FFF2A24CEFFFFFFF399DFFFFFFFE044B9DFFFFFFD7337FFFFFFF988B7BBBFFFFE89E7D7FFFFFF4114E777FF7FDBD4E83FFFFFF2A2ACEFFFCF7FE35FBDFFFFFF04479DFFFDFBFECFB77FFFFFB889B3BBFFFD1EACFEF3FFFFFF9126777FFE703F635FBFFFFFE623CEFFFFC87FF10BE7FFFFF9C419DFFFFF2189A37E7FFEFFE8853BBFFFFA638EAFFFFFCFFF902777FFFFC4DCD1FFFFFBFF620CEFFFFFFDF9";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354 .mem_init0 = "111FBFFFFFF8409DFFFFFF733E3DFF7FFEFE7803BBFFFFFE56348FBFFDCFE500777FFFFDD2CD1BFBFFF9FF600EFFFFFFBBC99AFFFFF73FFA019FFFFFFF7EB2D9F3FFE6FA001BBFFFFFEEB7782E3FFCCFCA0177FFFFDDCD2E68FBFF99FDE01FFFFFFBB9E1DA1F7FF33FE801DFFFFFF7351BCDFFFE66F4C063FFFFFEE663778FFCFCCEE80AFFFFFDDDEFEEC5C7FA99DE812FFFFFBB9DDFDABBF9C73BC821FFFFFF73BB4F17590C67F6046FFFFFEE7779B440D242FE648BFFFFDDCEEFD1D02717FFCCD13FFFFBB9DDDF90BC497FB9EE20FFFFF73BBFFFF7661BBF34046FFFFEE677FF456ECD4AF6448AFFFDDCEEFFFB29D9E73FCE512FFFBBBDDFF61F2F3C27F9CE";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306 .port_a_first_bit_number = 18;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306 .mem_init3 = "FFF8FF7E03F90030F863E9FFFFFF8FEFC1FE80014FFF7E8FFFFFFCFDF83FA0000BFF23E8FFFFFE1FBE07F0000043ED3EDFFFFFF7F3C07F007F017FD9FBFFFFFF3F7C0F80318403FEBFFFFFFF87EF83F00BFF901FC3FBFFFFFDFDF07F02FFFE80FD1F9FFFFFCF9F0FE03FFFF41F99FBFFFFF9FBE0FC17FFFF807F9F5FFFFF9F7C1F83FE03FE07C1F3FFFFF7E783E07F90CFC0FC1D3FFFFD3EF07E07E8017F07C1E3FFFFCFFF07C0FA000FE07C1A7FFFFE7EE0F83F00003F07C17FFFFF8FAE0F87F00001F07C0EFFFFF9FA81F07E03E01F07C0DFFFFFFFA83E0FC0BD81F07CFFFFFFF3E403E0F02FF01F07F67FFFFE1EE07C1F03FFC1F07C9FFFFFEFEF1F83E07F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306 .mem_init2 = "F81F072FFFFFFF7DE0783C0FFFC1F0637FFFFFE7DE2F0783F8FC1F0C1FFFFFFF7BE3F0F83E07C1F003FFFFFFC7BC1E0F07E07C1E007FFFFFFE77C3E0F0FC07C1E08FFFFFFFCF783C1E0F807C1E15FFFFFFFC7787C1E0F007C3E23FFFFFFFAEF87C3E1F087C3E37FFFFFFFFEF8783E1E00783CEFFFFFFFFAEF0F83C1F00F83C2FFFFFFFF8DF0F83C3E01F0F9FFFFFFFFF9DE0F07C3E01F05A9FFFFFFFF9DE3F87C3F8BE0987FFFFFFFFDDE1B0783F0FC00F7FFFFFFFFABE0E0783FFFC18D7FFFFFFFFEBE1A0F81FFF877AFFFFFFFFFFBE1F0781FFF07B6FFFFFFFFFAFC1F0FC17F80FD9FFFFFFFFFCFC1EA7C09D80FBBFFFFFFFFFCFC1F2FE03E01F03FFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306 .mem_init1 = "FD7C1F27C00003E5FFFFFFFFFFE7C1F07F0001FCFFFFFFFFFFFE5C0F03E8001FC1FFFFFFFFFFF3C0907F400BF97FFFFFFFFFFFBC2703F9FCFF39FFFFFFFFFFF242B83FE07FC7BFFFFFFFFFFFD81F12FFFFF007FFFFFFFFFFFDE1FAA7FFFD0BFFFFFFFFFFFFEE0FA0BFFF415FFFFFFFFFFFFF75F95FFFD80FFFFFFFFFFFFFFDDFCEC80C0CBFFFFFFFFFFFFFC1FC117E00DFFFFFFFFFFFFFFF21E820003DFFFFFFFFFFFFFFFDA34100017FFFFFFFFFFFFFFFFE220000EFFFFFFFFFFFFFFFFFB8C00073FFFFFFFFFFFFFFFFFF23A13BFFFFFFFFFFFFFFFFFFFF41F97FFFFFFFFFFFFFFFFFFFFCBF67FFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFDFFE7FFF";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258 .port_a_first_bit_number = 18;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258 .mem_init2 = "FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFE35FFFFFFFFFFFFFFFFFFFFFFE7BFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFEFE7FFFFFFFFFFFFFFFFFFFFFC7EFFFFFFFFFFFFFFFFFFFFFFE7E3FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF7F7FFFFFFFFFF2C012FFFFFFEFF3FFFFFFFFC00FFF02FFFFFFFFDFFFFFFFE8FFFFFFCFFFFFE7FBFFFFFFF8FFFFFFFF8FFFFF7F9FFFFFFA7FF80003FE5FFFF7F9FFFFFF3FF0920263FCFFFF7FBFFFFFDFF01FFFFF47E7FFF7F9FFFFFCF97FFFFFFF1FBFFF7FBFFFFFEE1FFFFFFFFC7E7FE7F1FFFFFF0FFFFFFFFFFBF7FE7F7FFFFFF3FFFFFFFFFFAF9FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258 .mem_init1 = "FFBFFFFFFFFFFFFFFFFFF7DFEFEFFFFFFFFFFFFFFFFFFFDEFFFEFFFFFFFFFFFFFFFFFFFEF7E7CFFFFFFFFFFFFFFFFFFFE79E7EFFFFFFFFFFFFFFFFFFFFBDEE3FFFFFFFFFFFFFFFFFFFFDBF0FFFFFFFFFFFFFFFFFFFFFC1C7FFFFFFFFFFFFFFFFFFFFFEFDFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFF9CFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFEFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFEFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258 .mem_init0 = "FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFFFFFFFFFFFFF3FFFFE7FFFFFFFFFFFFFFFFFF7FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF3FFFFF7FFFFFFFFFFFFFFFFFF3FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF9FFFFEFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF7FFFFFFFFFFFFFFFFFFEFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF3FFFBFFFFFFFFFFFFFFFFFFFF3FFF9FFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y38_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_bit_number = 18;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210 .mem_init3 = "BFFEFFFFFFFF9FFFFFFFFFE7FDFFDFFFFFFFFE7FFFFFFFFEFF3FFDDFFFFFFFF9FFFFFFFE3FF7FFDDFFFFFFFFFBFFFFFFFFFEFFFFFFFFFFFFFFEFFFFFDFFFFFFF3CFFFFFFFFFFF6FF97FFFFFFFFCFFFFFFFFFFFFDFFFFFFDFFE7BFFFFFFFFFFFFFFFFFFFDFFCFFFFFFFFFFFFFFFFFFFFF9FFDF9FFFFFFFFFFFFFFFFFFFBFFBFBFFFFFFFFFFFFFFFFFFFFFE7F7FFFFFFFFFFFFFFFFFFF7F8FE7FFFFFFFFFFFFFFFFFFF3E5FCFFFFFFFFFFFFFFFFFFFF3E7F8FFFFFFFFFFFFFFFFFFFFF9FF5FFFFFFFFFFFFFFFFFFFE67FF3FFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF7FCBFFFFFFFFFFFFFFFFFFFFE7F7FFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210 .mem_init2 = "FFFFFFFFFFFE7D7FFFFFFFFFFFFFFFFFFFFFF74FFFFFFFFFFFFFFFFFFFFFFE77FFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9955FFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210 .mem_init1 = "FFFFFFFFFFFFFFFF5CFF7FFFFFFFFFFFFFFFFFFFDA03805AFFFFFFFFFFFFFFFFE611FF18B7FFFFFFFFFFFFFFF017FFFFEFC7FFFFFFFFFFFFFF4BFFFFFF21FFFFFFFFFFFFFFD2FFFFFFE1A97FFFFFFFFFFFFCBFFFFFFC1D79FFFFFFFFFFFE8FFFFFFF83C32FFFFFFFFFFF87FFFFFFF07878FFFFFFFFFFF07FFFFFFE0F072CFFFFFFFFFEBFFFFFFFC1E0F0EFFFFFFFFFE7FFFFFFF83C1E1E1FFFFFFFF87FFFFFFF0783C1E2FFFFFFFE8FFFFFFFE0F0783C2FFFFFFFE9FFFFFFFC1E0F078BBFFFFFFE3FFFFFFF83C1E0F07AFFFFFFCFFFFFFFF0783C0C1E67FFFFF8FFFFFFFE0F07E9FFF0FFFFFFCFFFFFFFC1E0F5F80FE1FFFFEBFFFFFFF83C1FE01E07AFFFFFBF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210 .mem_init0 = "FFFFFF078070FFFF0BFFFFE3FFFFFFE0F038FFFFFE4FFFFF7FFFFFFC1E0E3FDFF7FB7FFFCFFFFFFF83C58FD0002FCDFFFAFFFFFFF078E3E810607FFFFFFFFFFFFE0F7DFC3FFFC0ECFFF8FFFFFFC1EF3E1FC05F0F27FFCFFFFFF83E6F8780003C3FFFF9FFFFFF07D9F6C877C0E1DBFFFFFFFFE0FF7893C92CC70CFFF9FFFFFC1F6F5ACBD262186BFF1FFFFF83FDEC42CB0CB7C69FEBFFFFF07F39AAE17541DE7FFEBFFFFE0FE6794193B59863DFE3FFFFC1FDC59A87AE2F2335FE7FFFF83EBDBDBD91DBC3319FE7FFFF07FF1311E4E8B2B31EFE7FFFE0FB7E5B0CB57C3999BFF7FFFC1E6ECA6163BA3D999AFE7FFF83D5B99E16180D8519EFF7FFF07BB91D10DC";
// synopsys translate_on

// Location: M10K_X41_Y52_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282 .port_a_first_bit_number = 18;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282 .mem_init3 = "FFFFFFFFFFFFFFFFE0FFFBFFFFFFFFFFFFFFFFFFFF93FFFFFFFFFFFFFFFFFFFFFFFF9FF1FFFFFFFFFFFFFFFFFFFFC1FF7FFFFFFFFFFFFFFFFFFFFD4FFDFFFFFFFF60018FFFFFFFAB7FCFFFFFFF415DA807FFFFF8BFFAFFFFFF80076CE02FFFFFED7FF3FFFFF0001BB8805FFFFA5BFF3EFFF80000FFA000FFFFC13FB1FFFF08001FFC0003FFFE7BFDDC7FC6C00576FC007FFFE5BFD7D7F9B7011C7B70153FF87FF55F7F8DD407109D4071FFC7BF57CFF0071FD40471DD47FC79F9DA7F811CB70015CB703F45FF15F7F005FF40007FFC01FC7FE1EF7F003FF80003FE800FC5DE86B3F004EEA0004EEA00785DD04B3F01DB38801FA3800601DF3CABF0576AE4076E";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282 .mem_init2 = "AEC010FB83C5FF15C82BF15F83B71303DC2D1BFC7100FD47100DD450BD45DFFF7D400277D400071D1F901D2FFFF00013FF00013F937E0BB77FFE0000BFE0000BF92FC0BBDFF9F8002BBB8002BBD7F21FE7FFB6E008E2EA008E0D9FBA77BFF93A81BA8388038A43FE4F08FF08E276E08E076E087FFBE42FF02BB5F802BBDB807FFFFE007F00EF70000ED72003F4FFD801B003A000003A80003FB3FCFFF9FFDFEBFFF8FEBFFFFB9FE0007FF7FF3FFF3F79FFFFB57FFFF3FDB8DE7FDBCDE7FDFD9BFFF1FFCE7BFDFEF79EDFE7E0DFFD7FE7BFE7B739FF7BF63EC4FFBFFDFDFFCEDEDFFCE5F9F427FBFFFE7FFFBBF7FFDBBF7F01FDFFFF9FFFF7F9FFFF7FF2FC0BBC";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282 .mem_init1 = "FFFEFFFFBFEFFFFFF937E0BB77F7DBFFC77DFFFE75F1FA01D2FFA77FF3DA73FF3DB70BD45DFFFFDCFDFCFDC7DFEE903D42D1BFFB79EF7FBF96F7FF0FB83C5FFFE7F39FFE7B39FFB01DF3CABFFF9FEDFFFCFEFFFE85DD05B3FFFCFF7FFFCFF7FFFC5DE87A3FFFBFF3FFFBFF3FFFC7FE1EF7F7FDCFEFFFDEFEFFF45FF15F7F7E733DBFE733DBFFC79F1DA7FFBDBE77FBDFE76FFC7BF57EFFEFEFFDCCFEFFD1FF87FF55F7FC73FFB7AF3FFB7FFE5BFD7D7FF1FFFEFFCFFFDFFFE7BFDDC7FFBFFFF3FDFFF7FFFC13FB1FFFFEFFFE7FBFF9FFFFA5BFF3EFFFFBFFBFCE7CFFFFFED7FF3FFFFFF3FDE582FFFFFF8B7FAFFFFFFFF003E6FFFFFFFAB7FC7FFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282 .mem_init0 = "FFFFFFD4FFDFFFFFFFFFFFFFFFFFFFFC1FF7FFFFFFFFFFFFFFFFFFFFF9FF1FFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFE1FFFBFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_bit_number = 18;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFBFFF3FFFFFFFFFFFFFFFFFFFFDFFF7FFFFFFFFFFFFFFFFFFFFDFFF7FFFFFFFFFFFFFFFFFFFFDFFDFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF3F3FFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFDF7FFFFFFFFFFFFFFFFFFFFFFBCFFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF3FFFFFFFFFFFFFFFFFFFF6001EFFFFFFFFFFFFFFFFFFFDA000F7FFFFFFFFFFFFFFFFFFB9FC2FBFFFFFFFFFFFFFFFFFF7E026FEFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234 .mem_init0 = "FFFFFFFFFFFFFDFBFE37F7FFFFFFFFFFFFFFFFFFBF1FFF3FFFFFFFFFFFFFFFF3FFF0FFFFFFFFFFFFFFFFFFFFFFFF1FFFDFFFFFFFFFFFFFFFFFFFDFFFBEFFFFFFFFFFFFFFFCF7FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFDFF4FFFF7FFFFFFFFFFFFFFFFBFF9FFFFFFFFFFFFFFFFFFFFFFFC5FFFFDFFFFFFFFFFFFFFFE7F0BFFFFFFBFFFFFFFFFFFF7EFFB9FFFFFFBFFFFFFFFFFFF7FFBEEFFFFF7FFFFFFFFFFFFFFBFFEEFFFFF3F3FFFFFFFFFF3F3F7EFFFFFF9FFFFFFFFFFFFFEFFFECFFFFFCFF3FFFFFFFFFFDFFFFCFFFFFE7FFFFFFFFFEFFBF7FFFFFFFFFFFFB7FFFFB7FFBF7FEFFFFFFFDFFFACFCDFFFFFDFFCFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N54
cyclonev_lcell_comb \VGA_B~8 (
// Equation(s):
// \VGA_B~8_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282~portadataout ))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234~portadataout  
// & ( (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210~portadataout ) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282~portadataout ))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210~portadataout ) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a258~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a210~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a282~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a234~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~8 .extended_lut = "off";
defparam \VGA_B~8 .lut_mask = 64'h0A0A22775F5F2277;
defparam \VGA_B~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N30
cyclonev_lcell_comb \VGA_B~52 (
// Equation(s):
// \VGA_B~52_combout  = ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (((\VGA_B~8_combout ))) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306~portadataout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330~portadataout ))))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354~portadataout  & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))))) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a330~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a354~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a306~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(!\VGA_B~8_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~52 .extended_lut = "on";
defparam \VGA_B~52 .lut_mask = 64'h0F0F03CF0F0F4444;
defparam \VGA_B~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N42
cyclonev_lcell_comb \VGA_B~11 (
// Equation(s):
// \VGA_B~11_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \VGA_B~52_combout  ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \VGA_B~52_combout  ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a 
// [2] & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \VGA_B~9_combout  ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \VGA_B~10_combout  ) ) )

	.dataa(gnd),
	.datab(!\VGA_B~10_combout ),
	.datac(!\VGA_B~9_combout ),
	.datad(!\VGA_B~52_combout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~11 .extended_lut = "off";
defparam \VGA_B~11 .lut_mask = 64'h33330F0F00FF00FF;
defparam \VGA_B~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N43
dffeas \VGA_B[2]~reg0 (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_B~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_G[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[2]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "F07FFF400000000040FFFFFFFC05FFD8000000000083FFFFFF81FFFF0000000000081FFFFFF82FFF40000000000043FFFFFF0DFFC00000000000040FFFFFE07FE000000000000030FFFFF82FFE8000000000000107FFFF03FF00000000000000087FFFF03FE40000000000000007FFFF0BFF00000000000000043FFFC0FFC00000000000000041FFFE1FF000000000000000061FFFC2FE800000000000000063FFFC3FE000000000000000020FFF85FC000000000000000031FFF87F8000000000000140031FFF03E8000000000000120010FFF8FF80000000000006200187FF83E00000000000004300087FF03E0000000000000020010FFF87C00000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "010200087FB878000000000000300000C3F00B800000000000021800007F083400000000000000800047E10F00000000000006200000743020000000000000400000C307828000000000000030000C407818000000000000460000801FC28000000000000C60000807F820000000000000C7003780FFC38000000000000C540B402FFE10000000000000806D0007FFE00000000000000C0000007FFC00000000000000C0000003FF830000000000000C0000007FFC60000000000000C3F83600FF82000000000000006103E407F84000000000000003109FE03F0C000000000000040209FE83F0800000000003C062301FF81F8C00000000003C000A10FFC1F0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "C00000000003C020C007FE0F8400000000003C0304203FE0F8C00000000003C0104001FF870C00000000003C0006001FF878400000000003E0000000FF878000000000001C0060000FFC30C00000000003E00142007F878000000000001E00140007FC78000000000001E00000003FC3C000000000001F00020003FC1C300000000001F00030001FC3E000000000000FC0010801FC1C1800000000007C0018401FC3F0400000000003E000C201FC1F0600000000003F000C100F83F0600000000000F8000080787F8100000000000780020407C3FE080000000000700010103C7FF0A0000000000106008083C7FF85000000000000F00402183FF81000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "001F8080090FFFC0E00000000001F8000000FFFE0000000000000F020F000FFFF80C00000000006040FA00FFFFC0E000000000000A1FF80FFFFF0100000000000103FFD1FFFFF0040000000000107FFF3FFFFFE040000000000607FFFFFFFFFE00D00000000001FFFFFFFFFFFC0140000000001FFFFFFFFFFFF0078000002A03FFFFFFFFFFFFC02300001681FFFFFFFFFFFFFE001E70E7401FFFFFFFFFFFFFFC003E04400FFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFFD8000001FFFFFFFFFFFFFFFFFFA000007FFFFFFFFFFFFFFFFFFFD20CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 19;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "FA9BD8D7FFFFFFFB8FFFFE1FFF6519519FFFFFFFEC9FFFCDFFEC56F6067FFFFFFF16FFFAFFFCBBFEAE23FFFFFFFD9FFFEBFF94FFFF541FFFFFFFF07FFF3FF847FFFC86FFFFFFFF2FFFD7FF203C1FFC27FFFFFFF93FF17FF941E7BFD8BFFFFFFFD3FF07FEC00006FEC7FFFFFFFE2FF67FEB80000DFCDFFFFFFFE5FFF7FE0000007F37FFFFFFFF07FE7FF80000013A5FFFFFFFF5FF3FFD8000000DC4FFFFFFFF2FB2FFCB0000005BCFFFFFFFF27C2FFCB0000005BCFFFFFFFF27C3FFD80000000C4FFFFFFFF2FBE7FF80000001A5FFFFFFFF5FFF7FE0000000037FFFFFFFF07F67FEB8000000CDFFFFFFFE5FF07FEC0000000C7FFFFFFFE2FF17FF940000038BFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "FFFFFD3FFD7FF2000000027FFFFFFF93FFF3FF840000186FFFFFFFF2FFFEBFF948000141FFFFFFFF07FFAFFFCB8001623FFFFFFFD9FFFCDFFEC580A067FFFFFFF16FFFE1FFF657B519FFFFFFFEC9FFFF4FFFA9BD8D7FFFFFFFB8FFFFE8FFFCA0064FFFFFFFE45FFFFEA7FFF17E17FFFFFFFB41FFFFF13FFFC953FFFFFFFD917FFFFFCFFFFFFFFFFFFFFE687FFFFFFADFFFFFFFFFFFFF9E47FFFFFFE6FFFFFFFFFFFFE50DFFFFFFFFB7FFFFFFFFFFF0CDFFFFFFFFF5BFFFFFFFFFFC613FFFFFFFFF4DFFFFFFFFFF195FFFFFFFFFFB7FFFFFFFFFC677FFFFFFFFFFEB3FFFFFFFF59FFFFFFFFFFFFF06FFFFFFF927FFFFFFFFFFFFFE6BFFFFFEE9BFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "C9E7FFFE247FFFFFFFFFFFFFFFE5C7F82B21FFFFFFFFFFFFFFFB8EEEEB14FFFFFFFFFFFFFFFFE91FFF1AFFFFFFFFFFFFFFFFFFD58033FFFFFFFFFFFFFFFFFFFF93FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD60EFFFFFFFFFFFFFFFFFFFFA000007FFFFFFFFFFFFFFFFFD80000017FFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFC0011FF000FFFFFFFFFFFFFFE00011F89801FFFFFFFFFFFFFC012FFFFEB81FFFFFFFFFFFFF00D7FFFFFD403FFFFFFFFFFFC02BFFFFFFFA01FFFFFFFFFFE007FFFFFFFFF41FFFFFFFFFFE03FFFFD98337807FFFFFFFFF00BFFFC660086F07FFFFFFFFF00FFFFA000001C83FFFFFFFFC07FFFD80000006A0FFFFFFFF813FFDA00000001E0FFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y45_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 19;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFE5FFFFFFFFFFFFFFFFFA0D3FFD5FFFFFFFFFFFFFFFFFA7BA45BDFFFFFFFFFFFFFFFFD008D7246FFFFFFFFFFFFFFFE47F197FA6FFFFFFFFFFFFFFFDDCFE790BDFFFFFFFFFFFFFFF7FBFE12DE1FFFFFFFFFFFFFFF438FF1B4FFBFFFFFFFFFFFFFC47EFF0F5FFFFFFFFFFFFFFFF84FFFF3E7FFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "FFD3FFFE33FFFFFFFFFFFFFFFEF43FFF8AFFFFFFFFFFFFFFFFFF1EFFF86FFFFFFFFFFFFFFFFFCF3BE3C0FFFFFFFFFFFFFFFFFA81FEF01FFFFFFFFFFFFFFFF9933CF00BFFFFFFFFFFFFFFFFF671C7307FFFFFFFFFFFFFFF0F763FF7AFFFFFFFFFFFFFFFE5F2C7FF4BFFFFFFFFFFFFFFFECEAC3FF1BFFFFFFFFFFFFFFFE1CD8EFE77FFFFFFFFFFFFFFFF3959EF88FFFFFFFFFFFFFFFFFFD51FF91FFFFFFFFFFFFFFFFCF651FF13FFFFFFFFFFFFFFFFEF2B18F3FFFFFFFFFFFFFFFFFFFD23C76FFFFFFFFFFFFFFFFFFC323CF97FFFFFFFFFFFFFFFFF12470E8FFFFFFFFFFFFFFFFFE9ACE0E0FFFFFFFFFFFFFFFFFA0ADE0F3FFFFFFFFFFFFFFFFFBDB1E097FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "FFFFFFFFFFF9093C397FFFFFFFFFFFFFFFFFC953C1B3FFFFFFFFFFFFFFFFF8A93F12BFFFFFFFFFFFFFFFFF92B770E7FFFFFFFFFFFFFFFFFBBB6F077FFFFFFFFFFFFFFFFFC7A7F04FFFFFFFFFFFFFFFFFFFBB670F7FFFFFFFFFFFFFFFFFC167F0FFFFFFFFFFFFFFFFFFFE167F0DFFFFFFFFFFFFFFFFFFF86730DFFFFFFFFFFFFFFFFFFE167A0CFFFFFFFFFFFFFFFFFFE06780CFFFFFFFFFFFFFFFFFFE06781CFFFFFFFFFFFFFFFFFFE147819FFFFFFFFFFFFFFFFFFE943819FFFFFFFFFFFFFFFFFFEB47819FFFFFFFFFFFFFFFFFFEB47819FFFFFFFFFFFFFFFFFFFB4F80DFFFFFFFFFFFFFFFFFFBECFE4FFFFFFFFFFFFFFFFFFFF8CFE47FFFFFFFFFFFFFFFFFFC";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 19;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "8CFA46FFFFFFFFFFFFFFFFFFC86F24AFFFFFFFFFFFFFFFFFFC06F042FFFFFFFFFFFFFFFFFFD16764AFFFFFFFFFFFFFFFFFFD8E3E3FFFFFFFFFFFFFFFFFFFECE363FFFFFFFFFFFFFFFFFFFF4B1E3EFFFFFFFFFFFFFFFFFFC8B1E3EFFFFFFFFFFFFFFFFFF9090EBE7FFFFFFFFFFFFFFFFFAC918BE7FFFFFFFFFFFFFFFFFBA93F1F7FFFFFFFFFFFFFFFFF829361F7FFFFFFFFFFFFFFFFF939365F3FFFFFFFFFFFFFFFFFBB5B31FBFFFFFFFFFFFFFFFFFA43981DBFFFFFFFFFFFFFFFFFDF1D81FBFFFFFFFFFFFFFFFFFF4DDA0F9FFFFFFFFFFFFFFFFFDAECF0EDFFFFFFFFFFFFFFFFFD1ADF0FCFFFFFFFFFFFFFFFFFCD6CF07FFFFFFFFFFFFFFFFFFDC8CFC7A7FFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "FFFFFFFFFFFFD3DCFE78FFFFFFFFFFFFFFFFFF39EDFBD3FFFFFFFFFFFFFFFFE5E21F303FFFFFFFFFFFFFFFFEDDE07521FFFFFFFFFFFFFFFFE3F203525FFFFFFFFFFFFFFFFE3FD81F03FFFFFFFFFFFFFFFFFFF1C0682FFFFFFFFFFFFFFFFFFFAC0502FFFFFFFFFFFFFFFFFFFEC0007FFFFFFFFFFFFFFFFFFFE6740A7FFFFFFFFFFFFFFFFFFFF7E523FFFFFFFFFFFFFFFFFFE9AE027FFFFFFFFFFFFFFFFFFF3D622FFFFFFFFFFFFFFFFFFFF843335FFFFFFFFFFFFFFFFFFFC22F13FFFFFFFFFFFFFFFFFFFF8835BFFFFFFFFFFFFFFFFFFFFD40ABFFFFFFFFFFFFFFFFFFFFB19C1FFFFFFFFFFFFFFFFFFFFEBAB3FFFFFFFFFFFFFFFFFFFFF19B4FFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "FFFFFFF215FFFFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFF1DFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF93FFFFFFFFFFFFFFFFFFFFFFD58033FFFFFFFFFFFFFFFFFFE91FFF1AFFFFFFFFFFFFFFFFFB8EEEEB14FFFFFFFFFFFFFFFFE5C7F82B21FFFFFFFFFFFFFFC9E7FFFE247FFFFFFFFFFFFFFE6BFFFFFEE9BFFFFFFFFFFFFF06FFFFFFF927FFFFFFFFFFFFEB3FFFFFFFF59FFFFFFFFFFFFB7FFFFFFFFFC677FFFFFFFFFF4DFFFFFFFFFF195FFFFFFFFFF5BFFFFFFFFFFC613FFFFFFFFFB7FFFFFFFFFFF0CDFFFFFFFFE6FFFFFFFFFFFFE50DFFFFFFFADFFFFFFFFFFFFF8E47FFFFFFCFFFFFFFFFFFFFFE687FFFFFF13FFFC953FFFFFFFD917FFFFEA7FFF17E17FFFFFFFB41FFFFE8FFFCA0064FFFFFFFE45FFFFF4FF";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N42
cyclonev_lcell_comb \VGA_B~14 (
// Equation(s):
// \VGA_B~14_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91~portadataout  
// & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43~portadataout ))))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43~portadataout ))))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43~portadataout ))))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~14 .extended_lut = "off";
defparam \VGA_B~14 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \VGA_B~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 19;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187 .mem_init3 = "C06B007EFFBFFE00F680E7C5E3FCF3C7EFFBFFC01FE9F41E15A867DC7EFF3FF8036CCCC8CC7AFE0FC7E7F3FF0075FC1CEBEFFF807C7E7E3FE00FFE426F03FFF89947FFF3FC01EBC770F03FFF8B887AFF3F803FF8CE0237FFF9F007BFF5F007FF9A514EFFFFDFD073FF5E00FAF76EFCFFFFF2E78FDFF9C01FFF27F1DFFFFFD8F8FEFF1803F5E20C03FFFFEA0E0F5FFD007FFE90767FFFFC0040E5FFD00FEFC9F3DFFFFFBD5B1F9FFE01FFFC1D53FFFFF70031EFFF803FFF8CE57FFFFF9E3B3CFFFE87FDF82C77FFFFF933B3F7FFC8FFFF84EE7FFFFDB1A039FFFF9FF3F05597FFFF998CC7EFFFEBFE3F1061FFFFF18E08F2FFFE7FC7F142DFFFFF01F39FCFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187 .mem_init2 = "F87F1F34BFFFE6571BE5FFFF5F05E1E7DFFFF8D1F37FBFFFFBE0FE3989FFFFFDFC63CFFFFFFC0FE3CCFFFFFF4D433FFFFFFA00FE3D809FFC99FD37F7FFFF880FE3C1D5FFCC9A9A33FFFFFF00FE3C1A5FFE16B7066FFFFFE41BE3FE25FF0C1E83FBFFFFFF03BE1D381FEC09483FFFFFFFF07BE1C45DFC7B27DBBFFFFFFF9FBE1E069FE28F93337FFFFFFBFBE1F985F60141167FFFFFFF9FBF0FFDC58463FBCFFFFFFFFDFBF0F08B5DA43BF97FFFFFFFDBFF078CB76F24172FFFFFFFFE6DF87D0B71D560E6FFFFFFFFFEDF83E8C76CF87FDFFFFFFFFFE5FC1F4150324F7BFFFFFFFFFCEFE0F39E0FA1E6FFFFFFFFFFF6FE037FC4CEFE9FFFFFFFFFFEAFF00FFC00";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187 .mem_init1 = "7F7BFFFFFFFFFFFB7FC010480FF77FFFFFFFFFFF5BFE000007FBBFFFFFFFFFFFFBDFF80003FEBFFFFFFFFFFFFFDCFFF803FFAFFFFFFFFFFFFFFF27FFFFFFEB1FFFFFFFFFFFFFFFDFFFFFFAD7FFFFFFFFFFFFFFFC7FFFFD77FFFFFFFFFFFFFFFEB1FFFC9AFFFFFFFFFFFFFFFFFAD8019C9FFFFFFFFFFFFFFFFFF3C03EEFFFFFFFFFFFFFFFFFFF98F097FFFFFFFFFFFFFFFFFFFFC91FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF57FFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF83FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187 .mem_init0 = "FFFFFFFFFFFFFF3BF4BFFFFFFFFFFFFFFFFFFFC79F03FFFFFFFFFFFFFFFFFFF800F03FFFFFFFFFFFFFFFFFFF400F87FFFFFFFFFFFFFFFFFFE878587FFFFFFFFFFFFFFFFFFE060103FFFFFFFFFFFFFFFFFFF1780C3FFFFFFFFFFFFFFFFFFC1FE00FFFFFFFFFFFFFFFFFFFE1FF00FFFFFFFFFFFFFFFFFFFC1FE80FFFFFFFFFFFFFFFFFFFC1FF807FFFFFFFFFFFFFFF5EFF07E82FFFFFFFFFFFFFFFEE0A61FE81FFFFFFFFFFFFFFFA001E89105FFFFFFFFFFFFFFFC00010040BFFFFFFFFFFFFFFE006028000FFFFFFFFFFFFFFFE00B412002FFFFFFFFFFFA8CFA09E502481FFFFFFFFFFE7037817FC83E81FFFFFFFFFFD800506F7E47F87FFFFFFFFFFC000285EFF";
// synopsys translate_on

// Location: M10K_X5_Y35_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 19;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139 .mem_init3 = "FFFFFFFFFFFFFFFE7FD8BDDC7FFFFFFFFFFFFFFFDFED56DEF9FFFFFFFFFFFFFFF9F98193FFAFFFFFFFFFFFFFFD7F7768EFFF7FFFFFFFFFFFFFAFC8C5BFABF1FFFFFFFFFFFFFEF872FC799FDFFDFFFFFFFFFFFFB7FC7C6BFB7FFFFFFFFFFFFCFB94967D37F5FFFFFFFFFFFFFEA557EBD2DF9FEFFFFFFFFFFB7FF7F718CAFF677FFFFFFFFFBF7ED5FDEE35FAD9FFFFFFFFF7F9766E51EBBF9F3FFFFFFFFF3CFD0DB106EDFA6A1FFFFFFFF7EFBEFB8F3077E529FFFFFFFF7F8D265EF5E77E06FFFFFFFFFBA7B34D13AEAFFED7FFFFFFFF3975D93BB10E6ED1FFFFFFFFFBE46FBC74EBD7F057FFFFFFFF7D39949AD229FF7FFFFFFFFFF3F3BEA45E5B6FFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139 .mem_init2 = "FF7DBFF974B3F3F3FFFFFFFFFFFF8C015B51066FBFFFFFFFFFFF5F9B5485FF7DF7FFFFFFFFFFF1B7874C9D483F7FFFFFFFFFFFDD3EDCF9F6DFFEFFFFFFFFFFFD9DFD60EC3DDEFFFFFFFFFFFFDD8EFE0D8AE39DFFFFFFFFFFFDFD3D0D67187BFFFFFFFFFFFFCE0FABDEFAB7DFFFFFFFFFFFFFEFE03EEDFFFFFFFFFFFFFFFFF775E442B0FF77FFFFFFFFFFF6FC5E436F94B9FFFFFFFFFFFFF7F9EF77E23BDFFFFFFFFFFFFFFF23F776FFF8BFFFFFFFFFFFFFCF75FBBDFD25FFFFFFFFFFFFF41FD9627FC0EFFFFFFFFFFFFB367096F07E1F7FFFFFFFFFFDFFFF7FFF7F8EE7FFFFFFFFFFECF9F2B2D7F6603FFFFFFFFFFFE7BCEA5E9FB609FFFFFFFFFFFFFC3D6777";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139 .mem_init1 = "F1F4DFFFFFFFFFFFF76DF265FD0B98FFFFFFFFFFFFBFC8B5DF80DC8FFFFFFFFFFFFF7D23D7F903A0FFFFFFFFFFFFFFFBFBF6913C1BFFFFFFFFFFFE9FFFFF8841C03FFFFFFFFFFFFFFFFFC1A2F07DFFFFFFFFFFFFEFFFFCAA9CE23FFFFFFFFFFFFFB9E1A5317C9FFFFFFFFFFFFF7C13B222B30EEFFFFFFFFFFFFF986D02A638497FFFFFFFFFFFFA3F4099CA0137FFFFFFFFFFFF237C8DB3967D3FF5FFFFFFFFFBFB05EF629363FCEFFFFFFFFFAAA2A8EFF11D4FF2FFFFFFFFF32A140B0F5ED8B82FFFFFFFFF1F5A061B5BF1EDE97FFFFFFFFDC2C041FA5F3BC8DFFFFFFFFFFC1C3780FAC71D7FFFFFFFFFF792FDC3F7BC1C96FFFFFFFFFFF5CE26713B45C837FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139 .mem_init0 = "FFFFFFFFC114D920B76C6A7FFFFFFFFFDD0496591B87F0FFFFFFFFFFFB768A0BDE4E4B1FDFFFFFFFFFFE806F624F869FFFFFFFFFFFF9E164098EEF58DFFFFFFFFFFFD7F6315F5147BEFFFFFFFFFFFEF3000001E30FFFFFFFFFFFFFCF3802BB1601BFFFFFFFFFFFFD02B4000DA87FFFFFFFFFFFFFE8B80009D6F8FFFFFFFFFFFFFE6080F2E886AFFFFFFFFFFFFFF81EFFC01031FDFFFFFFFFFFFF707F816357FFFFFFFFFFFFFFDA53F97C5727FFFFFFFFFFFFFFB419FC4BCAFFFFFFFFFFFFFFEE94866315DEFFFFFFFFFFFFFFFE823FF947DFFFFFFFFFFFFFFFB666C8BBFBFFFFFFFFFFFFFFFCB70B39DFFFFFFFFFFFFFFFFFF0000BB1FFFFFFFFFFFFFFFFFEAF";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 19;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = "93C07FFFFFFFFFFFFFFFFFFDA3C06FFFFFFFFFFFFFFFFFFDEA80A7FFFFFFFFFFFFFFFFFFFFCA63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF9BFFFFFFFFFFFFFFFFFFFFFFFB9FFFFFFFFFFFFFFFFFFFFFFE7BFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFDFFFFFFFFFFF7FFFFFFFFFFBFFFFFFFFFFFFF5FEFFFFFFFF7F9FFFFFFFFFFFFEFF2EFFFFFFFBFFFFFFFFFFEB61BE0F6FFFFFDFFFFFFFFFFDFA200001FFF7F7FFFFFFFFFFDBA07C11C3FFFEFFFFFFFFFFFDB461FFFC85FBEFFFFFFFFFFFD";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = "BA3FFFFF717BEFFFFFFFFFFFDFFFFFFFFFC5D1FFFFFFFFFFFEBFFFFFFFFF12FFFFFFFFFFFFFFFFFFFFFFF11FFFFFFFFFFFFF7FFFFFFFFFCD7FFFFFFFFFFFF37FFFFFFF8D17FFFFFFFFFFFF93FFFFFFF41DFFFFFFFFFFFFFFFFFFFFFF1D8BFFFFFFFFFFFFFFFFFFFE87FD5FFFFFFFFFFFFFFFFFFFE27F9BFFFFFFFFFFFFFFFFFFECDFFDD7FFFFFFFFFFFFFFFFFD07FF5E3FFFFFFFFFFFFFFFFFE5FFF7F7FFFFFFFFFFFFFFFFF87FFFFF9FFFFFFFFFFFFFFFFF3FFFF7FEFFFFFFFFFFFFFFFFE7FFFF7FCFFFFFFFFFFFFFFFFCBFFFF7FCFFFFFFFFFFFFEFFE9FFFFFDFCFFFFFFFFFFFFDFFE2FFFFFDFCFFFFFFFFFFFFFFFE3FFFFFAFDFFFFFFFFFFFEFFF8BFFFFFC";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = "FDFFFFFFFFFFFBBFCFFFFFFFF7DFFFFFFFFBF9FFFB9FFFFFFEBDFFFFFFFFFFFDFFF3FFFFFFFDCFFFFFFFEFFEFFFA7FFFFFFFEEFFFFFFFFF0FFFF8BFFFFFFFC6FFFFFFFFFFFFFCD7FFFFFFFF7FFFFFFFFFFFFFD8FFFFFFFFFDFFFFFFFFFFFFFF3FFFFFFFFFDFFFFFFFFFFFF9E7FFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFF7DFFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 19;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = "43F8307FFFFFFFF4018003FFCA1E8402FFFFFFFE807400BFF4E3F0001FFFFFFFE02F0807DFFE3A00005FFFFFFE03BE40FDEFE28000007FFFFFA17FF207DEFE0C026C0FFFFFF82F7FA0FDE7A0811FF07FFFFF03FFE40BDFF8002C02C3FFFFFC5FFE10BFFC8007000A0FFFFF45FFBE03FFCA00280070BFFFF03FF3F81EFF0000600283FFFF83FF7E84FFE8000580181FFFF03FF7E8077D80001A0081FFFFC5FF9E004C20000000062FFFF45FFC20036C000201C060FFFF01F7F700000004300D011FFFFC2F7F800000036E20E430FFFFE07FF60000001FF9078087FFFC03BE4000000BDFD07F90BFFFE066280020007FFE03FB83FFFF819600AA0017BF103FCC3F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = "FFF00000066201FBE8C3FFC5FFF0000005FF900FFCF03FE03FFD8000003DFC82FFDFC00000FF80060003FFE02FFDF400002FF80530017FF1C0FFFF40000DFFC13C2017FE7C0FBEF000183FE80EF801FBDFC0FBF64002FFFF81FFC81FBDFC17FFE83CFFFFF03DFE81FBDF80BFFD83FFFFFC0FFF901FBCF401DFB07FFFFFF07FEB40FBF6800FF20FFFFFFC17FFF807FF60018143FFFFFFC0FBCFA0FFFE0000F01FFFFFFE0FBCFA0BDFE0000003FFFFFFC0FFDFE05FFD0000003FFFFFFD17FE7800EF6000007FFFFFFFF17FF5C0018000000FFFFFFFFE0FFFFC000F0004207FFFFFFFE0BDFE800000020187FFFFFFFE81FFD8000000DFCC0FFFFFFFF00EF3000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = "139F20FFFFFFFFC018400000017FF907FFFFFFFA01780038000FFFD0FFFFFFFFA00000193802F7EB87FFFFFFE8000004DCC03F7EC03FFFFFFC0000003FF201FFBE83FFFFFFA0000417BFB05FFFF8BFFFFFF4042001FFFC05FFFF8BFFFFFF8201800FFE381FFBF03FFFFFD05FCC01F7CD83F7E807FFFFFC13FF203F79E02F7E307FFFFF817FF901F7FF00FFFC17FFFFFE0FFFD01F7FF007FFA0FFFFFF82F7EB81F7BE00BFF60FFFFFF03F7EC01F7EF800FCC2FFFFFF81FFBE80FFE98018405FFFFFF85FFFE81FFFC0C0B40FFFFFFF85FFFF817BF9100001FFFFFFF81FFBF80BFF4150002FFFFFFF83F7ED800DE02EA013FFFFFFF82F7E30013083FD017FFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = "A0FFFC0C04207FF03FFFFFFFFC07FF8040000FFFFFFFFFFFFFE0BDF60D0002FFFFFFFFFFFFFD00FCC2E200FFFFFFFFFFFFFFE018007F8787FFFFFFFFFFFFFFC03C0FFFC7FFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFD0002FFFFFFFFFFFFFFFFFFFFEA013FFFFFFFFFFFFFFFFFFFFFC017FFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFD7FFFFFFFFFFFFFFFFFFFFDD9BAFFFFFFFFFFFFFFFFFFFFEFFFDBFFFFFFFFFFFFFFFFF7EDFFEF9FEFFFFFFFFFFFFFFF7D7FFDFCFFBFFFFFFFFFFFFFFFDBFFFCF4F";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N12
cyclonev_lcell_comb \VGA_B~13 (
// Equation(s):
// \VGA_B~13_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139~portadataout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187~portadataout ))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115~portadataout  & 
// ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139~portadataout  & 
// \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187~portadataout ))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187~portadataout  & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163~portadataout  & ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187~portadataout )))) ) ) 
// )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a187~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a139~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~13 .extended_lut = "off";
defparam \VGA_B~13 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \VGA_B~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y54_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331 .port_a_first_bit_number = 19;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331 .mem_init3 = "62BBBBBF77770F003962EEF7CC777777FEEEEFE80203FDDEF18AEEEEFDDDDE1D8C076FBBDD315DDDDFBBBBFFB800D3F77FDE2BBBBBF77776B7EA0FEEEEF70427777FEEEED6E3A0BDDDDEC0AAEEEFFDDDDA5D1603BBBBDE745DDDDBBBBB63ACE037777BE8A9BBBF77777FF6A805EEEE76F51F77FEEEEF0EC3A07DDDDEF8A2EEFFDDDDEDDA7803BBBBDF8475DFBBBBBA5B27C03F777BA28CFBF777777F6DFC03EEEE77D1977FEEEEEF2A0F003DDDDEFD33EFFDDDDDFD69F0017BBBDD0667DBBBBBBA1D4E801F777BBECCBF777777A9FFF9006EEE77E99FEEEEEED13BF6700BDDDEEB730DDDDDDE7E7B6FC03BBBDDD667BBBBBBE5BBFCBA01777BBFCCD7777777AF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331 .mem_init2 = "7F56D87EEF777899EEEEEEF3EFB15F73DDDEEF933FDDDDDDDDFE2BBC7BBBDDD7661BBBBBBBBF93F77F777BBB9CCF77777777EA5EEEEEEF777C998EEEEEEEFDF3DDDDDDFEEFFC335DDDDDDFBD7BBBBBBFDDFF2A6BBBBBBBF79F777777FBBFFC4CE777777EF7EEEEEEFF777FF218EEEEEFDF1DDDDDDFFEEFFFF319DDDDFBEFBBBBBBFFDFFFBA66BBBBBF727777777FFBFFF7C4E13777FF2EEEEEEFFF7FFEEFD357EEFF55DDDDDDFFBFFFDDDD6A45FFC5FBBBBBBFFFDFFBBBB0E18F13DF777777FFEFFF7777E0F40F76EEEEEEFFFDFFEEEEEFEF019FDDDDDDDFFFBFFDDDDDDFF1DFFBBBBBBBFF77FFBBBBBBBBFFF77777777FEEEFF77777777FFEEEEEEEEFFFDDFE";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331 .mem_init1 = "EEEEEEEFFFDDDDDDDDFFFBBFDDDDDDDDFFFBBBBBBBBFFF77FBBBBBBBBFFF77777777FEEEEF77777777FFEEEEEEEEFFDDDDEEEEEEEEFFFDDDDDDDDFFBBBBDDDDDDDFFFFBBBBBBBFFFF777FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC803FFFFFFFFFFFFFFFFFFFFF4FFC1FFFFFFFFFFFFFFFFFFFA7319CFFFFFFFFFFFFFFFFFFF38000BFFFFFFFFFFFFFFFFFFCD00001CFFFFFFFFFFFFFFFFEB00000073FFFFFFFFFFFFFFFCC00000009FFFFFFFFFFFFFFF3800000004FFFFFFFFFFFFFFF7000000006FFFFFFFFFFFFFFEC50";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331 .mem_init0 = "0000001BFFFFFFFFFFFFFB0700000001BFFFFFFFFFFFFEF14000000019FFFFFFFFFFFFCC0D400000004FFFFFFFFFFFF9003800000006FFFFFFFFFFFF20000000000037FFFFFFFFFFF40000000000037FFFFFFFFFFC800001FC00001BFFFFFFFFFF900001C01C00019FFFFFFFFFF20000DFFF100009FFFFFFFFFD40002FFFFE40007FFFFFFFFFF80017FFFFFA000DFFFFFFFFE38003FFFFFDD0005FFFFFFFFCE000BFFFFF8F8004FFFFFFFF30000FFFFFF13C000FFFFFFFFF0007FFFEFFBDA002FFFFFFFEC0007FFFDBFD6C002FFFFFFFD0000FFFFE8FFB7007FFFFFFF20007FFFFFB7ED6006FFFFFFF4000FFFFE003F6F806FFFFFFD8001FFFE3FB1FAB006FFF";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355 .port_a_first_bit_number = 19;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000077FFFEEEEEEEFFFDDDDDDDFFFEFFFDDDDDDDDFFFBBBBBBBBFFDFFFBBBBBBBBFF777777777FEBFFF77777777FEEEEEEEEEFFD7FFEEEEEEEEFFDDDDDDDDFFFBFFFDDDDDDDDFFBBBBBBBBFFF7FFFBBBBBBBBFF77777777FFEEFFF7777777FFFEEEEEEEEFFDDFFEEEEEEFF28FDDDDDDDDFFBBFFDDDDDFDF008BBBBBBBFFF77FFBBBBBE9F80F6F77777FFEEEFF777778E4DA17DEEEEFFFDDDFEEE";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355 .mem_init1 = "EED6941FF85FDDDFFFBBBFDDDDFD166FBBF53BBBBFF777FBBBBC4EDFF777E7F77FFEEEEF7777B69BFEEEEF26EEFFDDDDEEEEFF139FDDDDDEDDDFFBBBBDDDDD3E7FFBBBBBFFBFFF7777BBBBC4CFBF7777772F7FEEEEEF777259F7EEEEEEEF6FFDDDDDEEEFC337FDDDDDDDA3FFBBBBBDDDFA66DFBBBBBBB95FFFF777BBB9CCFB77777F778AFFA6EEE777D99F7EEEEF1EEB5FE0BDDDEEF933BFDDDDF27DF7FD85BBBDDF9665FBBBBE73BFEFE07777BBDCCD7F77776AAFBCB802EEE77519AFEEEEEF4A3B72807DDDEEBF30FDDDDDF80FB72007BBBDDE665FBBBBBB24C4E0017777BBFCCBF777777FF19F001EEEF77899BEEEEEEECBC8F003DDDDEFD33FDDDDDDDCFE";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355 .mem_init0 = "47001BBBBDDD66BBBBBBBBA1F2BC03F777BA2CCF777777775FF1C01EEEF77B996EEEEEEEF2FD1A05DDDFEEB33DDDDDDDDD2FF8C01BBBFDFC677BBBBBBBBFFE5A01777FBEECD777777777F6E4206EEFF74598EEEEEEEEFD9D620FDDFFEC333DDDDDDDDFCBBEA0BBBFFDD266BBBBBBBBFC97280B77FFBF4CFF7777777FF4E9C1EFFFF7519AEEEEEEEEDF4D8015FEFFED331DDDDDDDFBB7B800FAC7FDFE67BBBBBBBF775FA01A2CFEBD4CE7777777EEE91800F07BD7FD9AEEEEEEFDDDF642B95DFBFFF31DDDDDDFBBBB92FC4D5F7FDA66BBBBBBF7776B9FFFD8EEFFCCE777777FEEEC5D7FFD8FDFFD9BEEEEEFDDDDD3ABFFE57BFFF30DDDDDDBBBBFFA0FFE277FD2";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307 .port_a_first_bit_number = 19;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307 .mem_init3 = "FFFD8001FFF9000EFB7C06FFFFFFF0003FFE80001FCF807FFFFFF20007FFA000017FAC06FFFFFE6001FFF0000003EFC03FFFFFEC003FFF0000007F2E01FFFFFC8003FF80000003FCC05FFFFFD8007FF00000001F9404FFFFFF000FFF00000000FE60DFFFFF2000FFE00000001FC605FFFFF4001FFC000000007E60BFFFFF4003FF8001FC0007FE19FFFFE8007FE0006F3000FFE3FFFFFC800FFE0017FE8007FE33FFFFF000FFC005FFF0007FE77FFFFD001FF800FFFFC007FEBFFFFFE009FF800FFFFE007FF4FFFFF3037FF001FFFFE007FE9FFFFF2057FE003FFFFE007FB3FFFFFC00FFE00FFFFFE007FE7FFFFF401FFC00FFFFFE007ECFFFFFE400FF801FFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307 .mem_init2 = "FFE00723FFFFFF801FF803FFFFFE006B7FFFFFCC01C7007FF8FFE00D5FFFFFFC801FF007FE07FE002BFFFFFFF003FE00FFE07FE005FFFFFFFF803FE00FFC07FE00BFFFFFFFD807FC01FF807FE005FFFFFFFD007FC01FF007FC023FFFFFFFD007FC01FF007FC007FFFFFFFD007F801FE007FC057FFFFFFF800FF803FF00FFC0AFFFFFFFFE00FF803FE01FF003FFFFFFFFA01FF003FE01FFC07FFFFFFFFA01DF803FF8BFF007FFFFFFFFA01FB007FF0FFF927FFFFFFFFC01E0007FFFFFE157FFFFFFFF801F1807FFFFF885FFFFFFFFF901F9C07FFFFF80BFFFFFFFFFD03FCE03FFFFF001FFFFFFFFFD83FE303FFFFF005FFFFFFFFFD03FF601FFFFE003FFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307 .mem_init1 = "FE83FF003FFFFC02FFFFFFFFFFCC3FF000FFFE001FFFFFFFFFFFE3E70017FFE000FFFFFFFFFFE63C1000BFF400BFFFFFFFFFFF63C50006030017FFFFFFFFFFFABF58001F8000FFFFFFFFFFFF97F30C00000047FFFFFFFFFFFEBFF990000008FFFFFFFFFFFFE5FFAD0000011FFFFFFFFFFFFFB7F8F0000027FFFFFFFFFFFFF9BFD9100000FFFFFFFFFFFFFFF9FCE600008FFFFFFFFFFFFFFFE1E8300025FFFFFFFFFFFFFFFC83400000FFFFFFFFFFFFFFFFE22200002FFFFFFFFFFFFFFFFF894000C7FFFFFFFFFFFFFFFFFE6161A37FFFFFFFFFFFFFFFFFFEC001DFFFFFFFFFFFFFFFFFFFFAFFBFFFFFFFFFFFFFFFFFFFFFFD6FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFEBFFF7FFF";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_bit_number = 19;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235 .mem_init3 = "0003FFFFFFFFFFFFFFFFFFFFA000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFF005FFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFF3FFF7FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFA001F7FFFFFFFFFFFFFFFFFFB803DFDFFFFFFFFFFFFFFFFFEFE0587EFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235 .mem_init0 = "FFFFFFFFFFFFFDFBFD3FF7FFFFFFFFFFFFFFFFBFFF37FFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFBFFFDFFFFFFFFFFFFFFFEFFFE3FF7FFFFFFFFFFFFFFFFFFBFD7FFFFFFFFFFFFFFFFFFFFFFF8FFFEFFFFFFFFFFFFFFFFFDFFAFFFF7FFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFF1FFFFFDFFFFFFFFFFFFFFFEFFFFFFFFFFDFFFFFFFFFFFEFFF8EEFFFFFFFFFFFFFFFFFFFFFF7ECFFFFFFFBFFFFFFFFFF7FFF7ECFFFFFFFEFFFFFFFFFDFF7EFEFFFFFFFFFBFFFFFFFF7FEFDFFFFFFFFFFFF7FFFFFFBFFDF3FFFFFFFFFFFFEFFFFFDFFFFF7FFFFFFFFFDFFFE3FF1FFFFFDFFFFFFFFFFEFFFFFFFFFFFDF";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283 .port_a_first_bit_number = 19;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283 .mem_init3 = "FFFFFFFFFFFFFFFFEEFFF7FFFFFFFFFFFFFFFFFFFF4BFF3FFFFFFFFFFFFFFFFFFFFB7FFBFFFFFFFFFFFFFFFFFFFF4BFF6FFFFFFFFFFFFFFFFFFFF9AFFCFFFFFFFF90401FFFFFFFA47FF7FFFFFF8001001FFFFFFE9FFE7FFFFFC00206081FFFFFCA7FE7FFFFE0000802003FFFF82BFFFEFFFC00000000007FFFC23FF5EFFFA00008020001FFFC43FDDF7FE080000408002FFFC47FDBDFFD0200411020001FFE65F5BEFF84001040400104FFA61F99DFF810440001044007F861FDBA7F004102000010203FC43F13C3F000008000200801F041F13F3F000010000000000FC61E8B63F0020000002000007823D1927F0081820008082002821F239FF00040080204";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283 .mem_init2 = "008070C1C236BF0010002001010202045C1227F90400401040040140C5463C7F0000010000001044104821C7F02000040200004023830C587F04000000400000063060440FF010000001000000460E1039FF2040020A000020A4E00B8A3FF080008008200820CC01108CFF020820402082040780041C23F000201000028100700001002F00400400040040070B003800B00101000010100070CC03FFF9002FE40006FE400703A01FFFC00BFF8000BFFA00707580001B02FD7E802FD7E80503940006F01F05FA03F05FA07810E0003F17E017E87C007E00C145000FF9FA001F9FA001F18E0C3801FFFE8000FFE8002FF86081001FFFA0000BFA0000BFE3060440";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283 .mem_init1 = "FFFD00003FD00007FE3810C587FFF4002FFF0000FF8107821C7F4FC00BF4F800BF580C5463C7F07E02FD07E82FD1404541227F05FA3F005FABF0070C1C236BF017E7C0017E7C006821F239FF005FFA0001FF8006823D1927F003FE80003FE800FC61E8A73F005FF40005FF401F041F13F3F807EFD0007EFD03FC43F13C3F80F8BF400F8BF47F861FDBA7F83F40FC03F00FDFFA61F99DFFCFD007E2FD007FFFE65F5BEFFFF4005FBF40057FFC47FDBDFFF400017FD0003FFFC43FDDF7FFC0000FFA000FFFFC23FF5EFFFF00017FE007FFFF82BFFFEFFFFC005F9F03FFFFFCA7FE7FFFFFFC07EAFDFFFFFFE97FE7FFFFFFFEF819FFFFFFFA47FFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283 .mem_init0 = "FFFFFF9AFFCFFFFFFFFFFFFFFFFFFFF4BFF6FFFFFFFFFFFFFFFFFFFFB7FFBFFFFFFFFFFFFFFFFFFFF4BFF3FFFFFFFFFFFFFFFFFFFEEFFF7FFFFFFFFFFFFFFFFFFFEBFFF7FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259 .port_a_first_bit_number = 19;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259 .mem_init2 = "FFFFFFFFFFFF3BFFFFFFFFFFFFFFFFFFFFFFEFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7F3FFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFE4FFF7FFFFFFEFFFFFFFFFFFD7FFFFFBFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFEFFBFFFFFFE7FFFFFFFFE7FFFFFFBFFFFFFBFFFFFFFFFFFFFFFFF9FFFFFEFFFFB1FCBFFEFFFFFFBFFFFFEFFEBFFFFF3FFFFFFFFBFFFFFFFFBFFFFFFE7FFFFFFFBFFFFFFFFFFFFFFFFFFF7FFFFDFFFFFFEFFFFFFFFFF7FBFEFFFFFFFFF3FFFFFFFFFFFFDFE";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259 .mem_init1 = "FF7FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFEFE7FFFFFFFFFFFFFFFFFFDFFE7EFFFFFFFFFFFFFFFFFFFFFFF7AFFFFFFFFFFFFFFFFFFFFFFF75FFFFFFFFFFFFFFFFFFFFFFED7FFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFF7DFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFA0007FFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFE00003FFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259 .mem_init0 = "FFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFC000017FFFFFFFFFFFFFFFFFF4000007FFFFFFFFFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFF400000FFFFFFFFFFFFFFFFFFF400000FFFFFFFFFFFFFFFFFFF400000FFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFC000017FFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFE80003FFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFC0005FFFFFFFFFFFFFFFFFFFF8";
// synopsys translate_on

// Location: M10K_X76_Y28_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_bit_number = 19;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211 .mem_init3 = "FFFDFFFFFFFFBFFFFFFFFFF7FBFFDFFFFFFFFEFFFFFFFFFFFFBFFFFFFFFFFFFBFFFFFFFF7FF7FFBFFFFFFFFFEFFFFFFFDFFE7FFFDFFFFFFFFFCFFFFFCFFFFFFFFCFFFFFFFFFFC7FF8FFFFEFFFFEFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFDFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFF3F9FEFFFFFFFFFFFFFFFFFFFF7EFFEFFFFFFFFFFFFFFFFFFFF7EFFDFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFE6FFE3FFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE7FF5FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FEFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211 .mem_init2 = "FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7DFFFFFFFFFFFFFFFFFFFFFFF63FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA511FFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211 .mem_init1 = "FFFFFFFFFFFFFFFFA3FF8BFFFFFFFFFFFFFFFFFFE6000063FFFFFFFFFFFFFFFFCA0FFFE02FFFFFFFFFFFFFFFF50FFFFFF067FFFFFFFFFFFFFF47FFFFFF3EBFFFFFFFFFFFFF91FFFFFFE03DFFFFFFFFFFFFE87FFFFFFC0271FFFFFFFFFFFE9FFFFFFF803D0FFFFFFFFFFFC3FFFFFFF007F03FFFFFFFFFFCFFFFFFFE00FF05FFFFFFFFFD9FFFFFFFC01FF01FFFFFFFFFC3FFFFFFF803FE057FFFFFFFF8FFFFFFFF007FC01EFFFFFFFF1FFFFFFFE00FF8036FFFFFFFEBFFFFFFFC01FF007F7FFFFFFD7FFFFFFF803FE00FFFFFFFFF87FFFFFFF007FC03FE77FFFFF8FFFFFFFE00FFE7FFF47FFFFFDFFFFFFFC01FF3F80FC5FFFFF9FFFFFFF803FDE01E06BFFFFFBF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211 .mem_init0 = "FFFFFF007EF0FFFF06FFFFE7FFFFFFE00FB8FFFFFE37FFFD7FFFFFFC01EE3FFFFFF93FFFC7FFFFFF803F8FFFFFFFCDFFFCFFFFFFF00763FFEF9FFFDFFFAFFFFFFE00BDFFC0003FE7FFF9FFFFFFC0133FE00000FF27FF9FFFFFF801EFF8000003FF7FFDFFFFFF0039FF3077C01FF7FF5FFFFFE0077B1356BD40FCBFFBFFFFFC006F20C603C207FBFF3FFFFF800DF07D6B10B03EDFF3FFFFF0013E6EB181C781F7FE3FFFFE0026C981CD0CEB1FCFEBFFFFC005DC941FC53260F7FEBFFFF800BE988D3C32370FBFFBFFFF003FE0A40050D9F0FAFEBFFFE0076080FA578A0787FFFBFFFC01EDCDF08E113E587EFEBFFF802DF9EE8C60622107E7EBFFF004BE09985F";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N18
cyclonev_lcell_comb \VGA_B~12 (
// Equation(s):
// \VGA_B~12_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283~portadataout )))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259~portadataout  
// & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283~portadataout  & 
// \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211~portadataout  
// & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235~portadataout  & ((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283~portadataout )))) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211~portadataout  & ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283~portadataout ))))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a235~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a283~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a259~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a211~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~12 .extended_lut = "off";
defparam \VGA_B~12 .lut_mask = 64'h00473347CC47FF47;
defparam \VGA_B~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N6
cyclonev_lcell_comb \VGA_B~48 (
// Equation(s):
// \VGA_B~48_combout  = ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (((\VGA_B~12_combout ))) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307~portadataout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331~portadataout ))))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355~portadataout  & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))))) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a331~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a355~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a307~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(!\VGA_B~12_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~48 .extended_lut = "on";
defparam \VGA_B~48 .lut_mask = 64'h0F0F03CF0F0F4444;
defparam \VGA_B~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N3
cyclonev_lcell_comb \VGA_B~15 (
// Equation(s):
// \VGA_B~15_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \VGA_B~48_combout  & ( (\VGA_B~13_combout ) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \VGA_B~48_combout  & ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\VGA_B~14_combout ) ) ) ) # ( 
// \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\VGA_B~48_combout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & \VGA_B~13_combout ) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\VGA_B~48_combout  & ( (\VGA_B~14_combout  & !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) )

	.dataa(!\VGA_B~14_combout ),
	.datab(gnd),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\VGA_B~13_combout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\VGA_B~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~15 .extended_lut = "off";
defparam \VGA_B~15 .lut_mask = 64'h505000F05F5F0FFF;
defparam \VGA_B~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N5
dffeas \VGA_B[3]~reg0 (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_B~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_G[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[3]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332 .port_a_first_bit_number = 20;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332 .mem_init3 = "67FFFFFFFFFF8F8086437FFD8CEFFFFFFFFFFDFA02037FFFFD9AFFFFFFFFFF5FA00797FFFD736FFFFFFFFFFBF8C0E7FFFFFA6EFFFFFFFFFE3FEC0BFFFFFD8CAFFFFFFFFFF7F740BFFFFFDDBBFFFFFFFFFE7F0807FFFFFFF67FFFFFFFFFB7E4007FFFFFFCEDFFFFFFFFF7FF9407FFFFFEDD97FFFFFFFFAFC0607FFFFFEFB37FFFFFFFEDF84001FFFFFFC677FFFFFFFF1F68401FFFFFFECCFFFFFFFFDBE40002FFFFFF499FFFFFFFF9BA00803FFFFFF433BFFFFFFFBF690000FFFFFFE667FFFFFFF75C910017FFFFFB4CFFFFFFFE0BFE0900FFFFFFF99DFFFFFFE1B3A9380BFFFFF9333FFFFFFF3D7E8B007FFFFFDE66FFFFFFF55FA23C07FFFFFCACDFFFFFFF6F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332 .mem_init2 = "FA9FD81FFFFFFE99FFFFFFF3FFA8FF3FFFFFFFB33BFFFFFFFFFBAFFE7FFFFFFAE67FFFFFFFFFC1FFFFFFFFFFF8CFFFFFFFFFFA5FFFFFFFFFFFB99FFFFFFFFFF5FFFFFFFFFFFE337FFFFFFFFFFFFFFFFFFFFF6A6FFFFFFFFFBFFFFFFFFFFFFEACFFFFFFFFF3FFFFFFFFFFFFC4197FFFFFFEBFFFFFFFFFFFFFF73BFFFFFFFFFFFFFFFFFFFFFCB6EFFFFFFFFFFFFFFFFFFFFFEF09FFFFFC8FFFFFFFFFFFFFFF7896FFFFBBFFFFFFFFFFFFFFFDF083FF1F7FFFFFFFFFFFFFFFF3F1411F3FFFFFFFFFFFFFFFFFF7FFFF87FFFFFFFFFFFFFFFFFFEEFE0FFFFFFFFFFFFFFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFFFFFFFFFFFFFFFFFFE7FFFBFFFFFFFFFFFFFFFFFFFFF0E1FFFFFFFFFFFFFFFFFFFEFBFFF3BFFFFFFFFFFFFFFFFFBCFFFFEFFFFFFFFFFFFFFFFFEF7FFFFFBFFFFFFFFFFFFFFFFFDFFFFFFEDFFFFFFFFFFFFFFF7FFFFFFFF6FFFFFFFFFFFFFFFEFFFFFFFFBFFFFFFFFFFFFFFFFDF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332 .mem_init0 = "FFFFFFD7FFFFFFFFFFFFF778FFFFFFFFBFFFFFFFFFFFFF6F37FFFFFFEDFFFFFFFFFFFFDFFFFFFFFFFF6FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFDBFFFFFFFFFFDBFFFFFFFFFFFFBFFFFFFFFFFB7FFFFFFFFFFFEFFFFFFFFFFFEFFFFFFFFFFFFFDFFFFFFFFFFDFFFFFFFFFFFFF7FFFFFFFFFDBFFFFFFFFFFFFF7FFFFFFFFFF7FFFFFFFFDFFFFEFFFFFFFFDDFFFFFFFFF1FFFFFFFFFFFFF77FFFFFFFFF0BFFFAFFFFFFFE6FFFFFFFCFF85FFFBFFFFFFFFFFFFFFFFC3FDAFFFAFFFFFFFF7FFFFFFFE8FF47FFBFFFFFFF6FFFFFFFFF57E27FFBFFFFFFEDFFFFFFFE02BF17FFBFFFFFFCBFFFFFFE3FA5F97FFBFFF";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308 .port_a_first_bit_number = 20;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308 .mem_init3 = "FFFFFFFFFFF90012F8BFFBFFFFFFFFFFFFFE8000AFC3FFBFFFFFFFFFFFFFA000047F6FFAFFFFFEDFFFFFF0000013E9FFAFFFFFFFFFFFFF0000007F4FFBFFFFFFFFFFFF80000003F9FFEFFFFFB7FFFFF00000001F97FEFFFFFFFFFFFF00000000FE7F7FFFFFFFFFFFE00000001FCFF5FFFFFDFFFFFC000000007F7FDFFFFEFFFFFF8000000007FFEFFFFFFBFFFFE000000000FFFFBFFFFFFFFFFE0000000007FFDBFFFFF7FFFFC0000000007FFF7FFFFFFFFFF80000000007FFA7FFFFAF9FFF80000000007FF6FFFFFEFC7FF00000000007FEFFFFFF7F8FFE00000000007FFFFFFFFDFFFFE00000000007F7FFFFFEFFFFFC00000000007EDFFFFFEFFFFF800000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308 .mem_init2 = "0000076BFFFFFFBFFCF8000000000063FFFFFFFBFFCF00000700000C7FFFFFFFFFFFF00001F800000BFFFFFFF7FFFE00001F8000017FFFFFFF7FFFE00003F800002FFFFFFFF7FFFC00007F800015FFFFFFFBFFFFC0000FF800027FFFFFFFFFFFFC0000FF800007FFFFFFFBFFFF80001FF80001FFFFFFFFAFFFF80000FF0000BFFFFFFFFEFFFF80001FE00001FFFFFFFFEFFFF00001FE00C17FFFFFFFFEFFFF800007400803FFFFFFFFEFFFB00000F000907FFFFFFFFEFFE4000000000157FFFFFFFFAFFF400000000040FFFFFFFFFFFFF90000000000AFFFFFFFFFBFFFD40000000003FFFFFFFFFF7FFE00000000017FFFFFFFFFD7FFF00000000003FFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308 .mem_init1 = "FDFFFF0000000000FFFFFFFFFFFBFFF0000000005FFFFFFFFFFEFFE70000000001FFFFFFFFFFEDFC10000000003FFFFFFFFFFF7FC10000000005FFFFFFFFFFFEFF9800000002BFFFFFFFFFFFF7F3000000004FFFFFFFFFFFFFBFF860000008FFFFFFFFFFFFFDFFA10000011FFFFFFFFFFFFFFFF810000027FFFFFFFFFFFFFFBFD0200004FFFFFFFFFFFFFFE8FC0000000FFFFFFFFFFFFFFFE5E8200027FFFFFFFFFFFFFFFD93400004BFFFFFFFFFFFFFFFFE62000127FFFFFFFFFFFFFFFFF8C00085FFFFFFFFFFFFFFFFFF60E1C37FFFFFFFFFFFFFFFFFFFC001BFFFFFFFFFFFFFFFFFFFF9FFBFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEDFFE7FFF";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356 .port_a_first_bit_number = 20;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9FFFFFFFFFFFFFFFFFFFFFEEFF1FFFFFFFFFFFFFFFFFFFF7FFFF9FFFFFFFFFFFFFFFFFFBF1551F3FFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356 .mem_init1 = "FFDF387FF5F7FFFFFFFFFFFFFFF78A7FFFFBBFFFFFFFFFFFFFFEF0DBFFFFDCFFFFFFFFFFFFFFDB9AFFFFFFFFFFFFFFFFFFFFFF53BFFFFFFFFFFFFFFFFFFFFC4677FFFFFFE7FFFFFFFFFFFFEACFFFFFFFFF6FFFFFFFFFFFF699FFFFFFFFFFFFFFFFFFFFFFE337FFFFFFFFE5FFFFFFFFFFD866FFFFFFFFFC5FFFFFFFFFFF8CFFFFFFFFFFDAFFDFFFFFFF019FFFFFFFFFFA87FCFFFFFFFB33FFFFFFFDFFABFE81FFFFFFE667FFFFFD7FFA23C03FFFFFCACDFFFFFFDEB7E2FC03FFFFFD99AFFFFFFF66DA9780FFFFFF9333FFFFFFE00CE82007FFFFFF665FFFFFFFE45118017FFFFFB4CFFFFFFFFB7590000FFFFFF699BFFFFFFFE3D80802FFFFFF433BFFFFFFFDFE";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356 .mem_init0 = "48C03FFFFFF466FFFFFFFFE1F24401FFFFFFECCFFFFFFFFFDFB6003FFFFFFD997FFFFFFFF0FC0605FFFFFED337FFFFFFFF7FF9007FFFFFFC67FFFFFFFFFAFED405FFFFFFCCDFFFFFFFFFB7F0C07FFFFFDD99FFFFFFFFFBBF640BFFFFFDF33FFFFFFFFFC3FEC0BFFFFFDA66FFFFFFFFFF9F8407FFFFFF8CEFFFFFFFFFF1FB017FFFFFD59AFFFFFFFFFEEFAC17F9FFFFF32FFFFFFFFFF7F801F9D7FFDA66FFFFFFFFFF8FE00A6A3FFD0CFFFFFFFFFFFF5480F0BFFFF19AFFFFFFFFFFE7DCC0DCFFFF332FFFFFFFFFFF9103B15BFFF267FFFFFFFFFFEB800019FFFF0CFFFFFFFFFFFF6480010FFFF19AFFFFFFFFFFBB240007FFFF333FFFFFFFFFFB7E500027FFD2";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_bit_number = 20;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212 .mem_init3 = "DFFE1FFFFFFFC0000000000FFBFFE1FFFFFFFF0000000001FF7FFC0FFFFFFFFC00000000FFFFFFC1FFFFFFFFF00000003FFFFFF81FFFFFFFFFF000003FFFEFFF80FFFFFFFFFFF8007FFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFBFFC07FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF3FF00FFFFFFFFFFFFFFFFFFFF7FA007FFFFFFFFFFFFFFFFFFF7E801FFFFFFFFFFFFFFFFFFFF7F001FFFFFFFFFFFFFFFFFFFF7C005FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFEC003FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFE0017FFFFFFFFFFFFFFFFFFFFE006FFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212 .mem_init2 = "FFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6939FFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212 .mem_init1 = "FFFFFFFFFFFFFFFFBFFFF9FFFFFFFFFFFFFFFFFF9E00007BFFFFFFFFFFFFFFFFEE0000003FFFFFFFFFFFFFFFFB0000000077FFFFFFFFFFFFFEC0000000C0DFFFFFFFFFFFFFF00000001FC07FFFFFFFFFFFF400000003FF87FFFFFFFFFFFF800000007FFEC7FFFFFFFFFFA00000000FFFFF3FFFFFFFFFF400000001FFFF3BFFFFFFFFFF800000003FFFF0EFFFFFFFFFA000000007FFFE07DFFFFFFFF400000000FFFFC01CFFFFFFFF800000001FFFF8007FFFFFFFE800000003FFFF0003BFFFFFFD000000007FFFE0001FFFFFFFA00000000FFFFC00017FFFFFFC00000001FFFFE00008BFFFFF400000003FFFF007F007FFFFE000000007FFFC1FE1F8BFFFFF80";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212 .mem_init0 = "000000FFFE0F0000F6FFFFD00000001FFF87000001BFFFFF00000003FFE1C0000005FFFFE00000007FFC7000000029FFFA0000000FFF1C00000000FFFFA0000001FFE20000000017FFFC0000003FF8C000000000BFFFC0000007FF100000000003FFF4000000FFE6000077C0001FFF4000001FFC8460463C4002FFF8000003FF10C7F543EA000DFF8000007FE20E3F55583001FFE800000FFCC0EAF065872005FF800001FF9980859BD9E2007FE800003FF23C9C48707F400EFF800007FE41BCC2CED1FB002FE80000FFE00088E1EB3FF003FE80001FFC980C2E05B4FF802FF80003FF93CC8B6A3FC7D8037E80007FF219C59E815D300037E8000FFE400C5CAA";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260 .port_a_first_bit_number = 20;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260 .mem_init2 = "FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFCFFFFFFFFFFFFFFFFFFFFFFDFEFFFFFFFFFFFFFFFFFFFFFFDFF7FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFF8FFF1FFFFFFE7FBFFFFFFFFE7FFFFF9FFFFFF7FBFFFFFFFEFFFFFFFFBFFFFF7FFFFFFFFF7FFFFFFFFEFFFFF7FDFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFF8FFF3FFEFFFF7FFFFFFFFFFE7FFFFFBFFBFFF7FDFFFFFDFF7FFFFFFF7FFFFF7FFFFFFFDFBFFFFFFFFDFFFFF7F9FFFFFFFFFFFFFFFFF7FBFF7FBFFFFFFFFFFFFFFFFFFFDFE";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260 .mem_init1 = "7FBFFFFFFFFFFFFFFFFFEFFFF7F3FFFFFFFFFFFFFFFFFFFFFE7F7FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFEFDFFDFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFFFFDFEFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFD9FFFFFFFFFFFFFFFFFFFFFFF9CFFFFFFFFFFFFFFFFFFFFFFF3F3FFFFFFFFFFFFFFFFFFFFFE7FBFFFFFFFFFFFFFFFFFFFFFEFFCFFFFFFFFFFFFFFFFFFFFFDFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF3FFFFFFFFFFFFFFFFFFFF7FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFDFFFFFFFFFFFFFFFFFFFDFFFFCFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260 .mem_init0 = "FFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFBFFFFE7FFFFFFFFFFFFFFFFFFBFFFFE7FFFFFFFFFFFFFFFFFF3FFFFF7FFFFFFFFFFFFFFFFFF3FFFFF7FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF3FFFFF7FFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF7FFFFFFFFFFFFFFFFFFDFFFFF7FFFFFFFFFFFFFFFFFFDFFFFE7FFFFFFFFFFFFFFFFFFEFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFCFFFFFFFFFFFFFFFFFFFF7FFFCFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFBFFFBFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_bit_number = 20;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFCFFEFFFFFFFFFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFE7F9FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF3F7FFFFFFFFFFFFFFFFFFFFFFBE7FFFFFFFFFFFFFFFFFFFFFF9DFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFF00011FFFFFFFFFFFFFFFFFFFE60010FFFFFFFFFFFFFFFFFFFC400003FFFFFFFFFFFFFFFFFF0200181FFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236 .mem_init0 = "FFFFFFFFFFFFFE07FC380FFFFFFFFFFFFFFFFFC07F1F807FFFFFFFFFFFFFFFF807F1FC03FFFFFFFFFFFFFFFF00FF1FE03FFFFFFFFFFFFFFFF01FE7FF81FFFFFFFFFFFFFFFE07F87FFC0FFFFFFFFFFFFFFFC0FFC7FFF07FFFFFFFFFFFFFF83FF8FFFF83FFFFFFFFFFFFFF07FFCFFFF81FFFFFFFFFFFFFE07FF2FFFFC0FFFFFFFFFFFFFC0FF23FFFFE07FFFFFFFFFFFF81FF61FFFFE03FFFFFFFFFFFF01FBF2FFFFF00FFFFFFFFFFFC03FBF1FFFFF807FFFFFFFFFF807FFF1FFFFFC01FFFFFFFFFE00FDFF1FFFFFE007FFFFFFFF801FBFE0FFFFFF000FFFFFFFC003FFFE1FFFFFF8001FFFFFE0007EFFE1FFFFFFE0001FFFE0000FEFFE1FFFFFFF000000000003F";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284 .port_a_first_bit_number = 20;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284 .mem_init3 = "FFFFFFFFFFFFFFFFF3FFF3FFFFFFFFFFFFFFFFFFFF6FFF3FFFFFFFFFFFFFFFFFFFFF7FF5FFFFFFFFFFFFFFFFFFFF01FF0FFFFFFFFFFFFFFFFFFFFDAFF97FFFFFFFE03FFFFFFFFFA1FFF7FFFFFFFF80F03FFFFFFA97FBBFFFFFFFFC0007FFFFFFECFFE7FFFFFFFFF001FFFFFFFE0FFF7EFFFFFFFFC07FFFFFFFE07FB7FFFF1FFFF001FFFFFFFA47FDDE7FE07FFE0007FFC7FFE45F99EFFE01FF80E01FF83FFA65F1BFFFF80FE03F80FE03FFA61F5AFBFFE0380FFE0380FFFC63F5AC3FFF8001FFF8001FFF043F93A7FFFE007FFFC007FFF443F93A3FFFF00FFFFF01FFFF443F8273FFFC007FFFC007FFF003E00A3FFF0001FFF0101FFE841D308FFFE03C07FC03";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284 .mem_init2 = "C07FC0C3A206FFF80FF01F80FE01FD0070000FF603FF80E03FF80E3007461CFF00FFFE000FFFE00310780107F01FFFF801FFFF8072010C31FF03FFFFC03FFFFC072060000FF00FFFF000FFFF0036021022FF403FFC0407FFC043C02B069FFF01FF01F01FF01F3800200CFFFC07C03FC07C03FF00000C3FFFF0180FFF0100FFD00000004FFF8003FFF8003FFD080008017FFE00FFFFE00FFFD0D003FFFFFFF01FFFFF01FFFD03C000005FFC007FFFC007FFD03500001FFF0381FFF0381FFF00980006FFE0FE07FC0FE07FF00080017FF81FF81F83FF81FF80C6001FF607FFE0607FFE0E7C043001FF01FFFF001FFFF0076041002FF07FFFFC07FFFFC072060000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284 .mem_init1 = "FF03FFFFC03FFFF8072030C31FF00FFFF000FFFF00710580107FF03FFC0F07FFC0E7007461CFFF81FF03F81FF03FF0078000FFFE07C0FFE07C0FFC0C3A206FFFF8183FFF8183FFE841D308FFFFE007FFFE007FFE003E00A3FFFF01FFFFF01FFFF443F8273FFFE00FFFFE00FFFF443F93A3FFF8103FFF8103FFF043F93A7FFF07C0FFF07C0FFFC63F5AC3FFC0FF03FC0FF03FFA61F5AFBFF03FF81F03FF83FFA65F1BFFFE0FFFE040FFFEFFFE45F99EFFFBFFFF803FFFFFFFA47FDDE7FFFFFFFC07FFFFFFFE07FB7FFFFFFFFF801FFFFFFFE0FFF7EFFFFFFFE060FFFFFFFECFFE7FFFFFFFF81F03FFFFFFA9FFBBFFFFFFFF07FFFFFFFFFA1FFF7FFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284 .mem_init0 = "FFFFFFDAFF97FFFFFFFFFFFFFFFFFFF01FF0FFFFFFFFFFFFFFFFFFFFF7FF5FFFFFFFFFFFFFFFFFFFF6FFF3FFFFFFFFFFFFFFFFFFFF3FFF3FFFFFFFFFFFFFFFFFFFEDFFE7FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N30
cyclonev_lcell_comb \VGA_B~16 (
// Equation(s):
// \VGA_B~16_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284~portadataout  & ( 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236~portadataout 
//  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260~portadataout ))))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260~portadataout ))))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260~portadataout ))))) ) ) 
// )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a212~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a260~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a236~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a284~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~16 .extended_lut = "off";
defparam \VGA_B~16 .lut_mask = 64'h220A770A225F775F;
defparam \VGA_B~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N30
cyclonev_lcell_comb \VGA_B~44 (
// Equation(s):
// \VGA_B~44_combout  = ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (((\VGA_B~16_combout ))) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308~portadataout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332~portadataout ))))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356~portadataout  & !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]))))) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a332~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a308~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a356~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(!\VGA_B~16_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~44 .extended_lut = "on";
defparam \VGA_B~44 .lut_mask = 64'h0F0F330F0F0F5500;
defparam \VGA_B~44 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 20;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = "03F8367FFFFFFFF40180041FFE3F83FEFFFFFFFF811C00C1F843E00017FFFFFFF05308003FFE3C00006FFFFFFC047EC003FFE28000017FFFFFA187F6083FFE0400600BFFFFFC10FFA003FFE0805FA05FFFFF400FFC0C3F7E002C0283FFFFF420FEB041FF8007000C17FFFF460FBC041FFE003800407FFFF800FFF861FF0000200303FFFF000FBF850FE8000080187FFFF800FBF808FD80000A0083FFFF460FFC00B440000020002FFFFC20FEB001040002014061FFFFC00FFF0000000B300D001FFFFC10FFA00000009E60F430FFFFE187F200000061F907C00BFFFE0C7E400000043FD07E90FFFFF01A3800200083FE03FB07FFFE8082001A00187FF03FE87F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = "FF90000009620007F5C3FF47FFF40000021FB0107FF83FE03FFF80000043FD8107FF800002FFE00600043FE8107DF000001FF804900083FFC107FF800009FFC1CC20183F88107FE8001FFFE011FA0007FFC007FBC3FA7FFE821FD8007FFC083FE07DFFFFE0C3FE8007FF80C3FC8BFFFFFF003FF0007EF4023FB0FFFFFFF183F6C007FFC011F61FFFFFFE183EF0183F900071C2FFFFFFC007EFE003FE0003D03FFFFFFE007FFA043FE0000005FFFFFFC003EFA061FC0000017FFFFFFD183FF8031F4000004FFFFFFFD083FD80068000000FFFFFFFFD003FFC003D0003A03FFFFFFFF043FE00000000E287FFFFFFFF861FD8000000E3C43FFFFFFFF831F3000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = "145F61FFFFFFFF80688000000187F91FFFFFFFFA0328000000107FC0FFFFFFFFE000001708030FFE8FFFFFFFFC0000033C4000FDF0FFFFFFFD000000C3F6020FFE0FFFFFFFA00000087F9020FFF0BFFFFFF403A00007FD020FFF0BFFFFFE80E280307FF820FFF0FFFFFFC063C4000FFF000FED0FFFFFFC143F6000FDF830FFE0FFFFFFA187F9020FFF8107FC17FFFFFA107FC020FFF8187FA1FFFFFFC30FFE820FDE80C3F20FFFFFF400FDF000FED0073CC0FFFFFF420FFE0307FF8016407FFFFFFC20FFE0007FD0C0840BFFFFFFC20FFF0087FB1200017FFFFFF420FFF00C3F40C0001FFFFFFF400FED8073E82F6019FFFFFFFC30FFE001D383FBFE7FFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = "E107FC0C03A01FF33FFFFFFFFA187F81200007FFFFFFFFFFFFC0C1F20C00027FFFFFFFFFFFFE073CC0F6009FFFFFFFFFFFFFE816005F9FEFFFFFFFFFFFFFFFC0040BFF35FFFFFFFFFFFFFFFE00017FFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFF6019FFFFFFFFFFFFFFFFFFFFFBFE7FFFFFFFFFFFFFFFFFFFFFF33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8DFFFFFFFFFFFFFFFFFFFFFCDADDFFFFFFFFFFFFFFFFFFFFFBFF67FFFFFFFFFFFFFFFFFFE3FFFE3FFFFFFFFFFFFFFFFFF9FFFFFF7FFFFFFFFFFFFFFFFF9FFFFFF5F";
// synopsys translate_on

// Location: M10K_X38_Y52_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 20;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = "F1F77FFFFFFFFFFFFFFFFFFD7FFF4FFFFFFFFFFFFFFFFFFFF07F37FFFFFFFFFFFFFFFFFFFFDA11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFD03FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFBFFFFFFFFFF803FFFFFFFFFFF1FFFFFFFFFFC01FFFFFFFFFFE1F0F4E5FFFF403FFFFFFFFFFE39C7E0F6FFF407FFFFFFFFFFE36200001DFFC03FFFFFFFFFFE72075E5C3FFC07FFFFFFFFFFE747FFFF084F80FFFFFFFFFFFE";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = "7A3FFFFFD13C3FFFFFFFFFFFE3FFFFFFFE4483FFFFFFFFFFFE3FFFFFFFFF107FFFFFFFFFFFE1FFFFFFFFF00FFFFFFFFFFFFF0FFFFFFFFFC17FFFFFFFFFFFF87FFFFFFFDC1FFFFFFFFFFFFFC7FFFFFFEC18FFFFFFFFFFFFFE7FFFFFFF1B8BFFFFFFFFFFFFFFFFFFFF86FC7FFFFFFFFFFFFFFFFFFFA27F82FFFFFFFFFFFFFFFFFFF4BFFC1FFFFFFFFFFFFFFFFFFD0FFFC0BFFFFFFFFFFFFFFFFFE7FFF407FFFFFFFFFFFFFFFFF03FFFC03FFFFFFFFFFFFFFFFD2FFFFC02FFFFFFFFFFFFFFFFA5FFFFC01FFFFFFFFFFFFFFFF4BFFFF401FFFFFFFFFFFFF3FF97FFFFC00FFFFFFFFFFFFE7FE3FFFFF800FFFFFFFFFFFF8FFC5FFFFFE00FFFFFFFFFFFF1FE8FFFFFFE";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = "00FFFFFFFFFFFC7FFDFFFFFFF01FFFFFFFF7FE0FFD9FFFFFFF80FFFFFFFE0003FF91FFFFFFF40FFFFFFFF001FFF47FFFFFFFA3FFFFFFFFFFFFFE8BFFFFFFFE3FFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFBFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFF3F7FFFFFFFFFFFFFFFFFFFFFF1EBFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 20;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140 .mem_init3 = "FFFFFFFFFFFFFFFFFFEA7FFD7FFFFFFFFFFFFFFFDFF06B3FF5FFFFFFFFFFFFFFFBF8FF8E7F9FFFFFFFFFFFFFFFBFB77CCDFD7FFFFFFFFFFFFFFFEFF68AB7F9FFFFFFFFFFFFFE7F3ADF7FDF9FFFFFFFFFFFFFEFB6C1764AFE3FFFFFFFFFFFFFF3D7DD5AA9FBFFFFFFFFFFFFDFD9D7A8BBFFAFFFFFFFFFFFF9EB37BA22BA7F6EFFFFFFFFFFDFFE66EC31ABF193FFFFFFFFF3FC3EF34F775FF0CFFFFFFFFF3EFDFA7B9F86FC4F7FFFFFFFF7FBF895FF53FFFD75FFFFFFFF7E72E038E07D7F9FDFFFFFFFF3FBBB5329FF37FA27FFFFFFFF3FF59594C13C7FE8FFFFFFFFFFC6CEBDB9EDF7FE0FFFFFFFFF3DFAD3C2C9B57D7FFFFFFFFFFBDC9CCC2773FF8FFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140 .mem_init2 = "FF3DF89AFDACFEF7FFFFFFFFFFFBDC945C7C3C5EFFFFFFFFFFFF3BDE68EC2F9FFFFFFFFFFFFFF3E669419D5A7FFFFFFFFFFFFFFF045A1091E7CFFFFFFFFFFFF993B901EA51FEFFFFFFFFFFFF990DD69759F7FFFFFFFFFFFFFB979DACDF1A7BFFFFFFFFFFFFCF6A139CB4F79FFFFFFFFFFFFFFBFF2EE6BBF3FFFFFFFFFFFFEFD2EBDF7DCFBFFFFFFFFFFFFEFB27E00EEBFFFFFFFFFFFFFFFF9B4DE6EFFFDFFFFFFFFFFFFE7DA7CAF57BE93FFFFFFFFFFFF7D865B9BFFFD5FFFFFFFFFFFF3F47DC5E6FC11FFFFFFFFFFFFDF3D6875BFC8BFFFFFFFFFFFF9F73E6F37F9457FFFFFFFFFFFEFEFE7FDFF5A0FFFFFFFFFFFFF7C6B7CDBE0801FFFFFFFFFFFF7F8D3EE7";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140 .mem_init1 = "E800BFFFFFFFFFFFFFF1BB50FE0C81FFFFFFFFFFFF9F9B76FFC0601FFFFFFFFFFFFDFE76CFF001817FFFFFFFFFFFE7FE57FF000017FFFFFFFFFFFF3FFFFFC00000BFFFFFFFFFFFF9FFFFFC60000FFFFFFFFFFFFFD3FFFEB08F405FFFFFFFFFFFFF33F22010FE24FFFFFFFFFFFFFBB3120003F80FFFFFFFFFFFFF441918000FC07FFFFFFFFFFFFDC0C0D000FFF7FFFFFFFFFFFFDC040FE001FD7FFFFFFFFFFFFC0080BFC00FFBFCFFFFFFFFFFC7A000FE80FF928CFFFFFFFFFC800003FE67FB2FEFFFFFFFFFC8000017FFFFFE7EFFFFFFFFF8800001AFFFFFEF1FFFFFFFFF08023800FFFFFFE1FFFFFFFFF8807FFC0FFFFFE1FFFFFFFFFF0C03FFFFBEB9F0E7FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140 .mem_init0 = "FFFFFFF8001FFFFF40AB7EFFFFFFFFFFC300FFFFE5FB7CFFFFFFFFFFFE880FFF41FDBABFFFFFFFFFFFE0403FFCBF3BE7FFFFFFFFFFFE0B20BFF75FA8FFFFFFFFFFFFE80400C061F51FFFFFFFFFFFFC0E0000013EE5FFFFFFFFFFFFD70000001FBCBFFFFFFFFFFFFE80000007DFC7FFFFFFFFFFFFE0800004F9B6FFFFFFFFFFFFFEC000F1FF79EFFFFFFFFFFFFFF407FFFFC7D9FFFFFFFFFFFFFFE03FFFFAD1FFFFFFFFFFFFFFFB07FFFFE8EFFFFFFFFFFFFFFFC42FFFFA2DFFFFFFFFFFFFFFFC30DFFFFBBFFFFFFFFFFFFFFFE140FFDFD7FFFFFFFFFFFFFFFFC901F07DFFFFFFFFFFFFFFFFF8B0003D2FFFFFFFFFFFFFFFFFE8000FD7FFFFFFFFFFFFFFFFFFAF";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 20;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188 .mem_init3 = "C7B58003FE8001FFE9005BC203C300C03FF8003FFC1DE01C25A8411C03FE8007FF93DF2CDF7AFDFFC037F800FFF20C6F4BCFFF927C03FF801FFF00000E03FFF8E0402FF803FFE40611607FFF9D8003FF007FFE07718A0FFFF900002FF40FFFC07B09C1FFFFEB200AFF41FFF901023C3FFFF6F7806FF43FFF802A0DCFFFFFD3F805FFC7FFF20281F7FFFFEB0C007FFCFFFF00703B7FFFFD082015FF8FFFE007A45FFFFFA1F300FFFEFFFE00034BFFFFF4BFF00BFFEFFFE00F1CFFFFFFFC3C02FFFC7FFC001C07FFFFFE03C01FFFC7FFC003E87FFFFDE06005FFFF7FF00024C7FFFF9FE7C03FFFE7FE001421FFFFF190100BFFFE3FC0014257FFFE0293E07FFFEB";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188 .mem_init2 = "F80019043FFFC248BC17FFFFBF0201FDCFFFFCC30F00FFFFF9E0003F7FBFFFFA40202FFFFFDC0003C267FFFFFE02017FFFF900003CDFDFFC9F0A383FFFFFD80003C3B1FFFF783FCAFFFFFC80003C2F5FFD19A1195FFFFFCC0403F4CDFF7CE1100FFFFFFEC0401FD11FE9827081FFFFFFE40401FE2DFD01819C77FFFFFFE0401F881FE6D511CA7FFFFFFB0401F10FF66939094FFFFFFFF0400FFA646001F02BFFFFFFFF8400FF441CA33B85BFFFFFFFC80007FD09FEBC38B7FFFFFFFED2007F3A23F57115FFFFFFFFFF2003E1F0AFDF019FFFFFFFFF2A001E1F70FC30B7FFFFFFFFFE1000FBFF4342177FFFFFFFFFF100037FC40000DFFFFFFFFFFE90000FFC00";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188 .mem_init1 = "00B3FFFFFFFFFFFA800010400006FFFFFFFFFFFFD40000000005DFFFFFFFFFFFFFA00000000133FFFFFFFFFFFFFD000000004DFFFFFFFFFFFFFF68000000139FFFFFFFFFFFFFFDA0000004FFFFFFFFFFFFFFFFCD8000027DFFFFFFFFFFFFFFFFF600031DFFFFFFFFFFFFFFFFFDC7FE1FFFFFFFFFFFFFFFFFFFEFC03F4FFFFFFFFFFFFFFFFFFFD7FF0FFFFFFFFFFFFFFFFFFFFFD0AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFF0FFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188 .mem_init0 = "FFFFFFFFFFFFFF83FCFFFFFFFFFFFFFFFFFFFFFFFF43FFFFFFFFFFFFFFFFFFFE017C7FFFFFFFFFFFFFFFFFFF400FC3FFFFFFFFFFFFFFFFFFE0787C3FFFFFFFFFFFFFFFFFFF084347FFFFFFFFFFFFFFFFFFE17A147FFFFFFFFFFFFFFFFFFF1FF00BFFFFFFFFFFFFFFFFFFF1FE007FFFFFFFFFFFFFFFFFFD1FF807FFFFFFFFFFFFFFFFFFF1FE817FFFFFFFFFFFFFFF503E17F82FFFFFFFFFFFFFFFD60DE1FF83FFFFFFFFFFFFFFF800178EF01FFFFFFFFFFFFFFEC000583C07FFFFFFFFFFFFFFD00602C0017FFFFFFFFFFFFFFE026C10002FFFFFFFFFFFEFEFA0E6709C83FFFFFFFFFFE302B408FC87F03FFFFFFFFFFC80018507E47FC7FFFFFFFFFFA0002861FF";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N33
cyclonev_lcell_comb \VGA_B~17 (
// Equation(s):
// \VGA_B~17_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188~portadataout  & ( 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140~portadataout  
// & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164~portadataout )))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164~portadataout )))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164~portadataout )))) ) ) 
// )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a140~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a188~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~17 .extended_lut = "off";
defparam \VGA_B~17 .lut_mask = 64'h0A225F220A775F77;
defparam \VGA_B~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 20;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFE737FFF9FFFFFFFFFFFFFFFFF60320683FFFFFFFFFFFFFFFFF000E7D87FFFFFFFFFFFFFFFE400097EC9FFFFFFFFFFFFFFFCC30077F5EFFFFFFFFFFFFFFFF8400153EBFFFFFFFFFFFFFFE607000CCBFFFFFFFFFFFFFFFCC0100189FFFFFFFFFFFFFFFFFC000036FFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = "FF8000003BFFFFFFFFFFFFFFFFFB00000B3FFFFFFFFFFFFFFFFF79000077FFFFFFFFFFFFFFFFF7041C02FFFFFFFFFFFFFFFFFC6001005FFFFFFFFFFFFFFFFFCF03000BFFFFFFFFFFFFFFFFF9B038007FFFFFFFFFFFFFFFFF4E00082FFFFFFFFFFFFFFFFBF9C000B1FFFFFFFFFFFFFFFF3C9C000E3FFFFFFFFFFFFFFFF3FB8101C7FFFFFFFFFFFFFFFE1938107EFFFFFFFFFFFFFFFFEDB30007DFFFFFFFFFFFFFFFFEDE3000FBFFFFFFFFFFFFFFFFCDE7070F3FFFFFFFFFFFFFFFFDDCE038F7FFFFFFFFFFFFFFFFDE0E030EFFFFFFFFFFFFFFFFFDF9C0F1EFFFFFFFFFFFFFFFFFD79C1F1FFFFFFFFFFFFFFFFFFD69C1F1DFFFFFFFFFFFFFFFFFC8901F79FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = "FFFFFFFFFFFCDB03C7BFFFFFFFFFFFFFFFFFC1303E7BFFFFFFFFFFFFFFFFFFD700EF7FFFFFFFFFFFFFFFFFED708F77FFFFFFFFFFFFFFFFFDD710FF7FFFFFFFFFFFFFFFFF9D600FF7FFFFFFFFFFFFFFFFFA1718FEFFFFFFFFFFFFFFFFFF8BE00FEFFFFFFFFFFFFFFFFFFBBE00FEFFFFFFFFFFFFFFFFFFAAE0CFEFFFFFFFFFFFFFFFFFFB3E05FFFFFFFFFFFFFFFFFFFFB2E07FFFFFFFFFFFFFFFFFFFFB2E07FFFFFFFFFFFFFFFFFFFFB2C07FFFFFFFFFFFFFFFFFFFFB2C07FFFFFFFFFFFFFFFFFFFFB2C07FFFFFFFFFFFFFFFFFFFFB2C07FFFFFFFFFFFFFFFFFFFFB2C07FFFFFFFFFFFFFFFFFFFFB2401FFFFFFFFFFFFFFFFFFFFB2401FFFFFFFFFFFFFFFFFFFF8";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "F02FFFE000000000107FFFFFFE09FFF8000000000183FFFFFFC07FFE00000000000C3FFFFFF06FFF80000000000043FFFFFE01FFE00000000000020FFFFFC1FFF000000000000030FFFFF83FFF000000000000010FFFFF81FF80000000000000107FFFF03FF80000000000000083FFFF03FF000000000000000C3FFFE07FC00000000000000041FFFC2FF000000000000000043FFFC0FE000000000000000003FFF85FE000000000000000020FFFC5FC000000000000000031FFF87F8000000000000080001FFF87F8000000000000340010FFF8BE00000000000004200107FF03E0000000000000820010FFF83E0000000000000020008FFF0FC00000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "010000087FF0FC00000000000010C00007F1838000000000000218000C3F003000000000000000000083E10B8000000000000230000C3830700000000000004100004707830000000000000600000060F810000000000000400000000FC40000000000000460001C01F80000000000000002000C80FFE00000000000000423F1802FFE1000000000000040210007FFE0000000000000000000007FFE3000000000000040000003FF82000000000000001000001FFC6000000000000043B07A00FF80000000000000040181EC0FF80000000000000060109FF03F04000000000000041000FE03F04000000000018023211FFC1F0800000000003C0002107FE1F8";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "000000000003C020A007FE0F0800000000003C010C003FE070800000000003C0102203FF078000000000003C0000201FF830000000000003C0080201FFC38C00000000003E0042200FF878400000000001E0034000FFC78000000000001E00080007FC3C600000000001F00020007FC18600000000000F00021003FC1C000000000001F80000003FC3C300000000000780010001FC1E1800000000007C0008400FC1F0800000000003E0008201FC3F0000000000001F00041007C7F8200000000001F80040807C7F8100000000000F8003000387FC080000000000380018103C3FE0C000000000000F00800187FF04000000000001F80400187FFC0800000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "001F80C00087FFE0400000000001F81860187FFF0500000000001F8007800FFFF0180000000000F0007C00FFFF80600000000000041FF01FFFFF0080000000000003FFC1FFFFF0020000000000207FFFBFFFFFC01800000000040FFFFFFFFFFF00E000000001C1FFFFFFFFFFFC0180000000701FFFFFFFFFFFE0090000001403FFFFFFFFFFFF801E00000D01FFFFFFFFFFFFFE000F801EC03FFFFFFFFFFFFFFA00110A800FFFFFFFFFFFFFFFEC00000003FFFFFFFFFFFFFFFFE8000001FFFFFFFFFFFFFFFFFFF000017FFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 20;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "2405FFFFFFFFFFFFFFFFFFFF82E0DFFFFFFFFFFFFFFFFFFFF82E0FFFFFFFFFFFFFFFFFFFFF82E09FFFFFFFFFFFFFFFFFFFF8A601FEFFFFFFFFFFFFFFFFFF9E609FEFFFFFFFFFFFFFFFFFF9E701FFFFFFFFFFFFFFFFFFFFAE701FFFFFFFFFFFFFFFFFFFFE67017FFFFFFFFFFFFFFFFFFFF27077FFFFFFFFFFFFFFFFFFFFC700FFFFFFFFFFFFFFFFFFFFC0709FFFFFFFFFFFFFFFFFFFFCD709BFFFFFFFFFFFFFFFFFFFC938CFFFFFFFFFFFFFFFFFFFFD1387FFFFFFFFFFFFFFFFFFFFF23C7FFFFFFFFFFFFFFFFFFFFDBBC5FFFFFFFFFFFFFFFFFFFFFC1C0FFFFFFFFFFFFFFFFFFFFFD1C0FFFFFFFFFFFFFFFFFFFFED5C0FFEFFFFFFFFFFFFFFFFFED5C03FFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "FFFFFFFFFFFFE18C01FF7FFFFFFFFFFFFFFFFE1B6007F7FFFFFFFFFFFFFFFFF3EE00FFBFFFFFFFFFFFFFFFFF3D600BFBFFFFFFFFFFFFFFFFFFF700BF9FFFFFFFFFFFFFFFFFFEB801FFFFFFFFFFFFFFFFFFFFF3C01FCFFFFFFFFFFFFFFFFFFF9C00FDFFFFFFFFFFFFFFFFFFFBC00F97FFFFFFFFFFFFFFFFFFCE7474FFFFFFFFFFFFFFFFFFFF77E2CFFFFFFFFFFFFFFFFFFFFFBE3CFFFFFFFFFFFFFFFFFFFF9FE1CBFFFFFFFFFFFFFFFFFFF9FF2CBFFFFFFFFFFFFFFFFFFFCFFFEFFFFFFFFFFFFFFFFFFFFFFFF2DFFFFFFFFFFFFFFFFFFFF5FF0FFFFFFFFFFFFFFFFFFFFFEE62FFFFFFFFFFFFFFFFFFFFFEC52AFFFFFFFFFFFFFFFFFFFFF440CFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "FFFFFFD03BFFFFFFFFFFFFFFFFFFFFFF3EBFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "FFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFE3F8BFFFFFFFFFFFFFFFFFFFF47FC3FFFFFFFFFFFFFFFFFFE0E000E3FFFFFFFFFFFFFFFFFB70A0A0E7FFFFFFFFFFFFFFFF5907F878C3FFFFFFFFFFFFFFE647FFFE43BFFFFFFFFFFFFFFB8BFFFFFEA6FFFFFFFFFFFFFFB2FFFFFFF89AFFFFFFFFFFFFC43FFFFFFFF469FFFFFFFFFFFABFFFFFFFFFC1BFFFFFFFFFFFF1FFFFFFFFFF063FFFFFFFFFF2BFFFFFFFFFFC1D7FFFFFFFFF57FFFFFFFFFFF3367FFFFFFFE8FFFFFFFFFFFFE0EBFFFFFFFB5FFFFFFFFFFFFFA187FFFFFFB7FFFFFFFFFFFFFE477FFFFFF2BFFFCAD3FFFFFFFD4DFFFFFFC7FFF500F7FFFFFFF837FFFFF5FFFD1FF84FFFFFFFE9BFFFFFAFF";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 20;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "F8600727FFFFFFF96FFFFCBFFF183C4E5FFFFFFFE31FFFF1FFEB7ACDBB7FFFFFFF6BFFFF7FFC487F9ACBFFFFFFFC7FFFD3FF8B9FFF8B5FFFFFFFE37FFCBFFDBBFFFB98FFFFFFFF17FFEFFF13CDAFF6D7FFFFFFFA9FF2FFF27E181FE63FFFFFFFDFFF37FEAFFFF97D37FFFFFFFF5FF07FE5FFFFF7ED1FFFFFFFEBFF97FF5FFFFF9EABFFFFFFFFAFF07FF5FFFFFE24BFFFFFFFF6FF4FFC6FFFFFF28AFFFFFFFF580DFFC7FFFFFFBF0FFFFFFFF180DFFC7FFFFFFBF0FFFFFFFF1804FFC6FFFFFFE8AFFFFFFFF58007FF5FFFFFFE4BFFFFFFFF6FF97FF5FFFFFFFABFFFFFFFFAFF07FE5FFFFFFFD1FFFFFFFEBFF37FEAFFFFFFF37FFFFFFFF5FF2FFF27FFFFFE63FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "FFFFFDFFFEFFF13FFFFFAD7FFFFFFFA9FFCBFFDBFFFFF98FFFFFFFF17FFD3FF8BFFFFCB5FFFFFFFE37FFF7FFC4BFFF2CBFFFFFFFC7FFFF1FFEB7FF9BB7FFFFFFF6BFFFCBFFF183C4E5FFFFFFFE31FFFFAFFF8600727FFFFFFF96FFFFF5FFFD1FF84FFFFFFFE9BFFFFFC7FFF500F7FFFFFFF837FFFFF2BFFFCAD3FFFFFFFD4DFFFFFFB7FFFFFFFFFFFFFE477FFFFFFB5FFFFFFFFFFFFFB187FFFFFFE8FFFFFFFFFFFFE0EBFFFFFFFF57FFFFFFFFFFF3367FFFFFFFF2BFFFFFFFFFFC1D7FFFFFFFFFF1FFFFFFFFFF063FFFFFFFFFFABFFFFFFFFFC1BFFFFFFFFFFFC43FFFFFFFF469FFFFFFFFFFFFB2FFFFFFF89AFFFFFFFFFFFFFB8BFFFFFEA6FFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "E647FFFE43BFFFFFFFFFFFFFFF5907F878C3FFFFFFFFFFFFFFFB70A0A0E7FFFFFFFFFFFFFFFFE0E000E3FFFFFFFFFFFFFFFFFFF47FC3FFFFFFFFFFFFFFFFFFFFE3F8BFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFF000017FFFFFFFFFFFFFFFFFE80000017FFFFFFFFFFFFFFFEC00000003FFFFFFFFFFFFFFFA000CF0000FFFFFFFFFFFFFFE003E1F86C03FFFFFFFFFFFFF8008FFFFE501FFFFFFFFFFFFE0007FFFFFC403FFFFFFFFFFFC013FFFFFFF901FFFFFFFFFFF001FFFFFFFFE01FFFFFFFFFFC007FFFF87C3FE0FFFFFFFFFF001FFFF20000BC07FFFFFFFFF027FFFA000001683FFFFFFFF805FFFD0000000280FFFFFFFF01BFFF000000000A07FFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N3
cyclonev_lcell_comb \VGA_B~18 (
// Equation(s):
// \VGA_B~18_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92~portadataout ) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68~portadataout ))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92~portadataout  & \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68~portadataout ))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~18 .extended_lut = "off";
defparam \VGA_B~18 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \VGA_B~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N0
cyclonev_lcell_comb \VGA_B~19 (
// Equation(s):
// \VGA_B~19_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \VGA_B~44_combout  ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \VGA_B~44_combout  ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a 
// [2] & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \VGA_B~17_combout  ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \VGA_B~18_combout  ) ) )

	.dataa(!\VGA_B~44_combout ),
	.datab(!\VGA_B~17_combout ),
	.datac(!\VGA_B~18_combout ),
	.datad(gnd),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~19 .extended_lut = "off";
defparam \VGA_B~19 .lut_mask = 64'h0F0F333355555555;
defparam \VGA_B~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y23_N1
dffeas \VGA_B[4]~reg0 (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_B~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_G[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[4]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 21;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = "03F826FFFFFFFFF4018007FFFE2F83FDFFFFFFFE80F8007FF842F0001FFFFFFFD03F180FFF783E00007FFFFFFE0FFEC0FFFFC3800001FFFFFFA0FFF60FFFFC1C00600BFFFFFC1FFF80FFFFC08060605FFFFF43FFFC07FF780033FD82FFFFF43FFE607FFF8004FFF417FFFFC3FFBD07FFFE0037FFA0BFFFF07FFBF83FFF00005FFD03FFFF07FFFE87FFE000017FE85FFFF07FFBF81FFC80000DFF03FFFFC3FFFF007C4000003FFC2FFFF43FFFA000F4000201BFA1FFFF43FFFF00000007200EFE17FFFC1FFF80000001FE20FBD0FFFFA0FFF60000003FFB07FF0BFFFE07FEC0000007FFC07F60FFFFF03E28002000FFFE03FC87FFFF807A007B000FFFF83FF07F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = "FF9000001F6601FFF6C3FFC7FFFC000003FFB01FFFF03FE03FFF8000007FFD81FFDF000003FFE006000FFFE01FFFF800003FF803A000FFFFC1FFFF80000DFFC0FC600FFFF81FFEE8001E3FF83FFA01FFFF81FFFBC3F8BFFF87FFD81FFFF80FFFE023FFFFF07FFE01FFFFC07FFD8FFFFFFF0FFFF01FFFF807FFB0FFFFFFF0FFF181FFFF803FF617FFFFFC0FFEF40FFF9000F142FFFFFFC1FFFFE0FFFE8000103FFFFFFE1FFFFA07FFE0000007FFFFFFC1FFEFE03FFC0000017FFFFFFF0FFFF401FF4000006FFFFFFFD0FFFB800F8800000FFFFFFFFD0FFFFC00010000203FFFFFFFF07FFE00000001E285FFFFFFFE83FFC8000000BFCC3FFFFFFFF81FF1000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = "1FDF61FFFFFFFFC0F880000000FFFB1FFFFFFFFA00C80000001FFFC07FFFFFFFE000000F2801FFFF8FFFFFFFFC000003FCC03FFDF0BFFFFFFF0000007FF603FFFF0FFFFFFFA000000FFFB03FFBE0FFFFFFF4002001FFFC03FFBE0FFFFFFF81E2801FFFF83FFFE0FFFFFFD03FCC03FFEF03FFFF0BFFFFFC1FFF603FFFF01FFFF0FFFFFFA0FFFB03FFFF01FFFC1FFFFFFE1FFFC03FFFF00FFF81FFFFFFC1FFFF83FFFE007FF60FFFFFFC3FFDF03FFFD003FC42FFFFFF43FFFF01FFFF800E607FFFFFFC3FFBF01FFFC0C0840BFFFFFFC3FFBE00FFFB1600017FFFFFF43FFFE007FF41D0003FFFFFFFC3FFFF803FE82E6019FFFFFFFC1FFFF000F283FBFF7FFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = "E1FFFC0C00207FFB7FFFFFFFFA0FFFA160000BFFFFFFFFFFFFC07DF60D0002FFFFFFFFFFFFFD03FC42E600DFFFFFFFFFFFFFE80E207FBFE7FFFFFFFFFFFFFF40040BFF4FFFFFFFFFFFFFFFFA00017FFFFFFFFFFFFFFFFFFFD0003FFFFFFFFFFFFFFFFFFFFE6019FFFFFFFFFFFFFFFFFFFFFBFF7FFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF9FFFFFFFFFFFFFFFFFFFFFEE8CBFFFFFFFFFFFFFFFFFFFF3FFFEBFFFFFFFFFFFFFFFFFFFBFFFF8FFFFFFFFFFFFFFFFFFEFFFFFC3FFFFFFFFFFFFFFFFFBFFFFFF1F";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 21;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189 .mem_init3 = "2A6700037F7FFFFFE007E9CFFC78C2C037F7FFFFFC01DD0C32DF91DC037E7FFFFF802EE85E85023FC03FE7FFFFF003B703D000667C03FF7FFFFF003E4A00000780403FF7FFFFE006F1600000618003FFFFFFFE007BCA00000670802FF3FFFFC0046BC00000386003FFBFFFF800FCBC00000D07806FF3FFFF8025FFC0000023F807FFBFFFF0028BF000001384007FFBFFFF000836800003F04007FFBFFFE00047E000007E2B00DFFDFFFE0000BC00000F3FF00FFFDFFFE00FFC000000FFC000BFFFFFFC0003F800001E5C001BFFFFFFC00011800001E1E001FFFCFFF00007B800001FF7C03FFFFFFE00105E000001CFE003FFFFFFC00101400000124C007FFFF7";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189 .mem_init2 = "F8001833C000001B8007FFFFFF0001FC000000C3EF00FFFFFFE0003F0C00007E8FA00FFFFFBC0003C304000FFFBC01BFFFFF00003CC260028EFEC037FFFFF80003E0C6001F67B803FFFFFD8000381960031FDD006FFFFFFC0003EE2600DC7EE00DFFFFFEC0001FDC601D8DB701FFFFFFFC0001FC0603F93DA03FFFFFFF60001F81601CBBF003FFFFFFFF0001F02409CEF6006FFFFFFFF0000FFE1B1E6D800FFFFFFFFF8000FFCC9947D801FFFFFFFFF80007FB983272003FFFFFFFFFC0007FBB3F390007FFFFFFFFFE0003E3F2631801DFFFFFFFFFE0001E5F6030003BFFFFFFFFFE0000FBFF030007FFFFFFFFFFD000037FD40000DFFFFFFFFFFE80000FFC00";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189 .mem_init1 = "003FFFFFFFFFFFFA0000104000077FFFFFFFFFFFD00000000001DFFFFFFFFFFFFF80000000003BFFFFFFFFFFFFFC000000000EFFFFFFFFFFFFFF6000000003BFFFFFFFFFFFFFFB80000000F7FFFFFFFFFFFFFFDC0000007DFFFFFFFFFFFFFFFFF000001E7FFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFBFFFAFFFFFFFFFFFFFFFFFFFFF9F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189 .mem_init0 = "FFFFFFFFFFFFFFB3FCFFFFFFFFFFFFFFFFFFFFDFEF43FFFFFFFFFFFFFFFFFFFA017C7FFFFFFFFFFFFFFFFFFFC00FC7FFFFFFFFFFFFFFFFFFE8785C7FFFFFFFFFFFFFFFFFFE0FC3C7FFFFFFFFFFFFFFFFFFF1FA0C3FFFFFFFFFFFFFFFFFFD1FF00BFFFFFFFFFFFFFFFFFFF0FE00BFFFFFFFFFFFFFFFFFFD0FE807FFFFFFFFFFFFFFFFFFD1FF817FFFFFFFFFFFFFFFBEFF1FF83FFFFFFFFFFFFFFFCE0FE17F83FFFFFFFFFFFFFFFE001A8AF07FFFFFFFFFFFFFFFC000783C0BFFFFFFFFFFFFFFF00603C001FFFFFFFFFFFFFFFE01F416003FFFFFFFFFFFDF9FE07E509C83FFFFFFFFFFFF03341FFD87C83FFFFFFFFFFD800707F7EC5F45FFFFFFFFFFA000283FFF";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 21;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = "F00BFFFFFFFFFFFFFFFFFFFE00005FFFFFFFFFFFFFFFFFFFE6003BFFFFFFFFFFFFFFFFFFFFF20BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFD01FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFF8E3FFFFC03FFFFFFFFFFFFFEBE0F3FFFC07FFFFFFFFFFFFCA000019FFC07FFFFFFFFFFFFA073F9C33FC07FFFFFFFFFFFF46BFFFA84F80FFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = "FB7FFFFFD1383FFFFFFFFFFFFFFFFFFFFFC4C3FFFFFFFFFFFFFFFFFFFFFF147FFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFCC1FFFFFFFFFFFFFFFFFFFFFE418FFFFFFFFFFFFFFFFFFFFFF1A8FFFFFFFFFFFFFFFFFFFFF84F85FFFFFFFFFFFFFFFFFFFA27F82FFFFFFFFFFFFFFFFFFF49FFC17FFFFFFFFFFFFFFFFFD07FFC0FFFFFFFFFFFFFFFFFFA7FFFC07FFFFFFFFFFFFFFFFF07FFF401FFFFFFFFFFFFFFFFF3FFFF403FFFFFFFFFFFFFFFFE5FFFF401FFFFFFFFFFFFFFFFCFFFFFC00FFFFFFFFFFFFFFFF9FFFFFC00FFFFFFFFFFFFFFFE3FFFFF800FFFFFFFFFFFFFFFC7FFFFFA00FFFFFFFFFFFFFFFCBFFFFFC";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = "00FFFFFFFFFFFFFFFDFFFFFFF00FFFFFFFFFFFFFFE8FFFFFFF81FFFFFFFFFFFFFFF1FFFFFFFC0FFFFFFFFFFFFFFC7FFFFFFFE2FFFFFFFFFFFFFFCFFFFFFFFE3FFFFFFFFFFFFFFD7FFFFFFFF7FFFFFFFFFFFFFE9FFFFFFFFFDFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 21;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141 .mem_init3 = "FFFFFFFFFFFFFFFEFFFF7FFEFFFFFFFFFFFFFFFFCFF67BFFFBFFFFFFFFFFFFFFFDFFBDFE7F8FFFFFFFFFFFFFFF7FD7DDD7FFFFFFFFFFFFFFFFEFF9DF9FBFF9FFFFFFFFFFFFFE7FFE72E2FFFFFFFFFFFFFFFFFFF7FFB76B7EFFFFFFFFFFFFFCFB6D90773FF9FFFFFFFFFFFF9FDF5FEFBEEFCFEFFFFFFFFFF9FFBD16DF5DFE7EFFFFFFFFFF9FDFE0485F6FF3AFFFFFFFFFFBFFF6C6C1EFFFD367FFFFFFFF7E25F6FBB3C7FE6FFFFFFFFFFFDBDED75339FFED7FFFFFFFFF3C245FFE3679FEDFFFFFFFFFFFFF33EEEFE43FECF7FFFFFFFFFFFB7769EFC6FFEFBFFFFFFFF7CE96FBBE7DCFEE7FFFFFFFFFFFFF8EFDEBA3FCBFFFFFFFFFFFFC6E3B9FBBFF9FFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141 .mem_init2 = "FF3FF91B056377FBFFFFFFFFFFF7FFDDA0171D3FFFFFFFFFFFFF3FC9FF1FB3FFF7FFFFFFFFFFFBFF51DE63ADFFFFFFFFFFFFFFDD0C3FE34CEFDFFFFFFFFFFFFBEDB5FE7DFBFEFFFFFFFFFFFFB9F91F6F3FFFDFFFFFFFFFFFFBCAE7B35C6BFBFFFFFFFFFFFFFFBBC1E2FFDF9FFFFFFFFFFFFCFE7C23F3DFFFFFFFFFFFFFFFEFCE3ADC1DFFFFFFFFFFFFFFFF7F9E5A91BFF9FFFFFFFFFFFFE7FF6F367F7FFFFFFFFFFFFFFE7FF1BB794FF97FFFFFFFFFFFF7F87AC7B7FE07FFFFFFFFFFFFBF1D7B6D77EE3FFFFFFFFFFFFDFBF8E6DFF873FFFFFFFFFFFFDFFB7F2DEF839FFFFFFFFFFFFEFE3762DDF41EBFFFFFFFFFFFDFFEDFEE7F01F7FFFFFFFFFFFFFFD9FE77";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141 .mem_init1 = "F60F1FFFFFFFFFFFF3FF97F3FCF07DFFFFFFFFFFFFDFF3B5BF9F87EFFFFFFFFFFFFFFFFEFFF3FE7E7FFFFFFFFFFFCFFFFFFD7FFFE7FFFFFFFFFFFF3FFFFFC7FFFF3FFFFFFFFFFFF9FFFFF41FFFF7FFFFFFFFFFFFFBFFF041607F9FFFFFFFFFFFFF87F91FCF00F9FFFFFFFFFFFFFF8C0DFFF803CFFFFFFFFFFFFFC006FFFFE02EFFFFFFFFFFFFF4003E1FFF804FFFFFFFFFFFFF4003F83FFC003FF7FFFFFFFFFC007F407FE009767FFFFFFFFFC05FFE00FF00207CFFFFFFFFFC7FFFF80070043FE7FFFFFFFFC7FFFFF00000007F7FFFFFFFFC7FFFFE6000001FFFFFFFFFFF47FE3FFF800000FDFFFFFFFFF47FC00000000001BFFFFFFFFFC3FC0000400205E7FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141 .mem_init0 = "FFFFFFFC3FC0000010101EFFFFFFFFFFC0FE0000040405EFFFFFFFFFFA07F8001C010EFFFFFFFFFFFFE03FE0028FC007FFFFFFFFFFFE00DF80004045FFFFFFFFFFFFA00BFFC07C009FFFFFFFFFFFFC01FFFFFE8017FFFFFFFFFFFFD0FFFFFFF042BFFFFFFFFFFFFD7FFFFFFC0807FFFFFFFFFFFFE77FFFFC0210FFFFFFFFFFFFFFBF80F000823FFFFFFFFFFFFFFBF800002881FFFFFFFFFFFFFF5F80000001BFFFFFFFFFFFFFFAFC00008887FFFFFFFFFFFFFFA3E0000402FFFFFFFFFFFFFFFD0FA000047FFFFFFFFFFFFFFFF83E001857FFFFFFFFFFFFFFFF40FFFF017FFFFFFFFFFFFFFFFF4FFFE23FFFFFFFFFFFFFFFFFD7FFF835FFFFFFFFFFFFFFFFFE1F";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N6
cyclonev_lcell_comb \VGA_B~21 (
// Equation(s):
// \VGA_B~21_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189~portadataout )))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117~portadataout  
// & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189~portadataout ))))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117~portadataout  
// & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189~portadataout ))))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117~portadataout 
//  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141~portadataout  & ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189~portadataout ))))) ) ) 
// )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a189~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a141~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~21 .extended_lut = "off";
defparam \VGA_B~21 .lut_mask = 64'h04158C9D2637AEBF;
defparam \VGA_B~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "E06FFFDFFFFFFFFFF07FFFFFFE09FFF7FFFFFFFFFF07FFFFFF817FFDFFFFFFFFFFFC1FFFFFF02FFF7FFFFFFFFFFFE1FFFFFF09FFDFFFFFFFFFFFFC1FFFFFC17FF7FFFFFFFFFFFFE0FFFFF82FFEFFFFFFFFFFFFFF07FFFF05FFBFFFFFFFFFFFFFF07FFFF03FF7FFFFFFFFFFFFFF87FFFF0BFEFFFFFFFFFFFFFFFC7FFFE17FFFFFFFFFFFFFFFFF83FFFE0FF7FFFFFFFFFFFFFFFC3FFFC0FEFFFFFFFFFFFFFFFFE1FFFC1FFFFFFFFFFFFFFFFFFE1FFFC5FFFFFFFFFFFFFFFFFFE1FFF87FFFFFFFFFFFFFFFFFFF0FFF0BF7FFFFFFFFFFFFF3FFF0FFF03EFFFFFFFFFFFFFC1FFF87FF83FFFFFFFFFFFFFFC1FFF8FFF0BDFFFFFFFFFFFFF81FFF8FFF0FFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "FF03FFF07FD0FBFFFFFFFFFFFFE07FFF87F90BFFFFFFFFFFFFFE0FFFFC3E0837FFFFFFFFFFFFE0FFFF87C1037FFFFFFFFFFFFC1FFFFC3030BFFFFFFFFFFFFFC1FFFF860783FFFFFFFFFFFFFC1FFFFC607C1FFFFFFFFFFFFF83FFFF800FC4FFFFFFFFFFFFFC3FFFFC01FC2FFFFFFFFFFFFFC3FFFE007FE0FFFFFFFFFFFFF86FFC001FFE0FFFFFFFFFFFFF801E0003FFE1FFFFFFFFFFFFF80000003FFE1FFFFFFFFFFFFF80000007FFC1FFFFFFFFFFFFFC6000003FFC7FFFFFFFFFFFFFC7C03C01FFC7FFFFFFFFFFFFF83F87E80FF87FFFFFFFFFFFFFC1F07FE03F0FFFFFFFFFFFFFFC1F0FFE83F0FFFFFFFFFFFFFFC1E0EFFC1F87FFFFFFFFFFFFFE0E0FFFE0F0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "7FFFFFFFFFFFFFE1C1FFFF0F07FFFFFFFFFFFFFE061FFFE0F07FFFFFFFFFFFFFF001FFFF8707FFFFFFFFFFFFFF821FFFF838FFFFFFFFFFFFFFFC21FFFF830FFFFFFFFFFFFFFFC21FFFFC70FFFFFFFFFFFFFFFF21FFFFC387FFFFFFFFFFFFFFFC1FFFFC3C3FFFFFFFFFFFFFFFE1FFFFC3C3FFFFFFFFFFFFFFFE0FFFFC3C3FFFFFFFFFFEFFFFF0FFFFC1E1FFFFFFFFFFFFFFFF07FFFC3E1FFFFFFFFFFFFFFFF03FFFC3F07FFFFFFFFFFFFFFFC1FEFC3F07FFFFFFFFFFFFFFF80FFFC3F07FFFFFFFFFFFFFFFE07FFC3F81FFFFFFFFFFFFFFFE03FFC3FC0FFFFFFFFFFFFFFFF00FF83FF0FFFFFFFFFFFFFFFFC07F87FF03FFFFFFFFFFFFFFFE01F87FF80FFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFC00787FFE07FFFFFFFFFFFFFF82000FFFE07FFFFFFFFFFFFFF07000FFFF00FFFFFFFFFFFFFE0FE00FFFF80BFFFFFFFFFFFFC0FE01FFFFF03FFFFFFFFFFFF83FFF1FFFFF807FFFFFFFFFFE03FFFDFFFFFC01FFFFFFFFFFC07FFFFFFFFFE00FFFFFFFFFFC0FFFFFFFFFFF802FFFFFFFFE01FFFFFFFFFFFE00FFFFFFFF803FFFFFFFFFFFF800FFFFFFD01FFFFFFFFFFFFFF0007FFFE803FFFFFFFFFFFFFFA0024F2400FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFD0000001FFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFCA053FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 21;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFAFFFFFFFFFFFFFFFFFE1FC2077FFFFFFFFFFFFFFFFF8FFF07FF9FFFFFFFFFFFFFFFF3FFF67FF1FFFFFFFFFFFFFFFC3FFF87FE0FFFFFFFFFFFFFFFC7FFFE7FE7FFFFFFFFFFFFFFF1FFFFEFC7FFFFFFFFFFFFFFFE3FFFFEFBFFFFFFFFFFFFFFFFE3FFFFC6FFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = "FFCFFFFFC1FFFFFFFFFFFFFFFFF8FFFFF47FFFFFFFFFFFFFFFFF07FFFF8FFFFFFFFFFFFFFFFFD0FFFFFDFFFFFFFFFFFFFFFFFE1FFFFFBFFFFFFFFFFFFFFFFFC0FFFFF7FFFFFFFFFFFFFFFFF40FFFFFFFFFFFFFFFFFFFFFFFC1FFFFDFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFF3F0FFFFFFFFFFFFFFFFFFFFFF3A0FFFFFFFFFFFFFFFFFFFFFF3E0FFFFFFFFFFFFFFFFFFFFFE341FFFFFFFFFFFFFFFFFFFFFE281FFFFFFFFFFFFFFFFFFFFFE283FFFFFFFFFFFFFFFFFFFFFE083FFFFFFFFFFFFFFFFFFFFFE383FFFFFFFFFFFFFFFFFFFFFEB8FFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = "FFFFFFFFFFFEF8FFFFFFFFFFFFFFFFFFFFFFEF0FFFFFFFFFFFFFFFFFFFFFFD30FFFFFFFFFFFFFFFFFFFFFFD30FFFFFFFFFFFFFFFFFFFFFFCB0FFFFFFFFFFFFFFFFFFFFFFCB1FFFFFFFFFFFFFFFFFFFFFFEF0FFFFFFFFFFFFFFFFFFFFFFCF1FFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFF71FFFFFFFFFFFFFFFFFFFFFFF61FFFFFFFFFFFFFFFFFFFFFFF61FFFFFFFFFFFFFFFFFFFFFFF63FFFFFFFFFFFFFFFFFFFFFFF63FFFFFFFFFFFFFFFFFFFFFFF63FFFFFFFFFFFFFFFFFFFFFFF63FFFFFFFFFFFFFFFFFFFFFFF63FFFFFFFFFFFFFFFFFFFFFFF63FFFFFFFFFFFFFFFFFFFFFFF63FFFFFFFFFFFFFFFFFFFFFFC";
// synopsys translate_on

// Location: M10K_X14_Y36_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 21;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "07FFFFF800000005FFFFFDC000BE7EFFE00000001FFFFFFA001FBEFFFE80000000BCFFF9C002F2FF3BFC00000002E7FFFC007FDFFECFA00000001FFFFF4003FDFFFFFD00000000FFFFB800BFF99FEDE800000005DFF70007FFFFBFFFC00000003DFFF8017FFFFFFDF800000000FFF6801EFFFFFFFBA000000016FF6800EFFFFFEF9C000000007FF7801FFFFFFF7FE00000000FFF7003EFFFFFFF4D00000000BFFF003FFFFFFFFAD00000000FFEF003FFFFFFFFAD00000000FFE7003EFFFFFFF4D00000000BFF7801FFFFFFFFFE00000000FFF6800EFFFFFFF9C000000007FF6801EFFFFFFFBA000000016FFF8017FFFFFFFF800000000FFF70007FFFFFFFFC00";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "000003DFFB800BFFFFFF9E800000005DFFF4003FFFFFFFD00000000FFFFFC007FFFFFCFA00000001FFFF9C002F3FFF3FC00000002E7FFFA001FBFFBFE80000000BCFFFDC000BE7EFFE00000001FFFFFED0007FFFFF800000005FFFFFFE00027FFF7000000013DFFFFF68000BFFA800000004FDFFFFF7C00033CC00000002FE7FFFFFF800000000000001DFBFFFFFF9E00000000000004FF7FFFFFFFD00000000000013F3FFFFFFFFE800000000000FFAFFFFFFFFFF400000000003FEBFFFFFFFFFBA0000000000FFDFFFFFFFFFFDE0000000003FDFFFFFFFFFFFFF400000000BF1FFFFFFFFFFFFF9000000067C7FFFFFFFFFFFFDF40000017F1FFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "FF980001AFC7FFFFFFFFFFFFFFBFB807AFFBFFFFFFFFFFFFFFFCFE60CFF9FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFEBFFFDFFFFFFFFFFFFFFFFFFFF94053FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA053FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFD00000017FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFA002BFD400FFFFFFFFFFFFFFF00381F81003FFFFFFFFFFFFF8000FFFFE201FFFFFFFFFFFFE0087FFFFFC403FFFFFFFFFFF8013FFFFFFF901FFFFFFFFFFE009FFFFFFFFE40FFFFFFFFFFC027FFFF8003FA07FFFFFFFFF809FFFF1FFFF3D03FFFFFFFFF007FFF9FFFFFE683FFFFFFFF80DFFFCFFFFFFFC81FFFFFFFF013FFF7FFFFFFFF20FFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 21;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "63FFFFFFFFFFFFFFFFFFFFFFC61FFFFFFFFFFFFFFFFFFFFFFC61FFFFFFFFFFFFFFFFFFFFFFC61FFFFFFFFFFFFFFFFFFFFFFCE1FFFFFFFFFFFFFFFFFFFFFFCA1FFFFFFFFFFFFFFFFFFFFFFCA0FFFFFFFFFFFFFFFFFFFFFFDA0FFFFFFFFFFFFFFFFFFFFFFD20FFFFFFFFFFFFFFFFFFFFFFD20FFFFFFFFFFFFFFFFFFFFFFD20FFFFFFFFFFFFFFFFFFFFFFEE0FFFFFFFFFFFFFFFFFFFFFFEF0FFFFFFFFFFFFFFFFFFFFFFEB07FFFFFFFFFFFFFFFFFFFFFE107FFFFFFFFFFFFFFFFFFFFFE103FFFFFFFFFFFFFFFFFFFFFE383FFFFFFFFFFFFFFFFFFFFFE283FFFFFFFFFFFFFFFFFFFFFE383FFFFFFFFFFFFFFFFFFFFFF343FFFFFFFFFFFFFFFFFFFFFF3C3FFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "FFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF87FFFDFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF83FFFEFFFFFFFFFFFFFFFFFFFE3FFFEFFFFFFFFFFFFFFFFFFFC18BFF7FFFFFFFFFFFFFFFFFFF081FF7FFFFFFFFFFFFFFFFFFF841FF3FFFFFFFFFFFFFFFFFFF801FF3FFFFFFFFFFFFFFFFFFFC00DF3FFFFFFFFFFFFFFFFFFFE000F1FFFFFFFFFFFFFFFFFFFE800F1FFFFFFFFFFFFFFFFFFFFC0073FFFFFFFFFFFFFFFFFFFFE0013FFFFFFFFFFFFFFFFFFFFE8023FFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "FFFFFFD025FFFFFFFFFFFFFFFFFFFFFF7EBFFFFFFFFFFFFFFFFFFFFFFDDBFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF94053FFFFFFFFFFFFFFFFFFFEBFFFDFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFCFE60CFF9FFFFFFFFFFFFFFFFBFB807AFFBFFFFFFFFFFFFFFFF980001AFC7FFFFFFFFFFFFFDF40000017F1FFFFFFFFFFFFFF9000000067C7FFFFFFFFFFFFF400000000BF1FFFFFFFFFFFDE0000000003FDFFFFFFFFFFFBA0000000000FFDFFFFFFFFFFF400000000003FEBFFFFFFFFFE800000000000FFAFFFFFFFFFD00000000000013F3FFFFFFF9E00000000000005FF7FFFFFFF800000000000001DFBFFFFFF7C00033CC00000002FE7FFFFF68000BFFA800000004FDFFFFFE00027FFF7000000013DFFFFED00";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N36
cyclonev_lcell_comb \VGA_B~22 (
// Equation(s):
// \VGA_B~22_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93~portadataout )))) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93~portadataout  & \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45~portadataout  & 
// ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21~portadataout  & 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93~portadataout )))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21~portadataout  & 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93~portadataout  & 
// \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~22 .extended_lut = "off";
defparam \VGA_B~22 .lut_mask = 64'h2205770522AF77AF;
defparam \VGA_B~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309 .port_a_first_bit_number = 21;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309 .mem_init3 = "FFFC7FFFFFF9001EFBFFFCFFFFFF8FFFFFFE8000EFCDFFCFFFFFF9FFFFFFA000067FEFFDFFFFFF3FFFFFF0000003E7FFDFFFFFE3FFFFFF0000007F7FFDFFFFFE7FFFFF80000003FEFF8FFFFFCFFFFFF00000001F97F9FFFFF8FFFFFF00000000FF7F9FFFFF1FFFFFE00000001FCFFBFFFFF3FFFFFC000000007FFF1FFFFE3FFFFF8000000007FFF3FFFFE7FFFFE000000000FFFE7FFFFC7FFFFE0000000007FFE7FFFFCFFFFFC0000000007FFCFFFFF8FDFFF80000000007FFCFFFFFDFFFFF80000000007FF8FFFFF9FBFFF00000000007FF3FFFFF1FFFFE00000000007FC7FFFFF3FFFFE00000000007F87FFFFF3FFFFC00000000007F3FFFFFE3FFFF800000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309 .mem_init2 = "00000753FFFFFE7FFFF800000000006CFFFFFFE7FFFF00000000000DBFFFFFFC7FFFF0000000000033FFFFFFEFFFFE0000000000067FFFFFFCFFFFE00000000000CFFFFFFFCFFFFC000000000019FFFFFFFCFFFFC00000000003FFFFFFFF8FFFFC00000000003FFFFFFFF8FFFF800000000006FFFFFFFF9FFFF80000000000CFFFFFFFFDFFFF80000000000FFFFFFFFFDFFFF00000000081BFFFFFFFFDFFFF800000000E1BFFFFFFFFDFFEB000000000F3FFFFFFFFFDFFE000000000076FFFFFFFFF9FFF300000000067FFFFFFFFF8FFFA0000000000DFFFFFFFFFCFFFDC000000000FFFFFFFFFFCFFFE0000000001BFFFFFFFFFEFFFF2000000001BFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309 .mem_init1 = "FC7FFF00000000037FFFFFFFFFE7FFF00000000067FFFFFFFFFF3FE70000000007FFFFFFFFFFF3FC9000000000DFFFFFFFFFFF9FD5000000001BFFFFFFFFFFF9FF18000000033FFFFFFFFFFF8FF3000000007FFFFFFFFFFFFE7FF92000000FFFFFFFFFFFFFF3FFA1000001FFFFFFFFFFFFFF8FF80000003BFFFFFFFFFFFFF87FD12000077FFFFFFFFFFFFFF7FC630000FFFFFFFFFFFFFFFF1DE820003BFFFFFFFFFFFFFFFC734000073FFFFFFFFFFFFFFFF9E20001DFFFFFFFFFFFFFFFFFE7C000F9FFFFFFFFFFFFFFFFFF1FE1FC7FFFFFFFFFFFFFFFFFFD3FFE5FFFFFFFFFFFFFFFFFFFFD006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y27_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357 .port_a_first_bit_number = 21;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFDBFFAFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFF4D1BFBFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357 .mem_init1 = "FFFF2FFFFFFFFFFFFFFFFFFFFFFF8D9FFFFB9FFFFFFFFFFFFFFCEF27FFFFCEFFFFFFFFFFFFFFFB65FFFFFFF7FFFFFFFFFFFFEFEC7FFFFFFDFFFFFFFFFFFFFF798FFFFFFFEFFFFFFFFFFFFFEF31FFFFFFFFEFFFFFFFFFFFFE663FFFFFFFFBBFFFFFFFFFFEDCCFFFFFFFFFA7FFFFFFFFFFFF99FFFFFFFFFC5FFFFFFFFFFB731FFFFFFFFF82FFDFFFFFFF4E63FFFFFFFFFE9FF4BFFFFFFACC7FFFFFFEFFEF7F87FFFFFFF99FFFFFFF7DFECBE05FFFFFFF32FFFFFFFEBFEEB403FFFFFFE65FFFFFFF52BEE480FFFFFFF4CDFFFFFFF9CFAF2007FFFFFF99BFFFFFFFFBD0F001FFFFFFFB33FFFFFFFF098F801FFFFFFE667FFFFFFFE429F803FFFFFFDCC7FFFFFFFFC1";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357 .mem_init0 = "CF803FFFFFFD997FFFFFFFE20E7803FFFFFEF337FFFFFFFFC053C01FFFFFEE66FFFFFFFFF1023E05FFFFFFACCFFFFFFFFFE009C07FFFFFFF98FFFFFFFFFF01CC07FFFFFFB32FFFFFFFFFF808C07FFFFFFE66FFFFFFFFFBC0EC0FFFFFFD8CCFFFFFFFFFC40240FFFFFFFD99FFFFFFFFFFA0440FFFFFFDF31FFFFFFFFFF205417FFFFFD665FFFFFFFFFFF0401FF6FFFF4CDFFFFFFFFFF60401FDD7FFF599FFFFFFFFFF40200B6CFFFFF31FFFFFFFFFFB2800F05BFFDE65FFFFFFFFFFF54F001ABFFDCCDFFFFFFFFFFF91FFFD2BFFDD99FFFFFFFFFFEB9FFFDEBFFDF31FFFFFFFFFFD6CFFFDEFFFDE65FFFFFFFFFFF4EFFFC3FFFDCCDFFFFFFFFFFE823FFE27FFFD";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333 .port_a_first_bit_number = 21;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333 .mem_init3 = "99FFFFFFFFFF90407F83FFFF731FFFFFFFFFEC0402039FFFF665FFFFFFFFFF204407CFFFFD4C9FFFFFFFFFD80440D7FFFFDD91FFFFFFFFFE40240FFFFFFFF35FFFFFFFFFF00FC0FFFFFFDA44FFFFFFFFFA808C07FFFFFDC98FFFFFFFFFF81DC05FFFFFFB12FFFFFFFFF6009C07FFFFFEE26FFFFFFFFF9023E07FFFFFFA4CFFFFFFFFFC043C01FFFFFEF98FFFFFFFFF20A7803FFFFFEF337FFFFFFFD814F803FFFFFFD667FFFFFFFF441F802FFFFFFDCC7FFFFFFFB0E8F801FFFFFFE99BFFFFFFF7A58F0017FFFFFFB33FFFFFFE97EAF900FFFFFFF663FFFFFFF2BBEE780FFFFFFF4CDFFFFFFD5EFEEF407FFFFFF999FFFFFFF59FECFE05FFFFFFF32FFFFFFEE7";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333 .mem_init2 = "FEDFF87FFFFFFF667FFFFFFFFFE9FF7FFFFFFFACC7FFFFFFFFFA3FFBFFFFFFF699BFFFFFFFFFC2FFFFFFFFFFB731FFFFFFFFFE7FFFFFFFFFFFE66FFFFFFFFFD7FFFFFFFFFFEDCCFFFFFFFFFDBFFFFFFFFFFFE593FFFFFFFFF7FFFFFFFFFFFEF31FFFFFFFFFFFFFFFFFFFFFF7E6FFFFFFFEBFFFFFFFFFFFFEFCC7FFFFFFDFFFFFFFFFFFFFFEB91FFFFFFF7FFFFFFFFFFFFFCEF67FFFFCAFFFFFFFFFFFFFFFF8E9FFFFB9FFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFF7F4C1BFBFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFDBFFAFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC06FFFFFFFFFFFFFFFFFFFFF00005FFFFFFFFFFFFFFFFFFF80FFE0FFFFFFFFFFFFFFFFFFE07FFFC3FFFFFFFFFFFFFFFFF83FFFFF07FFFFFFFFFFFFFFFF0FFFFFFC7FFFFFFFFFFFFFFFE3FFFFFFF3FFFFFFFFFFFFFFF87FFFFFFF9FFFFFFFFFFFFFFF1FFFFFFFFCFFFFFFFFFFFFFFC3FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333 .mem_init0 = "FFFFFFE7FFFFFFFFFFFFF8FCFFFFFFFE7FFFFFFFFFFFFE1F87FFFFFFF1FFFFFFFFFFFFC3F97FFFFFFF9FFFFFFFFFFFFCFFFFFFFFFFF8FFFFFFFFFFFF9FFFFFFFFFFFCFFFFFFFFFFFF3FFFFFFFFFFFE7FFFFFFFFFFC7FFFFFFFFFFFE7FFFFFFFFFF8FFFFFFFFFFFFF3FFFFFFFFFF9FFFFFFFFFFFFF1FFFFFFFFFE3FFFFFFFFFFFFF9FFFFFFFFFC7FFFFFFFFFFFFF9FFFFFFFFE0FFFFFFFFF5FFFF9FFFFFFFFE3FFFFFFFFFDFFFF8FFFFFFFF8FFFFFFFFFF73FFFCFFFFFFFE1FFFFFFFEFF9DFFFDFFFFFFFE3FFFFFFFCBFDEFFFDFFFFFFFCFFFFFFFFE8FFE7FFCFFFFFFF1FFFFFFFFF77EFFFFCFFFFFFE3FFFFFFFE03BF3FFFCFFFFFFE7FFFFFFE3FBDFBBFFCFFF";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_bit_number = 21;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFBFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237 .mem_init0 = "FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285 .port_a_first_bit_number = 21;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285 .mem_init3 = "FFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFF57FFBFFFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFFFFFCFFFDFFFFFFFFFFFFFFFFFFFFD5FFCFFFFFFFFFFFFFFFFFFFFE6FFE7FFFFFFFFFFFFFFFFFFFAE7FA7FFFFFFFFFFFFFFFFFFFAB7FABFFFFFFFFFFFFFFFFFFFE37FBBFFFFFFFFFFFFFFFFFFFE3FFB9FFFFFFFFFFFFFFFFFFFE7BFD3F7FFFFFFFFFFFFFFFFFA79FD7DFFFFFFFFFFFFFFFFFFA5BFD5D7FFFFFFFFFFFFFFFFFE5DFD5D3FFFFFFFFFFFFFFFFFC5FFD4EFFFFFFFFFFFFFFFFFFC7DF9DABFFFFFFFFFFFFFFFFFC7DF9DEBFFFFFFFFFFFFFFFFF47DE8C6BFFFFFFFFFFFFFFFFE83DD0EBBFFFFFFFFFFFFFFFFF83FD2E93FFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285 .mem_init2 = "FFFFD0BFE3E57FFFFFFFFFFFFFFFFD079C1E33FFFFFFFFFFFFFFFFD07B45FB7FFFFFFFFFFFFFFFFD1FA83F77FFFFFFFFFFFFFFFFD2FD0BDE7FFFFFFFFFFFFFFFFD3FA07DFFFFFFFFFFFFFFFFFFD5FA1FDCFFFFFFFFFFFFFFFFFDBFCAFA5FFFFFFFFFFFFFFFFFD7FF9F8EFFFFFFFFFFFFFFFFFCFFFFF43BFFFFFFFFFFFFFFFFEFFFFF006FFFFFFFFFFFFFFFFEF7FFE801BFFFFFFFFFFFFFFFEF4FFDFFFFFFFFFFFFFFFFFFFEFFBFFFFFAFFFFFFFFFFFFFFFEFD4FFFFE7FFFFFFFFFFFFFFFEFE97FFF9FFFFFFFFFFFFFFFFCFF0BFFEFFFFFFFFFFFFFFFFFD7F45FFCFFFFFFFFFFFFFFFFFDBFC2FFDFFFFFFFFFFFFFFFFFD5F81FFCFFFFFFFFFFFFFFFFFD3FA07DF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285 .mem_init1 = "FFFFFFFFFFFFFFFFFD2FD0BDE7FFFFFFFFFFFFFFFFD1FA83F77FFFFFFFFFFFFFFFFD07B45FB7FFFFFFFFFFFFFFFFD079C1E33FFFFFFFFFFFFFFFFD0BFE3E57FFFFFFFFFFFFFFFFF83FD2E93FFFFFFFFFFFFFFFFF83DD0EBBFFFFFFFFFFFFFFFFF47DE8C6BFFFFFFFFFFFFFFFFFC7DF9DEBFFFFFFFFFFFFFFFFFC7DF9DABFFFFFFFFFFFFFFFFFC5FFD4EFFFFFFFFFFFFFFFFFFE5DFD5D3FFFFFFFFFFFFFFFFFA5BFD5D7FFFFFFFFFFFFFFFFFA79FD7DFFFFFFFFFFFFFFFFFFE7BFD3F7FFFFFFFFFFFFFFFFFE3FFB9FFFFFFFFFFFFFFFFFFFE37FBBFFFFFFFFFFFFFFFFFFFAB7FABFFFFFFFFFFFFFFFFFFFAE7FA7FFFFFFFFFFFFFFFFFFFE6FFE7FFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285 .mem_init0 = "FFFFFFD5FFCFFFFFFFFFFFFFFFFFFFFCFFFDFFFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFFFFF57FFBFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_bit_number = 21;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213 .mem_init3 = "FFFFEFFFFFFFFFFFFFFFFFFFFBFFFEFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FBFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFEFFFBFFFFFFFFFFFFFFFFFFFFEFFE7FFFFFFFFFFFFFFFFFFFFEFFBFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213 .mem_init2 = "FFFFFFFFFFFEFEBFFFFFFFFFFFFFFFFFFFFFEFAFFFFFFFFFFFFFFFFFFFFFFEFBFFFFFFFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB10BFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213 .mem_init1 = "FFFFFFFFFFFFFFFF600002FFFFFFFFFFFFFFFFFF81FFFF83FFFFFFFFFFFFFFFFF1FFFFFFCFFFFFFFFFFFFFFFF8FFFFFFFF8FFFFFFFFFFFFFFE3FFFFFFFFF5FFFFFFFFFFFFFCFFFFFFFFFFF7FFFFFFFFFFFFBFFFFFFFFFFFDFFFFFFFFFFFE7FFFFFFFFFFFEFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFF3EFFFFFFFFFE7FFFFFFFFFFFF0F7FFFFFFFFDFFFFFFFFFFFFE07FFFFFFFFFBFFFFFFFFFFFFC01EFFFFFFFF7FFFFFFFFFFFF80077FFFFFFF7FFFFFFFFFFFF0003BFFFFFFCFFFFFFFFFFFFE0001FFFFFFF9FFFFFFFFFFFFC00007FFFFFFBFFFFFFFFFFFFE00000FFFFFF3FFFFFFFFFFFF0000007FFFFF7FFFFFFFFFFFC000000BFFFFF7F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213 .mem_init0 = "FFFFFFFFFE00000006FFFFEFFFFFFFFFFF8000000037FFFCFFFFFFFFFFE000000001FFFFDFFFFFFFFFFC000000000FFFF9FFFFFFFFFF0000000000FFFF9FFFFFFFFFE00000000006FFFBFFFFFFFFF8000000000037FF3FFFFFFFFF000000000003FFFBFFFFFFFFE0000077C0001FFF3FFFFFFFFC0000463C4000FFF7FFFFFFFF0000C457E2000DFF7FFFFFFFE0000C75183000DFF7FFFFFFFC0009C045870007FE7FFFFFFF8006B6899CE2006FE7FFFFFFF000EF78915F0007FF7FFFFFFE005BF7A933E3002FF7FFFFFFE00EB767227FF003FF7FFFFFFC007FD47A4CFF803FE7FFFFFF800B5FEC899FD803FF7FFFFFF007FFDE5A1335003FF7FFFFFE00FDE8B5";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261 .port_a_first_bit_number = 21;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261 .mem_init2 = "FFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFF000FFFFFFFE003FFFFFFFFF8000007FFFFFE001FFFFFFFF000000007FFFFF003FFFFFFF8000000001FFFFF003FFFFFFC00000000003FFFF003FFFFFF00007FFFC001FFFF001FFFFFE001FFFFFFC007FFF003FFFFFE00FFFFFFFF801FFF003FFFFFE07FFFFFFFFE00FFF003FFFFFE1FFFFFFFFFF807FF003FFFFFFFFFFFFFFFFFC03FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261 .mem_init1 = "003FFFFFFFFFFFFFFFFFF00FE007FFFFFFFFFFFFFFFFFF807E007FFFFFFFFFFFFFFFFFFE03F00FFFFFFFFFFFFFFFFFFFF03E01FFFFFFFFFFFFFFFFFFFF81F03FFFFFFFFFFFFFFFFFFFFC1E07FFFFFFFFFFFFFFFFFFFFE3E1FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFBEFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFDFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261 .mem_init0 = "FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFDFFFFFFFFFFFFFFFFFFFF7FFFDFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N24
cyclonev_lcell_comb \VGA_B~20 (
// Equation(s):
// \VGA_B~20_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285~portadataout )))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213~portadataout  
// & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285~portadataout ))))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213~portadataout  
// & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285~portadataout ))))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213~portadataout 
//  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261~portadataout  & ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285~portadataout ))))) ) ) 
// )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a237~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a285~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a213~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a261~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~20 .extended_lut = "off";
defparam \VGA_B~20 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \VGA_B~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N18
cyclonev_lcell_comb \VGA_B~40 (
// Equation(s):
// \VGA_B~40_combout  = ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (((\VGA_B~20_combout ))) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357~portadataout )))))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333~portadataout  & !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]))))) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a309~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a357~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a333~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(!\VGA_B~20_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~40 .extended_lut = "on";
defparam \VGA_B~40 .lut_mask = 64'h0F0F44770F0F0C0C;
defparam \VGA_B~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N15
cyclonev_lcell_comb \VGA_B~23 (
// Equation(s):
// \VGA_B~23_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \VGA_B~40_combout  & ( (\VGA_B~21_combout ) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \VGA_B~40_combout  & ( (\VGA_B~22_combout ) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( 
// \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\VGA_B~40_combout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & \VGA_B~21_combout ) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\VGA_B~40_combout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & \VGA_B~22_combout ) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\VGA_B~21_combout ),
	.datac(!\VGA_B~22_combout ),
	.datad(gnd),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\VGA_B~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~23 .extended_lut = "off";
defparam \VGA_B~23 .lut_mask = 64'h0A0A22225F5F7777;
defparam \VGA_B~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N16
dffeas \VGA_B[5]~reg0 (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_B~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_G[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[5]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334 .port_a_first_bit_number = 22;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334 .mem_init3 = "FFFFFFFFFFFF603FFFFCFFFEFFFFFFFFFFFFE003FDFC5FFFEFFFFFFFFFFFFEC03FF82FFFFCFFFFFFFFFFFFC003FF4FFFFFC7FFFFFFFFFFFD801FF3FFFFFC7FFFFFFFFFFF8004FF7FFFFFE7FFFFFFFFFFFD007FFBFFFFFE3FFFFFFFFFFF900BFFBFFFFFE3FFFFFFFFFFF0007FF9FFFFFF7FFFFFFFFFFF601FDFBFFFFFF7FFFFFFFFFFE003FFFFFFFFFE3FFFFFFFFFFEC05FFFDFFFFFF1FFFFFFFFFFC00BFFFCFFFFFF1FFFFFFFFFFC81FFFFDFFFFFFBFFFFFFFFFFC057FFFEFFFFFF1FFFFFFFFFF10A7FFFE7FFFFF9FFFFFFFFFF621DF6FF7FFFFFCFFFFFFFFFECC3DFB7F3FFFFFC7FFFFFFFFCE1FDF73FBFFFFFE7FFFFFFFFCA7FDF79FBFFFFFE7FFFFFFFFF0F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334 .mem_init2 = "FDEFE7BFFFFFF1FFFFFFFFFFFFDEFF07FFFFFF5FFFFFFFFFFFFDDFFF7FFFFFF9FFFFFFFFFFFFBDFFFFFFFFFF8FFFFFFFFFFFFDBFFFFFFFFFFE7FFFFFFFFFFFEBFFFFFFFFFFF3FFFFFFFFFFFC3FFFFFFFFFFF9FFFFFFFFFFF8FFFFFFFFFFFFD3FFFFFFFFFF0FFFFFFFFFFFFCBFFFFFFFFFE5FFFFFFFFFFFFF07FFFFFFFFE3FFFFFFFFFFFFFD5FFFFFFFF0FFFFFFFFFFFFFFF17FFFFFFF4FFFFFFFFFFFFFFF05FFFFFF47FFFFFFFFFFFFFFFC09FFFFA07FFFFFFFFFFFFFFFFC0C3E205FFFFFFFFFFFFFFFFFE800002FFFFFFFFFFFFFFFFFFFEC0067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFC000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334 .mem_init0 = "00000007FFFFFFFFFFFFF806000000003FFFFFFFFFFFFF00F800000003FFFFFFFFFFFFE001000000001FFFFFFFFFFFF8000000000000FFFFFFFFFFFF00000000000007FFFFFFFFFFE00000000000007FFFFFFFFFFE00000000000003FFFFFFFFFFC00000000000003FFFFFFFFFF000000000000003FFFFFFFFFE000000000000001FFFFFFFFF8000000000000001FFFFFFFFF0000000000200001FFFFFFFFC0000000000400001FFFFFFFF80000000000B40001FFFFFFFF000000001005E0000FFFFFFFC000000002403F0000FFFFFFF8000000001B00E8000FFFFFFF8000000000E8170000FFFFFFF000000001FF40B8000FFFFFFE00000001C05A078000FFF";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358 .port_a_first_bit_number = 22;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC0067FFFFFFFFFFFFFFFFFFE800002FFFFFFFFFFFFFFFFFF40C2E205FFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358 .mem_init1 = "FFC09FFFFA07FFFFFFFFFFFFFFF05FFFFFF47FFFFFFFFFFFFFFF17FFFFFFF0FFFFFFFFFFFFFFC5FFFFFFFF0FFFFFFFFFFFFFF07FFFFFFFFE3FFFFFFFFFFFFCBFFFFFFFFFE1FFFFFFFFFFFFD3FFFFFFFFFF1FFFFFFFFFFFF9FFFFFFFFFFF87FFFFFFFFFFF3FFFFFFFFFFFDBFFFFFFFFFFE7FFFFFFFFFFFBBFFFFFFFFFF8FFFFFFFFFFFFFCFFAFFFFFFFBFFFFFFFFF3FFDEFFB7FFFFFF5FFFFFFFFE17FDCFC7BFFFFFF1FFFFFFFFC81FDF7DFBFFFFFE7FFFFFFFFC747DF7BFFFFFFFE7FFFFFFFFE857DFB7F3FFFFFC7FFFFFFFFF610DFDFFFFFFFFCFFFFFFFFFF10A7FFFE7FFFFF9FFFFFFFFFFC027FFFEFFFFFF1FFFFFFFFFFD817FFFDFFFFFFBFFFFFFFFFFC40";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358 .mem_init0 = "BFFFCFFFFFF1FFFFFFFFFFFC05FFFDFFFFFF1FFFFFFFFFFE002FFFFFFFFFE3FFFFFFFFFFFE01FDF9FFFFFF7FFFFFFFFFFF0007FF9FFFFFE7FFFFFFFFFFF900BFFBFFFFFE3FFFFFFFFFFFC007FFBFFFFFE3FFFFFFFFFFFC805FF7FFFFFE7FFFFFFFFFFFF801FF3FFFFFC7FFFFFFFFFFFC003FF7FFFFFC7FFFFFFFFFFFEC02FEFFFFFFCFFFFFFFFFFFFE203FE7F8FFFEFFFFFFFFFFFFF803FEFC27FFEFFFFFFFFFFFFFB01FFB977FFEFFFFFFFFFFFFF887FF0F83FFEFFFFFFFFFFFFFEBBFFFE97FFEFFFFFFFFFFFFFE6FFFFE17FFEFFFFFFFFFFFFFE47FFFE97FFEFFFFFFFFFFFFFEABFFFE97FFEFFFFFFFFFFFFFC85FFFFA3FFEFFFFFFFFFFFFF101FFFFDFFFEF";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310 .port_a_first_bit_number = 22;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310 .mem_init3 = "FFFC00000006FFED05C000FFFFFF800000017FFF702C000FFFFFF00000005FFFFA80F000FFFFFF0000000FFFFFEC16000FFFFFE0000000FFFFFF80E000FFFFFC0000007FFFFFFC02001FFFFFC000000FFFFFFFE05801FFFFF8000000FFFFFFFF01801FFFFF8000001FFFFFFFE02001FFFFF0000003FFFFFFFF80003FFFFF0000007FFFFFFFF80003FFFFE000001FFFFFFFFF00003FFFFE000001FFFFFFFFF80007FFFFC000003FFFFFFFFF80007FFFFC000007FFFFFFFFF8000FFFFF8030007FFFFFFFFF8001FFFFF803000FFFFFFFFFF8001FFFFF803001FFFFFFFFFF8003FFFFF000001FFFFFFFFFF800FFFFFF000003FFFFFFFFFF801FFFFFF000007FFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310 .mem_init2 = "FFFFF887FFFFFE000007FFFFFFFFFF90FFFFFFE00000FFFFFFFFFFF21FFFFFFE00000FFFFFFFFFFFC7FFFFFFC00001FFFFFFFFFFF8FFFFFFFC00001FFFFFFFFFFF1FFFFFFFC00003FFFFFFFFFFE3FFFFFFFC00003FFFFFFFFFFC3FFFFFFFC00003FFFFFFFFFFC7FFFFFFFC00007FFFFFFFFFF8FFFFFFFFC00007FFFFFFFFFF1FFFFFFFF800007FFFFFFFFFF1FFFFFFFF80000FFFFFFFFF3E3FFFFFFFF800007FFFFFFFF1E7FFFFFFFF80004FFFFFFFFF0C7FFFFFFFF80013FFFFFFFFF88FFFFFFFFFC000AFFFFFFFFF98FFFFFFFFFC00057FFFFFFFFF1FFFFFFFFFC0002FFFFFFFFFF1FFFFFFFFFC00019FFFFFFFFE3FFFFFFFFFC0000DFFFFFFFFE7FFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310 .mem_init1 = "FE0000FFFFFFFFFC7FFFFFFFFFE0000FFFFFFFFF8FFFFFFFFFFE0018FFFFFFFFF8FFFFFFFFFFF002EFFFFFFFFF1FFFFFFFFFFF003EFFFFFFFFE3FFFFFFFFFFF800A7FFFFFFFC7FFFFFFFFFFFC00CFFFFFFFF87FFFFFFFFFFFC00061FFFFFF0FFFFFFFFFFFFE00040FFFFFE1FFFFFFFFFFFFF00060FFFFFC3FFFFFFFFFFFFFC0020DFFFF87FFFFFFFFFFFFFE0039FFFFF0FFFFFFFFFFFFFFF8217CFFFC1FFFFFFFFFFFFFFFE0CBFFFF87FFFFFFFFFFFFFFFF01DFFFE0FFFFFFFFFFFFFFFFFC03FFF03FFFFFFFFFFFFFFFFFF801E00FFFFFFFFFFFFFFFFFFFE00003FFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFEFFFF";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262 .port_a_first_bit_number = 22;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262 .mem_init2 = "FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262 .mem_init1 = "FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_bit_number = 22;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF7FFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC107FFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214 .mem_init1 = "FFFFFFFFFFFFFFFFBFFFF9FFFFFFFFFFFFFFFFFFDFFFFFF9FFFFFFFFFFFFFFFFEFFFFFFFFBFFFFFFFFFFFFFFFBFFFFFFFFEFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFEFFFFFFFFFFFBFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF0F7FFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFF80077FFFFFFFFFFFFFFFFFFFF0003BFFFFFFDFFFFFFFFFFFFE0001FFFFFFFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFFFFE00000FFFFFF7FFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFC000000BFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214 .mem_init0 = "FFFFFFFFFE00000006FFFFFFFFFFFFFFFF8000000037FFFDFFFFFFFFFFE000000001BFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF0000000000FFFFBFFFFFFFFFE00000000006FFFFFFFFFFFFF800000000003FFFFFFFFFFFFF000000000003FFF7FFFFFFFFE0000077C0001BFF7FFFFFFFFC000046BC4000FFFFFFFFFFFF0000C457EA000FFFFFFFFFFFE0000C4458B000DFFFFFFFFFFC0008C055C76007FFFFFFFFFF8000848919E0007FFFFFFFFFF0008C49917E0006FEFFFFFFFE0018C48933FB002FEFFFFFFFE0008469227FF003FEFFFFFFFC000C46924CFF803FEFFFFFFF80084668099FD803FEFFFFFFF001C614001337003FEFFFFFFE000C2400";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286 .port_a_first_bit_number = 22;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286 .mem_init3 = "FFFFFFFFFFFFFFFFF7FFF7FFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF1FFF3FFFFFFFFFFFFFFFFFFFFBFFFAFFFFFFFFFFFFFFFFFFFFAEFFBFFFFFFFFFFFFFFFFFFFFDFFF97FFFFFFFFFFFFFFFFFFF977FDFFFFFFFFFFFFFFFFFFFF97FFDBFFFFFFFFFFFFFFFFFFF9FBFCFEFFFFFFFFFFFFFFFFFF9FFFCFEFFFFFFFFFFFFFFFFFF9BFFADEFFFFFFFFFFFFFFFFFF9BFFAFEFFFFFFFFFFFFFFFFFF9BDFAFCFFFFFFFFFFFFFFFFFFDBDF2FEFFFFFFFFFFFFFFFFFFBBFFAFDBFFFFFFFFFFFFFFFFFBBFF6E9BFFFFFFFFFFFFFFFFF3BFE6E9BFFFFFFFFFFFFFFFFFBBFF7F1BFFFFFFFFFFFFFFFFF7FFEFE5BFFFFFFFFFFFFFFFFF7FFEDF7BFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286 .mem_init2 = "FFFFEF7F9DFBBFFFFFFFFFFFFFFFFCFFDBFFFFFFFFFFFFFFFFFFFFCFFDBBE7FFFFFFFFFFFFFFFFFCEFF7FEF7FFFFFFFFFFFFFFFFCDFEF7EFFFFFFFFFFFFFFFFFFCDFDFFFFFFFFFFFFFFFFFFFFFCBFDEFFFFFFFFFFFFFFFFFFFFC7FF5FDDFFFFFFFFFFFFFFFFFCFFFFFF3FFFFFFFFFFFFFFFFFDFFFFFBC3FFFFFFFFFFFFFFFFDFFFFFFF8FFFFFFFFFFFFFFFFDFFFFF7FE3FFFFFFFFFFFFFFFDFBFFE0000FFFFFFFFFFFFFFFDFC7FFFFFFFFFFFFFFFFFFFFFDFEBFFFFFBFFFFFFFFFFFFFFFDFF6FFFFEFFFFFFFFFFFFFFFFDFFF7FFFBFFFFFFFFFFFFFFFFCFFBBFFDFFFFFFFFFFFFFFFFFC7FBDFFDFFFFFFFFFFFFFFFFFCBFFEFFFFFFFFFFFFFFFFFFFFCDFDFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286 .mem_init1 = "FFFFFFFFFFFFFFFFFCDFEF7EFFFFFFFFFFFFFFFFFFCEFF7FEF7FFFFFFFFFFFFFFFFCFFDBBE7FFFFFFFFFFFFFFFFFCFFDBFFFFFFFFFFFFFFFFFFFFEF7F9DFBBFFFFFFFFFFFFFFFFF7FFEDF7BFFFFFFFFFFFFFFFFF7FFEFE5BFFFFFFFFFFFFFFFFFBBFF7F1BFFFFFFFFFFFFFFFFF3BFE6E9BFFFFFFFFFFFFFFFFFBBFF6E9BFFFFFFFFFFFFFFFFFBBFFAFDBFFFFFFFFFFFFFFFFFDBDF2FEFFFFFFFFFFFFFFFFFF9BDFAFCFFFFFFFFFFFFFFFFFF9BFFAFEFFFFFFFFFFFFFFFFFF9BFFADEFFFFFFFFFFFFFFFFFF9FFFCFEFFFFFFFFFFFFFFFFFF9FBFCFEFFFFFFFFFFFFFFFFFF97FFDBFFFFFFFFFFFFFFFFFFF977FDFFFFFFFFFFFFFFFFFFFFDFFF97FFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286 .mem_init0 = "FFFFFFAEFFBFFFFFFFFFFFFFFFFFFFFBFFFAFFFFFFFFFFFFFFFFFFFF1FFF3FFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFF7FFFFFFFFFFFFFFFFFFFF7FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_bit_number = 22;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFDFC1FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238 .mem_init0 = "FFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FEFFFFFFFFFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N45
cyclonev_lcell_comb \VGA_B~24 (
// Equation(s):
// \VGA_B~24_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238~portadataout  & ( 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286~portadataout  
// & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262~portadataout )))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262~portadataout )))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262~portadataout )))) ) ) 
// )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a262~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a214~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a286~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a238~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~24 .extended_lut = "off";
defparam \VGA_B~24 .lut_mask = 64'h0C440C773F443F77;
defparam \VGA_B~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N24
cyclonev_lcell_comb \VGA_B~36 (
// Equation(s):
// \VGA_B~36_combout  = ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (((\VGA_B~24_combout ))) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310~portadataout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358~portadataout ))))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334~portadataout  & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]))))) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a334~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a358~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a310~portadataout ),
	.datag(!\VGA_B~24_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~36 .extended_lut = "on";
defparam \VGA_B~36 .lut_mask = 64'h0F0F110A0F0FBB0A;
defparam \VGA_B~36 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 22;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190 .mem_init3 = "02671003FEFFFFFFE00061080048C0C03FEFFFFFFC01C190CF07905C03FFFFFFFF800E0C21FFFE3FC03FFFFFFFF000300C3FFFC67C03FFFFFFFF0000117FFFFD80403FFFFFFFE006009FFFFFC10803FFFFFFFE00780DFFFFFC70802FF7FFFFC000653FFFFFF86002FF7FFFF8000083FFFFF807807FFFFFFF802A003FFFFF83F807FFFFFFF002080FFFFFF384007FFFFFFF000431FFFFFE000005FFBFFFE000183FFFFFC03B00FFFBFFFE000007FFFFF83FF00FFFFFFFE00FFCFFFFFF000000BFFFFFFC00000FFFFFE000001FFFDFFFC00000FFFFFE11E001FFFFFFF000078FFFFFE007C037FFFFFE001400FFFFFE000003FFFEFFC001404FFFFFECC0006FFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190 .mem_init2 = "F80019F07FFFFE638007FFFFFF0001FC07FFFF200F00DFFFF7E0003F0C7FFF8180200FFFFFFC0003C303FFF0218001FFFFFB00003CC23FFF610E0037FFFFF80003C2C3FFE2083803FFFFFD80003C393FFC98C1007FFFFFFC0003FE23FF8046000DFFFFFEC0001FDC3FF00C3001FFFFFFFC0001FC0BFE2021803FFFFFFF60001F893FF0231003FFFFFFFF0001F927FD0A30007FFFFFFFB0000FFE5F90A1800DFFFFFFFF8000FFCC792B1801BFFFFFFFF80007FF9933300037FFFFFFFEC0007F9B33310006FFFFFFFFFE0003E3F2231801FFFFFFFFFFE0001E1F7030003FFFFFFFFFFA0000FBFE030007FFFFFFFFFFD000037FC00000DFFFFFFFFFFE80000FFD00";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190 .mem_init1 = "003BFFFFFFFFFFFA000010400007FFFFFFFFFFFFD00000000001DFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFC000000000EFFFFFFFFFFFFFF6000000003BFFFFFFFFFFFFFFB80000000FFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFFFFFF000001EFFFFFFFFFFFFFFFFFBC0001FBFFFFFFFFFFFFFFFFFEFC03FDFFFFFFFFFFFFFFFFFFFDFFF9FFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFF73FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190 .mem_init0 = "FFFFFFFFFFFFFF37FB7FFFFFFFFFFFFFFFFFFFC00FBFFFFFFFFFFFFFFFFFFFFDFEFBBFFFFFFFFFFFFFFFFFFFBFF3BBFFFFFFFFFFFFFFFFFFF787BBBFFFFFFFFFFFFFFFFFFFF4BCBBFFFFFFFFFFFFFFFFFFEE7DF3FFFFFFFFFFFFFFFFFFFEEFCFF3FFFFFFFFFFFFFFFFFFCFFFFF7FFFFFFFFFFFFFFFFFFEFFE7FFFFFFFFFFFFFFFFFFFFEEFE7EFFFFFFFFFFFFFFFFA1BEEFE7DFFFFFFFFFFFFFFFF1F1FEFF7DFFFFFFFFFFFFFFFDFFE2754FBFFFFFFFFFFFFFFF3FFFB7C3F7FFFFFFFFFFFFFFEFF9FD3FFEFFFFFFFFFFFFFFFDFFFBE1FFDFFFFFFFFFFFD05FDFFE6F637CFFFFFFFFFFF8FCFBFFFD7B7FDFFFFFFFFFFC7FFBFBF7EB9FB9FFFFFFFFFFDFFFD7FFFF";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 22;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = "F0057FFFFFFFFFFFFFFFFFFB00005FFFFFFFFFFFFFFFFFFFF60037FFFFFFFFFFFFFFFFFFFFE207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFF1FFFFFC01FFFFFFFFFFFFFF3E0F1FFFC07FFFFFFFFFFFFF200001BFFC03FFFFFFFFFFFFA07001C37FC07FFFFFFFFFFFFC67FFFC85F80FFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = "FAFFFFFF91783FFFFFFFFFFFFFFFFFFFFF4583FFFFFFFFFFFFFFFFFFFFFD107FFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFEC1FFFFFFFFFFFFFFFFFFFFFF418FFFFFFFFFFFFFFFFFFFFFB19CFFFFFFFFFFFFFFFFFFFFE85F87FFFFFFFFFFFFFFFFFFFE2FF83FFFFFFFFFFFFFFFFFFF4BFFC1FFFFFFFFFFFFFFFFFFF0FFFC0FFFFFFFFFFFFFFFFFFA5FFFC07FFFFFFFFFFFFFFFFF07FFFC01FFFFFFFFFFFFFFFFF2FFFFC03FFFFFFFFFFFFFFFFE7FFFFC00FFFFFFFFFFFFFFFFCFFFFFC00FFFFFFFFFFFFFFFF9FFFFFC00FFFFFFFFFFFFFFFE3FFFFF800FFFFFFFFFFFFFFFC7FFFFFE00FFFFFFFFFFFFFFF8FFFFFFC";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = "00FFFFFFFFFFFFFFF57FFFFFF00FFFFFFFFFFFFFFF8FFFFFFF80FFFFFFFFFFFFFFF1FFFFFFFC1FFFFFFFFFFFFFFC7FFFFFFFE3FFFFFFFFFFFFFF8FFFFFFFFE3FFFFFFFFFFFFFF5FFFFFFFFF7FFFFFFFFFFFFFF8FFFFFFFFF9FFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 22;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = "7DF7F9FFFFFFFFFBFE7FFFFFFDDF7C02FFFFFFFF7FFFFFFFFB7CCFFFE7FFFFFFCFFF17FFFF7BDDFFFF8FFFFFFDFFFEBFFFFFFDFFFFFEFFFFFF9FFFF5FFFFFFFBFF9FF7FFFFFBFFFFBFFFFFFF7F801FBFFFFFBFFFFDFFFF7BFFC0007DFFFFF3FFFFBFFFFCBFF80003E7FFFFBFFFBFFFFFFDFFC0001F7FFFFFFFFFF7FFFF7FFF8000FFFFFFFFFFFE7BFFEFFFFE00079FFFFFFFFFF7FFFD7FFFF0007DFFFFBFFFFDFFFC7FFFFFC003CFFFF3FFFE3FFFFBFFFDFE001EFFFFBFFFFEFFFFFFFF3FF001E7FFFBFFFFBFFFFFFFFE5F000F7FFF9FFFF5FFFFFFFFFAF800F7FFFDFFFEBFFFFFFFFFDF800F7FFFCFFE37FFDFFFFFFEFC007BFFFF7FFDFFFBFFFFFFFFC0079F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = "FFEFFFFFFF65FFFFFEBC003BFFFBFFFFFFFFAFFFFFF7C01FDFFE7FFFFFFFFD7FFFDFFFFFFDFFDFF9FFFFFFEFFFFDFFFFFFDFFFFFBFFFFFFFBFFFFF7FFFF1FFBFFC5FFFFF6FFFFEFFFFE17FF7FFFBFFFFEF7FFFFBBC067FFF7FFFD7FFFFFFFFFFEFFFFFFFEFFFFEFFFFFFFFFFFD73FFFFFCFFFFF7FFFFFFFFFFAF7FFFFFEFFFF6FFFFFFFFFFF5E7FFFFFFFFFEFFFFFF97FFF1BDFFFFFFFFFFFFDFFFFEFFFFEFDFFFFFFDFFFFF9FFFFEFFFFFFBFFFFFFFFFFFFDFFFFDFFFFFEFFFFFFFEFFFFF7FFFF7FFFFF8FFFFFFFCFFFF9FFFF8FFFFFF7FFFFFFFEFFFFFBFFFEFFFFDFFFFFFFFFEFFFFEFFFFFFFFE37BFFFFFFFE7FFFD7FFFFFF7FCBCFFFFFFFF7FFF2FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = "EFDF5EFFFFFFFF3FF8FFFFFFFFFFFAE7FFFFFFF9FFF7FFFFFFFFFFDFFFFFFFFF9FFFFFFF37FFFFFF77FFFFFFE3FFFFFFFCBFFFFDDF7FFFFFFEFFFFFFFFF5FFFFFEF3FFFFFFDFFFFFFFFFAFFFFBFF3FFFFFFBFFDFFFFFFDFFFFBFF3FFFFFF7FE37FFFFFF7FFFFEF3FFFFFEFFFCBFFFFFDFFFFFDF7FFFFFFEFFF5FFFFFEFFFFFFF7FFFFFDFFFFAFFFFFFFFFFFDEFFFFFFDFFFFDFFFFFFFFFFFBE7FFFFFBFFFFF7FFFFFFFFFF5FFFFFFFBFFFDDFFFFFFFFFFCBDFFFFFFBFFFFEFFFFFF7FFE7FBFFFFFF3FFFBFFFFFFDF3F7BF7FFFFFF3FFFBFFFFFFAE5FFFEFFFFFFFBFFFFEFFFFF7ECFFFDFFFFFFFBFFFFD7FFFEFCF9FE7FFFFFFFBFFFFFFFFF37DFE01FFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = "DFFFFDF3FFDFBFFCFFFFFFFFFDFFFFBEDFFFF7FFFFFFFFFFFFFFFDF5FCFFFDFFFFFFFFFFFFFEFFFCBDF9FF1FFFFFFFFFFFFFE7FE3FBFE017FFFFFFFFFFFFFFBFFBF7FF83FFFFFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFFFFFFCFFFDFFFFFFFFFFFFFFFFFFFFF9FE7FFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD04FFFFFFFFFFFFFFFFFFFFFE2715FFFFFFFFFFFFFFFFFFFFD7FFBFFFFFFFFFFFFFFFFFFFF3FFFF7FFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 22;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFEFFBF7FFFFFFFFFFFFFFFFFFFDFFF7FFFFEFFFFFFFFFFFFFFF7F9BFFEFFFFFFFFFFFFFFFFFF7FDEFDDFFF7FFFFFFFFFFFFFFFFDFFDFFFFFFFFFFFFFFFFFFDFFFFFFEFFFEFFFFFFFFFFFFFFFDFFFFEFFFF7FFFFFFFFFFFFFFFFF977F7FFEFFFFFFFFFFFF9FFFFFFFF7FFEDF7FFFFFFFFFFFBF7FFFFFBFFC63FFFFFFFFFFFFFF3FBFF7FFEC1FFFFFFFFFFFFBE925FFFFFFB03FFFFFFFF7FFDDB8BCFFFFE683FFFFFFFF3FBFED99FFFBFF203FFFFFFFFBFFF6C11BFE7FF10BFFFFFFFFBFFFF9879EFFFE007FFFFFFFFBFF791841DFFFF1E7FFFFFFFFBFFCE481F5DFFCFFFFFFFFFFFBFBFFE07E7FFFBFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142 .mem_init2 = "FF3FE6FC023CEFF7FFFFFFFFFFF7FE23018BE7FF7FFFFFFFFFFFFF3F801C4FFFF7FFFFFFFFFFFFF9BE200CFFFEFFFFFFFFFFFFBEF3EC06FFFFFFFFFFFFFFFFFDDE5A8087BFFFFFFFFFFFFFFFBFFE600FCDFFFFFFFFFFFFFFFDF1CE483FFFFFFFFFFFFFFFFFDFE7FFAFFFBFBFFFFFFFFFFFFEFEF3F66DFDFFFFFFFFFFFFFFDFFF7727EEFF3FFFFFFFFFFFFEFF67DD7F67FFFFFFFFFFFFFFF7FFBDFDFFFF1FFFFFFFFFFFFFFFFEF7FEFFE6FFFFFFFFFFFFFBFFEF3FFFFFFBFFFFFFFFFFFF7FBE8FFBFFDFDFFFFFFFFFFFFBFFDFFFB7FFFCFFFFFFFFFFFFBFFFFFFBFFBFEFFFFFFFFFFFFDFFFFFFBFFBFF3FFFFFFFFFFFEFFFFFFD7FFFFBFFFFFFFFFFFFFFFFF7EF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142 .mem_init1 = "FFFFFFFFFFFFFFFFFBFFFF7FFDFFFEFFFFFFFFFFFFBFFFEDFFBFFFFFFFFFFFFFFFFCFFFF7FF7FFFF7FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFBFFFFFBFFFFFFFFFFFFAFFFFEBFFFFFBFFFFFFFFFFFFFFFFFBFFE07FDFFFFFFFFFFFFFEFFDFFFF00FFFFFFFFFFFFFFF87FFFFFF803EFFFFFFFFFFFFFBFFFFFFFE00FFFFFFFFFFFFFFBFFFE1FFF807FFFFFFFFFFFFFBFFFF83FFC01BFFBFFFFFFFFF3FFFFC07FE00EFB1FFFFFFFFF3FFFFE00FF003E03FFFFFFFFF3FFFFF8007000381FFFFFFFFF3FFFFFF000000080FFFFFFFFF3FFFFFFE00000000FFFFFFFFFBFFE3FFF80000003FFFFFFFFFBFFC000000000007FFFFFFFFFBFFC00000000037FFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142 .mem_init0 = "FFFFFFFBFFC000000FC0EBFFFFFFFFFFBFFE000003F808FFFFFFFFFFFDFFF80038FE04BFFFFFFFFFFFDFFFE0010001CFFFFFFFFFFFF9FFFF80004038FFFFFFFFFFFFDFFFFFC07C0F1FFFFFFFFFFFFFFFFFFFFF81E7FFFFFFFFFFFFCFFFFFFFF03CFFFFFFFFFFFFFEFFFFFFFC0787FFFFFFFFFFFFFFFFFFFC01E0FFFFFFFFFFFFFE7F80F0007C3FFFFFFFFFFFFFF7F800001F03FFFFFFFFFFFFFF3F800007E2BFFFFFFFFFFFFFFDFC00007067FFFFFFFFFFFFFFDFE000001CFFFFFFFFFFFFFFFCFF800003BFFFFFFFFFFFFFFFF7FE001827FFFFFFFFFFFFFFFFBFFFFF017FFFFFFFFFFFFFFFFDFFFFE02FFFFFFFFFFFFFFFFFCFFFF867FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N48
cyclonev_lcell_comb \VGA_B~25 (
// Equation(s):
// \VGA_B~25_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118~portadataout )))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190~portadataout ))) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190~portadataout  & ((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166~portadataout  
// & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118~portadataout  & 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190~portadataout ))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118~portadataout  & 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190~portadataout  & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a190~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a142~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~25 .extended_lut = "off";
defparam \VGA_B~25 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \VGA_B~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "F010003FFFFFFFFFE07FFFFFFC0E000FFFFFFFFFFF07FFFFFF808003FFFFFFFFFFFC3FFFFFF01000FFFFFFFFFFFFC1FFFFFE06003FFFFFFFFFFFFE0FFFFFE0800FFFFFFFFFFFFFF0FFFFF81001FFFFFFFFFFFFFF07FFFF82007FFFFFFFFFFFFFF07FFFF0400FFFFFFFFFFFFFFF83FFFF0401FFFFFFFFFFFFFFFC3FFFE1803FFFFFFFFFFFFFFFC3FFFE100FFFFFFFFFFFFFFFFE3FFFC101FFFFFFFFFFFFFFFFC1FFF8201FFFFFFFFFFFFFFFFE1FFF8603FFFFFFFFFFFFFFFFF1FFF8007FFFFFFFFFFFFFFFFE0FFF840FFFFFFFFFFFFFE7FFF0FFF0C1FFFFFFFFFFFFFC3FFF0FFF841FFFFFFFFFFFFF81FFF8FFF843FFFFFFFFFFFFF83FFF07FF803FFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "FF87FFF87FB807FFFFFFFFFFFFF07FFF87F0847FFFFFFFFFFFFF0FFFF87E184FFFFFFFFFFFFFE1FFFFC3C10CFFFFFFFFFFFFFC1FFFFC38184FFFFFFFFFFFFFE1FFFF860384FFFFFFFFFFFFFC3FFFF800F82FFFFFFFFFFFFFC3FFFFC00FC3FFFFFFFFFFFFF83FFFF803FC1FFFFFFFFFFFFF87FFFE00FFC3FFFFFFFFFFFFF81FFE801FFC1FFFFFFFFFFFFF80000003FFC1FFFFFFFFFFFFF80000003FFC3FFFFFFFFFFFFF80000003FFC3FFFFFFFFFFFFF82000003FFC3FFFFFFFFFFFFF83F80000FF83FFFFFFFFFFFFFC3F80100FF87FFFFFFFFFFFFFC3F000003F87FFFFFFFFFFFFFE1E000101F0FFFFFFFFFFFFFFC1F000001F87FFFFFFFFFFFFFE1E000001F8";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFF0E000000F8FFFFFFFFFFFFFFF04000010F8FFFFFFFFFFFFFFF8400000078FFFFFFFFFFFFFFF82000000787FFFFFFFFFFFFFF8000000030FFFFFFFFFFFFFFFC2000000387FFFFFFFFFFFFFFE4000000387FFFFFFFFFFFFFFFE000000383FFFFFFFFFFFFFFFE000000383FFFFFFFFFFFFFFFF0000003C1FFFFFFFFFFFFFFFE0000003E1FFFFFFFFFFFFFFFF0000003E1FFFFFFFFFFFFFFFF0000003F0FFFFFFFFFFFFFFFF8000003F07FFFFFFFFFFFFFFFC000003F83FFFFFFFFFFFFFFFC000003F83FFFFFFFFFFFFFFFE000007FE1FFFFFFFFFFFFFFFF000003FE07FFFFFFFFFFFFFFF800003FF03FFFFFFFFFFFFFFFC00007FF81FFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFC00007FFC07FFFFFFFFFFFFFF04000FFFF03FFFFFFFFFFFFFF060007FFF00FFFFFFFFFFFFFE0F800FFFFC07FFFFFFFFFFFFC0FF80FFFFE03FFFFFFFFFFFF83FFC0FFFFF007FFFFFFFFFFF07FFFBFFFFFE01FFFFFFFFFFC0FFFFFFFFFFF00FFFFFFFFFF81FFFFFFFFFFF803FFFFFFFFE01FFFFFFFFFFFE003FFFFFFF807FFFFFFFFFFFF8017FFFFFF00FFFFFFFFFFFFFE002FFFFF801FFFFFFFFFFFFFFC0013FC800FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFD00000BFFFFFFFFFFFFFFFFFFFEC037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 22;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "1FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFFDFFFFFFFFFFFFFFFFFFFFDFFFDFFFFFFFFFFFFFFFFFFFFF7FDDFFFFFFFFFFFFFFFFFFFFFBFC1FFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "FFFFFFEFC1FFFFFFFFFFFFFFFFFFFFFF80BFFFFFFFFFFFFFFFFFFFFFFE17FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8037FFFFFFFFFFFFFFFFFFFD00000BFFFFFFFFFFFFFFFFFF80000017FFFFFFFFFFFFFFFFE01E0F002FFFFFFFFFFFFFFFF8080003003FFFFFFFFFFFFFFC0400000301FFFFFFFFFFFFFFC10000000407FFFFFFFFFFFFF040000000081FFFFFFFFFFFFE0000000000207FFFFFFFFFFFC00000000000807FFFFFFFFFF840000000000201FFFFFFFFFF080000000000080FFFFFFFFFE1000000000000200FFFFFFFFE20000000000000405FFFFFFFC000000000000001007FFFFFF8000000000000000603FFFFFF0800003C000000000807FFFFF10000200600000000103FFFFF000008000C0000000041FFFFE200";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 22;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFDF801FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFBFFFFF801FFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFDFFFFFF9FFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = "FFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = "FFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFE8FFFFFFFFFFFFFFFFFFFFFFFE8FFFFFFFFFFFFFFFFFFFFFFFC8FFFFFFFFFFFFFFFFFFFFFFFE8FFFFFFFFFFFFFFFFFFFFFFFD8FFFFFFFFFFFFFFFFFFFFFFFD9FFFFFFFFFFFFFFFFFFFFFFFD0FFFFFFFFFFFFFFFFFFFFFFFD1FFFFFFFFFFFFFFFFFFFFFFFD1FFFFFFFFFFFFFFFFFFFFFFFD1FFFFFFFFFFFFFFFFFFFFFFFD1FFFFFFFFFFFFFFFFFFFFFFFD1FFFFFFFFFFFFFFFFFFFFFFFD1FFFFFFFFFFFFFFFFFFFFFFFD1FFFFFFFFFFFFFFFFFFFFFFFD1FFFFFFFFFFFFFFFFFFFFFFFD1FFFFFFFFFFFFFFFFFFFFFFFE";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 22;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "020000100000000007FFFC000041008040000000083FFFC400004101000000000001FFFC400105FFC008000000010FFFC000203FFF2040000000087FF8800003FFFC420000000043FF8800401E7FF010000000021FF8000080007F808000000001FF0000800000FE00000000001FF10001000003E04000000008FF90000000001E600000000007F90010000000C02000000000FF900110000001B20000000047F100100000003D200000000401100100000003D200000000401900110000001B20000000047F90010000000002000000000FF900000000000600000000007F10001000000004000000008FF00008000000000000000001FF8000080000000800";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "0000001FF88004000000410000000021FF88000000000420000000043FFC0002000002040000000087FFC400104000808000000010FFFC400004005000000000001FFFC000041008040000000083FFFE200020000100000000007FFFF000008000C0000000041FFFFF10000200600000000103FFFFF0800003C000000000807FFFFF8000000000000000603FFFFFFC000000000000001007FFFFFFE20000000000000405FFFFFFFE1000000000000200FFFFFFFFF080000000000080FFFFFFFFFF840000000000201FFFFFFFFFFC00000000000807FFFFFFFFFFE0000000000207FFFFFFFFFFFF040000000081FFFFFFFFFFFFFC10000000407FFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "C0400000301FFFFFFFFFFFFFFF8080003003FFFFFFFFFFFFFFFE01E0F002FFFFFFFFFFFFFFFFF80000017FFFFFFFFFFFFFFFFFD00000BFFFFFFFFFFFFFFFFFFFD8037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC037FFFFFFFFFFFFFFFFFFFD00000BFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFC001801800FFFFFFFFFFFFFFE0017E07E801FFFFFFFFFFFFF801700001D00FFFFFFFFFFFFE0038000003C07FFFFFFFFFFF802C0000000701FFFFFFFFFFF00E00000000181FFFFFFFFFFE03800007FFC060FFFFFFFFFF00E0000FFFFFC207FFFFFFFFE0380007FFFFFF903FFFFFFFFC020003FFFFFFFF40FFFFFFFF01C000FFFFFFFFFC0FFFFFFF";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N42
cyclonev_lcell_comb \VGA_B~26 (
// Equation(s):
// \VGA_B~26_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94~portadataout  
// & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70~portadataout  & 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46~portadataout  & 
// ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70~portadataout )))) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70~portadataout ))))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~26 .extended_lut = "off";
defparam \VGA_B~26 .lut_mask = 64'h2700275527AA27FF;
defparam \VGA_B~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N48
cyclonev_lcell_comb \VGA_B~27 (
// Equation(s):
// \VGA_B~27_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \VGA_B~36_combout  ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \VGA_B~36_combout  ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a 
// [2] & ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \VGA_B~25_combout  ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3] & ( \VGA_B~26_combout  ) ) )

	.dataa(!\VGA_B~36_combout ),
	.datab(!\VGA_B~25_combout ),
	.datac(!\VGA_B~26_combout ),
	.datad(gnd),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~27 .extended_lut = "off";
defparam \VGA_B~27 .lut_mask = 64'h0F0F333355555555;
defparam \VGA_B~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N49
dffeas \VGA_B[6]~reg0 (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_B~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_G[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[6]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1546w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 23;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = "81F03FFFFFFFFFF000000000001E0001FFFFFFFE000000000781E00003FFFFFFE000E00000FC0C00001FFFFFFC000100000FC08000007FFFFFC000080000FC00000003FFFFF8000040000FC00000001FFFFF8000020000FC00000000FFFFF80001C00003400000000FFFFF00007E000000000000007FFFF00007E000008000000003FFFF00007F000010000000003FFFF00007E000020000000001FFFF00003E000380000000001FFFF80001C000000000000000FFFF80000000000000C000000FFFF8000040000000018000007FFFC000080000000004000007FFFC000100000000002000003FFFE001C00000000001000003FFFE000000040000000000003F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = "FFC00000009800000F000001FFF000000000400001F800001FFE000000000200003F800001FFC000000000100003F800001FF8004000000000001F800003FF0003800000F00001F00000FFF0000400001F8000040001FFFE0000200001F80000103FFFFFE0000100001F80000207FFFFFE0000080001F80000407FFFFFC0000F00000F0000080FFFFFFC0001F8000068000E00FFFFFFC0001F8000010000001FFFFFFC0001FC000010000003FFFFFFC0001F8000020000007FFFFFFC0000F800008000001FFFFFFFE00006000070000003FFFFFFFE00000000000000003FFFFFFFE00001000000001C01FFFFFFFF00002000000000301FFFFFFFF0000C000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = "002080FFFFFFFF80070000000000040FFFFFFFFC00000000000000207FFFFFFFC0000000C000000007FFFFFFF000000003000003E07FFFFFFC000000000800003F07FFFFFF8000000000400007F07FFFFFF0000000000200007F07FFFFFE001C000000000003F07FFFFFE0003000001E00001E07FFFFFC0000800003F00000007FFFFFC0000400003F00000207FFFFF80000200003F0000040FFFFFF80000000003F0000080FFFFFF80003E00001E0000301FFFFFF80003F0000000001801FFFFFF80007F0000020000003FFFFFF80007F0000040800007FFFFFF80003F0000080E0000FFFFFFF80001E0000101F0003FFFFFFF8000000000C01FC00FFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = "8000020000003FFFFFFFFFFFFC000040800007FFFFFFFFFFFFC002080E0000FFFFFFFFFFFFFE000301F0003FFFFFFFFFFFFFF001C01FC00FFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFF1FE3FFFFFFFFFFFFFFFFFFFF8FFFC7FFFFFFFFFFFFFFFFFFE7FFFF9FFFFFFFFFFFFFFFFFFDFFFFFE7FFFFFFFFFFFFFFFFF3FFFFFFBF";
// synopsys translate_on

// Location: M10K_X14_Y44_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1536w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 23;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143 .mem_init3 = "FFFFFFFFFFFFFFFE7FFFFFFEFFFFFFFFFFFFFFFFDFFFFFFFF3FFFFFFFFFFFFFFFBFFFFFFFFDFFFFFFFFFFFFFFFBFFFFFFFFE7FFFFFFFFFFFFFF7FFFFFFFFFBFFFFFFFFFFFFFEFFFFFFFFFFCFFFFFFFFFFFFFEFFFFFFFFFFF7FFFFFFFFFFFFDFFFFFFFFFFFBFFFFFFFFFFFFDFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFBFFFFFFFFFFFF81FFFFFFFFFFBFFFFFFFFFFFFC0FFFFFFFFFFBFFFFFFFFFFFFE1FFFFFFFFFFBFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFF7FFFFFFFFFFFFF3FFFFFFFFFF7FFFFFFFFFFFFF1FFFFFFFFFF7FFFFFFFFFFFFE3FFFFFFFFFF7FFFFFFFFFFFFE7FFFFFFFFFF7FFFFFFFFFFFFDFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143 .mem_init2 = "FFFFFFFFFFFFFFFBFFFFFFFFFFFBFFFFFFFFFFFF7FFFFFFFFFFFBFFFFFFFFFFFEFFFFFFFFFFFFBFFFFFFFFFFFEFFFFFFFFFFFFBFFFFFFFFFFFEFFFFFFFFFFFFBFFFFFFFFFFFDFFFFFFFFFFFFDFFFFFFFFFFFDFFFFFFFFFFFFDFFFFFFFFFFFDFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFBFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF3FFFFFFFFFFFFEFFFFFFFFFFF0FFFFFFFFFFFFF7FFFFFFFFFF07FFFFFFFFFFFF7FFFFFFFFFE03FFFFFFFFFFFFBFFFFFFFFFE01FFFFFFFFFFFFBFFFFFFFFFC00FFFFFFFFFFFFDFFFFFFFFFC007FFFFFFFFFFFDFFFFFFFFF8007FFFFFFFFFFFEFFFFFFFFF0003FFFFFFFFFFFE7FFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143 .mem_init1 = "E0001FFFFFFFFFFFF7FFFFFFFE0001FFFFFFFFFFFFBFFFFFFFC0000FFFFFFFFFFFFDFFFFFFF80000FFFFFFFFFFFFEFFFFFFE000007FFFFFFFFFFFF7FFFFFC000007FFFFFFFFFFFFDFFFFF0000003FFFFFFFFFFFFE7FFFC001F803FFFFFFFFFFFFF9FFE0000FF01FFFFFFFFFFFFF800000007FC1FFFFFFFFFFFFF800000001FF0FFFFFFFFFFFFF80001E0007F87FFFFFFFFFFFF800007C003FE7FFFFFFFFFFFF800003F801FF1FFFFFFFFFFFF800001FF00FFC1FFFFFFFFFFF8000007FF8FFFC7FFFFFFFFFF8000000FFFFFFFFFFFFFFFFFF80000001FFFFFFFFFFFFFFFFF8001C0007FFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFF9FFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143 .mem_init0 = "FFFFFFF8003FFFFFFFFFF7FFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFF80007FFFFFFFF7FFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFC00007FFFBFFFFFFFFFFFFFFFC000003F83FFFFFFFFFFFFFFFC000000007FFBFFFFFFFFFFFFE00000000FFF7FFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFF007F0FFFFFDFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFF807FFFFFFF7FFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFE007FFFFFDFFFFFFFFFFFFFFFE001FFE7FBFFFFFFFFFFFFFFFF000000FEFFFFFFFFFFFFFFFFF800001FDFFFFFFFFFFFFFFFFFE00007FBFFFFFFFFFFFFFFFFFF00";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1526w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 23;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = "0FFEFFFFFFFFFFFFFFFFFFFCFFFFBFFFFFFFFFFFFFFFFFFFF9FFCFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFC1F0FFFFBFBFFFFFFFFFFFFFDFFFFE7FFBFFFFFFFFFFFFFFDF8FFE3CFFBFFFFFFFFFFFFFFB9FFFFF7BFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = "FDFFFFFFEEFFDFFFFFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF3EFFFFFFFFFFFFFFFFFFFFFFBE7FFFFFFFFFFFFFFFFFFFFFCE7F7FFFFFFFFFFFFFFFFFFFF7BFFBFFFFFFFFFFFFFFFFFFFDDFFFDFFFFFFFFFFFFFFFFFFFB7FFBEFFFFFFFFFFFFFFFFFFEFFFFBF7FFFFFFFFFFFFFFFFFDBFFFBFBFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFEDFFFFBFDFFFFFFFFFFFFFFFFDBFFFFBFFFFFFFFFFFFFFFFFFB7FFFFBFFFFFFFFFFFFFFFFFF6FFFFFBFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFDFFFFFFFFFFFFFFFFFF7FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = "FFFFFFFFFFFFFFFFFAFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFF7FFFFFFFFFFFFFFFEFFFFFFFFBFFFFFFFFFFFFFFFFBFFFFFFFDDFFFFFFFFFFFFFFF7FFFFFFFFDFFFFFFFFFFFFFFAFFFFFFFFF9FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1556w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 23;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191 .mem_init3 = "FD980FFCFF0000001FFF9EC7FFB7213FCFF0000003FE3E8E7FFFEE23FCFF0000007FF1F0FFFFFDC03FCFF000000FFFCFC7FFFFF983FCFF000000FFFF3EFFFFFE7FBFCFF000001FF9F0FFFFFFFE07FCFF000001FF8787FFFFFF807FDFF800003FFF9EFFFFFFC79FFDFF800007FFFF7FFFFFFFF87F9FF800007FD1FFFFFFFFFC07F9FF80000FFD07FFFFFFFC03FF9FF80000FFF84FFFFFFFF83FFBFFC0001FFFE7FFFFFFFFC4FF3FFC0001FFFFFFFFFFFFC00FF3FFC0001FF003FFFFFFFFFFFF7FFC0003FFFFFFFFFFFE3FFFE7FFE0003FFFFFFFFFFFE01FFE7FFE000FFFF87FFFFFFFF83FCFFFE001FFE83FFFFFFFFFFFFCFFFF003FFE81BFFFFFFF3FFF9FFFF0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191 .mem_init2 = "07FFE60FFFFFFC3C7FF9FFFF00FFFE03FFFFFFE1F0FF3FFFF81FFFC0F3FFFFFF1FDFF3FFFF83FFFC3CFFFFFFDE7FFE7FFFFCFFFFC33DFFFFFEF1FFCFFFFFC7FFFC013FFFF9F7C7FCFFFFFE7FFFC006FFFF873EFF9FFFFFE3FFFC01DFFFF8B9FFF3FFFFFF3FFFE023FFFFC3CFFE3FFFFFF3FFFE0077FFDEDE7FC7FFFFFF9FFFE006FFECDCEFFCFFFFFFF8FFFE00DBFEC5CFFF9FFFFFFFCFFFF001BFEC5E7FF3FFFFFFFC7FFF0033E6C4E7FE7FFFFFFFE7FFF80066CCCFFFCFFFFFFFFF3FFF8004CCCEFFF9FFFFFFFFF1FFFC100D1CE7FE3FFFFFFFFF9FFFE12083CFFFC7FFFFFFFFFDFFFF04003CFFF8FFFFFFFFFFEFFFFC8023FFFF3FFFFFFFFFFF7FFFF0027F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191 .mem_init1 = "FFC7FFFFFFFFFFF5FFFFEFBFFFF8FFFFFFFFFFFFAFFFFFFFFFFE3FFFFFFFFFFFFC7FFFFFFFFFC7FFFFFFFFFFFFE3FFFFFFFFF1FFFFFFFFFFFFFF9FFFFFFFFC7FFFFFFFFFFFFFFC7FFFFFFF0FFFFFFFFFFFFFFFE3FFFFFF83FFFFFFFFFFFFFFFF0FFFFFE1FFFFFFFFFFFFFFFFFC3FFFE07FFFFFFFFFFFFFFFFFF03FC03FFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF07FFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191 .mem_init0 = "FFFFFFFFFFFFFFCFF03FFFFFFFFFFFFFFFFFFFE01F83FFFFFFFFFFFFFFFFFFF800783FFFFFFFFFFFFFFFFFFF000383FFFFFFFFFFFFFFFFFFF000183FFFFFFFFFFFFFFFFFFE030183FFFFFFFFFFFFFFFFFFE0FC083FFFFFFFFFFFFFFFFFFE0FE007FFFFFFFFFFFFFFFFFFE0FE007FFFFFFFFFFFFFFFFFFE0FF007FFFFFFFFFFFFFFFFFFE0FF00FFFFFFFFFFFFFFFFC07E0FF00FFFFFFFFFFFFFFFE000E07E01FFFFFFFFFFFFFFF8000703803FFFFFFFFFFFFFFF0000100007FFFFFFFFFFFFFFE000008000FFFFFFFFFFFFFFFC00000C000FFFFFFFFFFFE03F8001806001FFFFFFFFFFF00078000203801FFFFFFFFFFE00010008103F83FFFFFFFFFF8000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y30_N12
cyclonev_lcell_comb \VGA_B~29 (
// Equation(s):
// \VGA_B~29_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143~portadataout )))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167~portadataout ))) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167~portadataout ))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119~portadataout 
//  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167~portadataout  & 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191~portadataout 
//  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143~portadataout )))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167~portadataout  & (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a143~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a191~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~29 .extended_lut = "off";
defparam \VGA_B~29 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \VGA_B~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1496w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 23;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "FC00000FFFFFFFFE07FFFE3FFF80FF003FFFFFFFF03FFFC3FFF03FFE01FFFFFFFFC1FFFC3FFE0FFFFC07FFFFFFFE0FFF87FFC1FFFFF03FFFFFFFF07FF87FFC3FFFFF81FFFFFFFF83FF87FF87FFFFFE0FFFFFFFFC3FF8FFF87FFFFFF07FFFFFFFE1FF8FFF0FFFFFFF87FFFFFFFF0FF8FFF0FFFFFFFC3FFFFFFFF0FF0FFF1FFFFFFFC3FFFFFFFF8FF0FFE1FFFFFFFE1FFFFFFFF87F0FFE1FFFFFFFE1FFFFFFFF8010FFE1FFFFFFFE1FFFFFFFF8000FFE1FFFFFFFE1FFFFFFFF8000FFE1FFFFFFFE1FFFFFFFF8010FFE1FFFFFFFE1FFFFFFFF87F0FFF1FFFFFFFC3FFFFFFFF8FF8FFF0FFFFFFFC3FFFFFFFF0FF8FFF0FFFFFFF87FFFFFFFF0FF8FFF87FFFFFF07FF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "FFFFFE1FF87FF87FFFFFE0FFFFFFFFC3FF87FFC3FFFFF81FFFFFFFF83FF87FFC1FFFFF03FFFFFFFF07FFC3FFE0FFFFC07FFFFFFFE0FFFC3FFF03FFE01FFFFFFFFC1FFFE3FFF80FF003FFFFFFFF03FFFE1FFFC00000FFFFFFFFE07FFFE1FFFF00003FFFFFFFF80FFFFF0FFFFC001FFFFFFFFE03FFFFF87FFFFC3FFFFFFFFF00FFFFFF87FFFFFFFFFFFFFF801FFFFFFC3FFFFFFFFFFFFFE00FFFFFFFC1FFFFFFFFFFFFF803FFFFFFFE0FFFFFFFFFFFFC01FFFFFFFFF07FFFFFFFFFFF007FFFFFFFFF83FFFFFFFFFFC03FFFFFFFFFFC1FFFFFFFFFF00FFFFFFFFFFFE0FFFFFFFFFC03FFFFFFFFFFFF03FFFFFFFF00FFFFFFFFFFFFF80FFFFFFF803FFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "E03FFFFFC00FFFFFFFFFFFFFFF007FFFC007FFFFFFFFFFFFFFFC001F0001FFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFC0007FE0007FFFFFFFFFFFFFF000FFFFF003FFFFFFFFFFFFFC00FFFFFFE00FFFFFFFFFFFFF007FFFFFFF807FFFFFFFFFFFC01FFFFFFFFE03FFFFFFFFFFF007FFFFFFFFF80FFFFFFFFFFC01FFFFFFFFFFC07FFFFFFFFF807FFFFFFFFFFF03FFFFFFFFE01FFFFFFFFFFFF81FFFFFFFFC07FFFFFFFFFFFFC1FFFFFFFF80FFFFFFFFFFFFFE0FFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1506w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 23;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFC001F0001FFFFFFFFFFFFFFFF007FFFC007FFFFFFFFFFFFFFE03FFFFFC00FFFFFFFFFFFFFF80FFFFFFF803FFFFFFFFFFFFF03FFFFFFFF00FFFFFFFFFFFFE0FFFFFFFFFC03FFFFFFFFFFFC1FFFFFFFFFF00FFFFFFFFFFF83FFFFFFFFFFC03FFFFFFFFFF07FFFFFFFFFFF007FFFFFFFFE0FFFFFFFFFFFFC01FFFFFFFFC1FFFFFFFFFFFFF803FFFFFFFC3FFFFFFFFFFFFFE00FFFFFFF87FFFFFFFFFFFFFF801FFFFFF87FFFFC3FFFFFFFFF00FFFFFF0FFFFC001FFFFFFFFE03FFFFE1FFFF00003FFFFFFFF80FFFFE1FF";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1516w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 23;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1479w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "E03FFFFFFFFFFFFFF07FFFFFFC07FFFFFFFFFFFFFF83FFFFFF81FFFFFFFFFFFFFFF83FFFFFF03FFFFFFFFFFFFFFFC1FFFFFE07FFFFFFFFFFFFFFFE1FFFFFC0FFFFFFFFFFFFFFFFE0FFFFFC1FFFFFFFFFFFFFFFFF0FFFFF83FFFFFFFFFFFFFFFFF87FFFF07FFFFFFFFFFFFFFFFF87FFFE0FFFFFFFFFFFFFFFFFF83FFFE0FFFFFFFFFFFFFFFFFFC3FFFC1FFFFFFFFFFFFFFFFFFC1FFFC3FFFFFFFFFFFFFFFFFFE1FFFC3FFFFFFFFFFFFFFFFFFE1FFF83FFFFFFFFFFFFFFFFFFE0FFF87FFFFFFFFFFFFFFFFFFF0FFF87FFFFFFFFFFFFFFFFFFF0FFF87FFFFFFFFFFFFFFE3FFF0FFF0FFFFFFFFFFFFFFFC3FFF07FF0FFFFFFFFFFFFFFF83FFF87FF0FFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "FF07FFF87FF0FFFFFFFFFFFFFFF0FFFF87F10FFFFFFFFFFFFFFE0FFFF87E00FFFFFFFFFFFFFFE1FFFF87C087FFFFFFFFFFFFFE1FFFF878187FFFFFFFFFFFFFC3FFFFC30387FFFFFFFFFFFFFC3FFFFC00787FFFFFFFFFFFFFC3FFFFC01F83FFFFFFFFFFFFFC3FFFFC03FC3FFFFFFFFFFFFFC3FFFF007FC1FFFFFFFFFFFFFC3FFF001FFE1FFFFFFFFFFFFFC0000003FFE1FFFFFFFFFFFFFC0000003FFC1FFFFFFFFFFFFFC0000003FFC3FFFFFFFFFFFFFC0000003FF83FFFFFFFFFFFFFC3F80001FF87FFFFFFFFFFFFFC3F000007F87FFFFFFFFFFFFFC3F000007F87FFFFFFFFFFFFFC3F000003F87FFFFFFFFFFFFFE1E000001F0FFFFFFFFFFFFFFE1E000000F0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "FFFFFFFFFFFFFFE0E000000F0FFFFFFFFFFFFFFF0E00000070FFFFFFFFFFFFFFF0600000070FFFFFFFFFFFFFFF8000000070FFFFFFFFFFFFFFFC0000000787FFFFFFFFFFFFFFE0000000387FFFFFFFFFFFFFFFE000000387FFFFFFFFFFFFFFFE000000387FFFFFFFFFFFFFFFE0000003C3FFFFFFFFFFFFFFFE0000003C3FFFFFFFFFFFFFFFF0000003C1FFFFFFFFFFFFFFFF0000003E0FFFFFFFFFFFFFFFF8000003E0FFFFFFFFFFFFFFFF8000003F07FFFFFFFFFFFFFFFC000003F83FFFFFFFFFFFFFFFE000003FC1FFFFFFFFFFFFFFFF000003FC0FFFFFFFFFFFFFFFF800007FE07FFFFFFFFFFFFFFFC00007FF03FFFFFFFFFFFFFFFC00007FF81FFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFFFFF800007FFC0FFFFFFFFFFFFFFF800007FFE03FFFFFFFFFFFFFF07000FFFF81FFFFFFFFFFFFFE0FC00FFFFC07FFFFFFFFFFFFC1FF00FFFFE01FFFFFFFFFFFF81FFE1FFFFF80FFFFFFFFFFFF03FFFFFFFFFC03FFFFFFFFFFE07FFFFFFFFFF007FFFFFFFFF80FFFFFFFFFFFC01FFFFFFFFF03FFFFFFFFFFFF007FFFFFFFC07FFFFFFFFFFFFC00FFFFFFE00FFFFFFFFFFFFFF001FFFFF003FFFFFFFFFFFFFFC000FFF0007FFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N54
cyclonev_lcell_comb \VGA_B~30 (
// Equation(s):
// \VGA_B~30_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71~portadataout )) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23~portadataout  & 
// ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47~portadataout ) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47~portadataout  & \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~30 .extended_lut = "off";
defparam \VGA_B~30 .lut_mask = 64'h0505303FF5F5303F;
defparam \VGA_B~30 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311 .port_a_first_bit_number = 23;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311 .mem_init3 = "FFFFFFFFFFFFFFF3FE3FFFFFFFFFFFFFFFFFFFFF9FF3FFFFFFFFFFFFFFFFFFFFFDFF1FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1627w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359 .port_a_first_bit_number = 23;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFF803FFC03FFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359 .mem_init1 = "FFE07FFFFC0FFFFFFFFFFFFFFFF83FFFFFF83FFFFFFFFFFFFFFE0FFFFFFFE1FFFFFFFFFFFFFF83FFFFFFFF87FFFFFFFFFFFFF0FFFFFFFFFC3FFFFFFFFFFFFE1FFFFFFFFFF1FFFFFFFFFFFF87FFFFFFFFFF8FFFFFFFFFFFF0FFFFFFFFFFFC7FFFFFFFFFFE1FFFFFFFFFFF83FFFFFFFFFFC3FFFFFFFFFFF81FFFFFFFFFFC7FFFFFFFFFFF81FFC7FFFFFF8FFFFFFFFFFFF80FF03FFFFFF1FFFFFFFFE0FF807E03FFFFFE3FFFFFFFFE03F807803FFFFFE3FFFFFFFFE00F803003FFFFFC7FFFFFFFFE383802007FFFFFCFFFFFFFFFF1E1800007FFFFF8FFFFFFFFFF8F080000FFFFFF8FFFFFFFFFF8FC00000FFFFFF9FFFFFFFFFFC7E00000FFFFFF1FFFFFFFFFFE3F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359 .mem_init0 = "00001FFFFFF3FFFFFFFFFFE3F80001FFFFFF3FFFFFFFFFFF3FC0001FFFFFF3FFFFFFFFFFF1FE0003FFFFFE3FFFFFFFFFFF9FF0003FFFFFE3FFFFFFFFFFF8FF0003FFFFFE7FFFFFFFFFFF8FF8003FFFFFE7FFFFFFFFFFFC7F8003FFFFFE7FFFFFFFFFFFC7FC007FFFFFE7FFFFFFFFFFFE7FC007FFFFFE7FFFFFFFFFFFE3FC007FFFFFE7FFFFFFFFFFFF1FC00FF1FFFC7FFFFFFFFFFFF1FC00FE0FFFC7FFFFFFFFFFFF8FC004007FFC7FFFFFFFFFFFFC78000067FFC7FFFFFFFFFFFFC00000063FFC7FFFFFFFFFFFFF000000E3FFC7FFFFFFFFFFFFF00000063FFC7FFFFFFFFFFFFC10000063FFC7FFFFFFFFFFFF878000047FFC7FFFFFFFFFFFF8FC000007FFC7";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1617w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335 .port_a_first_bit_number = 23;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335 .mem_init3 = "FFFFFFFFFFFF1FC00000FFFC7FFFFFFFFFFFF3FC00003FFFC7FFFFFFFFFFFE3FC0001FFFFE7FFFFFFFFFFFE7FC003FFFFFE7FFFFFFFFFFFC7FC007FFFFFE7FFFFFFFFFFFCFF8003FFFFFE7FFFFFFFFFFF8FF8003FFFFFE7FFFFFFFFFFF8FF0003FFFFFE7FFFFFFFFFFF9FF0003FFFFFE3FFFFFFFFFFF1FE0001FFFFFE3FFFFFFFFFFF3FC0001FFFFFF3FFFFFFFFFFE3F80001FFFFFF3FFFFFFFFFFE7F00001FFFFFF3FFFFFFFFFFC7E00000FFFFFF1FFFFFFFFFF8F800000FFFFFF9FFFFFFFFFF8F080000FFFFFF8FFFFFFFFFF1C1800007FFFFF8FFFFFFFFFE307802007FFFFFCFFFFFFFFFE00F803803FFFFFC7FFFFFFFFE03F807C03FFFFFE3FFFFFFFFE1F";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335 .mem_init2 = "F807E03FFFFFE3FFFFFFFFFFFF80FF83FFFFFF1FFFFFFFFFFFF80FFCFFFFFFF8FFFFFFFFFFFF81FFFFFFFFFFC7FFFFFFFFFFF81FFFFFFFFFFC3FFFFFFFFFFFC3FFFFFFFFFFE1FFFFFFFFFFFE7FFFFFFFFFFF0FFFFFFFFFFFC7FFFFFFFFFFF87FFFFFFFFFF8FFFFFFFFFFFFE1FFFFFFFFFF1FFFFFFFFFFFFF0FFFFFFFFFC3FFFFFFFFFFFFF83FFFFFFFF87FFFFFFFFFFFFFE0FFFFFFFE1FFFFFFFFFFFFFFF83FFFFFF83FFFFFFFFFFFFFFFE07FFFFC0FFFFFFFFFFFFFFFFF803FFC03FFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFF7FF1FFFFFFFFFFFFFFFFFFFFF9FF8FFFFFFFFFFFFFFFFFFFFFCFFC7FFFFFFFFFFFFFFFFFFFFE7FC7FFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1587w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263 .port_a_first_bit_number = 23;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263 .mem_init2 = "FFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263 .mem_init1 = "007FFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFE00003FFFFFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFC00001FFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263 .mem_init0 = "FFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFF8";
// synopsys translate_on

// Location: M10K_X49_Y47_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1566w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_bit_number = 23;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215 .mem_init3 = "C0000FFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFC00001FFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFF80400FFFFFFFFFFFFFFFFFFFF81000FFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215 .mem_init2 = "FFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215 .mem_init1 = "FFFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFFFE0000007FFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFC00000000000FFFFFFFFFFFFF0000000000003FFFFFFFFFFFE0000000000001FFFFFFFFFFFC00000000000007FFFFFFFFFF0000000000000C1FFFFFFFFFE0000000000000F0FFFFFFFFFC0000000000001F83FFFFFFFF80000000000003FE1FFFFFFFF00000000000007FF8FFFFFFFE0000000000000FFFC7FFFFFFE0000000000001FFFE1FFFFFFC0000000000003FFFF8FFFFFF80000000000001FFFFF7FFFFF8000000000000FFFFFFBFFFFF0000000000003FFFFFF5FFFFE00";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215 .mem_init0 = "0000000001FFFFFFF9FFFFE000000000007FFFFFFFCFFFFE00000000001FFFFFFFFE7FFFC00000000003FFFFFFFFF3FFFC0000000000FFFFFFFFFF1FFFC0000000001FFFFFFFFFF9FFF80000000007FFFFFFFFFFCFFF8000000000FFFFFFFFFFFC7FF8000000001FFFFF883FFFE7FF8000000003FFFFB943BFFF3FF000000000FFFF3BA005FFF3FF000000001FFFF38A244FFF3FF000000003FFF73CA2089FF9FF000000007FFF7B466011FF9FF00000000FFF73B46E803FF9FF00000001FFE73A76CC04FFDFF00000001FFF7B86DD800FFCFF00000003FFF3B86DB3007FCFF00000007FF7B987F66027FCFF0000000FFE398BFFECC8FFCFF0000001FFF3D8FF";
// synopsys translate_on

// Location: M10K_X14_Y35_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1577w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_bit_number = 23;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239 .mem_init3 = "0003FFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y25_N0
cyclonev_ram_block \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ImageROM_inst0|altsyncram_component|auto_generated|rden_decode|w_anode1597w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ImageLocator_inst0|ROM_Addr[12]~12_combout ,\ImageLocator_inst0|ROM_Addr[11]~11_combout ,\ImageLocator_inst0|ROM_Addr[10]~10_combout ,\ImageLocator_inst0|ROM_Addr[9]~9_combout ,\ImageLocator_inst0|ROM_Addr[8]~8_combout ,
\ImageLocator_inst0|ROM_Addr[7]~7_combout ,\ImageLocator_inst0|ROM_Addr[6]~6_combout ,\ImageLocator_inst0|ROM_Addr[5]~5_combout ,\ImageLocator_inst0|ROM_Addr[4]~4_combout ,\ImageLocator_inst0|ROM_Addr[3]~3_combout ,\ImageLocator_inst0|ROM_Addr[2]~2_combout ,
\ImageLocator_inst0|ROM_Addr[1]~1_combout ,\ImageLocator_inst0|ROM_Addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287 .clk0_core_clock_enable = "ena0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287 .data_interleave_offset_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287 .data_interleave_width_in_bits = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287 .init_file = "../Resources/ROM_Init/ROM_IMAGES.mif";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287 .init_file_layout = "port_a";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287 .logical_ram_name = "ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_s3i1:auto_generated|ALTSYNCRAM";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287 .operation_mode = "rom";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287 .port_a_address_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287 .port_a_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287 .port_a_byte_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_out_clear = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_out_clock = "clock0";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287 .port_a_first_address = 0;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287 .port_a_first_bit_number = 23;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287 .port_a_last_address = 8191;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287 .port_a_logical_ram_depth = 120000;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287 .port_a_logical_ram_width = 24;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287 .port_a_write_enable_clock = "none";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287 .port_b_address_width = 13;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287 .port_b_data_width = 1;
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287 .ram_block_type = "M20K";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287 .mem_init3 = "FFFFFFFFFFFFFFFFF0FFF7FFFFFFFFFFFFFFFFFFFF07FF3FFFFFFFFFFFFFFFFFFFF83FF9FFFFFFFFFFFFFFFFFFFF81FF9FFFFFFFFFFFFFFFFFFFF81FF8FFFFFFFFFFFFFFFFFFFF80FF8FFFFFFFFFFFFFFFFFFFFC0FF87FFFFFFFFFFFFFFFFFFFC07F87FFFFFFFFFFFFFFFFFFFC07F83FFFFFFFFFFFFFFFFFFFC03F83EFFFFFFFFFFFFFFFFFFC03F83EFFFFFFFFFFFFFFFFFFC03F81E7FFFFFFFFFFFFFFFFFC03F81E7FFFFFFFFFFFFFFFFF803F81C7FFFFFFFFFFFFFFFFF801F01C7FFFFFFFFFFFFFFFFF801F01C7FFFFFFFFFFFFFFFFF801F0187FFFFFFFFFFFFFFFFF001E0187FFFFFFFFFFFFFFFFF001E0107FFFFFFFFFFFFFFFFE001C0007FFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287 .mem_init2 = "FFFFE001C0007FFFFFFFFFFFFFFFFE00380007FFFFFFFFFFFFFFFFE00300007FFFFFFFFFFFFFFFFE0020000FFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000001FFFFFFFFFFFFFFFFE000000007FFFFFFFFFFFFFFFE000000001FFFFFFFFFFFFFFFE000000001FFFFFFFFFFFFFFFE000000007FFFFFFFFFFFFFFFE00000001FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFE0000000";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287 .mem_init1 = "FFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFE0020000FFFFFFFFFFFFFFFFFE00300007FFFFFFFFFFFFFFFFE00380007FFFFFFFFFFFFFFFFE001C0007FFFFFFFFFFFFFFFFE001C0007FFFFFFFFFFFFFFFFF001E0107FFFFFFFFFFFFFFFFF001E0187FFFFFFFFFFFFFFFFF801F0187FFFFFFFFFFFFFFFFF801F01C7FFFFFFFFFFFFFFFFF801F01C7FFFFFFFFFFFFFFFFF803F81C7FFFFFFFFFFFFFFFFFC03F81E7FFFFFFFFFFFFFFFFFC03F81E7FFFFFFFFFFFFFFFFFC03F83EFFFFFFFFFFFFFFFFFFC03F83EFFFFFFFFFFFFFFFFFFC07F83FFFFFFFFFFFFFFFFFFFC07F87FFFFFFFFFFFFFFFFFFFC0FF87FFFFFFFFFFFFFFFFFFF80FF8FFFFFFFFFFFFFF";
defparam \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287 .mem_init0 = "FFFFFF81FF8FFFFFFFFFFFFFFFFFFFF81FF9FFFFFFFFFFFFFFFFFFFF83FF9FFFFFFFFFFFFFFFFFFFF07FF3FFFFFFFFFFFFFFFFFFFF0FFF7FFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N57
cyclonev_lcell_comb \VGA_B~28 (
// Equation(s):
// \VGA_B~28_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239~portadataout  & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287~portadataout  & ( 
// ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263~portadataout ))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239~portadataout  
// & ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215~portadataout )))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263~portadataout ))) ) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239~portadataout  & ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287~portadataout  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215~portadataout ) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263~portadataout  & 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239~portadataout  & ( !\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287~portadataout 
//  & ( (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215~portadataout ))) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263~portadataout )))) ) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a263~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a215~portadataout ),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a239~portadataout ),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a287~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~28 .extended_lut = "off";
defparam \VGA_B~28 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \VGA_B~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N24
cyclonev_lcell_comb \VGA_B~32 (
// Equation(s):
// \VGA_B~32_combout  = ( !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (((\VGA_B~28_combout ))) ) ) # ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311~portadataout )) # 
// (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359~portadataout )))))) # (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((((!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1] & \ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335~portadataout ))))) ) )

	.dataa(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a311~portadataout ),
	.datab(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a359~portadataout ),
	.datad(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\ImageROM_inst0|altsyncram_component|auto_generated|ram_block1a335~portadataout ),
	.datag(!\VGA_B~28_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~32 .extended_lut = "on";
defparam \VGA_B~32 .lut_mask = 64'h0F0F440C0F0F770C;
defparam \VGA_B~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N21
cyclonev_lcell_comb \VGA_B~31 (
// Equation(s):
// \VGA_B~31_combout  = ( \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \VGA_B~32_combout  & ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\VGA_B~29_combout ) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \VGA_B~32_combout  & ( (\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\VGA_B~30_combout ) ) ) ) # ( 
// \ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\VGA_B~32_combout  & ( (\VGA_B~29_combout  & !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( 
// !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\VGA_B~32_combout  & ( (\VGA_B~30_combout  & !\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) )

	.dataa(!\VGA_B~29_combout ),
	.datab(!\VGA_B~30_combout ),
	.datac(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(gnd),
	.datae(!\ImageROM_inst0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\VGA_B~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~31 .extended_lut = "off";
defparam \VGA_B~31 .lut_mask = 64'h303050503F3F5F5F;
defparam \VGA_B~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y23_N22
dffeas \VGA_B[7]~reg0 (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\VGA_B~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_G[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[7]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N45
cyclonev_lcell_comb \HVSync_Generator_inst0|vga_HS~1 (
// Equation(s):
// \HVSync_Generator_inst0|vga_HS~1_combout  = (!\HVSync_Generator_inst0|CounterX [2] & (!\HVSync_Generator_inst0|CounterX [1] & !\HVSync_Generator_inst0|CounterX [0]))

	.dataa(!\HVSync_Generator_inst0|CounterX [2]),
	.datab(gnd),
	.datac(!\HVSync_Generator_inst0|CounterX [1]),
	.datad(!\HVSync_Generator_inst0|CounterX [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HVSync_Generator_inst0|vga_HS~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|vga_HS~1 .extended_lut = "off";
defparam \HVSync_Generator_inst0|vga_HS~1 .lut_mask = 64'hA000A000A000A000;
defparam \HVSync_Generator_inst0|vga_HS~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N24
cyclonev_lcell_comb \HVSync_Generator_inst0|vga_HS~0 (
// Equation(s):
// \HVSync_Generator_inst0|vga_HS~0_combout  = ( !\HVSync_Generator_inst0|CounterX [5] & ( !\HVSync_Generator_inst0|CounterX [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HVSync_Generator_inst0|CounterX [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HVSync_Generator_inst0|CounterX [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HVSync_Generator_inst0|vga_HS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|vga_HS~0 .extended_lut = "off";
defparam \HVSync_Generator_inst0|vga_HS~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \HVSync_Generator_inst0|vga_HS~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N0
cyclonev_lcell_comb \HVSync_Generator_inst0|vga_HS~3 (
// Equation(s):
// \HVSync_Generator_inst0|vga_HS~3_combout  = ( \HVSync_Generator_inst0|CounterX [3] & ( \HVSync_Generator_inst0|vga_HS~0_combout  & ( (\HVSync_Generator_inst0|vga_HS~2_combout  & ((!\HVSync_Generator_inst0|CounterX [7] & (\HVSync_Generator_inst0|CounterX 
// [6] & !\HVSync_Generator_inst0|vga_HS~1_combout )) # (\HVSync_Generator_inst0|CounterX [7] & (!\HVSync_Generator_inst0|CounterX [6])))) ) ) ) # ( !\HVSync_Generator_inst0|CounterX [3] & ( \HVSync_Generator_inst0|vga_HS~0_combout  & ( 
// (\HVSync_Generator_inst0|CounterX [7] & \HVSync_Generator_inst0|vga_HS~2_combout ) ) ) ) # ( \HVSync_Generator_inst0|CounterX [3] & ( !\HVSync_Generator_inst0|vga_HS~0_combout  & ( (\HVSync_Generator_inst0|vga_HS~2_combout  & 
// (!\HVSync_Generator_inst0|CounterX [7] $ (!\HVSync_Generator_inst0|CounterX [6]))) ) ) ) # ( !\HVSync_Generator_inst0|CounterX [3] & ( !\HVSync_Generator_inst0|vga_HS~0_combout  & ( (\HVSync_Generator_inst0|vga_HS~2_combout  & 
// (!\HVSync_Generator_inst0|CounterX [7] $ (!\HVSync_Generator_inst0|CounterX [6]))) ) ) )

	.dataa(!\HVSync_Generator_inst0|CounterX [7]),
	.datab(!\HVSync_Generator_inst0|CounterX [6]),
	.datac(!\HVSync_Generator_inst0|vga_HS~1_combout ),
	.datad(!\HVSync_Generator_inst0|vga_HS~2_combout ),
	.datae(!\HVSync_Generator_inst0|CounterX [3]),
	.dataf(!\HVSync_Generator_inst0|vga_HS~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HVSync_Generator_inst0|vga_HS~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|vga_HS~3 .extended_lut = "off";
defparam \HVSync_Generator_inst0|vga_HS~3 .lut_mask = 64'h0066006600550064;
defparam \HVSync_Generator_inst0|vga_HS~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y18_N1
dffeas \HVSync_Generator_inst0|vga_HS (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HVSync_Generator_inst0|vga_HS~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HVSync_Generator_inst0|vga_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HVSync_Generator_inst0|vga_HS .is_wysiwyg = "true";
defparam \HVSync_Generator_inst0|vga_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N6
cyclonev_lcell_comb \HVSync_Generator_inst0|vga_VS~0 (
// Equation(s):
// \HVSync_Generator_inst0|vga_VS~0_combout  = ( !\HVSync_Generator_inst0|CounterY [1] & ( \HVSync_Generator_inst0|CounterY [2] & ( (\HVSync_Generator_inst0|CounterY [3] & (!\HVSync_Generator_inst0|CounterY [0] & (!\HVSync_Generator_inst0|CounterY [5] & 
// \HVSync_Generator_inst0|Equal0~0_combout ))) ) ) ) # ( \HVSync_Generator_inst0|CounterY [1] & ( !\HVSync_Generator_inst0|CounterY [2] & ( (\HVSync_Generator_inst0|CounterY [3] & (!\HVSync_Generator_inst0|CounterY [5] & 
// \HVSync_Generator_inst0|Equal0~0_combout )) ) ) )

	.dataa(!\HVSync_Generator_inst0|CounterY [3]),
	.datab(!\HVSync_Generator_inst0|CounterY [0]),
	.datac(!\HVSync_Generator_inst0|CounterY [5]),
	.datad(!\HVSync_Generator_inst0|Equal0~0_combout ),
	.datae(!\HVSync_Generator_inst0|CounterY [1]),
	.dataf(!\HVSync_Generator_inst0|CounterY [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HVSync_Generator_inst0|vga_VS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HVSync_Generator_inst0|vga_VS~0 .extended_lut = "off";
defparam \HVSync_Generator_inst0|vga_VS~0 .lut_mask = 64'h0000005000400000;
defparam \HVSync_Generator_inst0|vga_VS~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y18_N8
dffeas \HVSync_Generator_inst0|vga_VS (
	.clk(\VGA_PLL_inst0|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HVSync_Generator_inst0|vga_VS~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HVSync_Generator_inst0|vga_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HVSync_Generator_inst0|vga_VS .is_wysiwyg = "true";
defparam \HVSync_Generator_inst0|vga_VS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y27_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
