Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/loc821/tuner1/sinwave_tb_isim_beh.exe -prj C:/loc821/tuner1/sinwave_tb_beh.prj work.sinwave_tb 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/loc821/tuner1/../s_rate_GEN.vhd" into library work
Parsing VHDL file "C:/loc821/tuner1/../SerialRX.vhd" into library work
Parsing VHDL file "C:/loc821/tuner1/../fSCLK_GEN.vhd" into library work
Parsing VHDL file "C:/loc821/tuner1/../freqcalc.vhd" into library work
Parsing VHDL file "C:/loc821/tuner1/../controller.vhd" into library work
Parsing VHDL file "C:/loc821/tuner1/../comparator.vhd" into library work
Parsing VHDL file "C:/loc821/tuner1/../topleveltuner.vhd" into library work
Parsing VHDL file "C:/loc821/tuner1/../sinwave_tb.vhd" into library work
Starting static elaboration
ERROR:HDLCompiler:1156 - "C:/loc821/tuner1/../topleveltuner.vhd" Line 62: Formal port <high> does not exist in entity <controller>.  Please compare the definition of block <controller> to its component declaration and its instantion to detect the mismatch.
ERROR:Simulator:777 - Static elaboration of top level VHDL design unit sinwave_tb in library work failed
