
Multi-Functional Light-Source.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ef8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002fc  08009098  08009098  00019098  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009394  08009394  000200d4  2**0
                  CONTENTS
  4 .ARM          00000000  08009394  08009394  000200d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009394  08009394  000200d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009394  08009394  00019394  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009398  08009398  00019398  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d4  20000000  0800939c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200d4  2**0
                  CONTENTS
 10 .bss          00002290  200000d4  200000d4  000200d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20002364  20002364  000200d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   000137df  00000000  00000000  00020104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000025fb  00000000  00000000  000338e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fd0  00000000  00000000  00035ee0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000ee8  00000000  00000000  00036eb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022051  00000000  00000000  00037d98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014b44  00000000  00000000  00059de9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d40c2  00000000  00000000  0006e92d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001429ef  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004864  00000000  00000000  00142a40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000d4 	.word	0x200000d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009080 	.word	0x08009080

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000d8 	.word	0x200000d8
 80001dc:	08009080 	.word	0x08009080

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_dmul>:
 80002a0:	b570      	push	{r4, r5, r6, lr}
 80002a2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80002a6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80002aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002ae:	bf1d      	ittte	ne
 80002b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002b4:	ea94 0f0c 	teqne	r4, ip
 80002b8:	ea95 0f0c 	teqne	r5, ip
 80002bc:	f000 f8de 	bleq	800047c <__aeabi_dmul+0x1dc>
 80002c0:	442c      	add	r4, r5
 80002c2:	ea81 0603 	eor.w	r6, r1, r3
 80002c6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002ca:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ce:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002d2:	bf18      	it	ne
 80002d4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002e0:	d038      	beq.n	8000354 <__aeabi_dmul+0xb4>
 80002e2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002e6:	f04f 0500 	mov.w	r5, #0
 80002ea:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ee:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002f2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002f6:	f04f 0600 	mov.w	r6, #0
 80002fa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002fe:	f09c 0f00 	teq	ip, #0
 8000302:	bf18      	it	ne
 8000304:	f04e 0e01 	orrne.w	lr, lr, #1
 8000308:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800030c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000310:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000314:	d204      	bcs.n	8000320 <__aeabi_dmul+0x80>
 8000316:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800031a:	416d      	adcs	r5, r5
 800031c:	eb46 0606 	adc.w	r6, r6, r6
 8000320:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000324:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000328:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800032c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000330:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000334:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000338:	bf88      	it	hi
 800033a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800033e:	d81e      	bhi.n	800037e <__aeabi_dmul+0xde>
 8000340:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000344:	bf08      	it	eq
 8000346:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800034a:	f150 0000 	adcs.w	r0, r0, #0
 800034e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000352:	bd70      	pop	{r4, r5, r6, pc}
 8000354:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000358:	ea46 0101 	orr.w	r1, r6, r1
 800035c:	ea40 0002 	orr.w	r0, r0, r2
 8000360:	ea81 0103 	eor.w	r1, r1, r3
 8000364:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000368:	bfc2      	ittt	gt
 800036a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800036e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000372:	bd70      	popgt	{r4, r5, r6, pc}
 8000374:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000378:	f04f 0e00 	mov.w	lr, #0
 800037c:	3c01      	subs	r4, #1
 800037e:	f300 80ab 	bgt.w	80004d8 <__aeabi_dmul+0x238>
 8000382:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000386:	bfde      	ittt	le
 8000388:	2000      	movle	r0, #0
 800038a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800038e:	bd70      	pople	{r4, r5, r6, pc}
 8000390:	f1c4 0400 	rsb	r4, r4, #0
 8000394:	3c20      	subs	r4, #32
 8000396:	da35      	bge.n	8000404 <__aeabi_dmul+0x164>
 8000398:	340c      	adds	r4, #12
 800039a:	dc1b      	bgt.n	80003d4 <__aeabi_dmul+0x134>
 800039c:	f104 0414 	add.w	r4, r4, #20
 80003a0:	f1c4 0520 	rsb	r5, r4, #32
 80003a4:	fa00 f305 	lsl.w	r3, r0, r5
 80003a8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ac:	fa01 f205 	lsl.w	r2, r1, r5
 80003b0:	ea40 0002 	orr.w	r0, r0, r2
 80003b4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80003b8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80003bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003c0:	fa21 f604 	lsr.w	r6, r1, r4
 80003c4:	eb42 0106 	adc.w	r1, r2, r6
 80003c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003cc:	bf08      	it	eq
 80003ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003d2:	bd70      	pop	{r4, r5, r6, pc}
 80003d4:	f1c4 040c 	rsb	r4, r4, #12
 80003d8:	f1c4 0520 	rsb	r5, r4, #32
 80003dc:	fa00 f304 	lsl.w	r3, r0, r4
 80003e0:	fa20 f005 	lsr.w	r0, r0, r5
 80003e4:	fa01 f204 	lsl.w	r2, r1, r4
 80003e8:	ea40 0002 	orr.w	r0, r0, r2
 80003ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003f4:	f141 0100 	adc.w	r1, r1, #0
 80003f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003fc:	bf08      	it	eq
 80003fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000402:	bd70      	pop	{r4, r5, r6, pc}
 8000404:	f1c4 0520 	rsb	r5, r4, #32
 8000408:	fa00 f205 	lsl.w	r2, r0, r5
 800040c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000410:	fa20 f304 	lsr.w	r3, r0, r4
 8000414:	fa01 f205 	lsl.w	r2, r1, r5
 8000418:	ea43 0302 	orr.w	r3, r3, r2
 800041c:	fa21 f004 	lsr.w	r0, r1, r4
 8000420:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000424:	fa21 f204 	lsr.w	r2, r1, r4
 8000428:	ea20 0002 	bic.w	r0, r0, r2
 800042c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000430:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000434:	bf08      	it	eq
 8000436:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800043a:	bd70      	pop	{r4, r5, r6, pc}
 800043c:	f094 0f00 	teq	r4, #0
 8000440:	d10f      	bne.n	8000462 <__aeabi_dmul+0x1c2>
 8000442:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000446:	0040      	lsls	r0, r0, #1
 8000448:	eb41 0101 	adc.w	r1, r1, r1
 800044c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000450:	bf08      	it	eq
 8000452:	3c01      	subeq	r4, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1a6>
 8000456:	ea41 0106 	orr.w	r1, r1, r6
 800045a:	f095 0f00 	teq	r5, #0
 800045e:	bf18      	it	ne
 8000460:	4770      	bxne	lr
 8000462:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000466:	0052      	lsls	r2, r2, #1
 8000468:	eb43 0303 	adc.w	r3, r3, r3
 800046c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000470:	bf08      	it	eq
 8000472:	3d01      	subeq	r5, #1
 8000474:	d0f7      	beq.n	8000466 <__aeabi_dmul+0x1c6>
 8000476:	ea43 0306 	orr.w	r3, r3, r6
 800047a:	4770      	bx	lr
 800047c:	ea94 0f0c 	teq	r4, ip
 8000480:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000484:	bf18      	it	ne
 8000486:	ea95 0f0c 	teqne	r5, ip
 800048a:	d00c      	beq.n	80004a6 <__aeabi_dmul+0x206>
 800048c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000490:	bf18      	it	ne
 8000492:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000496:	d1d1      	bne.n	800043c <__aeabi_dmul+0x19c>
 8000498:	ea81 0103 	eor.w	r1, r1, r3
 800049c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004a0:	f04f 0000 	mov.w	r0, #0
 80004a4:	bd70      	pop	{r4, r5, r6, pc}
 80004a6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004aa:	bf06      	itte	eq
 80004ac:	4610      	moveq	r0, r2
 80004ae:	4619      	moveq	r1, r3
 80004b0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004b4:	d019      	beq.n	80004ea <__aeabi_dmul+0x24a>
 80004b6:	ea94 0f0c 	teq	r4, ip
 80004ba:	d102      	bne.n	80004c2 <__aeabi_dmul+0x222>
 80004bc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004c0:	d113      	bne.n	80004ea <__aeabi_dmul+0x24a>
 80004c2:	ea95 0f0c 	teq	r5, ip
 80004c6:	d105      	bne.n	80004d4 <__aeabi_dmul+0x234>
 80004c8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004cc:	bf1c      	itt	ne
 80004ce:	4610      	movne	r0, r2
 80004d0:	4619      	movne	r1, r3
 80004d2:	d10a      	bne.n	80004ea <__aeabi_dmul+0x24a>
 80004d4:	ea81 0103 	eor.w	r1, r1, r3
 80004d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004dc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd70      	pop	{r4, r5, r6, pc}
 80004ea:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004ee:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004f2:	bd70      	pop	{r4, r5, r6, pc}

080004f4 <__aeabi_drsub>:
 80004f4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004f8:	e002      	b.n	8000500 <__adddf3>
 80004fa:	bf00      	nop

080004fc <__aeabi_dsub>:
 80004fc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000500 <__adddf3>:
 8000500:	b530      	push	{r4, r5, lr}
 8000502:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000506:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800050a:	ea94 0f05 	teq	r4, r5
 800050e:	bf08      	it	eq
 8000510:	ea90 0f02 	teqeq	r0, r2
 8000514:	bf1f      	itttt	ne
 8000516:	ea54 0c00 	orrsne.w	ip, r4, r0
 800051a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800051e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000522:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000526:	f000 80e2 	beq.w	80006ee <__adddf3+0x1ee>
 800052a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800052e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000532:	bfb8      	it	lt
 8000534:	426d      	neglt	r5, r5
 8000536:	dd0c      	ble.n	8000552 <__adddf3+0x52>
 8000538:	442c      	add	r4, r5
 800053a:	ea80 0202 	eor.w	r2, r0, r2
 800053e:	ea81 0303 	eor.w	r3, r1, r3
 8000542:	ea82 0000 	eor.w	r0, r2, r0
 8000546:	ea83 0101 	eor.w	r1, r3, r1
 800054a:	ea80 0202 	eor.w	r2, r0, r2
 800054e:	ea81 0303 	eor.w	r3, r1, r3
 8000552:	2d36      	cmp	r5, #54	; 0x36
 8000554:	bf88      	it	hi
 8000556:	bd30      	pophi	{r4, r5, pc}
 8000558:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800055c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000560:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000564:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000568:	d002      	beq.n	8000570 <__adddf3+0x70>
 800056a:	4240      	negs	r0, r0
 800056c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000570:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000574:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000578:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800057c:	d002      	beq.n	8000584 <__adddf3+0x84>
 800057e:	4252      	negs	r2, r2
 8000580:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000584:	ea94 0f05 	teq	r4, r5
 8000588:	f000 80a7 	beq.w	80006da <__adddf3+0x1da>
 800058c:	f1a4 0401 	sub.w	r4, r4, #1
 8000590:	f1d5 0e20 	rsbs	lr, r5, #32
 8000594:	db0d      	blt.n	80005b2 <__adddf3+0xb2>
 8000596:	fa02 fc0e 	lsl.w	ip, r2, lr
 800059a:	fa22 f205 	lsr.w	r2, r2, r5
 800059e:	1880      	adds	r0, r0, r2
 80005a0:	f141 0100 	adc.w	r1, r1, #0
 80005a4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005a8:	1880      	adds	r0, r0, r2
 80005aa:	fa43 f305 	asr.w	r3, r3, r5
 80005ae:	4159      	adcs	r1, r3
 80005b0:	e00e      	b.n	80005d0 <__adddf3+0xd0>
 80005b2:	f1a5 0520 	sub.w	r5, r5, #32
 80005b6:	f10e 0e20 	add.w	lr, lr, #32
 80005ba:	2a01      	cmp	r2, #1
 80005bc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005c0:	bf28      	it	cs
 80005c2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005c6:	fa43 f305 	asr.w	r3, r3, r5
 80005ca:	18c0      	adds	r0, r0, r3
 80005cc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	d507      	bpl.n	80005e6 <__adddf3+0xe6>
 80005d6:	f04f 0e00 	mov.w	lr, #0
 80005da:	f1dc 0c00 	rsbs	ip, ip, #0
 80005de:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005e2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005e6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005ea:	d31b      	bcc.n	8000624 <__adddf3+0x124>
 80005ec:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005f0:	d30c      	bcc.n	800060c <__adddf3+0x10c>
 80005f2:	0849      	lsrs	r1, r1, #1
 80005f4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005f8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005fc:	f104 0401 	add.w	r4, r4, #1
 8000600:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000604:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000608:	f080 809a 	bcs.w	8000740 <__adddf3+0x240>
 800060c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000610:	bf08      	it	eq
 8000612:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000616:	f150 0000 	adcs.w	r0, r0, #0
 800061a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061e:	ea41 0105 	orr.w	r1, r1, r5
 8000622:	bd30      	pop	{r4, r5, pc}
 8000624:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000628:	4140      	adcs	r0, r0
 800062a:	eb41 0101 	adc.w	r1, r1, r1
 800062e:	3c01      	subs	r4, #1
 8000630:	bf28      	it	cs
 8000632:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000636:	d2e9      	bcs.n	800060c <__adddf3+0x10c>
 8000638:	f091 0f00 	teq	r1, #0
 800063c:	bf04      	itt	eq
 800063e:	4601      	moveq	r1, r0
 8000640:	2000      	moveq	r0, #0
 8000642:	fab1 f381 	clz	r3, r1
 8000646:	bf08      	it	eq
 8000648:	3320      	addeq	r3, #32
 800064a:	f1a3 030b 	sub.w	r3, r3, #11
 800064e:	f1b3 0220 	subs.w	r2, r3, #32
 8000652:	da0c      	bge.n	800066e <__adddf3+0x16e>
 8000654:	320c      	adds	r2, #12
 8000656:	dd08      	ble.n	800066a <__adddf3+0x16a>
 8000658:	f102 0c14 	add.w	ip, r2, #20
 800065c:	f1c2 020c 	rsb	r2, r2, #12
 8000660:	fa01 f00c 	lsl.w	r0, r1, ip
 8000664:	fa21 f102 	lsr.w	r1, r1, r2
 8000668:	e00c      	b.n	8000684 <__adddf3+0x184>
 800066a:	f102 0214 	add.w	r2, r2, #20
 800066e:	bfd8      	it	le
 8000670:	f1c2 0c20 	rsble	ip, r2, #32
 8000674:	fa01 f102 	lsl.w	r1, r1, r2
 8000678:	fa20 fc0c 	lsr.w	ip, r0, ip
 800067c:	bfdc      	itt	le
 800067e:	ea41 010c 	orrle.w	r1, r1, ip
 8000682:	4090      	lslle	r0, r2
 8000684:	1ae4      	subs	r4, r4, r3
 8000686:	bfa2      	ittt	ge
 8000688:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800068c:	4329      	orrge	r1, r5
 800068e:	bd30      	popge	{r4, r5, pc}
 8000690:	ea6f 0404 	mvn.w	r4, r4
 8000694:	3c1f      	subs	r4, #31
 8000696:	da1c      	bge.n	80006d2 <__adddf3+0x1d2>
 8000698:	340c      	adds	r4, #12
 800069a:	dc0e      	bgt.n	80006ba <__adddf3+0x1ba>
 800069c:	f104 0414 	add.w	r4, r4, #20
 80006a0:	f1c4 0220 	rsb	r2, r4, #32
 80006a4:	fa20 f004 	lsr.w	r0, r0, r4
 80006a8:	fa01 f302 	lsl.w	r3, r1, r2
 80006ac:	ea40 0003 	orr.w	r0, r0, r3
 80006b0:	fa21 f304 	lsr.w	r3, r1, r4
 80006b4:	ea45 0103 	orr.w	r1, r5, r3
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f1c4 040c 	rsb	r4, r4, #12
 80006be:	f1c4 0220 	rsb	r2, r4, #32
 80006c2:	fa20 f002 	lsr.w	r0, r0, r2
 80006c6:	fa01 f304 	lsl.w	r3, r1, r4
 80006ca:	ea40 0003 	orr.w	r0, r0, r3
 80006ce:	4629      	mov	r1, r5
 80006d0:	bd30      	pop	{r4, r5, pc}
 80006d2:	fa21 f004 	lsr.w	r0, r1, r4
 80006d6:	4629      	mov	r1, r5
 80006d8:	bd30      	pop	{r4, r5, pc}
 80006da:	f094 0f00 	teq	r4, #0
 80006de:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006e2:	bf06      	itte	eq
 80006e4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006e8:	3401      	addeq	r4, #1
 80006ea:	3d01      	subne	r5, #1
 80006ec:	e74e      	b.n	800058c <__adddf3+0x8c>
 80006ee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006f2:	bf18      	it	ne
 80006f4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006f8:	d029      	beq.n	800074e <__adddf3+0x24e>
 80006fa:	ea94 0f05 	teq	r4, r5
 80006fe:	bf08      	it	eq
 8000700:	ea90 0f02 	teqeq	r0, r2
 8000704:	d005      	beq.n	8000712 <__adddf3+0x212>
 8000706:	ea54 0c00 	orrs.w	ip, r4, r0
 800070a:	bf04      	itt	eq
 800070c:	4619      	moveq	r1, r3
 800070e:	4610      	moveq	r0, r2
 8000710:	bd30      	pop	{r4, r5, pc}
 8000712:	ea91 0f03 	teq	r1, r3
 8000716:	bf1e      	ittt	ne
 8000718:	2100      	movne	r1, #0
 800071a:	2000      	movne	r0, #0
 800071c:	bd30      	popne	{r4, r5, pc}
 800071e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000722:	d105      	bne.n	8000730 <__adddf3+0x230>
 8000724:	0040      	lsls	r0, r0, #1
 8000726:	4149      	adcs	r1, r1
 8000728:	bf28      	it	cs
 800072a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800072e:	bd30      	pop	{r4, r5, pc}
 8000730:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000734:	bf3c      	itt	cc
 8000736:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800073a:	bd30      	popcc	{r4, r5, pc}
 800073c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000740:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000744:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd30      	pop	{r4, r5, pc}
 800074e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000752:	bf1a      	itte	ne
 8000754:	4619      	movne	r1, r3
 8000756:	4610      	movne	r0, r2
 8000758:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800075c:	bf1c      	itt	ne
 800075e:	460b      	movne	r3, r1
 8000760:	4602      	movne	r2, r0
 8000762:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000766:	bf06      	itte	eq
 8000768:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800076c:	ea91 0f03 	teqeq	r1, r3
 8000770:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000774:	bd30      	pop	{r4, r5, pc}
 8000776:	bf00      	nop

08000778 <__aeabi_ui2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800078c:	f04f 0500 	mov.w	r5, #0
 8000790:	f04f 0100 	mov.w	r1, #0
 8000794:	e750      	b.n	8000638 <__adddf3+0x138>
 8000796:	bf00      	nop

08000798 <__aeabi_i2d>:
 8000798:	f090 0f00 	teq	r0, #0
 800079c:	bf04      	itt	eq
 800079e:	2100      	moveq	r1, #0
 80007a0:	4770      	bxeq	lr
 80007a2:	b530      	push	{r4, r5, lr}
 80007a4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007a8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007ac:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80007b0:	bf48      	it	mi
 80007b2:	4240      	negmi	r0, r0
 80007b4:	f04f 0100 	mov.w	r1, #0
 80007b8:	e73e      	b.n	8000638 <__adddf3+0x138>
 80007ba:	bf00      	nop

080007bc <__aeabi_f2d>:
 80007bc:	0042      	lsls	r2, r0, #1
 80007be:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007c2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007c6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007ca:	bf1f      	itttt	ne
 80007cc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007d0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007d4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007d8:	4770      	bxne	lr
 80007da:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007de:	bf08      	it	eq
 80007e0:	4770      	bxeq	lr
 80007e2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007e6:	bf04      	itt	eq
 80007e8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007ec:	4770      	bxeq	lr
 80007ee:	b530      	push	{r4, r5, lr}
 80007f0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007fc:	e71c      	b.n	8000638 <__adddf3+0x138>
 80007fe:	bf00      	nop

08000800 <__aeabi_ul2d>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	b530      	push	{r4, r5, lr}
 800080a:	f04f 0500 	mov.w	r5, #0
 800080e:	e00a      	b.n	8000826 <__aeabi_l2d+0x16>

08000810 <__aeabi_l2d>:
 8000810:	ea50 0201 	orrs.w	r2, r0, r1
 8000814:	bf08      	it	eq
 8000816:	4770      	bxeq	lr
 8000818:	b530      	push	{r4, r5, lr}
 800081a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800081e:	d502      	bpl.n	8000826 <__aeabi_l2d+0x16>
 8000820:	4240      	negs	r0, r0
 8000822:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000826:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800082a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800082e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000832:	f43f aed8 	beq.w	80005e6 <__adddf3+0xe6>
 8000836:	f04f 0203 	mov.w	r2, #3
 800083a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800083e:	bf18      	it	ne
 8000840:	3203      	addne	r2, #3
 8000842:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000846:	bf18      	it	ne
 8000848:	3203      	addne	r2, #3
 800084a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800084e:	f1c2 0320 	rsb	r3, r2, #32
 8000852:	fa00 fc03 	lsl.w	ip, r0, r3
 8000856:	fa20 f002 	lsr.w	r0, r0, r2
 800085a:	fa01 fe03 	lsl.w	lr, r1, r3
 800085e:	ea40 000e 	orr.w	r0, r0, lr
 8000862:	fa21 f102 	lsr.w	r1, r1, r2
 8000866:	4414      	add	r4, r2
 8000868:	e6bd      	b.n	80005e6 <__adddf3+0xe6>
 800086a:	bf00      	nop

0800086c <__aeabi_d2uiz>:
 800086c:	004a      	lsls	r2, r1, #1
 800086e:	d211      	bcs.n	8000894 <__aeabi_d2uiz+0x28>
 8000870:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000874:	d211      	bcs.n	800089a <__aeabi_d2uiz+0x2e>
 8000876:	d50d      	bpl.n	8000894 <__aeabi_d2uiz+0x28>
 8000878:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800087c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000880:	d40e      	bmi.n	80008a0 <__aeabi_d2uiz+0x34>
 8000882:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000886:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800088a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800088e:	fa23 f002 	lsr.w	r0, r3, r2
 8000892:	4770      	bx	lr
 8000894:	f04f 0000 	mov.w	r0, #0
 8000898:	4770      	bx	lr
 800089a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800089e:	d102      	bne.n	80008a6 <__aeabi_d2uiz+0x3a>
 80008a0:	f04f 30ff 	mov.w	r0, #4294967295
 80008a4:	4770      	bx	lr
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	4770      	bx	lr

080008ac <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]

	// store recieved characters one at at time
	set_or_ret_sys_state[num_characters] = recvd_char[0] ;
 80008b4:	4b1d      	ldr	r3, [pc, #116]	; (800092c <HAL_UART_RxCpltCallback+0x80>)
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	461a      	mov	r2, r3
 80008ba:	4b1d      	ldr	r3, [pc, #116]	; (8000930 <HAL_UART_RxCpltCallback+0x84>)
 80008bc:	7819      	ldrb	r1, [r3, #0]
 80008be:	4b1d      	ldr	r3, [pc, #116]	; (8000934 <HAL_UART_RxCpltCallback+0x88>)
 80008c0:	5499      	strb	r1, [r3, r2]

	num_characters++ ;
 80008c2:	4b1a      	ldr	r3, [pc, #104]	; (800092c <HAL_UART_RxCpltCallback+0x80>)
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	3301      	adds	r3, #1
 80008c8:	b2da      	uxtb	r2, r3
 80008ca:	4b18      	ldr	r3, [pc, #96]	; (800092c <HAL_UART_RxCpltCallback+0x80>)
 80008cc:	701a      	strb	r2, [r3, #0]

	if(recvd_char[0] == '\n'){
 80008ce:	4b18      	ldr	r3, [pc, #96]	; (8000930 <HAL_UART_RxCpltCallback+0x84>)
 80008d0:	781b      	ldrb	r3, [r3, #0]
 80008d2:	2b0a      	cmp	r3, #10
 80008d4:	d121      	bne.n	800091a <HAL_UART_RxCpltCallback+0x6e>
		if(num_characters == 19){
 80008d6:	4b15      	ldr	r3, [pc, #84]	; (800092c <HAL_UART_RxCpltCallback+0x80>)
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	2b13      	cmp	r3, #19
 80008dc:	d108      	bne.n	80008f0 <HAL_UART_RxCpltCallback+0x44>
			HAL_UART_Transmit_IT(&huart2, (uint8_t*)"set mode\n",9 ) ;
 80008de:	2209      	movs	r2, #9
 80008e0:	4915      	ldr	r1, [pc, #84]	; (8000938 <HAL_UART_RxCpltCallback+0x8c>)
 80008e2:	4816      	ldr	r0, [pc, #88]	; (800093c <HAL_UART_RxCpltCallback+0x90>)
 80008e4:	f006 fb96 	bl	8007014 <HAL_UART_Transmit_IT>
			UART_set_syst_state = 1 ;
 80008e8:	4b15      	ldr	r3, [pc, #84]	; (8000940 <HAL_UART_RxCpltCallback+0x94>)
 80008ea:	2201      	movs	r2, #1
 80008ec:	701a      	strb	r2, [r3, #0]
 80008ee:	e011      	b.n	8000914 <HAL_UART_RxCpltCallback+0x68>
		}else if( num_characters == 7){
 80008f0:	4b0e      	ldr	r3, [pc, #56]	; (800092c <HAL_UART_RxCpltCallback+0x80>)
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	2b07      	cmp	r3, #7
 80008f6:	d108      	bne.n	800090a <HAL_UART_RxCpltCallback+0x5e>
			HAL_UART_Transmit_IT(&huart2, (uint8_t*)"request mode\n", 13) ;
 80008f8:	220d      	movs	r2, #13
 80008fa:	4912      	ldr	r1, [pc, #72]	; (8000944 <HAL_UART_RxCpltCallback+0x98>)
 80008fc:	480f      	ldr	r0, [pc, #60]	; (800093c <HAL_UART_RxCpltCallback+0x90>)
 80008fe:	f006 fb89 	bl	8007014 <HAL_UART_Transmit_IT>
			UART_ret_sys_state = 1 ;
 8000902:	4b11      	ldr	r3, [pc, #68]	; (8000948 <HAL_UART_RxCpltCallback+0x9c>)
 8000904:	2201      	movs	r2, #1
 8000906:	701a      	strb	r2, [r3, #0]
 8000908:	e004      	b.n	8000914 <HAL_UART_RxCpltCallback+0x68>
		}else{
			HAL_UART_Transmit_IT(&huart2, (uint8_t*)"Incorrect status request size\n", 30) ;
 800090a:	221e      	movs	r2, #30
 800090c:	490f      	ldr	r1, [pc, #60]	; (800094c <HAL_UART_RxCpltCallback+0xa0>)
 800090e:	480b      	ldr	r0, [pc, #44]	; (800093c <HAL_UART_RxCpltCallback+0x90>)
 8000910:	f006 fb80 	bl	8007014 <HAL_UART_Transmit_IT>
		}

		num_characters =  0;
 8000914:	4b05      	ldr	r3, [pc, #20]	; (800092c <HAL_UART_RxCpltCallback+0x80>)
 8000916:	2200      	movs	r2, #0
 8000918:	701a      	strb	r2, [r3, #0]

	}
	// recieve character - re-prime receiver to receive single characters at a time
	HAL_UART_Receive_IT(&huart2, (uint8_t*)recvd_char, 1);
 800091a:	2201      	movs	r2, #1
 800091c:	4904      	ldr	r1, [pc, #16]	; (8000930 <HAL_UART_RxCpltCallback+0x84>)
 800091e:	4807      	ldr	r0, [pc, #28]	; (800093c <HAL_UART_RxCpltCallback+0x90>)
 8000920:	f006 fbd6 	bl	80070d0 <HAL_UART_Receive_IT>
}
 8000924:	bf00      	nop
 8000926:	3708      	adds	r7, #8
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}
 800092c:	20002315 	.word	0x20002315
 8000930:	20002314 	.word	0x20002314
 8000934:	2000002c 	.word	0x2000002c
 8000938:	080091c8 	.word	0x080091c8
 800093c:	20000268 	.word	0x20000268
 8000940:	20002316 	.word	0x20002316
 8000944:	080091d4 	.word	0x080091d4
 8000948:	20002317 	.word	0x20002317
 800094c:	080091e4 	.word	0x080091e4

08000950 <adc_dma_val_processing>:

/**
 * scale up transmit ADC values
 */

void adc_dma_val_processing(){
 8000950:	b580      	push	{r7, lr}
 8000952:	b082      	sub	sp, #8
 8000954:	af00      	add	r7, sp, #0

	if(adc_conv_complete == 1){
 8000956:	4b3c      	ldr	r3, [pc, #240]	; (8000a48 <adc_dma_val_processing+0xf8>)
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	2b01      	cmp	r3, #1
 800095c:	d142      	bne.n	80009e4 <adc_dma_val_processing+0x94>

		adc_conv_complete =0  ;
 800095e:	4b3a      	ldr	r3, [pc, #232]	; (8000a48 <adc_dma_val_processing+0xf8>)
 8000960:	2200      	movs	r2, #0
 8000962:	701a      	strb	r2, [r3, #0]
		sum = 0 ;
 8000964:	4b39      	ldr	r3, [pc, #228]	; (8000a4c <adc_dma_val_processing+0xfc>)
 8000966:	2200      	movs	r2, #0
 8000968:	601a      	str	r2, [r3, #0]
		for(int i = 0 ; i < adc_buf_len ; i++){
 800096a:	2300      	movs	r3, #0
 800096c:	607b      	str	r3, [r7, #4]
 800096e:	e00c      	b.n	800098a <adc_dma_val_processing+0x3a>
			sum += adc_buf[i] ;
 8000970:	4a37      	ldr	r2, [pc, #220]	; (8000a50 <adc_dma_val_processing+0x100>)
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000978:	461a      	mov	r2, r3
 800097a:	4b34      	ldr	r3, [pc, #208]	; (8000a4c <adc_dma_val_processing+0xfc>)
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	4413      	add	r3, r2
 8000980:	4a32      	ldr	r2, [pc, #200]	; (8000a4c <adc_dma_val_processing+0xfc>)
 8000982:	6013      	str	r3, [r2, #0]
		for(int i = 0 ; i < adc_buf_len ; i++){
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	3301      	adds	r3, #1
 8000988:	607b      	str	r3, [r7, #4]
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000990:	dbee      	blt.n	8000970 <adc_dma_val_processing+0x20>
		}
		raw_adc_dma_val =(uint16_t)(sum/adc_buf_len) ;
 8000992:	4b2e      	ldr	r3, [pc, #184]	; (8000a4c <adc_dma_val_processing+0xfc>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	2b00      	cmp	r3, #0
 8000998:	da01      	bge.n	800099e <adc_dma_val_processing+0x4e>
 800099a:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 800099e:	131b      	asrs	r3, r3, #12
 80009a0:	b29a      	uxth	r2, r3
 80009a2:	4b2c      	ldr	r3, [pc, #176]	; (8000a54 <adc_dma_val_processing+0x104>)
 80009a4:	801a      	strh	r2, [r3, #0]

		scaled_adc_val = (uint16_t)raw_adc_dma_val*adc_scale_up ; //adc scaled to max =4095
 80009a6:	4b2b      	ldr	r3, [pc, #172]	; (8000a54 <adc_dma_val_processing+0x104>)
 80009a8:	881b      	ldrh	r3, [r3, #0]
 80009aa:	4618      	mov	r0, r3
 80009ac:	f7ff fef4 	bl	8000798 <__aeabi_i2d>
 80009b0:	4b29      	ldr	r3, [pc, #164]	; (8000a58 <adc_dma_val_processing+0x108>)
 80009b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80009b6:	f7ff fc73 	bl	80002a0 <__aeabi_dmul>
 80009ba:	4602      	mov	r2, r0
 80009bc:	460b      	mov	r3, r1
 80009be:	4610      	mov	r0, r2
 80009c0:	4619      	mov	r1, r3
 80009c2:	f7ff ff53 	bl	800086c <__aeabi_d2uiz>
 80009c6:	4603      	mov	r3, r0
 80009c8:	b29a      	uxth	r2, r3
 80009ca:	4b24      	ldr	r3, [pc, #144]	; (8000a5c <adc_dma_val_processing+0x10c>)
 80009cc:	801a      	strh	r2, [r3, #0]

		//capture previous adc cal
		if(adc_val_capture == 1){
 80009ce:	4b24      	ldr	r3, [pc, #144]	; (8000a60 <adc_dma_val_processing+0x110>)
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	2b01      	cmp	r3, #1
 80009d4:	d106      	bne.n	80009e4 <adc_dma_val_processing+0x94>
			adc_val_snapshot = scaled_adc_val ;
 80009d6:	4b21      	ldr	r3, [pc, #132]	; (8000a5c <adc_dma_val_processing+0x10c>)
 80009d8:	881a      	ldrh	r2, [r3, #0]
 80009da:	4b22      	ldr	r3, [pc, #136]	; (8000a64 <adc_dma_val_processing+0x114>)
 80009dc:	801a      	strh	r2, [r3, #0]
			adc_val_capture = 0 ;
 80009de:	4b20      	ldr	r3, [pc, #128]	; (8000a60 <adc_dma_val_processing+0x110>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	701a      	strb	r2, [r3, #0]
		}
	}

	// if ADC movement significant update LED intensity
	if(abs(scaled_adc_val - adc_val_snapshot) >15){
 80009e4:	4b1d      	ldr	r3, [pc, #116]	; (8000a5c <adc_dma_val_processing+0x10c>)
 80009e6:	881b      	ldrh	r3, [r3, #0]
 80009e8:	461a      	mov	r2, r3
 80009ea:	4b1e      	ldr	r3, [pc, #120]	; (8000a64 <adc_dma_val_processing+0x114>)
 80009ec:	881b      	ldrh	r3, [r3, #0]
 80009ee:	1ad3      	subs	r3, r2, r3
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	bfb8      	it	lt
 80009f4:	425b      	neglt	r3, r3
 80009f6:	2b0f      	cmp	r3, #15
 80009f8:	dd02      	ble.n	8000a00 <adc_dma_val_processing+0xb0>
	  update_led_via_ADC = 1 ;
 80009fa:	4b1b      	ldr	r3, [pc, #108]	; (8000a68 <adc_dma_val_processing+0x118>)
 80009fc:	2201      	movs	r2, #1
 80009fe:	701a      	strb	r2, [r3, #0]
	}

//	 WHITE LED intensity
	LED_intensity =(float)(scaled_adc_val)*(512.0/4095.0)  ;
 8000a00:	4b16      	ldr	r3, [pc, #88]	; (8000a5c <adc_dma_val_processing+0x10c>)
 8000a02:	881b      	ldrh	r3, [r3, #0]
 8000a04:	ee07 3a90 	vmov	s15, r3
 8000a08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a0c:	ee17 0a90 	vmov	r0, s15
 8000a10:	f7ff fed4 	bl	80007bc <__aeabi_f2d>
 8000a14:	a30a      	add	r3, pc, #40	; (adr r3, 8000a40 <adc_dma_val_processing+0xf0>)
 8000a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a1a:	f7ff fc41 	bl	80002a0 <__aeabi_dmul>
 8000a1e:	4602      	mov	r2, r0
 8000a20:	460b      	mov	r3, r1
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	f7ff ff21 	bl	800086c <__aeabi_d2uiz>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	b29a      	uxth	r2, r3
 8000a2e:	4b0f      	ldr	r3, [pc, #60]	; (8000a6c <adc_dma_val_processing+0x11c>)
 8000a30:	801a      	strh	r2, [r3, #0]
}
 8000a32:	bf00      	nop
 8000a34:	3708      	adds	r7, #8
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	f3af 8000 	nop.w
 8000a40:	10010010 	.word	0x10010010
 8000a44:	3fc00100 	.word	0x3fc00100
 8000a48:	20002302 	.word	0x20002302
 8000a4c:	200022fc 	.word	0x200022fc
 8000a50:	200002f8 	.word	0x200002f8
 8000a54:	200022f8 	.word	0x200022f8
 8000a58:	20000008 	.word	0x20000008
 8000a5c:	20002304 	.word	0x20002304
 8000a60:	20000002 	.word	0x20000002
 8000a64:	20002300 	.word	0x20002300
 8000a68:	20002306 	.word	0x20002306
 8000a6c:	20000010 	.word	0x20000010

08000a70 <system_state_update>:

/**
 * Depending on input recvd system changes to specified state
 */
void system_state_update(){
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
	// button system state update
	 if(left_button_pressed ==1 && UART_set_syst_state == 0 && UART_ret_sys_state == 0 ){
 8000a74:	4b45      	ldr	r3, [pc, #276]	; (8000b8c <system_state_update+0x11c>)
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	2b01      	cmp	r3, #1
 8000a7a:	d130      	bne.n	8000ade <system_state_update+0x6e>
 8000a7c:	4b44      	ldr	r3, [pc, #272]	; (8000b90 <system_state_update+0x120>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d12c      	bne.n	8000ade <system_state_update+0x6e>
 8000a84:	4b43      	ldr	r3, [pc, #268]	; (8000b94 <system_state_update+0x124>)
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d128      	bne.n	8000ade <system_state_update+0x6e>

		 button_count++ ;
 8000a8c:	4b42      	ldr	r3, [pc, #264]	; (8000b98 <system_state_update+0x128>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	3301      	adds	r3, #1
 8000a92:	4a41      	ldr	r2, [pc, #260]	; (8000b98 <system_state_update+0x128>)
 8000a94:	6013      	str	r3, [r2, #0]
		 if(button_count > 2){
 8000a96:	4b40      	ldr	r3, [pc, #256]	; (8000b98 <system_state_update+0x128>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	2b02      	cmp	r3, #2
 8000a9c:	dd02      	ble.n	8000aa4 <system_state_update+0x34>
			 button_count = 0 ;
 8000a9e:	4b3e      	ldr	r3, [pc, #248]	; (8000b98 <system_state_update+0x128>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	601a      	str	r2, [r3, #0]
		 }
		 update_led_via_ADC =  0 ; // don't read ADC by default in next state
 8000aa4:	4b3d      	ldr	r3, [pc, #244]	; (8000b9c <system_state_update+0x12c>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	701a      	strb	r2, [r3, #0]
		 // snapshot of ADC taken in next state
		 if(adc_conv_complete == 1){
 8000aaa:	4b3d      	ldr	r3, [pc, #244]	; (8000ba0 <system_state_update+0x130>)
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	2b01      	cmp	r3, #1
 8000ab0:	d102      	bne.n	8000ab8 <system_state_update+0x48>
			 adc_val_capture =1  ; // capture ADC value
 8000ab2:	4b3c      	ldr	r3, [pc, #240]	; (8000ba4 <system_state_update+0x134>)
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	701a      	strb	r2, [r3, #0]
		 }

		 // Emergency MODE DEFAULT
		 if(button_count != 1){
 8000ab8:	4b37      	ldr	r3, [pc, #220]	; (8000b98 <system_state_update+0x128>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	2b01      	cmp	r3, #1
 8000abe:	d007      	beq.n	8000ad0 <system_state_update+0x60>
			 strobe_led_Intensity = 256 ;
 8000ac0:	4b39      	ldr	r3, [pc, #228]	; (8000ba8 <system_state_update+0x138>)
 8000ac2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ac6:	801a      	strh	r2, [r3, #0]
			 strobe_delay = 512;
 8000ac8:	4b38      	ldr	r3, [pc, #224]	; (8000bac <system_state_update+0x13c>)
 8000aca:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ace:	801a      	strh	r2, [r3, #0]
		 }

		 LED_ON = 0 ;  // at eahc new state led set off
 8000ad0:	4b37      	ldr	r3, [pc, #220]	; (8000bb0 <system_state_update+0x140>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	701a      	strb	r2, [r3, #0]
		 left_button_pressed = 0 ;
 8000ad6:	4b2d      	ldr	r3, [pc, #180]	; (8000b8c <system_state_update+0x11c>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	701a      	strb	r2, [r3, #0]
 8000adc:	e051      	b.n	8000b82 <system_state_update+0x112>

	 }
	 // UART system state update
	 else if( left_button_pressed ==0 && UART_set_syst_state == 1 && UART_ret_sys_state == 0){ // System state update to come from only one source
 8000ade:	4b2b      	ldr	r3, [pc, #172]	; (8000b8c <system_state_update+0x11c>)
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d12f      	bne.n	8000b46 <system_state_update+0xd6>
 8000ae6:	4b2a      	ldr	r3, [pc, #168]	; (8000b90 <system_state_update+0x120>)
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	2b01      	cmp	r3, #1
 8000aec:	d12b      	bne.n	8000b46 <system_state_update+0xd6>
 8000aee:	4b29      	ldr	r3, [pc, #164]	; (8000b94 <system_state_update+0x124>)
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d127      	bne.n	8000b46 <system_state_update+0xd6>
		 UART_set_syst_state = 0;
 8000af6:	4b26      	ldr	r3, [pc, #152]	; (8000b90 <system_state_update+0x120>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	701a      	strb	r2, [r3, #0]
		// stop reading ADC when UART set command  received
		if(adc_conv_complete == 1){
 8000afc:	4b28      	ldr	r3, [pc, #160]	; (8000ba0 <system_state_update+0x130>)
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	2b01      	cmp	r3, #1
 8000b02:	d105      	bne.n	8000b10 <system_state_update+0xa0>
			adc_val_capture = 1 ; // capture slider value
 8000b04:	4b27      	ldr	r3, [pc, #156]	; (8000ba4 <system_state_update+0x134>)
 8000b06:	2201      	movs	r2, #1
 8000b08:	701a      	strb	r2, [r3, #0]
			update_led_via_ADC = 0 ; // dont read until slider moved
 8000b0a:	4b24      	ldr	r3, [pc, #144]	; (8000b9c <system_state_update+0x12c>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	701a      	strb	r2, [r3, #0]
		}

		 UART_state_update =1;
 8000b10:	4b28      	ldr	r3, [pc, #160]	; (8000bb4 <system_state_update+0x144>)
 8000b12:	2201      	movs	r2, #1
 8000b14:	701a      	strb	r2, [r3, #0]

		 if(set_or_ret_sys_state[3] == 'F'){
 8000b16:	4b28      	ldr	r3, [pc, #160]	; (8000bb8 <system_state_update+0x148>)
 8000b18:	78db      	ldrb	r3, [r3, #3]
 8000b1a:	2b46      	cmp	r3, #70	; 0x46
 8000b1c:	d103      	bne.n	8000b26 <system_state_update+0xb6>
			 button_count =0 ;
 8000b1e:	4b1e      	ldr	r3, [pc, #120]	; (8000b98 <system_state_update+0x128>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	601a      	str	r2, [r3, #0]
		 if(set_or_ret_sys_state[3] == 'F'){
 8000b24:	e02c      	b.n	8000b80 <system_state_update+0x110>
		 }
		 else if(set_or_ret_sys_state[3] =='E'){
 8000b26:	4b24      	ldr	r3, [pc, #144]	; (8000bb8 <system_state_update+0x148>)
 8000b28:	78db      	ldrb	r3, [r3, #3]
 8000b2a:	2b45      	cmp	r3, #69	; 0x45
 8000b2c:	d103      	bne.n	8000b36 <system_state_update+0xc6>
			 button_count =1;
 8000b2e:	4b1a      	ldr	r3, [pc, #104]	; (8000b98 <system_state_update+0x128>)
 8000b30:	2201      	movs	r2, #1
 8000b32:	601a      	str	r2, [r3, #0]
		 if(set_or_ret_sys_state[3] == 'F'){
 8000b34:	e024      	b.n	8000b80 <system_state_update+0x110>

		 }else{
			 if(set_or_ret_sys_state[3] == 'M'){
 8000b36:	4b20      	ldr	r3, [pc, #128]	; (8000bb8 <system_state_update+0x148>)
 8000b38:	78db      	ldrb	r3, [r3, #3]
 8000b3a:	2b4d      	cmp	r3, #77	; 0x4d
 8000b3c:	d120      	bne.n	8000b80 <system_state_update+0x110>
				 button_count =2 ;
 8000b3e:	4b16      	ldr	r3, [pc, #88]	; (8000b98 <system_state_update+0x128>)
 8000b40:	2202      	movs	r2, #2
 8000b42:	601a      	str	r2, [r3, #0]
		 if(set_or_ret_sys_state[3] == 'F'){
 8000b44:	e01c      	b.n	8000b80 <system_state_update+0x110>
			 }
		 }
	 }
	 // read system state
	 else{ //dont update the system in any way - read current and previous states
		 if( left_button_pressed ==0 && UART_set_syst_state == 0 && UART_ret_sys_state == 1){
 8000b46:	4b11      	ldr	r3, [pc, #68]	; (8000b8c <system_state_update+0x11c>)
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d119      	bne.n	8000b82 <system_state_update+0x112>
 8000b4e:	4b10      	ldr	r3, [pc, #64]	; (8000b90 <system_state_update+0x120>)
 8000b50:	781b      	ldrb	r3, [r3, #0]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d115      	bne.n	8000b82 <system_state_update+0x112>
 8000b56:	4b0f      	ldr	r3, [pc, #60]	; (8000b94 <system_state_update+0x124>)
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	2b01      	cmp	r3, #1
 8000b5c:	d111      	bne.n	8000b82 <system_state_update+0x112>

			 // stop reading adc
			if(adc_conv_complete == 1){
 8000b5e:	4b10      	ldr	r3, [pc, #64]	; (8000ba0 <system_state_update+0x130>)
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	2b01      	cmp	r3, #1
 8000b64:	d105      	bne.n	8000b72 <system_state_update+0x102>
				adc_val_capture = 1 ; // capture slider value
 8000b66:	4b0f      	ldr	r3, [pc, #60]	; (8000ba4 <system_state_update+0x134>)
 8000b68:	2201      	movs	r2, #1
 8000b6a:	701a      	strb	r2, [r3, #0]
				update_led_via_ADC = 0 ; // dont read until slider moved
 8000b6c:	4b0b      	ldr	r3, [pc, #44]	; (8000b9c <system_state_update+0x12c>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	701a      	strb	r2, [r3, #0]
			}

			 UART_ret_sys_state = 0;
 8000b72:	4b08      	ldr	r3, [pc, #32]	; (8000b94 <system_state_update+0x124>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	701a      	strb	r2, [r3, #0]
			 READ_SYS =1;
 8000b78:	4b10      	ldr	r3, [pc, #64]	; (8000bbc <system_state_update+0x14c>)
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	701a      	strb	r2, [r3, #0]

		 }
	 }
}
 8000b7e:	e000      	b.n	8000b82 <system_state_update+0x112>
		 if(set_or_ret_sys_state[3] == 'F'){
 8000b80:	bf00      	nop
}
 8000b82:	bf00      	nop
 8000b84:	46bd      	mov	sp, r7
 8000b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8a:	4770      	bx	lr
 8000b8c:	2000234a 	.word	0x2000234a
 8000b90:	20002316 	.word	0x20002316
 8000b94:	20002317 	.word	0x20002317
 8000b98:	200002f0 	.word	0x200002f0
 8000b9c:	20002306 	.word	0x20002306
 8000ba0:	20002302 	.word	0x20002302
 8000ba4:	20000002 	.word	0x20000002
 8000ba8:	20000014 	.word	0x20000014
 8000bac:	20000012 	.word	0x20000012
 8000bb0:	20002307 	.word	0x20002307
 8000bb4:	20002318 	.word	0x20002318
 8000bb8:	2000002c 	.word	0x2000002c
 8000bbc:	20002320 	.word	0x20002320

08000bc0 <right_button_state_update>:

/**
 * Updates system state after right button pressed in emergency mode
 */
void right_button_state_update(){
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0

	if(right_button_pressed){
 8000bc4:	4b0d      	ldr	r3, [pc, #52]	; (8000bfc <right_button_state_update+0x3c>)
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d012      	beq.n	8000bf2 <right_button_state_update+0x32>
		right_button_pressed = 0 ;
 8000bcc:	4b0b      	ldr	r3, [pc, #44]	; (8000bfc <right_button_state_update+0x3c>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	701a      	strb	r2, [r3, #0]

		update_led_via_ADC = 0 ; // dont read adc by default in next state
 8000bd2:	4b0b      	ldr	r3, [pc, #44]	; (8000c00 <right_button_state_update+0x40>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	701a      	strb	r2, [r3, #0]

		 em_count++ ;
 8000bd8:	4b0a      	ldr	r3, [pc, #40]	; (8000c04 <right_button_state_update+0x44>)
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	3301      	adds	r3, #1
 8000bde:	b2da      	uxtb	r2, r3
 8000be0:	4b08      	ldr	r3, [pc, #32]	; (8000c04 <right_button_state_update+0x44>)
 8000be2:	701a      	strb	r2, [r3, #0]

		 if(em_count>2){
 8000be4:	4b07      	ldr	r3, [pc, #28]	; (8000c04 <right_button_state_update+0x44>)
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	2b02      	cmp	r3, #2
 8000bea:	d902      	bls.n	8000bf2 <right_button_state_update+0x32>
			 em_count = 0;
 8000bec:	4b05      	ldr	r3, [pc, #20]	; (8000c04 <right_button_state_update+0x44>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	701a      	strb	r2, [r3, #0]
		 }
	}
}
 8000bf2:	bf00      	nop
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfa:	4770      	bx	lr
 8000bfc:	20002349 	.word	0x20002349
 8000c00:	20002306 	.word	0x20002306
 8000c04:	200002f4 	.word	0x200002f4

08000c08 <TURN_LED_ON_OFF>:

/**
 * Middle button press turns LED ON/OFF
 */
void TURN_LED_ON_OFF(){
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
	if(middle_button_pressed == 1 && UART_set_syst_state == 0){
 8000c0c:	4b1f      	ldr	r3, [pc, #124]	; (8000c8c <TURN_LED_ON_OFF+0x84>)
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	2b01      	cmp	r3, #1
 8000c12:	d122      	bne.n	8000c5a <TURN_LED_ON_OFF+0x52>
 8000c14:	4b1e      	ldr	r3, [pc, #120]	; (8000c90 <TURN_LED_ON_OFF+0x88>)
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d11e      	bne.n	8000c5a <TURN_LED_ON_OFF+0x52>
		 LED_ON = !LED_ON ;  // turns the LED on OR off
 8000c1c:	4b1d      	ldr	r3, [pc, #116]	; (8000c94 <TURN_LED_ON_OFF+0x8c>)
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	bf0c      	ite	eq
 8000c24:	2301      	moveq	r3, #1
 8000c26:	2300      	movne	r3, #0
 8000c28:	b2db      	uxtb	r3, r3
 8000c2a:	461a      	mov	r2, r3
 8000c2c:	4b19      	ldr	r3, [pc, #100]	; (8000c94 <TURN_LED_ON_OFF+0x8c>)
 8000c2e:	701a      	strb	r2, [r3, #0]

		 // Middle button press -> LED ON / OFF
		 if(LED_ON == 1){
 8000c30:	4b18      	ldr	r3, [pc, #96]	; (8000c94 <TURN_LED_ON_OFF+0x8c>)
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	2b01      	cmp	r3, #1
 8000c36:	d104      	bne.n	8000c42 <TURN_LED_ON_OFF+0x3a>
			 htim2.Instance->CCR1 = 1 ; // LED ON
 8000c38:	4b17      	ldr	r3, [pc, #92]	; (8000c98 <TURN_LED_ON_OFF+0x90>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	635a      	str	r2, [r3, #52]	; 0x34
 8000c40:	e007      	b.n	8000c52 <TURN_LED_ON_OFF+0x4a>
		 }else if(LED_ON ==0){
 8000c42:	4b14      	ldr	r3, [pc, #80]	; (8000c94 <TURN_LED_ON_OFF+0x8c>)
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d103      	bne.n	8000c52 <TURN_LED_ON_OFF+0x4a>
			 htim2.Instance->CCR1 = 0 ; //LED OFFS
 8000c4a:	4b13      	ldr	r3, [pc, #76]	; (8000c98 <TURN_LED_ON_OFF+0x90>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	2200      	movs	r2, #0
 8000c50:	635a      	str	r2, [r3, #52]	; 0x34
		 }

		 middle_button_pressed = 0 ;
 8000c52:	4b0e      	ldr	r3, [pc, #56]	; (8000c8c <TURN_LED_ON_OFF+0x84>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	701a      	strb	r2, [r3, #0]
			LED_ON  = 1 ;
		}else{
			LED_ON = 0 ;
		}
	}
}
 8000c58:	e012      	b.n	8000c80 <TURN_LED_ON_OFF+0x78>
	else if(middle_button_pressed == 0 && UART_state_update == 1  ){
 8000c5a:	4b0c      	ldr	r3, [pc, #48]	; (8000c8c <TURN_LED_ON_OFF+0x84>)
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d10e      	bne.n	8000c80 <TURN_LED_ON_OFF+0x78>
 8000c62:	4b0e      	ldr	r3, [pc, #56]	; (8000c9c <TURN_LED_ON_OFF+0x94>)
 8000c64:	781b      	ldrb	r3, [r3, #0]
 8000c66:	2b01      	cmp	r3, #1
 8000c68:	d10a      	bne.n	8000c80 <TURN_LED_ON_OFF+0x78>
		if( state>0){
 8000c6a:	4b0d      	ldr	r3, [pc, #52]	; (8000ca0 <TURN_LED_ON_OFF+0x98>)
 8000c6c:	881b      	ldrh	r3, [r3, #0]
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d003      	beq.n	8000c7a <TURN_LED_ON_OFF+0x72>
			LED_ON  = 1 ;
 8000c72:	4b08      	ldr	r3, [pc, #32]	; (8000c94 <TURN_LED_ON_OFF+0x8c>)
 8000c74:	2201      	movs	r2, #1
 8000c76:	701a      	strb	r2, [r3, #0]
}
 8000c78:	e002      	b.n	8000c80 <TURN_LED_ON_OFF+0x78>
			LED_ON = 0 ;
 8000c7a:	4b06      	ldr	r3, [pc, #24]	; (8000c94 <TURN_LED_ON_OFF+0x8c>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	701a      	strb	r2, [r3, #0]
}
 8000c80:	bf00      	nop
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop
 8000c8c:	20002348 	.word	0x20002348
 8000c90:	20002316 	.word	0x20002316
 8000c94:	20002307 	.word	0x20002307
 8000c98:	20000184 	.word	0x20000184
 8000c9c:	20002318 	.word	0x20002318
 8000ca0:	2000231a 	.word	0x2000231a

08000ca4 <EM_mode_Strobe>:

/**
 * LED strobed with provided number of ms
 */
void EM_mode_Strobe(uint16_t strobe_delay){
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	4603      	mov	r3, r0
 8000cac:	80fb      	strh	r3, [r7, #6]

	 // default delay 512ms
	 timePassed =HAL_GetTick() - strobe_ticks ;
 8000cae:	f001 fe1d 	bl	80028ec <HAL_GetTick>
 8000cb2:	4602      	mov	r2, r0
 8000cb4:	4b1c      	ldr	r3, [pc, #112]	; (8000d28 <EM_mode_Strobe+0x84>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	1ad3      	subs	r3, r2, r3
 8000cba:	4a1c      	ldr	r2, [pc, #112]	; (8000d2c <EM_mode_Strobe+0x88>)
 8000cbc:	6013      	str	r3, [r2, #0]
	 // time passed >512
	 if( timePassed >= strobe_delay && led_strobe_on == 0){
 8000cbe:	88fa      	ldrh	r2, [r7, #6]
 8000cc0:	4b1a      	ldr	r3, [pc, #104]	; (8000d2c <EM_mode_Strobe+0x88>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	429a      	cmp	r2, r3
 8000cc6:	d80a      	bhi.n	8000cde <EM_mode_Strobe+0x3a>
 8000cc8:	4b19      	ldr	r3, [pc, #100]	; (8000d30 <EM_mode_Strobe+0x8c>)
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d106      	bne.n	8000cde <EM_mode_Strobe+0x3a>
		 led_strobe_on =1 ;
 8000cd0:	4b17      	ldr	r3, [pc, #92]	; (8000d30 <EM_mode_Strobe+0x8c>)
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	701a      	strb	r2, [r3, #0]
		 htim2.Instance->CCR1 = 0 ;
 8000cd6:	4b17      	ldr	r3, [pc, #92]	; (8000d34 <EM_mode_Strobe+0x90>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	2200      	movs	r2, #0
 8000cdc:	635a      	str	r2, [r3, #52]	; 0x34
	 }
	 // time Passed > 1024
	 if(timePassed >= 1024 && led_strobe_on == 1){
 8000cde:	4b13      	ldr	r3, [pc, #76]	; (8000d2c <EM_mode_Strobe+0x88>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000ce6:	d31a      	bcc.n	8000d1e <EM_mode_Strobe+0x7a>
 8000ce8:	4b11      	ldr	r3, [pc, #68]	; (8000d30 <EM_mode_Strobe+0x8c>)
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	2b01      	cmp	r3, #1
 8000cee:	d116      	bne.n	8000d1e <EM_mode_Strobe+0x7a>
		 strobe_ticks =  HAL_GetTick() ; // update current time
 8000cf0:	f001 fdfc 	bl	80028ec <HAL_GetTick>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	4a0c      	ldr	r2, [pc, #48]	; (8000d28 <EM_mode_Strobe+0x84>)
 8000cf8:	6013      	str	r3, [r2, #0]
		 led_strobe_on = 0 ;
 8000cfa:	4b0d      	ldr	r3, [pc, #52]	; (8000d30 <EM_mode_Strobe+0x8c>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	701a      	strb	r2, [r3, #0]

		 if(update_led_via_ADC ==1){ // update LED intensity if the slider moved
 8000d00:	4b0d      	ldr	r3, [pc, #52]	; (8000d38 <EM_mode_Strobe+0x94>)
 8000d02:	781b      	ldrb	r3, [r3, #0]
 8000d04:	2b01      	cmp	r3, #1
 8000d06:	d105      	bne.n	8000d14 <EM_mode_Strobe+0x70>
			 htim2.Instance->CCR1 = LED_intensity ;
 8000d08:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <EM_mode_Strobe+0x98>)
 8000d0a:	881a      	ldrh	r2, [r3, #0]
 8000d0c:	4b09      	ldr	r3, [pc, #36]	; (8000d34 <EM_mode_Strobe+0x90>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	635a      	str	r2, [r3, #52]	; 0x34
		 }else{ // if no slider movement strobe with default intensity
			 htim2.Instance->CCR1 = strobe_led_Intensity;
		 }
	 }

}
 8000d12:	e004      	b.n	8000d1e <EM_mode_Strobe+0x7a>
			 htim2.Instance->CCR1 = strobe_led_Intensity;
 8000d14:	4b0a      	ldr	r3, [pc, #40]	; (8000d40 <EM_mode_Strobe+0x9c>)
 8000d16:	881a      	ldrh	r2, [r3, #0]
 8000d18:	4b06      	ldr	r3, [pc, #24]	; (8000d34 <EM_mode_Strobe+0x90>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000d1e:	bf00      	nop
 8000d20:	3708      	adds	r7, #8
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	20002308 	.word	0x20002308
 8000d2c:	20002310 	.word	0x20002310
 8000d30:	2000230c 	.word	0x2000230c
 8000d34:	20000184 	.word	0x20000184
 8000d38:	20002306 	.word	0x20002306
 8000d3c:	20000010 	.word	0x20000010
 8000d40:	20000014 	.word	0x20000014

08000d44 <convert_UART_state_params_to_Int>:
void convert_UART_state_params_to_Int(){
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
	if(UART_set_syst_state) {
 8000d4a:	4b76      	ldr	r3, [pc, #472]	; (8000f24 <convert_UART_state_params_to_Int+0x1e0>)
 8000d4c:	781b      	ldrb	r3, [r3, #0]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	f000 80e4 	beq.w	8000f1c <convert_UART_state_params_to_Int+0x1d8>
		for(int i = 0; i < 19 ; i++){
 8000d54:	2300      	movs	r3, #0
 8000d56:	607b      	str	r3, [r7, #4]
 8000d58:	e05f      	b.n	8000e1a <convert_UART_state_params_to_Int+0xd6>
			switch(i){
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	3b05      	subs	r3, #5
 8000d5e:	2b0a      	cmp	r3, #10
 8000d60:	d857      	bhi.n	8000e12 <convert_UART_state_params_to_Int+0xce>
 8000d62:	a201      	add	r2, pc, #4	; (adr r2, 8000d68 <convert_UART_state_params_to_Int+0x24>)
 8000d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d68:	08000d95 	.word	0x08000d95
 8000d6c:	08000da3 	.word	0x08000da3
 8000d70:	08000db1 	.word	0x08000db1
 8000d74:	08000e13 	.word	0x08000e13
 8000d78:	08000dbf 	.word	0x08000dbf
 8000d7c:	08000dcd 	.word	0x08000dcd
 8000d80:	08000ddb 	.word	0x08000ddb
 8000d84:	08000e13 	.word	0x08000e13
 8000d88:	08000de9 	.word	0x08000de9
 8000d8c:	08000df7 	.word	0x08000df7
 8000d90:	08000e05 	.word	0x08000e05
			case 5:
				STATE[0]= set_or_ret_sys_state[i] ;
 8000d94:	4a64      	ldr	r2, [pc, #400]	; (8000f28 <convert_UART_state_params_to_Int+0x1e4>)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	4413      	add	r3, r2
 8000d9a:	781a      	ldrb	r2, [r3, #0]
 8000d9c:	4b63      	ldr	r3, [pc, #396]	; (8000f2c <convert_UART_state_params_to_Int+0x1e8>)
 8000d9e:	701a      	strb	r2, [r3, #0]
				break;
 8000da0:	e038      	b.n	8000e14 <convert_UART_state_params_to_Int+0xd0>
			case 6:
				STATE[1]= set_or_ret_sys_state[i] ;
 8000da2:	4a61      	ldr	r2, [pc, #388]	; (8000f28 <convert_UART_state_params_to_Int+0x1e4>)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	4413      	add	r3, r2
 8000da8:	781a      	ldrb	r2, [r3, #0]
 8000daa:	4b60      	ldr	r3, [pc, #384]	; (8000f2c <convert_UART_state_params_to_Int+0x1e8>)
 8000dac:	705a      	strb	r2, [r3, #1]
				break;
 8000dae:	e031      	b.n	8000e14 <convert_UART_state_params_to_Int+0xd0>
			case 7:
				STATE[2] = set_or_ret_sys_state[i] ;
 8000db0:	4a5d      	ldr	r2, [pc, #372]	; (8000f28 <convert_UART_state_params_to_Int+0x1e4>)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	4413      	add	r3, r2
 8000db6:	781a      	ldrb	r2, [r3, #0]
 8000db8:	4b5c      	ldr	r3, [pc, #368]	; (8000f2c <convert_UART_state_params_to_Int+0x1e8>)
 8000dba:	709a      	strb	r2, [r3, #2]
				break;
 8000dbc:	e02a      	b.n	8000e14 <convert_UART_state_params_to_Int+0xd0>

			case 9:
				PARAM1[0] = set_or_ret_sys_state[i];
 8000dbe:	4a5a      	ldr	r2, [pc, #360]	; (8000f28 <convert_UART_state_params_to_Int+0x1e4>)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	4413      	add	r3, r2
 8000dc4:	781a      	ldrb	r2, [r3, #0]
 8000dc6:	4b5a      	ldr	r3, [pc, #360]	; (8000f30 <convert_UART_state_params_to_Int+0x1ec>)
 8000dc8:	701a      	strb	r2, [r3, #0]
				break;
 8000dca:	e023      	b.n	8000e14 <convert_UART_state_params_to_Int+0xd0>
			case 10:
				PARAM1[1] = set_or_ret_sys_state[i] ;
 8000dcc:	4a56      	ldr	r2, [pc, #344]	; (8000f28 <convert_UART_state_params_to_Int+0x1e4>)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	4413      	add	r3, r2
 8000dd2:	781a      	ldrb	r2, [r3, #0]
 8000dd4:	4b56      	ldr	r3, [pc, #344]	; (8000f30 <convert_UART_state_params_to_Int+0x1ec>)
 8000dd6:	705a      	strb	r2, [r3, #1]
				break;
 8000dd8:	e01c      	b.n	8000e14 <convert_UART_state_params_to_Int+0xd0>
			case 11:
				PARAM1[2] = set_or_ret_sys_state[i] ;
 8000dda:	4a53      	ldr	r2, [pc, #332]	; (8000f28 <convert_UART_state_params_to_Int+0x1e4>)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	4413      	add	r3, r2
 8000de0:	781a      	ldrb	r2, [r3, #0]
 8000de2:	4b53      	ldr	r3, [pc, #332]	; (8000f30 <convert_UART_state_params_to_Int+0x1ec>)
 8000de4:	709a      	strb	r2, [r3, #2]
				break ;
 8000de6:	e015      	b.n	8000e14 <convert_UART_state_params_to_Int+0xd0>
			case 13:
				PARAM2[0] = set_or_ret_sys_state[i] ;
 8000de8:	4a4f      	ldr	r2, [pc, #316]	; (8000f28 <convert_UART_state_params_to_Int+0x1e4>)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	4413      	add	r3, r2
 8000dee:	781a      	ldrb	r2, [r3, #0]
 8000df0:	4b50      	ldr	r3, [pc, #320]	; (8000f34 <convert_UART_state_params_to_Int+0x1f0>)
 8000df2:	701a      	strb	r2, [r3, #0]
				break;
 8000df4:	e00e      	b.n	8000e14 <convert_UART_state_params_to_Int+0xd0>
			case 14:
				PARAM2[1] = set_or_ret_sys_state[i] ;
 8000df6:	4a4c      	ldr	r2, [pc, #304]	; (8000f28 <convert_UART_state_params_to_Int+0x1e4>)
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	4413      	add	r3, r2
 8000dfc:	781a      	ldrb	r2, [r3, #0]
 8000dfe:	4b4d      	ldr	r3, [pc, #308]	; (8000f34 <convert_UART_state_params_to_Int+0x1f0>)
 8000e00:	705a      	strb	r2, [r3, #1]
				break;
 8000e02:	e007      	b.n	8000e14 <convert_UART_state_params_to_Int+0xd0>
			case 15:
				PARAM2[2] = set_or_ret_sys_state[i ];
 8000e04:	4a48      	ldr	r2, [pc, #288]	; (8000f28 <convert_UART_state_params_to_Int+0x1e4>)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	4413      	add	r3, r2
 8000e0a:	781a      	ldrb	r2, [r3, #0]
 8000e0c:	4b49      	ldr	r3, [pc, #292]	; (8000f34 <convert_UART_state_params_to_Int+0x1f0>)
 8000e0e:	709a      	strb	r2, [r3, #2]
				break;
 8000e10:	e000      	b.n	8000e14 <convert_UART_state_params_to_Int+0xd0>

			default:
				break ;
 8000e12:	bf00      	nop
		for(int i = 0; i < 19 ; i++){
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	3301      	adds	r3, #1
 8000e18:	607b      	str	r3, [r7, #4]
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	2b12      	cmp	r3, #18
 8000e1e:	dd9c      	ble.n	8000d5a <convert_UART_state_params_to_Int+0x16>
			}

		}

		state = atoi(STATE) ;
 8000e20:	4842      	ldr	r0, [pc, #264]	; (8000f2c <convert_UART_state_params_to_Int+0x1e8>)
 8000e22:	f007 fbfd 	bl	8008620 <atoi>
 8000e26:	4603      	mov	r3, r0
 8000e28:	b29a      	uxth	r2, r3
 8000e2a:	4b43      	ldr	r3, [pc, #268]	; (8000f38 <convert_UART_state_params_to_Int+0x1f4>)
 8000e2c:	801a      	strh	r2, [r3, #0]
		param1 = atoi(PARAM1);
 8000e2e:	4840      	ldr	r0, [pc, #256]	; (8000f30 <convert_UART_state_params_to_Int+0x1ec>)
 8000e30:	f007 fbf6 	bl	8008620 <atoi>
 8000e34:	4603      	mov	r3, r0
 8000e36:	b29a      	uxth	r2, r3
 8000e38:	4b40      	ldr	r3, [pc, #256]	; (8000f3c <convert_UART_state_params_to_Int+0x1f8>)
 8000e3a:	801a      	strh	r2, [r3, #0]
		// problem - perform check for if non integer characters are passed!
		if(strcmp(PARAM2, "000") == 0 ){
 8000e3c:	4940      	ldr	r1, [pc, #256]	; (8000f40 <convert_UART_state_params_to_Int+0x1fc>)
 8000e3e:	483d      	ldr	r0, [pc, #244]	; (8000f34 <convert_UART_state_params_to_Int+0x1f0>)
 8000e40:	f7ff f9ce 	bl	80001e0 <strcmp>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d146      	bne.n	8000ed8 <convert_UART_state_params_to_Int+0x194>

			param2 = atoi(PARAM2) ;  // SOS MORSE OUTPUT
 8000e4a:	483a      	ldr	r0, [pc, #232]	; (8000f34 <convert_UART_state_params_to_Int+0x1f0>)
 8000e4c:	f007 fbe8 	bl	8008620 <atoi>
 8000e50:	4603      	mov	r3, r0
 8000e52:	b29a      	uxth	r2, r3
 8000e54:	4b3b      	ldr	r3, [pc, #236]	; (8000f44 <convert_UART_state_params_to_Int+0x200>)
 8000e56:	801a      	strh	r2, [r3, #0]

			ME_param2[0] = param2/100 + 48;
 8000e58:	4b3a      	ldr	r3, [pc, #232]	; (8000f44 <convert_UART_state_params_to_Int+0x200>)
 8000e5a:	881b      	ldrh	r3, [r3, #0]
 8000e5c:	4a3a      	ldr	r2, [pc, #232]	; (8000f48 <convert_UART_state_params_to_Int+0x204>)
 8000e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8000e62:	095b      	lsrs	r3, r3, #5
 8000e64:	b29b      	uxth	r3, r3
 8000e66:	b2db      	uxtb	r3, r3
 8000e68:	3330      	adds	r3, #48	; 0x30
 8000e6a:	b2da      	uxtb	r2, r3
 8000e6c:	4b37      	ldr	r3, [pc, #220]	; (8000f4c <convert_UART_state_params_to_Int+0x208>)
 8000e6e:	701a      	strb	r2, [r3, #0]
			ME_param2[1] = (param2  -(param2/100)*100)/10 +48 ;
 8000e70:	4b34      	ldr	r3, [pc, #208]	; (8000f44 <convert_UART_state_params_to_Int+0x200>)
 8000e72:	881b      	ldrh	r3, [r3, #0]
 8000e74:	4619      	mov	r1, r3
 8000e76:	4b33      	ldr	r3, [pc, #204]	; (8000f44 <convert_UART_state_params_to_Int+0x200>)
 8000e78:	881b      	ldrh	r3, [r3, #0]
 8000e7a:	4a33      	ldr	r2, [pc, #204]	; (8000f48 <convert_UART_state_params_to_Int+0x204>)
 8000e7c:	fba2 2303 	umull	r2, r3, r2, r3
 8000e80:	095b      	lsrs	r3, r3, #5
 8000e82:	b29b      	uxth	r3, r3
 8000e84:	461a      	mov	r2, r3
 8000e86:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8000e8a:	fb02 f303 	mul.w	r3, r2, r3
 8000e8e:	440b      	add	r3, r1
 8000e90:	4a2f      	ldr	r2, [pc, #188]	; (8000f50 <convert_UART_state_params_to_Int+0x20c>)
 8000e92:	fb82 1203 	smull	r1, r2, r2, r3
 8000e96:	1092      	asrs	r2, r2, #2
 8000e98:	17db      	asrs	r3, r3, #31
 8000e9a:	1ad3      	subs	r3, r2, r3
 8000e9c:	b2db      	uxtb	r3, r3
 8000e9e:	3330      	adds	r3, #48	; 0x30
 8000ea0:	b2da      	uxtb	r2, r3
 8000ea2:	4b2a      	ldr	r3, [pc, #168]	; (8000f4c <convert_UART_state_params_to_Int+0x208>)
 8000ea4:	705a      	strb	r2, [r3, #1]
			ME_param2[2] = (param2 - (param2/10)*10) + 48 ;
 8000ea6:	4b27      	ldr	r3, [pc, #156]	; (8000f44 <convert_UART_state_params_to_Int+0x200>)
 8000ea8:	881b      	ldrh	r3, [r3, #0]
 8000eaa:	b2da      	uxtb	r2, r3
 8000eac:	4b25      	ldr	r3, [pc, #148]	; (8000f44 <convert_UART_state_params_to_Int+0x200>)
 8000eae:	881b      	ldrh	r3, [r3, #0]
 8000eb0:	4928      	ldr	r1, [pc, #160]	; (8000f54 <convert_UART_state_params_to_Int+0x210>)
 8000eb2:	fba1 1303 	umull	r1, r3, r1, r3
 8000eb6:	08db      	lsrs	r3, r3, #3
 8000eb8:	b29b      	uxth	r3, r3
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	0149      	lsls	r1, r1, #5
 8000ec0:	1ac9      	subs	r1, r1, r3
 8000ec2:	0089      	lsls	r1, r1, #2
 8000ec4:	1acb      	subs	r3, r1, r3
 8000ec6:	005b      	lsls	r3, r3, #1
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	4413      	add	r3, r2
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	3330      	adds	r3, #48	; 0x30
 8000ed0:	b2da      	uxtb	r2, r3
 8000ed2:	4b1e      	ldr	r3, [pc, #120]	; (8000f4c <convert_UART_state_params_to_Int+0x208>)
 8000ed4:	709a      	strb	r2, [r3, #2]
			ME_param2[2] = Custom_Morse_Msg[2] ;

			custom_morse_msg_rcvd = 1;
		}
	}
}
 8000ed6:	e021      	b.n	8000f1c <convert_UART_state_params_to_Int+0x1d8>
		else if( strcmp(PARAM2, "000") != 0 ){
 8000ed8:	4919      	ldr	r1, [pc, #100]	; (8000f40 <convert_UART_state_params_to_Int+0x1fc>)
 8000eda:	4816      	ldr	r0, [pc, #88]	; (8000f34 <convert_UART_state_params_to_Int+0x1f0>)
 8000edc:	f7ff f980 	bl	80001e0 <strcmp>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d01a      	beq.n	8000f1c <convert_UART_state_params_to_Int+0x1d8>
			Custom_Morse_Msg[0] = PARAM2[0] ; // CUSTOM MORSE output - declare variable to store the output
 8000ee6:	4b13      	ldr	r3, [pc, #76]	; (8000f34 <convert_UART_state_params_to_Int+0x1f0>)
 8000ee8:	781a      	ldrb	r2, [r3, #0]
 8000eea:	4b1b      	ldr	r3, [pc, #108]	; (8000f58 <convert_UART_state_params_to_Int+0x214>)
 8000eec:	701a      	strb	r2, [r3, #0]
			Custom_Morse_Msg[1] = PARAM2[1] ;
 8000eee:	4b11      	ldr	r3, [pc, #68]	; (8000f34 <convert_UART_state_params_to_Int+0x1f0>)
 8000ef0:	785a      	ldrb	r2, [r3, #1]
 8000ef2:	4b19      	ldr	r3, [pc, #100]	; (8000f58 <convert_UART_state_params_to_Int+0x214>)
 8000ef4:	705a      	strb	r2, [r3, #1]
			Custom_Morse_Msg[2] = PARAM2[2] ;
 8000ef6:	4b0f      	ldr	r3, [pc, #60]	; (8000f34 <convert_UART_state_params_to_Int+0x1f0>)
 8000ef8:	789a      	ldrb	r2, [r3, #2]
 8000efa:	4b17      	ldr	r3, [pc, #92]	; (8000f58 <convert_UART_state_params_to_Int+0x214>)
 8000efc:	709a      	strb	r2, [r3, #2]
			ME_param2[0] = Custom_Morse_Msg[0];
 8000efe:	4b16      	ldr	r3, [pc, #88]	; (8000f58 <convert_UART_state_params_to_Int+0x214>)
 8000f00:	781a      	ldrb	r2, [r3, #0]
 8000f02:	4b12      	ldr	r3, [pc, #72]	; (8000f4c <convert_UART_state_params_to_Int+0x208>)
 8000f04:	701a      	strb	r2, [r3, #0]
			ME_param2[1] = Custom_Morse_Msg[1] ;
 8000f06:	4b14      	ldr	r3, [pc, #80]	; (8000f58 <convert_UART_state_params_to_Int+0x214>)
 8000f08:	785a      	ldrb	r2, [r3, #1]
 8000f0a:	4b10      	ldr	r3, [pc, #64]	; (8000f4c <convert_UART_state_params_to_Int+0x208>)
 8000f0c:	705a      	strb	r2, [r3, #1]
			ME_param2[2] = Custom_Morse_Msg[2] ;
 8000f0e:	4b12      	ldr	r3, [pc, #72]	; (8000f58 <convert_UART_state_params_to_Int+0x214>)
 8000f10:	789a      	ldrb	r2, [r3, #2]
 8000f12:	4b0e      	ldr	r3, [pc, #56]	; (8000f4c <convert_UART_state_params_to_Int+0x208>)
 8000f14:	709a      	strb	r2, [r3, #2]
			custom_morse_msg_rcvd = 1;
 8000f16:	4b11      	ldr	r3, [pc, #68]	; (8000f5c <convert_UART_state_params_to_Int+0x218>)
 8000f18:	2201      	movs	r2, #1
 8000f1a:	701a      	strb	r2, [r3, #0]
}
 8000f1c:	bf00      	nop
 8000f1e:	3708      	adds	r7, #8
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	20002316 	.word	0x20002316
 8000f28:	2000002c 	.word	0x2000002c
 8000f2c:	20000040 	.word	0x20000040
 8000f30:	20000044 	.word	0x20000044
 8000f34:	20000048 	.word	0x20000048
 8000f38:	2000231a 	.word	0x2000231a
 8000f3c:	2000231c 	.word	0x2000231c
 8000f40:	08009204 	.word	0x08009204
 8000f44:	2000231e 	.word	0x2000231e
 8000f48:	51eb851f 	.word	0x51eb851f
 8000f4c:	20000054 	.word	0x20000054
 8000f50:	66666667 	.word	0x66666667
 8000f54:	cccccccd 	.word	0xcccccccd
 8000f58:	2000004c 	.word	0x2000004c
 8000f5c:	20002319 	.word	0x20002319

08000f60 <Emergency_Mode_State_Update>:

/**
 * Function updates the necessary states/ values when UART command reached to
 * update the system state
 */
void Emergency_Mode_State_Update(){
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0

	if(UART_state_update == 1 && state > 0 && set_or_ret_sys_state[3] =='E'){
 8000f64:	4b2d      	ldr	r3, [pc, #180]	; (800101c <Emergency_Mode_State_Update+0xbc>)
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	2b01      	cmp	r3, #1
 8000f6a:	d14c      	bne.n	8001006 <Emergency_Mode_State_Update+0xa6>
 8000f6c:	4b2c      	ldr	r3, [pc, #176]	; (8001020 <Emergency_Mode_State_Update+0xc0>)
 8000f6e:	881b      	ldrh	r3, [r3, #0]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d048      	beq.n	8001006 <Emergency_Mode_State_Update+0xa6>
 8000f74:	4b2b      	ldr	r3, [pc, #172]	; (8001024 <Emergency_Mode_State_Update+0xc4>)
 8000f76:	78db      	ldrb	r3, [r3, #3]
 8000f78:	2b45      	cmp	r3, #69	; 0x45
 8000f7a:	d144      	bne.n	8001006 <Emergency_Mode_State_Update+0xa6>
		// Dont read ADC
		if(adc_conv_complete == 1){
 8000f7c:	4b2a      	ldr	r3, [pc, #168]	; (8001028 <Emergency_Mode_State_Update+0xc8>)
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	2b01      	cmp	r3, #1
 8000f82:	d105      	bne.n	8000f90 <Emergency_Mode_State_Update+0x30>
			adc_val_capture = 1 ; // capture slider value
 8000f84:	4b29      	ldr	r3, [pc, #164]	; (800102c <Emergency_Mode_State_Update+0xcc>)
 8000f86:	2201      	movs	r2, #1
 8000f88:	701a      	strb	r2, [r3, #0]
			update_led_via_ADC = 0 ; // dont read until slider moved
 8000f8a:	4b29      	ldr	r3, [pc, #164]	; (8001030 <Emergency_Mode_State_Update+0xd0>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	701a      	strb	r2, [r3, #0]
		}

		//update LED intensity
		strobe_led_Intensity = state;
 8000f90:	4b23      	ldr	r3, [pc, #140]	; (8001020 <Emergency_Mode_State_Update+0xc0>)
 8000f92:	881a      	ldrh	r2, [r3, #0]
 8000f94:	4b27      	ldr	r3, [pc, #156]	; (8001034 <Emergency_Mode_State_Update+0xd4>)
 8000f96:	801a      	strh	r2, [r3, #0]

		// strobe
		if(param1 > 0 ){
 8000f98:	4b27      	ldr	r3, [pc, #156]	; (8001038 <Emergency_Mode_State_Update+0xd8>)
 8000f9a:	881b      	ldrh	r3, [r3, #0]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d007      	beq.n	8000fb0 <Emergency_Mode_State_Update+0x50>
			em_count = 0 ;
 8000fa0:	4b26      	ldr	r3, [pc, #152]	; (800103c <Emergency_Mode_State_Update+0xdc>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	701a      	strb	r2, [r3, #0]
			strobe_delay = param1 ;  // update the ON/off time of strobe
 8000fa6:	4b24      	ldr	r3, [pc, #144]	; (8001038 <Emergency_Mode_State_Update+0xd8>)
 8000fa8:	881a      	ldrh	r2, [r3, #0]
 8000faa:	4b25      	ldr	r3, [pc, #148]	; (8001040 <Emergency_Mode_State_Update+0xe0>)
 8000fac:	801a      	strh	r2, [r3, #0]
 8000fae:	e027      	b.n	8001000 <Emergency_Mode_State_Update+0xa0>

		}
		// SOS output
		else if(param1 == 0 && param2 == 0 && custom_morse_msg_rcvd == 0 ){
 8000fb0:	4b21      	ldr	r3, [pc, #132]	; (8001038 <Emergency_Mode_State_Update+0xd8>)
 8000fb2:	881b      	ldrh	r3, [r3, #0]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d110      	bne.n	8000fda <Emergency_Mode_State_Update+0x7a>
 8000fb8:	4b22      	ldr	r3, [pc, #136]	; (8001044 <Emergency_Mode_State_Update+0xe4>)
 8000fba:	881b      	ldrh	r3, [r3, #0]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d10c      	bne.n	8000fda <Emergency_Mode_State_Update+0x7a>
 8000fc0:	4b21      	ldr	r3, [pc, #132]	; (8001048 <Emergency_Mode_State_Update+0xe8>)
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d108      	bne.n	8000fda <Emergency_Mode_State_Update+0x7a>
			HAL_UART_Transmit_IT(&huart2, (uint8_t*)"SOS MORSE\n", 10) ;
 8000fc8:	220a      	movs	r2, #10
 8000fca:	4920      	ldr	r1, [pc, #128]	; (800104c <Emergency_Mode_State_Update+0xec>)
 8000fcc:	4820      	ldr	r0, [pc, #128]	; (8001050 <Emergency_Mode_State_Update+0xf0>)
 8000fce:	f006 f821 	bl	8007014 <HAL_UART_Transmit_IT>
			em_count =1 ; // SOS mode
 8000fd2:	4b1a      	ldr	r3, [pc, #104]	; (800103c <Emergency_Mode_State_Update+0xdc>)
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	701a      	strb	r2, [r3, #0]
 8000fd8:	e012      	b.n	8001000 <Emergency_Mode_State_Update+0xa0>
		}
		// CUSTOM morse msg received
		else{
			if(param1 == 0 && custom_morse_msg_rcvd ==1 ){
 8000fda:	4b17      	ldr	r3, [pc, #92]	; (8001038 <Emergency_Mode_State_Update+0xd8>)
 8000fdc:	881b      	ldrh	r3, [r3, #0]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d10e      	bne.n	8001000 <Emergency_Mode_State_Update+0xa0>
 8000fe2:	4b19      	ldr	r3, [pc, #100]	; (8001048 <Emergency_Mode_State_Update+0xe8>)
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	2b01      	cmp	r3, #1
 8000fe8:	d10a      	bne.n	8001000 <Emergency_Mode_State_Update+0xa0>
				custom_morse_msg_rcvd = 0;
 8000fea:	4b17      	ldr	r3, [pc, #92]	; (8001048 <Emergency_Mode_State_Update+0xe8>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit_IT(&huart2, (uint8_t*)"CUSTOM MORSE\n", 13) ;
 8000ff0:	220d      	movs	r2, #13
 8000ff2:	4918      	ldr	r1, [pc, #96]	; (8001054 <Emergency_Mode_State_Update+0xf4>)
 8000ff4:	4816      	ldr	r0, [pc, #88]	; (8001050 <Emergency_Mode_State_Update+0xf0>)
 8000ff6:	f006 f80d 	bl	8007014 <HAL_UART_Transmit_IT>
				em_count = 2 ; // CUSTOM MORSE
 8000ffa:	4b10      	ldr	r3, [pc, #64]	; (800103c <Emergency_Mode_State_Update+0xdc>)
 8000ffc:	2202      	movs	r2, #2
 8000ffe:	701a      	strb	r2, [r3, #0]

			}
		}


		UART_state_update = 0;
 8001000:	4b06      	ldr	r3, [pc, #24]	; (800101c <Emergency_Mode_State_Update+0xbc>)
 8001002:	2200      	movs	r2, #0
 8001004:	701a      	strb	r2, [r3, #0]
	}
	 // copy previous states information
		 ME_state = strobe_led_Intensity ;
 8001006:	4b0b      	ldr	r3, [pc, #44]	; (8001034 <Emergency_Mode_State_Update+0xd4>)
 8001008:	881a      	ldrh	r2, [r3, #0]
 800100a:	4b13      	ldr	r3, [pc, #76]	; (8001058 <Emergency_Mode_State_Update+0xf8>)
 800100c:	801a      	strh	r2, [r3, #0]
		 ME_param1 =  strobe_delay;
 800100e:	4b0c      	ldr	r3, [pc, #48]	; (8001040 <Emergency_Mode_State_Update+0xe0>)
 8001010:	881a      	ldrh	r2, [r3, #0]
 8001012:	4b12      	ldr	r3, [pc, #72]	; (800105c <Emergency_Mode_State_Update+0xfc>)
 8001014:	801a      	strh	r2, [r3, #0]


}
 8001016:	bf00      	nop
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	20002318 	.word	0x20002318
 8001020:	2000231a 	.word	0x2000231a
 8001024:	2000002c 	.word	0x2000002c
 8001028:	20002302 	.word	0x20002302
 800102c:	20000002 	.word	0x20000002
 8001030:	20002306 	.word	0x20002306
 8001034:	20000014 	.word	0x20000014
 8001038:	2000231c 	.word	0x2000231c
 800103c:	200002f4 	.word	0x200002f4
 8001040:	20000012 	.word	0x20000012
 8001044:	2000231e 	.word	0x2000231e
 8001048:	20002319 	.word	0x20002319
 800104c:	08009208 	.word	0x08009208
 8001050:	20000268 	.word	0x20000268
 8001054:	08009214 	.word	0x08009214
 8001058:	20002326 	.word	0x20002326
 800105c:	20002328 	.word	0x20002328

08001060 <Mood_Mode_State_Update>:

void Mood_Mode_State_Update(){
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
	if(UART_state_update ==1  && set_or_ret_sys_state[3] == 'M'){
 8001064:	4b0d      	ldr	r3, [pc, #52]	; (800109c <Mood_Mode_State_Update+0x3c>)
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	2b01      	cmp	r3, #1
 800106a:	d112      	bne.n	8001092 <Mood_Mode_State_Update+0x32>
 800106c:	4b0c      	ldr	r3, [pc, #48]	; (80010a0 <Mood_Mode_State_Update+0x40>)
 800106e:	78db      	ldrb	r3, [r3, #3]
 8001070:	2b4d      	cmp	r3, #77	; 0x4d
 8001072:	d10e      	bne.n	8001092 <Mood_Mode_State_Update+0x32>

		R_channel_Intensity = state ;
 8001074:	4b0b      	ldr	r3, [pc, #44]	; (80010a4 <Mood_Mode_State_Update+0x44>)
 8001076:	881a      	ldrh	r2, [r3, #0]
 8001078:	4b0b      	ldr	r3, [pc, #44]	; (80010a8 <Mood_Mode_State_Update+0x48>)
 800107a:	801a      	strh	r2, [r3, #0]
		G_channel_Intensity = param1 ;
 800107c:	4b0b      	ldr	r3, [pc, #44]	; (80010ac <Mood_Mode_State_Update+0x4c>)
 800107e:	881a      	ldrh	r2, [r3, #0]
 8001080:	4b0b      	ldr	r3, [pc, #44]	; (80010b0 <Mood_Mode_State_Update+0x50>)
 8001082:	801a      	strh	r2, [r3, #0]
		B_channel_Intensity = param2 ;
 8001084:	4b0b      	ldr	r3, [pc, #44]	; (80010b4 <Mood_Mode_State_Update+0x54>)
 8001086:	881a      	ldrh	r2, [r3, #0]
 8001088:	4b0b      	ldr	r3, [pc, #44]	; (80010b8 <Mood_Mode_State_Update+0x58>)
 800108a:	801a      	strh	r2, [r3, #0]

		UART_state_update = 0;
 800108c:	4b03      	ldr	r3, [pc, #12]	; (800109c <Mood_Mode_State_Update+0x3c>)
 800108e:	2200      	movs	r2, #0
 8001090:	701a      	strb	r2, [r3, #0]
	}
}
 8001092:	bf00      	nop
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr
 800109c:	20002318 	.word	0x20002318
 80010a0:	2000002c 	.word	0x2000002c
 80010a4:	2000231a 	.word	0x2000231a
 80010a8:	20000016 	.word	0x20000016
 80010ac:	2000231c 	.word	0x2000231c
 80010b0:	20000018 	.word	0x20000018
 80010b4:	2000231e 	.word	0x2000231e
 80010b8:	2000001a 	.word	0x2000001a

080010bc <Request_return_system_state>:

void Request_return_system_state(){
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
	if(READ_SYS ==1 ){
 80010c2:	4b6c      	ldr	r3, [pc, #432]	; (8001274 <Request_return_system_state+0x1b8>)
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	2b01      	cmp	r3, #1
 80010c8:	f040 8348 	bne.w	800175c <Request_return_system_state+0x6a0>
		// flash light mode
		if(set_or_ret_sys_state[3] == 'F'){
 80010cc:	4b6a      	ldr	r3, [pc, #424]	; (8001278 <Request_return_system_state+0x1bc>)
 80010ce:	78db      	ldrb	r3, [r3, #3]
 80010d0:	2b46      	cmp	r3, #70	; 0x46
 80010d2:	f040 80e9 	bne.w	80012a8 <Request_return_system_state+0x1ec>

			ret_state[0] = MF_state/100 + 48 ; // hundred
 80010d6:	4b69      	ldr	r3, [pc, #420]	; (800127c <Request_return_system_state+0x1c0>)
 80010d8:	881b      	ldrh	r3, [r3, #0]
 80010da:	4a69      	ldr	r2, [pc, #420]	; (8001280 <Request_return_system_state+0x1c4>)
 80010dc:	fba2 2303 	umull	r2, r3, r2, r3
 80010e0:	095b      	lsrs	r3, r3, #5
 80010e2:	b29b      	uxth	r3, r3
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	3330      	adds	r3, #48	; 0x30
 80010e8:	b2da      	uxtb	r2, r3
 80010ea:	4b66      	ldr	r3, [pc, #408]	; (8001284 <Request_return_system_state+0x1c8>)
 80010ec:	701a      	strb	r2, [r3, #0]
			ret_state[1] = (MF_state -(MF_state/100)*100)/10 + 48 ; //tens
 80010ee:	4b63      	ldr	r3, [pc, #396]	; (800127c <Request_return_system_state+0x1c0>)
 80010f0:	881b      	ldrh	r3, [r3, #0]
 80010f2:	4619      	mov	r1, r3
 80010f4:	4b61      	ldr	r3, [pc, #388]	; (800127c <Request_return_system_state+0x1c0>)
 80010f6:	881b      	ldrh	r3, [r3, #0]
 80010f8:	4a61      	ldr	r2, [pc, #388]	; (8001280 <Request_return_system_state+0x1c4>)
 80010fa:	fba2 2303 	umull	r2, r3, r2, r3
 80010fe:	095b      	lsrs	r3, r3, #5
 8001100:	b29b      	uxth	r3, r3
 8001102:	461a      	mov	r2, r3
 8001104:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8001108:	fb02 f303 	mul.w	r3, r2, r3
 800110c:	440b      	add	r3, r1
 800110e:	4a5e      	ldr	r2, [pc, #376]	; (8001288 <Request_return_system_state+0x1cc>)
 8001110:	fb82 1203 	smull	r1, r2, r2, r3
 8001114:	1092      	asrs	r2, r2, #2
 8001116:	17db      	asrs	r3, r3, #31
 8001118:	1ad3      	subs	r3, r2, r3
 800111a:	b2db      	uxtb	r3, r3
 800111c:	3330      	adds	r3, #48	; 0x30
 800111e:	b2da      	uxtb	r2, r3
 8001120:	4b58      	ldr	r3, [pc, #352]	; (8001284 <Request_return_system_state+0x1c8>)
 8001122:	705a      	strb	r2, [r3, #1]
			ret_state[2] = (MF_state - (MF_state/10)*10) + 48 ;  //units
 8001124:	4b55      	ldr	r3, [pc, #340]	; (800127c <Request_return_system_state+0x1c0>)
 8001126:	881b      	ldrh	r3, [r3, #0]
 8001128:	b2da      	uxtb	r2, r3
 800112a:	4b54      	ldr	r3, [pc, #336]	; (800127c <Request_return_system_state+0x1c0>)
 800112c:	881b      	ldrh	r3, [r3, #0]
 800112e:	4957      	ldr	r1, [pc, #348]	; (800128c <Request_return_system_state+0x1d0>)
 8001130:	fba1 1303 	umull	r1, r3, r1, r3
 8001134:	08db      	lsrs	r3, r3, #3
 8001136:	b29b      	uxth	r3, r3
 8001138:	b2db      	uxtb	r3, r3
 800113a:	4619      	mov	r1, r3
 800113c:	0149      	lsls	r1, r1, #5
 800113e:	1ac9      	subs	r1, r1, r3
 8001140:	0089      	lsls	r1, r1, #2
 8001142:	1acb      	subs	r3, r1, r3
 8001144:	005b      	lsls	r3, r3, #1
 8001146:	b2db      	uxtb	r3, r3
 8001148:	4413      	add	r3, r2
 800114a:	b2db      	uxtb	r3, r3
 800114c:	3330      	adds	r3, #48	; 0x30
 800114e:	b2da      	uxtb	r2, r3
 8001150:	4b4c      	ldr	r3, [pc, #304]	; (8001284 <Request_return_system_state+0x1c8>)
 8001152:	709a      	strb	r2, [r3, #2]

			ret_param1[0] = MF_param1/100 + 48 ; // hundred
 8001154:	4b4e      	ldr	r3, [pc, #312]	; (8001290 <Request_return_system_state+0x1d4>)
 8001156:	881b      	ldrh	r3, [r3, #0]
 8001158:	4a49      	ldr	r2, [pc, #292]	; (8001280 <Request_return_system_state+0x1c4>)
 800115a:	fba2 2303 	umull	r2, r3, r2, r3
 800115e:	095b      	lsrs	r3, r3, #5
 8001160:	b29b      	uxth	r3, r3
 8001162:	b2db      	uxtb	r3, r3
 8001164:	3330      	adds	r3, #48	; 0x30
 8001166:	b2da      	uxtb	r2, r3
 8001168:	4b4a      	ldr	r3, [pc, #296]	; (8001294 <Request_return_system_state+0x1d8>)
 800116a:	701a      	strb	r2, [r3, #0]
			ret_param1[1] = (MF_param1 -(MF_param1/100)*100)/10 + 48 ; //tens
 800116c:	4b48      	ldr	r3, [pc, #288]	; (8001290 <Request_return_system_state+0x1d4>)
 800116e:	881b      	ldrh	r3, [r3, #0]
 8001170:	4619      	mov	r1, r3
 8001172:	4b47      	ldr	r3, [pc, #284]	; (8001290 <Request_return_system_state+0x1d4>)
 8001174:	881b      	ldrh	r3, [r3, #0]
 8001176:	4a42      	ldr	r2, [pc, #264]	; (8001280 <Request_return_system_state+0x1c4>)
 8001178:	fba2 2303 	umull	r2, r3, r2, r3
 800117c:	095b      	lsrs	r3, r3, #5
 800117e:	b29b      	uxth	r3, r3
 8001180:	461a      	mov	r2, r3
 8001182:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8001186:	fb02 f303 	mul.w	r3, r2, r3
 800118a:	440b      	add	r3, r1
 800118c:	4a3e      	ldr	r2, [pc, #248]	; (8001288 <Request_return_system_state+0x1cc>)
 800118e:	fb82 1203 	smull	r1, r2, r2, r3
 8001192:	1092      	asrs	r2, r2, #2
 8001194:	17db      	asrs	r3, r3, #31
 8001196:	1ad3      	subs	r3, r2, r3
 8001198:	b2db      	uxtb	r3, r3
 800119a:	3330      	adds	r3, #48	; 0x30
 800119c:	b2da      	uxtb	r2, r3
 800119e:	4b3d      	ldr	r3, [pc, #244]	; (8001294 <Request_return_system_state+0x1d8>)
 80011a0:	705a      	strb	r2, [r3, #1]
			ret_param1[2] = (MF_param1 - (MF_param1/10)*10) + 48 ;  //units
 80011a2:	4b3b      	ldr	r3, [pc, #236]	; (8001290 <Request_return_system_state+0x1d4>)
 80011a4:	881b      	ldrh	r3, [r3, #0]
 80011a6:	b2da      	uxtb	r2, r3
 80011a8:	4b39      	ldr	r3, [pc, #228]	; (8001290 <Request_return_system_state+0x1d4>)
 80011aa:	881b      	ldrh	r3, [r3, #0]
 80011ac:	4937      	ldr	r1, [pc, #220]	; (800128c <Request_return_system_state+0x1d0>)
 80011ae:	fba1 1303 	umull	r1, r3, r1, r3
 80011b2:	08db      	lsrs	r3, r3, #3
 80011b4:	b29b      	uxth	r3, r3
 80011b6:	b2db      	uxtb	r3, r3
 80011b8:	4619      	mov	r1, r3
 80011ba:	0149      	lsls	r1, r1, #5
 80011bc:	1ac9      	subs	r1, r1, r3
 80011be:	0089      	lsls	r1, r1, #2
 80011c0:	1acb      	subs	r3, r1, r3
 80011c2:	005b      	lsls	r3, r3, #1
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	4413      	add	r3, r2
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	3330      	adds	r3, #48	; 0x30
 80011cc:	b2da      	uxtb	r2, r3
 80011ce:	4b31      	ldr	r3, [pc, #196]	; (8001294 <Request_return_system_state+0x1d8>)
 80011d0:	709a      	strb	r2, [r3, #2]

			if(custom_morse_msg_rcvd == 1){
 80011d2:	4b31      	ldr	r3, [pc, #196]	; (8001298 <Request_return_system_state+0x1dc>)
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	2b01      	cmp	r3, #1
 80011d8:	d10c      	bne.n	80011f4 <Request_return_system_state+0x138>
				ret_param2[0] = MF_param2[0]; // hundred
 80011da:	4b30      	ldr	r3, [pc, #192]	; (800129c <Request_return_system_state+0x1e0>)
 80011dc:	781a      	ldrb	r2, [r3, #0]
 80011de:	4b30      	ldr	r3, [pc, #192]	; (80012a0 <Request_return_system_state+0x1e4>)
 80011e0:	701a      	strb	r2, [r3, #0]
				ret_param2[1] = MF_param2[1] ; //tens
 80011e2:	4b2e      	ldr	r3, [pc, #184]	; (800129c <Request_return_system_state+0x1e0>)
 80011e4:	785a      	ldrb	r2, [r3, #1]
 80011e6:	4b2e      	ldr	r3, [pc, #184]	; (80012a0 <Request_return_system_state+0x1e4>)
 80011e8:	705a      	strb	r2, [r3, #1]
				ret_param2[2] = MF_param2[2] ; //units
 80011ea:	4b2c      	ldr	r3, [pc, #176]	; (800129c <Request_return_system_state+0x1e0>)
 80011ec:	789a      	ldrb	r2, [r3, #2]
 80011ee:	4b2c      	ldr	r3, [pc, #176]	; (80012a0 <Request_return_system_state+0x1e4>)
 80011f0:	709a      	strb	r2, [r3, #2]
 80011f2:	e1d7      	b.n	80015a4 <Request_return_system_state+0x4e8>
			}else{
				ret_param2[0] = param2/100 + 48;  // hundred
 80011f4:	4b2b      	ldr	r3, [pc, #172]	; (80012a4 <Request_return_system_state+0x1e8>)
 80011f6:	881b      	ldrh	r3, [r3, #0]
 80011f8:	4a21      	ldr	r2, [pc, #132]	; (8001280 <Request_return_system_state+0x1c4>)
 80011fa:	fba2 2303 	umull	r2, r3, r2, r3
 80011fe:	095b      	lsrs	r3, r3, #5
 8001200:	b29b      	uxth	r3, r3
 8001202:	b2db      	uxtb	r3, r3
 8001204:	3330      	adds	r3, #48	; 0x30
 8001206:	b2da      	uxtb	r2, r3
 8001208:	4b25      	ldr	r3, [pc, #148]	; (80012a0 <Request_return_system_state+0x1e4>)
 800120a:	701a      	strb	r2, [r3, #0]
				ret_param2[1] =	(param2 -(param2/100)*100)/10 + 48 ; //tens
 800120c:	4b25      	ldr	r3, [pc, #148]	; (80012a4 <Request_return_system_state+0x1e8>)
 800120e:	881b      	ldrh	r3, [r3, #0]
 8001210:	4619      	mov	r1, r3
 8001212:	4b24      	ldr	r3, [pc, #144]	; (80012a4 <Request_return_system_state+0x1e8>)
 8001214:	881b      	ldrh	r3, [r3, #0]
 8001216:	4a1a      	ldr	r2, [pc, #104]	; (8001280 <Request_return_system_state+0x1c4>)
 8001218:	fba2 2303 	umull	r2, r3, r2, r3
 800121c:	095b      	lsrs	r3, r3, #5
 800121e:	b29b      	uxth	r3, r3
 8001220:	461a      	mov	r2, r3
 8001222:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8001226:	fb02 f303 	mul.w	r3, r2, r3
 800122a:	440b      	add	r3, r1
 800122c:	4a16      	ldr	r2, [pc, #88]	; (8001288 <Request_return_system_state+0x1cc>)
 800122e:	fb82 1203 	smull	r1, r2, r2, r3
 8001232:	1092      	asrs	r2, r2, #2
 8001234:	17db      	asrs	r3, r3, #31
 8001236:	1ad3      	subs	r3, r2, r3
 8001238:	b2db      	uxtb	r3, r3
 800123a:	3330      	adds	r3, #48	; 0x30
 800123c:	b2da      	uxtb	r2, r3
 800123e:	4b18      	ldr	r3, [pc, #96]	; (80012a0 <Request_return_system_state+0x1e4>)
 8001240:	705a      	strb	r2, [r3, #1]
				ret_param2[2] = (param2 - (param2/10)*10) + 48 ; //units
 8001242:	4b18      	ldr	r3, [pc, #96]	; (80012a4 <Request_return_system_state+0x1e8>)
 8001244:	881b      	ldrh	r3, [r3, #0]
 8001246:	b2da      	uxtb	r2, r3
 8001248:	4b16      	ldr	r3, [pc, #88]	; (80012a4 <Request_return_system_state+0x1e8>)
 800124a:	881b      	ldrh	r3, [r3, #0]
 800124c:	490f      	ldr	r1, [pc, #60]	; (800128c <Request_return_system_state+0x1d0>)
 800124e:	fba1 1303 	umull	r1, r3, r1, r3
 8001252:	08db      	lsrs	r3, r3, #3
 8001254:	b29b      	uxth	r3, r3
 8001256:	b2db      	uxtb	r3, r3
 8001258:	4619      	mov	r1, r3
 800125a:	0149      	lsls	r1, r1, #5
 800125c:	1ac9      	subs	r1, r1, r3
 800125e:	0089      	lsls	r1, r1, #2
 8001260:	1acb      	subs	r3, r1, r3
 8001262:	005b      	lsls	r3, r3, #1
 8001264:	b2db      	uxtb	r3, r3
 8001266:	4413      	add	r3, r2
 8001268:	b2db      	uxtb	r3, r3
 800126a:	3330      	adds	r3, #48	; 0x30
 800126c:	b2da      	uxtb	r2, r3
 800126e:	4b0c      	ldr	r3, [pc, #48]	; (80012a0 <Request_return_system_state+0x1e4>)
 8001270:	709a      	strb	r2, [r3, #2]
 8001272:	e197      	b.n	80015a4 <Request_return_system_state+0x4e8>
 8001274:	20002320 	.word	0x20002320
 8001278:	2000002c 	.word	0x2000002c
 800127c:	20002322 	.word	0x20002322
 8001280:	51eb851f 	.word	0x51eb851f
 8001284:	20000058 	.word	0x20000058
 8001288:	66666667 	.word	0x66666667
 800128c:	cccccccd 	.word	0xcccccccd
 8001290:	20002324 	.word	0x20002324
 8001294:	2000005c 	.word	0x2000005c
 8001298:	20002319 	.word	0x20002319
 800129c:	20000050 	.word	0x20000050
 80012a0:	20000060 	.word	0x20000060
 80012a4:	2000231e 	.word	0x2000231e
			}


		}
		// emergency mode
		else if(set_or_ret_sys_state[3] == 'E'){
 80012a8:	4b51      	ldr	r3, [pc, #324]	; (80013f0 <Request_return_system_state+0x334>)
 80012aa:	78db      	ldrb	r3, [r3, #3]
 80012ac:	2b45      	cmp	r3, #69	; 0x45
 80012ae:	f040 80b7 	bne.w	8001420 <Request_return_system_state+0x364>

			ret_state[0] = ME_state/100 + 48 ; // hundred
 80012b2:	4b50      	ldr	r3, [pc, #320]	; (80013f4 <Request_return_system_state+0x338>)
 80012b4:	881b      	ldrh	r3, [r3, #0]
 80012b6:	4a50      	ldr	r2, [pc, #320]	; (80013f8 <Request_return_system_state+0x33c>)
 80012b8:	fba2 2303 	umull	r2, r3, r2, r3
 80012bc:	095b      	lsrs	r3, r3, #5
 80012be:	b29b      	uxth	r3, r3
 80012c0:	b2db      	uxtb	r3, r3
 80012c2:	3330      	adds	r3, #48	; 0x30
 80012c4:	b2da      	uxtb	r2, r3
 80012c6:	4b4d      	ldr	r3, [pc, #308]	; (80013fc <Request_return_system_state+0x340>)
 80012c8:	701a      	strb	r2, [r3, #0]
			ret_state[1] = (ME_state -(ME_state/100)*100)/10 + 48 ; //tens
 80012ca:	4b4a      	ldr	r3, [pc, #296]	; (80013f4 <Request_return_system_state+0x338>)
 80012cc:	881b      	ldrh	r3, [r3, #0]
 80012ce:	4619      	mov	r1, r3
 80012d0:	4b48      	ldr	r3, [pc, #288]	; (80013f4 <Request_return_system_state+0x338>)
 80012d2:	881b      	ldrh	r3, [r3, #0]
 80012d4:	4a48      	ldr	r2, [pc, #288]	; (80013f8 <Request_return_system_state+0x33c>)
 80012d6:	fba2 2303 	umull	r2, r3, r2, r3
 80012da:	095b      	lsrs	r3, r3, #5
 80012dc:	b29b      	uxth	r3, r3
 80012de:	461a      	mov	r2, r3
 80012e0:	f06f 0363 	mvn.w	r3, #99	; 0x63
 80012e4:	fb02 f303 	mul.w	r3, r2, r3
 80012e8:	440b      	add	r3, r1
 80012ea:	4a45      	ldr	r2, [pc, #276]	; (8001400 <Request_return_system_state+0x344>)
 80012ec:	fb82 1203 	smull	r1, r2, r2, r3
 80012f0:	1092      	asrs	r2, r2, #2
 80012f2:	17db      	asrs	r3, r3, #31
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	3330      	adds	r3, #48	; 0x30
 80012fa:	b2da      	uxtb	r2, r3
 80012fc:	4b3f      	ldr	r3, [pc, #252]	; (80013fc <Request_return_system_state+0x340>)
 80012fe:	705a      	strb	r2, [r3, #1]
			ret_state[2] = (ME_state - (ME_state/10)*10) + 48 ;  //units
 8001300:	4b3c      	ldr	r3, [pc, #240]	; (80013f4 <Request_return_system_state+0x338>)
 8001302:	881b      	ldrh	r3, [r3, #0]
 8001304:	b2da      	uxtb	r2, r3
 8001306:	4b3b      	ldr	r3, [pc, #236]	; (80013f4 <Request_return_system_state+0x338>)
 8001308:	881b      	ldrh	r3, [r3, #0]
 800130a:	493e      	ldr	r1, [pc, #248]	; (8001404 <Request_return_system_state+0x348>)
 800130c:	fba1 1303 	umull	r1, r3, r1, r3
 8001310:	08db      	lsrs	r3, r3, #3
 8001312:	b29b      	uxth	r3, r3
 8001314:	b2db      	uxtb	r3, r3
 8001316:	4619      	mov	r1, r3
 8001318:	0149      	lsls	r1, r1, #5
 800131a:	1ac9      	subs	r1, r1, r3
 800131c:	0089      	lsls	r1, r1, #2
 800131e:	1acb      	subs	r3, r1, r3
 8001320:	005b      	lsls	r3, r3, #1
 8001322:	b2db      	uxtb	r3, r3
 8001324:	4413      	add	r3, r2
 8001326:	b2db      	uxtb	r3, r3
 8001328:	3330      	adds	r3, #48	; 0x30
 800132a:	b2da      	uxtb	r2, r3
 800132c:	4b33      	ldr	r3, [pc, #204]	; (80013fc <Request_return_system_state+0x340>)
 800132e:	709a      	strb	r2, [r3, #2]

			ret_param1[0] = ME_param1/100 + 48 ; // hundred
 8001330:	4b35      	ldr	r3, [pc, #212]	; (8001408 <Request_return_system_state+0x34c>)
 8001332:	881b      	ldrh	r3, [r3, #0]
 8001334:	4a30      	ldr	r2, [pc, #192]	; (80013f8 <Request_return_system_state+0x33c>)
 8001336:	fba2 2303 	umull	r2, r3, r2, r3
 800133a:	095b      	lsrs	r3, r3, #5
 800133c:	b29b      	uxth	r3, r3
 800133e:	b2db      	uxtb	r3, r3
 8001340:	3330      	adds	r3, #48	; 0x30
 8001342:	b2da      	uxtb	r2, r3
 8001344:	4b31      	ldr	r3, [pc, #196]	; (800140c <Request_return_system_state+0x350>)
 8001346:	701a      	strb	r2, [r3, #0]
			ret_param1[1] = (ME_param1 -(ME_param1/100)*100)/10 + 48 ; //tens
 8001348:	4b2f      	ldr	r3, [pc, #188]	; (8001408 <Request_return_system_state+0x34c>)
 800134a:	881b      	ldrh	r3, [r3, #0]
 800134c:	4619      	mov	r1, r3
 800134e:	4b2e      	ldr	r3, [pc, #184]	; (8001408 <Request_return_system_state+0x34c>)
 8001350:	881b      	ldrh	r3, [r3, #0]
 8001352:	4a29      	ldr	r2, [pc, #164]	; (80013f8 <Request_return_system_state+0x33c>)
 8001354:	fba2 2303 	umull	r2, r3, r2, r3
 8001358:	095b      	lsrs	r3, r3, #5
 800135a:	b29b      	uxth	r3, r3
 800135c:	461a      	mov	r2, r3
 800135e:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8001362:	fb02 f303 	mul.w	r3, r2, r3
 8001366:	440b      	add	r3, r1
 8001368:	4a25      	ldr	r2, [pc, #148]	; (8001400 <Request_return_system_state+0x344>)
 800136a:	fb82 1203 	smull	r1, r2, r2, r3
 800136e:	1092      	asrs	r2, r2, #2
 8001370:	17db      	asrs	r3, r3, #31
 8001372:	1ad3      	subs	r3, r2, r3
 8001374:	b2db      	uxtb	r3, r3
 8001376:	3330      	adds	r3, #48	; 0x30
 8001378:	b2da      	uxtb	r2, r3
 800137a:	4b24      	ldr	r3, [pc, #144]	; (800140c <Request_return_system_state+0x350>)
 800137c:	705a      	strb	r2, [r3, #1]
			ret_param1[2] = (ME_param1 - (ME_param1/10)*10) + 48 ;  //units
 800137e:	4b22      	ldr	r3, [pc, #136]	; (8001408 <Request_return_system_state+0x34c>)
 8001380:	881b      	ldrh	r3, [r3, #0]
 8001382:	b2da      	uxtb	r2, r3
 8001384:	4b20      	ldr	r3, [pc, #128]	; (8001408 <Request_return_system_state+0x34c>)
 8001386:	881b      	ldrh	r3, [r3, #0]
 8001388:	491e      	ldr	r1, [pc, #120]	; (8001404 <Request_return_system_state+0x348>)
 800138a:	fba1 1303 	umull	r1, r3, r1, r3
 800138e:	08db      	lsrs	r3, r3, #3
 8001390:	b29b      	uxth	r3, r3
 8001392:	b2db      	uxtb	r3, r3
 8001394:	4619      	mov	r1, r3
 8001396:	0149      	lsls	r1, r1, #5
 8001398:	1ac9      	subs	r1, r1, r3
 800139a:	0089      	lsls	r1, r1, #2
 800139c:	1acb      	subs	r3, r1, r3
 800139e:	005b      	lsls	r3, r3, #1
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	4413      	add	r3, r2
 80013a4:	b2db      	uxtb	r3, r3
 80013a6:	3330      	adds	r3, #48	; 0x30
 80013a8:	b2da      	uxtb	r2, r3
 80013aa:	4b18      	ldr	r3, [pc, #96]	; (800140c <Request_return_system_state+0x350>)
 80013ac:	709a      	strb	r2, [r3, #2]

			// check whether param2 was 0 OR CUSTOM morse message recvd
			if(strcmp(ME_param2, "000") == 0){
 80013ae:	4918      	ldr	r1, [pc, #96]	; (8001410 <Request_return_system_state+0x354>)
 80013b0:	4818      	ldr	r0, [pc, #96]	; (8001414 <Request_return_system_state+0x358>)
 80013b2:	f7fe ff15 	bl	80001e0 <strcmp>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d10c      	bne.n	80013d6 <Request_return_system_state+0x31a>

				ret_param2[0] = ME_param2[0];
 80013bc:	4b15      	ldr	r3, [pc, #84]	; (8001414 <Request_return_system_state+0x358>)
 80013be:	781a      	ldrb	r2, [r3, #0]
 80013c0:	4b15      	ldr	r3, [pc, #84]	; (8001418 <Request_return_system_state+0x35c>)
 80013c2:	701a      	strb	r2, [r3, #0]
				ret_param2[1] = ME_param2[1] ;
 80013c4:	4b13      	ldr	r3, [pc, #76]	; (8001414 <Request_return_system_state+0x358>)
 80013c6:	785a      	ldrb	r2, [r3, #1]
 80013c8:	4b13      	ldr	r3, [pc, #76]	; (8001418 <Request_return_system_state+0x35c>)
 80013ca:	705a      	strb	r2, [r3, #1]
				ret_param2[2] = ME_param2[2] ;
 80013cc:	4b11      	ldr	r3, [pc, #68]	; (8001414 <Request_return_system_state+0x358>)
 80013ce:	789a      	ldrb	r2, [r3, #2]
 80013d0:	4b11      	ldr	r3, [pc, #68]	; (8001418 <Request_return_system_state+0x35c>)
 80013d2:	709a      	strb	r2, [r3, #2]
 80013d4:	e0e6      	b.n	80015a4 <Request_return_system_state+0x4e8>

			}else{
				ret_param2[0] = Custom_Morse_Msg[0];
 80013d6:	4b11      	ldr	r3, [pc, #68]	; (800141c <Request_return_system_state+0x360>)
 80013d8:	781a      	ldrb	r2, [r3, #0]
 80013da:	4b0f      	ldr	r3, [pc, #60]	; (8001418 <Request_return_system_state+0x35c>)
 80013dc:	701a      	strb	r2, [r3, #0]
				ret_param2[1] = Custom_Morse_Msg[1] ;
 80013de:	4b0f      	ldr	r3, [pc, #60]	; (800141c <Request_return_system_state+0x360>)
 80013e0:	785a      	ldrb	r2, [r3, #1]
 80013e2:	4b0d      	ldr	r3, [pc, #52]	; (8001418 <Request_return_system_state+0x35c>)
 80013e4:	705a      	strb	r2, [r3, #1]
				ret_param2[2] = Custom_Morse_Msg[2] ;
 80013e6:	4b0d      	ldr	r3, [pc, #52]	; (800141c <Request_return_system_state+0x360>)
 80013e8:	789a      	ldrb	r2, [r3, #2]
 80013ea:	4b0b      	ldr	r3, [pc, #44]	; (8001418 <Request_return_system_state+0x35c>)
 80013ec:	709a      	strb	r2, [r3, #2]
 80013ee:	e0d9      	b.n	80015a4 <Request_return_system_state+0x4e8>
 80013f0:	2000002c 	.word	0x2000002c
 80013f4:	20002326 	.word	0x20002326
 80013f8:	51eb851f 	.word	0x51eb851f
 80013fc:	20000058 	.word	0x20000058
 8001400:	66666667 	.word	0x66666667
 8001404:	cccccccd 	.word	0xcccccccd
 8001408:	20002328 	.word	0x20002328
 800140c:	2000005c 	.word	0x2000005c
 8001410:	08009204 	.word	0x08009204
 8001414:	20000054 	.word	0x20000054
 8001418:	20000060 	.word	0x20000060
 800141c:	2000004c 	.word	0x2000004c
			}

		}
		// mood mode
		else{
			if(set_or_ret_sys_state[3] == 'M'){
 8001420:	4baa      	ldr	r3, [pc, #680]	; (80016cc <Request_return_system_state+0x610>)
 8001422:	78db      	ldrb	r3, [r3, #3]
 8001424:	2b4d      	cmp	r3, #77	; 0x4d
 8001426:	f040 80bd 	bne.w	80015a4 <Request_return_system_state+0x4e8>

				ret_state[0] = MM_state/100 + 48 ; // hundred
 800142a:	4ba9      	ldr	r3, [pc, #676]	; (80016d0 <Request_return_system_state+0x614>)
 800142c:	881b      	ldrh	r3, [r3, #0]
 800142e:	4aa9      	ldr	r2, [pc, #676]	; (80016d4 <Request_return_system_state+0x618>)
 8001430:	fba2 2303 	umull	r2, r3, r2, r3
 8001434:	095b      	lsrs	r3, r3, #5
 8001436:	b29b      	uxth	r3, r3
 8001438:	b2db      	uxtb	r3, r3
 800143a:	3330      	adds	r3, #48	; 0x30
 800143c:	b2da      	uxtb	r2, r3
 800143e:	4ba6      	ldr	r3, [pc, #664]	; (80016d8 <Request_return_system_state+0x61c>)
 8001440:	701a      	strb	r2, [r3, #0]
				ret_state[1] = (MM_state -(MM_state/100)*100)/10 + 48 ; //tens
 8001442:	4ba3      	ldr	r3, [pc, #652]	; (80016d0 <Request_return_system_state+0x614>)
 8001444:	881b      	ldrh	r3, [r3, #0]
 8001446:	4619      	mov	r1, r3
 8001448:	4ba1      	ldr	r3, [pc, #644]	; (80016d0 <Request_return_system_state+0x614>)
 800144a:	881b      	ldrh	r3, [r3, #0]
 800144c:	4aa1      	ldr	r2, [pc, #644]	; (80016d4 <Request_return_system_state+0x618>)
 800144e:	fba2 2303 	umull	r2, r3, r2, r3
 8001452:	095b      	lsrs	r3, r3, #5
 8001454:	b29b      	uxth	r3, r3
 8001456:	461a      	mov	r2, r3
 8001458:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800145c:	fb02 f303 	mul.w	r3, r2, r3
 8001460:	440b      	add	r3, r1
 8001462:	4a9e      	ldr	r2, [pc, #632]	; (80016dc <Request_return_system_state+0x620>)
 8001464:	fb82 1203 	smull	r1, r2, r2, r3
 8001468:	1092      	asrs	r2, r2, #2
 800146a:	17db      	asrs	r3, r3, #31
 800146c:	1ad3      	subs	r3, r2, r3
 800146e:	b2db      	uxtb	r3, r3
 8001470:	3330      	adds	r3, #48	; 0x30
 8001472:	b2da      	uxtb	r2, r3
 8001474:	4b98      	ldr	r3, [pc, #608]	; (80016d8 <Request_return_system_state+0x61c>)
 8001476:	705a      	strb	r2, [r3, #1]
				ret_state[2] = (MM_state - (MM_state/10)*10) + 48 ;  //units
 8001478:	4b95      	ldr	r3, [pc, #596]	; (80016d0 <Request_return_system_state+0x614>)
 800147a:	881b      	ldrh	r3, [r3, #0]
 800147c:	b2da      	uxtb	r2, r3
 800147e:	4b94      	ldr	r3, [pc, #592]	; (80016d0 <Request_return_system_state+0x614>)
 8001480:	881b      	ldrh	r3, [r3, #0]
 8001482:	4997      	ldr	r1, [pc, #604]	; (80016e0 <Request_return_system_state+0x624>)
 8001484:	fba1 1303 	umull	r1, r3, r1, r3
 8001488:	08db      	lsrs	r3, r3, #3
 800148a:	b29b      	uxth	r3, r3
 800148c:	b2db      	uxtb	r3, r3
 800148e:	4619      	mov	r1, r3
 8001490:	0149      	lsls	r1, r1, #5
 8001492:	1ac9      	subs	r1, r1, r3
 8001494:	0089      	lsls	r1, r1, #2
 8001496:	1acb      	subs	r3, r1, r3
 8001498:	005b      	lsls	r3, r3, #1
 800149a:	b2db      	uxtb	r3, r3
 800149c:	4413      	add	r3, r2
 800149e:	b2db      	uxtb	r3, r3
 80014a0:	3330      	adds	r3, #48	; 0x30
 80014a2:	b2da      	uxtb	r2, r3
 80014a4:	4b8c      	ldr	r3, [pc, #560]	; (80016d8 <Request_return_system_state+0x61c>)
 80014a6:	709a      	strb	r2, [r3, #2]

				ret_param1[0] = MM_param1/100 + 48 ; // hundred
 80014a8:	4b8e      	ldr	r3, [pc, #568]	; (80016e4 <Request_return_system_state+0x628>)
 80014aa:	881b      	ldrh	r3, [r3, #0]
 80014ac:	4a89      	ldr	r2, [pc, #548]	; (80016d4 <Request_return_system_state+0x618>)
 80014ae:	fba2 2303 	umull	r2, r3, r2, r3
 80014b2:	095b      	lsrs	r3, r3, #5
 80014b4:	b29b      	uxth	r3, r3
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	3330      	adds	r3, #48	; 0x30
 80014ba:	b2da      	uxtb	r2, r3
 80014bc:	4b8a      	ldr	r3, [pc, #552]	; (80016e8 <Request_return_system_state+0x62c>)
 80014be:	701a      	strb	r2, [r3, #0]
				ret_param1[1] = (MM_param1 -(MM_param1/100)*100)/10 + 48 ; //tens
 80014c0:	4b88      	ldr	r3, [pc, #544]	; (80016e4 <Request_return_system_state+0x628>)
 80014c2:	881b      	ldrh	r3, [r3, #0]
 80014c4:	4619      	mov	r1, r3
 80014c6:	4b87      	ldr	r3, [pc, #540]	; (80016e4 <Request_return_system_state+0x628>)
 80014c8:	881b      	ldrh	r3, [r3, #0]
 80014ca:	4a82      	ldr	r2, [pc, #520]	; (80016d4 <Request_return_system_state+0x618>)
 80014cc:	fba2 2303 	umull	r2, r3, r2, r3
 80014d0:	095b      	lsrs	r3, r3, #5
 80014d2:	b29b      	uxth	r3, r3
 80014d4:	461a      	mov	r2, r3
 80014d6:	f06f 0363 	mvn.w	r3, #99	; 0x63
 80014da:	fb02 f303 	mul.w	r3, r2, r3
 80014de:	440b      	add	r3, r1
 80014e0:	4a7e      	ldr	r2, [pc, #504]	; (80016dc <Request_return_system_state+0x620>)
 80014e2:	fb82 1203 	smull	r1, r2, r2, r3
 80014e6:	1092      	asrs	r2, r2, #2
 80014e8:	17db      	asrs	r3, r3, #31
 80014ea:	1ad3      	subs	r3, r2, r3
 80014ec:	b2db      	uxtb	r3, r3
 80014ee:	3330      	adds	r3, #48	; 0x30
 80014f0:	b2da      	uxtb	r2, r3
 80014f2:	4b7d      	ldr	r3, [pc, #500]	; (80016e8 <Request_return_system_state+0x62c>)
 80014f4:	705a      	strb	r2, [r3, #1]
				ret_param1[2] = (MM_param1 - (MM_param1/10)*10) + 48 ;  //units
 80014f6:	4b7b      	ldr	r3, [pc, #492]	; (80016e4 <Request_return_system_state+0x628>)
 80014f8:	881b      	ldrh	r3, [r3, #0]
 80014fa:	b2da      	uxtb	r2, r3
 80014fc:	4b79      	ldr	r3, [pc, #484]	; (80016e4 <Request_return_system_state+0x628>)
 80014fe:	881b      	ldrh	r3, [r3, #0]
 8001500:	4977      	ldr	r1, [pc, #476]	; (80016e0 <Request_return_system_state+0x624>)
 8001502:	fba1 1303 	umull	r1, r3, r1, r3
 8001506:	08db      	lsrs	r3, r3, #3
 8001508:	b29b      	uxth	r3, r3
 800150a:	b2db      	uxtb	r3, r3
 800150c:	4619      	mov	r1, r3
 800150e:	0149      	lsls	r1, r1, #5
 8001510:	1ac9      	subs	r1, r1, r3
 8001512:	0089      	lsls	r1, r1, #2
 8001514:	1acb      	subs	r3, r1, r3
 8001516:	005b      	lsls	r3, r3, #1
 8001518:	b2db      	uxtb	r3, r3
 800151a:	4413      	add	r3, r2
 800151c:	b2db      	uxtb	r3, r3
 800151e:	3330      	adds	r3, #48	; 0x30
 8001520:	b2da      	uxtb	r2, r3
 8001522:	4b71      	ldr	r3, [pc, #452]	; (80016e8 <Request_return_system_state+0x62c>)
 8001524:	709a      	strb	r2, [r3, #2]

				ret_param2[0] = MM_param2/100 + 48 ; // hundred
 8001526:	4b71      	ldr	r3, [pc, #452]	; (80016ec <Request_return_system_state+0x630>)
 8001528:	881b      	ldrh	r3, [r3, #0]
 800152a:	4a6a      	ldr	r2, [pc, #424]	; (80016d4 <Request_return_system_state+0x618>)
 800152c:	fba2 2303 	umull	r2, r3, r2, r3
 8001530:	095b      	lsrs	r3, r3, #5
 8001532:	b29b      	uxth	r3, r3
 8001534:	b2db      	uxtb	r3, r3
 8001536:	3330      	adds	r3, #48	; 0x30
 8001538:	b2da      	uxtb	r2, r3
 800153a:	4b6d      	ldr	r3, [pc, #436]	; (80016f0 <Request_return_system_state+0x634>)
 800153c:	701a      	strb	r2, [r3, #0]
				ret_param2[1] = (MM_param2 -(MM_param2/100)*100)/10 + 48 ; //tens
 800153e:	4b6b      	ldr	r3, [pc, #428]	; (80016ec <Request_return_system_state+0x630>)
 8001540:	881b      	ldrh	r3, [r3, #0]
 8001542:	4619      	mov	r1, r3
 8001544:	4b69      	ldr	r3, [pc, #420]	; (80016ec <Request_return_system_state+0x630>)
 8001546:	881b      	ldrh	r3, [r3, #0]
 8001548:	4a62      	ldr	r2, [pc, #392]	; (80016d4 <Request_return_system_state+0x618>)
 800154a:	fba2 2303 	umull	r2, r3, r2, r3
 800154e:	095b      	lsrs	r3, r3, #5
 8001550:	b29b      	uxth	r3, r3
 8001552:	461a      	mov	r2, r3
 8001554:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8001558:	fb02 f303 	mul.w	r3, r2, r3
 800155c:	440b      	add	r3, r1
 800155e:	4a5f      	ldr	r2, [pc, #380]	; (80016dc <Request_return_system_state+0x620>)
 8001560:	fb82 1203 	smull	r1, r2, r2, r3
 8001564:	1092      	asrs	r2, r2, #2
 8001566:	17db      	asrs	r3, r3, #31
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	b2db      	uxtb	r3, r3
 800156c:	3330      	adds	r3, #48	; 0x30
 800156e:	b2da      	uxtb	r2, r3
 8001570:	4b5f      	ldr	r3, [pc, #380]	; (80016f0 <Request_return_system_state+0x634>)
 8001572:	705a      	strb	r2, [r3, #1]
				ret_param2[2] = (MM_param2 - (MM_param2/10)*10) + 48 ;  //units
 8001574:	4b5d      	ldr	r3, [pc, #372]	; (80016ec <Request_return_system_state+0x630>)
 8001576:	881b      	ldrh	r3, [r3, #0]
 8001578:	b2da      	uxtb	r2, r3
 800157a:	4b5c      	ldr	r3, [pc, #368]	; (80016ec <Request_return_system_state+0x630>)
 800157c:	881b      	ldrh	r3, [r3, #0]
 800157e:	4958      	ldr	r1, [pc, #352]	; (80016e0 <Request_return_system_state+0x624>)
 8001580:	fba1 1303 	umull	r1, r3, r1, r3
 8001584:	08db      	lsrs	r3, r3, #3
 8001586:	b29b      	uxth	r3, r3
 8001588:	b2db      	uxtb	r3, r3
 800158a:	4619      	mov	r1, r3
 800158c:	0149      	lsls	r1, r1, #5
 800158e:	1ac9      	subs	r1, r1, r3
 8001590:	0089      	lsls	r1, r1, #2
 8001592:	1acb      	subs	r3, r1, r3
 8001594:	005b      	lsls	r3, r3, #1
 8001596:	b2db      	uxtb	r3, r3
 8001598:	4413      	add	r3, r2
 800159a:	b2db      	uxtb	r3, r3
 800159c:	3330      	adds	r3, #48	; 0x30
 800159e:	b2da      	uxtb	r2, r3
 80015a0:	4b53      	ldr	r3, [pc, #332]	; (80016f0 <Request_return_system_state+0x634>)
 80015a2:	709a      	strb	r2, [r3, #2]

			}
		}

		// construct message to return
		for(int i = 0; i<19  ; i++){
 80015a4:	2300      	movs	r3, #0
 80015a6:	607b      	str	r3, [r7, #4]
 80015a8:	e0cc      	b.n	8001744 <Request_return_system_state+0x688>
			switch(i){
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2b12      	cmp	r3, #18
 80015ae:	f200 80c5 	bhi.w	800173c <Request_return_system_state+0x680>
 80015b2:	a201      	add	r2, pc, #4	; (adr r2, 80015b8 <Request_return_system_state+0x4fc>)
 80015b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015b8:	08001605 	.word	0x08001605
 80015bc:	08001611 	.word	0x08001611
 80015c0:	0800161d 	.word	0x0800161d
 80015c4:	08001629 	.word	0x08001629
 80015c8:	08001639 	.word	0x08001639
 80015cc:	08001645 	.word	0x08001645
 80015d0:	08001655 	.word	0x08001655
 80015d4:	08001665 	.word	0x08001665
 80015d8:	08001675 	.word	0x08001675
 80015dc:	08001681 	.word	0x08001681
 80015e0:	08001691 	.word	0x08001691
 80015e4:	080016a1 	.word	0x080016a1
 80015e8:	080016b1 	.word	0x080016b1
 80015ec:	080016bd 	.word	0x080016bd
 80015f0:	080016f9 	.word	0x080016f9
 80015f4:	08001709 	.word	0x08001709
 80015f8:	08001719 	.word	0x08001719
 80015fc:	08001725 	.word	0x08001725
 8001600:	08001731 	.word	0x08001731
			case 0:
				value[i] ='#';
 8001604:	4a3b      	ldr	r2, [pc, #236]	; (80016f4 <Request_return_system_state+0x638>)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	4413      	add	r3, r2
 800160a:	2223      	movs	r2, #35	; 0x23
 800160c:	701a      	strb	r2, [r3, #0]

				break ;
 800160e:	e096      	b.n	800173e <Request_return_system_state+0x682>
			case 1:
				value[i] = ':' ;
 8001610:	4a38      	ldr	r2, [pc, #224]	; (80016f4 <Request_return_system_state+0x638>)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	4413      	add	r3, r2
 8001616:	223a      	movs	r2, #58	; 0x3a
 8001618:	701a      	strb	r2, [r3, #0]

				break ;
 800161a:	e090      	b.n	800173e <Request_return_system_state+0x682>
			case 2:
				value[i] = 'M';
 800161c:	4a35      	ldr	r2, [pc, #212]	; (80016f4 <Request_return_system_state+0x638>)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	4413      	add	r3, r2
 8001622:	224d      	movs	r2, #77	; 0x4d
 8001624:	701a      	strb	r2, [r3, #0]

			break ;
 8001626:	e08a      	b.n	800173e <Request_return_system_state+0x682>

			case 3:
				value[i] = set_or_ret_sys_state[3];
 8001628:	4b28      	ldr	r3, [pc, #160]	; (80016cc <Request_return_system_state+0x610>)
 800162a:	78d9      	ldrb	r1, [r3, #3]
 800162c:	4a31      	ldr	r2, [pc, #196]	; (80016f4 <Request_return_system_state+0x638>)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	4413      	add	r3, r2
 8001632:	460a      	mov	r2, r1
 8001634:	701a      	strb	r2, [r3, #0]

				break ;
 8001636:	e082      	b.n	800173e <Request_return_system_state+0x682>
			case 4:
				value[i] = ':';
 8001638:	4a2e      	ldr	r2, [pc, #184]	; (80016f4 <Request_return_system_state+0x638>)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	4413      	add	r3, r2
 800163e:	223a      	movs	r2, #58	; 0x3a
 8001640:	701a      	strb	r2, [r3, #0]

				break ;
 8001642:	e07c      	b.n	800173e <Request_return_system_state+0x682>
			case 5:
				value[i] = ret_state[0];
 8001644:	4b24      	ldr	r3, [pc, #144]	; (80016d8 <Request_return_system_state+0x61c>)
 8001646:	7819      	ldrb	r1, [r3, #0]
 8001648:	4a2a      	ldr	r2, [pc, #168]	; (80016f4 <Request_return_system_state+0x638>)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	4413      	add	r3, r2
 800164e:	460a      	mov	r2, r1
 8001650:	701a      	strb	r2, [r3, #0]

			break ;
 8001652:	e074      	b.n	800173e <Request_return_system_state+0x682>

			case 6:
				value[i] = ret_state[1];
 8001654:	4b20      	ldr	r3, [pc, #128]	; (80016d8 <Request_return_system_state+0x61c>)
 8001656:	7859      	ldrb	r1, [r3, #1]
 8001658:	4a26      	ldr	r2, [pc, #152]	; (80016f4 <Request_return_system_state+0x638>)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	4413      	add	r3, r2
 800165e:	460a      	mov	r2, r1
 8001660:	701a      	strb	r2, [r3, #0]

				break ;
 8001662:	e06c      	b.n	800173e <Request_return_system_state+0x682>
			case 7:
				value[i] = ret_state[2];
 8001664:	4b1c      	ldr	r3, [pc, #112]	; (80016d8 <Request_return_system_state+0x61c>)
 8001666:	7899      	ldrb	r1, [r3, #2]
 8001668:	4a22      	ldr	r2, [pc, #136]	; (80016f4 <Request_return_system_state+0x638>)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	4413      	add	r3, r2
 800166e:	460a      	mov	r2, r1
 8001670:	701a      	strb	r2, [r3, #0]

				break ;
 8001672:	e064      	b.n	800173e <Request_return_system_state+0x682>
			case 8:
				value[i] =  ':';
 8001674:	4a1f      	ldr	r2, [pc, #124]	; (80016f4 <Request_return_system_state+0x638>)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	4413      	add	r3, r2
 800167a:	223a      	movs	r2, #58	; 0x3a
 800167c:	701a      	strb	r2, [r3, #0]

			break ;
 800167e:	e05e      	b.n	800173e <Request_return_system_state+0x682>

			case 9:
				value[i] = ret_param1[0];
 8001680:	4b19      	ldr	r3, [pc, #100]	; (80016e8 <Request_return_system_state+0x62c>)
 8001682:	7819      	ldrb	r1, [r3, #0]
 8001684:	4a1b      	ldr	r2, [pc, #108]	; (80016f4 <Request_return_system_state+0x638>)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4413      	add	r3, r2
 800168a:	460a      	mov	r2, r1
 800168c:	701a      	strb	r2, [r3, #0]

				break ;
 800168e:	e056      	b.n	800173e <Request_return_system_state+0x682>
			case 10:
				value[i] = ret_param1[1];
 8001690:	4b15      	ldr	r3, [pc, #84]	; (80016e8 <Request_return_system_state+0x62c>)
 8001692:	7859      	ldrb	r1, [r3, #1]
 8001694:	4a17      	ldr	r2, [pc, #92]	; (80016f4 <Request_return_system_state+0x638>)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	4413      	add	r3, r2
 800169a:	460a      	mov	r2, r1
 800169c:	701a      	strb	r2, [r3, #0]

				break ;
 800169e:	e04e      	b.n	800173e <Request_return_system_state+0x682>
			case 11:
				value[i] = ret_param1[2];
 80016a0:	4b11      	ldr	r3, [pc, #68]	; (80016e8 <Request_return_system_state+0x62c>)
 80016a2:	7899      	ldrb	r1, [r3, #2]
 80016a4:	4a13      	ldr	r2, [pc, #76]	; (80016f4 <Request_return_system_state+0x638>)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	4413      	add	r3, r2
 80016aa:	460a      	mov	r2, r1
 80016ac:	701a      	strb	r2, [r3, #0]

			break ;
 80016ae:	e046      	b.n	800173e <Request_return_system_state+0x682>

			case 12:
				value[i] = ':';
 80016b0:	4a10      	ldr	r2, [pc, #64]	; (80016f4 <Request_return_system_state+0x638>)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	4413      	add	r3, r2
 80016b6:	223a      	movs	r2, #58	; 0x3a
 80016b8:	701a      	strb	r2, [r3, #0]

				break ;
 80016ba:	e040      	b.n	800173e <Request_return_system_state+0x682>
			case 13:
				value[i] = ret_param2[0];
 80016bc:	4b0c      	ldr	r3, [pc, #48]	; (80016f0 <Request_return_system_state+0x634>)
 80016be:	7819      	ldrb	r1, [r3, #0]
 80016c0:	4a0c      	ldr	r2, [pc, #48]	; (80016f4 <Request_return_system_state+0x638>)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	4413      	add	r3, r2
 80016c6:	460a      	mov	r2, r1
 80016c8:	701a      	strb	r2, [r3, #0]

				break ;
 80016ca:	e038      	b.n	800173e <Request_return_system_state+0x682>
 80016cc:	2000002c 	.word	0x2000002c
 80016d0:	2000232a 	.word	0x2000232a
 80016d4:	51eb851f 	.word	0x51eb851f
 80016d8:	20000058 	.word	0x20000058
 80016dc:	66666667 	.word	0x66666667
 80016e0:	cccccccd 	.word	0xcccccccd
 80016e4:	2000232c 	.word	0x2000232c
 80016e8:	2000005c 	.word	0x2000005c
 80016ec:	2000232e 	.word	0x2000232e
 80016f0:	20000060 	.word	0x20000060
 80016f4:	20002330 	.word	0x20002330
			case 14:
				value[i] = ret_param2[1];
 80016f8:	4b1a      	ldr	r3, [pc, #104]	; (8001764 <Request_return_system_state+0x6a8>)
 80016fa:	7859      	ldrb	r1, [r3, #1]
 80016fc:	4a1a      	ldr	r2, [pc, #104]	; (8001768 <Request_return_system_state+0x6ac>)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	4413      	add	r3, r2
 8001702:	460a      	mov	r2, r1
 8001704:	701a      	strb	r2, [r3, #0]

				break ;
 8001706:	e01a      	b.n	800173e <Request_return_system_state+0x682>

			case 15:
				value[i] = ret_param2[2];
 8001708:	4b16      	ldr	r3, [pc, #88]	; (8001764 <Request_return_system_state+0x6a8>)
 800170a:	7899      	ldrb	r1, [r3, #2]
 800170c:	4a16      	ldr	r2, [pc, #88]	; (8001768 <Request_return_system_state+0x6ac>)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	4413      	add	r3, r2
 8001712:	460a      	mov	r2, r1
 8001714:	701a      	strb	r2, [r3, #0]

				break ;
 8001716:	e012      	b.n	800173e <Request_return_system_state+0x682>
			case 16:
				value[i] = ':';
 8001718:	4a13      	ldr	r2, [pc, #76]	; (8001768 <Request_return_system_state+0x6ac>)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	4413      	add	r3, r2
 800171e:	223a      	movs	r2, #58	; 0x3a
 8001720:	701a      	strb	r2, [r3, #0]

					break ;
 8001722:	e00c      	b.n	800173e <Request_return_system_state+0x682>
			case 17:
				value[i] = '$';
 8001724:	4a10      	ldr	r2, [pc, #64]	; (8001768 <Request_return_system_state+0x6ac>)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	4413      	add	r3, r2
 800172a:	2224      	movs	r2, #36	; 0x24
 800172c:	701a      	strb	r2, [r3, #0]

				break ;
 800172e:	e006      	b.n	800173e <Request_return_system_state+0x682>
			case 18:
				value[i] = '\n' ;
 8001730:	4a0d      	ldr	r2, [pc, #52]	; (8001768 <Request_return_system_state+0x6ac>)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	4413      	add	r3, r2
 8001736:	220a      	movs	r2, #10
 8001738:	701a      	strb	r2, [r3, #0]
				break;
 800173a:	e000      	b.n	800173e <Request_return_system_state+0x682>

			default:
				break;
 800173c:	bf00      	nop
		for(int i = 0; i<19  ; i++){
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	3301      	adds	r3, #1
 8001742:	607b      	str	r3, [r7, #4]
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2b12      	cmp	r3, #18
 8001748:	f77f af2f 	ble.w	80015aa <Request_return_system_state+0x4ee>

			}
		}

		HAL_UART_Transmit_IT(&huart2, (uint8_t*)value, 19) ;
 800174c:	2213      	movs	r2, #19
 800174e:	4906      	ldr	r1, [pc, #24]	; (8001768 <Request_return_system_state+0x6ac>)
 8001750:	4806      	ldr	r0, [pc, #24]	; (800176c <Request_return_system_state+0x6b0>)
 8001752:	f005 fc5f 	bl	8007014 <HAL_UART_Transmit_IT>



		READ_SYS = 0 ;
 8001756:	4b06      	ldr	r3, [pc, #24]	; (8001770 <Request_return_system_state+0x6b4>)
 8001758:	2200      	movs	r2, #0
 800175a:	701a      	strb	r2, [r3, #0]
	}
}
 800175c:	bf00      	nop
 800175e:	3708      	adds	r7, #8
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	20000060 	.word	0x20000060
 8001768:	20002330 	.word	0x20002330
 800176c:	20000268 	.word	0x20000268
 8001770:	20002320 	.word	0x20002320

08001774 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001778:	f001 f85e 	bl	8002838 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800177c:	f000 f970 	bl	8001a60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001780:	f000 fc08 	bl	8001f94 <MX_GPIO_Init>
  MX_DMA_Init();
 8001784:	f000 fbe8 	bl	8001f58 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001788:	f000 fbb4 	bl	8001ef4 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800178c:	f000 f9d0 	bl	8001b30 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001790:	f000 fa3e 	bl	8001c10 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001794:	f000 fabe 	bl	8001d14 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001798:	f000 fb34 	bl	8001e04 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(200);
 800179c:	20c8      	movs	r0, #200	; 0xc8
 800179e:	f001 f8b1 	bl	8002904 <HAL_Delay>
  HAL_UART_Transmit(&huart2, studentNum, 13, 150); //transmit student number
 80017a2:	2396      	movs	r3, #150	; 0x96
 80017a4:	220d      	movs	r2, #13
 80017a6:	498a      	ldr	r1, [pc, #552]	; (80019d0 <main+0x25c>)
 80017a8:	488a      	ldr	r0, [pc, #552]	; (80019d4 <main+0x260>)
 80017aa:	f005 fba9 	bl	8006f00 <HAL_UART_Transmit>

  HAL_UART_Receive_IT(&huart2, (uint8_t*)recvd_char, 1);
 80017ae:	2201      	movs	r2, #1
 80017b0:	4989      	ldr	r1, [pc, #548]	; (80019d8 <main+0x264>)
 80017b2:	4888      	ldr	r0, [pc, #544]	; (80019d4 <main+0x260>)
 80017b4:	f005 fc8c 	bl	80070d0 <HAL_UART_Receive_IT>

  //Startup ADC
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, adc_buf_len) ;
 80017b8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80017bc:	4987      	ldr	r1, [pc, #540]	; (80019dc <main+0x268>)
 80017be:	4888      	ldr	r0, [pc, #544]	; (80019e0 <main+0x26c>)
 80017c0:	f001 fad2 	bl	8002d68 <HAL_ADC_Start_DMA>

  // TIM2_CH1 start PWM
  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1) ;
 80017c4:	2100      	movs	r1, #0
 80017c6:	4887      	ldr	r0, [pc, #540]	; (80019e4 <main+0x270>)
 80017c8:	f004 fb72 	bl	8005eb0 <HAL_TIM_PWM_Start>
  // TIM2_CH4 start PWM - red LED
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4) ;
 80017cc:	210c      	movs	r1, #12
 80017ce:	4885      	ldr	r0, [pc, #532]	; (80019e4 <main+0x270>)
 80017d0:	f004 fb6e 	bl	8005eb0 <HAL_TIM_PWM_Start>
  // TIM3_CH4 start PWM - GREEN LED
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80017d4:	210c      	movs	r1, #12
 80017d6:	4884      	ldr	r0, [pc, #528]	; (80019e8 <main+0x274>)
 80017d8:	f004 fb6a 	bl	8005eb0 <HAL_TIM_PWM_Start>
  // TIM4_CH1 start PWM - BLUE LED
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1) ;
 80017dc:	2100      	movs	r1, #0
 80017de:	4883      	ldr	r0, [pc, #524]	; (80019ec <main+0x278>)
 80017e0:	f004 fb66 	bl	8005eb0 <HAL_TIM_PWM_Start>

  strobe_ticks  = HAL_GetTick() ;
 80017e4:	f001 f882 	bl	80028ec <HAL_GetTick>
 80017e8:	4603      	mov	r3, r0
 80017ea:	4a81      	ldr	r2, [pc, #516]	; (80019f0 <main+0x27c>)
 80017ec:	6013      	str	r3, [r2, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Turn LED ON/OFF
	  TURN_LED_ON_OFF() ;
 80017ee:	f7ff fa0b 	bl	8000c08 <TURN_LED_ON_OFF>
	  // REAS sys state
	  Request_return_system_state() ;
 80017f2:	f7ff fc63 	bl	80010bc <Request_return_system_state>
	  // left button press to update system state (MF -> ME -> MM)
	  system_state_update() ;
 80017f6:	f7ff f93b 	bl	8000a70 <system_state_update>
	  //run adc and capture previous snapshot of ADC value and adc movement processing
	  adc_dma_val_processing();
 80017fa:	f7ff f8a9 	bl	8000950 <adc_dma_val_processing>

	  // read UART params
	  convert_UART_state_params_to_Int() ;
 80017fe:	f7ff faa1 	bl	8000d44 <convert_UART_state_params_to_Int>

	 // system state
	 if(button_count == 0 || start_up == 1 ){
 8001802:	4b7c      	ldr	r3, [pc, #496]	; (80019f4 <main+0x280>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d003      	beq.n	8001812 <main+0x9e>
 800180a:	4b7b      	ldr	r3, [pc, #492]	; (80019f8 <main+0x284>)
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	2b01      	cmp	r3, #1
 8001810:	d165      	bne.n	80018de <main+0x16a>

		 start_up = 0 ; //for default MF state
 8001812:	4b79      	ldr	r3, [pc, #484]	; (80019f8 <main+0x284>)
 8001814:	2200      	movs	r2, #0
 8001816:	701a      	strb	r2, [r3, #0]

		 MF_mode_LED() ; // sets the corresponding mode LED
 8001818:	f000 fc60 	bl	80020dc <MF_mode_LED>
		 em_count=0;     // reset the emergency mode count
 800181c:	4b77      	ldr	r3, [pc, #476]	; (80019fc <main+0x288>)
 800181e:	2200      	movs	r2, #0
 8001820:	701a      	strb	r2, [r3, #0]
		 em_default = 1; // to re-enter the EM state
 8001822:	4b77      	ldr	r3, [pc, #476]	; (8001a00 <main+0x28c>)
 8001824:	2201      	movs	r2, #1
 8001826:	701a      	strb	r2, [r3, #0]

		if(LED_ON == 1){
 8001828:	4b76      	ldr	r3, [pc, #472]	; (8001a04 <main+0x290>)
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	2b01      	cmp	r3, #1
 800182e:	f040 8099 	bne.w	8001964 <main+0x1f0>
			 // if LED_ON and SLIDER MOVED -> updated LED intensity
			if(update_led_via_ADC == 1 && UART_state_update == 0){
 8001832:	4b75      	ldr	r3, [pc, #468]	; (8001a08 <main+0x294>)
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	2b01      	cmp	r3, #1
 8001838:	d111      	bne.n	800185e <main+0xea>
 800183a:	4b74      	ldr	r3, [pc, #464]	; (8001a0c <main+0x298>)
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d10d      	bne.n	800185e <main+0xea>

				htim2.Instance->CCR1 =  LED_intensity ; // vary the duty cycle of the LED [1:512]
 8001842:	4b73      	ldr	r3, [pc, #460]	; (8001a10 <main+0x29c>)
 8001844:	881a      	ldrh	r2, [r3, #0]
 8001846:	4b67      	ldr	r3, [pc, #412]	; (80019e4 <main+0x270>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	635a      	str	r2, [r3, #52]	; 0x34
				MF_state = LED_intensity ;
 800184c:	4b70      	ldr	r3, [pc, #448]	; (8001a10 <main+0x29c>)
 800184e:	881a      	ldrh	r2, [r3, #0]
 8001850:	4b70      	ldr	r3, [pc, #448]	; (8001a14 <main+0x2a0>)
 8001852:	801a      	strh	r2, [r3, #0]
				MF_param1 = param1  ;
 8001854:	4b70      	ldr	r3, [pc, #448]	; (8001a18 <main+0x2a4>)
 8001856:	881a      	ldrh	r2, [r3, #0]
 8001858:	4b70      	ldr	r3, [pc, #448]	; (8001a1c <main+0x2a8>)
 800185a:	801a      	strh	r2, [r3, #0]
 800185c:	e03e      	b.n	80018dc <main+0x168>
			}
			else if(UART_state_update == 1 && state > 0 && set_or_ret_sys_state[3] =='F' ){
 800185e:	4b6b      	ldr	r3, [pc, #428]	; (8001a0c <main+0x298>)
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	2b01      	cmp	r3, #1
 8001864:	d133      	bne.n	80018ce <main+0x15a>
 8001866:	4b6e      	ldr	r3, [pc, #440]	; (8001a20 <main+0x2ac>)
 8001868:	881b      	ldrh	r3, [r3, #0]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d02f      	beq.n	80018ce <main+0x15a>
 800186e:	4b6d      	ldr	r3, [pc, #436]	; (8001a24 <main+0x2b0>)
 8001870:	78db      	ldrb	r3, [r3, #3]
 8001872:	2b46      	cmp	r3, #70	; 0x46
 8001874:	d12b      	bne.n	80018ce <main+0x15a>

				htim2.Instance->CCR1 = state ;
 8001876:	4b6a      	ldr	r3, [pc, #424]	; (8001a20 <main+0x2ac>)
 8001878:	881a      	ldrh	r2, [r3, #0]
 800187a:	4b5a      	ldr	r3, [pc, #360]	; (80019e4 <main+0x270>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	635a      	str	r2, [r3, #52]	; 0x34

				MF_state = state ;  // for when sys request made
 8001880:	4b67      	ldr	r3, [pc, #412]	; (8001a20 <main+0x2ac>)
 8001882:	881a      	ldrh	r2, [r3, #0]
 8001884:	4b63      	ldr	r3, [pc, #396]	; (8001a14 <main+0x2a0>)
 8001886:	801a      	strh	r2, [r3, #0]
				MF_param1 = param1  ;
 8001888:	4b63      	ldr	r3, [pc, #396]	; (8001a18 <main+0x2a4>)
 800188a:	881a      	ldrh	r2, [r3, #0]
 800188c:	4b63      	ldr	r3, [pc, #396]	; (8001a1c <main+0x2a8>)
 800188e:	801a      	strh	r2, [r3, #0]

				if(strcmp(Custom_Morse_Msg, "000") == 0){
 8001890:	4965      	ldr	r1, [pc, #404]	; (8001a28 <main+0x2b4>)
 8001892:	4866      	ldr	r0, [pc, #408]	; (8001a2c <main+0x2b8>)
 8001894:	f7fe fca4 	bl	80001e0 <strcmp>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d107      	bne.n	80018ae <main+0x13a>
					sprintf(ME_param2, "%d", param2) ;
 800189e:	4b64      	ldr	r3, [pc, #400]	; (8001a30 <main+0x2bc>)
 80018a0:	881b      	ldrh	r3, [r3, #0]
 80018a2:	461a      	mov	r2, r3
 80018a4:	4963      	ldr	r1, [pc, #396]	; (8001a34 <main+0x2c0>)
 80018a6:	4864      	ldr	r0, [pc, #400]	; (8001a38 <main+0x2c4>)
 80018a8:	f006 fef0 	bl	800868c <siprintf>
 80018ac:	e00b      	b.n	80018c6 <main+0x152>

				}else{
					MF_param2[0] = Custom_Morse_Msg[0];
 80018ae:	4b5f      	ldr	r3, [pc, #380]	; (8001a2c <main+0x2b8>)
 80018b0:	781a      	ldrb	r2, [r3, #0]
 80018b2:	4b62      	ldr	r3, [pc, #392]	; (8001a3c <main+0x2c8>)
 80018b4:	701a      	strb	r2, [r3, #0]
					MF_param2[1] = Custom_Morse_Msg[1] ;
 80018b6:	4b5d      	ldr	r3, [pc, #372]	; (8001a2c <main+0x2b8>)
 80018b8:	785a      	ldrb	r2, [r3, #1]
 80018ba:	4b60      	ldr	r3, [pc, #384]	; (8001a3c <main+0x2c8>)
 80018bc:	705a      	strb	r2, [r3, #1]
					MF_param2[2] = Custom_Morse_Msg[2] ;
 80018be:	4b5b      	ldr	r3, [pc, #364]	; (8001a2c <main+0x2b8>)
 80018c0:	789a      	ldrb	r2, [r3, #2]
 80018c2:	4b5e      	ldr	r3, [pc, #376]	; (8001a3c <main+0x2c8>)
 80018c4:	709a      	strb	r2, [r3, #2]
				}
				UART_state_update = 0;
 80018c6:	4b51      	ldr	r3, [pc, #324]	; (8001a0c <main+0x298>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	701a      	strb	r2, [r3, #0]
 80018cc:	e006      	b.n	80018dc <main+0x168>
			}else{
				MF_state = htim2.Instance->CCR1;
 80018ce:	4b45      	ldr	r3, [pc, #276]	; (80019e4 <main+0x270>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018d4:	b29a      	uxth	r2, r3
 80018d6:	4b4f      	ldr	r3, [pc, #316]	; (8001a14 <main+0x2a0>)
 80018d8:	801a      	strh	r2, [r3, #0]
		if(LED_ON == 1){
 80018da:	e043      	b.n	8001964 <main+0x1f0>
 80018dc:	e042      	b.n	8001964 <main+0x1f0>
			}

		}
	 }else if(button_count == 1 ){// right button system state updated
 80018de:	4b45      	ldr	r3, [pc, #276]	; (80019f4 <main+0x280>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	d104      	bne.n	80018f0 <main+0x17c>
		 ME_mode_LED() ; // sets the corresponding modes LED
 80018e6:	f000 fc17 	bl	8002118 <ME_mode_LED>

		 Emergency_Mode_State_Update() ;// set EM mode states
 80018ea:	f7ff fb39 	bl	8000f60 <Emergency_Mode_State_Update>
 80018ee:	e039      	b.n	8001964 <main+0x1f0>

	 }else{
		 if(button_count == 2){ // Mood Mode
 80018f0:	4b40      	ldr	r3, [pc, #256]	; (80019f4 <main+0x280>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	2b02      	cmp	r3, #2
 80018f6:	d135      	bne.n	8001964 <main+0x1f0>
			 // SET THE NECESSARY STATES
			 em_count=0; // reset the emergency mode state
 80018f8:	4b40      	ldr	r3, [pc, #256]	; (80019fc <main+0x288>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	701a      	strb	r2, [r3, #0]
			 em_default = 1; // to re-enter EM state
 80018fe:	4b40      	ldr	r3, [pc, #256]	; (8001a00 <main+0x28c>)
 8001900:	2201      	movs	r2, #1
 8001902:	701a      	strb	r2, [r3, #0]

			 MM_mode_LED() ; //sets the corresponding modes LED
 8001904:	f000 fc20 	bl	8002148 <MM_mode_LED>

			 Mood_Mode_State_Update() ; // update the necessary MM states
 8001908:	f7ff fbaa 	bl	8001060 <Mood_Mode_State_Update>
			 if(LED_ON == 1){
 800190c:	4b3d      	ldr	r3, [pc, #244]	; (8001a04 <main+0x290>)
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	2b01      	cmp	r3, #1
 8001912:	d11b      	bne.n	800194c <main+0x1d8>

				 //red channel
				 htim2.Instance->CCR4 = R_channel_Intensity ;
 8001914:	4b4a      	ldr	r3, [pc, #296]	; (8001a40 <main+0x2cc>)
 8001916:	881a      	ldrh	r2, [r3, #0]
 8001918:	4b32      	ldr	r3, [pc, #200]	; (80019e4 <main+0x270>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	641a      	str	r2, [r3, #64]	; 0x40
				 MM_state = R_channel_Intensity ;
 800191e:	4b48      	ldr	r3, [pc, #288]	; (8001a40 <main+0x2cc>)
 8001920:	881a      	ldrh	r2, [r3, #0]
 8001922:	4b48      	ldr	r3, [pc, #288]	; (8001a44 <main+0x2d0>)
 8001924:	801a      	strh	r2, [r3, #0]
				 // GREEN channel
				 htim3.Instance->CCR4 = G_channel_Intensity ;
 8001926:	4b48      	ldr	r3, [pc, #288]	; (8001a48 <main+0x2d4>)
 8001928:	881a      	ldrh	r2, [r3, #0]
 800192a:	4b2f      	ldr	r3, [pc, #188]	; (80019e8 <main+0x274>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	641a      	str	r2, [r3, #64]	; 0x40
				 MM_param1 = G_channel_Intensity ;
 8001930:	4b45      	ldr	r3, [pc, #276]	; (8001a48 <main+0x2d4>)
 8001932:	881a      	ldrh	r2, [r3, #0]
 8001934:	4b45      	ldr	r3, [pc, #276]	; (8001a4c <main+0x2d8>)
 8001936:	801a      	strh	r2, [r3, #0]
				 // BLUE channel
				 htim4.Instance->CCR1 = B_channel_Intensity ;
 8001938:	4b45      	ldr	r3, [pc, #276]	; (8001a50 <main+0x2dc>)
 800193a:	881a      	ldrh	r2, [r3, #0]
 800193c:	4b2b      	ldr	r3, [pc, #172]	; (80019ec <main+0x278>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	635a      	str	r2, [r3, #52]	; 0x34
				 MM_param2 = B_channel_Intensity ;
 8001942:	4b43      	ldr	r3, [pc, #268]	; (8001a50 <main+0x2dc>)
 8001944:	881a      	ldrh	r2, [r3, #0]
 8001946:	4b43      	ldr	r3, [pc, #268]	; (8001a54 <main+0x2e0>)
 8001948:	801a      	strh	r2, [r3, #0]
 800194a:	e00b      	b.n	8001964 <main+0x1f0>


			 }else{
				 // put all channels off
				 //red channel
				 htim2.Instance->CCR4 =  0;
 800194c:	4b25      	ldr	r3, [pc, #148]	; (80019e4 <main+0x270>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	2200      	movs	r2, #0
 8001952:	641a      	str	r2, [r3, #64]	; 0x40
				 // GREEN channel
				 htim3.Instance->CCR4 = 0 ;
 8001954:	4b24      	ldr	r3, [pc, #144]	; (80019e8 <main+0x274>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	2200      	movs	r2, #0
 800195a:	641a      	str	r2, [r3, #64]	; 0x40
				 // BLUE channel
				 htim4.Instance->CCR1 = 0 ;
 800195c:	4b23      	ldr	r3, [pc, #140]	; (80019ec <main+0x278>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	2200      	movs	r2, #0
 8001962:	635a      	str	r2, [r3, #52]	; 0x34
		 }
	 }


	 //EMERGENCY MODES
	  if(button_count ==1 ){
 8001964:	4b23      	ldr	r3, [pc, #140]	; (80019f4 <main+0x280>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	2b01      	cmp	r3, #1
 800196a:	f47f af40 	bne.w	80017ee <main+0x7a>
		// update emergency mode states
		right_button_state_update() ;
 800196e:	f7ff f927 	bl	8000bc0 <right_button_state_update>

		 if(em_count == 0 || em_default ==1){ //strobe wit default intensity
 8001972:	4b22      	ldr	r3, [pc, #136]	; (80019fc <main+0x288>)
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d003      	beq.n	8001982 <main+0x20e>
 800197a:	4b21      	ldr	r3, [pc, #132]	; (8001a00 <main+0x28c>)
 800197c:	781b      	ldrb	r3, [r3, #0]
 800197e:	2b01      	cmp	r3, #1
 8001980:	d111      	bne.n	80019a6 <main+0x232>
			 em_default = 0 ; //default state reached
 8001982:	4b1f      	ldr	r3, [pc, #124]	; (8001a00 <main+0x28c>)
 8001984:	2200      	movs	r2, #0
 8001986:	701a      	strb	r2, [r3, #0]
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8001988:	2200      	movs	r2, #0
 800198a:	2120      	movs	r1, #32
 800198c:	4832      	ldr	r0, [pc, #200]	; (8001a58 <main+0x2e4>)
 800198e:	f002 fcf3 	bl	8004378 <HAL_GPIO_WritePin>

			 if(LED_ON){ //LED_on =?
 8001992:	4b1c      	ldr	r3, [pc, #112]	; (8001a04 <main+0x290>)
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d019      	beq.n	80019ce <main+0x25a>
				 // strobe LED with provided on time
				 EM_mode_Strobe(strobe_delay) ;
 800199a:	4b30      	ldr	r3, [pc, #192]	; (8001a5c <main+0x2e8>)
 800199c:	881b      	ldrh	r3, [r3, #0]
 800199e:	4618      	mov	r0, r3
 80019a0:	f7ff f980 	bl	8000ca4 <EM_mode_Strobe>
			 if(LED_ON){ //LED_on =?
 80019a4:	e013      	b.n	80019ce <main+0x25a>
			 }
		 }
		 else if(em_count ==1){ // SOS MOSRE
 80019a6:	4b15      	ldr	r3, [pc, #84]	; (80019fc <main+0x288>)
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	2b01      	cmp	r3, #1
 80019ac:	d105      	bne.n	80019ba <main+0x246>
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80019ae:	2201      	movs	r2, #1
 80019b0:	2120      	movs	r1, #32
 80019b2:	4829      	ldr	r0, [pc, #164]	; (8001a58 <main+0x2e4>)
 80019b4:	f002 fce0 	bl	8004378 <HAL_GPIO_WritePin>
 80019b8:	e719      	b.n	80017ee <main+0x7a>
			 if(LED_ON){

			 }
		 }
		 else{
			 if(em_count == 2){ // CUSTOM MORSE
 80019ba:	4b10      	ldr	r3, [pc, #64]	; (80019fc <main+0x288>)
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	2b02      	cmp	r3, #2
 80019c0:	f47f af15 	bne.w	80017ee <main+0x7a>
				 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80019c4:	2201      	movs	r2, #1
 80019c6:	2120      	movs	r1, #32
 80019c8:	4823      	ldr	r0, [pc, #140]	; (8001a58 <main+0x2e4>)
 80019ca:	f002 fcd5 	bl	8004378 <HAL_GPIO_WritePin>
	  TURN_LED_ON_OFF() ;
 80019ce:	e70e      	b.n	80017ee <main+0x7a>
 80019d0:	2000001c 	.word	0x2000001c
 80019d4:	20000268 	.word	0x20000268
 80019d8:	20002314 	.word	0x20002314
 80019dc:	200002f8 	.word	0x200002f8
 80019e0:	200000f0 	.word	0x200000f0
 80019e4:	20000184 	.word	0x20000184
 80019e8:	200001d0 	.word	0x200001d0
 80019ec:	2000021c 	.word	0x2000021c
 80019f0:	20002308 	.word	0x20002308
 80019f4:	200002f0 	.word	0x200002f0
 80019f8:	20000000 	.word	0x20000000
 80019fc:	200002f4 	.word	0x200002f4
 8001a00:	20000001 	.word	0x20000001
 8001a04:	20002307 	.word	0x20002307
 8001a08:	20002306 	.word	0x20002306
 8001a0c:	20002318 	.word	0x20002318
 8001a10:	20000010 	.word	0x20000010
 8001a14:	20002322 	.word	0x20002322
 8001a18:	2000231c 	.word	0x2000231c
 8001a1c:	20002324 	.word	0x20002324
 8001a20:	2000231a 	.word	0x2000231a
 8001a24:	2000002c 	.word	0x2000002c
 8001a28:	08009204 	.word	0x08009204
 8001a2c:	2000004c 	.word	0x2000004c
 8001a30:	2000231e 	.word	0x2000231e
 8001a34:	08009224 	.word	0x08009224
 8001a38:	20000054 	.word	0x20000054
 8001a3c:	20000050 	.word	0x20000050
 8001a40:	20000016 	.word	0x20000016
 8001a44:	2000232a 	.word	0x2000232a
 8001a48:	20000018 	.word	0x20000018
 8001a4c:	2000232c 	.word	0x2000232c
 8001a50:	2000001a 	.word	0x2000001a
 8001a54:	2000232e 	.word	0x2000232e
 8001a58:	48000400 	.word	0x48000400
 8001a5c:	20000012 	.word	0x20000012

08001a60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b0a6      	sub	sp, #152	; 0x98
 8001a64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a66:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001a6a:	2228      	movs	r2, #40	; 0x28
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f006 fe04 	bl	800867c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a74:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001a78:	2200      	movs	r2, #0
 8001a7a:	601a      	str	r2, [r3, #0]
 8001a7c:	605a      	str	r2, [r3, #4]
 8001a7e:	609a      	str	r2, [r3, #8]
 8001a80:	60da      	str	r2, [r3, #12]
 8001a82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a84:	1d3b      	adds	r3, r7, #4
 8001a86:	2258      	movs	r2, #88	; 0x58
 8001a88:	2100      	movs	r1, #0
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f006 fdf6 	bl	800867c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a90:	2302      	movs	r3, #2
 8001a92:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a94:	2301      	movs	r3, #1
 8001a96:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a98:	2310      	movs	r3, #16
 8001a9a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a9e:	2302      	movs	r3, #2
 8001aa0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001aa4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001aa8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001aac:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001ab0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001aba:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f002 fc96 	bl	80043f0 <HAL_RCC_OscConfig>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001aca:	f000 fb6b 	bl	80021a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ace:	230f      	movs	r3, #15
 8001ad0:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ada:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ade:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ae4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001ae8:	2102      	movs	r1, #2
 8001aea:	4618      	mov	r0, r3
 8001aec:	f003 fcd4 	bl	8005498 <HAL_RCC_ClockConfig>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001af6:	f000 fb55 	bl	80021a4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC12
 8001afa:	4b0c      	ldr	r3, [pc, #48]	; (8001b2c <SystemClock_Config+0xcc>)
 8001afc:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM2|RCC_PERIPHCLK_TIM34;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001afe:	2300      	movs	r3, #0
 8001b00:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8001b02:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b06:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b10:	1d3b      	adds	r3, r7, #4
 8001b12:	4618      	mov	r0, r3
 8001b14:	f003 fef6 	bl	8005904 <HAL_RCCEx_PeriphCLKConfig>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001b1e:	f000 fb41 	bl	80021a4 <Error_Handler>
  }
}
 8001b22:	bf00      	nop
 8001b24:	3798      	adds	r7, #152	; 0x98
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	00300082 	.word	0x00300082

08001b30 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b08a      	sub	sp, #40	; 0x28
 8001b34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001b36:	f107 031c 	add.w	r3, r7, #28
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	601a      	str	r2, [r3, #0]
 8001b3e:	605a      	str	r2, [r3, #4]
 8001b40:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001b42:	1d3b      	adds	r3, r7, #4
 8001b44:	2200      	movs	r2, #0
 8001b46:	601a      	str	r2, [r3, #0]
 8001b48:	605a      	str	r2, [r3, #4]
 8001b4a:	609a      	str	r2, [r3, #8]
 8001b4c:	60da      	str	r2, [r3, #12]
 8001b4e:	611a      	str	r2, [r3, #16]
 8001b50:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001b52:	4b2e      	ldr	r3, [pc, #184]	; (8001c0c <MX_ADC1_Init+0xdc>)
 8001b54:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001b58:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001b5a:	4b2c      	ldr	r3, [pc, #176]	; (8001c0c <MX_ADC1_Init+0xdc>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001b60:	4b2a      	ldr	r3, [pc, #168]	; (8001c0c <MX_ADC1_Init+0xdc>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001b66:	4b29      	ldr	r3, [pc, #164]	; (8001c0c <MX_ADC1_Init+0xdc>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001b6c:	4b27      	ldr	r3, [pc, #156]	; (8001c0c <MX_ADC1_Init+0xdc>)
 8001b6e:	2201      	movs	r2, #1
 8001b70:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b72:	4b26      	ldr	r3, [pc, #152]	; (8001c0c <MX_ADC1_Init+0xdc>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b7a:	4b24      	ldr	r3, [pc, #144]	; (8001c0c <MX_ADC1_Init+0xdc>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b80:	4b22      	ldr	r3, [pc, #136]	; (8001c0c <MX_ADC1_Init+0xdc>)
 8001b82:	2201      	movs	r2, #1
 8001b84:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b86:	4b21      	ldr	r3, [pc, #132]	; (8001c0c <MX_ADC1_Init+0xdc>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001b8c:	4b1f      	ldr	r3, [pc, #124]	; (8001c0c <MX_ADC1_Init+0xdc>)
 8001b8e:	2201      	movs	r2, #1
 8001b90:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001b92:	4b1e      	ldr	r3, [pc, #120]	; (8001c0c <MX_ADC1_Init+0xdc>)
 8001b94:	2201      	movs	r2, #1
 8001b96:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b9a:	4b1c      	ldr	r3, [pc, #112]	; (8001c0c <MX_ADC1_Init+0xdc>)
 8001b9c:	2204      	movs	r2, #4
 8001b9e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001ba0:	4b1a      	ldr	r3, [pc, #104]	; (8001c0c <MX_ADC1_Init+0xdc>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001ba6:	4b19      	ldr	r3, [pc, #100]	; (8001c0c <MX_ADC1_Init+0xdc>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001bac:	4817      	ldr	r0, [pc, #92]	; (8001c0c <MX_ADC1_Init+0xdc>)
 8001bae:	f000 fee1 	bl	8002974 <HAL_ADC_Init>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8001bb8:	f000 faf4 	bl	80021a4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001bc0:	f107 031c 	add.w	r3, r7, #28
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	4811      	ldr	r0, [pc, #68]	; (8001c0c <MX_ADC1_Init+0xdc>)
 8001bc8:	f001 fcd6 	bl	8003578 <HAL_ADCEx_MultiModeConfigChannel>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8001bd2:	f000 fae7 	bl	80021a4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001bde:	2300      	movs	r3, #0
 8001be0:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001be2:	2300      	movs	r3, #0
 8001be4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001be6:	2300      	movs	r3, #0
 8001be8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001bea:	2300      	movs	r3, #0
 8001bec:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001bee:	1d3b      	adds	r3, r7, #4
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	4806      	ldr	r0, [pc, #24]	; (8001c0c <MX_ADC1_Init+0xdc>)
 8001bf4:	f001 f9d4 	bl	8002fa0 <HAL_ADC_ConfigChannel>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d001      	beq.n	8001c02 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8001bfe:	f000 fad1 	bl	80021a4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001c02:	bf00      	nop
 8001c04:	3728      	adds	r7, #40	; 0x28
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	200000f0 	.word	0x200000f0

08001c10 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b08e      	sub	sp, #56	; 0x38
 8001c14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c16:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	601a      	str	r2, [r3, #0]
 8001c1e:	605a      	str	r2, [r3, #4]
 8001c20:	609a      	str	r2, [r3, #8]
 8001c22:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c24:	f107 031c 	add.w	r3, r7, #28
 8001c28:	2200      	movs	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]
 8001c2c:	605a      	str	r2, [r3, #4]
 8001c2e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c30:	463b      	mov	r3, r7
 8001c32:	2200      	movs	r2, #0
 8001c34:	601a      	str	r2, [r3, #0]
 8001c36:	605a      	str	r2, [r3, #4]
 8001c38:	609a      	str	r2, [r3, #8]
 8001c3a:	60da      	str	r2, [r3, #12]
 8001c3c:	611a      	str	r2, [r3, #16]
 8001c3e:	615a      	str	r2, [r3, #20]
 8001c40:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c42:	4b33      	ldr	r3, [pc, #204]	; (8001d10 <MX_TIM2_Init+0x100>)
 8001c44:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c48:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 36;
 8001c4a:	4b31      	ldr	r3, [pc, #196]	; (8001d10 <MX_TIM2_Init+0x100>)
 8001c4c:	2224      	movs	r2, #36	; 0x24
 8001c4e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c50:	4b2f      	ldr	r3, [pc, #188]	; (8001d10 <MX_TIM2_Init+0x100>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 512;
 8001c56:	4b2e      	ldr	r3, [pc, #184]	; (8001d10 <MX_TIM2_Init+0x100>)
 8001c58:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c5c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c5e:	4b2c      	ldr	r3, [pc, #176]	; (8001d10 <MX_TIM2_Init+0x100>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c64:	4b2a      	ldr	r3, [pc, #168]	; (8001d10 <MX_TIM2_Init+0x100>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c6a:	4829      	ldr	r0, [pc, #164]	; (8001d10 <MX_TIM2_Init+0x100>)
 8001c6c:	f004 f868 	bl	8005d40 <HAL_TIM_Base_Init>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001c76:	f000 fa95 	bl	80021a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c7e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c80:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c84:	4619      	mov	r1, r3
 8001c86:	4822      	ldr	r0, [pc, #136]	; (8001d10 <MX_TIM2_Init+0x100>)
 8001c88:	f004 fb32 	bl	80062f0 <HAL_TIM_ConfigClockSource>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d001      	beq.n	8001c96 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001c92:	f000 fa87 	bl	80021a4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001c96:	481e      	ldr	r0, [pc, #120]	; (8001d10 <MX_TIM2_Init+0x100>)
 8001c98:	f004 f8a9 	bl	8005dee <HAL_TIM_PWM_Init>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001ca2:	f000 fa7f 	bl	80021a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001caa:	2300      	movs	r3, #0
 8001cac:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001cae:	f107 031c 	add.w	r3, r7, #28
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	4816      	ldr	r0, [pc, #88]	; (8001d10 <MX_TIM2_Init+0x100>)
 8001cb6:	f005 f849 	bl	8006d4c <HAL_TIMEx_MasterConfigSynchronization>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d001      	beq.n	8001cc4 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001cc0:	f000 fa70 	bl	80021a4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cc4:	2360      	movs	r3, #96	; 0x60
 8001cc6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cd4:	463b      	mov	r3, r7
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	4619      	mov	r1, r3
 8001cda:	480d      	ldr	r0, [pc, #52]	; (8001d10 <MX_TIM2_Init+0x100>)
 8001cdc:	f004 f9f4 	bl	80060c8 <HAL_TIM_PWM_ConfigChannel>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d001      	beq.n	8001cea <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001ce6:	f000 fa5d 	bl	80021a4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001cea:	463b      	mov	r3, r7
 8001cec:	220c      	movs	r2, #12
 8001cee:	4619      	mov	r1, r3
 8001cf0:	4807      	ldr	r0, [pc, #28]	; (8001d10 <MX_TIM2_Init+0x100>)
 8001cf2:	f004 f9e9 	bl	80060c8 <HAL_TIM_PWM_ConfigChannel>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d001      	beq.n	8001d00 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8001cfc:	f000 fa52 	bl	80021a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001d00:	4803      	ldr	r0, [pc, #12]	; (8001d10 <MX_TIM2_Init+0x100>)
 8001d02:	f000 fb27 	bl	8002354 <HAL_TIM_MspPostInit>

}
 8001d06:	bf00      	nop
 8001d08:	3738      	adds	r7, #56	; 0x38
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	20000184 	.word	0x20000184

08001d14 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b08e      	sub	sp, #56	; 0x38
 8001d18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d1a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d1e:	2200      	movs	r2, #0
 8001d20:	601a      	str	r2, [r3, #0]
 8001d22:	605a      	str	r2, [r3, #4]
 8001d24:	609a      	str	r2, [r3, #8]
 8001d26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d28:	f107 031c 	add.w	r3, r7, #28
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	601a      	str	r2, [r3, #0]
 8001d30:	605a      	str	r2, [r3, #4]
 8001d32:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d34:	463b      	mov	r3, r7
 8001d36:	2200      	movs	r2, #0
 8001d38:	601a      	str	r2, [r3, #0]
 8001d3a:	605a      	str	r2, [r3, #4]
 8001d3c:	609a      	str	r2, [r3, #8]
 8001d3e:	60da      	str	r2, [r3, #12]
 8001d40:	611a      	str	r2, [r3, #16]
 8001d42:	615a      	str	r2, [r3, #20]
 8001d44:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001d46:	4b2d      	ldr	r3, [pc, #180]	; (8001dfc <MX_TIM3_Init+0xe8>)
 8001d48:	4a2d      	ldr	r2, [pc, #180]	; (8001e00 <MX_TIM3_Init+0xec>)
 8001d4a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 36;
 8001d4c:	4b2b      	ldr	r3, [pc, #172]	; (8001dfc <MX_TIM3_Init+0xe8>)
 8001d4e:	2224      	movs	r2, #36	; 0x24
 8001d50:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d52:	4b2a      	ldr	r3, [pc, #168]	; (8001dfc <MX_TIM3_Init+0xe8>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 512;
 8001d58:	4b28      	ldr	r3, [pc, #160]	; (8001dfc <MX_TIM3_Init+0xe8>)
 8001d5a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d5e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d60:	4b26      	ldr	r3, [pc, #152]	; (8001dfc <MX_TIM3_Init+0xe8>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d66:	4b25      	ldr	r3, [pc, #148]	; (8001dfc <MX_TIM3_Init+0xe8>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001d6c:	4823      	ldr	r0, [pc, #140]	; (8001dfc <MX_TIM3_Init+0xe8>)
 8001d6e:	f003 ffe7 	bl	8005d40 <HAL_TIM_Base_Init>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001d78:	f000 fa14 	bl	80021a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d80:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001d82:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d86:	4619      	mov	r1, r3
 8001d88:	481c      	ldr	r0, [pc, #112]	; (8001dfc <MX_TIM3_Init+0xe8>)
 8001d8a:	f004 fab1 	bl	80062f0 <HAL_TIM_ConfigClockSource>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001d94:	f000 fa06 	bl	80021a4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001d98:	4818      	ldr	r0, [pc, #96]	; (8001dfc <MX_TIM3_Init+0xe8>)
 8001d9a:	f004 f828 	bl	8005dee <HAL_TIM_PWM_Init>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d001      	beq.n	8001da8 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001da4:	f000 f9fe 	bl	80021a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001da8:	2300      	movs	r3, #0
 8001daa:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dac:	2300      	movs	r3, #0
 8001dae:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001db0:	f107 031c 	add.w	r3, r7, #28
 8001db4:	4619      	mov	r1, r3
 8001db6:	4811      	ldr	r0, [pc, #68]	; (8001dfc <MX_TIM3_Init+0xe8>)
 8001db8:	f004 ffc8 	bl	8006d4c <HAL_TIMEx_MasterConfigSynchronization>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d001      	beq.n	8001dc6 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001dc2:	f000 f9ef 	bl	80021a4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001dc6:	2360      	movs	r3, #96	; 0x60
 8001dc8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001dd6:	463b      	mov	r3, r7
 8001dd8:	220c      	movs	r2, #12
 8001dda:	4619      	mov	r1, r3
 8001ddc:	4807      	ldr	r0, [pc, #28]	; (8001dfc <MX_TIM3_Init+0xe8>)
 8001dde:	f004 f973 	bl	80060c8 <HAL_TIM_PWM_ConfigChannel>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d001      	beq.n	8001dec <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001de8:	f000 f9dc 	bl	80021a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001dec:	4803      	ldr	r0, [pc, #12]	; (8001dfc <MX_TIM3_Init+0xe8>)
 8001dee:	f000 fab1 	bl	8002354 <HAL_TIM_MspPostInit>

}
 8001df2:	bf00      	nop
 8001df4:	3738      	adds	r7, #56	; 0x38
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	200001d0 	.word	0x200001d0
 8001e00:	40000400 	.word	0x40000400

08001e04 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b08e      	sub	sp, #56	; 0x38
 8001e08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e0e:	2200      	movs	r2, #0
 8001e10:	601a      	str	r2, [r3, #0]
 8001e12:	605a      	str	r2, [r3, #4]
 8001e14:	609a      	str	r2, [r3, #8]
 8001e16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e18:	f107 031c 	add.w	r3, r7, #28
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	601a      	str	r2, [r3, #0]
 8001e20:	605a      	str	r2, [r3, #4]
 8001e22:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e24:	463b      	mov	r3, r7
 8001e26:	2200      	movs	r2, #0
 8001e28:	601a      	str	r2, [r3, #0]
 8001e2a:	605a      	str	r2, [r3, #4]
 8001e2c:	609a      	str	r2, [r3, #8]
 8001e2e:	60da      	str	r2, [r3, #12]
 8001e30:	611a      	str	r2, [r3, #16]
 8001e32:	615a      	str	r2, [r3, #20]
 8001e34:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001e36:	4b2d      	ldr	r3, [pc, #180]	; (8001eec <MX_TIM4_Init+0xe8>)
 8001e38:	4a2d      	ldr	r2, [pc, #180]	; (8001ef0 <MX_TIM4_Init+0xec>)
 8001e3a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 36;
 8001e3c:	4b2b      	ldr	r3, [pc, #172]	; (8001eec <MX_TIM4_Init+0xe8>)
 8001e3e:	2224      	movs	r2, #36	; 0x24
 8001e40:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e42:	4b2a      	ldr	r3, [pc, #168]	; (8001eec <MX_TIM4_Init+0xe8>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001e48:	4b28      	ldr	r3, [pc, #160]	; (8001eec <MX_TIM4_Init+0xe8>)
 8001e4a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e4e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e50:	4b26      	ldr	r3, [pc, #152]	; (8001eec <MX_TIM4_Init+0xe8>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e56:	4b25      	ldr	r3, [pc, #148]	; (8001eec <MX_TIM4_Init+0xe8>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001e5c:	4823      	ldr	r0, [pc, #140]	; (8001eec <MX_TIM4_Init+0xe8>)
 8001e5e:	f003 ff6f 	bl	8005d40 <HAL_TIM_Base_Init>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001e68:	f000 f99c 	bl	80021a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e70:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001e72:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e76:	4619      	mov	r1, r3
 8001e78:	481c      	ldr	r0, [pc, #112]	; (8001eec <MX_TIM4_Init+0xe8>)
 8001e7a:	f004 fa39 	bl	80062f0 <HAL_TIM_ConfigClockSource>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d001      	beq.n	8001e88 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8001e84:	f000 f98e 	bl	80021a4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001e88:	4818      	ldr	r0, [pc, #96]	; (8001eec <MX_TIM4_Init+0xe8>)
 8001e8a:	f003 ffb0 	bl	8005dee <HAL_TIM_PWM_Init>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d001      	beq.n	8001e98 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8001e94:	f000 f986 	bl	80021a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001ea0:	f107 031c 	add.w	r3, r7, #28
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	4811      	ldr	r0, [pc, #68]	; (8001eec <MX_TIM4_Init+0xe8>)
 8001ea8:	f004 ff50 	bl	8006d4c <HAL_TIMEx_MasterConfigSynchronization>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8001eb2:	f000 f977 	bl	80021a4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001eb6:	2360      	movs	r3, #96	; 0x60
 8001eb8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ec6:	463b      	mov	r3, r7
 8001ec8:	2200      	movs	r2, #0
 8001eca:	4619      	mov	r1, r3
 8001ecc:	4807      	ldr	r0, [pc, #28]	; (8001eec <MX_TIM4_Init+0xe8>)
 8001ece:	f004 f8fb 	bl	80060c8 <HAL_TIM_PWM_ConfigChannel>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d001      	beq.n	8001edc <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8001ed8:	f000 f964 	bl	80021a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001edc:	4803      	ldr	r0, [pc, #12]	; (8001eec <MX_TIM4_Init+0xe8>)
 8001ede:	f000 fa39 	bl	8002354 <HAL_TIM_MspPostInit>

}
 8001ee2:	bf00      	nop
 8001ee4:	3738      	adds	r7, #56	; 0x38
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	2000021c 	.word	0x2000021c
 8001ef0:	40000800 	.word	0x40000800

08001ef4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ef8:	4b15      	ldr	r3, [pc, #84]	; (8001f50 <MX_USART2_UART_Init+0x5c>)
 8001efa:	4a16      	ldr	r2, [pc, #88]	; (8001f54 <MX_USART2_UART_Init+0x60>)
 8001efc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 57600;
 8001efe:	4b14      	ldr	r3, [pc, #80]	; (8001f50 <MX_USART2_UART_Init+0x5c>)
 8001f00:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8001f04:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8001f06:	4b12      	ldr	r3, [pc, #72]	; (8001f50 <MX_USART2_UART_Init+0x5c>)
 8001f08:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001f0c:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_2;
 8001f0e:	4b10      	ldr	r3, [pc, #64]	; (8001f50 <MX_USART2_UART_Init+0x5c>)
 8001f10:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f14:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8001f16:	4b0e      	ldr	r3, [pc, #56]	; (8001f50 <MX_USART2_UART_Init+0x5c>)
 8001f18:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f1c:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f1e:	4b0c      	ldr	r3, [pc, #48]	; (8001f50 <MX_USART2_UART_Init+0x5c>)
 8001f20:	220c      	movs	r2, #12
 8001f22:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f24:	4b0a      	ldr	r3, [pc, #40]	; (8001f50 <MX_USART2_UART_Init+0x5c>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f2a:	4b09      	ldr	r3, [pc, #36]	; (8001f50 <MX_USART2_UART_Init+0x5c>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f30:	4b07      	ldr	r3, [pc, #28]	; (8001f50 <MX_USART2_UART_Init+0x5c>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f36:	4b06      	ldr	r3, [pc, #24]	; (8001f50 <MX_USART2_UART_Init+0x5c>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f3c:	4804      	ldr	r0, [pc, #16]	; (8001f50 <MX_USART2_UART_Init+0x5c>)
 8001f3e:	f004 ff91 	bl	8006e64 <HAL_UART_Init>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d001      	beq.n	8001f4c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001f48:	f000 f92c 	bl	80021a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f4c:	bf00      	nop
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	20000268 	.word	0x20000268
 8001f54:	40004400 	.word	0x40004400

08001f58 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001f5e:	4b0c      	ldr	r3, [pc, #48]	; (8001f90 <MX_DMA_Init+0x38>)
 8001f60:	695b      	ldr	r3, [r3, #20]
 8001f62:	4a0b      	ldr	r2, [pc, #44]	; (8001f90 <MX_DMA_Init+0x38>)
 8001f64:	f043 0301 	orr.w	r3, r3, #1
 8001f68:	6153      	str	r3, [r2, #20]
 8001f6a:	4b09      	ldr	r3, [pc, #36]	; (8001f90 <MX_DMA_Init+0x38>)
 8001f6c:	695b      	ldr	r3, [r3, #20]
 8001f6e:	f003 0301 	and.w	r3, r3, #1
 8001f72:	607b      	str	r3, [r7, #4]
 8001f74:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001f76:	2200      	movs	r2, #0
 8001f78:	2100      	movs	r1, #0
 8001f7a:	200b      	movs	r0, #11
 8001f7c:	f001 fdf9 	bl	8003b72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001f80:	200b      	movs	r0, #11
 8001f82:	f001 fe12 	bl	8003baa <HAL_NVIC_EnableIRQ>

}
 8001f86:	bf00      	nop
 8001f88:	3708      	adds	r7, #8
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	40021000 	.word	0x40021000

08001f94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b08a      	sub	sp, #40	; 0x28
 8001f98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f9a:	f107 0314 	add.w	r3, r7, #20
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	601a      	str	r2, [r3, #0]
 8001fa2:	605a      	str	r2, [r3, #4]
 8001fa4:	609a      	str	r2, [r3, #8]
 8001fa6:	60da      	str	r2, [r3, #12]
 8001fa8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001faa:	4b49      	ldr	r3, [pc, #292]	; (80020d0 <MX_GPIO_Init+0x13c>)
 8001fac:	695b      	ldr	r3, [r3, #20]
 8001fae:	4a48      	ldr	r2, [pc, #288]	; (80020d0 <MX_GPIO_Init+0x13c>)
 8001fb0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001fb4:	6153      	str	r3, [r2, #20]
 8001fb6:	4b46      	ldr	r3, [pc, #280]	; (80020d0 <MX_GPIO_Init+0x13c>)
 8001fb8:	695b      	ldr	r3, [r3, #20]
 8001fba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001fbe:	613b      	str	r3, [r7, #16]
 8001fc0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001fc2:	4b43      	ldr	r3, [pc, #268]	; (80020d0 <MX_GPIO_Init+0x13c>)
 8001fc4:	695b      	ldr	r3, [r3, #20]
 8001fc6:	4a42      	ldr	r2, [pc, #264]	; (80020d0 <MX_GPIO_Init+0x13c>)
 8001fc8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001fcc:	6153      	str	r3, [r2, #20]
 8001fce:	4b40      	ldr	r3, [pc, #256]	; (80020d0 <MX_GPIO_Init+0x13c>)
 8001fd0:	695b      	ldr	r3, [r3, #20]
 8001fd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fd6:	60fb      	str	r3, [r7, #12]
 8001fd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fda:	4b3d      	ldr	r3, [pc, #244]	; (80020d0 <MX_GPIO_Init+0x13c>)
 8001fdc:	695b      	ldr	r3, [r3, #20]
 8001fde:	4a3c      	ldr	r2, [pc, #240]	; (80020d0 <MX_GPIO_Init+0x13c>)
 8001fe0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fe4:	6153      	str	r3, [r2, #20]
 8001fe6:	4b3a      	ldr	r3, [pc, #232]	; (80020d0 <MX_GPIO_Init+0x13c>)
 8001fe8:	695b      	ldr	r3, [r3, #20]
 8001fea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fee:	60bb      	str	r3, [r7, #8]
 8001ff0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ff2:	4b37      	ldr	r3, [pc, #220]	; (80020d0 <MX_GPIO_Init+0x13c>)
 8001ff4:	695b      	ldr	r3, [r3, #20]
 8001ff6:	4a36      	ldr	r2, [pc, #216]	; (80020d0 <MX_GPIO_Init+0x13c>)
 8001ff8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ffc:	6153      	str	r3, [r2, #20]
 8001ffe:	4b34      	ldr	r3, [pc, #208]	; (80020d0 <MX_GPIO_Init+0x13c>)
 8002000:	695b      	ldr	r3, [r3, #20]
 8002002:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002006:	607b      	str	r3, [r7, #4]
 8002008:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_D3_Pin|LED_D4_Pin|LED_D5_Pin, GPIO_PIN_RESET);
 800200a:	2200      	movs	r2, #0
 800200c:	f44f 6186 	mov.w	r1, #1072	; 0x430
 8002010:	4830      	ldr	r0, [pc, #192]	; (80020d4 <MX_GPIO_Init+0x140>)
 8002012:	f002 f9b1 	bl	8004378 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_D2_GPIO_Port, LED_D2_Pin, GPIO_PIN_RESET);
 8002016:	2200      	movs	r2, #0
 8002018:	f44f 7180 	mov.w	r1, #256	; 0x100
 800201c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002020:	f002 f9aa 	bl	8004378 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002024:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002028:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800202a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800202e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002030:	2300      	movs	r3, #0
 8002032:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002034:	f107 0314 	add.w	r3, r7, #20
 8002038:	4619      	mov	r1, r3
 800203a:	4827      	ldr	r0, [pc, #156]	; (80020d8 <MX_GPIO_Init+0x144>)
 800203c:	f001 fffa 	bl	8004034 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002040:	23c0      	movs	r3, #192	; 0xc0
 8002042:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002044:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8002048:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800204a:	2301      	movs	r3, #1
 800204c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800204e:	f107 0314 	add.w	r3, r7, #20
 8002052:	4619      	mov	r1, r3
 8002054:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002058:	f001 ffec 	bl	8004034 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_D3_Pin LED_D4_Pin LED_D5_Pin */
  GPIO_InitStruct.Pin = LED_D3_Pin|LED_D4_Pin|LED_D5_Pin;
 800205c:	f44f 6386 	mov.w	r3, #1072	; 0x430
 8002060:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002062:	2301      	movs	r3, #1
 8002064:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002066:	2300      	movs	r3, #0
 8002068:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800206a:	2300      	movs	r3, #0
 800206c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800206e:	f107 0314 	add.w	r3, r7, #20
 8002072:	4619      	mov	r1, r3
 8002074:	4817      	ldr	r0, [pc, #92]	; (80020d4 <MX_GPIO_Init+0x140>)
 8002076:	f001 ffdd 	bl	8004034 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_D2_Pin */
  GPIO_InitStruct.Pin = LED_D2_Pin;
 800207a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800207e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002080:	2301      	movs	r3, #1
 8002082:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002084:	2300      	movs	r3, #0
 8002086:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002088:	2300      	movs	r3, #0
 800208a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_D2_GPIO_Port, &GPIO_InitStruct);
 800208c:	f107 0314 	add.w	r3, r7, #20
 8002090:	4619      	mov	r1, r3
 8002092:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002096:	f001 ffcd 	bl	8004034 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800209a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800209e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80020a0:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80020a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020a6:	2301      	movs	r3, #1
 80020a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020aa:	f107 0314 	add.w	r3, r7, #20
 80020ae:	4619      	mov	r1, r3
 80020b0:	4808      	ldr	r0, [pc, #32]	; (80020d4 <MX_GPIO_Init+0x140>)
 80020b2:	f001 ffbf 	bl	8004034 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80020b6:	2200      	movs	r2, #0
 80020b8:	2100      	movs	r1, #0
 80020ba:	2017      	movs	r0, #23
 80020bc:	f001 fd59 	bl	8003b72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80020c0:	2017      	movs	r0, #23
 80020c2:	f001 fd72 	bl	8003baa <HAL_NVIC_EnableIRQ>

}
 80020c6:	bf00      	nop
 80020c8:	3728      	adds	r7, #40	; 0x28
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	40021000 	.word	0x40021000
 80020d4:	48000400 	.word	0x48000400
 80020d8:	48000800 	.word	0x48000800

080020dc <MF_mode_LED>:

/* USER CODE BEGIN 4 */
// FUNCTIONS
void MF_mode_LED(){
 80020dc:	b580      	push	{r7, lr}
 80020de:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80020e0:	2201      	movs	r2, #1
 80020e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020ea:	f002 f945 	bl	8004378 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 80020ee:	2200      	movs	r2, #0
 80020f0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80020f4:	4807      	ldr	r0, [pc, #28]	; (8002114 <MF_mode_LED+0x38>)
 80020f6:	f002 f93f 	bl	8004378 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80020fa:	2200      	movs	r2, #0
 80020fc:	2110      	movs	r1, #16
 80020fe:	4805      	ldr	r0, [pc, #20]	; (8002114 <MF_mode_LED+0x38>)
 8002100:	f002 f93a 	bl	8004378 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8002104:	2200      	movs	r2, #0
 8002106:	2120      	movs	r1, #32
 8002108:	4802      	ldr	r0, [pc, #8]	; (8002114 <MF_mode_LED+0x38>)
 800210a:	f002 f935 	bl	8004378 <HAL_GPIO_WritePin>
}
 800210e:	bf00      	nop
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	48000400 	.word	0x48000400

08002118 <ME_mode_LED>:

void ME_mode_LED(){
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800211c:	2200      	movs	r2, #0
 800211e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002122:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002126:	f002 f927 	bl	8004378 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 800212a:	2201      	movs	r2, #1
 800212c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002130:	4804      	ldr	r0, [pc, #16]	; (8002144 <ME_mode_LED+0x2c>)
 8002132:	f002 f921 	bl	8004378 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8002136:	2200      	movs	r2, #0
 8002138:	2110      	movs	r1, #16
 800213a:	4802      	ldr	r0, [pc, #8]	; (8002144 <ME_mode_LED+0x2c>)
 800213c:	f002 f91c 	bl	8004378 <HAL_GPIO_WritePin>
}
 8002140:	bf00      	nop
 8002142:	bd80      	pop	{r7, pc}
 8002144:	48000400 	.word	0x48000400

08002148 <MM_mode_LED>:

void MM_mode_LED(){
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800214c:	2200      	movs	r2, #0
 800214e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002152:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002156:	f002 f90f 	bl	8004378 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 800215a:	2200      	movs	r2, #0
 800215c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002160:	4807      	ldr	r0, [pc, #28]	; (8002180 <MM_mode_LED+0x38>)
 8002162:	f002 f909 	bl	8004378 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8002166:	2201      	movs	r2, #1
 8002168:	2110      	movs	r1, #16
 800216a:	4805      	ldr	r0, [pc, #20]	; (8002180 <MM_mode_LED+0x38>)
 800216c:	f002 f904 	bl	8004378 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8002170:	2200      	movs	r2, #0
 8002172:	2120      	movs	r1, #32
 8002174:	4802      	ldr	r0, [pc, #8]	; (8002180 <MM_mode_LED+0x38>)
 8002176:	f002 f8ff 	bl	8004378 <HAL_GPIO_WritePin>
}
 800217a:	bf00      	nop
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	48000400 	.word	0x48000400

08002184 <HAL_ADC_ConvCpltCallback>:


// adc buffer filled by dma circular sampling
// data should not be processed in the interrupt, it makes rest of the
// progam inaccessible
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
	adc_conv_complete = 1 ;
 800218c:	4b04      	ldr	r3, [pc, #16]	; (80021a0 <HAL_ADC_ConvCpltCallback+0x1c>)
 800218e:	2201      	movs	r2, #1
 8002190:	701a      	strb	r2, [r3, #0]

}
 8002192:	bf00      	nop
 8002194:	370c      	adds	r7, #12
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr
 800219e:	bf00      	nop
 80021a0:	20002302 	.word	0x20002302

080021a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021a8:	b672      	cpsid	i
}
 80021aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80021ac:	e7fe      	b.n	80021ac <Error_Handler+0x8>
	...

080021b0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021b6:	4b0f      	ldr	r3, [pc, #60]	; (80021f4 <HAL_MspInit+0x44>)
 80021b8:	699b      	ldr	r3, [r3, #24]
 80021ba:	4a0e      	ldr	r2, [pc, #56]	; (80021f4 <HAL_MspInit+0x44>)
 80021bc:	f043 0301 	orr.w	r3, r3, #1
 80021c0:	6193      	str	r3, [r2, #24]
 80021c2:	4b0c      	ldr	r3, [pc, #48]	; (80021f4 <HAL_MspInit+0x44>)
 80021c4:	699b      	ldr	r3, [r3, #24]
 80021c6:	f003 0301 	and.w	r3, r3, #1
 80021ca:	607b      	str	r3, [r7, #4]
 80021cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021ce:	4b09      	ldr	r3, [pc, #36]	; (80021f4 <HAL_MspInit+0x44>)
 80021d0:	69db      	ldr	r3, [r3, #28]
 80021d2:	4a08      	ldr	r2, [pc, #32]	; (80021f4 <HAL_MspInit+0x44>)
 80021d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021d8:	61d3      	str	r3, [r2, #28]
 80021da:	4b06      	ldr	r3, [pc, #24]	; (80021f4 <HAL_MspInit+0x44>)
 80021dc:	69db      	ldr	r3, [r3, #28]
 80021de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021e2:	603b      	str	r3, [r7, #0]
 80021e4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80021e6:	2007      	movs	r0, #7
 80021e8:	f001 fcb8 	bl	8003b5c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021ec:	bf00      	nop
 80021ee:	3708      	adds	r7, #8
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	40021000 	.word	0x40021000

080021f8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b08a      	sub	sp, #40	; 0x28
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002200:	f107 0314 	add.w	r3, r7, #20
 8002204:	2200      	movs	r2, #0
 8002206:	601a      	str	r2, [r3, #0]
 8002208:	605a      	str	r2, [r3, #4]
 800220a:	609a      	str	r2, [r3, #8]
 800220c:	60da      	str	r2, [r3, #12]
 800220e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002218:	d14c      	bne.n	80022b4 <HAL_ADC_MspInit+0xbc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800221a:	4b28      	ldr	r3, [pc, #160]	; (80022bc <HAL_ADC_MspInit+0xc4>)
 800221c:	695b      	ldr	r3, [r3, #20]
 800221e:	4a27      	ldr	r2, [pc, #156]	; (80022bc <HAL_ADC_MspInit+0xc4>)
 8002220:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002224:	6153      	str	r3, [r2, #20]
 8002226:	4b25      	ldr	r3, [pc, #148]	; (80022bc <HAL_ADC_MspInit+0xc4>)
 8002228:	695b      	ldr	r3, [r3, #20]
 800222a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800222e:	613b      	str	r3, [r7, #16]
 8002230:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002232:	4b22      	ldr	r3, [pc, #136]	; (80022bc <HAL_ADC_MspInit+0xc4>)
 8002234:	695b      	ldr	r3, [r3, #20]
 8002236:	4a21      	ldr	r2, [pc, #132]	; (80022bc <HAL_ADC_MspInit+0xc4>)
 8002238:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800223c:	6153      	str	r3, [r2, #20]
 800223e:	4b1f      	ldr	r3, [pc, #124]	; (80022bc <HAL_ADC_MspInit+0xc4>)
 8002240:	695b      	ldr	r3, [r3, #20]
 8002242:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002246:	60fb      	str	r3, [r7, #12]
 8002248:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800224a:	2301      	movs	r3, #1
 800224c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800224e:	2303      	movs	r3, #3
 8002250:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002252:	2300      	movs	r3, #0
 8002254:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002256:	f107 0314 	add.w	r3, r7, #20
 800225a:	4619      	mov	r1, r3
 800225c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002260:	f001 fee8 	bl	8004034 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002264:	4b16      	ldr	r3, [pc, #88]	; (80022c0 <HAL_ADC_MspInit+0xc8>)
 8002266:	4a17      	ldr	r2, [pc, #92]	; (80022c4 <HAL_ADC_MspInit+0xcc>)
 8002268:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800226a:	4b15      	ldr	r3, [pc, #84]	; (80022c0 <HAL_ADC_MspInit+0xc8>)
 800226c:	2200      	movs	r2, #0
 800226e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002270:	4b13      	ldr	r3, [pc, #76]	; (80022c0 <HAL_ADC_MspInit+0xc8>)
 8002272:	2200      	movs	r2, #0
 8002274:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002276:	4b12      	ldr	r3, [pc, #72]	; (80022c0 <HAL_ADC_MspInit+0xc8>)
 8002278:	2280      	movs	r2, #128	; 0x80
 800227a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800227c:	4b10      	ldr	r3, [pc, #64]	; (80022c0 <HAL_ADC_MspInit+0xc8>)
 800227e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002282:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002284:	4b0e      	ldr	r3, [pc, #56]	; (80022c0 <HAL_ADC_MspInit+0xc8>)
 8002286:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800228a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800228c:	4b0c      	ldr	r3, [pc, #48]	; (80022c0 <HAL_ADC_MspInit+0xc8>)
 800228e:	2220      	movs	r2, #32
 8002290:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002292:	4b0b      	ldr	r3, [pc, #44]	; (80022c0 <HAL_ADC_MspInit+0xc8>)
 8002294:	2200      	movs	r2, #0
 8002296:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002298:	4809      	ldr	r0, [pc, #36]	; (80022c0 <HAL_ADC_MspInit+0xc8>)
 800229a:	f001 fca0 	bl	8003bde <HAL_DMA_Init>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d001      	beq.n	80022a8 <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 80022a4:	f7ff ff7e 	bl	80021a4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	4a05      	ldr	r2, [pc, #20]	; (80022c0 <HAL_ADC_MspInit+0xc8>)
 80022ac:	639a      	str	r2, [r3, #56]	; 0x38
 80022ae:	4a04      	ldr	r2, [pc, #16]	; (80022c0 <HAL_ADC_MspInit+0xc8>)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80022b4:	bf00      	nop
 80022b6:	3728      	adds	r7, #40	; 0x28
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	40021000 	.word	0x40021000
 80022c0:	20000140 	.word	0x20000140
 80022c4:	40020008 	.word	0x40020008

080022c8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b087      	sub	sp, #28
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022d8:	d10c      	bne.n	80022f4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80022da:	4b1b      	ldr	r3, [pc, #108]	; (8002348 <HAL_TIM_Base_MspInit+0x80>)
 80022dc:	69db      	ldr	r3, [r3, #28]
 80022de:	4a1a      	ldr	r2, [pc, #104]	; (8002348 <HAL_TIM_Base_MspInit+0x80>)
 80022e0:	f043 0301 	orr.w	r3, r3, #1
 80022e4:	61d3      	str	r3, [r2, #28]
 80022e6:	4b18      	ldr	r3, [pc, #96]	; (8002348 <HAL_TIM_Base_MspInit+0x80>)
 80022e8:	69db      	ldr	r3, [r3, #28]
 80022ea:	f003 0301 	and.w	r3, r3, #1
 80022ee:	617b      	str	r3, [r7, #20]
 80022f0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80022f2:	e022      	b.n	800233a <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM3)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a14      	ldr	r2, [pc, #80]	; (800234c <HAL_TIM_Base_MspInit+0x84>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d10c      	bne.n	8002318 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80022fe:	4b12      	ldr	r3, [pc, #72]	; (8002348 <HAL_TIM_Base_MspInit+0x80>)
 8002300:	69db      	ldr	r3, [r3, #28]
 8002302:	4a11      	ldr	r2, [pc, #68]	; (8002348 <HAL_TIM_Base_MspInit+0x80>)
 8002304:	f043 0302 	orr.w	r3, r3, #2
 8002308:	61d3      	str	r3, [r2, #28]
 800230a:	4b0f      	ldr	r3, [pc, #60]	; (8002348 <HAL_TIM_Base_MspInit+0x80>)
 800230c:	69db      	ldr	r3, [r3, #28]
 800230e:	f003 0302 	and.w	r3, r3, #2
 8002312:	613b      	str	r3, [r7, #16]
 8002314:	693b      	ldr	r3, [r7, #16]
}
 8002316:	e010      	b.n	800233a <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM4)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a0c      	ldr	r2, [pc, #48]	; (8002350 <HAL_TIM_Base_MspInit+0x88>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d10b      	bne.n	800233a <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002322:	4b09      	ldr	r3, [pc, #36]	; (8002348 <HAL_TIM_Base_MspInit+0x80>)
 8002324:	69db      	ldr	r3, [r3, #28]
 8002326:	4a08      	ldr	r2, [pc, #32]	; (8002348 <HAL_TIM_Base_MspInit+0x80>)
 8002328:	f043 0304 	orr.w	r3, r3, #4
 800232c:	61d3      	str	r3, [r2, #28]
 800232e:	4b06      	ldr	r3, [pc, #24]	; (8002348 <HAL_TIM_Base_MspInit+0x80>)
 8002330:	69db      	ldr	r3, [r3, #28]
 8002332:	f003 0304 	and.w	r3, r3, #4
 8002336:	60fb      	str	r3, [r7, #12]
 8002338:	68fb      	ldr	r3, [r7, #12]
}
 800233a:	bf00      	nop
 800233c:	371c      	adds	r7, #28
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop
 8002348:	40021000 	.word	0x40021000
 800234c:	40000400 	.word	0x40000400
 8002350:	40000800 	.word	0x40000800

08002354 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b08c      	sub	sp, #48	; 0x30
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800235c:	f107 031c 	add.w	r3, r7, #28
 8002360:	2200      	movs	r2, #0
 8002362:	601a      	str	r2, [r3, #0]
 8002364:	605a      	str	r2, [r3, #4]
 8002366:	609a      	str	r2, [r3, #8]
 8002368:	60da      	str	r2, [r3, #12]
 800236a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002374:	d13a      	bne.n	80023ec <HAL_TIM_MspPostInit+0x98>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002376:	4b42      	ldr	r3, [pc, #264]	; (8002480 <HAL_TIM_MspPostInit+0x12c>)
 8002378:	695b      	ldr	r3, [r3, #20]
 800237a:	4a41      	ldr	r2, [pc, #260]	; (8002480 <HAL_TIM_MspPostInit+0x12c>)
 800237c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002380:	6153      	str	r3, [r2, #20]
 8002382:	4b3f      	ldr	r3, [pc, #252]	; (8002480 <HAL_TIM_MspPostInit+0x12c>)
 8002384:	695b      	ldr	r3, [r3, #20]
 8002386:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800238a:	61bb      	str	r3, [r7, #24]
 800238c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800238e:	4b3c      	ldr	r3, [pc, #240]	; (8002480 <HAL_TIM_MspPostInit+0x12c>)
 8002390:	695b      	ldr	r3, [r3, #20]
 8002392:	4a3b      	ldr	r2, [pc, #236]	; (8002480 <HAL_TIM_MspPostInit+0x12c>)
 8002394:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002398:	6153      	str	r3, [r2, #20]
 800239a:	4b39      	ldr	r3, [pc, #228]	; (8002480 <HAL_TIM_MspPostInit+0x12c>)
 800239c:	695b      	ldr	r3, [r3, #20]
 800239e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80023a2:	617b      	str	r3, [r7, #20]
 80023a4:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80023a6:	2320      	movs	r3, #32
 80023a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023aa:	2302      	movs	r3, #2
 80023ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ae:	2300      	movs	r3, #0
 80023b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023b2:	2300      	movs	r3, #0
 80023b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80023b6:	2301      	movs	r3, #1
 80023b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023ba:	f107 031c 	add.w	r3, r7, #28
 80023be:	4619      	mov	r1, r3
 80023c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023c4:	f001 fe36 	bl	8004034 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80023c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80023cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ce:	2302      	movs	r3, #2
 80023d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d2:	2300      	movs	r3, #0
 80023d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023d6:	2300      	movs	r3, #0
 80023d8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80023da:	2301      	movs	r3, #1
 80023dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023de:	f107 031c 	add.w	r3, r7, #28
 80023e2:	4619      	mov	r1, r3
 80023e4:	4827      	ldr	r0, [pc, #156]	; (8002484 <HAL_TIM_MspPostInit+0x130>)
 80023e6:	f001 fe25 	bl	8004034 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80023ea:	e044      	b.n	8002476 <HAL_TIM_MspPostInit+0x122>
  else if(htim->Instance==TIM3)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a25      	ldr	r2, [pc, #148]	; (8002488 <HAL_TIM_MspPostInit+0x134>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d11c      	bne.n	8002430 <HAL_TIM_MspPostInit+0xdc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023f6:	4b22      	ldr	r3, [pc, #136]	; (8002480 <HAL_TIM_MspPostInit+0x12c>)
 80023f8:	695b      	ldr	r3, [r3, #20]
 80023fa:	4a21      	ldr	r2, [pc, #132]	; (8002480 <HAL_TIM_MspPostInit+0x12c>)
 80023fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002400:	6153      	str	r3, [r2, #20]
 8002402:	4b1f      	ldr	r3, [pc, #124]	; (8002480 <HAL_TIM_MspPostInit+0x12c>)
 8002404:	695b      	ldr	r3, [r3, #20]
 8002406:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800240a:	613b      	str	r3, [r7, #16]
 800240c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800240e:	2302      	movs	r3, #2
 8002410:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002412:	2302      	movs	r3, #2
 8002414:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002416:	2300      	movs	r3, #0
 8002418:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800241a:	2300      	movs	r3, #0
 800241c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800241e:	2302      	movs	r3, #2
 8002420:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002422:	f107 031c 	add.w	r3, r7, #28
 8002426:	4619      	mov	r1, r3
 8002428:	4816      	ldr	r0, [pc, #88]	; (8002484 <HAL_TIM_MspPostInit+0x130>)
 800242a:	f001 fe03 	bl	8004034 <HAL_GPIO_Init>
}
 800242e:	e022      	b.n	8002476 <HAL_TIM_MspPostInit+0x122>
  else if(htim->Instance==TIM4)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a15      	ldr	r2, [pc, #84]	; (800248c <HAL_TIM_MspPostInit+0x138>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d11d      	bne.n	8002476 <HAL_TIM_MspPostInit+0x122>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800243a:	4b11      	ldr	r3, [pc, #68]	; (8002480 <HAL_TIM_MspPostInit+0x12c>)
 800243c:	695b      	ldr	r3, [r3, #20]
 800243e:	4a10      	ldr	r2, [pc, #64]	; (8002480 <HAL_TIM_MspPostInit+0x12c>)
 8002440:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002444:	6153      	str	r3, [r2, #20]
 8002446:	4b0e      	ldr	r3, [pc, #56]	; (8002480 <HAL_TIM_MspPostInit+0x12c>)
 8002448:	695b      	ldr	r3, [r3, #20]
 800244a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800244e:	60fb      	str	r3, [r7, #12]
 8002450:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002452:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002456:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002458:	2302      	movs	r3, #2
 800245a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800245c:	2300      	movs	r3, #0
 800245e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002460:	2300      	movs	r3, #0
 8002462:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8002464:	230a      	movs	r3, #10
 8002466:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002468:	f107 031c 	add.w	r3, r7, #28
 800246c:	4619      	mov	r1, r3
 800246e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002472:	f001 fddf 	bl	8004034 <HAL_GPIO_Init>
}
 8002476:	bf00      	nop
 8002478:	3730      	adds	r7, #48	; 0x30
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	40021000 	.word	0x40021000
 8002484:	48000400 	.word	0x48000400
 8002488:	40000400 	.word	0x40000400
 800248c:	40000800 	.word	0x40000800

08002490 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b08a      	sub	sp, #40	; 0x28
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002498:	f107 0314 	add.w	r3, r7, #20
 800249c:	2200      	movs	r2, #0
 800249e:	601a      	str	r2, [r3, #0]
 80024a0:	605a      	str	r2, [r3, #4]
 80024a2:	609a      	str	r2, [r3, #8]
 80024a4:	60da      	str	r2, [r3, #12]
 80024a6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a1b      	ldr	r2, [pc, #108]	; (800251c <HAL_UART_MspInit+0x8c>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d130      	bne.n	8002514 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80024b2:	4b1b      	ldr	r3, [pc, #108]	; (8002520 <HAL_UART_MspInit+0x90>)
 80024b4:	69db      	ldr	r3, [r3, #28]
 80024b6:	4a1a      	ldr	r2, [pc, #104]	; (8002520 <HAL_UART_MspInit+0x90>)
 80024b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024bc:	61d3      	str	r3, [r2, #28]
 80024be:	4b18      	ldr	r3, [pc, #96]	; (8002520 <HAL_UART_MspInit+0x90>)
 80024c0:	69db      	ldr	r3, [r3, #28]
 80024c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024c6:	613b      	str	r3, [r7, #16]
 80024c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024ca:	4b15      	ldr	r3, [pc, #84]	; (8002520 <HAL_UART_MspInit+0x90>)
 80024cc:	695b      	ldr	r3, [r3, #20]
 80024ce:	4a14      	ldr	r2, [pc, #80]	; (8002520 <HAL_UART_MspInit+0x90>)
 80024d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024d4:	6153      	str	r3, [r2, #20]
 80024d6:	4b12      	ldr	r3, [pc, #72]	; (8002520 <HAL_UART_MspInit+0x90>)
 80024d8:	695b      	ldr	r3, [r3, #20]
 80024da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024de:	60fb      	str	r3, [r7, #12]
 80024e0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80024e2:	230c      	movs	r3, #12
 80024e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024e6:	2302      	movs	r3, #2
 80024e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ea:	2300      	movs	r3, #0
 80024ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ee:	2300      	movs	r3, #0
 80024f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80024f2:	2307      	movs	r3, #7
 80024f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024f6:	f107 0314 	add.w	r3, r7, #20
 80024fa:	4619      	mov	r1, r3
 80024fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002500:	f001 fd98 	bl	8004034 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002504:	2200      	movs	r2, #0
 8002506:	2100      	movs	r1, #0
 8002508:	2026      	movs	r0, #38	; 0x26
 800250a:	f001 fb32 	bl	8003b72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800250e:	2026      	movs	r0, #38	; 0x26
 8002510:	f001 fb4b 	bl	8003baa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002514:	bf00      	nop
 8002516:	3728      	adds	r7, #40	; 0x28
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}
 800251c:	40004400 	.word	0x40004400
 8002520:	40021000 	.word	0x40021000

08002524 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002524:	b480      	push	{r7}
 8002526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002528:	e7fe      	b.n	8002528 <NMI_Handler+0x4>

0800252a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800252a:	b480      	push	{r7}
 800252c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800252e:	e7fe      	b.n	800252e <HardFault_Handler+0x4>

08002530 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002534:	e7fe      	b.n	8002534 <MemManage_Handler+0x4>

08002536 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002536:	b480      	push	{r7}
 8002538:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800253a:	e7fe      	b.n	800253a <BusFault_Handler+0x4>

0800253c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800253c:	b480      	push	{r7}
 800253e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002540:	e7fe      	b.n	8002540 <UsageFault_Handler+0x4>

08002542 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002542:	b480      	push	{r7}
 8002544:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002546:	bf00      	nop
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr

08002550 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002550:	b480      	push	{r7}
 8002552:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002554:	bf00      	nop
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr

0800255e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800255e:	b480      	push	{r7}
 8002560:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002562:	bf00      	nop
 8002564:	46bd      	mov	sp, r7
 8002566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256a:	4770      	bx	lr

0800256c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002570:	f000 f9a8 	bl	80028c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002574:	bf00      	nop
 8002576:	bd80      	pop	{r7, pc}

08002578 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800257c:	4802      	ldr	r0, [pc, #8]	; (8002588 <DMA1_Channel1_IRQHandler+0x10>)
 800257e:	f001 fc4b 	bl	8003e18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002582:	bf00      	nop
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	20000140 	.word	0x20000140

0800258c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_6) != RESET){
 8002590:	4b64      	ldr	r3, [pc, #400]	; (8002724 <EXTI9_5_IRQHandler+0x198>)
 8002592:	695b      	ldr	r3, [r3, #20]
 8002594:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002598:	2b00      	cmp	r3, #0
 800259a:	d038      	beq.n	800260e <EXTI9_5_IRQHandler+0x82>

		if(HAL_GetTick() - ticks_pressed >= 20){
 800259c:	f000 f9a6 	bl	80028ec <HAL_GetTick>
 80025a0:	4602      	mov	r2, r0
 80025a2:	4b61      	ldr	r3, [pc, #388]	; (8002728 <EXTI9_5_IRQHandler+0x19c>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	1ad3      	subs	r3, r2, r3
 80025a8:	2b13      	cmp	r3, #19
 80025aa:	d92c      	bls.n	8002606 <EXTI9_5_IRQHandler+0x7a>
			// stable low state
			if(button_state == 1  && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == 0){
 80025ac:	4b5f      	ldr	r3, [pc, #380]	; (800272c <EXTI9_5_IRQHandler+0x1a0>)
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	2b01      	cmp	r3, #1
 80025b4:	d112      	bne.n	80025dc <EXTI9_5_IRQHandler+0x50>
 80025b6:	2140      	movs	r1, #64	; 0x40
 80025b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025bc:	f001 fec4 	bl	8004348 <HAL_GPIO_ReadPin>
 80025c0:	4603      	mov	r3, r0
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d10a      	bne.n	80025dc <EXTI9_5_IRQHandler+0x50>
				button_state =0 ; // stable low reached
 80025c6:	4b59      	ldr	r3, [pc, #356]	; (800272c <EXTI9_5_IRQHandler+0x1a0>)
 80025c8:	2200      	movs	r2, #0
 80025ca:	701a      	strb	r2, [r3, #0]
				ticks_pressed = HAL_GetTick() ;
 80025cc:	f000 f98e 	bl	80028ec <HAL_GetTick>
 80025d0:	4603      	mov	r3, r0
 80025d2:	4a55      	ldr	r2, [pc, #340]	; (8002728 <EXTI9_5_IRQHandler+0x19c>)
 80025d4:	6013      	str	r3, [r2, #0]

				middle_button_pressed = 1;
 80025d6:	4b56      	ldr	r3, [pc, #344]	; (8002730 <EXTI9_5_IRQHandler+0x1a4>)
 80025d8:	2201      	movs	r2, #1
 80025da:	701a      	strb	r2, [r3, #0]
			}

			// stable high state
			if(button_state == 0 && HAL_GPIO_ReadPin(GPIOA ,GPIO_PIN_6) == 1 ){
 80025dc:	4b53      	ldr	r3, [pc, #332]	; (800272c <EXTI9_5_IRQHandler+0x1a0>)
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d10f      	bne.n	8002606 <EXTI9_5_IRQHandler+0x7a>
 80025e6:	2140      	movs	r1, #64	; 0x40
 80025e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025ec:	f001 feac 	bl	8004348 <HAL_GPIO_ReadPin>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b01      	cmp	r3, #1
 80025f4:	d107      	bne.n	8002606 <EXTI9_5_IRQHandler+0x7a>
				ticks_pressed = HAL_GetTick() ;
 80025f6:	f000 f979 	bl	80028ec <HAL_GetTick>
 80025fa:	4603      	mov	r3, r0
 80025fc:	4a4a      	ldr	r2, [pc, #296]	; (8002728 <EXTI9_5_IRQHandler+0x19c>)
 80025fe:	6013      	str	r3, [r2, #0]
				button_state =1 ; // stable high state
 8002600:	4b4a      	ldr	r3, [pc, #296]	; (800272c <EXTI9_5_IRQHandler+0x1a0>)
 8002602:	2201      	movs	r2, #1
 8002604:	701a      	strb	r2, [r3, #0]

			}
		}
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_6) ;
 8002606:	4b47      	ldr	r3, [pc, #284]	; (8002724 <EXTI9_5_IRQHandler+0x198>)
 8002608:	2240      	movs	r2, #64	; 0x40
 800260a:	615a      	str	r2, [r3, #20]
 800260c:	e07d      	b.n	800270a <EXTI9_5_IRQHandler+0x17e>
	}
	else if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_7) != RESET){
 800260e:	4b45      	ldr	r3, [pc, #276]	; (8002724 <EXTI9_5_IRQHandler+0x198>)
 8002610:	695b      	ldr	r3, [r3, #20]
 8002612:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002616:	2b00      	cmp	r3, #0
 8002618:	d038      	beq.n	800268c <EXTI9_5_IRQHandler+0x100>

			if(HAL_GetTick() - ticks_pressed >= 20){
 800261a:	f000 f967 	bl	80028ec <HAL_GetTick>
 800261e:	4602      	mov	r2, r0
 8002620:	4b41      	ldr	r3, [pc, #260]	; (8002728 <EXTI9_5_IRQHandler+0x19c>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	2b13      	cmp	r3, #19
 8002628:	d92c      	bls.n	8002684 <EXTI9_5_IRQHandler+0xf8>
				// stable low state
				if(button_state == 1  && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == 0){
 800262a:	4b40      	ldr	r3, [pc, #256]	; (800272c <EXTI9_5_IRQHandler+0x1a0>)
 800262c:	781b      	ldrb	r3, [r3, #0]
 800262e:	b2db      	uxtb	r3, r3
 8002630:	2b01      	cmp	r3, #1
 8002632:	d112      	bne.n	800265a <EXTI9_5_IRQHandler+0xce>
 8002634:	2180      	movs	r1, #128	; 0x80
 8002636:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800263a:	f001 fe85 	bl	8004348 <HAL_GPIO_ReadPin>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d10a      	bne.n	800265a <EXTI9_5_IRQHandler+0xce>
					button_state =0 ; // stable low reached
 8002644:	4b39      	ldr	r3, [pc, #228]	; (800272c <EXTI9_5_IRQHandler+0x1a0>)
 8002646:	2200      	movs	r2, #0
 8002648:	701a      	strb	r2, [r3, #0]
					ticks_pressed = HAL_GetTick() ;
 800264a:	f000 f94f 	bl	80028ec <HAL_GetTick>
 800264e:	4603      	mov	r3, r0
 8002650:	4a35      	ldr	r2, [pc, #212]	; (8002728 <EXTI9_5_IRQHandler+0x19c>)
 8002652:	6013      	str	r3, [r2, #0]

					right_button_pressed = 1;
 8002654:	4b37      	ldr	r3, [pc, #220]	; (8002734 <EXTI9_5_IRQHandler+0x1a8>)
 8002656:	2201      	movs	r2, #1
 8002658:	701a      	strb	r2, [r3, #0]
				}

				// stable high state
				if(button_state == 0 && HAL_GPIO_ReadPin(GPIOA ,GPIO_PIN_7) == 1 ){
 800265a:	4b34      	ldr	r3, [pc, #208]	; (800272c <EXTI9_5_IRQHandler+0x1a0>)
 800265c:	781b      	ldrb	r3, [r3, #0]
 800265e:	b2db      	uxtb	r3, r3
 8002660:	2b00      	cmp	r3, #0
 8002662:	d10f      	bne.n	8002684 <EXTI9_5_IRQHandler+0xf8>
 8002664:	2180      	movs	r1, #128	; 0x80
 8002666:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800266a:	f001 fe6d 	bl	8004348 <HAL_GPIO_ReadPin>
 800266e:	4603      	mov	r3, r0
 8002670:	2b01      	cmp	r3, #1
 8002672:	d107      	bne.n	8002684 <EXTI9_5_IRQHandler+0xf8>
					ticks_pressed = HAL_GetTick() ;
 8002674:	f000 f93a 	bl	80028ec <HAL_GetTick>
 8002678:	4603      	mov	r3, r0
 800267a:	4a2b      	ldr	r2, [pc, #172]	; (8002728 <EXTI9_5_IRQHandler+0x19c>)
 800267c:	6013      	str	r3, [r2, #0]
					button_state =1 ; // stable high state
 800267e:	4b2b      	ldr	r3, [pc, #172]	; (800272c <EXTI9_5_IRQHandler+0x1a0>)
 8002680:	2201      	movs	r2, #1
 8002682:	701a      	strb	r2, [r3, #0]

				}
			}


			__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_7) ;
 8002684:	4b27      	ldr	r3, [pc, #156]	; (8002724 <EXTI9_5_IRQHandler+0x198>)
 8002686:	2280      	movs	r2, #128	; 0x80
 8002688:	615a      	str	r2, [r3, #20]
 800268a:	e03e      	b.n	800270a <EXTI9_5_IRQHandler+0x17e>
	}
	else{
		if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_8) != RESET){
 800268c:	4b25      	ldr	r3, [pc, #148]	; (8002724 <EXTI9_5_IRQHandler+0x198>)
 800268e:	695b      	ldr	r3, [r3, #20]
 8002690:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002694:	2b00      	cmp	r3, #0
 8002696:	d038      	beq.n	800270a <EXTI9_5_IRQHandler+0x17e>

				if(HAL_GetTick() - ticks_pressed >= 20){
 8002698:	f000 f928 	bl	80028ec <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	4b22      	ldr	r3, [pc, #136]	; (8002728 <EXTI9_5_IRQHandler+0x19c>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	1ad3      	subs	r3, r2, r3
 80026a4:	2b13      	cmp	r3, #19
 80026a6:	d92c      	bls.n	8002702 <EXTI9_5_IRQHandler+0x176>
					// stable low state
					if(button_state == 1  && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8) == 0){
 80026a8:	4b20      	ldr	r3, [pc, #128]	; (800272c <EXTI9_5_IRQHandler+0x1a0>)
 80026aa:	781b      	ldrb	r3, [r3, #0]
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	2b01      	cmp	r3, #1
 80026b0:	d112      	bne.n	80026d8 <EXTI9_5_IRQHandler+0x14c>
 80026b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80026b6:	4820      	ldr	r0, [pc, #128]	; (8002738 <EXTI9_5_IRQHandler+0x1ac>)
 80026b8:	f001 fe46 	bl	8004348 <HAL_GPIO_ReadPin>
 80026bc:	4603      	mov	r3, r0
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d10a      	bne.n	80026d8 <EXTI9_5_IRQHandler+0x14c>
						button_state =0 ; // stable low reached
 80026c2:	4b1a      	ldr	r3, [pc, #104]	; (800272c <EXTI9_5_IRQHandler+0x1a0>)
 80026c4:	2200      	movs	r2, #0
 80026c6:	701a      	strb	r2, [r3, #0]
						ticks_pressed = HAL_GetTick() ;
 80026c8:	f000 f910 	bl	80028ec <HAL_GetTick>
 80026cc:	4603      	mov	r3, r0
 80026ce:	4a16      	ldr	r2, [pc, #88]	; (8002728 <EXTI9_5_IRQHandler+0x19c>)
 80026d0:	6013      	str	r3, [r2, #0]

						left_button_pressed = 1;
 80026d2:	4b1a      	ldr	r3, [pc, #104]	; (800273c <EXTI9_5_IRQHandler+0x1b0>)
 80026d4:	2201      	movs	r2, #1
 80026d6:	701a      	strb	r2, [r3, #0]
					}

					// stable high state
					if(button_state == 0 && HAL_GPIO_ReadPin(GPIOB ,GPIO_PIN_8) == 1 ){
 80026d8:	4b14      	ldr	r3, [pc, #80]	; (800272c <EXTI9_5_IRQHandler+0x1a0>)
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d10f      	bne.n	8002702 <EXTI9_5_IRQHandler+0x176>
 80026e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80026e6:	4814      	ldr	r0, [pc, #80]	; (8002738 <EXTI9_5_IRQHandler+0x1ac>)
 80026e8:	f001 fe2e 	bl	8004348 <HAL_GPIO_ReadPin>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b01      	cmp	r3, #1
 80026f0:	d107      	bne.n	8002702 <EXTI9_5_IRQHandler+0x176>
						ticks_pressed = HAL_GetTick() ;
 80026f2:	f000 f8fb 	bl	80028ec <HAL_GetTick>
 80026f6:	4603      	mov	r3, r0
 80026f8:	4a0b      	ldr	r2, [pc, #44]	; (8002728 <EXTI9_5_IRQHandler+0x19c>)
 80026fa:	6013      	str	r3, [r2, #0]
						button_state =1 ; // stable high state
 80026fc:	4b0b      	ldr	r3, [pc, #44]	; (800272c <EXTI9_5_IRQHandler+0x1a0>)
 80026fe:	2201      	movs	r2, #1
 8002700:	701a      	strb	r2, [r3, #0]

					}
				}
				__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_8) ;
 8002702:	4b08      	ldr	r3, [pc, #32]	; (8002724 <EXTI9_5_IRQHandler+0x198>)
 8002704:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002708:	615a      	str	r2, [r3, #20]
			}
	}
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 800270a:	2040      	movs	r0, #64	; 0x40
 800270c:	f001 fe4c 	bl	80043a8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8002710:	2080      	movs	r0, #128	; 0x80
 8002712:	f001 fe49 	bl	80043a8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8002716:	f44f 7080 	mov.w	r0, #256	; 0x100
 800271a:	f001 fe45 	bl	80043a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800271e:	bf00      	nop
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	40010400 	.word	0x40010400
 8002728:	20002344 	.word	0x20002344
 800272c:	20000063 	.word	0x20000063
 8002730:	20002348 	.word	0x20002348
 8002734:	20002349 	.word	0x20002349
 8002738:	48000400 	.word	0x48000400
 800273c:	2000234a 	.word	0x2000234a

08002740 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002744:	4802      	ldr	r0, [pc, #8]	; (8002750 <USART2_IRQHandler+0x10>)
 8002746:	f004 fd07 	bl	8007158 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800274a:	bf00      	nop
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	20000268 	.word	0x20000268

08002754 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b086      	sub	sp, #24
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800275c:	4a14      	ldr	r2, [pc, #80]	; (80027b0 <_sbrk+0x5c>)
 800275e:	4b15      	ldr	r3, [pc, #84]	; (80027b4 <_sbrk+0x60>)
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002768:	4b13      	ldr	r3, [pc, #76]	; (80027b8 <_sbrk+0x64>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d102      	bne.n	8002776 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002770:	4b11      	ldr	r3, [pc, #68]	; (80027b8 <_sbrk+0x64>)
 8002772:	4a12      	ldr	r2, [pc, #72]	; (80027bc <_sbrk+0x68>)
 8002774:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002776:	4b10      	ldr	r3, [pc, #64]	; (80027b8 <_sbrk+0x64>)
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	4413      	add	r3, r2
 800277e:	693a      	ldr	r2, [r7, #16]
 8002780:	429a      	cmp	r2, r3
 8002782:	d207      	bcs.n	8002794 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002784:	f005 ff50 	bl	8008628 <__errno>
 8002788:	4603      	mov	r3, r0
 800278a:	220c      	movs	r2, #12
 800278c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800278e:	f04f 33ff 	mov.w	r3, #4294967295
 8002792:	e009      	b.n	80027a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002794:	4b08      	ldr	r3, [pc, #32]	; (80027b8 <_sbrk+0x64>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800279a:	4b07      	ldr	r3, [pc, #28]	; (80027b8 <_sbrk+0x64>)
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4413      	add	r3, r2
 80027a2:	4a05      	ldr	r2, [pc, #20]	; (80027b8 <_sbrk+0x64>)
 80027a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027a6:	68fb      	ldr	r3, [r7, #12]
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	3718      	adds	r7, #24
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	20010000 	.word	0x20010000
 80027b4:	00000400 	.word	0x00000400
 80027b8:	2000234c 	.word	0x2000234c
 80027bc:	20002368 	.word	0x20002368

080027c0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80027c0:	b480      	push	{r7}
 80027c2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80027c4:	4b06      	ldr	r3, [pc, #24]	; (80027e0 <SystemInit+0x20>)
 80027c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027ca:	4a05      	ldr	r2, [pc, #20]	; (80027e0 <SystemInit+0x20>)
 80027cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80027d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027d4:	bf00      	nop
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr
 80027de:	bf00      	nop
 80027e0:	e000ed00 	.word	0xe000ed00

080027e4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80027e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800281c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80027e8:	f7ff ffea 	bl	80027c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80027ec:	480c      	ldr	r0, [pc, #48]	; (8002820 <LoopForever+0x6>)
  ldr r1, =_edata
 80027ee:	490d      	ldr	r1, [pc, #52]	; (8002824 <LoopForever+0xa>)
  ldr r2, =_sidata
 80027f0:	4a0d      	ldr	r2, [pc, #52]	; (8002828 <LoopForever+0xe>)
  movs r3, #0
 80027f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027f4:	e002      	b.n	80027fc <LoopCopyDataInit>

080027f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027fa:	3304      	adds	r3, #4

080027fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002800:	d3f9      	bcc.n	80027f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002802:	4a0a      	ldr	r2, [pc, #40]	; (800282c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002804:	4c0a      	ldr	r4, [pc, #40]	; (8002830 <LoopForever+0x16>)
  movs r3, #0
 8002806:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002808:	e001      	b.n	800280e <LoopFillZerobss>

0800280a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800280a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800280c:	3204      	adds	r2, #4

0800280e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800280e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002810:	d3fb      	bcc.n	800280a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002812:	f005 ff0f 	bl	8008634 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002816:	f7fe ffad 	bl	8001774 <main>

0800281a <LoopForever>:

LoopForever:
    b LoopForever
 800281a:	e7fe      	b.n	800281a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800281c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002820:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002824:	200000d4 	.word	0x200000d4
  ldr r2, =_sidata
 8002828:	0800939c 	.word	0x0800939c
  ldr r2, =_sbss
 800282c:	200000d4 	.word	0x200000d4
  ldr r4, =_ebss
 8002830:	20002364 	.word	0x20002364

08002834 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002834:	e7fe      	b.n	8002834 <ADC1_2_IRQHandler>
	...

08002838 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800283c:	4b08      	ldr	r3, [pc, #32]	; (8002860 <HAL_Init+0x28>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a07      	ldr	r2, [pc, #28]	; (8002860 <HAL_Init+0x28>)
 8002842:	f043 0310 	orr.w	r3, r3, #16
 8002846:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002848:	2003      	movs	r0, #3
 800284a:	f001 f987 	bl	8003b5c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800284e:	2000      	movs	r0, #0
 8002850:	f000 f808 	bl	8002864 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002854:	f7ff fcac 	bl	80021b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002858:	2300      	movs	r3, #0
}
 800285a:	4618      	mov	r0, r3
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	40022000 	.word	0x40022000

08002864 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b082      	sub	sp, #8
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800286c:	4b12      	ldr	r3, [pc, #72]	; (80028b8 <HAL_InitTick+0x54>)
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	4b12      	ldr	r3, [pc, #72]	; (80028bc <HAL_InitTick+0x58>)
 8002872:	781b      	ldrb	r3, [r3, #0]
 8002874:	4619      	mov	r1, r3
 8002876:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800287a:	fbb3 f3f1 	udiv	r3, r3, r1
 800287e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002882:	4618      	mov	r0, r3
 8002884:	f001 f99f 	bl	8003bc6 <HAL_SYSTICK_Config>
 8002888:	4603      	mov	r3, r0
 800288a:	2b00      	cmp	r3, #0
 800288c:	d001      	beq.n	8002892 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	e00e      	b.n	80028b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2b0f      	cmp	r3, #15
 8002896:	d80a      	bhi.n	80028ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002898:	2200      	movs	r2, #0
 800289a:	6879      	ldr	r1, [r7, #4]
 800289c:	f04f 30ff 	mov.w	r0, #4294967295
 80028a0:	f001 f967 	bl	8003b72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80028a4:	4a06      	ldr	r2, [pc, #24]	; (80028c0 <HAL_InitTick+0x5c>)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80028aa:	2300      	movs	r3, #0
 80028ac:	e000      	b.n	80028b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3708      	adds	r7, #8
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	20000064 	.word	0x20000064
 80028bc:	2000006c 	.word	0x2000006c
 80028c0:	20000068 	.word	0x20000068

080028c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028c4:	b480      	push	{r7}
 80028c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028c8:	4b06      	ldr	r3, [pc, #24]	; (80028e4 <HAL_IncTick+0x20>)
 80028ca:	781b      	ldrb	r3, [r3, #0]
 80028cc:	461a      	mov	r2, r3
 80028ce:	4b06      	ldr	r3, [pc, #24]	; (80028e8 <HAL_IncTick+0x24>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4413      	add	r3, r2
 80028d4:	4a04      	ldr	r2, [pc, #16]	; (80028e8 <HAL_IncTick+0x24>)
 80028d6:	6013      	str	r3, [r2, #0]
}
 80028d8:	bf00      	nop
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop
 80028e4:	2000006c 	.word	0x2000006c
 80028e8:	20002350 	.word	0x20002350

080028ec <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028ec:	b480      	push	{r7}
 80028ee:	af00      	add	r7, sp, #0
  return uwTick;  
 80028f0:	4b03      	ldr	r3, [pc, #12]	; (8002900 <HAL_GetTick+0x14>)
 80028f2:	681b      	ldr	r3, [r3, #0]
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr
 80028fe:	bf00      	nop
 8002900:	20002350 	.word	0x20002350

08002904 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b084      	sub	sp, #16
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800290c:	f7ff ffee 	bl	80028ec <HAL_GetTick>
 8002910:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	f1b3 3fff 	cmp.w	r3, #4294967295
 800291c:	d005      	beq.n	800292a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800291e:	4b0a      	ldr	r3, [pc, #40]	; (8002948 <HAL_Delay+0x44>)
 8002920:	781b      	ldrb	r3, [r3, #0]
 8002922:	461a      	mov	r2, r3
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	4413      	add	r3, r2
 8002928:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800292a:	bf00      	nop
 800292c:	f7ff ffde 	bl	80028ec <HAL_GetTick>
 8002930:	4602      	mov	r2, r0
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	1ad3      	subs	r3, r2, r3
 8002936:	68fa      	ldr	r2, [r7, #12]
 8002938:	429a      	cmp	r2, r3
 800293a:	d8f7      	bhi.n	800292c <HAL_Delay+0x28>
  {
  }
}
 800293c:	bf00      	nop
 800293e:	bf00      	nop
 8002940:	3710      	adds	r7, #16
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	2000006c 	.word	0x2000006c

0800294c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002954:	bf00      	nop
 8002956:	370c      	adds	r7, #12
 8002958:	46bd      	mov	sp, r7
 800295a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295e:	4770      	bx	lr

08002960 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002960:	b480      	push	{r7}
 8002962:	b083      	sub	sp, #12
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002968:	bf00      	nop
 800296a:	370c      	adds	r7, #12
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr

08002974 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b09a      	sub	sp, #104	; 0x68
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800297c:	2300      	movs	r3, #0
 800297e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8002982:	2300      	movs	r3, #0
 8002984:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8002986:	2300      	movs	r3, #0
 8002988:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d101      	bne.n	8002994 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	e1e3      	b.n	8002d5c <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	691b      	ldr	r3, [r3, #16]
 8002998:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800299e:	f003 0310 	and.w	r3, r3, #16
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d176      	bne.n	8002a94 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d152      	bne.n	8002a54 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2200      	movs	r2, #0
 80029b8:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2200      	movs	r2, #0
 80029be:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2200      	movs	r2, #0
 80029c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	f7ff fc15 	bl	80021f8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d13b      	bne.n	8002a54 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	f000 ff87 	bl	80038f0 <ADC_Disable>
 80029e2:	4603      	mov	r3, r0
 80029e4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ec:	f003 0310 	and.w	r3, r3, #16
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d12f      	bne.n	8002a54 <HAL_ADC_Init+0xe0>
 80029f4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d12b      	bne.n	8002a54 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a00:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002a04:	f023 0302 	bic.w	r3, r3, #2
 8002a08:	f043 0202 	orr.w	r2, r3, #2
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	689a      	ldr	r2, [r3, #8]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002a1e:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	689a      	ldr	r2, [r3, #8]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002a2e:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002a30:	4b92      	ldr	r3, [pc, #584]	; (8002c7c <HAL_ADC_Init+0x308>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a92      	ldr	r2, [pc, #584]	; (8002c80 <HAL_ADC_Init+0x30c>)
 8002a36:	fba2 2303 	umull	r2, r3, r2, r3
 8002a3a:	0c9a      	lsrs	r2, r3, #18
 8002a3c:	4613      	mov	r3, r2
 8002a3e:	009b      	lsls	r3, r3, #2
 8002a40:	4413      	add	r3, r2
 8002a42:	005b      	lsls	r3, r3, #1
 8002a44:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002a46:	e002      	b.n	8002a4e <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	3b01      	subs	r3, #1
 8002a4c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d1f9      	bne.n	8002a48 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d007      	beq.n	8002a72 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002a6c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002a70:	d110      	bne.n	8002a94 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a76:	f023 0312 	bic.w	r3, r3, #18
 8002a7a:	f043 0210 	orr.w	r2, r3, #16
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a86:	f043 0201 	orr.w	r2, r3, #1
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a98:	f003 0310 	and.w	r3, r3, #16
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	f040 8150 	bne.w	8002d42 <HAL_ADC_Init+0x3ce>
 8002aa2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	f040 814b 	bne.w	8002d42 <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	689b      	ldr	r3, [r3, #8]
 8002ab2:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	f040 8143 	bne.w	8002d42 <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002ac4:	f043 0202 	orr.w	r2, r3, #2
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ad4:	d004      	beq.n	8002ae0 <HAL_ADC_Init+0x16c>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a6a      	ldr	r2, [pc, #424]	; (8002c84 <HAL_ADC_Init+0x310>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d101      	bne.n	8002ae4 <HAL_ADC_Init+0x170>
 8002ae0:	4b69      	ldr	r3, [pc, #420]	; (8002c88 <HAL_ADC_Init+0x314>)
 8002ae2:	e000      	b.n	8002ae6 <HAL_ADC_Init+0x172>
 8002ae4:	4b69      	ldr	r3, [pc, #420]	; (8002c8c <HAL_ADC_Init+0x318>)
 8002ae6:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002af0:	d102      	bne.n	8002af8 <HAL_ADC_Init+0x184>
 8002af2:	4b64      	ldr	r3, [pc, #400]	; (8002c84 <HAL_ADC_Init+0x310>)
 8002af4:	60fb      	str	r3, [r7, #12]
 8002af6:	e01a      	b.n	8002b2e <HAL_ADC_Init+0x1ba>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a61      	ldr	r2, [pc, #388]	; (8002c84 <HAL_ADC_Init+0x310>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d103      	bne.n	8002b0a <HAL_ADC_Init+0x196>
 8002b02:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002b06:	60fb      	str	r3, [r7, #12]
 8002b08:	e011      	b.n	8002b2e <HAL_ADC_Init+0x1ba>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a60      	ldr	r2, [pc, #384]	; (8002c90 <HAL_ADC_Init+0x31c>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d102      	bne.n	8002b1a <HAL_ADC_Init+0x1a6>
 8002b14:	4b5f      	ldr	r3, [pc, #380]	; (8002c94 <HAL_ADC_Init+0x320>)
 8002b16:	60fb      	str	r3, [r7, #12]
 8002b18:	e009      	b.n	8002b2e <HAL_ADC_Init+0x1ba>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a5d      	ldr	r2, [pc, #372]	; (8002c94 <HAL_ADC_Init+0x320>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d102      	bne.n	8002b2a <HAL_ADC_Init+0x1b6>
 8002b24:	4b5a      	ldr	r3, [pc, #360]	; (8002c90 <HAL_ADC_Init+0x31c>)
 8002b26:	60fb      	str	r3, [r7, #12]
 8002b28:	e001      	b.n	8002b2e <HAL_ADC_Init+0x1ba>
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	f003 0303 	and.w	r3, r3, #3
 8002b38:	2b01      	cmp	r3, #1
 8002b3a:	d108      	bne.n	8002b4e <HAL_ADC_Init+0x1da>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 0301 	and.w	r3, r3, #1
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d101      	bne.n	8002b4e <HAL_ADC_Init+0x1da>
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e000      	b.n	8002b50 <HAL_ADC_Init+0x1dc>
 8002b4e:	2300      	movs	r3, #0
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d11c      	bne.n	8002b8e <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002b54:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d010      	beq.n	8002b7c <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	f003 0303 	and.w	r3, r3, #3
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d107      	bne.n	8002b76 <HAL_ADC_Init+0x202>
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f003 0301 	and.w	r3, r3, #1
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d101      	bne.n	8002b76 <HAL_ADC_Init+0x202>
 8002b72:	2301      	movs	r3, #1
 8002b74:	e000      	b.n	8002b78 <HAL_ADC_Init+0x204>
 8002b76:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d108      	bne.n	8002b8e <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002b7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	431a      	orrs	r2, r3
 8002b8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002b8c:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	7e5b      	ldrb	r3, [r3, #25]
 8002b92:	035b      	lsls	r3, r3, #13
 8002b94:	687a      	ldr	r2, [r7, #4]
 8002b96:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002b98:	2a01      	cmp	r2, #1
 8002b9a:	d002      	beq.n	8002ba2 <HAL_ADC_Init+0x22e>
 8002b9c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002ba0:	e000      	b.n	8002ba4 <HAL_ADC_Init+0x230>
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	431a      	orrs	r2, r3
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	68db      	ldr	r3, [r3, #12]
 8002baa:	431a      	orrs	r2, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bbe:	2b01      	cmp	r3, #1
 8002bc0:	d11b      	bne.n	8002bfa <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	7e5b      	ldrb	r3, [r3, #25]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d109      	bne.n	8002bde <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bce:	3b01      	subs	r3, #1
 8002bd0:	045a      	lsls	r2, r3, #17
 8002bd2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bda:	663b      	str	r3, [r7, #96]	; 0x60
 8002bdc:	e00d      	b.n	8002bfa <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8002be6:	f043 0220 	orr.w	r2, r3, #32
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bf2:	f043 0201 	orr.w	r2, r3, #1
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d054      	beq.n	8002cac <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4a22      	ldr	r2, [pc, #136]	; (8002c90 <HAL_ADC_Init+0x31c>)
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d004      	beq.n	8002c16 <HAL_ADC_Init+0x2a2>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a20      	ldr	r2, [pc, #128]	; (8002c94 <HAL_ADC_Init+0x320>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d140      	bne.n	8002c98 <HAL_ADC_Init+0x324>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c1a:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8002c1e:	d02a      	beq.n	8002c76 <HAL_ADC_Init+0x302>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c28:	d022      	beq.n	8002c70 <HAL_ADC_Init+0x2fc>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c2e:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8002c32:	d01a      	beq.n	8002c6a <HAL_ADC_Init+0x2f6>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c38:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 8002c3c:	d012      	beq.n	8002c64 <HAL_ADC_Init+0x2f0>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c42:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 8002c46:	d00a      	beq.n	8002c5e <HAL_ADC_Init+0x2ea>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c4c:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8002c50:	d002      	beq.n	8002c58 <HAL_ADC_Init+0x2e4>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c56:	e023      	b.n	8002ca0 <HAL_ADC_Init+0x32c>
 8002c58:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002c5c:	e020      	b.n	8002ca0 <HAL_ADC_Init+0x32c>
 8002c5e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8002c62:	e01d      	b.n	8002ca0 <HAL_ADC_Init+0x32c>
 8002c64:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002c68:	e01a      	b.n	8002ca0 <HAL_ADC_Init+0x32c>
 8002c6a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c6e:	e017      	b.n	8002ca0 <HAL_ADC_Init+0x32c>
 8002c70:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8002c74:	e014      	b.n	8002ca0 <HAL_ADC_Init+0x32c>
 8002c76:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8002c7a:	e011      	b.n	8002ca0 <HAL_ADC_Init+0x32c>
 8002c7c:	20000064 	.word	0x20000064
 8002c80:	431bde83 	.word	0x431bde83
 8002c84:	50000100 	.word	0x50000100
 8002c88:	50000300 	.word	0x50000300
 8002c8c:	50000700 	.word	0x50000700
 8002c90:	50000400 	.word	0x50000400
 8002c94:	50000500 	.word	0x50000500
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c9c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002ca0:	687a      	ldr	r2, [r7, #4]
 8002ca2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002ca8:	4313      	orrs	r3, r2
 8002caa:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	f003 030c 	and.w	r3, r3, #12
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d114      	bne.n	8002ce4 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	68db      	ldr	r3, [r3, #12]
 8002cc0:	687a      	ldr	r2, [r7, #4]
 8002cc2:	6812      	ldr	r2, [r2, #0]
 8002cc4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002cc8:	f023 0302 	bic.w	r3, r3, #2
 8002ccc:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	7e1b      	ldrb	r3, [r3, #24]
 8002cd2:	039a      	lsls	r2, r3, #14
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002cda:	005b      	lsls	r3, r3, #1
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	68da      	ldr	r2, [r3, #12]
 8002cea:	4b1e      	ldr	r3, [pc, #120]	; (8002d64 <HAL_ADC_Init+0x3f0>)
 8002cec:	4013      	ands	r3, r2
 8002cee:	687a      	ldr	r2, [r7, #4]
 8002cf0:	6812      	ldr	r2, [r2, #0]
 8002cf2:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002cf4:	430b      	orrs	r3, r1
 8002cf6:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	691b      	ldr	r3, [r3, #16]
 8002cfc:	2b01      	cmp	r3, #1
 8002cfe:	d10c      	bne.n	8002d1a <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d06:	f023 010f 	bic.w	r1, r3, #15
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	69db      	ldr	r3, [r3, #28]
 8002d0e:	1e5a      	subs	r2, r3, #1
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	430a      	orrs	r2, r1
 8002d16:	631a      	str	r2, [r3, #48]	; 0x30
 8002d18:	e007      	b.n	8002d2a <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f022 020f 	bic.w	r2, r2, #15
 8002d28:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d34:	f023 0303 	bic.w	r3, r3, #3
 8002d38:	f043 0201 	orr.w	r2, r3, #1
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	641a      	str	r2, [r3, #64]	; 0x40
 8002d40:	e00a      	b.n	8002d58 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d46:	f023 0312 	bic.w	r3, r3, #18
 8002d4a:	f043 0210 	orr.w	r2, r3, #16
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002d52:	2301      	movs	r3, #1
 8002d54:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8002d58:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	3768      	adds	r7, #104	; 0x68
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}
 8002d64:	fff0c007 	.word	0xfff0c007

08002d68 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b086      	sub	sp, #24
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	60f8      	str	r0, [r7, #12]
 8002d70:	60b9      	str	r1, [r7, #8]
 8002d72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d74:	2300      	movs	r3, #0
 8002d76:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	f003 0304 	and.w	r3, r3, #4
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	f040 80f7 	bne.w	8002f76 <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d101      	bne.n	8002d96 <HAL_ADC_Start_DMA+0x2e>
 8002d92:	2302      	movs	r3, #2
 8002d94:	e0f2      	b.n	8002f7c <HAL_ADC_Start_DMA+0x214>
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2201      	movs	r2, #1
 8002d9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002da6:	d004      	beq.n	8002db2 <HAL_ADC_Start_DMA+0x4a>
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a75      	ldr	r2, [pc, #468]	; (8002f84 <HAL_ADC_Start_DMA+0x21c>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d109      	bne.n	8002dc6 <HAL_ADC_Start_DMA+0x5e>
 8002db2:	4b75      	ldr	r3, [pc, #468]	; (8002f88 <HAL_ADC_Start_DMA+0x220>)
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	f003 031f 	and.w	r3, r3, #31
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	bf0c      	ite	eq
 8002dbe:	2301      	moveq	r3, #1
 8002dc0:	2300      	movne	r3, #0
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	e008      	b.n	8002dd8 <HAL_ADC_Start_DMA+0x70>
 8002dc6:	4b71      	ldr	r3, [pc, #452]	; (8002f8c <HAL_ADC_Start_DMA+0x224>)
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	f003 031f 	and.w	r3, r3, #31
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	bf0c      	ite	eq
 8002dd2:	2301      	moveq	r3, #1
 8002dd4:	2300      	movne	r3, #0
 8002dd6:	b2db      	uxtb	r3, r3
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	f000 80c5 	beq.w	8002f68 <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002dde:	68f8      	ldr	r0, [r7, #12]
 8002de0:	f000 fd22 	bl	8003828 <ADC_Enable>
 8002de4:	4603      	mov	r3, r0
 8002de6:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002de8:	7dfb      	ldrb	r3, [r7, #23]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	f040 80b7 	bne.w	8002f5e <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002df8:	f023 0301 	bic.w	r3, r3, #1
 8002dfc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e0c:	d004      	beq.n	8002e18 <HAL_ADC_Start_DMA+0xb0>
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a5c      	ldr	r2, [pc, #368]	; (8002f84 <HAL_ADC_Start_DMA+0x21c>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d106      	bne.n	8002e26 <HAL_ADC_Start_DMA+0xbe>
 8002e18:	4b5b      	ldr	r3, [pc, #364]	; (8002f88 <HAL_ADC_Start_DMA+0x220>)
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	f003 031f 	and.w	r3, r3, #31
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d010      	beq.n	8002e46 <HAL_ADC_Start_DMA+0xde>
 8002e24:	e005      	b.n	8002e32 <HAL_ADC_Start_DMA+0xca>
 8002e26:	4b59      	ldr	r3, [pc, #356]	; (8002f8c <HAL_ADC_Start_DMA+0x224>)
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	f003 031f 	and.w	r3, r3, #31
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d009      	beq.n	8002e46 <HAL_ADC_Start_DMA+0xde>
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e3a:	d004      	beq.n	8002e46 <HAL_ADC_Start_DMA+0xde>
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a53      	ldr	r2, [pc, #332]	; (8002f90 <HAL_ADC_Start_DMA+0x228>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d115      	bne.n	8002e72 <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e4a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	68db      	ldr	r3, [r3, #12]
 8002e58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d036      	beq.n	8002ece <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e64:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002e68:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002e70:	e02d      	b.n	8002ece <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e76:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e86:	d004      	beq.n	8002e92 <HAL_ADC_Start_DMA+0x12a>
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a3d      	ldr	r2, [pc, #244]	; (8002f84 <HAL_ADC_Start_DMA+0x21c>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d10a      	bne.n	8002ea8 <HAL_ADC_Start_DMA+0x140>
 8002e92:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002e96:	68db      	ldr	r3, [r3, #12]
 8002e98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	bf14      	ite	ne
 8002ea0:	2301      	movne	r3, #1
 8002ea2:	2300      	moveq	r3, #0
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	e008      	b.n	8002eba <HAL_ADC_Start_DMA+0x152>
 8002ea8:	4b39      	ldr	r3, [pc, #228]	; (8002f90 <HAL_ADC_Start_DMA+0x228>)
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	bf14      	ite	ne
 8002eb4:	2301      	movne	r3, #1
 8002eb6:	2300      	moveq	r3, #0
 8002eb8:	b2db      	uxtb	r3, r3
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d007      	beq.n	8002ece <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002ec6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ed6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002eda:	d106      	bne.n	8002eea <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ee0:	f023 0206 	bic.w	r2, r3, #6
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	645a      	str	r2, [r3, #68]	; 0x44
 8002ee8:	e002      	b.n	8002ef0 <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	2200      	movs	r2, #0
 8002eee:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002efc:	4a25      	ldr	r2, [pc, #148]	; (8002f94 <HAL_ADC_Start_DMA+0x22c>)
 8002efe:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f04:	4a24      	ldr	r2, [pc, #144]	; (8002f98 <HAL_ADC_Start_DMA+0x230>)
 8002f06:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f0c:	4a23      	ldr	r2, [pc, #140]	; (8002f9c <HAL_ADC_Start_DMA+0x234>)
 8002f0e:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	221c      	movs	r2, #28
 8002f16:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	685a      	ldr	r2, [r3, #4]
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f042 0210 	orr.w	r2, r2, #16
 8002f26:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	68da      	ldr	r2, [r3, #12]
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f042 0201 	orr.w	r2, r2, #1
 8002f36:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	3340      	adds	r3, #64	; 0x40
 8002f42:	4619      	mov	r1, r3
 8002f44:	68ba      	ldr	r2, [r7, #8]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	f000 fe90 	bl	8003c6c <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	689a      	ldr	r2, [r3, #8]
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f042 0204 	orr.w	r2, r2, #4
 8002f5a:	609a      	str	r2, [r3, #8]
 8002f5c:	e00d      	b.n	8002f7a <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2200      	movs	r2, #0
 8002f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002f66:	e008      	b.n	8002f7a <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002f74:	e001      	b.n	8002f7a <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002f76:	2302      	movs	r3, #2
 8002f78:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002f7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3718      	adds	r7, #24
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}
 8002f84:	50000100 	.word	0x50000100
 8002f88:	50000300 	.word	0x50000300
 8002f8c:	50000700 	.word	0x50000700
 8002f90:	50000400 	.word	0x50000400
 8002f94:	0800375d 	.word	0x0800375d
 8002f98:	080037d7 	.word	0x080037d7
 8002f9c:	080037f3 	.word	0x080037f3

08002fa0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b09b      	sub	sp, #108	; 0x6c
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
 8002fa8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002faa:	2300      	movs	r3, #0
 8002fac:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d101      	bne.n	8002fc2 <HAL_ADC_ConfigChannel+0x22>
 8002fbe:	2302      	movs	r3, #2
 8002fc0:	e2ca      	b.n	8003558 <HAL_ADC_ConfigChannel+0x5b8>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	f003 0304 	and.w	r3, r3, #4
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	f040 82ae 	bne.w	8003536 <HAL_ADC_ConfigChannel+0x596>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	2b04      	cmp	r3, #4
 8002fe0:	d81c      	bhi.n	800301c <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	685a      	ldr	r2, [r3, #4]
 8002fec:	4613      	mov	r3, r2
 8002fee:	005b      	lsls	r3, r3, #1
 8002ff0:	4413      	add	r3, r2
 8002ff2:	005b      	lsls	r3, r3, #1
 8002ff4:	461a      	mov	r2, r3
 8002ff6:	231f      	movs	r3, #31
 8002ff8:	4093      	lsls	r3, r2
 8002ffa:	43db      	mvns	r3, r3
 8002ffc:	4019      	ands	r1, r3
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	6818      	ldr	r0, [r3, #0]
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	685a      	ldr	r2, [r3, #4]
 8003006:	4613      	mov	r3, r2
 8003008:	005b      	lsls	r3, r3, #1
 800300a:	4413      	add	r3, r2
 800300c:	005b      	lsls	r3, r3, #1
 800300e:	fa00 f203 	lsl.w	r2, r0, r3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	430a      	orrs	r2, r1
 8003018:	631a      	str	r2, [r3, #48]	; 0x30
 800301a:	e063      	b.n	80030e4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	2b09      	cmp	r3, #9
 8003022:	d81e      	bhi.n	8003062 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	685a      	ldr	r2, [r3, #4]
 800302e:	4613      	mov	r3, r2
 8003030:	005b      	lsls	r3, r3, #1
 8003032:	4413      	add	r3, r2
 8003034:	005b      	lsls	r3, r3, #1
 8003036:	3b1e      	subs	r3, #30
 8003038:	221f      	movs	r2, #31
 800303a:	fa02 f303 	lsl.w	r3, r2, r3
 800303e:	43db      	mvns	r3, r3
 8003040:	4019      	ands	r1, r3
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	6818      	ldr	r0, [r3, #0]
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	685a      	ldr	r2, [r3, #4]
 800304a:	4613      	mov	r3, r2
 800304c:	005b      	lsls	r3, r3, #1
 800304e:	4413      	add	r3, r2
 8003050:	005b      	lsls	r3, r3, #1
 8003052:	3b1e      	subs	r3, #30
 8003054:	fa00 f203 	lsl.w	r2, r0, r3
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	430a      	orrs	r2, r1
 800305e:	635a      	str	r2, [r3, #52]	; 0x34
 8003060:	e040      	b.n	80030e4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	2b0e      	cmp	r3, #14
 8003068:	d81e      	bhi.n	80030a8 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	685a      	ldr	r2, [r3, #4]
 8003074:	4613      	mov	r3, r2
 8003076:	005b      	lsls	r3, r3, #1
 8003078:	4413      	add	r3, r2
 800307a:	005b      	lsls	r3, r3, #1
 800307c:	3b3c      	subs	r3, #60	; 0x3c
 800307e:	221f      	movs	r2, #31
 8003080:	fa02 f303 	lsl.w	r3, r2, r3
 8003084:	43db      	mvns	r3, r3
 8003086:	4019      	ands	r1, r3
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	6818      	ldr	r0, [r3, #0]
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	685a      	ldr	r2, [r3, #4]
 8003090:	4613      	mov	r3, r2
 8003092:	005b      	lsls	r3, r3, #1
 8003094:	4413      	add	r3, r2
 8003096:	005b      	lsls	r3, r3, #1
 8003098:	3b3c      	subs	r3, #60	; 0x3c
 800309a:	fa00 f203 	lsl.w	r2, r0, r3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	430a      	orrs	r2, r1
 80030a4:	639a      	str	r2, [r3, #56]	; 0x38
 80030a6:	e01d      	b.n	80030e4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	685a      	ldr	r2, [r3, #4]
 80030b2:	4613      	mov	r3, r2
 80030b4:	005b      	lsls	r3, r3, #1
 80030b6:	4413      	add	r3, r2
 80030b8:	005b      	lsls	r3, r3, #1
 80030ba:	3b5a      	subs	r3, #90	; 0x5a
 80030bc:	221f      	movs	r2, #31
 80030be:	fa02 f303 	lsl.w	r3, r2, r3
 80030c2:	43db      	mvns	r3, r3
 80030c4:	4019      	ands	r1, r3
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	6818      	ldr	r0, [r3, #0]
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	685a      	ldr	r2, [r3, #4]
 80030ce:	4613      	mov	r3, r2
 80030d0:	005b      	lsls	r3, r3, #1
 80030d2:	4413      	add	r3, r2
 80030d4:	005b      	lsls	r3, r3, #1
 80030d6:	3b5a      	subs	r3, #90	; 0x5a
 80030d8:	fa00 f203 	lsl.w	r2, r0, r3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	430a      	orrs	r2, r1
 80030e2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	f003 030c 	and.w	r3, r3, #12
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	f040 80e5 	bne.w	80032be <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	2b09      	cmp	r3, #9
 80030fa:	d91c      	bls.n	8003136 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	6999      	ldr	r1, [r3, #24]
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	4613      	mov	r3, r2
 8003108:	005b      	lsls	r3, r3, #1
 800310a:	4413      	add	r3, r2
 800310c:	3b1e      	subs	r3, #30
 800310e:	2207      	movs	r2, #7
 8003110:	fa02 f303 	lsl.w	r3, r2, r3
 8003114:	43db      	mvns	r3, r3
 8003116:	4019      	ands	r1, r3
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	6898      	ldr	r0, [r3, #8]
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	4613      	mov	r3, r2
 8003122:	005b      	lsls	r3, r3, #1
 8003124:	4413      	add	r3, r2
 8003126:	3b1e      	subs	r3, #30
 8003128:	fa00 f203 	lsl.w	r2, r0, r3
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	430a      	orrs	r2, r1
 8003132:	619a      	str	r2, [r3, #24]
 8003134:	e019      	b.n	800316a <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	6959      	ldr	r1, [r3, #20]
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	4613      	mov	r3, r2
 8003142:	005b      	lsls	r3, r3, #1
 8003144:	4413      	add	r3, r2
 8003146:	2207      	movs	r2, #7
 8003148:	fa02 f303 	lsl.w	r3, r2, r3
 800314c:	43db      	mvns	r3, r3
 800314e:	4019      	ands	r1, r3
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	6898      	ldr	r0, [r3, #8]
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	4613      	mov	r3, r2
 800315a:	005b      	lsls	r3, r3, #1
 800315c:	4413      	add	r3, r2
 800315e:	fa00 f203 	lsl.w	r2, r0, r3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	430a      	orrs	r2, r1
 8003168:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	695a      	ldr	r2, [r3, #20]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	08db      	lsrs	r3, r3, #3
 8003176:	f003 0303 	and.w	r3, r3, #3
 800317a:	005b      	lsls	r3, r3, #1
 800317c:	fa02 f303 	lsl.w	r3, r2, r3
 8003180:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	691b      	ldr	r3, [r3, #16]
 8003186:	3b01      	subs	r3, #1
 8003188:	2b03      	cmp	r3, #3
 800318a:	d84f      	bhi.n	800322c <HAL_ADC_ConfigChannel+0x28c>
 800318c:	a201      	add	r2, pc, #4	; (adr r2, 8003194 <HAL_ADC_ConfigChannel+0x1f4>)
 800318e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003192:	bf00      	nop
 8003194:	080031a5 	.word	0x080031a5
 8003198:	080031c7 	.word	0x080031c7
 800319c:	080031e9 	.word	0x080031e9
 80031a0:	0800320b 	.word	0x0800320b
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80031aa:	4b9a      	ldr	r3, [pc, #616]	; (8003414 <HAL_ADC_ConfigChannel+0x474>)
 80031ac:	4013      	ands	r3, r2
 80031ae:	683a      	ldr	r2, [r7, #0]
 80031b0:	6812      	ldr	r2, [r2, #0]
 80031b2:	0691      	lsls	r1, r2, #26
 80031b4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80031b6:	430a      	orrs	r2, r1
 80031b8:	431a      	orrs	r2, r3
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80031c2:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80031c4:	e07e      	b.n	80032c4 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80031cc:	4b91      	ldr	r3, [pc, #580]	; (8003414 <HAL_ADC_ConfigChannel+0x474>)
 80031ce:	4013      	ands	r3, r2
 80031d0:	683a      	ldr	r2, [r7, #0]
 80031d2:	6812      	ldr	r2, [r2, #0]
 80031d4:	0691      	lsls	r1, r2, #26
 80031d6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80031d8:	430a      	orrs	r2, r1
 80031da:	431a      	orrs	r2, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80031e4:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80031e6:	e06d      	b.n	80032c4 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80031ee:	4b89      	ldr	r3, [pc, #548]	; (8003414 <HAL_ADC_ConfigChannel+0x474>)
 80031f0:	4013      	ands	r3, r2
 80031f2:	683a      	ldr	r2, [r7, #0]
 80031f4:	6812      	ldr	r2, [r2, #0]
 80031f6:	0691      	lsls	r1, r2, #26
 80031f8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80031fa:	430a      	orrs	r2, r1
 80031fc:	431a      	orrs	r2, r3
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003206:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003208:	e05c      	b.n	80032c4 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003210:	4b80      	ldr	r3, [pc, #512]	; (8003414 <HAL_ADC_ConfigChannel+0x474>)
 8003212:	4013      	ands	r3, r2
 8003214:	683a      	ldr	r2, [r7, #0]
 8003216:	6812      	ldr	r2, [r2, #0]
 8003218:	0691      	lsls	r1, r2, #26
 800321a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800321c:	430a      	orrs	r2, r1
 800321e:	431a      	orrs	r2, r3
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003228:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800322a:	e04b      	b.n	80032c4 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003232:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	069b      	lsls	r3, r3, #26
 800323c:	429a      	cmp	r2, r3
 800323e:	d107      	bne.n	8003250 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800324e:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003256:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	069b      	lsls	r3, r3, #26
 8003260:	429a      	cmp	r2, r3
 8003262:	d107      	bne.n	8003274 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003272:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800327a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	069b      	lsls	r3, r3, #26
 8003284:	429a      	cmp	r2, r3
 8003286:	d107      	bne.n	8003298 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003296:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800329e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	069b      	lsls	r3, r3, #26
 80032a8:	429a      	cmp	r2, r3
 80032aa:	d10a      	bne.n	80032c2 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80032ba:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80032bc:	e001      	b.n	80032c2 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 80032be:	bf00      	nop
 80032c0:	e000      	b.n	80032c4 <HAL_ADC_ConfigChannel+0x324>
      break;
 80032c2:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	f003 0303 	and.w	r3, r3, #3
 80032ce:	2b01      	cmp	r3, #1
 80032d0:	d108      	bne.n	80032e4 <HAL_ADC_ConfigChannel+0x344>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 0301 	and.w	r3, r3, #1
 80032dc:	2b01      	cmp	r3, #1
 80032de:	d101      	bne.n	80032e4 <HAL_ADC_ConfigChannel+0x344>
 80032e0:	2301      	movs	r3, #1
 80032e2:	e000      	b.n	80032e6 <HAL_ADC_ConfigChannel+0x346>
 80032e4:	2300      	movs	r3, #0
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	f040 8130 	bne.w	800354c <HAL_ADC_ConfigChannel+0x5ac>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	68db      	ldr	r3, [r3, #12]
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d00f      	beq.n	8003314 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	2201      	movs	r2, #1
 8003302:	fa02 f303 	lsl.w	r3, r2, r3
 8003306:	43da      	mvns	r2, r3
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	400a      	ands	r2, r1
 800330e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8003312:	e049      	b.n	80033a8 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	2201      	movs	r2, #1
 8003322:	409a      	lsls	r2, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	430a      	orrs	r2, r1
 800332a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	2b09      	cmp	r3, #9
 8003334:	d91c      	bls.n	8003370 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	6999      	ldr	r1, [r3, #24]
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	4613      	mov	r3, r2
 8003342:	005b      	lsls	r3, r3, #1
 8003344:	4413      	add	r3, r2
 8003346:	3b1b      	subs	r3, #27
 8003348:	2207      	movs	r2, #7
 800334a:	fa02 f303 	lsl.w	r3, r2, r3
 800334e:	43db      	mvns	r3, r3
 8003350:	4019      	ands	r1, r3
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	6898      	ldr	r0, [r3, #8]
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	4613      	mov	r3, r2
 800335c:	005b      	lsls	r3, r3, #1
 800335e:	4413      	add	r3, r2
 8003360:	3b1b      	subs	r3, #27
 8003362:	fa00 f203 	lsl.w	r2, r0, r3
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	430a      	orrs	r2, r1
 800336c:	619a      	str	r2, [r3, #24]
 800336e:	e01b      	b.n	80033a8 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	6959      	ldr	r1, [r3, #20]
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	1c5a      	adds	r2, r3, #1
 800337c:	4613      	mov	r3, r2
 800337e:	005b      	lsls	r3, r3, #1
 8003380:	4413      	add	r3, r2
 8003382:	2207      	movs	r2, #7
 8003384:	fa02 f303 	lsl.w	r3, r2, r3
 8003388:	43db      	mvns	r3, r3
 800338a:	4019      	ands	r1, r3
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	6898      	ldr	r0, [r3, #8]
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	1c5a      	adds	r2, r3, #1
 8003396:	4613      	mov	r3, r2
 8003398:	005b      	lsls	r3, r3, #1
 800339a:	4413      	add	r3, r2
 800339c:	fa00 f203 	lsl.w	r2, r0, r3
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	430a      	orrs	r2, r1
 80033a6:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80033b0:	d004      	beq.n	80033bc <HAL_ADC_ConfigChannel+0x41c>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a18      	ldr	r2, [pc, #96]	; (8003418 <HAL_ADC_ConfigChannel+0x478>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d101      	bne.n	80033c0 <HAL_ADC_ConfigChannel+0x420>
 80033bc:	4b17      	ldr	r3, [pc, #92]	; (800341c <HAL_ADC_ConfigChannel+0x47c>)
 80033be:	e000      	b.n	80033c2 <HAL_ADC_ConfigChannel+0x422>
 80033c0:	4b17      	ldr	r3, [pc, #92]	; (8003420 <HAL_ADC_ConfigChannel+0x480>)
 80033c2:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	2b10      	cmp	r3, #16
 80033ca:	d105      	bne.n	80033d8 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80033cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d015      	beq.n	8003404 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80033dc:	2b11      	cmp	r3, #17
 80033de:	d105      	bne.n	80033ec <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80033e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d00b      	beq.n	8003404 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80033f0:	2b12      	cmp	r3, #18
 80033f2:	f040 80ab 	bne.w	800354c <HAL_ADC_ConfigChannel+0x5ac>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80033f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80033f8:	689b      	ldr	r3, [r3, #8]
 80033fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80033fe:	2b00      	cmp	r3, #0
 8003400:	f040 80a4 	bne.w	800354c <HAL_ADC_ConfigChannel+0x5ac>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800340c:	d10a      	bne.n	8003424 <HAL_ADC_ConfigChannel+0x484>
 800340e:	4b02      	ldr	r3, [pc, #8]	; (8003418 <HAL_ADC_ConfigChannel+0x478>)
 8003410:	60fb      	str	r3, [r7, #12]
 8003412:	e022      	b.n	800345a <HAL_ADC_ConfigChannel+0x4ba>
 8003414:	83fff000 	.word	0x83fff000
 8003418:	50000100 	.word	0x50000100
 800341c:	50000300 	.word	0x50000300
 8003420:	50000700 	.word	0x50000700
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a4e      	ldr	r2, [pc, #312]	; (8003564 <HAL_ADC_ConfigChannel+0x5c4>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d103      	bne.n	8003436 <HAL_ADC_ConfigChannel+0x496>
 800342e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003432:	60fb      	str	r3, [r7, #12]
 8003434:	e011      	b.n	800345a <HAL_ADC_ConfigChannel+0x4ba>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a4b      	ldr	r2, [pc, #300]	; (8003568 <HAL_ADC_ConfigChannel+0x5c8>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d102      	bne.n	8003446 <HAL_ADC_ConfigChannel+0x4a6>
 8003440:	4b4a      	ldr	r3, [pc, #296]	; (800356c <HAL_ADC_ConfigChannel+0x5cc>)
 8003442:	60fb      	str	r3, [r7, #12]
 8003444:	e009      	b.n	800345a <HAL_ADC_ConfigChannel+0x4ba>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a48      	ldr	r2, [pc, #288]	; (800356c <HAL_ADC_ConfigChannel+0x5cc>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d102      	bne.n	8003456 <HAL_ADC_ConfigChannel+0x4b6>
 8003450:	4b45      	ldr	r3, [pc, #276]	; (8003568 <HAL_ADC_ConfigChannel+0x5c8>)
 8003452:	60fb      	str	r3, [r7, #12]
 8003454:	e001      	b.n	800345a <HAL_ADC_ConfigChannel+0x4ba>
 8003456:	2300      	movs	r3, #0
 8003458:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	f003 0303 	and.w	r3, r3, #3
 8003464:	2b01      	cmp	r3, #1
 8003466:	d108      	bne.n	800347a <HAL_ADC_ConfigChannel+0x4da>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 0301 	and.w	r3, r3, #1
 8003472:	2b01      	cmp	r3, #1
 8003474:	d101      	bne.n	800347a <HAL_ADC_ConfigChannel+0x4da>
 8003476:	2301      	movs	r3, #1
 8003478:	e000      	b.n	800347c <HAL_ADC_ConfigChannel+0x4dc>
 800347a:	2300      	movs	r3, #0
 800347c:	2b00      	cmp	r3, #0
 800347e:	d150      	bne.n	8003522 <HAL_ADC_ConfigChannel+0x582>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003480:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003482:	2b00      	cmp	r3, #0
 8003484:	d010      	beq.n	80034a8 <HAL_ADC_ConfigChannel+0x508>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	f003 0303 	and.w	r3, r3, #3
 800348e:	2b01      	cmp	r3, #1
 8003490:	d107      	bne.n	80034a2 <HAL_ADC_ConfigChannel+0x502>
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 0301 	and.w	r3, r3, #1
 800349a:	2b01      	cmp	r3, #1
 800349c:	d101      	bne.n	80034a2 <HAL_ADC_ConfigChannel+0x502>
 800349e:	2301      	movs	r3, #1
 80034a0:	e000      	b.n	80034a4 <HAL_ADC_ConfigChannel+0x504>
 80034a2:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d13c      	bne.n	8003522 <HAL_ADC_ConfigChannel+0x582>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	2b10      	cmp	r3, #16
 80034ae:	d11d      	bne.n	80034ec <HAL_ADC_ConfigChannel+0x54c>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80034b8:	d118      	bne.n	80034ec <HAL_ADC_ConfigChannel+0x54c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80034ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80034c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80034c4:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80034c6:	4b2a      	ldr	r3, [pc, #168]	; (8003570 <HAL_ADC_ConfigChannel+0x5d0>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a2a      	ldr	r2, [pc, #168]	; (8003574 <HAL_ADC_ConfigChannel+0x5d4>)
 80034cc:	fba2 2303 	umull	r2, r3, r2, r3
 80034d0:	0c9a      	lsrs	r2, r3, #18
 80034d2:	4613      	mov	r3, r2
 80034d4:	009b      	lsls	r3, r3, #2
 80034d6:	4413      	add	r3, r2
 80034d8:	005b      	lsls	r3, r3, #1
 80034da:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80034dc:	e002      	b.n	80034e4 <HAL_ADC_ConfigChannel+0x544>
          {
            wait_loop_index--;
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	3b01      	subs	r3, #1
 80034e2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d1f9      	bne.n	80034de <HAL_ADC_ConfigChannel+0x53e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80034ea:	e02e      	b.n	800354a <HAL_ADC_ConfigChannel+0x5aa>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	2b11      	cmp	r3, #17
 80034f2:	d10b      	bne.n	800350c <HAL_ADC_ConfigChannel+0x56c>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80034fc:	d106      	bne.n	800350c <HAL_ADC_ConfigChannel+0x56c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80034fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8003506:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003508:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800350a:	e01e      	b.n	800354a <HAL_ADC_ConfigChannel+0x5aa>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	2b12      	cmp	r3, #18
 8003512:	d11a      	bne.n	800354a <HAL_ADC_ConfigChannel+0x5aa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8003514:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800351c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800351e:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003520:	e013      	b.n	800354a <HAL_ADC_ConfigChannel+0x5aa>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003526:	f043 0220 	orr.w	r2, r3, #32
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003534:	e00a      	b.n	800354c <HAL_ADC_ConfigChannel+0x5ac>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800353a:	f043 0220 	orr.w	r2, r3, #32
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003548:	e000      	b.n	800354c <HAL_ADC_ConfigChannel+0x5ac>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800354a:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2200      	movs	r2, #0
 8003550:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003554:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8003558:	4618      	mov	r0, r3
 800355a:	376c      	adds	r7, #108	; 0x6c
 800355c:	46bd      	mov	sp, r7
 800355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003562:	4770      	bx	lr
 8003564:	50000100 	.word	0x50000100
 8003568:	50000400 	.word	0x50000400
 800356c:	50000500 	.word	0x50000500
 8003570:	20000064 	.word	0x20000064
 8003574:	431bde83 	.word	0x431bde83

08003578 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8003578:	b480      	push	{r7}
 800357a:	b099      	sub	sp, #100	; 0x64
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
 8003580:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003582:	2300      	movs	r3, #0
 8003584:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003590:	d102      	bne.n	8003598 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8003592:	4b6d      	ldr	r3, [pc, #436]	; (8003748 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003594:	60bb      	str	r3, [r7, #8]
 8003596:	e01a      	b.n	80035ce <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a6a      	ldr	r2, [pc, #424]	; (8003748 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d103      	bne.n	80035aa <HAL_ADCEx_MultiModeConfigChannel+0x32>
 80035a2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80035a6:	60bb      	str	r3, [r7, #8]
 80035a8:	e011      	b.n	80035ce <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a67      	ldr	r2, [pc, #412]	; (800374c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d102      	bne.n	80035ba <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80035b4:	4b66      	ldr	r3, [pc, #408]	; (8003750 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80035b6:	60bb      	str	r3, [r7, #8]
 80035b8:	e009      	b.n	80035ce <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a64      	ldr	r2, [pc, #400]	; (8003750 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d102      	bne.n	80035ca <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80035c4:	4b61      	ldr	r3, [pc, #388]	; (800374c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80035c6:	60bb      	str	r3, [r7, #8]
 80035c8:	e001      	b.n	80035ce <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80035ca:	2300      	movs	r3, #0
 80035cc:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d101      	bne.n	80035d8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	e0b0      	b.n	800373a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d101      	bne.n	80035e6 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 80035e2:	2302      	movs	r3, #2
 80035e4:	e0a9      	b.n	800373a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2201      	movs	r2, #1
 80035ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	689b      	ldr	r3, [r3, #8]
 80035f4:	f003 0304 	and.w	r3, r3, #4
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	f040 808d 	bne.w	8003718 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	f003 0304 	and.w	r3, r3, #4
 8003606:	2b00      	cmp	r3, #0
 8003608:	f040 8086 	bne.w	8003718 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003614:	d004      	beq.n	8003620 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a4b      	ldr	r2, [pc, #300]	; (8003748 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d101      	bne.n	8003624 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003620:	4b4c      	ldr	r3, [pc, #304]	; (8003754 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8003622:	e000      	b.n	8003626 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003624:	4b4c      	ldr	r3, [pc, #304]	; (8003758 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8003626:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d040      	beq.n	80036b2 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003630:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	6859      	ldr	r1, [r3, #4]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003642:	035b      	lsls	r3, r3, #13
 8003644:	430b      	orrs	r3, r1
 8003646:	431a      	orrs	r2, r3
 8003648:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800364a:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	689b      	ldr	r3, [r3, #8]
 8003652:	f003 0303 	and.w	r3, r3, #3
 8003656:	2b01      	cmp	r3, #1
 8003658:	d108      	bne.n	800366c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f003 0301 	and.w	r3, r3, #1
 8003664:	2b01      	cmp	r3, #1
 8003666:	d101      	bne.n	800366c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8003668:	2301      	movs	r3, #1
 800366a:	e000      	b.n	800366e <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 800366c:	2300      	movs	r3, #0
 800366e:	2b00      	cmp	r3, #0
 8003670:	d15c      	bne.n	800372c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	f003 0303 	and.w	r3, r3, #3
 800367a:	2b01      	cmp	r3, #1
 800367c:	d107      	bne.n	800368e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 0301 	and.w	r3, r3, #1
 8003686:	2b01      	cmp	r3, #1
 8003688:	d101      	bne.n	800368e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800368a:	2301      	movs	r3, #1
 800368c:	e000      	b.n	8003690 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 800368e:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003690:	2b00      	cmp	r3, #0
 8003692:	d14b      	bne.n	800372c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003694:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800369c:	f023 030f 	bic.w	r3, r3, #15
 80036a0:	683a      	ldr	r2, [r7, #0]
 80036a2:	6811      	ldr	r1, [r2, #0]
 80036a4:	683a      	ldr	r2, [r7, #0]
 80036a6:	6892      	ldr	r2, [r2, #8]
 80036a8:	430a      	orrs	r2, r1
 80036aa:	431a      	orrs	r2, r3
 80036ac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036ae:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80036b0:	e03c      	b.n	800372c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80036b2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80036ba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036bc:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	f003 0303 	and.w	r3, r3, #3
 80036c8:	2b01      	cmp	r3, #1
 80036ca:	d108      	bne.n	80036de <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 0301 	and.w	r3, r3, #1
 80036d6:	2b01      	cmp	r3, #1
 80036d8:	d101      	bne.n	80036de <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80036da:	2301      	movs	r3, #1
 80036dc:	e000      	b.n	80036e0 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80036de:	2300      	movs	r3, #0
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d123      	bne.n	800372c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	689b      	ldr	r3, [r3, #8]
 80036e8:	f003 0303 	and.w	r3, r3, #3
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d107      	bne.n	8003700 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f003 0301 	and.w	r3, r3, #1
 80036f8:	2b01      	cmp	r3, #1
 80036fa:	d101      	bne.n	8003700 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80036fc:	2301      	movs	r3, #1
 80036fe:	e000      	b.n	8003702 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8003700:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003702:	2b00      	cmp	r3, #0
 8003704:	d112      	bne.n	800372c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8003706:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800370e:	f023 030f 	bic.w	r3, r3, #15
 8003712:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003714:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003716:	e009      	b.n	800372c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800371c:	f043 0220 	orr.w	r2, r3, #32
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800372a:	e000      	b.n	800372e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800372c:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2200      	movs	r2, #0
 8003732:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003736:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 800373a:	4618      	mov	r0, r3
 800373c:	3764      	adds	r7, #100	; 0x64
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr
 8003746:	bf00      	nop
 8003748:	50000100 	.word	0x50000100
 800374c:	50000400 	.word	0x50000400
 8003750:	50000500 	.word	0x50000500
 8003754:	50000300 	.word	0x50000300
 8003758:	50000700 	.word	0x50000700

0800375c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b084      	sub	sp, #16
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003768:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800376e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003772:	2b00      	cmp	r3, #0
 8003774:	d126      	bne.n	80037c4 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800377a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	68db      	ldr	r3, [r3, #12]
 8003788:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800378c:	2b00      	cmp	r3, #0
 800378e:	d115      	bne.n	80037bc <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003794:	2b00      	cmp	r3, #0
 8003796:	d111      	bne.n	80037bc <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800379c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d105      	bne.n	80037bc <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b4:	f043 0201 	orr.w	r2, r3, #1
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80037bc:	68f8      	ldr	r0, [r7, #12]
 80037be:	f7fe fce1 	bl	8002184 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80037c2:	e004      	b.n	80037ce <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	4798      	blx	r3
}
 80037ce:	bf00      	nop
 80037d0:	3710      	adds	r7, #16
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}

080037d6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80037d6:	b580      	push	{r7, lr}
 80037d8:	b084      	sub	sp, #16
 80037da:	af00      	add	r7, sp, #0
 80037dc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e2:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80037e4:	68f8      	ldr	r0, [r7, #12]
 80037e6:	f7ff f8b1 	bl	800294c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 80037ea:	bf00      	nop
 80037ec:	3710      	adds	r7, #16
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}

080037f2 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80037f2:	b580      	push	{r7, lr}
 80037f4:	b084      	sub	sp, #16
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037fe:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003804:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003810:	f043 0204 	orr.w	r2, r3, #4
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003818:	68f8      	ldr	r0, [r7, #12]
 800381a:	f7ff f8a1 	bl	8002960 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800381e:	bf00      	nop
 8003820:	3710      	adds	r7, #16
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
	...

08003828 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b084      	sub	sp, #16
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003830:	2300      	movs	r3, #0
 8003832:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	689b      	ldr	r3, [r3, #8]
 800383a:	f003 0303 	and.w	r3, r3, #3
 800383e:	2b01      	cmp	r3, #1
 8003840:	d108      	bne.n	8003854 <ADC_Enable+0x2c>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f003 0301 	and.w	r3, r3, #1
 800384c:	2b01      	cmp	r3, #1
 800384e:	d101      	bne.n	8003854 <ADC_Enable+0x2c>
 8003850:	2301      	movs	r3, #1
 8003852:	e000      	b.n	8003856 <ADC_Enable+0x2e>
 8003854:	2300      	movs	r3, #0
 8003856:	2b00      	cmp	r3, #0
 8003858:	d143      	bne.n	80038e2 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	689a      	ldr	r2, [r3, #8]
 8003860:	4b22      	ldr	r3, [pc, #136]	; (80038ec <ADC_Enable+0xc4>)
 8003862:	4013      	ands	r3, r2
 8003864:	2b00      	cmp	r3, #0
 8003866:	d00d      	beq.n	8003884 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800386c:	f043 0210 	orr.w	r2, r3, #16
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003878:	f043 0201 	orr.w	r2, r3, #1
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e02f      	b.n	80038e4 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	689a      	ldr	r2, [r3, #8]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f042 0201 	orr.w	r2, r2, #1
 8003892:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8003894:	f7ff f82a 	bl	80028ec <HAL_GetTick>
 8003898:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800389a:	e01b      	b.n	80038d4 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800389c:	f7ff f826 	bl	80028ec <HAL_GetTick>
 80038a0:	4602      	mov	r2, r0
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	1ad3      	subs	r3, r2, r3
 80038a6:	2b02      	cmp	r3, #2
 80038a8:	d914      	bls.n	80038d4 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 0301 	and.w	r3, r3, #1
 80038b4:	2b01      	cmp	r3, #1
 80038b6:	d00d      	beq.n	80038d4 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038bc:	f043 0210 	orr.w	r2, r3, #16
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038c8:	f043 0201 	orr.w	r2, r3, #1
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	e007      	b.n	80038e4 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f003 0301 	and.w	r3, r3, #1
 80038de:	2b01      	cmp	r3, #1
 80038e0:	d1dc      	bne.n	800389c <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80038e2:	2300      	movs	r3, #0
}
 80038e4:	4618      	mov	r0, r3
 80038e6:	3710      	adds	r7, #16
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}
 80038ec:	8000003f 	.word	0x8000003f

080038f0 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b084      	sub	sp, #16
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80038f8:	2300      	movs	r3, #0
 80038fa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	f003 0303 	and.w	r3, r3, #3
 8003906:	2b01      	cmp	r3, #1
 8003908:	d108      	bne.n	800391c <ADC_Disable+0x2c>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 0301 	and.w	r3, r3, #1
 8003914:	2b01      	cmp	r3, #1
 8003916:	d101      	bne.n	800391c <ADC_Disable+0x2c>
 8003918:	2301      	movs	r3, #1
 800391a:	e000      	b.n	800391e <ADC_Disable+0x2e>
 800391c:	2300      	movs	r3, #0
 800391e:	2b00      	cmp	r3, #0
 8003920:	d047      	beq.n	80039b2 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	f003 030d 	and.w	r3, r3, #13
 800392c:	2b01      	cmp	r3, #1
 800392e:	d10f      	bne.n	8003950 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	689a      	ldr	r2, [r3, #8]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f042 0202 	orr.w	r2, r2, #2
 800393e:	609a      	str	r2, [r3, #8]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	2203      	movs	r2, #3
 8003946:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8003948:	f7fe ffd0 	bl	80028ec <HAL_GetTick>
 800394c:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800394e:	e029      	b.n	80039a4 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003954:	f043 0210 	orr.w	r2, r3, #16
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003960:	f043 0201 	orr.w	r2, r3, #1
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	e023      	b.n	80039b4 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800396c:	f7fe ffbe 	bl	80028ec <HAL_GetTick>
 8003970:	4602      	mov	r2, r0
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	1ad3      	subs	r3, r2, r3
 8003976:	2b02      	cmp	r3, #2
 8003978:	d914      	bls.n	80039a4 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	f003 0301 	and.w	r3, r3, #1
 8003984:	2b01      	cmp	r3, #1
 8003986:	d10d      	bne.n	80039a4 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800398c:	f043 0210 	orr.w	r2, r3, #16
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003998:	f043 0201 	orr.w	r2, r3, #1
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	e007      	b.n	80039b4 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	f003 0301 	and.w	r3, r3, #1
 80039ae:	2b01      	cmp	r3, #1
 80039b0:	d0dc      	beq.n	800396c <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80039b2:	2300      	movs	r3, #0
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	3710      	adds	r7, #16
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}

080039bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039bc:	b480      	push	{r7}
 80039be:	b085      	sub	sp, #20
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	f003 0307 	and.w	r3, r3, #7
 80039ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039cc:	4b0c      	ldr	r3, [pc, #48]	; (8003a00 <__NVIC_SetPriorityGrouping+0x44>)
 80039ce:	68db      	ldr	r3, [r3, #12]
 80039d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039d2:	68ba      	ldr	r2, [r7, #8]
 80039d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80039d8:	4013      	ands	r3, r2
 80039da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039e0:	68bb      	ldr	r3, [r7, #8]
 80039e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80039e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80039e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80039ee:	4a04      	ldr	r2, [pc, #16]	; (8003a00 <__NVIC_SetPriorityGrouping+0x44>)
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	60d3      	str	r3, [r2, #12]
}
 80039f4:	bf00      	nop
 80039f6:	3714      	adds	r7, #20
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr
 8003a00:	e000ed00 	.word	0xe000ed00

08003a04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a04:	b480      	push	{r7}
 8003a06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a08:	4b04      	ldr	r3, [pc, #16]	; (8003a1c <__NVIC_GetPriorityGrouping+0x18>)
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	0a1b      	lsrs	r3, r3, #8
 8003a0e:	f003 0307 	and.w	r3, r3, #7
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	46bd      	mov	sp, r7
 8003a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1a:	4770      	bx	lr
 8003a1c:	e000ed00 	.word	0xe000ed00

08003a20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b083      	sub	sp, #12
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	4603      	mov	r3, r0
 8003a28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	db0b      	blt.n	8003a4a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a32:	79fb      	ldrb	r3, [r7, #7]
 8003a34:	f003 021f 	and.w	r2, r3, #31
 8003a38:	4907      	ldr	r1, [pc, #28]	; (8003a58 <__NVIC_EnableIRQ+0x38>)
 8003a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a3e:	095b      	lsrs	r3, r3, #5
 8003a40:	2001      	movs	r0, #1
 8003a42:	fa00 f202 	lsl.w	r2, r0, r2
 8003a46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003a4a:	bf00      	nop
 8003a4c:	370c      	adds	r7, #12
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a54:	4770      	bx	lr
 8003a56:	bf00      	nop
 8003a58:	e000e100 	.word	0xe000e100

08003a5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	4603      	mov	r3, r0
 8003a64:	6039      	str	r1, [r7, #0]
 8003a66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	db0a      	blt.n	8003a86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	b2da      	uxtb	r2, r3
 8003a74:	490c      	ldr	r1, [pc, #48]	; (8003aa8 <__NVIC_SetPriority+0x4c>)
 8003a76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a7a:	0112      	lsls	r2, r2, #4
 8003a7c:	b2d2      	uxtb	r2, r2
 8003a7e:	440b      	add	r3, r1
 8003a80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a84:	e00a      	b.n	8003a9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	b2da      	uxtb	r2, r3
 8003a8a:	4908      	ldr	r1, [pc, #32]	; (8003aac <__NVIC_SetPriority+0x50>)
 8003a8c:	79fb      	ldrb	r3, [r7, #7]
 8003a8e:	f003 030f 	and.w	r3, r3, #15
 8003a92:	3b04      	subs	r3, #4
 8003a94:	0112      	lsls	r2, r2, #4
 8003a96:	b2d2      	uxtb	r2, r2
 8003a98:	440b      	add	r3, r1
 8003a9a:	761a      	strb	r2, [r3, #24]
}
 8003a9c:	bf00      	nop
 8003a9e:	370c      	adds	r7, #12
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa6:	4770      	bx	lr
 8003aa8:	e000e100 	.word	0xe000e100
 8003aac:	e000ed00 	.word	0xe000ed00

08003ab0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b089      	sub	sp, #36	; 0x24
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	60f8      	str	r0, [r7, #12]
 8003ab8:	60b9      	str	r1, [r7, #8]
 8003aba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f003 0307 	and.w	r3, r3, #7
 8003ac2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ac4:	69fb      	ldr	r3, [r7, #28]
 8003ac6:	f1c3 0307 	rsb	r3, r3, #7
 8003aca:	2b04      	cmp	r3, #4
 8003acc:	bf28      	it	cs
 8003ace:	2304      	movcs	r3, #4
 8003ad0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ad2:	69fb      	ldr	r3, [r7, #28]
 8003ad4:	3304      	adds	r3, #4
 8003ad6:	2b06      	cmp	r3, #6
 8003ad8:	d902      	bls.n	8003ae0 <NVIC_EncodePriority+0x30>
 8003ada:	69fb      	ldr	r3, [r7, #28]
 8003adc:	3b03      	subs	r3, #3
 8003ade:	e000      	b.n	8003ae2 <NVIC_EncodePriority+0x32>
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ae4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ae8:	69bb      	ldr	r3, [r7, #24]
 8003aea:	fa02 f303 	lsl.w	r3, r2, r3
 8003aee:	43da      	mvns	r2, r3
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	401a      	ands	r2, r3
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003af8:	f04f 31ff 	mov.w	r1, #4294967295
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	fa01 f303 	lsl.w	r3, r1, r3
 8003b02:	43d9      	mvns	r1, r3
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b08:	4313      	orrs	r3, r2
         );
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	3724      	adds	r7, #36	; 0x24
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b14:	4770      	bx	lr
	...

08003b18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b082      	sub	sp, #8
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	3b01      	subs	r3, #1
 8003b24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b28:	d301      	bcc.n	8003b2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e00f      	b.n	8003b4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b2e:	4a0a      	ldr	r2, [pc, #40]	; (8003b58 <SysTick_Config+0x40>)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	3b01      	subs	r3, #1
 8003b34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b36:	210f      	movs	r1, #15
 8003b38:	f04f 30ff 	mov.w	r0, #4294967295
 8003b3c:	f7ff ff8e 	bl	8003a5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b40:	4b05      	ldr	r3, [pc, #20]	; (8003b58 <SysTick_Config+0x40>)
 8003b42:	2200      	movs	r2, #0
 8003b44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b46:	4b04      	ldr	r3, [pc, #16]	; (8003b58 <SysTick_Config+0x40>)
 8003b48:	2207      	movs	r2, #7
 8003b4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b4c:	2300      	movs	r3, #0
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3708      	adds	r7, #8
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}
 8003b56:	bf00      	nop
 8003b58:	e000e010 	.word	0xe000e010

08003b5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b082      	sub	sp, #8
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b64:	6878      	ldr	r0, [r7, #4]
 8003b66:	f7ff ff29 	bl	80039bc <__NVIC_SetPriorityGrouping>
}
 8003b6a:	bf00      	nop
 8003b6c:	3708      	adds	r7, #8
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}

08003b72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b72:	b580      	push	{r7, lr}
 8003b74:	b086      	sub	sp, #24
 8003b76:	af00      	add	r7, sp, #0
 8003b78:	4603      	mov	r3, r0
 8003b7a:	60b9      	str	r1, [r7, #8]
 8003b7c:	607a      	str	r2, [r7, #4]
 8003b7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003b80:	2300      	movs	r3, #0
 8003b82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b84:	f7ff ff3e 	bl	8003a04 <__NVIC_GetPriorityGrouping>
 8003b88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b8a:	687a      	ldr	r2, [r7, #4]
 8003b8c:	68b9      	ldr	r1, [r7, #8]
 8003b8e:	6978      	ldr	r0, [r7, #20]
 8003b90:	f7ff ff8e 	bl	8003ab0 <NVIC_EncodePriority>
 8003b94:	4602      	mov	r2, r0
 8003b96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b9a:	4611      	mov	r1, r2
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	f7ff ff5d 	bl	8003a5c <__NVIC_SetPriority>
}
 8003ba2:	bf00      	nop
 8003ba4:	3718      	adds	r7, #24
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}

08003baa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003baa:	b580      	push	{r7, lr}
 8003bac:	b082      	sub	sp, #8
 8003bae:	af00      	add	r7, sp, #0
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003bb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f7ff ff31 	bl	8003a20 <__NVIC_EnableIRQ>
}
 8003bbe:	bf00      	nop
 8003bc0:	3708      	adds	r7, #8
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}

08003bc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003bc6:	b580      	push	{r7, lr}
 8003bc8:	b082      	sub	sp, #8
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f7ff ffa2 	bl	8003b18 <SysTick_Config>
 8003bd4:	4603      	mov	r3, r0
}
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	3708      	adds	r7, #8
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}

08003bde <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8003bde:	b580      	push	{r7, lr}
 8003be0:	b084      	sub	sp, #16
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003be6:	2300      	movs	r3, #0
 8003be8:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d101      	bne.n	8003bf4 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	e037      	b.n	8003c64 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2202      	movs	r2, #2
 8003bf8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003c0a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003c0e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003c18:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	68db      	ldr	r3, [r3, #12]
 8003c1e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c24:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	695b      	ldr	r3, [r3, #20]
 8003c2a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c30:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	69db      	ldr	r3, [r3, #28]
 8003c36:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003c38:	68fa      	ldr	r2, [r7, #12]
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	68fa      	ldr	r2, [r7, #12]
 8003c44:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003c46:	6878      	ldr	r0, [r7, #4]
 8003c48:	f000 f9b8 	bl	8003fbc <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2201      	movs	r2, #1
 8003c56:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003c62:	2300      	movs	r3, #0
}  
 8003c64:	4618      	mov	r0, r3
 8003c66:	3710      	adds	r7, #16
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}

08003c6c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b086      	sub	sp, #24
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	60f8      	str	r0, [r7, #12]
 8003c74:	60b9      	str	r1, [r7, #8]
 8003c76:	607a      	str	r2, [r7, #4]
 8003c78:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	d101      	bne.n	8003c8c <HAL_DMA_Start_IT+0x20>
 8003c88:	2302      	movs	r3, #2
 8003c8a:	e04a      	b.n	8003d22 <HAL_DMA_Start_IT+0xb6>
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2201      	movs	r2, #1
 8003c90:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d13a      	bne.n	8003d14 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2202      	movs	r2, #2
 8003ca2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	681a      	ldr	r2, [r3, #0]
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f022 0201 	bic.w	r2, r2, #1
 8003cba:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	687a      	ldr	r2, [r7, #4]
 8003cc0:	68b9      	ldr	r1, [r7, #8]
 8003cc2:	68f8      	ldr	r0, [r7, #12]
 8003cc4:	f000 f94b 	bl	8003f5e <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d008      	beq.n	8003ce2 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f042 020e 	orr.w	r2, r2, #14
 8003cde:	601a      	str	r2, [r3, #0]
 8003ce0:	e00f      	b.n	8003d02 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f042 020a 	orr.w	r2, r2, #10
 8003cf0:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f022 0204 	bic.w	r2, r2, #4
 8003d00:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f042 0201 	orr.w	r2, r2, #1
 8003d10:	601a      	str	r2, [r3, #0]
 8003d12:	e005      	b.n	8003d20 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2200      	movs	r2, #0
 8003d18:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8003d1c:	2302      	movs	r3, #2
 8003d1e:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8003d20:	7dfb      	ldrb	r3, [r7, #23]
} 
 8003d22:	4618      	mov	r0, r3
 8003d24:	3718      	adds	r7, #24
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}

08003d2a <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003d2a:	b480      	push	{r7}
 8003d2c:	b083      	sub	sp, #12
 8003d2e:	af00      	add	r7, sp, #0
 8003d30:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003d38:	2b02      	cmp	r3, #2
 8003d3a:	d008      	beq.n	8003d4e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2204      	movs	r2, #4
 8003d40:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2200      	movs	r2, #0
 8003d46:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e020      	b.n	8003d90 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f022 020e 	bic.w	r2, r2, #14
 8003d5c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	681a      	ldr	r2, [r3, #0]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f022 0201 	bic.w	r2, r2, #1
 8003d6c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d76:	2101      	movs	r1, #1
 8003d78:	fa01 f202 	lsl.w	r2, r1, r2
 8003d7c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2201      	movs	r2, #1
 8003d82:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003d8e:	2300      	movs	r3, #0
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	370c      	adds	r7, #12
 8003d94:	46bd      	mov	sp, r7
 8003d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9a:	4770      	bx	lr

08003d9c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b084      	sub	sp, #16
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003da4:	2300      	movs	r3, #0
 8003da6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003dae:	2b02      	cmp	r3, #2
 8003db0:	d005      	beq.n	8003dbe <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2204      	movs	r2, #4
 8003db6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	73fb      	strb	r3, [r7, #15]
 8003dbc:	e027      	b.n	8003e0e <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f022 020e 	bic.w	r2, r2, #14
 8003dcc:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f022 0201 	bic.w	r2, r2, #1
 8003ddc:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003de6:	2101      	movs	r1, #1
 8003de8:	fa01 f202 	lsl.w	r2, r1, r2
 8003dec:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2201      	movs	r2, #1
 8003df2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d003      	beq.n	8003e0e <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	4798      	blx	r3
    } 
  }
  return status;
 8003e0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	3710      	adds	r7, #16
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}

08003e18 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b084      	sub	sp, #16
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e34:	2204      	movs	r2, #4
 8003e36:	409a      	lsls	r2, r3
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	4013      	ands	r3, r2
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d024      	beq.n	8003e8a <HAL_DMA_IRQHandler+0x72>
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	f003 0304 	and.w	r3, r3, #4
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d01f      	beq.n	8003e8a <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f003 0320 	and.w	r3, r3, #32
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d107      	bne.n	8003e68 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f022 0204 	bic.w	r2, r2, #4
 8003e66:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e70:	2104      	movs	r1, #4
 8003e72:	fa01 f202 	lsl.w	r2, r1, r2
 8003e76:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d06a      	beq.n	8003f56 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e84:	6878      	ldr	r0, [r7, #4]
 8003e86:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8003e88:	e065      	b.n	8003f56 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e8e:	2202      	movs	r2, #2
 8003e90:	409a      	lsls	r2, r3
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	4013      	ands	r3, r2
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d02c      	beq.n	8003ef4 <HAL_DMA_IRQHandler+0xdc>
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	f003 0302 	and.w	r3, r3, #2
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d027      	beq.n	8003ef4 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f003 0320 	and.w	r3, r3, #32
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d10b      	bne.n	8003eca <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f022 020a 	bic.w	r2, r2, #10
 8003ec0:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ed2:	2102      	movs	r1, #2
 8003ed4:	fa01 f202 	lsl.w	r2, r1, r2
 8003ed8:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2200      	movs	r2, #0
 8003ede:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d035      	beq.n	8003f56 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8003ef2:	e030      	b.n	8003f56 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef8:	2208      	movs	r2, #8
 8003efa:	409a      	lsls	r2, r3
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	4013      	ands	r3, r2
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d028      	beq.n	8003f56 <HAL_DMA_IRQHandler+0x13e>
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	f003 0308 	and.w	r3, r3, #8
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d023      	beq.n	8003f56 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f022 020e 	bic.w	r2, r2, #14
 8003f1c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f26:	2101      	movs	r1, #1
 8003f28:	fa01 f202 	lsl.w	r2, r1, r2
 8003f2c:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2201      	movs	r2, #1
 8003f32:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2201      	movs	r2, #1
 8003f38:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d004      	beq.n	8003f56 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f50:	6878      	ldr	r0, [r7, #4]
 8003f52:	4798      	blx	r3
    }
  }
}  
 8003f54:	e7ff      	b.n	8003f56 <HAL_DMA_IRQHandler+0x13e>
 8003f56:	bf00      	nop
 8003f58:	3710      	adds	r7, #16
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}

08003f5e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f5e:	b480      	push	{r7}
 8003f60:	b085      	sub	sp, #20
 8003f62:	af00      	add	r7, sp, #0
 8003f64:	60f8      	str	r0, [r7, #12]
 8003f66:	60b9      	str	r1, [r7, #8]
 8003f68:	607a      	str	r2, [r7, #4]
 8003f6a:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f74:	2101      	movs	r1, #1
 8003f76:	fa01 f202 	lsl.w	r2, r1, r2
 8003f7a:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	683a      	ldr	r2, [r7, #0]
 8003f82:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	2b10      	cmp	r3, #16
 8003f8a:	d108      	bne.n	8003f9e <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	687a      	ldr	r2, [r7, #4]
 8003f92:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	68ba      	ldr	r2, [r7, #8]
 8003f9a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003f9c:	e007      	b.n	8003fae <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	68ba      	ldr	r2, [r7, #8]
 8003fa4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	687a      	ldr	r2, [r7, #4]
 8003fac:	60da      	str	r2, [r3, #12]
}
 8003fae:	bf00      	nop
 8003fb0:	3714      	adds	r7, #20
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb8:	4770      	bx	lr
	...

08003fbc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b083      	sub	sp, #12
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	461a      	mov	r2, r3
 8003fca:	4b14      	ldr	r3, [pc, #80]	; (800401c <DMA_CalcBaseAndBitshift+0x60>)
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d80f      	bhi.n	8003ff0 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	461a      	mov	r2, r3
 8003fd6:	4b12      	ldr	r3, [pc, #72]	; (8004020 <DMA_CalcBaseAndBitshift+0x64>)
 8003fd8:	4413      	add	r3, r2
 8003fda:	4a12      	ldr	r2, [pc, #72]	; (8004024 <DMA_CalcBaseAndBitshift+0x68>)
 8003fdc:	fba2 2303 	umull	r2, r3, r2, r3
 8003fe0:	091b      	lsrs	r3, r3, #4
 8003fe2:	009a      	lsls	r2, r3, #2
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	4a0f      	ldr	r2, [pc, #60]	; (8004028 <DMA_CalcBaseAndBitshift+0x6c>)
 8003fec:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8003fee:	e00e      	b.n	800400e <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	461a      	mov	r2, r3
 8003ff6:	4b0d      	ldr	r3, [pc, #52]	; (800402c <DMA_CalcBaseAndBitshift+0x70>)
 8003ff8:	4413      	add	r3, r2
 8003ffa:	4a0a      	ldr	r2, [pc, #40]	; (8004024 <DMA_CalcBaseAndBitshift+0x68>)
 8003ffc:	fba2 2303 	umull	r2, r3, r2, r3
 8004000:	091b      	lsrs	r3, r3, #4
 8004002:	009a      	lsls	r2, r3, #2
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	4a09      	ldr	r2, [pc, #36]	; (8004030 <DMA_CalcBaseAndBitshift+0x74>)
 800400c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800400e:	bf00      	nop
 8004010:	370c      	adds	r7, #12
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr
 800401a:	bf00      	nop
 800401c:	40020407 	.word	0x40020407
 8004020:	bffdfff8 	.word	0xbffdfff8
 8004024:	cccccccd 	.word	0xcccccccd
 8004028:	40020000 	.word	0x40020000
 800402c:	bffdfbf8 	.word	0xbffdfbf8
 8004030:	40020400 	.word	0x40020400

08004034 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004034:	b480      	push	{r7}
 8004036:	b087      	sub	sp, #28
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
 800403c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800403e:	2300      	movs	r3, #0
 8004040:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004042:	e160      	b.n	8004306 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	681a      	ldr	r2, [r3, #0]
 8004048:	2101      	movs	r1, #1
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	fa01 f303 	lsl.w	r3, r1, r3
 8004050:	4013      	ands	r3, r2
 8004052:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2b00      	cmp	r3, #0
 8004058:	f000 8152 	beq.w	8004300 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	f003 0303 	and.w	r3, r3, #3
 8004064:	2b01      	cmp	r3, #1
 8004066:	d005      	beq.n	8004074 <HAL_GPIO_Init+0x40>
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	f003 0303 	and.w	r3, r3, #3
 8004070:	2b02      	cmp	r3, #2
 8004072:	d130      	bne.n	80040d6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	005b      	lsls	r3, r3, #1
 800407e:	2203      	movs	r2, #3
 8004080:	fa02 f303 	lsl.w	r3, r2, r3
 8004084:	43db      	mvns	r3, r3
 8004086:	693a      	ldr	r2, [r7, #16]
 8004088:	4013      	ands	r3, r2
 800408a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	68da      	ldr	r2, [r3, #12]
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	005b      	lsls	r3, r3, #1
 8004094:	fa02 f303 	lsl.w	r3, r2, r3
 8004098:	693a      	ldr	r2, [r7, #16]
 800409a:	4313      	orrs	r3, r2
 800409c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	693a      	ldr	r2, [r7, #16]
 80040a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80040aa:	2201      	movs	r2, #1
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	fa02 f303 	lsl.w	r3, r2, r3
 80040b2:	43db      	mvns	r3, r3
 80040b4:	693a      	ldr	r2, [r7, #16]
 80040b6:	4013      	ands	r3, r2
 80040b8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	091b      	lsrs	r3, r3, #4
 80040c0:	f003 0201 	and.w	r2, r3, #1
 80040c4:	697b      	ldr	r3, [r7, #20]
 80040c6:	fa02 f303 	lsl.w	r3, r2, r3
 80040ca:	693a      	ldr	r2, [r7, #16]
 80040cc:	4313      	orrs	r3, r2
 80040ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	693a      	ldr	r2, [r7, #16]
 80040d4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	f003 0303 	and.w	r3, r3, #3
 80040de:	2b03      	cmp	r3, #3
 80040e0:	d017      	beq.n	8004112 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	68db      	ldr	r3, [r3, #12]
 80040e6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	005b      	lsls	r3, r3, #1
 80040ec:	2203      	movs	r2, #3
 80040ee:	fa02 f303 	lsl.w	r3, r2, r3
 80040f2:	43db      	mvns	r3, r3
 80040f4:	693a      	ldr	r2, [r7, #16]
 80040f6:	4013      	ands	r3, r2
 80040f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	689a      	ldr	r2, [r3, #8]
 80040fe:	697b      	ldr	r3, [r7, #20]
 8004100:	005b      	lsls	r3, r3, #1
 8004102:	fa02 f303 	lsl.w	r3, r2, r3
 8004106:	693a      	ldr	r2, [r7, #16]
 8004108:	4313      	orrs	r3, r2
 800410a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	693a      	ldr	r2, [r7, #16]
 8004110:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	f003 0303 	and.w	r3, r3, #3
 800411a:	2b02      	cmp	r3, #2
 800411c:	d123      	bne.n	8004166 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	08da      	lsrs	r2, r3, #3
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	3208      	adds	r2, #8
 8004126:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800412a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	f003 0307 	and.w	r3, r3, #7
 8004132:	009b      	lsls	r3, r3, #2
 8004134:	220f      	movs	r2, #15
 8004136:	fa02 f303 	lsl.w	r3, r2, r3
 800413a:	43db      	mvns	r3, r3
 800413c:	693a      	ldr	r2, [r7, #16]
 800413e:	4013      	ands	r3, r2
 8004140:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	691a      	ldr	r2, [r3, #16]
 8004146:	697b      	ldr	r3, [r7, #20]
 8004148:	f003 0307 	and.w	r3, r3, #7
 800414c:	009b      	lsls	r3, r3, #2
 800414e:	fa02 f303 	lsl.w	r3, r2, r3
 8004152:	693a      	ldr	r2, [r7, #16]
 8004154:	4313      	orrs	r3, r2
 8004156:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004158:	697b      	ldr	r3, [r7, #20]
 800415a:	08da      	lsrs	r2, r3, #3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	3208      	adds	r2, #8
 8004160:	6939      	ldr	r1, [r7, #16]
 8004162:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	005b      	lsls	r3, r3, #1
 8004170:	2203      	movs	r2, #3
 8004172:	fa02 f303 	lsl.w	r3, r2, r3
 8004176:	43db      	mvns	r3, r3
 8004178:	693a      	ldr	r2, [r7, #16]
 800417a:	4013      	ands	r3, r2
 800417c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	f003 0203 	and.w	r2, r3, #3
 8004186:	697b      	ldr	r3, [r7, #20]
 8004188:	005b      	lsls	r3, r3, #1
 800418a:	fa02 f303 	lsl.w	r3, r2, r3
 800418e:	693a      	ldr	r2, [r7, #16]
 8004190:	4313      	orrs	r3, r2
 8004192:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	693a      	ldr	r2, [r7, #16]
 8004198:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	f000 80ac 	beq.w	8004300 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041a8:	4b5e      	ldr	r3, [pc, #376]	; (8004324 <HAL_GPIO_Init+0x2f0>)
 80041aa:	699b      	ldr	r3, [r3, #24]
 80041ac:	4a5d      	ldr	r2, [pc, #372]	; (8004324 <HAL_GPIO_Init+0x2f0>)
 80041ae:	f043 0301 	orr.w	r3, r3, #1
 80041b2:	6193      	str	r3, [r2, #24]
 80041b4:	4b5b      	ldr	r3, [pc, #364]	; (8004324 <HAL_GPIO_Init+0x2f0>)
 80041b6:	699b      	ldr	r3, [r3, #24]
 80041b8:	f003 0301 	and.w	r3, r3, #1
 80041bc:	60bb      	str	r3, [r7, #8]
 80041be:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80041c0:	4a59      	ldr	r2, [pc, #356]	; (8004328 <HAL_GPIO_Init+0x2f4>)
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	089b      	lsrs	r3, r3, #2
 80041c6:	3302      	adds	r3, #2
 80041c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	f003 0303 	and.w	r3, r3, #3
 80041d4:	009b      	lsls	r3, r3, #2
 80041d6:	220f      	movs	r2, #15
 80041d8:	fa02 f303 	lsl.w	r3, r2, r3
 80041dc:	43db      	mvns	r3, r3
 80041de:	693a      	ldr	r2, [r7, #16]
 80041e0:	4013      	ands	r3, r2
 80041e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80041ea:	d025      	beq.n	8004238 <HAL_GPIO_Init+0x204>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	4a4f      	ldr	r2, [pc, #316]	; (800432c <HAL_GPIO_Init+0x2f8>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d01f      	beq.n	8004234 <HAL_GPIO_Init+0x200>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	4a4e      	ldr	r2, [pc, #312]	; (8004330 <HAL_GPIO_Init+0x2fc>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d019      	beq.n	8004230 <HAL_GPIO_Init+0x1fc>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	4a4d      	ldr	r2, [pc, #308]	; (8004334 <HAL_GPIO_Init+0x300>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d013      	beq.n	800422c <HAL_GPIO_Init+0x1f8>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	4a4c      	ldr	r2, [pc, #304]	; (8004338 <HAL_GPIO_Init+0x304>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d00d      	beq.n	8004228 <HAL_GPIO_Init+0x1f4>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	4a4b      	ldr	r2, [pc, #300]	; (800433c <HAL_GPIO_Init+0x308>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d007      	beq.n	8004224 <HAL_GPIO_Init+0x1f0>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	4a4a      	ldr	r2, [pc, #296]	; (8004340 <HAL_GPIO_Init+0x30c>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d101      	bne.n	8004220 <HAL_GPIO_Init+0x1ec>
 800421c:	2306      	movs	r3, #6
 800421e:	e00c      	b.n	800423a <HAL_GPIO_Init+0x206>
 8004220:	2307      	movs	r3, #7
 8004222:	e00a      	b.n	800423a <HAL_GPIO_Init+0x206>
 8004224:	2305      	movs	r3, #5
 8004226:	e008      	b.n	800423a <HAL_GPIO_Init+0x206>
 8004228:	2304      	movs	r3, #4
 800422a:	e006      	b.n	800423a <HAL_GPIO_Init+0x206>
 800422c:	2303      	movs	r3, #3
 800422e:	e004      	b.n	800423a <HAL_GPIO_Init+0x206>
 8004230:	2302      	movs	r3, #2
 8004232:	e002      	b.n	800423a <HAL_GPIO_Init+0x206>
 8004234:	2301      	movs	r3, #1
 8004236:	e000      	b.n	800423a <HAL_GPIO_Init+0x206>
 8004238:	2300      	movs	r3, #0
 800423a:	697a      	ldr	r2, [r7, #20]
 800423c:	f002 0203 	and.w	r2, r2, #3
 8004240:	0092      	lsls	r2, r2, #2
 8004242:	4093      	lsls	r3, r2
 8004244:	693a      	ldr	r2, [r7, #16]
 8004246:	4313      	orrs	r3, r2
 8004248:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800424a:	4937      	ldr	r1, [pc, #220]	; (8004328 <HAL_GPIO_Init+0x2f4>)
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	089b      	lsrs	r3, r3, #2
 8004250:	3302      	adds	r3, #2
 8004252:	693a      	ldr	r2, [r7, #16]
 8004254:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004258:	4b3a      	ldr	r3, [pc, #232]	; (8004344 <HAL_GPIO_Init+0x310>)
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	43db      	mvns	r3, r3
 8004262:	693a      	ldr	r2, [r7, #16]
 8004264:	4013      	ands	r3, r2
 8004266:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004270:	2b00      	cmp	r3, #0
 8004272:	d003      	beq.n	800427c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8004274:	693a      	ldr	r2, [r7, #16]
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	4313      	orrs	r3, r2
 800427a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800427c:	4a31      	ldr	r2, [pc, #196]	; (8004344 <HAL_GPIO_Init+0x310>)
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004282:	4b30      	ldr	r3, [pc, #192]	; (8004344 <HAL_GPIO_Init+0x310>)
 8004284:	68db      	ldr	r3, [r3, #12]
 8004286:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	43db      	mvns	r3, r3
 800428c:	693a      	ldr	r2, [r7, #16]
 800428e:	4013      	ands	r3, r2
 8004290:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800429a:	2b00      	cmp	r3, #0
 800429c:	d003      	beq.n	80042a6 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800429e:	693a      	ldr	r2, [r7, #16]
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	4313      	orrs	r3, r2
 80042a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80042a6:	4a27      	ldr	r2, [pc, #156]	; (8004344 <HAL_GPIO_Init+0x310>)
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80042ac:	4b25      	ldr	r3, [pc, #148]	; (8004344 <HAL_GPIO_Init+0x310>)
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	43db      	mvns	r3, r3
 80042b6:	693a      	ldr	r2, [r7, #16]
 80042b8:	4013      	ands	r3, r2
 80042ba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d003      	beq.n	80042d0 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80042c8:	693a      	ldr	r2, [r7, #16]
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	4313      	orrs	r3, r2
 80042ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80042d0:	4a1c      	ldr	r2, [pc, #112]	; (8004344 <HAL_GPIO_Init+0x310>)
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80042d6:	4b1b      	ldr	r3, [pc, #108]	; (8004344 <HAL_GPIO_Init+0x310>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	43db      	mvns	r3, r3
 80042e0:	693a      	ldr	r2, [r7, #16]
 80042e2:	4013      	ands	r3, r2
 80042e4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d003      	beq.n	80042fa <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 80042f2:	693a      	ldr	r2, [r7, #16]
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	4313      	orrs	r3, r2
 80042f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80042fa:	4a12      	ldr	r2, [pc, #72]	; (8004344 <HAL_GPIO_Init+0x310>)
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	3301      	adds	r3, #1
 8004304:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	681a      	ldr	r2, [r3, #0]
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	fa22 f303 	lsr.w	r3, r2, r3
 8004310:	2b00      	cmp	r3, #0
 8004312:	f47f ae97 	bne.w	8004044 <HAL_GPIO_Init+0x10>
  }
}
 8004316:	bf00      	nop
 8004318:	bf00      	nop
 800431a:	371c      	adds	r7, #28
 800431c:	46bd      	mov	sp, r7
 800431e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004322:	4770      	bx	lr
 8004324:	40021000 	.word	0x40021000
 8004328:	40010000 	.word	0x40010000
 800432c:	48000400 	.word	0x48000400
 8004330:	48000800 	.word	0x48000800
 8004334:	48000c00 	.word	0x48000c00
 8004338:	48001000 	.word	0x48001000
 800433c:	48001400 	.word	0x48001400
 8004340:	48001800 	.word	0x48001800
 8004344:	40010400 	.word	0x40010400

08004348 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004348:	b480      	push	{r7}
 800434a:	b085      	sub	sp, #20
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
 8004350:	460b      	mov	r3, r1
 8004352:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	691a      	ldr	r2, [r3, #16]
 8004358:	887b      	ldrh	r3, [r7, #2]
 800435a:	4013      	ands	r3, r2
 800435c:	2b00      	cmp	r3, #0
 800435e:	d002      	beq.n	8004366 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004360:	2301      	movs	r3, #1
 8004362:	73fb      	strb	r3, [r7, #15]
 8004364:	e001      	b.n	800436a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004366:	2300      	movs	r3, #0
 8004368:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800436a:	7bfb      	ldrb	r3, [r7, #15]
}
 800436c:	4618      	mov	r0, r3
 800436e:	3714      	adds	r7, #20
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr

08004378 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004378:	b480      	push	{r7}
 800437a:	b083      	sub	sp, #12
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
 8004380:	460b      	mov	r3, r1
 8004382:	807b      	strh	r3, [r7, #2]
 8004384:	4613      	mov	r3, r2
 8004386:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004388:	787b      	ldrb	r3, [r7, #1]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d003      	beq.n	8004396 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800438e:	887a      	ldrh	r2, [r7, #2]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004394:	e002      	b.n	800439c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004396:	887a      	ldrh	r2, [r7, #2]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800439c:	bf00      	nop
 800439e:	370c      	adds	r7, #12
 80043a0:	46bd      	mov	sp, r7
 80043a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a6:	4770      	bx	lr

080043a8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b082      	sub	sp, #8
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	4603      	mov	r3, r0
 80043b0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80043b2:	4b08      	ldr	r3, [pc, #32]	; (80043d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80043b4:	695a      	ldr	r2, [r3, #20]
 80043b6:	88fb      	ldrh	r3, [r7, #6]
 80043b8:	4013      	ands	r3, r2
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d006      	beq.n	80043cc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80043be:	4a05      	ldr	r2, [pc, #20]	; (80043d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80043c0:	88fb      	ldrh	r3, [r7, #6]
 80043c2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80043c4:	88fb      	ldrh	r3, [r7, #6]
 80043c6:	4618      	mov	r0, r3
 80043c8:	f000 f806 	bl	80043d8 <HAL_GPIO_EXTI_Callback>
  }
}
 80043cc:	bf00      	nop
 80043ce:	3708      	adds	r7, #8
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bd80      	pop	{r7, pc}
 80043d4:	40010400 	.word	0x40010400

080043d8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80043d8:	b480      	push	{r7}
 80043da:	b083      	sub	sp, #12
 80043dc:	af00      	add	r7, sp, #0
 80043de:	4603      	mov	r3, r0
 80043e0:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80043e2:	bf00      	nop
 80043e4:	370c      	adds	r7, #12
 80043e6:	46bd      	mov	sp, r7
 80043e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ec:	4770      	bx	lr
	...

080043f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 80043f6:	af00      	add	r7, sp, #0
 80043f8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80043fc:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004400:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004402:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004406:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d102      	bne.n	8004416 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8004410:	2301      	movs	r3, #1
 8004412:	f001 b83a 	b.w	800548a <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004416:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800441a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f003 0301 	and.w	r3, r3, #1
 8004426:	2b00      	cmp	r3, #0
 8004428:	f000 816f 	beq.w	800470a <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800442c:	4bb5      	ldr	r3, [pc, #724]	; (8004704 <HAL_RCC_OscConfig+0x314>)
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	f003 030c 	and.w	r3, r3, #12
 8004434:	2b04      	cmp	r3, #4
 8004436:	d00c      	beq.n	8004452 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004438:	4bb2      	ldr	r3, [pc, #712]	; (8004704 <HAL_RCC_OscConfig+0x314>)
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	f003 030c 	and.w	r3, r3, #12
 8004440:	2b08      	cmp	r3, #8
 8004442:	d15c      	bne.n	80044fe <HAL_RCC_OscConfig+0x10e>
 8004444:	4baf      	ldr	r3, [pc, #700]	; (8004704 <HAL_RCC_OscConfig+0x314>)
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 800444c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004450:	d155      	bne.n	80044fe <HAL_RCC_OscConfig+0x10e>
 8004452:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004456:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800445a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800445e:	fa93 f3a3 	rbit	r3, r3
 8004462:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004466:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800446a:	fab3 f383 	clz	r3, r3
 800446e:	b2db      	uxtb	r3, r3
 8004470:	095b      	lsrs	r3, r3, #5
 8004472:	b2db      	uxtb	r3, r3
 8004474:	f043 0301 	orr.w	r3, r3, #1
 8004478:	b2db      	uxtb	r3, r3
 800447a:	2b01      	cmp	r3, #1
 800447c:	d102      	bne.n	8004484 <HAL_RCC_OscConfig+0x94>
 800447e:	4ba1      	ldr	r3, [pc, #644]	; (8004704 <HAL_RCC_OscConfig+0x314>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	e015      	b.n	80044b0 <HAL_RCC_OscConfig+0xc0>
 8004484:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004488:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800448c:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8004490:	fa93 f3a3 	rbit	r3, r3
 8004494:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8004498:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800449c:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80044a0:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80044a4:	fa93 f3a3 	rbit	r3, r3
 80044a8:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80044ac:	4b95      	ldr	r3, [pc, #596]	; (8004704 <HAL_RCC_OscConfig+0x314>)
 80044ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044b0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80044b4:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 80044b8:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80044bc:	fa92 f2a2 	rbit	r2, r2
 80044c0:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 80044c4:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80044c8:	fab2 f282 	clz	r2, r2
 80044cc:	b2d2      	uxtb	r2, r2
 80044ce:	f042 0220 	orr.w	r2, r2, #32
 80044d2:	b2d2      	uxtb	r2, r2
 80044d4:	f002 021f 	and.w	r2, r2, #31
 80044d8:	2101      	movs	r1, #1
 80044da:	fa01 f202 	lsl.w	r2, r1, r2
 80044de:	4013      	ands	r3, r2
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	f000 8111 	beq.w	8004708 <HAL_RCC_OscConfig+0x318>
 80044e6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80044ea:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	f040 8108 	bne.w	8004708 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 80044f8:	2301      	movs	r3, #1
 80044fa:	f000 bfc6 	b.w	800548a <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044fe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004502:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800450e:	d106      	bne.n	800451e <HAL_RCC_OscConfig+0x12e>
 8004510:	4b7c      	ldr	r3, [pc, #496]	; (8004704 <HAL_RCC_OscConfig+0x314>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a7b      	ldr	r2, [pc, #492]	; (8004704 <HAL_RCC_OscConfig+0x314>)
 8004516:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800451a:	6013      	str	r3, [r2, #0]
 800451c:	e036      	b.n	800458c <HAL_RCC_OscConfig+0x19c>
 800451e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004522:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d10c      	bne.n	8004548 <HAL_RCC_OscConfig+0x158>
 800452e:	4b75      	ldr	r3, [pc, #468]	; (8004704 <HAL_RCC_OscConfig+0x314>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a74      	ldr	r2, [pc, #464]	; (8004704 <HAL_RCC_OscConfig+0x314>)
 8004534:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004538:	6013      	str	r3, [r2, #0]
 800453a:	4b72      	ldr	r3, [pc, #456]	; (8004704 <HAL_RCC_OscConfig+0x314>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a71      	ldr	r2, [pc, #452]	; (8004704 <HAL_RCC_OscConfig+0x314>)
 8004540:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004544:	6013      	str	r3, [r2, #0]
 8004546:	e021      	b.n	800458c <HAL_RCC_OscConfig+0x19c>
 8004548:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800454c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004558:	d10c      	bne.n	8004574 <HAL_RCC_OscConfig+0x184>
 800455a:	4b6a      	ldr	r3, [pc, #424]	; (8004704 <HAL_RCC_OscConfig+0x314>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4a69      	ldr	r2, [pc, #420]	; (8004704 <HAL_RCC_OscConfig+0x314>)
 8004560:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004564:	6013      	str	r3, [r2, #0]
 8004566:	4b67      	ldr	r3, [pc, #412]	; (8004704 <HAL_RCC_OscConfig+0x314>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a66      	ldr	r2, [pc, #408]	; (8004704 <HAL_RCC_OscConfig+0x314>)
 800456c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004570:	6013      	str	r3, [r2, #0]
 8004572:	e00b      	b.n	800458c <HAL_RCC_OscConfig+0x19c>
 8004574:	4b63      	ldr	r3, [pc, #396]	; (8004704 <HAL_RCC_OscConfig+0x314>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4a62      	ldr	r2, [pc, #392]	; (8004704 <HAL_RCC_OscConfig+0x314>)
 800457a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800457e:	6013      	str	r3, [r2, #0]
 8004580:	4b60      	ldr	r3, [pc, #384]	; (8004704 <HAL_RCC_OscConfig+0x314>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a5f      	ldr	r2, [pc, #380]	; (8004704 <HAL_RCC_OscConfig+0x314>)
 8004586:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800458a:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800458c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004590:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d059      	beq.n	8004650 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800459c:	f7fe f9a6 	bl	80028ec <HAL_GetTick>
 80045a0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045a4:	e00a      	b.n	80045bc <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80045a6:	f7fe f9a1 	bl	80028ec <HAL_GetTick>
 80045aa:	4602      	mov	r2, r0
 80045ac:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	2b64      	cmp	r3, #100	; 0x64
 80045b4:	d902      	bls.n	80045bc <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80045b6:	2303      	movs	r3, #3
 80045b8:	f000 bf67 	b.w	800548a <HAL_RCC_OscConfig+0x109a>
 80045bc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80045c0:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045c4:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80045c8:	fa93 f3a3 	rbit	r3, r3
 80045cc:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 80045d0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045d4:	fab3 f383 	clz	r3, r3
 80045d8:	b2db      	uxtb	r3, r3
 80045da:	095b      	lsrs	r3, r3, #5
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	f043 0301 	orr.w	r3, r3, #1
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d102      	bne.n	80045ee <HAL_RCC_OscConfig+0x1fe>
 80045e8:	4b46      	ldr	r3, [pc, #280]	; (8004704 <HAL_RCC_OscConfig+0x314>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	e015      	b.n	800461a <HAL_RCC_OscConfig+0x22a>
 80045ee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80045f2:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045f6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80045fa:	fa93 f3a3 	rbit	r3, r3
 80045fe:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8004602:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004606:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800460a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 800460e:	fa93 f3a3 	rbit	r3, r3
 8004612:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004616:	4b3b      	ldr	r3, [pc, #236]	; (8004704 <HAL_RCC_OscConfig+0x314>)
 8004618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800461a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800461e:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8004622:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8004626:	fa92 f2a2 	rbit	r2, r2
 800462a:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 800462e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004632:	fab2 f282 	clz	r2, r2
 8004636:	b2d2      	uxtb	r2, r2
 8004638:	f042 0220 	orr.w	r2, r2, #32
 800463c:	b2d2      	uxtb	r2, r2
 800463e:	f002 021f 	and.w	r2, r2, #31
 8004642:	2101      	movs	r1, #1
 8004644:	fa01 f202 	lsl.w	r2, r1, r2
 8004648:	4013      	ands	r3, r2
 800464a:	2b00      	cmp	r3, #0
 800464c:	d0ab      	beq.n	80045a6 <HAL_RCC_OscConfig+0x1b6>
 800464e:	e05c      	b.n	800470a <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004650:	f7fe f94c 	bl	80028ec <HAL_GetTick>
 8004654:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004658:	e00a      	b.n	8004670 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800465a:	f7fe f947 	bl	80028ec <HAL_GetTick>
 800465e:	4602      	mov	r2, r0
 8004660:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004664:	1ad3      	subs	r3, r2, r3
 8004666:	2b64      	cmp	r3, #100	; 0x64
 8004668:	d902      	bls.n	8004670 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 800466a:	2303      	movs	r3, #3
 800466c:	f000 bf0d 	b.w	800548a <HAL_RCC_OscConfig+0x109a>
 8004670:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004674:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004678:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 800467c:	fa93 f3a3 	rbit	r3, r3
 8004680:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8004684:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004688:	fab3 f383 	clz	r3, r3
 800468c:	b2db      	uxtb	r3, r3
 800468e:	095b      	lsrs	r3, r3, #5
 8004690:	b2db      	uxtb	r3, r3
 8004692:	f043 0301 	orr.w	r3, r3, #1
 8004696:	b2db      	uxtb	r3, r3
 8004698:	2b01      	cmp	r3, #1
 800469a:	d102      	bne.n	80046a2 <HAL_RCC_OscConfig+0x2b2>
 800469c:	4b19      	ldr	r3, [pc, #100]	; (8004704 <HAL_RCC_OscConfig+0x314>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	e015      	b.n	80046ce <HAL_RCC_OscConfig+0x2de>
 80046a2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80046a6:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046aa:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80046ae:	fa93 f3a3 	rbit	r3, r3
 80046b2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80046b6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80046ba:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80046be:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80046c2:	fa93 f3a3 	rbit	r3, r3
 80046c6:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80046ca:	4b0e      	ldr	r3, [pc, #56]	; (8004704 <HAL_RCC_OscConfig+0x314>)
 80046cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ce:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80046d2:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 80046d6:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80046da:	fa92 f2a2 	rbit	r2, r2
 80046de:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 80046e2:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80046e6:	fab2 f282 	clz	r2, r2
 80046ea:	b2d2      	uxtb	r2, r2
 80046ec:	f042 0220 	orr.w	r2, r2, #32
 80046f0:	b2d2      	uxtb	r2, r2
 80046f2:	f002 021f 	and.w	r2, r2, #31
 80046f6:	2101      	movs	r1, #1
 80046f8:	fa01 f202 	lsl.w	r2, r1, r2
 80046fc:	4013      	ands	r3, r2
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d1ab      	bne.n	800465a <HAL_RCC_OscConfig+0x26a>
 8004702:	e002      	b.n	800470a <HAL_RCC_OscConfig+0x31a>
 8004704:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004708:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800470a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800470e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f003 0302 	and.w	r3, r3, #2
 800471a:	2b00      	cmp	r3, #0
 800471c:	f000 817f 	beq.w	8004a1e <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004720:	4ba7      	ldr	r3, [pc, #668]	; (80049c0 <HAL_RCC_OscConfig+0x5d0>)
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	f003 030c 	and.w	r3, r3, #12
 8004728:	2b00      	cmp	r3, #0
 800472a:	d00c      	beq.n	8004746 <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800472c:	4ba4      	ldr	r3, [pc, #656]	; (80049c0 <HAL_RCC_OscConfig+0x5d0>)
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	f003 030c 	and.w	r3, r3, #12
 8004734:	2b08      	cmp	r3, #8
 8004736:	d173      	bne.n	8004820 <HAL_RCC_OscConfig+0x430>
 8004738:	4ba1      	ldr	r3, [pc, #644]	; (80049c0 <HAL_RCC_OscConfig+0x5d0>)
 800473a:	685b      	ldr	r3, [r3, #4]
 800473c:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8004740:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004744:	d16c      	bne.n	8004820 <HAL_RCC_OscConfig+0x430>
 8004746:	2302      	movs	r3, #2
 8004748:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800474c:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8004750:	fa93 f3a3 	rbit	r3, r3
 8004754:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8004758:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800475c:	fab3 f383 	clz	r3, r3
 8004760:	b2db      	uxtb	r3, r3
 8004762:	095b      	lsrs	r3, r3, #5
 8004764:	b2db      	uxtb	r3, r3
 8004766:	f043 0301 	orr.w	r3, r3, #1
 800476a:	b2db      	uxtb	r3, r3
 800476c:	2b01      	cmp	r3, #1
 800476e:	d102      	bne.n	8004776 <HAL_RCC_OscConfig+0x386>
 8004770:	4b93      	ldr	r3, [pc, #588]	; (80049c0 <HAL_RCC_OscConfig+0x5d0>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	e013      	b.n	800479e <HAL_RCC_OscConfig+0x3ae>
 8004776:	2302      	movs	r3, #2
 8004778:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800477c:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8004780:	fa93 f3a3 	rbit	r3, r3
 8004784:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8004788:	2302      	movs	r3, #2
 800478a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800478e:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8004792:	fa93 f3a3 	rbit	r3, r3
 8004796:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800479a:	4b89      	ldr	r3, [pc, #548]	; (80049c0 <HAL_RCC_OscConfig+0x5d0>)
 800479c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800479e:	2202      	movs	r2, #2
 80047a0:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80047a4:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80047a8:	fa92 f2a2 	rbit	r2, r2
 80047ac:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 80047b0:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80047b4:	fab2 f282 	clz	r2, r2
 80047b8:	b2d2      	uxtb	r2, r2
 80047ba:	f042 0220 	orr.w	r2, r2, #32
 80047be:	b2d2      	uxtb	r2, r2
 80047c0:	f002 021f 	and.w	r2, r2, #31
 80047c4:	2101      	movs	r1, #1
 80047c6:	fa01 f202 	lsl.w	r2, r1, r2
 80047ca:	4013      	ands	r3, r2
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d00a      	beq.n	80047e6 <HAL_RCC_OscConfig+0x3f6>
 80047d0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80047d4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	68db      	ldr	r3, [r3, #12]
 80047dc:	2b01      	cmp	r3, #1
 80047de:	d002      	beq.n	80047e6 <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 80047e0:	2301      	movs	r3, #1
 80047e2:	f000 be52 	b.w	800548a <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047e6:	4b76      	ldr	r3, [pc, #472]	; (80049c0 <HAL_RCC_OscConfig+0x5d0>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80047ee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80047f2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	691b      	ldr	r3, [r3, #16]
 80047fa:	21f8      	movs	r1, #248	; 0xf8
 80047fc:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004800:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8004804:	fa91 f1a1 	rbit	r1, r1
 8004808:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 800480c:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004810:	fab1 f181 	clz	r1, r1
 8004814:	b2c9      	uxtb	r1, r1
 8004816:	408b      	lsls	r3, r1
 8004818:	4969      	ldr	r1, [pc, #420]	; (80049c0 <HAL_RCC_OscConfig+0x5d0>)
 800481a:	4313      	orrs	r3, r2
 800481c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800481e:	e0fe      	b.n	8004a1e <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004820:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004824:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	68db      	ldr	r3, [r3, #12]
 800482c:	2b00      	cmp	r3, #0
 800482e:	f000 8088 	beq.w	8004942 <HAL_RCC_OscConfig+0x552>
 8004832:	2301      	movs	r3, #1
 8004834:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004838:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 800483c:	fa93 f3a3 	rbit	r3, r3
 8004840:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8004844:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004848:	fab3 f383 	clz	r3, r3
 800484c:	b2db      	uxtb	r3, r3
 800484e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004852:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004856:	009b      	lsls	r3, r3, #2
 8004858:	461a      	mov	r2, r3
 800485a:	2301      	movs	r3, #1
 800485c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800485e:	f7fe f845 	bl	80028ec <HAL_GetTick>
 8004862:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004866:	e00a      	b.n	800487e <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004868:	f7fe f840 	bl	80028ec <HAL_GetTick>
 800486c:	4602      	mov	r2, r0
 800486e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004872:	1ad3      	subs	r3, r2, r3
 8004874:	2b02      	cmp	r3, #2
 8004876:	d902      	bls.n	800487e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004878:	2303      	movs	r3, #3
 800487a:	f000 be06 	b.w	800548a <HAL_RCC_OscConfig+0x109a>
 800487e:	2302      	movs	r3, #2
 8004880:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004884:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8004888:	fa93 f3a3 	rbit	r3, r3
 800488c:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8004890:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004894:	fab3 f383 	clz	r3, r3
 8004898:	b2db      	uxtb	r3, r3
 800489a:	095b      	lsrs	r3, r3, #5
 800489c:	b2db      	uxtb	r3, r3
 800489e:	f043 0301 	orr.w	r3, r3, #1
 80048a2:	b2db      	uxtb	r3, r3
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	d102      	bne.n	80048ae <HAL_RCC_OscConfig+0x4be>
 80048a8:	4b45      	ldr	r3, [pc, #276]	; (80049c0 <HAL_RCC_OscConfig+0x5d0>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	e013      	b.n	80048d6 <HAL_RCC_OscConfig+0x4e6>
 80048ae:	2302      	movs	r3, #2
 80048b0:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048b4:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80048b8:	fa93 f3a3 	rbit	r3, r3
 80048bc:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80048c0:	2302      	movs	r3, #2
 80048c2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80048c6:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80048ca:	fa93 f3a3 	rbit	r3, r3
 80048ce:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80048d2:	4b3b      	ldr	r3, [pc, #236]	; (80049c0 <HAL_RCC_OscConfig+0x5d0>)
 80048d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d6:	2202      	movs	r2, #2
 80048d8:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80048dc:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80048e0:	fa92 f2a2 	rbit	r2, r2
 80048e4:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 80048e8:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80048ec:	fab2 f282 	clz	r2, r2
 80048f0:	b2d2      	uxtb	r2, r2
 80048f2:	f042 0220 	orr.w	r2, r2, #32
 80048f6:	b2d2      	uxtb	r2, r2
 80048f8:	f002 021f 	and.w	r2, r2, #31
 80048fc:	2101      	movs	r1, #1
 80048fe:	fa01 f202 	lsl.w	r2, r1, r2
 8004902:	4013      	ands	r3, r2
 8004904:	2b00      	cmp	r3, #0
 8004906:	d0af      	beq.n	8004868 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004908:	4b2d      	ldr	r3, [pc, #180]	; (80049c0 <HAL_RCC_OscConfig+0x5d0>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004910:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004914:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	691b      	ldr	r3, [r3, #16]
 800491c:	21f8      	movs	r1, #248	; 0xf8
 800491e:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004922:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8004926:	fa91 f1a1 	rbit	r1, r1
 800492a:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 800492e:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8004932:	fab1 f181 	clz	r1, r1
 8004936:	b2c9      	uxtb	r1, r1
 8004938:	408b      	lsls	r3, r1
 800493a:	4921      	ldr	r1, [pc, #132]	; (80049c0 <HAL_RCC_OscConfig+0x5d0>)
 800493c:	4313      	orrs	r3, r2
 800493e:	600b      	str	r3, [r1, #0]
 8004940:	e06d      	b.n	8004a1e <HAL_RCC_OscConfig+0x62e>
 8004942:	2301      	movs	r3, #1
 8004944:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004948:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800494c:	fa93 f3a3 	rbit	r3, r3
 8004950:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8004954:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004958:	fab3 f383 	clz	r3, r3
 800495c:	b2db      	uxtb	r3, r3
 800495e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004962:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004966:	009b      	lsls	r3, r3, #2
 8004968:	461a      	mov	r2, r3
 800496a:	2300      	movs	r3, #0
 800496c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800496e:	f7fd ffbd 	bl	80028ec <HAL_GetTick>
 8004972:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004976:	e00a      	b.n	800498e <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004978:	f7fd ffb8 	bl	80028ec <HAL_GetTick>
 800497c:	4602      	mov	r2, r0
 800497e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004982:	1ad3      	subs	r3, r2, r3
 8004984:	2b02      	cmp	r3, #2
 8004986:	d902      	bls.n	800498e <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8004988:	2303      	movs	r3, #3
 800498a:	f000 bd7e 	b.w	800548a <HAL_RCC_OscConfig+0x109a>
 800498e:	2302      	movs	r3, #2
 8004990:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004994:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8004998:	fa93 f3a3 	rbit	r3, r3
 800499c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 80049a0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049a4:	fab3 f383 	clz	r3, r3
 80049a8:	b2db      	uxtb	r3, r3
 80049aa:	095b      	lsrs	r3, r3, #5
 80049ac:	b2db      	uxtb	r3, r3
 80049ae:	f043 0301 	orr.w	r3, r3, #1
 80049b2:	b2db      	uxtb	r3, r3
 80049b4:	2b01      	cmp	r3, #1
 80049b6:	d105      	bne.n	80049c4 <HAL_RCC_OscConfig+0x5d4>
 80049b8:	4b01      	ldr	r3, [pc, #4]	; (80049c0 <HAL_RCC_OscConfig+0x5d0>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	e016      	b.n	80049ec <HAL_RCC_OscConfig+0x5fc>
 80049be:	bf00      	nop
 80049c0:	40021000 	.word	0x40021000
 80049c4:	2302      	movs	r3, #2
 80049c6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049ca:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80049ce:	fa93 f3a3 	rbit	r3, r3
 80049d2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80049d6:	2302      	movs	r3, #2
 80049d8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80049dc:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80049e0:	fa93 f3a3 	rbit	r3, r3
 80049e4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80049e8:	4bbf      	ldr	r3, [pc, #764]	; (8004ce8 <HAL_RCC_OscConfig+0x8f8>)
 80049ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ec:	2202      	movs	r2, #2
 80049ee:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80049f2:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80049f6:	fa92 f2a2 	rbit	r2, r2
 80049fa:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 80049fe:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004a02:	fab2 f282 	clz	r2, r2
 8004a06:	b2d2      	uxtb	r2, r2
 8004a08:	f042 0220 	orr.w	r2, r2, #32
 8004a0c:	b2d2      	uxtb	r2, r2
 8004a0e:	f002 021f 	and.w	r2, r2, #31
 8004a12:	2101      	movs	r1, #1
 8004a14:	fa01 f202 	lsl.w	r2, r1, r2
 8004a18:	4013      	ands	r3, r2
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d1ac      	bne.n	8004978 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a1e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004a22:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f003 0308 	and.w	r3, r3, #8
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	f000 8113 	beq.w	8004c5a <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a34:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004a38:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	695b      	ldr	r3, [r3, #20]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d07c      	beq.n	8004b3e <HAL_RCC_OscConfig+0x74e>
 8004a44:	2301      	movs	r3, #1
 8004a46:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004a4e:	fa93 f3a3 	rbit	r3, r3
 8004a52:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8004a56:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a5a:	fab3 f383 	clz	r3, r3
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	461a      	mov	r2, r3
 8004a62:	4ba2      	ldr	r3, [pc, #648]	; (8004cec <HAL_RCC_OscConfig+0x8fc>)
 8004a64:	4413      	add	r3, r2
 8004a66:	009b      	lsls	r3, r3, #2
 8004a68:	461a      	mov	r2, r3
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a6e:	f7fd ff3d 	bl	80028ec <HAL_GetTick>
 8004a72:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a76:	e00a      	b.n	8004a8e <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a78:	f7fd ff38 	bl	80028ec <HAL_GetTick>
 8004a7c:	4602      	mov	r2, r0
 8004a7e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004a82:	1ad3      	subs	r3, r2, r3
 8004a84:	2b02      	cmp	r3, #2
 8004a86:	d902      	bls.n	8004a8e <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8004a88:	2303      	movs	r3, #3
 8004a8a:	f000 bcfe 	b.w	800548a <HAL_RCC_OscConfig+0x109a>
 8004a8e:	2302      	movs	r3, #2
 8004a90:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a94:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004a98:	fa93 f2a3 	rbit	r2, r3
 8004a9c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004aa0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004aa4:	601a      	str	r2, [r3, #0]
 8004aa6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004aaa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004aae:	2202      	movs	r2, #2
 8004ab0:	601a      	str	r2, [r3, #0]
 8004ab2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004ab6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	fa93 f2a3 	rbit	r2, r3
 8004ac0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004ac4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004ac8:	601a      	str	r2, [r3, #0]
 8004aca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004ace:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8004ad2:	2202      	movs	r2, #2
 8004ad4:	601a      	str	r2, [r3, #0]
 8004ad6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004ada:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	fa93 f2a3 	rbit	r2, r3
 8004ae4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004ae8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004aec:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004aee:	4b7e      	ldr	r3, [pc, #504]	; (8004ce8 <HAL_RCC_OscConfig+0x8f8>)
 8004af0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004af2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004af6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004afa:	2102      	movs	r1, #2
 8004afc:	6019      	str	r1, [r3, #0]
 8004afe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004b02:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	fa93 f1a3 	rbit	r1, r3
 8004b0c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004b10:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004b14:	6019      	str	r1, [r3, #0]
  return result;
 8004b16:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004b1a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	fab3 f383 	clz	r3, r3
 8004b24:	b2db      	uxtb	r3, r3
 8004b26:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004b2a:	b2db      	uxtb	r3, r3
 8004b2c:	f003 031f 	and.w	r3, r3, #31
 8004b30:	2101      	movs	r1, #1
 8004b32:	fa01 f303 	lsl.w	r3, r1, r3
 8004b36:	4013      	ands	r3, r2
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d09d      	beq.n	8004a78 <HAL_RCC_OscConfig+0x688>
 8004b3c:	e08d      	b.n	8004c5a <HAL_RCC_OscConfig+0x86a>
 8004b3e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004b42:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004b46:	2201      	movs	r2, #1
 8004b48:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b4a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004b4e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	fa93 f2a3 	rbit	r2, r3
 8004b58:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004b5c:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8004b60:	601a      	str	r2, [r3, #0]
  return result;
 8004b62:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004b66:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8004b6a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b6c:	fab3 f383 	clz	r3, r3
 8004b70:	b2db      	uxtb	r3, r3
 8004b72:	461a      	mov	r2, r3
 8004b74:	4b5d      	ldr	r3, [pc, #372]	; (8004cec <HAL_RCC_OscConfig+0x8fc>)
 8004b76:	4413      	add	r3, r2
 8004b78:	009b      	lsls	r3, r3, #2
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b80:	f7fd feb4 	bl	80028ec <HAL_GetTick>
 8004b84:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b88:	e00a      	b.n	8004ba0 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b8a:	f7fd feaf 	bl	80028ec <HAL_GetTick>
 8004b8e:	4602      	mov	r2, r0
 8004b90:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004b94:	1ad3      	subs	r3, r2, r3
 8004b96:	2b02      	cmp	r3, #2
 8004b98:	d902      	bls.n	8004ba0 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 8004b9a:	2303      	movs	r3, #3
 8004b9c:	f000 bc75 	b.w	800548a <HAL_RCC_OscConfig+0x109a>
 8004ba0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004ba4:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8004ba8:	2202      	movs	r2, #2
 8004baa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004bb0:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	fa93 f2a3 	rbit	r2, r3
 8004bba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004bbe:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8004bc2:	601a      	str	r2, [r3, #0]
 8004bc4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004bc8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8004bcc:	2202      	movs	r2, #2
 8004bce:	601a      	str	r2, [r3, #0]
 8004bd0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004bd4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	fa93 f2a3 	rbit	r2, r3
 8004bde:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004be2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8004be6:	601a      	str	r2, [r3, #0]
 8004be8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004bec:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8004bf0:	2202      	movs	r2, #2
 8004bf2:	601a      	str	r2, [r3, #0]
 8004bf4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004bf8:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	fa93 f2a3 	rbit	r2, r3
 8004c02:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004c06:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8004c0a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c0c:	4b36      	ldr	r3, [pc, #216]	; (8004ce8 <HAL_RCC_OscConfig+0x8f8>)
 8004c0e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c10:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004c14:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004c18:	2102      	movs	r1, #2
 8004c1a:	6019      	str	r1, [r3, #0]
 8004c1c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004c20:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	fa93 f1a3 	rbit	r1, r3
 8004c2a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004c2e:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004c32:	6019      	str	r1, [r3, #0]
  return result;
 8004c34:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004c38:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	fab3 f383 	clz	r3, r3
 8004c42:	b2db      	uxtb	r3, r3
 8004c44:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	f003 031f 	and.w	r3, r3, #31
 8004c4e:	2101      	movs	r1, #1
 8004c50:	fa01 f303 	lsl.w	r3, r1, r3
 8004c54:	4013      	ands	r3, r2
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d197      	bne.n	8004b8a <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c5a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004c5e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f003 0304 	and.w	r3, r3, #4
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	f000 81a5 	beq.w	8004fba <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c70:	2300      	movs	r3, #0
 8004c72:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c76:	4b1c      	ldr	r3, [pc, #112]	; (8004ce8 <HAL_RCC_OscConfig+0x8f8>)
 8004c78:	69db      	ldr	r3, [r3, #28]
 8004c7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d116      	bne.n	8004cb0 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c82:	4b19      	ldr	r3, [pc, #100]	; (8004ce8 <HAL_RCC_OscConfig+0x8f8>)
 8004c84:	69db      	ldr	r3, [r3, #28]
 8004c86:	4a18      	ldr	r2, [pc, #96]	; (8004ce8 <HAL_RCC_OscConfig+0x8f8>)
 8004c88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c8c:	61d3      	str	r3, [r2, #28]
 8004c8e:	4b16      	ldr	r3, [pc, #88]	; (8004ce8 <HAL_RCC_OscConfig+0x8f8>)
 8004c90:	69db      	ldr	r3, [r3, #28]
 8004c92:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8004c96:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004c9a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004c9e:	601a      	str	r2, [r3, #0]
 8004ca0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004ca4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004ca8:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004caa:	2301      	movs	r3, #1
 8004cac:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cb0:	4b0f      	ldr	r3, [pc, #60]	; (8004cf0 <HAL_RCC_OscConfig+0x900>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d121      	bne.n	8004d00 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004cbc:	4b0c      	ldr	r3, [pc, #48]	; (8004cf0 <HAL_RCC_OscConfig+0x900>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a0b      	ldr	r2, [pc, #44]	; (8004cf0 <HAL_RCC_OscConfig+0x900>)
 8004cc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cc6:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cc8:	f7fd fe10 	bl	80028ec <HAL_GetTick>
 8004ccc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cd0:	e010      	b.n	8004cf4 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cd2:	f7fd fe0b 	bl	80028ec <HAL_GetTick>
 8004cd6:	4602      	mov	r2, r0
 8004cd8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004cdc:	1ad3      	subs	r3, r2, r3
 8004cde:	2b64      	cmp	r3, #100	; 0x64
 8004ce0:	d908      	bls.n	8004cf4 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 8004ce2:	2303      	movs	r3, #3
 8004ce4:	e3d1      	b.n	800548a <HAL_RCC_OscConfig+0x109a>
 8004ce6:	bf00      	nop
 8004ce8:	40021000 	.word	0x40021000
 8004cec:	10908120 	.word	0x10908120
 8004cf0:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cf4:	4b8d      	ldr	r3, [pc, #564]	; (8004f2c <HAL_RCC_OscConfig+0xb3c>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d0e8      	beq.n	8004cd2 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d00:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004d04:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	689b      	ldr	r3, [r3, #8]
 8004d0c:	2b01      	cmp	r3, #1
 8004d0e:	d106      	bne.n	8004d1e <HAL_RCC_OscConfig+0x92e>
 8004d10:	4b87      	ldr	r3, [pc, #540]	; (8004f30 <HAL_RCC_OscConfig+0xb40>)
 8004d12:	6a1b      	ldr	r3, [r3, #32]
 8004d14:	4a86      	ldr	r2, [pc, #536]	; (8004f30 <HAL_RCC_OscConfig+0xb40>)
 8004d16:	f043 0301 	orr.w	r3, r3, #1
 8004d1a:	6213      	str	r3, [r2, #32]
 8004d1c:	e035      	b.n	8004d8a <HAL_RCC_OscConfig+0x99a>
 8004d1e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004d22:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d10c      	bne.n	8004d48 <HAL_RCC_OscConfig+0x958>
 8004d2e:	4b80      	ldr	r3, [pc, #512]	; (8004f30 <HAL_RCC_OscConfig+0xb40>)
 8004d30:	6a1b      	ldr	r3, [r3, #32]
 8004d32:	4a7f      	ldr	r2, [pc, #508]	; (8004f30 <HAL_RCC_OscConfig+0xb40>)
 8004d34:	f023 0301 	bic.w	r3, r3, #1
 8004d38:	6213      	str	r3, [r2, #32]
 8004d3a:	4b7d      	ldr	r3, [pc, #500]	; (8004f30 <HAL_RCC_OscConfig+0xb40>)
 8004d3c:	6a1b      	ldr	r3, [r3, #32]
 8004d3e:	4a7c      	ldr	r2, [pc, #496]	; (8004f30 <HAL_RCC_OscConfig+0xb40>)
 8004d40:	f023 0304 	bic.w	r3, r3, #4
 8004d44:	6213      	str	r3, [r2, #32]
 8004d46:	e020      	b.n	8004d8a <HAL_RCC_OscConfig+0x99a>
 8004d48:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004d4c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	2b05      	cmp	r3, #5
 8004d56:	d10c      	bne.n	8004d72 <HAL_RCC_OscConfig+0x982>
 8004d58:	4b75      	ldr	r3, [pc, #468]	; (8004f30 <HAL_RCC_OscConfig+0xb40>)
 8004d5a:	6a1b      	ldr	r3, [r3, #32]
 8004d5c:	4a74      	ldr	r2, [pc, #464]	; (8004f30 <HAL_RCC_OscConfig+0xb40>)
 8004d5e:	f043 0304 	orr.w	r3, r3, #4
 8004d62:	6213      	str	r3, [r2, #32]
 8004d64:	4b72      	ldr	r3, [pc, #456]	; (8004f30 <HAL_RCC_OscConfig+0xb40>)
 8004d66:	6a1b      	ldr	r3, [r3, #32]
 8004d68:	4a71      	ldr	r2, [pc, #452]	; (8004f30 <HAL_RCC_OscConfig+0xb40>)
 8004d6a:	f043 0301 	orr.w	r3, r3, #1
 8004d6e:	6213      	str	r3, [r2, #32]
 8004d70:	e00b      	b.n	8004d8a <HAL_RCC_OscConfig+0x99a>
 8004d72:	4b6f      	ldr	r3, [pc, #444]	; (8004f30 <HAL_RCC_OscConfig+0xb40>)
 8004d74:	6a1b      	ldr	r3, [r3, #32]
 8004d76:	4a6e      	ldr	r2, [pc, #440]	; (8004f30 <HAL_RCC_OscConfig+0xb40>)
 8004d78:	f023 0301 	bic.w	r3, r3, #1
 8004d7c:	6213      	str	r3, [r2, #32]
 8004d7e:	4b6c      	ldr	r3, [pc, #432]	; (8004f30 <HAL_RCC_OscConfig+0xb40>)
 8004d80:	6a1b      	ldr	r3, [r3, #32]
 8004d82:	4a6b      	ldr	r2, [pc, #428]	; (8004f30 <HAL_RCC_OscConfig+0xb40>)
 8004d84:	f023 0304 	bic.w	r3, r3, #4
 8004d88:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004d8a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004d8e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	f000 8081 	beq.w	8004e9e <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d9c:	f7fd fda6 	bl	80028ec <HAL_GetTick>
 8004da0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004da4:	e00b      	b.n	8004dbe <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004da6:	f7fd fda1 	bl	80028ec <HAL_GetTick>
 8004daa:	4602      	mov	r2, r0
 8004dac:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004db0:	1ad3      	subs	r3, r2, r3
 8004db2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d901      	bls.n	8004dbe <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8004dba:	2303      	movs	r3, #3
 8004dbc:	e365      	b.n	800548a <HAL_RCC_OscConfig+0x109a>
 8004dbe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004dc2:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8004dc6:	2202      	movs	r2, #2
 8004dc8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004dce:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	fa93 f2a3 	rbit	r2, r3
 8004dd8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004ddc:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8004de0:	601a      	str	r2, [r3, #0]
 8004de2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004de6:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8004dea:	2202      	movs	r2, #2
 8004dec:	601a      	str	r2, [r3, #0]
 8004dee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004df2:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	fa93 f2a3 	rbit	r2, r3
 8004dfc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004e00:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8004e04:	601a      	str	r2, [r3, #0]
  return result;
 8004e06:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004e0a:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8004e0e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e10:	fab3 f383 	clz	r3, r3
 8004e14:	b2db      	uxtb	r3, r3
 8004e16:	095b      	lsrs	r3, r3, #5
 8004e18:	b2db      	uxtb	r3, r3
 8004e1a:	f043 0302 	orr.w	r3, r3, #2
 8004e1e:	b2db      	uxtb	r3, r3
 8004e20:	2b02      	cmp	r3, #2
 8004e22:	d102      	bne.n	8004e2a <HAL_RCC_OscConfig+0xa3a>
 8004e24:	4b42      	ldr	r3, [pc, #264]	; (8004f30 <HAL_RCC_OscConfig+0xb40>)
 8004e26:	6a1b      	ldr	r3, [r3, #32]
 8004e28:	e013      	b.n	8004e52 <HAL_RCC_OscConfig+0xa62>
 8004e2a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004e2e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8004e32:	2202      	movs	r2, #2
 8004e34:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e36:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004e3a:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	fa93 f2a3 	rbit	r2, r3
 8004e44:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004e48:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8004e4c:	601a      	str	r2, [r3, #0]
 8004e4e:	4b38      	ldr	r3, [pc, #224]	; (8004f30 <HAL_RCC_OscConfig+0xb40>)
 8004e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e52:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8004e56:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8004e5a:	2102      	movs	r1, #2
 8004e5c:	6011      	str	r1, [r2, #0]
 8004e5e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8004e62:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8004e66:	6812      	ldr	r2, [r2, #0]
 8004e68:	fa92 f1a2 	rbit	r1, r2
 8004e6c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8004e70:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8004e74:	6011      	str	r1, [r2, #0]
  return result;
 8004e76:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8004e7a:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8004e7e:	6812      	ldr	r2, [r2, #0]
 8004e80:	fab2 f282 	clz	r2, r2
 8004e84:	b2d2      	uxtb	r2, r2
 8004e86:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e8a:	b2d2      	uxtb	r2, r2
 8004e8c:	f002 021f 	and.w	r2, r2, #31
 8004e90:	2101      	movs	r1, #1
 8004e92:	fa01 f202 	lsl.w	r2, r1, r2
 8004e96:	4013      	ands	r3, r2
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d084      	beq.n	8004da6 <HAL_RCC_OscConfig+0x9b6>
 8004e9c:	e083      	b.n	8004fa6 <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e9e:	f7fd fd25 	bl	80028ec <HAL_GetTick>
 8004ea2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ea6:	e00b      	b.n	8004ec0 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ea8:	f7fd fd20 	bl	80028ec <HAL_GetTick>
 8004eac:	4602      	mov	r2, r0
 8004eae:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004eb2:	1ad3      	subs	r3, r2, r3
 8004eb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d901      	bls.n	8004ec0 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8004ebc:	2303      	movs	r3, #3
 8004ebe:	e2e4      	b.n	800548a <HAL_RCC_OscConfig+0x109a>
 8004ec0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004ec4:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8004ec8:	2202      	movs	r2, #2
 8004eca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ecc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004ed0:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	fa93 f2a3 	rbit	r2, r3
 8004eda:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004ede:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8004ee2:	601a      	str	r2, [r3, #0]
 8004ee4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004ee8:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8004eec:	2202      	movs	r2, #2
 8004eee:	601a      	str	r2, [r3, #0]
 8004ef0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004ef4:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	fa93 f2a3 	rbit	r2, r3
 8004efe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004f02:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8004f06:	601a      	str	r2, [r3, #0]
  return result;
 8004f08:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004f0c:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8004f10:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f12:	fab3 f383 	clz	r3, r3
 8004f16:	b2db      	uxtb	r3, r3
 8004f18:	095b      	lsrs	r3, r3, #5
 8004f1a:	b2db      	uxtb	r3, r3
 8004f1c:	f043 0302 	orr.w	r3, r3, #2
 8004f20:	b2db      	uxtb	r3, r3
 8004f22:	2b02      	cmp	r3, #2
 8004f24:	d106      	bne.n	8004f34 <HAL_RCC_OscConfig+0xb44>
 8004f26:	4b02      	ldr	r3, [pc, #8]	; (8004f30 <HAL_RCC_OscConfig+0xb40>)
 8004f28:	6a1b      	ldr	r3, [r3, #32]
 8004f2a:	e017      	b.n	8004f5c <HAL_RCC_OscConfig+0xb6c>
 8004f2c:	40007000 	.word	0x40007000
 8004f30:	40021000 	.word	0x40021000
 8004f34:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004f38:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8004f3c:	2202      	movs	r2, #2
 8004f3e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f40:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004f44:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	fa93 f2a3 	rbit	r2, r3
 8004f4e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004f52:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8004f56:	601a      	str	r2, [r3, #0]
 8004f58:	4bb3      	ldr	r3, [pc, #716]	; (8005228 <HAL_RCC_OscConfig+0xe38>)
 8004f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f5c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8004f60:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8004f64:	2102      	movs	r1, #2
 8004f66:	6011      	str	r1, [r2, #0]
 8004f68:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8004f6c:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8004f70:	6812      	ldr	r2, [r2, #0]
 8004f72:	fa92 f1a2 	rbit	r1, r2
 8004f76:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8004f7a:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8004f7e:	6011      	str	r1, [r2, #0]
  return result;
 8004f80:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8004f84:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8004f88:	6812      	ldr	r2, [r2, #0]
 8004f8a:	fab2 f282 	clz	r2, r2
 8004f8e:	b2d2      	uxtb	r2, r2
 8004f90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f94:	b2d2      	uxtb	r2, r2
 8004f96:	f002 021f 	and.w	r2, r2, #31
 8004f9a:	2101      	movs	r1, #1
 8004f9c:	fa01 f202 	lsl.w	r2, r1, r2
 8004fa0:	4013      	ands	r3, r2
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d180      	bne.n	8004ea8 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004fa6:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8004faa:	2b01      	cmp	r3, #1
 8004fac:	d105      	bne.n	8004fba <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fae:	4b9e      	ldr	r3, [pc, #632]	; (8005228 <HAL_RCC_OscConfig+0xe38>)
 8004fb0:	69db      	ldr	r3, [r3, #28]
 8004fb2:	4a9d      	ldr	r2, [pc, #628]	; (8005228 <HAL_RCC_OscConfig+0xe38>)
 8004fb4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004fb8:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004fba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004fbe:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	699b      	ldr	r3, [r3, #24]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	f000 825e 	beq.w	8005488 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004fcc:	4b96      	ldr	r3, [pc, #600]	; (8005228 <HAL_RCC_OscConfig+0xe38>)
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	f003 030c 	and.w	r3, r3, #12
 8004fd4:	2b08      	cmp	r3, #8
 8004fd6:	f000 821f 	beq.w	8005418 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004fda:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004fde:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	699b      	ldr	r3, [r3, #24]
 8004fe6:	2b02      	cmp	r3, #2
 8004fe8:	f040 8170 	bne.w	80052cc <HAL_RCC_OscConfig+0xedc>
 8004fec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004ff0:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8004ff4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004ff8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ffa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004ffe:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	fa93 f2a3 	rbit	r2, r3
 8005008:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800500c:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005010:	601a      	str	r2, [r3, #0]
  return result;
 8005012:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005016:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800501a:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800501c:	fab3 f383 	clz	r3, r3
 8005020:	b2db      	uxtb	r3, r3
 8005022:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005026:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800502a:	009b      	lsls	r3, r3, #2
 800502c:	461a      	mov	r2, r3
 800502e:	2300      	movs	r3, #0
 8005030:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005032:	f7fd fc5b 	bl	80028ec <HAL_GetTick>
 8005036:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800503a:	e009      	b.n	8005050 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800503c:	f7fd fc56 	bl	80028ec <HAL_GetTick>
 8005040:	4602      	mov	r2, r0
 8005042:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005046:	1ad3      	subs	r3, r2, r3
 8005048:	2b02      	cmp	r3, #2
 800504a:	d901      	bls.n	8005050 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 800504c:	2303      	movs	r3, #3
 800504e:	e21c      	b.n	800548a <HAL_RCC_OscConfig+0x109a>
 8005050:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005054:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8005058:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800505c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800505e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005062:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	fa93 f2a3 	rbit	r2, r3
 800506c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005070:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8005074:	601a      	str	r2, [r3, #0]
  return result;
 8005076:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800507a:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800507e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005080:	fab3 f383 	clz	r3, r3
 8005084:	b2db      	uxtb	r3, r3
 8005086:	095b      	lsrs	r3, r3, #5
 8005088:	b2db      	uxtb	r3, r3
 800508a:	f043 0301 	orr.w	r3, r3, #1
 800508e:	b2db      	uxtb	r3, r3
 8005090:	2b01      	cmp	r3, #1
 8005092:	d102      	bne.n	800509a <HAL_RCC_OscConfig+0xcaa>
 8005094:	4b64      	ldr	r3, [pc, #400]	; (8005228 <HAL_RCC_OscConfig+0xe38>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	e027      	b.n	80050ea <HAL_RCC_OscConfig+0xcfa>
 800509a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800509e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80050a2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80050a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050a8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80050ac:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	fa93 f2a3 	rbit	r2, r3
 80050b6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80050ba:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80050be:	601a      	str	r2, [r3, #0]
 80050c0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80050c4:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80050c8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80050cc:	601a      	str	r2, [r3, #0]
 80050ce:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80050d2:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	fa93 f2a3 	rbit	r2, r3
 80050dc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80050e0:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 80050e4:	601a      	str	r2, [r3, #0]
 80050e6:	4b50      	ldr	r3, [pc, #320]	; (8005228 <HAL_RCC_OscConfig+0xe38>)
 80050e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ea:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80050ee:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80050f2:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80050f6:	6011      	str	r1, [r2, #0]
 80050f8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80050fc:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8005100:	6812      	ldr	r2, [r2, #0]
 8005102:	fa92 f1a2 	rbit	r1, r2
 8005106:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800510a:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 800510e:	6011      	str	r1, [r2, #0]
  return result;
 8005110:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005114:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8005118:	6812      	ldr	r2, [r2, #0]
 800511a:	fab2 f282 	clz	r2, r2
 800511e:	b2d2      	uxtb	r2, r2
 8005120:	f042 0220 	orr.w	r2, r2, #32
 8005124:	b2d2      	uxtb	r2, r2
 8005126:	f002 021f 	and.w	r2, r2, #31
 800512a:	2101      	movs	r1, #1
 800512c:	fa01 f202 	lsl.w	r2, r1, r2
 8005130:	4013      	ands	r3, r2
 8005132:	2b00      	cmp	r3, #0
 8005134:	d182      	bne.n	800503c <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005136:	4b3c      	ldr	r3, [pc, #240]	; (8005228 <HAL_RCC_OscConfig+0xe38>)
 8005138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800513a:	f023 020f 	bic.w	r2, r3, #15
 800513e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005142:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800514a:	4937      	ldr	r1, [pc, #220]	; (8005228 <HAL_RCC_OscConfig+0xe38>)
 800514c:	4313      	orrs	r3, r2
 800514e:	62cb      	str	r3, [r1, #44]	; 0x2c
 8005150:	4b35      	ldr	r3, [pc, #212]	; (8005228 <HAL_RCC_OscConfig+0xe38>)
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8005158:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800515c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	6a19      	ldr	r1, [r3, #32]
 8005164:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005168:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	69db      	ldr	r3, [r3, #28]
 8005170:	430b      	orrs	r3, r1
 8005172:	492d      	ldr	r1, [pc, #180]	; (8005228 <HAL_RCC_OscConfig+0xe38>)
 8005174:	4313      	orrs	r3, r2
 8005176:	604b      	str	r3, [r1, #4]
 8005178:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800517c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8005180:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005184:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005186:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800518a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	fa93 f2a3 	rbit	r2, r3
 8005194:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005198:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800519c:	601a      	str	r2, [r3, #0]
  return result;
 800519e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80051a2:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80051a6:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80051a8:	fab3 f383 	clz	r3, r3
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80051b2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80051b6:	009b      	lsls	r3, r3, #2
 80051b8:	461a      	mov	r2, r3
 80051ba:	2301      	movs	r3, #1
 80051bc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051be:	f7fd fb95 	bl	80028ec <HAL_GetTick>
 80051c2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80051c6:	e009      	b.n	80051dc <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80051c8:	f7fd fb90 	bl	80028ec <HAL_GetTick>
 80051cc:	4602      	mov	r2, r0
 80051ce:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80051d2:	1ad3      	subs	r3, r2, r3
 80051d4:	2b02      	cmp	r3, #2
 80051d6:	d901      	bls.n	80051dc <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 80051d8:	2303      	movs	r3, #3
 80051da:	e156      	b.n	800548a <HAL_RCC_OscConfig+0x109a>
 80051dc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80051e0:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80051e4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80051e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051ea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80051ee:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	fa93 f2a3 	rbit	r2, r3
 80051f8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80051fc:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005200:	601a      	str	r2, [r3, #0]
  return result;
 8005202:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005206:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800520a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800520c:	fab3 f383 	clz	r3, r3
 8005210:	b2db      	uxtb	r3, r3
 8005212:	095b      	lsrs	r3, r3, #5
 8005214:	b2db      	uxtb	r3, r3
 8005216:	f043 0301 	orr.w	r3, r3, #1
 800521a:	b2db      	uxtb	r3, r3
 800521c:	2b01      	cmp	r3, #1
 800521e:	d105      	bne.n	800522c <HAL_RCC_OscConfig+0xe3c>
 8005220:	4b01      	ldr	r3, [pc, #4]	; (8005228 <HAL_RCC_OscConfig+0xe38>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	e02a      	b.n	800527c <HAL_RCC_OscConfig+0xe8c>
 8005226:	bf00      	nop
 8005228:	40021000 	.word	0x40021000
 800522c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005230:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8005234:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005238:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800523a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800523e:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	fa93 f2a3 	rbit	r2, r3
 8005248:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800524c:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8005250:	601a      	str	r2, [r3, #0]
 8005252:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005256:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800525a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800525e:	601a      	str	r2, [r3, #0]
 8005260:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005264:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	fa93 f2a3 	rbit	r2, r3
 800526e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005272:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8005276:	601a      	str	r2, [r3, #0]
 8005278:	4b86      	ldr	r3, [pc, #536]	; (8005494 <HAL_RCC_OscConfig+0x10a4>)
 800527a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800527c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005280:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8005284:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005288:	6011      	str	r1, [r2, #0]
 800528a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800528e:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8005292:	6812      	ldr	r2, [r2, #0]
 8005294:	fa92 f1a2 	rbit	r1, r2
 8005298:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800529c:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 80052a0:	6011      	str	r1, [r2, #0]
  return result;
 80052a2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80052a6:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 80052aa:	6812      	ldr	r2, [r2, #0]
 80052ac:	fab2 f282 	clz	r2, r2
 80052b0:	b2d2      	uxtb	r2, r2
 80052b2:	f042 0220 	orr.w	r2, r2, #32
 80052b6:	b2d2      	uxtb	r2, r2
 80052b8:	f002 021f 	and.w	r2, r2, #31
 80052bc:	2101      	movs	r1, #1
 80052be:	fa01 f202 	lsl.w	r2, r1, r2
 80052c2:	4013      	ands	r3, r2
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	f43f af7f 	beq.w	80051c8 <HAL_RCC_OscConfig+0xdd8>
 80052ca:	e0dd      	b.n	8005488 <HAL_RCC_OscConfig+0x1098>
 80052cc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80052d0:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80052d4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80052d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052da:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80052de:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	fa93 f2a3 	rbit	r2, r3
 80052e8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80052ec:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80052f0:	601a      	str	r2, [r3, #0]
  return result;
 80052f2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80052f6:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80052fa:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052fc:	fab3 f383 	clz	r3, r3
 8005300:	b2db      	uxtb	r3, r3
 8005302:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005306:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800530a:	009b      	lsls	r3, r3, #2
 800530c:	461a      	mov	r2, r3
 800530e:	2300      	movs	r3, #0
 8005310:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005312:	f7fd faeb 	bl	80028ec <HAL_GetTick>
 8005316:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800531a:	e009      	b.n	8005330 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800531c:	f7fd fae6 	bl	80028ec <HAL_GetTick>
 8005320:	4602      	mov	r2, r0
 8005322:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005326:	1ad3      	subs	r3, r2, r3
 8005328:	2b02      	cmp	r3, #2
 800532a:	d901      	bls.n	8005330 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 800532c:	2303      	movs	r3, #3
 800532e:	e0ac      	b.n	800548a <HAL_RCC_OscConfig+0x109a>
 8005330:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005334:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005338:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800533c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800533e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005342:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	fa93 f2a3 	rbit	r2, r3
 800534c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005350:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005354:	601a      	str	r2, [r3, #0]
  return result;
 8005356:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800535a:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800535e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005360:	fab3 f383 	clz	r3, r3
 8005364:	b2db      	uxtb	r3, r3
 8005366:	095b      	lsrs	r3, r3, #5
 8005368:	b2db      	uxtb	r3, r3
 800536a:	f043 0301 	orr.w	r3, r3, #1
 800536e:	b2db      	uxtb	r3, r3
 8005370:	2b01      	cmp	r3, #1
 8005372:	d102      	bne.n	800537a <HAL_RCC_OscConfig+0xf8a>
 8005374:	4b47      	ldr	r3, [pc, #284]	; (8005494 <HAL_RCC_OscConfig+0x10a4>)
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	e027      	b.n	80053ca <HAL_RCC_OscConfig+0xfda>
 800537a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800537e:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8005382:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005386:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005388:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800538c:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	fa93 f2a3 	rbit	r2, r3
 8005396:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800539a:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800539e:	601a      	str	r2, [r3, #0]
 80053a0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80053a4:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80053a8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80053ac:	601a      	str	r2, [r3, #0]
 80053ae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80053b2:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	fa93 f2a3 	rbit	r2, r3
 80053bc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80053c0:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 80053c4:	601a      	str	r2, [r3, #0]
 80053c6:	4b33      	ldr	r3, [pc, #204]	; (8005494 <HAL_RCC_OscConfig+0x10a4>)
 80053c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ca:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80053ce:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80053d2:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80053d6:	6011      	str	r1, [r2, #0]
 80053d8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80053dc:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80053e0:	6812      	ldr	r2, [r2, #0]
 80053e2:	fa92 f1a2 	rbit	r1, r2
 80053e6:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80053ea:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 80053ee:	6011      	str	r1, [r2, #0]
  return result;
 80053f0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80053f4:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 80053f8:	6812      	ldr	r2, [r2, #0]
 80053fa:	fab2 f282 	clz	r2, r2
 80053fe:	b2d2      	uxtb	r2, r2
 8005400:	f042 0220 	orr.w	r2, r2, #32
 8005404:	b2d2      	uxtb	r2, r2
 8005406:	f002 021f 	and.w	r2, r2, #31
 800540a:	2101      	movs	r1, #1
 800540c:	fa01 f202 	lsl.w	r2, r1, r2
 8005410:	4013      	ands	r3, r2
 8005412:	2b00      	cmp	r3, #0
 8005414:	d182      	bne.n	800531c <HAL_RCC_OscConfig+0xf2c>
 8005416:	e037      	b.n	8005488 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005418:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800541c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	699b      	ldr	r3, [r3, #24]
 8005424:	2b01      	cmp	r3, #1
 8005426:	d101      	bne.n	800542c <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8005428:	2301      	movs	r3, #1
 800542a:	e02e      	b.n	800548a <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800542c:	4b19      	ldr	r3, [pc, #100]	; (8005494 <HAL_RCC_OscConfig+0x10a4>)
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8005434:	4b17      	ldr	r3, [pc, #92]	; (8005494 <HAL_RCC_OscConfig+0x10a4>)
 8005436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005438:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800543c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8005440:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8005444:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005448:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	69db      	ldr	r3, [r3, #28]
 8005450:	429a      	cmp	r2, r3
 8005452:	d117      	bne.n	8005484 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8005454:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8005458:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800545c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005460:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005468:	429a      	cmp	r2, r3
 800546a:	d10b      	bne.n	8005484 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 800546c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005470:	f003 020f 	and.w	r2, r3, #15
 8005474:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005478:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8005480:	429a      	cmp	r2, r3
 8005482:	d001      	beq.n	8005488 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	e000      	b.n	800548a <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8005488:	2300      	movs	r3, #0
}
 800548a:	4618      	mov	r0, r3
 800548c:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8005490:	46bd      	mov	sp, r7
 8005492:	bd80      	pop	{r7, pc}
 8005494:	40021000 	.word	0x40021000

08005498 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b09e      	sub	sp, #120	; 0x78
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
 80054a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80054a2:	2300      	movs	r3, #0
 80054a4:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d101      	bne.n	80054b0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80054ac:	2301      	movs	r3, #1
 80054ae:	e162      	b.n	8005776 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80054b0:	4b90      	ldr	r3, [pc, #576]	; (80056f4 <HAL_RCC_ClockConfig+0x25c>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f003 0307 	and.w	r3, r3, #7
 80054b8:	683a      	ldr	r2, [r7, #0]
 80054ba:	429a      	cmp	r2, r3
 80054bc:	d910      	bls.n	80054e0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054be:	4b8d      	ldr	r3, [pc, #564]	; (80056f4 <HAL_RCC_ClockConfig+0x25c>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f023 0207 	bic.w	r2, r3, #7
 80054c6:	498b      	ldr	r1, [pc, #556]	; (80056f4 <HAL_RCC_ClockConfig+0x25c>)
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	4313      	orrs	r3, r2
 80054cc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80054ce:	4b89      	ldr	r3, [pc, #548]	; (80056f4 <HAL_RCC_ClockConfig+0x25c>)
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f003 0307 	and.w	r3, r3, #7
 80054d6:	683a      	ldr	r2, [r7, #0]
 80054d8:	429a      	cmp	r2, r3
 80054da:	d001      	beq.n	80054e0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80054dc:	2301      	movs	r3, #1
 80054de:	e14a      	b.n	8005776 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f003 0302 	and.w	r3, r3, #2
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d008      	beq.n	80054fe <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054ec:	4b82      	ldr	r3, [pc, #520]	; (80056f8 <HAL_RCC_ClockConfig+0x260>)
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	497f      	ldr	r1, [pc, #508]	; (80056f8 <HAL_RCC_ClockConfig+0x260>)
 80054fa:	4313      	orrs	r3, r2
 80054fc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f003 0301 	and.w	r3, r3, #1
 8005506:	2b00      	cmp	r3, #0
 8005508:	f000 80dc 	beq.w	80056c4 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	2b01      	cmp	r3, #1
 8005512:	d13c      	bne.n	800558e <HAL_RCC_ClockConfig+0xf6>
 8005514:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005518:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800551a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800551c:	fa93 f3a3 	rbit	r3, r3
 8005520:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8005522:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005524:	fab3 f383 	clz	r3, r3
 8005528:	b2db      	uxtb	r3, r3
 800552a:	095b      	lsrs	r3, r3, #5
 800552c:	b2db      	uxtb	r3, r3
 800552e:	f043 0301 	orr.w	r3, r3, #1
 8005532:	b2db      	uxtb	r3, r3
 8005534:	2b01      	cmp	r3, #1
 8005536:	d102      	bne.n	800553e <HAL_RCC_ClockConfig+0xa6>
 8005538:	4b6f      	ldr	r3, [pc, #444]	; (80056f8 <HAL_RCC_ClockConfig+0x260>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	e00f      	b.n	800555e <HAL_RCC_ClockConfig+0xc6>
 800553e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005542:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005544:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005546:	fa93 f3a3 	rbit	r3, r3
 800554a:	667b      	str	r3, [r7, #100]	; 0x64
 800554c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005550:	663b      	str	r3, [r7, #96]	; 0x60
 8005552:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005554:	fa93 f3a3 	rbit	r3, r3
 8005558:	65fb      	str	r3, [r7, #92]	; 0x5c
 800555a:	4b67      	ldr	r3, [pc, #412]	; (80056f8 <HAL_RCC_ClockConfig+0x260>)
 800555c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800555e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005562:	65ba      	str	r2, [r7, #88]	; 0x58
 8005564:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005566:	fa92 f2a2 	rbit	r2, r2
 800556a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 800556c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800556e:	fab2 f282 	clz	r2, r2
 8005572:	b2d2      	uxtb	r2, r2
 8005574:	f042 0220 	orr.w	r2, r2, #32
 8005578:	b2d2      	uxtb	r2, r2
 800557a:	f002 021f 	and.w	r2, r2, #31
 800557e:	2101      	movs	r1, #1
 8005580:	fa01 f202 	lsl.w	r2, r1, r2
 8005584:	4013      	ands	r3, r2
 8005586:	2b00      	cmp	r3, #0
 8005588:	d17b      	bne.n	8005682 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800558a:	2301      	movs	r3, #1
 800558c:	e0f3      	b.n	8005776 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	2b02      	cmp	r3, #2
 8005594:	d13c      	bne.n	8005610 <HAL_RCC_ClockConfig+0x178>
 8005596:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800559a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800559c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800559e:	fa93 f3a3 	rbit	r3, r3
 80055a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80055a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055a6:	fab3 f383 	clz	r3, r3
 80055aa:	b2db      	uxtb	r3, r3
 80055ac:	095b      	lsrs	r3, r3, #5
 80055ae:	b2db      	uxtb	r3, r3
 80055b0:	f043 0301 	orr.w	r3, r3, #1
 80055b4:	b2db      	uxtb	r3, r3
 80055b6:	2b01      	cmp	r3, #1
 80055b8:	d102      	bne.n	80055c0 <HAL_RCC_ClockConfig+0x128>
 80055ba:	4b4f      	ldr	r3, [pc, #316]	; (80056f8 <HAL_RCC_ClockConfig+0x260>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	e00f      	b.n	80055e0 <HAL_RCC_ClockConfig+0x148>
 80055c0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80055c4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80055c8:	fa93 f3a3 	rbit	r3, r3
 80055cc:	647b      	str	r3, [r7, #68]	; 0x44
 80055ce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80055d2:	643b      	str	r3, [r7, #64]	; 0x40
 80055d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80055d6:	fa93 f3a3 	rbit	r3, r3
 80055da:	63fb      	str	r3, [r7, #60]	; 0x3c
 80055dc:	4b46      	ldr	r3, [pc, #280]	; (80056f8 <HAL_RCC_ClockConfig+0x260>)
 80055de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80055e4:	63ba      	str	r2, [r7, #56]	; 0x38
 80055e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80055e8:	fa92 f2a2 	rbit	r2, r2
 80055ec:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80055ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80055f0:	fab2 f282 	clz	r2, r2
 80055f4:	b2d2      	uxtb	r2, r2
 80055f6:	f042 0220 	orr.w	r2, r2, #32
 80055fa:	b2d2      	uxtb	r2, r2
 80055fc:	f002 021f 	and.w	r2, r2, #31
 8005600:	2101      	movs	r1, #1
 8005602:	fa01 f202 	lsl.w	r2, r1, r2
 8005606:	4013      	ands	r3, r2
 8005608:	2b00      	cmp	r3, #0
 800560a:	d13a      	bne.n	8005682 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800560c:	2301      	movs	r3, #1
 800560e:	e0b2      	b.n	8005776 <HAL_RCC_ClockConfig+0x2de>
 8005610:	2302      	movs	r3, #2
 8005612:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005616:	fa93 f3a3 	rbit	r3, r3
 800561a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800561c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800561e:	fab3 f383 	clz	r3, r3
 8005622:	b2db      	uxtb	r3, r3
 8005624:	095b      	lsrs	r3, r3, #5
 8005626:	b2db      	uxtb	r3, r3
 8005628:	f043 0301 	orr.w	r3, r3, #1
 800562c:	b2db      	uxtb	r3, r3
 800562e:	2b01      	cmp	r3, #1
 8005630:	d102      	bne.n	8005638 <HAL_RCC_ClockConfig+0x1a0>
 8005632:	4b31      	ldr	r3, [pc, #196]	; (80056f8 <HAL_RCC_ClockConfig+0x260>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	e00d      	b.n	8005654 <HAL_RCC_ClockConfig+0x1bc>
 8005638:	2302      	movs	r3, #2
 800563a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800563c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800563e:	fa93 f3a3 	rbit	r3, r3
 8005642:	627b      	str	r3, [r7, #36]	; 0x24
 8005644:	2302      	movs	r3, #2
 8005646:	623b      	str	r3, [r7, #32]
 8005648:	6a3b      	ldr	r3, [r7, #32]
 800564a:	fa93 f3a3 	rbit	r3, r3
 800564e:	61fb      	str	r3, [r7, #28]
 8005650:	4b29      	ldr	r3, [pc, #164]	; (80056f8 <HAL_RCC_ClockConfig+0x260>)
 8005652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005654:	2202      	movs	r2, #2
 8005656:	61ba      	str	r2, [r7, #24]
 8005658:	69ba      	ldr	r2, [r7, #24]
 800565a:	fa92 f2a2 	rbit	r2, r2
 800565e:	617a      	str	r2, [r7, #20]
  return result;
 8005660:	697a      	ldr	r2, [r7, #20]
 8005662:	fab2 f282 	clz	r2, r2
 8005666:	b2d2      	uxtb	r2, r2
 8005668:	f042 0220 	orr.w	r2, r2, #32
 800566c:	b2d2      	uxtb	r2, r2
 800566e:	f002 021f 	and.w	r2, r2, #31
 8005672:	2101      	movs	r1, #1
 8005674:	fa01 f202 	lsl.w	r2, r1, r2
 8005678:	4013      	ands	r3, r2
 800567a:	2b00      	cmp	r3, #0
 800567c:	d101      	bne.n	8005682 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	e079      	b.n	8005776 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005682:	4b1d      	ldr	r3, [pc, #116]	; (80056f8 <HAL_RCC_ClockConfig+0x260>)
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	f023 0203 	bic.w	r2, r3, #3
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	491a      	ldr	r1, [pc, #104]	; (80056f8 <HAL_RCC_ClockConfig+0x260>)
 8005690:	4313      	orrs	r3, r2
 8005692:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005694:	f7fd f92a 	bl	80028ec <HAL_GetTick>
 8005698:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800569a:	e00a      	b.n	80056b2 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800569c:	f7fd f926 	bl	80028ec <HAL_GetTick>
 80056a0:	4602      	mov	r2, r0
 80056a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80056a4:	1ad3      	subs	r3, r2, r3
 80056a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d901      	bls.n	80056b2 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80056ae:	2303      	movs	r3, #3
 80056b0:	e061      	b.n	8005776 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056b2:	4b11      	ldr	r3, [pc, #68]	; (80056f8 <HAL_RCC_ClockConfig+0x260>)
 80056b4:	685b      	ldr	r3, [r3, #4]
 80056b6:	f003 020c 	and.w	r2, r3, #12
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	685b      	ldr	r3, [r3, #4]
 80056be:	009b      	lsls	r3, r3, #2
 80056c0:	429a      	cmp	r2, r3
 80056c2:	d1eb      	bne.n	800569c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80056c4:	4b0b      	ldr	r3, [pc, #44]	; (80056f4 <HAL_RCC_ClockConfig+0x25c>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f003 0307 	and.w	r3, r3, #7
 80056cc:	683a      	ldr	r2, [r7, #0]
 80056ce:	429a      	cmp	r2, r3
 80056d0:	d214      	bcs.n	80056fc <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056d2:	4b08      	ldr	r3, [pc, #32]	; (80056f4 <HAL_RCC_ClockConfig+0x25c>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f023 0207 	bic.w	r2, r3, #7
 80056da:	4906      	ldr	r1, [pc, #24]	; (80056f4 <HAL_RCC_ClockConfig+0x25c>)
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	4313      	orrs	r3, r2
 80056e0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056e2:	4b04      	ldr	r3, [pc, #16]	; (80056f4 <HAL_RCC_ClockConfig+0x25c>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f003 0307 	and.w	r3, r3, #7
 80056ea:	683a      	ldr	r2, [r7, #0]
 80056ec:	429a      	cmp	r2, r3
 80056ee:	d005      	beq.n	80056fc <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80056f0:	2301      	movs	r3, #1
 80056f2:	e040      	b.n	8005776 <HAL_RCC_ClockConfig+0x2de>
 80056f4:	40022000 	.word	0x40022000
 80056f8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f003 0304 	and.w	r3, r3, #4
 8005704:	2b00      	cmp	r3, #0
 8005706:	d008      	beq.n	800571a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005708:	4b1d      	ldr	r3, [pc, #116]	; (8005780 <HAL_RCC_ClockConfig+0x2e8>)
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	68db      	ldr	r3, [r3, #12]
 8005714:	491a      	ldr	r1, [pc, #104]	; (8005780 <HAL_RCC_ClockConfig+0x2e8>)
 8005716:	4313      	orrs	r3, r2
 8005718:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f003 0308 	and.w	r3, r3, #8
 8005722:	2b00      	cmp	r3, #0
 8005724:	d009      	beq.n	800573a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005726:	4b16      	ldr	r3, [pc, #88]	; (8005780 <HAL_RCC_ClockConfig+0x2e8>)
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	691b      	ldr	r3, [r3, #16]
 8005732:	00db      	lsls	r3, r3, #3
 8005734:	4912      	ldr	r1, [pc, #72]	; (8005780 <HAL_RCC_ClockConfig+0x2e8>)
 8005736:	4313      	orrs	r3, r2
 8005738:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800573a:	f000 f829 	bl	8005790 <HAL_RCC_GetSysClockFreq>
 800573e:	4601      	mov	r1, r0
 8005740:	4b0f      	ldr	r3, [pc, #60]	; (8005780 <HAL_RCC_ClockConfig+0x2e8>)
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005748:	22f0      	movs	r2, #240	; 0xf0
 800574a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800574c:	693a      	ldr	r2, [r7, #16]
 800574e:	fa92 f2a2 	rbit	r2, r2
 8005752:	60fa      	str	r2, [r7, #12]
  return result;
 8005754:	68fa      	ldr	r2, [r7, #12]
 8005756:	fab2 f282 	clz	r2, r2
 800575a:	b2d2      	uxtb	r2, r2
 800575c:	40d3      	lsrs	r3, r2
 800575e:	4a09      	ldr	r2, [pc, #36]	; (8005784 <HAL_RCC_ClockConfig+0x2ec>)
 8005760:	5cd3      	ldrb	r3, [r2, r3]
 8005762:	fa21 f303 	lsr.w	r3, r1, r3
 8005766:	4a08      	ldr	r2, [pc, #32]	; (8005788 <HAL_RCC_ClockConfig+0x2f0>)
 8005768:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800576a:	4b08      	ldr	r3, [pc, #32]	; (800578c <HAL_RCC_ClockConfig+0x2f4>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4618      	mov	r0, r3
 8005770:	f7fd f878 	bl	8002864 <HAL_InitTick>
  
  return HAL_OK;
 8005774:	2300      	movs	r3, #0
}
 8005776:	4618      	mov	r0, r3
 8005778:	3778      	adds	r7, #120	; 0x78
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}
 800577e:	bf00      	nop
 8005780:	40021000 	.word	0x40021000
 8005784:	08009228 	.word	0x08009228
 8005788:	20000064 	.word	0x20000064
 800578c:	20000068 	.word	0x20000068

08005790 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005790:	b480      	push	{r7}
 8005792:	b08b      	sub	sp, #44	; 0x2c
 8005794:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005796:	2300      	movs	r3, #0
 8005798:	61fb      	str	r3, [r7, #28]
 800579a:	2300      	movs	r3, #0
 800579c:	61bb      	str	r3, [r7, #24]
 800579e:	2300      	movs	r3, #0
 80057a0:	627b      	str	r3, [r7, #36]	; 0x24
 80057a2:	2300      	movs	r3, #0
 80057a4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80057a6:	2300      	movs	r3, #0
 80057a8:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80057aa:	4b2a      	ldr	r3, [pc, #168]	; (8005854 <HAL_RCC_GetSysClockFreq+0xc4>)
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80057b0:	69fb      	ldr	r3, [r7, #28]
 80057b2:	f003 030c 	and.w	r3, r3, #12
 80057b6:	2b04      	cmp	r3, #4
 80057b8:	d002      	beq.n	80057c0 <HAL_RCC_GetSysClockFreq+0x30>
 80057ba:	2b08      	cmp	r3, #8
 80057bc:	d003      	beq.n	80057c6 <HAL_RCC_GetSysClockFreq+0x36>
 80057be:	e03f      	b.n	8005840 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80057c0:	4b25      	ldr	r3, [pc, #148]	; (8005858 <HAL_RCC_GetSysClockFreq+0xc8>)
 80057c2:	623b      	str	r3, [r7, #32]
      break;
 80057c4:	e03f      	b.n	8005846 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80057c6:	69fb      	ldr	r3, [r7, #28]
 80057c8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80057cc:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80057d0:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057d2:	68ba      	ldr	r2, [r7, #8]
 80057d4:	fa92 f2a2 	rbit	r2, r2
 80057d8:	607a      	str	r2, [r7, #4]
  return result;
 80057da:	687a      	ldr	r2, [r7, #4]
 80057dc:	fab2 f282 	clz	r2, r2
 80057e0:	b2d2      	uxtb	r2, r2
 80057e2:	40d3      	lsrs	r3, r2
 80057e4:	4a1d      	ldr	r2, [pc, #116]	; (800585c <HAL_RCC_GetSysClockFreq+0xcc>)
 80057e6:	5cd3      	ldrb	r3, [r2, r3]
 80057e8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80057ea:	4b1a      	ldr	r3, [pc, #104]	; (8005854 <HAL_RCC_GetSysClockFreq+0xc4>)
 80057ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057ee:	f003 030f 	and.w	r3, r3, #15
 80057f2:	220f      	movs	r2, #15
 80057f4:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057f6:	693a      	ldr	r2, [r7, #16]
 80057f8:	fa92 f2a2 	rbit	r2, r2
 80057fc:	60fa      	str	r2, [r7, #12]
  return result;
 80057fe:	68fa      	ldr	r2, [r7, #12]
 8005800:	fab2 f282 	clz	r2, r2
 8005804:	b2d2      	uxtb	r2, r2
 8005806:	40d3      	lsrs	r3, r2
 8005808:	4a15      	ldr	r2, [pc, #84]	; (8005860 <HAL_RCC_GetSysClockFreq+0xd0>)
 800580a:	5cd3      	ldrb	r3, [r2, r3]
 800580c:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800580e:	69fb      	ldr	r3, [r7, #28]
 8005810:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005814:	2b00      	cmp	r3, #0
 8005816:	d008      	beq.n	800582a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005818:	4a0f      	ldr	r2, [pc, #60]	; (8005858 <HAL_RCC_GetSysClockFreq+0xc8>)
 800581a:	69bb      	ldr	r3, [r7, #24]
 800581c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	fb02 f303 	mul.w	r3, r2, r3
 8005826:	627b      	str	r3, [r7, #36]	; 0x24
 8005828:	e007      	b.n	800583a <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800582a:	4a0b      	ldr	r2, [pc, #44]	; (8005858 <HAL_RCC_GetSysClockFreq+0xc8>)
 800582c:	69bb      	ldr	r3, [r7, #24]
 800582e:	fbb2 f2f3 	udiv	r2, r2, r3
 8005832:	697b      	ldr	r3, [r7, #20]
 8005834:	fb02 f303 	mul.w	r3, r2, r3
 8005838:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800583a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800583c:	623b      	str	r3, [r7, #32]
      break;
 800583e:	e002      	b.n	8005846 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005840:	4b05      	ldr	r3, [pc, #20]	; (8005858 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005842:	623b      	str	r3, [r7, #32]
      break;
 8005844:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005846:	6a3b      	ldr	r3, [r7, #32]
}
 8005848:	4618      	mov	r0, r3
 800584a:	372c      	adds	r7, #44	; 0x2c
 800584c:	46bd      	mov	sp, r7
 800584e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005852:	4770      	bx	lr
 8005854:	40021000 	.word	0x40021000
 8005858:	007a1200 	.word	0x007a1200
 800585c:	08009240 	.word	0x08009240
 8005860:	08009250 	.word	0x08009250

08005864 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005864:	b480      	push	{r7}
 8005866:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005868:	4b03      	ldr	r3, [pc, #12]	; (8005878 <HAL_RCC_GetHCLKFreq+0x14>)
 800586a:	681b      	ldr	r3, [r3, #0]
}
 800586c:	4618      	mov	r0, r3
 800586e:	46bd      	mov	sp, r7
 8005870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005874:	4770      	bx	lr
 8005876:	bf00      	nop
 8005878:	20000064 	.word	0x20000064

0800587c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b082      	sub	sp, #8
 8005880:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005882:	f7ff ffef 	bl	8005864 <HAL_RCC_GetHCLKFreq>
 8005886:	4601      	mov	r1, r0
 8005888:	4b0b      	ldr	r3, [pc, #44]	; (80058b8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005890:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005894:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005896:	687a      	ldr	r2, [r7, #4]
 8005898:	fa92 f2a2 	rbit	r2, r2
 800589c:	603a      	str	r2, [r7, #0]
  return result;
 800589e:	683a      	ldr	r2, [r7, #0]
 80058a0:	fab2 f282 	clz	r2, r2
 80058a4:	b2d2      	uxtb	r2, r2
 80058a6:	40d3      	lsrs	r3, r2
 80058a8:	4a04      	ldr	r2, [pc, #16]	; (80058bc <HAL_RCC_GetPCLK1Freq+0x40>)
 80058aa:	5cd3      	ldrb	r3, [r2, r3]
 80058ac:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80058b0:	4618      	mov	r0, r3
 80058b2:	3708      	adds	r7, #8
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}
 80058b8:	40021000 	.word	0x40021000
 80058bc:	08009238 	.word	0x08009238

080058c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b082      	sub	sp, #8
 80058c4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80058c6:	f7ff ffcd 	bl	8005864 <HAL_RCC_GetHCLKFreq>
 80058ca:	4601      	mov	r1, r0
 80058cc:	4b0b      	ldr	r3, [pc, #44]	; (80058fc <HAL_RCC_GetPCLK2Freq+0x3c>)
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80058d4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80058d8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058da:	687a      	ldr	r2, [r7, #4]
 80058dc:	fa92 f2a2 	rbit	r2, r2
 80058e0:	603a      	str	r2, [r7, #0]
  return result;
 80058e2:	683a      	ldr	r2, [r7, #0]
 80058e4:	fab2 f282 	clz	r2, r2
 80058e8:	b2d2      	uxtb	r2, r2
 80058ea:	40d3      	lsrs	r3, r2
 80058ec:	4a04      	ldr	r2, [pc, #16]	; (8005900 <HAL_RCC_GetPCLK2Freq+0x40>)
 80058ee:	5cd3      	ldrb	r3, [r2, r3]
 80058f0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80058f4:	4618      	mov	r0, r3
 80058f6:	3708      	adds	r7, #8
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}
 80058fc:	40021000 	.word	0x40021000
 8005900:	08009238 	.word	0x08009238

08005904 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b092      	sub	sp, #72	; 0x48
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800590c:	2300      	movs	r3, #0
 800590e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8005910:	2300      	movs	r3, #0
 8005912:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005914:	2300      	movs	r3, #0
 8005916:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005922:	2b00      	cmp	r3, #0
 8005924:	f000 80d4 	beq.w	8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005928:	4b4e      	ldr	r3, [pc, #312]	; (8005a64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800592a:	69db      	ldr	r3, [r3, #28]
 800592c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005930:	2b00      	cmp	r3, #0
 8005932:	d10e      	bne.n	8005952 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005934:	4b4b      	ldr	r3, [pc, #300]	; (8005a64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005936:	69db      	ldr	r3, [r3, #28]
 8005938:	4a4a      	ldr	r2, [pc, #296]	; (8005a64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800593a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800593e:	61d3      	str	r3, [r2, #28]
 8005940:	4b48      	ldr	r3, [pc, #288]	; (8005a64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005942:	69db      	ldr	r3, [r3, #28]
 8005944:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005948:	60bb      	str	r3, [r7, #8]
 800594a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800594c:	2301      	movs	r3, #1
 800594e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005952:	4b45      	ldr	r3, [pc, #276]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800595a:	2b00      	cmp	r3, #0
 800595c:	d118      	bne.n	8005990 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800595e:	4b42      	ldr	r3, [pc, #264]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4a41      	ldr	r2, [pc, #260]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005964:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005968:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800596a:	f7fc ffbf 	bl	80028ec <HAL_GetTick>
 800596e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005970:	e008      	b.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005972:	f7fc ffbb 	bl	80028ec <HAL_GetTick>
 8005976:	4602      	mov	r2, r0
 8005978:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800597a:	1ad3      	subs	r3, r2, r3
 800597c:	2b64      	cmp	r3, #100	; 0x64
 800597e:	d901      	bls.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005980:	2303      	movs	r3, #3
 8005982:	e1d6      	b.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005984:	4b38      	ldr	r3, [pc, #224]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800598c:	2b00      	cmp	r3, #0
 800598e:	d0f0      	beq.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005990:	4b34      	ldr	r3, [pc, #208]	; (8005a64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005992:	6a1b      	ldr	r3, [r3, #32]
 8005994:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005998:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800599a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800599c:	2b00      	cmp	r3, #0
 800599e:	f000 8084 	beq.w	8005aaa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059aa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80059ac:	429a      	cmp	r2, r3
 80059ae:	d07c      	beq.n	8005aaa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80059b0:	4b2c      	ldr	r3, [pc, #176]	; (8005a64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059b2:	6a1b      	ldr	r3, [r3, #32]
 80059b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059b8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80059ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80059be:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059c2:	fa93 f3a3 	rbit	r3, r3
 80059c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80059c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80059ca:	fab3 f383 	clz	r3, r3
 80059ce:	b2db      	uxtb	r3, r3
 80059d0:	461a      	mov	r2, r3
 80059d2:	4b26      	ldr	r3, [pc, #152]	; (8005a6c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80059d4:	4413      	add	r3, r2
 80059d6:	009b      	lsls	r3, r3, #2
 80059d8:	461a      	mov	r2, r3
 80059da:	2301      	movs	r3, #1
 80059dc:	6013      	str	r3, [r2, #0]
 80059de:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80059e2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059e6:	fa93 f3a3 	rbit	r3, r3
 80059ea:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80059ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80059ee:	fab3 f383 	clz	r3, r3
 80059f2:	b2db      	uxtb	r3, r3
 80059f4:	461a      	mov	r2, r3
 80059f6:	4b1d      	ldr	r3, [pc, #116]	; (8005a6c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80059f8:	4413      	add	r3, r2
 80059fa:	009b      	lsls	r3, r3, #2
 80059fc:	461a      	mov	r2, r3
 80059fe:	2300      	movs	r3, #0
 8005a00:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005a02:	4a18      	ldr	r2, [pc, #96]	; (8005a64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a06:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005a08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a0a:	f003 0301 	and.w	r3, r3, #1
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d04b      	beq.n	8005aaa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a12:	f7fc ff6b 	bl	80028ec <HAL_GetTick>
 8005a16:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a18:	e00a      	b.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a1a:	f7fc ff67 	bl	80028ec <HAL_GetTick>
 8005a1e:	4602      	mov	r2, r0
 8005a20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a22:	1ad3      	subs	r3, r2, r3
 8005a24:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d901      	bls.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005a2c:	2303      	movs	r3, #3
 8005a2e:	e180      	b.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8005a30:	2302      	movs	r3, #2
 8005a32:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a36:	fa93 f3a3 	rbit	r3, r3
 8005a3a:	627b      	str	r3, [r7, #36]	; 0x24
 8005a3c:	2302      	movs	r3, #2
 8005a3e:	623b      	str	r3, [r7, #32]
 8005a40:	6a3b      	ldr	r3, [r7, #32]
 8005a42:	fa93 f3a3 	rbit	r3, r3
 8005a46:	61fb      	str	r3, [r7, #28]
  return result;
 8005a48:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a4a:	fab3 f383 	clz	r3, r3
 8005a4e:	b2db      	uxtb	r3, r3
 8005a50:	095b      	lsrs	r3, r3, #5
 8005a52:	b2db      	uxtb	r3, r3
 8005a54:	f043 0302 	orr.w	r3, r3, #2
 8005a58:	b2db      	uxtb	r3, r3
 8005a5a:	2b02      	cmp	r3, #2
 8005a5c:	d108      	bne.n	8005a70 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005a5e:	4b01      	ldr	r3, [pc, #4]	; (8005a64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a60:	6a1b      	ldr	r3, [r3, #32]
 8005a62:	e00d      	b.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8005a64:	40021000 	.word	0x40021000
 8005a68:	40007000 	.word	0x40007000
 8005a6c:	10908100 	.word	0x10908100
 8005a70:	2302      	movs	r3, #2
 8005a72:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a74:	69bb      	ldr	r3, [r7, #24]
 8005a76:	fa93 f3a3 	rbit	r3, r3
 8005a7a:	617b      	str	r3, [r7, #20]
 8005a7c:	4b9a      	ldr	r3, [pc, #616]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a80:	2202      	movs	r2, #2
 8005a82:	613a      	str	r2, [r7, #16]
 8005a84:	693a      	ldr	r2, [r7, #16]
 8005a86:	fa92 f2a2 	rbit	r2, r2
 8005a8a:	60fa      	str	r2, [r7, #12]
  return result;
 8005a8c:	68fa      	ldr	r2, [r7, #12]
 8005a8e:	fab2 f282 	clz	r2, r2
 8005a92:	b2d2      	uxtb	r2, r2
 8005a94:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005a98:	b2d2      	uxtb	r2, r2
 8005a9a:	f002 021f 	and.w	r2, r2, #31
 8005a9e:	2101      	movs	r1, #1
 8005aa0:	fa01 f202 	lsl.w	r2, r1, r2
 8005aa4:	4013      	ands	r3, r2
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d0b7      	beq.n	8005a1a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005aaa:	4b8f      	ldr	r3, [pc, #572]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005aac:	6a1b      	ldr	r3, [r3, #32]
 8005aae:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	498c      	ldr	r1, [pc, #560]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005abc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005ac0:	2b01      	cmp	r3, #1
 8005ac2:	d105      	bne.n	8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ac4:	4b88      	ldr	r3, [pc, #544]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005ac6:	69db      	ldr	r3, [r3, #28]
 8005ac8:	4a87      	ldr	r2, [pc, #540]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005aca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005ace:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f003 0301 	and.w	r3, r3, #1
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d008      	beq.n	8005aee <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005adc:	4b82      	ldr	r3, [pc, #520]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005ade:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ae0:	f023 0203 	bic.w	r2, r3, #3
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	689b      	ldr	r3, [r3, #8]
 8005ae8:	497f      	ldr	r1, [pc, #508]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005aea:	4313      	orrs	r3, r2
 8005aec:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f003 0302 	and.w	r3, r3, #2
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d008      	beq.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005afa:	4b7b      	ldr	r3, [pc, #492]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005afe:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	68db      	ldr	r3, [r3, #12]
 8005b06:	4978      	ldr	r1, [pc, #480]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005b08:	4313      	orrs	r3, r2
 8005b0a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f003 0304 	and.w	r3, r3, #4
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d008      	beq.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005b18:	4b73      	ldr	r3, [pc, #460]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b1c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	691b      	ldr	r3, [r3, #16]
 8005b24:	4970      	ldr	r1, [pc, #448]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005b26:	4313      	orrs	r3, r2
 8005b28:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f003 0320 	and.w	r3, r3, #32
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d008      	beq.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b36:	4b6c      	ldr	r3, [pc, #432]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b3a:	f023 0210 	bic.w	r2, r3, #16
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	69db      	ldr	r3, [r3, #28]
 8005b42:	4969      	ldr	r1, [pc, #420]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005b44:	4313      	orrs	r3, r2
 8005b46:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d008      	beq.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8005b54:	4b64      	ldr	r3, [pc, #400]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b60:	4961      	ldr	r1, [pc, #388]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005b62:	4313      	orrs	r3, r2
 8005b64:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d008      	beq.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005b72:	4b5d      	ldr	r3, [pc, #372]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b76:	f023 0220 	bic.w	r2, r3, #32
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6a1b      	ldr	r3, [r3, #32]
 8005b7e:	495a      	ldr	r1, [pc, #360]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005b80:	4313      	orrs	r3, r2
 8005b82:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d008      	beq.n	8005ba2 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005b90:	4b55      	ldr	r3, [pc, #340]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b94:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b9c:	4952      	ldr	r1, [pc, #328]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f003 0308 	and.w	r3, r3, #8
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d008      	beq.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005bae:	4b4e      	ldr	r3, [pc, #312]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bb2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	695b      	ldr	r3, [r3, #20]
 8005bba:	494b      	ldr	r1, [pc, #300]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f003 0310 	and.w	r3, r3, #16
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d008      	beq.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005bcc:	4b46      	ldr	r3, [pc, #280]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bd0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	699b      	ldr	r3, [r3, #24]
 8005bd8:	4943      	ldr	r1, [pc, #268]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d008      	beq.n	8005bfc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005bea:	4b3f      	ldr	r3, [pc, #252]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bf6:	493c      	ldr	r1, [pc, #240]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d008      	beq.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005c08:	4b37      	ldr	r3, [pc, #220]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005c0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c0c:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c14:	4934      	ldr	r1, [pc, #208]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005c16:	4313      	orrs	r3, r2
 8005c18:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d008      	beq.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8005c26:	4b30      	ldr	r3, [pc, #192]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005c28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c2a:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c32:	492d      	ldr	r1, [pc, #180]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005c34:	4313      	orrs	r3, r2
 8005c36:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d008      	beq.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005c44:	4b28      	ldr	r3, [pc, #160]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005c46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c48:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c50:	4925      	ldr	r1, [pc, #148]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005c52:	4313      	orrs	r3, r2
 8005c54:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d008      	beq.n	8005c74 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8005c62:	4b21      	ldr	r3, [pc, #132]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c66:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c6e:	491e      	ldr	r1, [pc, #120]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005c70:	4313      	orrs	r3, r2
 8005c72:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d008      	beq.n	8005c92 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8005c80:	4b19      	ldr	r3, [pc, #100]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c84:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c8c:	4916      	ldr	r1, [pc, #88]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d008      	beq.n	8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8005c9e:	4b12      	ldr	r3, [pc, #72]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ca2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005caa:	490f      	ldr	r1, [pc, #60]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005cac:	4313      	orrs	r3, r2
 8005cae:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d008      	beq.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005cbc:	4b0a      	ldr	r3, [pc, #40]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005cbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cc0:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cc8:	4907      	ldr	r1, [pc, #28]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d00c      	beq.n	8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8005cda:	4b03      	ldr	r3, [pc, #12]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cde:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	e002      	b.n	8005cec <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8005ce6:	bf00      	nop
 8005ce8:	40021000 	.word	0x40021000
 8005cec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cee:	4913      	ldr	r1, [pc, #76]	; (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d008      	beq.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8005d00:	4b0e      	ldr	r3, [pc, #56]	; (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005d02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d04:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d0c:	490b      	ldr	r1, [pc, #44]	; (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d008      	beq.n	8005d30 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8005d1e:	4b07      	ldr	r3, [pc, #28]	; (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d22:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d2a:	4904      	ldr	r1, [pc, #16]	; (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005d30:	2300      	movs	r3, #0
}
 8005d32:	4618      	mov	r0, r3
 8005d34:	3748      	adds	r7, #72	; 0x48
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd80      	pop	{r7, pc}
 8005d3a:	bf00      	nop
 8005d3c:	40021000 	.word	0x40021000

08005d40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b082      	sub	sp, #8
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d101      	bne.n	8005d52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	e049      	b.n	8005de6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d58:	b2db      	uxtb	r3, r3
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d106      	bne.n	8005d6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2200      	movs	r2, #0
 8005d62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d66:	6878      	ldr	r0, [r7, #4]
 8005d68:	f7fc faae 	bl	80022c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2202      	movs	r2, #2
 8005d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681a      	ldr	r2, [r3, #0]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	3304      	adds	r3, #4
 8005d7c:	4619      	mov	r1, r3
 8005d7e:	4610      	mov	r0, r2
 8005d80:	f000 fb80 	bl	8006484 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2201      	movs	r2, #1
 8005d88:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2201      	movs	r2, #1
 8005d90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2201      	movs	r2, #1
 8005d98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2201      	movs	r2, #1
 8005da0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2201      	movs	r2, #1
 8005da8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2201      	movs	r2, #1
 8005db0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2201      	movs	r2, #1
 8005db8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2201      	movs	r2, #1
 8005dc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2201      	movs	r2, #1
 8005dc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2201      	movs	r2, #1
 8005dd0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2201      	movs	r2, #1
 8005de0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005de4:	2300      	movs	r3, #0
}
 8005de6:	4618      	mov	r0, r3
 8005de8:	3708      	adds	r7, #8
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}

08005dee <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005dee:	b580      	push	{r7, lr}
 8005df0:	b082      	sub	sp, #8
 8005df2:	af00      	add	r7, sp, #0
 8005df4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d101      	bne.n	8005e00 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	e049      	b.n	8005e94 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e06:	b2db      	uxtb	r3, r3
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d106      	bne.n	8005e1a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005e14:	6878      	ldr	r0, [r7, #4]
 8005e16:	f000 f841 	bl	8005e9c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2202      	movs	r2, #2
 8005e1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681a      	ldr	r2, [r3, #0]
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	3304      	adds	r3, #4
 8005e2a:	4619      	mov	r1, r3
 8005e2c:	4610      	mov	r0, r2
 8005e2e:	f000 fb29 	bl	8006484 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2201      	movs	r2, #1
 8005e36:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2201      	movs	r2, #1
 8005e3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2201      	movs	r2, #1
 8005e46:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2201      	movs	r2, #1
 8005e4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2201      	movs	r2, #1
 8005e56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2201      	movs	r2, #1
 8005e66:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2201      	movs	r2, #1
 8005e6e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2201      	movs	r2, #1
 8005e76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2201      	movs	r2, #1
 8005e7e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2201      	movs	r2, #1
 8005e86:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2201      	movs	r2, #1
 8005e8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e92:	2300      	movs	r3, #0
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	3708      	adds	r7, #8
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bd80      	pop	{r7, pc}

08005e9c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b083      	sub	sp, #12
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005ea4:	bf00      	nop
 8005ea6:	370c      	adds	r7, #12
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eae:	4770      	bx	lr

08005eb0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b084      	sub	sp, #16
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
 8005eb8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d109      	bne.n	8005ed4 <HAL_TIM_PWM_Start+0x24>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005ec6:	b2db      	uxtb	r3, r3
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	bf14      	ite	ne
 8005ecc:	2301      	movne	r3, #1
 8005ece:	2300      	moveq	r3, #0
 8005ed0:	b2db      	uxtb	r3, r3
 8005ed2:	e03c      	b.n	8005f4e <HAL_TIM_PWM_Start+0x9e>
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	2b04      	cmp	r3, #4
 8005ed8:	d109      	bne.n	8005eee <HAL_TIM_PWM_Start+0x3e>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005ee0:	b2db      	uxtb	r3, r3
 8005ee2:	2b01      	cmp	r3, #1
 8005ee4:	bf14      	ite	ne
 8005ee6:	2301      	movne	r3, #1
 8005ee8:	2300      	moveq	r3, #0
 8005eea:	b2db      	uxtb	r3, r3
 8005eec:	e02f      	b.n	8005f4e <HAL_TIM_PWM_Start+0x9e>
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	2b08      	cmp	r3, #8
 8005ef2:	d109      	bne.n	8005f08 <HAL_TIM_PWM_Start+0x58>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005efa:	b2db      	uxtb	r3, r3
 8005efc:	2b01      	cmp	r3, #1
 8005efe:	bf14      	ite	ne
 8005f00:	2301      	movne	r3, #1
 8005f02:	2300      	moveq	r3, #0
 8005f04:	b2db      	uxtb	r3, r3
 8005f06:	e022      	b.n	8005f4e <HAL_TIM_PWM_Start+0x9e>
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	2b0c      	cmp	r3, #12
 8005f0c:	d109      	bne.n	8005f22 <HAL_TIM_PWM_Start+0x72>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f14:	b2db      	uxtb	r3, r3
 8005f16:	2b01      	cmp	r3, #1
 8005f18:	bf14      	ite	ne
 8005f1a:	2301      	movne	r3, #1
 8005f1c:	2300      	moveq	r3, #0
 8005f1e:	b2db      	uxtb	r3, r3
 8005f20:	e015      	b.n	8005f4e <HAL_TIM_PWM_Start+0x9e>
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	2b10      	cmp	r3, #16
 8005f26:	d109      	bne.n	8005f3c <HAL_TIM_PWM_Start+0x8c>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005f2e:	b2db      	uxtb	r3, r3
 8005f30:	2b01      	cmp	r3, #1
 8005f32:	bf14      	ite	ne
 8005f34:	2301      	movne	r3, #1
 8005f36:	2300      	moveq	r3, #0
 8005f38:	b2db      	uxtb	r3, r3
 8005f3a:	e008      	b.n	8005f4e <HAL_TIM_PWM_Start+0x9e>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005f42:	b2db      	uxtb	r3, r3
 8005f44:	2b01      	cmp	r3, #1
 8005f46:	bf14      	ite	ne
 8005f48:	2301      	movne	r3, #1
 8005f4a:	2300      	moveq	r3, #0
 8005f4c:	b2db      	uxtb	r3, r3
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d001      	beq.n	8005f56 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005f52:	2301      	movs	r3, #1
 8005f54:	e0a1      	b.n	800609a <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d104      	bne.n	8005f66 <HAL_TIM_PWM_Start+0xb6>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2202      	movs	r2, #2
 8005f60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f64:	e023      	b.n	8005fae <HAL_TIM_PWM_Start+0xfe>
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	2b04      	cmp	r3, #4
 8005f6a:	d104      	bne.n	8005f76 <HAL_TIM_PWM_Start+0xc6>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2202      	movs	r2, #2
 8005f70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f74:	e01b      	b.n	8005fae <HAL_TIM_PWM_Start+0xfe>
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	2b08      	cmp	r3, #8
 8005f7a:	d104      	bne.n	8005f86 <HAL_TIM_PWM_Start+0xd6>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2202      	movs	r2, #2
 8005f80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f84:	e013      	b.n	8005fae <HAL_TIM_PWM_Start+0xfe>
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	2b0c      	cmp	r3, #12
 8005f8a:	d104      	bne.n	8005f96 <HAL_TIM_PWM_Start+0xe6>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2202      	movs	r2, #2
 8005f90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005f94:	e00b      	b.n	8005fae <HAL_TIM_PWM_Start+0xfe>
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	2b10      	cmp	r3, #16
 8005f9a:	d104      	bne.n	8005fa6 <HAL_TIM_PWM_Start+0xf6>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2202      	movs	r2, #2
 8005fa0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005fa4:	e003      	b.n	8005fae <HAL_TIM_PWM_Start+0xfe>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2202      	movs	r2, #2
 8005faa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	6839      	ldr	r1, [r7, #0]
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	f000 fea2 	bl	8006d00 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4a38      	ldr	r2, [pc, #224]	; (80060a4 <HAL_TIM_PWM_Start+0x1f4>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d018      	beq.n	8005ff8 <HAL_TIM_PWM_Start+0x148>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4a37      	ldr	r2, [pc, #220]	; (80060a8 <HAL_TIM_PWM_Start+0x1f8>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d013      	beq.n	8005ff8 <HAL_TIM_PWM_Start+0x148>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4a35      	ldr	r2, [pc, #212]	; (80060ac <HAL_TIM_PWM_Start+0x1fc>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d00e      	beq.n	8005ff8 <HAL_TIM_PWM_Start+0x148>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a34      	ldr	r2, [pc, #208]	; (80060b0 <HAL_TIM_PWM_Start+0x200>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d009      	beq.n	8005ff8 <HAL_TIM_PWM_Start+0x148>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4a32      	ldr	r2, [pc, #200]	; (80060b4 <HAL_TIM_PWM_Start+0x204>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d004      	beq.n	8005ff8 <HAL_TIM_PWM_Start+0x148>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a31      	ldr	r2, [pc, #196]	; (80060b8 <HAL_TIM_PWM_Start+0x208>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d101      	bne.n	8005ffc <HAL_TIM_PWM_Start+0x14c>
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	e000      	b.n	8005ffe <HAL_TIM_PWM_Start+0x14e>
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d007      	beq.n	8006012 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006010:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	4a23      	ldr	r2, [pc, #140]	; (80060a4 <HAL_TIM_PWM_Start+0x1f4>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d01d      	beq.n	8006058 <HAL_TIM_PWM_Start+0x1a8>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006024:	d018      	beq.n	8006058 <HAL_TIM_PWM_Start+0x1a8>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4a24      	ldr	r2, [pc, #144]	; (80060bc <HAL_TIM_PWM_Start+0x20c>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d013      	beq.n	8006058 <HAL_TIM_PWM_Start+0x1a8>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4a22      	ldr	r2, [pc, #136]	; (80060c0 <HAL_TIM_PWM_Start+0x210>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d00e      	beq.n	8006058 <HAL_TIM_PWM_Start+0x1a8>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4a1a      	ldr	r2, [pc, #104]	; (80060a8 <HAL_TIM_PWM_Start+0x1f8>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d009      	beq.n	8006058 <HAL_TIM_PWM_Start+0x1a8>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	4a18      	ldr	r2, [pc, #96]	; (80060ac <HAL_TIM_PWM_Start+0x1fc>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d004      	beq.n	8006058 <HAL_TIM_PWM_Start+0x1a8>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	4a19      	ldr	r2, [pc, #100]	; (80060b8 <HAL_TIM_PWM_Start+0x208>)
 8006054:	4293      	cmp	r3, r2
 8006056:	d115      	bne.n	8006084 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	689a      	ldr	r2, [r3, #8]
 800605e:	4b19      	ldr	r3, [pc, #100]	; (80060c4 <HAL_TIM_PWM_Start+0x214>)
 8006060:	4013      	ands	r3, r2
 8006062:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	2b06      	cmp	r3, #6
 8006068:	d015      	beq.n	8006096 <HAL_TIM_PWM_Start+0x1e6>
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006070:	d011      	beq.n	8006096 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	681a      	ldr	r2, [r3, #0]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f042 0201 	orr.w	r2, r2, #1
 8006080:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006082:	e008      	b.n	8006096 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	681a      	ldr	r2, [r3, #0]
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f042 0201 	orr.w	r2, r2, #1
 8006092:	601a      	str	r2, [r3, #0]
 8006094:	e000      	b.n	8006098 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006096:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006098:	2300      	movs	r3, #0
}
 800609a:	4618      	mov	r0, r3
 800609c:	3710      	adds	r7, #16
 800609e:	46bd      	mov	sp, r7
 80060a0:	bd80      	pop	{r7, pc}
 80060a2:	bf00      	nop
 80060a4:	40012c00 	.word	0x40012c00
 80060a8:	40013400 	.word	0x40013400
 80060ac:	40014000 	.word	0x40014000
 80060b0:	40014400 	.word	0x40014400
 80060b4:	40014800 	.word	0x40014800
 80060b8:	40015000 	.word	0x40015000
 80060bc:	40000400 	.word	0x40000400
 80060c0:	40000800 	.word	0x40000800
 80060c4:	00010007 	.word	0x00010007

080060c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b086      	sub	sp, #24
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	60f8      	str	r0, [r7, #12]
 80060d0:	60b9      	str	r1, [r7, #8]
 80060d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060d4:	2300      	movs	r3, #0
 80060d6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060de:	2b01      	cmp	r3, #1
 80060e0:	d101      	bne.n	80060e6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80060e2:	2302      	movs	r3, #2
 80060e4:	e0ff      	b.n	80062e6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	2201      	movs	r2, #1
 80060ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2b14      	cmp	r3, #20
 80060f2:	f200 80f0 	bhi.w	80062d6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80060f6:	a201      	add	r2, pc, #4	; (adr r2, 80060fc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80060f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060fc:	08006151 	.word	0x08006151
 8006100:	080062d7 	.word	0x080062d7
 8006104:	080062d7 	.word	0x080062d7
 8006108:	080062d7 	.word	0x080062d7
 800610c:	08006191 	.word	0x08006191
 8006110:	080062d7 	.word	0x080062d7
 8006114:	080062d7 	.word	0x080062d7
 8006118:	080062d7 	.word	0x080062d7
 800611c:	080061d3 	.word	0x080061d3
 8006120:	080062d7 	.word	0x080062d7
 8006124:	080062d7 	.word	0x080062d7
 8006128:	080062d7 	.word	0x080062d7
 800612c:	08006213 	.word	0x08006213
 8006130:	080062d7 	.word	0x080062d7
 8006134:	080062d7 	.word	0x080062d7
 8006138:	080062d7 	.word	0x080062d7
 800613c:	08006255 	.word	0x08006255
 8006140:	080062d7 	.word	0x080062d7
 8006144:	080062d7 	.word	0x080062d7
 8006148:	080062d7 	.word	0x080062d7
 800614c:	08006295 	.word	0x08006295
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	68b9      	ldr	r1, [r7, #8]
 8006156:	4618      	mov	r0, r3
 8006158:	f000 fa32 	bl	80065c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	699a      	ldr	r2, [r3, #24]
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f042 0208 	orr.w	r2, r2, #8
 800616a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	699a      	ldr	r2, [r3, #24]
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f022 0204 	bic.w	r2, r2, #4
 800617a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	6999      	ldr	r1, [r3, #24]
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	691a      	ldr	r2, [r3, #16]
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	430a      	orrs	r2, r1
 800618c:	619a      	str	r2, [r3, #24]
      break;
 800618e:	e0a5      	b.n	80062dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	68b9      	ldr	r1, [r7, #8]
 8006196:	4618      	mov	r0, r3
 8006198:	f000 faac 	bl	80066f4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	699a      	ldr	r2, [r3, #24]
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80061aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	699a      	ldr	r2, [r3, #24]
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80061ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	6999      	ldr	r1, [r3, #24]
 80061c2:	68bb      	ldr	r3, [r7, #8]
 80061c4:	691b      	ldr	r3, [r3, #16]
 80061c6:	021a      	lsls	r2, r3, #8
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	430a      	orrs	r2, r1
 80061ce:	619a      	str	r2, [r3, #24]
      break;
 80061d0:	e084      	b.n	80062dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	68b9      	ldr	r1, [r7, #8]
 80061d8:	4618      	mov	r0, r3
 80061da:	f000 fb1f 	bl	800681c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	69da      	ldr	r2, [r3, #28]
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f042 0208 	orr.w	r2, r2, #8
 80061ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	69da      	ldr	r2, [r3, #28]
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f022 0204 	bic.w	r2, r2, #4
 80061fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	69d9      	ldr	r1, [r3, #28]
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	691a      	ldr	r2, [r3, #16]
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	430a      	orrs	r2, r1
 800620e:	61da      	str	r2, [r3, #28]
      break;
 8006210:	e064      	b.n	80062dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	68b9      	ldr	r1, [r7, #8]
 8006218:	4618      	mov	r0, r3
 800621a:	f000 fb91 	bl	8006940 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	69da      	ldr	r2, [r3, #28]
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800622c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	69da      	ldr	r2, [r3, #28]
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800623c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	69d9      	ldr	r1, [r3, #28]
 8006244:	68bb      	ldr	r3, [r7, #8]
 8006246:	691b      	ldr	r3, [r3, #16]
 8006248:	021a      	lsls	r2, r3, #8
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	430a      	orrs	r2, r1
 8006250:	61da      	str	r2, [r3, #28]
      break;
 8006252:	e043      	b.n	80062dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	68b9      	ldr	r1, [r7, #8]
 800625a:	4618      	mov	r0, r3
 800625c:	f000 fbe0 	bl	8006a20 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f042 0208 	orr.w	r2, r2, #8
 800626e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f022 0204 	bic.w	r2, r2, #4
 800627e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	691a      	ldr	r2, [r3, #16]
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	430a      	orrs	r2, r1
 8006290:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006292:	e023      	b.n	80062dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	68b9      	ldr	r1, [r7, #8]
 800629a:	4618      	mov	r0, r3
 800629c:	f000 fc2a 	bl	8006af4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80062ae:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80062be:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	691b      	ldr	r3, [r3, #16]
 80062ca:	021a      	lsls	r2, r3, #8
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	430a      	orrs	r2, r1
 80062d2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80062d4:	e002      	b.n	80062dc <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80062d6:	2301      	movs	r3, #1
 80062d8:	75fb      	strb	r3, [r7, #23]
      break;
 80062da:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	2200      	movs	r2, #0
 80062e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80062e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80062e6:	4618      	mov	r0, r3
 80062e8:	3718      	adds	r7, #24
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bd80      	pop	{r7, pc}
 80062ee:	bf00      	nop

080062f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b084      	sub	sp, #16
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
 80062f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80062fa:	2300      	movs	r3, #0
 80062fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006304:	2b01      	cmp	r3, #1
 8006306:	d101      	bne.n	800630c <HAL_TIM_ConfigClockSource+0x1c>
 8006308:	2302      	movs	r3, #2
 800630a:	e0b6      	b.n	800647a <HAL_TIM_ConfigClockSource+0x18a>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2201      	movs	r2, #1
 8006310:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2202      	movs	r2, #2
 8006318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	689b      	ldr	r3, [r3, #8]
 8006322:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800632a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800632e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006336:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	68ba      	ldr	r2, [r7, #8]
 800633e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006348:	d03e      	beq.n	80063c8 <HAL_TIM_ConfigClockSource+0xd8>
 800634a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800634e:	f200 8087 	bhi.w	8006460 <HAL_TIM_ConfigClockSource+0x170>
 8006352:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006356:	f000 8086 	beq.w	8006466 <HAL_TIM_ConfigClockSource+0x176>
 800635a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800635e:	d87f      	bhi.n	8006460 <HAL_TIM_ConfigClockSource+0x170>
 8006360:	2b70      	cmp	r3, #112	; 0x70
 8006362:	d01a      	beq.n	800639a <HAL_TIM_ConfigClockSource+0xaa>
 8006364:	2b70      	cmp	r3, #112	; 0x70
 8006366:	d87b      	bhi.n	8006460 <HAL_TIM_ConfigClockSource+0x170>
 8006368:	2b60      	cmp	r3, #96	; 0x60
 800636a:	d050      	beq.n	800640e <HAL_TIM_ConfigClockSource+0x11e>
 800636c:	2b60      	cmp	r3, #96	; 0x60
 800636e:	d877      	bhi.n	8006460 <HAL_TIM_ConfigClockSource+0x170>
 8006370:	2b50      	cmp	r3, #80	; 0x50
 8006372:	d03c      	beq.n	80063ee <HAL_TIM_ConfigClockSource+0xfe>
 8006374:	2b50      	cmp	r3, #80	; 0x50
 8006376:	d873      	bhi.n	8006460 <HAL_TIM_ConfigClockSource+0x170>
 8006378:	2b40      	cmp	r3, #64	; 0x40
 800637a:	d058      	beq.n	800642e <HAL_TIM_ConfigClockSource+0x13e>
 800637c:	2b40      	cmp	r3, #64	; 0x40
 800637e:	d86f      	bhi.n	8006460 <HAL_TIM_ConfigClockSource+0x170>
 8006380:	2b30      	cmp	r3, #48	; 0x30
 8006382:	d064      	beq.n	800644e <HAL_TIM_ConfigClockSource+0x15e>
 8006384:	2b30      	cmp	r3, #48	; 0x30
 8006386:	d86b      	bhi.n	8006460 <HAL_TIM_ConfigClockSource+0x170>
 8006388:	2b20      	cmp	r3, #32
 800638a:	d060      	beq.n	800644e <HAL_TIM_ConfigClockSource+0x15e>
 800638c:	2b20      	cmp	r3, #32
 800638e:	d867      	bhi.n	8006460 <HAL_TIM_ConfigClockSource+0x170>
 8006390:	2b00      	cmp	r3, #0
 8006392:	d05c      	beq.n	800644e <HAL_TIM_ConfigClockSource+0x15e>
 8006394:	2b10      	cmp	r3, #16
 8006396:	d05a      	beq.n	800644e <HAL_TIM_ConfigClockSource+0x15e>
 8006398:	e062      	b.n	8006460 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6818      	ldr	r0, [r3, #0]
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	6899      	ldr	r1, [r3, #8]
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	685a      	ldr	r2, [r3, #4]
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	68db      	ldr	r3, [r3, #12]
 80063aa:	f000 fc89 	bl	8006cc0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	689b      	ldr	r3, [r3, #8]
 80063b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80063bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	68ba      	ldr	r2, [r7, #8]
 80063c4:	609a      	str	r2, [r3, #8]
      break;
 80063c6:	e04f      	b.n	8006468 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6818      	ldr	r0, [r3, #0]
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	6899      	ldr	r1, [r3, #8]
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	685a      	ldr	r2, [r3, #4]
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	68db      	ldr	r3, [r3, #12]
 80063d8:	f000 fc72 	bl	8006cc0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	689a      	ldr	r2, [r3, #8]
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80063ea:	609a      	str	r2, [r3, #8]
      break;
 80063ec:	e03c      	b.n	8006468 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6818      	ldr	r0, [r3, #0]
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	6859      	ldr	r1, [r3, #4]
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	68db      	ldr	r3, [r3, #12]
 80063fa:	461a      	mov	r2, r3
 80063fc:	f000 fbe6 	bl	8006bcc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	2150      	movs	r1, #80	; 0x50
 8006406:	4618      	mov	r0, r3
 8006408:	f000 fc3f 	bl	8006c8a <TIM_ITRx_SetConfig>
      break;
 800640c:	e02c      	b.n	8006468 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6818      	ldr	r0, [r3, #0]
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	6859      	ldr	r1, [r3, #4]
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	68db      	ldr	r3, [r3, #12]
 800641a:	461a      	mov	r2, r3
 800641c:	f000 fc05 	bl	8006c2a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	2160      	movs	r1, #96	; 0x60
 8006426:	4618      	mov	r0, r3
 8006428:	f000 fc2f 	bl	8006c8a <TIM_ITRx_SetConfig>
      break;
 800642c:	e01c      	b.n	8006468 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6818      	ldr	r0, [r3, #0]
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	6859      	ldr	r1, [r3, #4]
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	68db      	ldr	r3, [r3, #12]
 800643a:	461a      	mov	r2, r3
 800643c:	f000 fbc6 	bl	8006bcc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	2140      	movs	r1, #64	; 0x40
 8006446:	4618      	mov	r0, r3
 8006448:	f000 fc1f 	bl	8006c8a <TIM_ITRx_SetConfig>
      break;
 800644c:	e00c      	b.n	8006468 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681a      	ldr	r2, [r3, #0]
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4619      	mov	r1, r3
 8006458:	4610      	mov	r0, r2
 800645a:	f000 fc16 	bl	8006c8a <TIM_ITRx_SetConfig>
      break;
 800645e:	e003      	b.n	8006468 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006460:	2301      	movs	r3, #1
 8006462:	73fb      	strb	r3, [r7, #15]
      break;
 8006464:	e000      	b.n	8006468 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006466:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2201      	movs	r2, #1
 800646c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2200      	movs	r2, #0
 8006474:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006478:	7bfb      	ldrb	r3, [r7, #15]
}
 800647a:	4618      	mov	r0, r3
 800647c:	3710      	adds	r7, #16
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}
	...

08006484 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006484:	b480      	push	{r7}
 8006486:	b085      	sub	sp, #20
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
 800648c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	4a42      	ldr	r2, [pc, #264]	; (80065a0 <TIM_Base_SetConfig+0x11c>)
 8006498:	4293      	cmp	r3, r2
 800649a:	d013      	beq.n	80064c4 <TIM_Base_SetConfig+0x40>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064a2:	d00f      	beq.n	80064c4 <TIM_Base_SetConfig+0x40>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	4a3f      	ldr	r2, [pc, #252]	; (80065a4 <TIM_Base_SetConfig+0x120>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d00b      	beq.n	80064c4 <TIM_Base_SetConfig+0x40>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	4a3e      	ldr	r2, [pc, #248]	; (80065a8 <TIM_Base_SetConfig+0x124>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d007      	beq.n	80064c4 <TIM_Base_SetConfig+0x40>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	4a3d      	ldr	r2, [pc, #244]	; (80065ac <TIM_Base_SetConfig+0x128>)
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d003      	beq.n	80064c4 <TIM_Base_SetConfig+0x40>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	4a3c      	ldr	r2, [pc, #240]	; (80065b0 <TIM_Base_SetConfig+0x12c>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d108      	bne.n	80064d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	68fa      	ldr	r2, [r7, #12]
 80064d2:	4313      	orrs	r3, r2
 80064d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	4a31      	ldr	r2, [pc, #196]	; (80065a0 <TIM_Base_SetConfig+0x11c>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d01f      	beq.n	800651e <TIM_Base_SetConfig+0x9a>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064e4:	d01b      	beq.n	800651e <TIM_Base_SetConfig+0x9a>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	4a2e      	ldr	r2, [pc, #184]	; (80065a4 <TIM_Base_SetConfig+0x120>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d017      	beq.n	800651e <TIM_Base_SetConfig+0x9a>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	4a2d      	ldr	r2, [pc, #180]	; (80065a8 <TIM_Base_SetConfig+0x124>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d013      	beq.n	800651e <TIM_Base_SetConfig+0x9a>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	4a2c      	ldr	r2, [pc, #176]	; (80065ac <TIM_Base_SetConfig+0x128>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d00f      	beq.n	800651e <TIM_Base_SetConfig+0x9a>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	4a2c      	ldr	r2, [pc, #176]	; (80065b4 <TIM_Base_SetConfig+0x130>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d00b      	beq.n	800651e <TIM_Base_SetConfig+0x9a>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	4a2b      	ldr	r2, [pc, #172]	; (80065b8 <TIM_Base_SetConfig+0x134>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d007      	beq.n	800651e <TIM_Base_SetConfig+0x9a>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	4a2a      	ldr	r2, [pc, #168]	; (80065bc <TIM_Base_SetConfig+0x138>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d003      	beq.n	800651e <TIM_Base_SetConfig+0x9a>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	4a25      	ldr	r2, [pc, #148]	; (80065b0 <TIM_Base_SetConfig+0x12c>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d108      	bne.n	8006530 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006524:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	68db      	ldr	r3, [r3, #12]
 800652a:	68fa      	ldr	r2, [r7, #12]
 800652c:	4313      	orrs	r3, r2
 800652e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	695b      	ldr	r3, [r3, #20]
 800653a:	4313      	orrs	r3, r2
 800653c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	68fa      	ldr	r2, [r7, #12]
 8006542:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	689a      	ldr	r2, [r3, #8]
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	681a      	ldr	r2, [r3, #0]
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	4a12      	ldr	r2, [pc, #72]	; (80065a0 <TIM_Base_SetConfig+0x11c>)
 8006558:	4293      	cmp	r3, r2
 800655a:	d013      	beq.n	8006584 <TIM_Base_SetConfig+0x100>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	4a13      	ldr	r2, [pc, #76]	; (80065ac <TIM_Base_SetConfig+0x128>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d00f      	beq.n	8006584 <TIM_Base_SetConfig+0x100>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	4a13      	ldr	r2, [pc, #76]	; (80065b4 <TIM_Base_SetConfig+0x130>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d00b      	beq.n	8006584 <TIM_Base_SetConfig+0x100>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	4a12      	ldr	r2, [pc, #72]	; (80065b8 <TIM_Base_SetConfig+0x134>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d007      	beq.n	8006584 <TIM_Base_SetConfig+0x100>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	4a11      	ldr	r2, [pc, #68]	; (80065bc <TIM_Base_SetConfig+0x138>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d003      	beq.n	8006584 <TIM_Base_SetConfig+0x100>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	4a0c      	ldr	r2, [pc, #48]	; (80065b0 <TIM_Base_SetConfig+0x12c>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d103      	bne.n	800658c <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	691a      	ldr	r2, [r3, #16]
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2201      	movs	r2, #1
 8006590:	615a      	str	r2, [r3, #20]
}
 8006592:	bf00      	nop
 8006594:	3714      	adds	r7, #20
 8006596:	46bd      	mov	sp, r7
 8006598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659c:	4770      	bx	lr
 800659e:	bf00      	nop
 80065a0:	40012c00 	.word	0x40012c00
 80065a4:	40000400 	.word	0x40000400
 80065a8:	40000800 	.word	0x40000800
 80065ac:	40013400 	.word	0x40013400
 80065b0:	40015000 	.word	0x40015000
 80065b4:	40014000 	.word	0x40014000
 80065b8:	40014400 	.word	0x40014400
 80065bc:	40014800 	.word	0x40014800

080065c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065c0:	b480      	push	{r7}
 80065c2:	b087      	sub	sp, #28
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
 80065c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6a1b      	ldr	r3, [r3, #32]
 80065ce:	f023 0201 	bic.w	r2, r3, #1
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6a1b      	ldr	r3, [r3, #32]
 80065da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	699b      	ldr	r3, [r3, #24]
 80065e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80065ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	f023 0303 	bic.w	r3, r3, #3
 80065fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	68fa      	ldr	r2, [r7, #12]
 8006602:	4313      	orrs	r3, r2
 8006604:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	f023 0302 	bic.w	r3, r3, #2
 800660c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	689b      	ldr	r3, [r3, #8]
 8006612:	697a      	ldr	r2, [r7, #20]
 8006614:	4313      	orrs	r3, r2
 8006616:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	4a30      	ldr	r2, [pc, #192]	; (80066dc <TIM_OC1_SetConfig+0x11c>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d013      	beq.n	8006648 <TIM_OC1_SetConfig+0x88>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	4a2f      	ldr	r2, [pc, #188]	; (80066e0 <TIM_OC1_SetConfig+0x120>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d00f      	beq.n	8006648 <TIM_OC1_SetConfig+0x88>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	4a2e      	ldr	r2, [pc, #184]	; (80066e4 <TIM_OC1_SetConfig+0x124>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d00b      	beq.n	8006648 <TIM_OC1_SetConfig+0x88>
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	4a2d      	ldr	r2, [pc, #180]	; (80066e8 <TIM_OC1_SetConfig+0x128>)
 8006634:	4293      	cmp	r3, r2
 8006636:	d007      	beq.n	8006648 <TIM_OC1_SetConfig+0x88>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	4a2c      	ldr	r2, [pc, #176]	; (80066ec <TIM_OC1_SetConfig+0x12c>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d003      	beq.n	8006648 <TIM_OC1_SetConfig+0x88>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	4a2b      	ldr	r2, [pc, #172]	; (80066f0 <TIM_OC1_SetConfig+0x130>)
 8006644:	4293      	cmp	r3, r2
 8006646:	d10c      	bne.n	8006662 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006648:	697b      	ldr	r3, [r7, #20]
 800664a:	f023 0308 	bic.w	r3, r3, #8
 800664e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	68db      	ldr	r3, [r3, #12]
 8006654:	697a      	ldr	r2, [r7, #20]
 8006656:	4313      	orrs	r3, r2
 8006658:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800665a:	697b      	ldr	r3, [r7, #20]
 800665c:	f023 0304 	bic.w	r3, r3, #4
 8006660:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	4a1d      	ldr	r2, [pc, #116]	; (80066dc <TIM_OC1_SetConfig+0x11c>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d013      	beq.n	8006692 <TIM_OC1_SetConfig+0xd2>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	4a1c      	ldr	r2, [pc, #112]	; (80066e0 <TIM_OC1_SetConfig+0x120>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d00f      	beq.n	8006692 <TIM_OC1_SetConfig+0xd2>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	4a1b      	ldr	r2, [pc, #108]	; (80066e4 <TIM_OC1_SetConfig+0x124>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d00b      	beq.n	8006692 <TIM_OC1_SetConfig+0xd2>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	4a1a      	ldr	r2, [pc, #104]	; (80066e8 <TIM_OC1_SetConfig+0x128>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d007      	beq.n	8006692 <TIM_OC1_SetConfig+0xd2>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	4a19      	ldr	r2, [pc, #100]	; (80066ec <TIM_OC1_SetConfig+0x12c>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d003      	beq.n	8006692 <TIM_OC1_SetConfig+0xd2>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	4a18      	ldr	r2, [pc, #96]	; (80066f0 <TIM_OC1_SetConfig+0x130>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d111      	bne.n	80066b6 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006692:	693b      	ldr	r3, [r7, #16]
 8006694:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006698:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800669a:	693b      	ldr	r3, [r7, #16]
 800669c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80066a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	695b      	ldr	r3, [r3, #20]
 80066a6:	693a      	ldr	r2, [r7, #16]
 80066a8:	4313      	orrs	r3, r2
 80066aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	699b      	ldr	r3, [r3, #24]
 80066b0:	693a      	ldr	r2, [r7, #16]
 80066b2:	4313      	orrs	r3, r2
 80066b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	693a      	ldr	r2, [r7, #16]
 80066ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	68fa      	ldr	r2, [r7, #12]
 80066c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	685a      	ldr	r2, [r3, #4]
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	697a      	ldr	r2, [r7, #20]
 80066ce:	621a      	str	r2, [r3, #32]
}
 80066d0:	bf00      	nop
 80066d2:	371c      	adds	r7, #28
 80066d4:	46bd      	mov	sp, r7
 80066d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066da:	4770      	bx	lr
 80066dc:	40012c00 	.word	0x40012c00
 80066e0:	40013400 	.word	0x40013400
 80066e4:	40014000 	.word	0x40014000
 80066e8:	40014400 	.word	0x40014400
 80066ec:	40014800 	.word	0x40014800
 80066f0:	40015000 	.word	0x40015000

080066f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066f4:	b480      	push	{r7}
 80066f6:	b087      	sub	sp, #28
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
 80066fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6a1b      	ldr	r3, [r3, #32]
 8006702:	f023 0210 	bic.w	r2, r3, #16
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6a1b      	ldr	r3, [r3, #32]
 800670e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	685b      	ldr	r3, [r3, #4]
 8006714:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	699b      	ldr	r3, [r3, #24]
 800671a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006722:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006726:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800672e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	021b      	lsls	r3, r3, #8
 8006736:	68fa      	ldr	r2, [r7, #12]
 8006738:	4313      	orrs	r3, r2
 800673a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	f023 0320 	bic.w	r3, r3, #32
 8006742:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	689b      	ldr	r3, [r3, #8]
 8006748:	011b      	lsls	r3, r3, #4
 800674a:	697a      	ldr	r2, [r7, #20]
 800674c:	4313      	orrs	r3, r2
 800674e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	4a2c      	ldr	r2, [pc, #176]	; (8006804 <TIM_OC2_SetConfig+0x110>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d007      	beq.n	8006768 <TIM_OC2_SetConfig+0x74>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	4a2b      	ldr	r2, [pc, #172]	; (8006808 <TIM_OC2_SetConfig+0x114>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d003      	beq.n	8006768 <TIM_OC2_SetConfig+0x74>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	4a2a      	ldr	r2, [pc, #168]	; (800680c <TIM_OC2_SetConfig+0x118>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d10d      	bne.n	8006784 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800676e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	68db      	ldr	r3, [r3, #12]
 8006774:	011b      	lsls	r3, r3, #4
 8006776:	697a      	ldr	r2, [r7, #20]
 8006778:	4313      	orrs	r3, r2
 800677a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800677c:	697b      	ldr	r3, [r7, #20]
 800677e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006782:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	4a1f      	ldr	r2, [pc, #124]	; (8006804 <TIM_OC2_SetConfig+0x110>)
 8006788:	4293      	cmp	r3, r2
 800678a:	d013      	beq.n	80067b4 <TIM_OC2_SetConfig+0xc0>
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	4a1e      	ldr	r2, [pc, #120]	; (8006808 <TIM_OC2_SetConfig+0x114>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d00f      	beq.n	80067b4 <TIM_OC2_SetConfig+0xc0>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	4a1e      	ldr	r2, [pc, #120]	; (8006810 <TIM_OC2_SetConfig+0x11c>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d00b      	beq.n	80067b4 <TIM_OC2_SetConfig+0xc0>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	4a1d      	ldr	r2, [pc, #116]	; (8006814 <TIM_OC2_SetConfig+0x120>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d007      	beq.n	80067b4 <TIM_OC2_SetConfig+0xc0>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	4a1c      	ldr	r2, [pc, #112]	; (8006818 <TIM_OC2_SetConfig+0x124>)
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d003      	beq.n	80067b4 <TIM_OC2_SetConfig+0xc0>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	4a17      	ldr	r2, [pc, #92]	; (800680c <TIM_OC2_SetConfig+0x118>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d113      	bne.n	80067dc <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80067ba:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80067c2:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	695b      	ldr	r3, [r3, #20]
 80067c8:	009b      	lsls	r3, r3, #2
 80067ca:	693a      	ldr	r2, [r7, #16]
 80067cc:	4313      	orrs	r3, r2
 80067ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	699b      	ldr	r3, [r3, #24]
 80067d4:	009b      	lsls	r3, r3, #2
 80067d6:	693a      	ldr	r2, [r7, #16]
 80067d8:	4313      	orrs	r3, r2
 80067da:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	693a      	ldr	r2, [r7, #16]
 80067e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	68fa      	ldr	r2, [r7, #12]
 80067e6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	685a      	ldr	r2, [r3, #4]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	697a      	ldr	r2, [r7, #20]
 80067f4:	621a      	str	r2, [r3, #32]
}
 80067f6:	bf00      	nop
 80067f8:	371c      	adds	r7, #28
 80067fa:	46bd      	mov	sp, r7
 80067fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006800:	4770      	bx	lr
 8006802:	bf00      	nop
 8006804:	40012c00 	.word	0x40012c00
 8006808:	40013400 	.word	0x40013400
 800680c:	40015000 	.word	0x40015000
 8006810:	40014000 	.word	0x40014000
 8006814:	40014400 	.word	0x40014400
 8006818:	40014800 	.word	0x40014800

0800681c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800681c:	b480      	push	{r7}
 800681e:	b087      	sub	sp, #28
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
 8006824:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6a1b      	ldr	r3, [r3, #32]
 800682a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6a1b      	ldr	r3, [r3, #32]
 8006836:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	685b      	ldr	r3, [r3, #4]
 800683c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	69db      	ldr	r3, [r3, #28]
 8006842:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800684a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800684e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	f023 0303 	bic.w	r3, r3, #3
 8006856:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	68fa      	ldr	r2, [r7, #12]
 800685e:	4313      	orrs	r3, r2
 8006860:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006862:	697b      	ldr	r3, [r7, #20]
 8006864:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006868:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	689b      	ldr	r3, [r3, #8]
 800686e:	021b      	lsls	r3, r3, #8
 8006870:	697a      	ldr	r2, [r7, #20]
 8006872:	4313      	orrs	r3, r2
 8006874:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	4a2b      	ldr	r2, [pc, #172]	; (8006928 <TIM_OC3_SetConfig+0x10c>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d007      	beq.n	800688e <TIM_OC3_SetConfig+0x72>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	4a2a      	ldr	r2, [pc, #168]	; (800692c <TIM_OC3_SetConfig+0x110>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d003      	beq.n	800688e <TIM_OC3_SetConfig+0x72>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	4a29      	ldr	r2, [pc, #164]	; (8006930 <TIM_OC3_SetConfig+0x114>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d10d      	bne.n	80068aa <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800688e:	697b      	ldr	r3, [r7, #20]
 8006890:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006894:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	68db      	ldr	r3, [r3, #12]
 800689a:	021b      	lsls	r3, r3, #8
 800689c:	697a      	ldr	r2, [r7, #20]
 800689e:	4313      	orrs	r3, r2
 80068a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80068a2:	697b      	ldr	r3, [r7, #20]
 80068a4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80068a8:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	4a1e      	ldr	r2, [pc, #120]	; (8006928 <TIM_OC3_SetConfig+0x10c>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d013      	beq.n	80068da <TIM_OC3_SetConfig+0xbe>
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	4a1d      	ldr	r2, [pc, #116]	; (800692c <TIM_OC3_SetConfig+0x110>)
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d00f      	beq.n	80068da <TIM_OC3_SetConfig+0xbe>
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	4a1d      	ldr	r2, [pc, #116]	; (8006934 <TIM_OC3_SetConfig+0x118>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d00b      	beq.n	80068da <TIM_OC3_SetConfig+0xbe>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	4a1c      	ldr	r2, [pc, #112]	; (8006938 <TIM_OC3_SetConfig+0x11c>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d007      	beq.n	80068da <TIM_OC3_SetConfig+0xbe>
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	4a1b      	ldr	r2, [pc, #108]	; (800693c <TIM_OC3_SetConfig+0x120>)
 80068ce:	4293      	cmp	r3, r2
 80068d0:	d003      	beq.n	80068da <TIM_OC3_SetConfig+0xbe>
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	4a16      	ldr	r2, [pc, #88]	; (8006930 <TIM_OC3_SetConfig+0x114>)
 80068d6:	4293      	cmp	r3, r2
 80068d8:	d113      	bne.n	8006902 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80068da:	693b      	ldr	r3, [r7, #16]
 80068dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80068e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80068e2:	693b      	ldr	r3, [r7, #16]
 80068e4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80068e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	695b      	ldr	r3, [r3, #20]
 80068ee:	011b      	lsls	r3, r3, #4
 80068f0:	693a      	ldr	r2, [r7, #16]
 80068f2:	4313      	orrs	r3, r2
 80068f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	699b      	ldr	r3, [r3, #24]
 80068fa:	011b      	lsls	r3, r3, #4
 80068fc:	693a      	ldr	r2, [r7, #16]
 80068fe:	4313      	orrs	r3, r2
 8006900:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	693a      	ldr	r2, [r7, #16]
 8006906:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	68fa      	ldr	r2, [r7, #12]
 800690c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	685a      	ldr	r2, [r3, #4]
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	697a      	ldr	r2, [r7, #20]
 800691a:	621a      	str	r2, [r3, #32]
}
 800691c:	bf00      	nop
 800691e:	371c      	adds	r7, #28
 8006920:	46bd      	mov	sp, r7
 8006922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006926:	4770      	bx	lr
 8006928:	40012c00 	.word	0x40012c00
 800692c:	40013400 	.word	0x40013400
 8006930:	40015000 	.word	0x40015000
 8006934:	40014000 	.word	0x40014000
 8006938:	40014400 	.word	0x40014400
 800693c:	40014800 	.word	0x40014800

08006940 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006940:	b480      	push	{r7}
 8006942:	b087      	sub	sp, #28
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
 8006948:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6a1b      	ldr	r3, [r3, #32]
 800694e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6a1b      	ldr	r3, [r3, #32]
 800695a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	685b      	ldr	r3, [r3, #4]
 8006960:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	69db      	ldr	r3, [r3, #28]
 8006966:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800696e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006972:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800697a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	021b      	lsls	r3, r3, #8
 8006982:	68fa      	ldr	r2, [r7, #12]
 8006984:	4313      	orrs	r3, r2
 8006986:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800698e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	689b      	ldr	r3, [r3, #8]
 8006994:	031b      	lsls	r3, r3, #12
 8006996:	693a      	ldr	r2, [r7, #16]
 8006998:	4313      	orrs	r3, r2
 800699a:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	4a1a      	ldr	r2, [pc, #104]	; (8006a08 <TIM_OC4_SetConfig+0xc8>)
 80069a0:	4293      	cmp	r3, r2
 80069a2:	d013      	beq.n	80069cc <TIM_OC4_SetConfig+0x8c>
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	4a19      	ldr	r2, [pc, #100]	; (8006a0c <TIM_OC4_SetConfig+0xcc>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d00f      	beq.n	80069cc <TIM_OC4_SetConfig+0x8c>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	4a18      	ldr	r2, [pc, #96]	; (8006a10 <TIM_OC4_SetConfig+0xd0>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d00b      	beq.n	80069cc <TIM_OC4_SetConfig+0x8c>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	4a17      	ldr	r2, [pc, #92]	; (8006a14 <TIM_OC4_SetConfig+0xd4>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d007      	beq.n	80069cc <TIM_OC4_SetConfig+0x8c>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	4a16      	ldr	r2, [pc, #88]	; (8006a18 <TIM_OC4_SetConfig+0xd8>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d003      	beq.n	80069cc <TIM_OC4_SetConfig+0x8c>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	4a15      	ldr	r2, [pc, #84]	; (8006a1c <TIM_OC4_SetConfig+0xdc>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d109      	bne.n	80069e0 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80069cc:	697b      	ldr	r3, [r7, #20]
 80069ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80069d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	695b      	ldr	r3, [r3, #20]
 80069d8:	019b      	lsls	r3, r3, #6
 80069da:	697a      	ldr	r2, [r7, #20]
 80069dc:	4313      	orrs	r3, r2
 80069de:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	697a      	ldr	r2, [r7, #20]
 80069e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	68fa      	ldr	r2, [r7, #12]
 80069ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	685a      	ldr	r2, [r3, #4]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	693a      	ldr	r2, [r7, #16]
 80069f8:	621a      	str	r2, [r3, #32]
}
 80069fa:	bf00      	nop
 80069fc:	371c      	adds	r7, #28
 80069fe:	46bd      	mov	sp, r7
 8006a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a04:	4770      	bx	lr
 8006a06:	bf00      	nop
 8006a08:	40012c00 	.word	0x40012c00
 8006a0c:	40013400 	.word	0x40013400
 8006a10:	40014000 	.word	0x40014000
 8006a14:	40014400 	.word	0x40014400
 8006a18:	40014800 	.word	0x40014800
 8006a1c:	40015000 	.word	0x40015000

08006a20 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006a20:	b480      	push	{r7}
 8006a22:	b087      	sub	sp, #28
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
 8006a28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6a1b      	ldr	r3, [r3, #32]
 8006a2e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6a1b      	ldr	r3, [r3, #32]
 8006a3a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	685b      	ldr	r3, [r3, #4]
 8006a40:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	68fa      	ldr	r2, [r7, #12]
 8006a5a:	4313      	orrs	r3, r2
 8006a5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006a5e:	693b      	ldr	r3, [r7, #16]
 8006a60:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006a64:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	689b      	ldr	r3, [r3, #8]
 8006a6a:	041b      	lsls	r3, r3, #16
 8006a6c:	693a      	ldr	r2, [r7, #16]
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	4a19      	ldr	r2, [pc, #100]	; (8006adc <TIM_OC5_SetConfig+0xbc>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d013      	beq.n	8006aa2 <TIM_OC5_SetConfig+0x82>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	4a18      	ldr	r2, [pc, #96]	; (8006ae0 <TIM_OC5_SetConfig+0xc0>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d00f      	beq.n	8006aa2 <TIM_OC5_SetConfig+0x82>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	4a17      	ldr	r2, [pc, #92]	; (8006ae4 <TIM_OC5_SetConfig+0xc4>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d00b      	beq.n	8006aa2 <TIM_OC5_SetConfig+0x82>
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	4a16      	ldr	r2, [pc, #88]	; (8006ae8 <TIM_OC5_SetConfig+0xc8>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d007      	beq.n	8006aa2 <TIM_OC5_SetConfig+0x82>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	4a15      	ldr	r2, [pc, #84]	; (8006aec <TIM_OC5_SetConfig+0xcc>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d003      	beq.n	8006aa2 <TIM_OC5_SetConfig+0x82>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	4a14      	ldr	r2, [pc, #80]	; (8006af0 <TIM_OC5_SetConfig+0xd0>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d109      	bne.n	8006ab6 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006aa2:	697b      	ldr	r3, [r7, #20]
 8006aa4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006aa8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	695b      	ldr	r3, [r3, #20]
 8006aae:	021b      	lsls	r3, r3, #8
 8006ab0:	697a      	ldr	r2, [r7, #20]
 8006ab2:	4313      	orrs	r3, r2
 8006ab4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	697a      	ldr	r2, [r7, #20]
 8006aba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	68fa      	ldr	r2, [r7, #12]
 8006ac0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	685a      	ldr	r2, [r3, #4]
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	693a      	ldr	r2, [r7, #16]
 8006ace:	621a      	str	r2, [r3, #32]
}
 8006ad0:	bf00      	nop
 8006ad2:	371c      	adds	r7, #28
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ada:	4770      	bx	lr
 8006adc:	40012c00 	.word	0x40012c00
 8006ae0:	40013400 	.word	0x40013400
 8006ae4:	40014000 	.word	0x40014000
 8006ae8:	40014400 	.word	0x40014400
 8006aec:	40014800 	.word	0x40014800
 8006af0:	40015000 	.word	0x40015000

08006af4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b087      	sub	sp, #28
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
 8006afc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6a1b      	ldr	r3, [r3, #32]
 8006b02:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6a1b      	ldr	r3, [r3, #32]
 8006b0e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	685b      	ldr	r3, [r3, #4]
 8006b14:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006b22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	021b      	lsls	r3, r3, #8
 8006b2e:	68fa      	ldr	r2, [r7, #12]
 8006b30:	4313      	orrs	r3, r2
 8006b32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006b34:	693b      	ldr	r3, [r7, #16]
 8006b36:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006b3a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	689b      	ldr	r3, [r3, #8]
 8006b40:	051b      	lsls	r3, r3, #20
 8006b42:	693a      	ldr	r2, [r7, #16]
 8006b44:	4313      	orrs	r3, r2
 8006b46:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	4a1a      	ldr	r2, [pc, #104]	; (8006bb4 <TIM_OC6_SetConfig+0xc0>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d013      	beq.n	8006b78 <TIM_OC6_SetConfig+0x84>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	4a19      	ldr	r2, [pc, #100]	; (8006bb8 <TIM_OC6_SetConfig+0xc4>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d00f      	beq.n	8006b78 <TIM_OC6_SetConfig+0x84>
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	4a18      	ldr	r2, [pc, #96]	; (8006bbc <TIM_OC6_SetConfig+0xc8>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d00b      	beq.n	8006b78 <TIM_OC6_SetConfig+0x84>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	4a17      	ldr	r2, [pc, #92]	; (8006bc0 <TIM_OC6_SetConfig+0xcc>)
 8006b64:	4293      	cmp	r3, r2
 8006b66:	d007      	beq.n	8006b78 <TIM_OC6_SetConfig+0x84>
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	4a16      	ldr	r2, [pc, #88]	; (8006bc4 <TIM_OC6_SetConfig+0xd0>)
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d003      	beq.n	8006b78 <TIM_OC6_SetConfig+0x84>
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	4a15      	ldr	r2, [pc, #84]	; (8006bc8 <TIM_OC6_SetConfig+0xd4>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d109      	bne.n	8006b8c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006b78:	697b      	ldr	r3, [r7, #20]
 8006b7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006b7e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	695b      	ldr	r3, [r3, #20]
 8006b84:	029b      	lsls	r3, r3, #10
 8006b86:	697a      	ldr	r2, [r7, #20]
 8006b88:	4313      	orrs	r3, r2
 8006b8a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	697a      	ldr	r2, [r7, #20]
 8006b90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	68fa      	ldr	r2, [r7, #12]
 8006b96:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	685a      	ldr	r2, [r3, #4]
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	693a      	ldr	r2, [r7, #16]
 8006ba4:	621a      	str	r2, [r3, #32]
}
 8006ba6:	bf00      	nop
 8006ba8:	371c      	adds	r7, #28
 8006baa:	46bd      	mov	sp, r7
 8006bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb0:	4770      	bx	lr
 8006bb2:	bf00      	nop
 8006bb4:	40012c00 	.word	0x40012c00
 8006bb8:	40013400 	.word	0x40013400
 8006bbc:	40014000 	.word	0x40014000
 8006bc0:	40014400 	.word	0x40014400
 8006bc4:	40014800 	.word	0x40014800
 8006bc8:	40015000 	.word	0x40015000

08006bcc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006bcc:	b480      	push	{r7}
 8006bce:	b087      	sub	sp, #28
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	60f8      	str	r0, [r7, #12]
 8006bd4:	60b9      	str	r1, [r7, #8]
 8006bd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	6a1b      	ldr	r3, [r3, #32]
 8006bdc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	6a1b      	ldr	r3, [r3, #32]
 8006be2:	f023 0201 	bic.w	r2, r3, #1
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	699b      	ldr	r3, [r3, #24]
 8006bee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006bf0:	693b      	ldr	r3, [r7, #16]
 8006bf2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006bf6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	011b      	lsls	r3, r3, #4
 8006bfc:	693a      	ldr	r2, [r7, #16]
 8006bfe:	4313      	orrs	r3, r2
 8006c00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	f023 030a 	bic.w	r3, r3, #10
 8006c08:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006c0a:	697a      	ldr	r2, [r7, #20]
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	4313      	orrs	r3, r2
 8006c10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	693a      	ldr	r2, [r7, #16]
 8006c16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	697a      	ldr	r2, [r7, #20]
 8006c1c:	621a      	str	r2, [r3, #32]
}
 8006c1e:	bf00      	nop
 8006c20:	371c      	adds	r7, #28
 8006c22:	46bd      	mov	sp, r7
 8006c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c28:	4770      	bx	lr

08006c2a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c2a:	b480      	push	{r7}
 8006c2c:	b087      	sub	sp, #28
 8006c2e:	af00      	add	r7, sp, #0
 8006c30:	60f8      	str	r0, [r7, #12]
 8006c32:	60b9      	str	r1, [r7, #8]
 8006c34:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	6a1b      	ldr	r3, [r3, #32]
 8006c3a:	f023 0210 	bic.w	r2, r3, #16
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	699b      	ldr	r3, [r3, #24]
 8006c46:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	6a1b      	ldr	r3, [r3, #32]
 8006c4c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006c4e:	697b      	ldr	r3, [r7, #20]
 8006c50:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006c54:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	031b      	lsls	r3, r3, #12
 8006c5a:	697a      	ldr	r2, [r7, #20]
 8006c5c:	4313      	orrs	r3, r2
 8006c5e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c60:	693b      	ldr	r3, [r7, #16]
 8006c62:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006c66:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	011b      	lsls	r3, r3, #4
 8006c6c:	693a      	ldr	r2, [r7, #16]
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	697a      	ldr	r2, [r7, #20]
 8006c76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	693a      	ldr	r2, [r7, #16]
 8006c7c:	621a      	str	r2, [r3, #32]
}
 8006c7e:	bf00      	nop
 8006c80:	371c      	adds	r7, #28
 8006c82:	46bd      	mov	sp, r7
 8006c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c88:	4770      	bx	lr

08006c8a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006c8a:	b480      	push	{r7}
 8006c8c:	b085      	sub	sp, #20
 8006c8e:	af00      	add	r7, sp, #0
 8006c90:	6078      	str	r0, [r7, #4]
 8006c92:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	689b      	ldr	r3, [r3, #8]
 8006c98:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ca0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006ca2:	683a      	ldr	r2, [r7, #0]
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	f043 0307 	orr.w	r3, r3, #7
 8006cac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	68fa      	ldr	r2, [r7, #12]
 8006cb2:	609a      	str	r2, [r3, #8]
}
 8006cb4:	bf00      	nop
 8006cb6:	3714      	adds	r7, #20
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbe:	4770      	bx	lr

08006cc0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	b087      	sub	sp, #28
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	60f8      	str	r0, [r7, #12]
 8006cc8:	60b9      	str	r1, [r7, #8]
 8006cca:	607a      	str	r2, [r7, #4]
 8006ccc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	689b      	ldr	r3, [r3, #8]
 8006cd2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006cd4:	697b      	ldr	r3, [r7, #20]
 8006cd6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006cda:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	021a      	lsls	r2, r3, #8
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	431a      	orrs	r2, r3
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	4313      	orrs	r3, r2
 8006ce8:	697a      	ldr	r2, [r7, #20]
 8006cea:	4313      	orrs	r3, r2
 8006cec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	697a      	ldr	r2, [r7, #20]
 8006cf2:	609a      	str	r2, [r3, #8]
}
 8006cf4:	bf00      	nop
 8006cf6:	371c      	adds	r7, #28
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfe:	4770      	bx	lr

08006d00 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006d00:	b480      	push	{r7}
 8006d02:	b087      	sub	sp, #28
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	60f8      	str	r0, [r7, #12]
 8006d08:	60b9      	str	r1, [r7, #8]
 8006d0a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	f003 031f 	and.w	r3, r3, #31
 8006d12:	2201      	movs	r2, #1
 8006d14:	fa02 f303 	lsl.w	r3, r2, r3
 8006d18:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	6a1a      	ldr	r2, [r3, #32]
 8006d1e:	697b      	ldr	r3, [r7, #20]
 8006d20:	43db      	mvns	r3, r3
 8006d22:	401a      	ands	r2, r3
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	6a1a      	ldr	r2, [r3, #32]
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	f003 031f 	and.w	r3, r3, #31
 8006d32:	6879      	ldr	r1, [r7, #4]
 8006d34:	fa01 f303 	lsl.w	r3, r1, r3
 8006d38:	431a      	orrs	r2, r3
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	621a      	str	r2, [r3, #32]
}
 8006d3e:	bf00      	nop
 8006d40:	371c      	adds	r7, #28
 8006d42:	46bd      	mov	sp, r7
 8006d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d48:	4770      	bx	lr
	...

08006d4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b085      	sub	sp, #20
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
 8006d54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d5c:	2b01      	cmp	r3, #1
 8006d5e:	d101      	bne.n	8006d64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006d60:	2302      	movs	r3, #2
 8006d62:	e06d      	b.n	8006e40 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2201      	movs	r2, #1
 8006d68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2202      	movs	r2, #2
 8006d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	685b      	ldr	r3, [r3, #4]
 8006d7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	4a30      	ldr	r2, [pc, #192]	; (8006e4c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d009      	beq.n	8006da2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	4a2f      	ldr	r2, [pc, #188]	; (8006e50 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d004      	beq.n	8006da2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4a2d      	ldr	r2, [pc, #180]	; (8006e54 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d108      	bne.n	8006db4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006da8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	685b      	ldr	r3, [r3, #4]
 8006dae:	68fa      	ldr	r2, [r7, #12]
 8006db0:	4313      	orrs	r3, r2
 8006db2:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	68fa      	ldr	r2, [r7, #12]
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	68fa      	ldr	r2, [r7, #12]
 8006dcc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	4a1e      	ldr	r2, [pc, #120]	; (8006e4c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d01d      	beq.n	8006e14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006de0:	d018      	beq.n	8006e14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	4a1c      	ldr	r2, [pc, #112]	; (8006e58 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d013      	beq.n	8006e14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	4a1a      	ldr	r2, [pc, #104]	; (8006e5c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006df2:	4293      	cmp	r3, r2
 8006df4:	d00e      	beq.n	8006e14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	4a15      	ldr	r2, [pc, #84]	; (8006e50 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006dfc:	4293      	cmp	r3, r2
 8006dfe:	d009      	beq.n	8006e14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4a16      	ldr	r2, [pc, #88]	; (8006e60 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d004      	beq.n	8006e14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	4a11      	ldr	r2, [pc, #68]	; (8006e54 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d10c      	bne.n	8006e2e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e1a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	689b      	ldr	r3, [r3, #8]
 8006e20:	68ba      	ldr	r2, [r7, #8]
 8006e22:	4313      	orrs	r3, r2
 8006e24:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	68ba      	ldr	r2, [r7, #8]
 8006e2c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2201      	movs	r2, #1
 8006e32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2200      	movs	r2, #0
 8006e3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006e3e:	2300      	movs	r3, #0
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	3714      	adds	r7, #20
 8006e44:	46bd      	mov	sp, r7
 8006e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4a:	4770      	bx	lr
 8006e4c:	40012c00 	.word	0x40012c00
 8006e50:	40013400 	.word	0x40013400
 8006e54:	40015000 	.word	0x40015000
 8006e58:	40000400 	.word	0x40000400
 8006e5c:	40000800 	.word	0x40000800
 8006e60:	40014000 	.word	0x40014000

08006e64 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b082      	sub	sp, #8
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d101      	bne.n	8006e76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e72:	2301      	movs	r3, #1
 8006e74:	e040      	b.n	8006ef8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d106      	bne.n	8006e8c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2200      	movs	r2, #0
 8006e82:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e86:	6878      	ldr	r0, [r7, #4]
 8006e88:	f7fb fb02 	bl	8002490 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2224      	movs	r2, #36	; 0x24
 8006e90:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	681a      	ldr	r2, [r3, #0]
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f022 0201 	bic.w	r2, r2, #1
 8006ea0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006ea2:	6878      	ldr	r0, [r7, #4]
 8006ea4:	f000 fc5e 	bl	8007764 <UART_SetConfig>
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	2b01      	cmp	r3, #1
 8006eac:	d101      	bne.n	8006eb2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006eae:	2301      	movs	r3, #1
 8006eb0:	e022      	b.n	8006ef8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d002      	beq.n	8006ec0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f000 fe26 	bl	8007b0c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	685a      	ldr	r2, [r3, #4]
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006ece:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	689a      	ldr	r2, [r3, #8]
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006ede:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	681a      	ldr	r2, [r3, #0]
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f042 0201 	orr.w	r2, r2, #1
 8006eee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006ef0:	6878      	ldr	r0, [r7, #4]
 8006ef2:	f000 fead 	bl	8007c50 <UART_CheckIdleState>
 8006ef6:	4603      	mov	r3, r0
}
 8006ef8:	4618      	mov	r0, r3
 8006efa:	3708      	adds	r7, #8
 8006efc:	46bd      	mov	sp, r7
 8006efe:	bd80      	pop	{r7, pc}

08006f00 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	b08a      	sub	sp, #40	; 0x28
 8006f04:	af02      	add	r7, sp, #8
 8006f06:	60f8      	str	r0, [r7, #12]
 8006f08:	60b9      	str	r1, [r7, #8]
 8006f0a:	603b      	str	r3, [r7, #0]
 8006f0c:	4613      	mov	r3, r2
 8006f0e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006f14:	2b20      	cmp	r3, #32
 8006f16:	d178      	bne.n	800700a <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f18:	68bb      	ldr	r3, [r7, #8]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d002      	beq.n	8006f24 <HAL_UART_Transmit+0x24>
 8006f1e:	88fb      	ldrh	r3, [r7, #6]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d101      	bne.n	8006f28 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006f24:	2301      	movs	r3, #1
 8006f26:	e071      	b.n	800700c <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2221      	movs	r2, #33	; 0x21
 8006f34:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006f36:	f7fb fcd9 	bl	80028ec <HAL_GetTick>
 8006f3a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	88fa      	ldrh	r2, [r7, #6]
 8006f40:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	88fa      	ldrh	r2, [r7, #6]
 8006f48:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	689b      	ldr	r3, [r3, #8]
 8006f50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f54:	d108      	bne.n	8006f68 <HAL_UART_Transmit+0x68>
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	691b      	ldr	r3, [r3, #16]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d104      	bne.n	8006f68 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006f5e:	2300      	movs	r3, #0
 8006f60:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	61bb      	str	r3, [r7, #24]
 8006f66:	e003      	b.n	8006f70 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006f70:	e030      	b.n	8006fd4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	9300      	str	r3, [sp, #0]
 8006f76:	697b      	ldr	r3, [r7, #20]
 8006f78:	2200      	movs	r2, #0
 8006f7a:	2180      	movs	r1, #128	; 0x80
 8006f7c:	68f8      	ldr	r0, [r7, #12]
 8006f7e:	f000 ff0f 	bl	8007da0 <UART_WaitOnFlagUntilTimeout>
 8006f82:	4603      	mov	r3, r0
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d004      	beq.n	8006f92 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	2220      	movs	r2, #32
 8006f8c:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8006f8e:	2303      	movs	r3, #3
 8006f90:	e03c      	b.n	800700c <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8006f92:	69fb      	ldr	r3, [r7, #28]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d10b      	bne.n	8006fb0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006f98:	69bb      	ldr	r3, [r7, #24]
 8006f9a:	881a      	ldrh	r2, [r3, #0]
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006fa4:	b292      	uxth	r2, r2
 8006fa6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006fa8:	69bb      	ldr	r3, [r7, #24]
 8006faa:	3302      	adds	r3, #2
 8006fac:	61bb      	str	r3, [r7, #24]
 8006fae:	e008      	b.n	8006fc2 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006fb0:	69fb      	ldr	r3, [r7, #28]
 8006fb2:	781a      	ldrb	r2, [r3, #0]
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	b292      	uxth	r2, r2
 8006fba:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006fbc:	69fb      	ldr	r3, [r7, #28]
 8006fbe:	3301      	adds	r3, #1
 8006fc0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006fc8:	b29b      	uxth	r3, r3
 8006fca:	3b01      	subs	r3, #1
 8006fcc:	b29a      	uxth	r2, r3
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006fda:	b29b      	uxth	r3, r3
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d1c8      	bne.n	8006f72 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	9300      	str	r3, [sp, #0]
 8006fe4:	697b      	ldr	r3, [r7, #20]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	2140      	movs	r1, #64	; 0x40
 8006fea:	68f8      	ldr	r0, [r7, #12]
 8006fec:	f000 fed8 	bl	8007da0 <UART_WaitOnFlagUntilTimeout>
 8006ff0:	4603      	mov	r3, r0
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d004      	beq.n	8007000 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	2220      	movs	r2, #32
 8006ffa:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8006ffc:	2303      	movs	r3, #3
 8006ffe:	e005      	b.n	800700c <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2220      	movs	r2, #32
 8007004:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8007006:	2300      	movs	r3, #0
 8007008:	e000      	b.n	800700c <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800700a:	2302      	movs	r3, #2
  }
}
 800700c:	4618      	mov	r0, r3
 800700e:	3720      	adds	r7, #32
 8007010:	46bd      	mov	sp, r7
 8007012:	bd80      	pop	{r7, pc}

08007014 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007014:	b480      	push	{r7}
 8007016:	b08b      	sub	sp, #44	; 0x2c
 8007018:	af00      	add	r7, sp, #0
 800701a:	60f8      	str	r0, [r7, #12]
 800701c:	60b9      	str	r1, [r7, #8]
 800701e:	4613      	mov	r3, r2
 8007020:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007026:	2b20      	cmp	r3, #32
 8007028:	d147      	bne.n	80070ba <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d002      	beq.n	8007036 <HAL_UART_Transmit_IT+0x22>
 8007030:	88fb      	ldrh	r3, [r7, #6]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d101      	bne.n	800703a <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8007036:	2301      	movs	r3, #1
 8007038:	e040      	b.n	80070bc <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	68ba      	ldr	r2, [r7, #8]
 800703e:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	88fa      	ldrh	r2, [r7, #6]
 8007044:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	88fa      	ldrh	r2, [r7, #6]
 800704c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	2200      	movs	r2, #0
 8007054:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	2200      	movs	r2, #0
 800705a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	2221      	movs	r2, #33	; 0x21
 8007062:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	689b      	ldr	r3, [r3, #8]
 8007068:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800706c:	d107      	bne.n	800707e <HAL_UART_Transmit_IT+0x6a>
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	691b      	ldr	r3, [r3, #16]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d103      	bne.n	800707e <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	4a13      	ldr	r2, [pc, #76]	; (80070c8 <HAL_UART_Transmit_IT+0xb4>)
 800707a:	66da      	str	r2, [r3, #108]	; 0x6c
 800707c:	e002      	b.n	8007084 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	4a12      	ldr	r2, [pc, #72]	; (80070cc <HAL_UART_Transmit_IT+0xb8>)
 8007082:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800708a:	697b      	ldr	r3, [r7, #20]
 800708c:	e853 3f00 	ldrex	r3, [r3]
 8007090:	613b      	str	r3, [r7, #16]
   return(result);
 8007092:	693b      	ldr	r3, [r7, #16]
 8007094:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007098:	627b      	str	r3, [r7, #36]	; 0x24
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	461a      	mov	r2, r3
 80070a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070a2:	623b      	str	r3, [r7, #32]
 80070a4:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070a6:	69f9      	ldr	r1, [r7, #28]
 80070a8:	6a3a      	ldr	r2, [r7, #32]
 80070aa:	e841 2300 	strex	r3, r2, [r1]
 80070ae:	61bb      	str	r3, [r7, #24]
   return(result);
 80070b0:	69bb      	ldr	r3, [r7, #24]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d1e6      	bne.n	8007084 <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 80070b6:	2300      	movs	r3, #0
 80070b8:	e000      	b.n	80070bc <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 80070ba:	2302      	movs	r3, #2
  }
}
 80070bc:	4618      	mov	r0, r3
 80070be:	372c      	adds	r7, #44	; 0x2c
 80070c0:	46bd      	mov	sp, r7
 80070c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c6:	4770      	bx	lr
 80070c8:	080081a9 	.word	0x080081a9
 80070cc:	080080f1 	.word	0x080080f1

080070d0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	b08a      	sub	sp, #40	; 0x28
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	60f8      	str	r0, [r7, #12]
 80070d8:	60b9      	str	r1, [r7, #8]
 80070da:	4613      	mov	r3, r2
 80070dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80070e4:	2b20      	cmp	r3, #32
 80070e6:	d132      	bne.n	800714e <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d002      	beq.n	80070f4 <HAL_UART_Receive_IT+0x24>
 80070ee:	88fb      	ldrh	r3, [r7, #6]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d101      	bne.n	80070f8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80070f4:	2301      	movs	r3, #1
 80070f6:	e02b      	b.n	8007150 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	2200      	movs	r2, #0
 80070fc:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	685b      	ldr	r3, [r3, #4]
 8007104:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007108:	2b00      	cmp	r3, #0
 800710a:	d018      	beq.n	800713e <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	e853 3f00 	ldrex	r3, [r3]
 8007118:	613b      	str	r3, [r7, #16]
   return(result);
 800711a:	693b      	ldr	r3, [r7, #16]
 800711c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007120:	627b      	str	r3, [r7, #36]	; 0x24
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	461a      	mov	r2, r3
 8007128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800712a:	623b      	str	r3, [r7, #32]
 800712c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800712e:	69f9      	ldr	r1, [r7, #28]
 8007130:	6a3a      	ldr	r2, [r7, #32]
 8007132:	e841 2300 	strex	r3, r2, [r1]
 8007136:	61bb      	str	r3, [r7, #24]
   return(result);
 8007138:	69bb      	ldr	r3, [r7, #24]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d1e6      	bne.n	800710c <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800713e:	88fb      	ldrh	r3, [r7, #6]
 8007140:	461a      	mov	r2, r3
 8007142:	68b9      	ldr	r1, [r7, #8]
 8007144:	68f8      	ldr	r0, [r7, #12]
 8007146:	f000 fe93 	bl	8007e70 <UART_Start_Receive_IT>
 800714a:	4603      	mov	r3, r0
 800714c:	e000      	b.n	8007150 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800714e:	2302      	movs	r3, #2
  }
}
 8007150:	4618      	mov	r0, r3
 8007152:	3728      	adds	r7, #40	; 0x28
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}

08007158 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b0ba      	sub	sp, #232	; 0xe8
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	69db      	ldr	r3, [r3, #28]
 8007166:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	689b      	ldr	r3, [r3, #8]
 800717a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800717e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8007182:	f640 030f 	movw	r3, #2063	; 0x80f
 8007186:	4013      	ands	r3, r2
 8007188:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800718c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007190:	2b00      	cmp	r3, #0
 8007192:	d115      	bne.n	80071c0 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007194:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007198:	f003 0320 	and.w	r3, r3, #32
 800719c:	2b00      	cmp	r3, #0
 800719e:	d00f      	beq.n	80071c0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80071a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071a4:	f003 0320 	and.w	r3, r3, #32
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d009      	beq.n	80071c0 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	f000 82ab 	beq.w	800770c <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80071ba:	6878      	ldr	r0, [r7, #4]
 80071bc:	4798      	blx	r3
      }
      return;
 80071be:	e2a5      	b.n	800770c <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80071c0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	f000 8117 	beq.w	80073f8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80071ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80071ce:	f003 0301 	and.w	r3, r3, #1
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d106      	bne.n	80071e4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80071d6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80071da:	4b85      	ldr	r3, [pc, #532]	; (80073f0 <HAL_UART_IRQHandler+0x298>)
 80071dc:	4013      	ands	r3, r2
 80071de:	2b00      	cmp	r3, #0
 80071e0:	f000 810a 	beq.w	80073f8 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80071e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071e8:	f003 0301 	and.w	r3, r3, #1
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d011      	beq.n	8007214 <HAL_UART_IRQHandler+0xbc>
 80071f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d00b      	beq.n	8007214 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	2201      	movs	r2, #1
 8007202:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800720a:	f043 0201 	orr.w	r2, r3, #1
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007214:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007218:	f003 0302 	and.w	r3, r3, #2
 800721c:	2b00      	cmp	r3, #0
 800721e:	d011      	beq.n	8007244 <HAL_UART_IRQHandler+0xec>
 8007220:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007224:	f003 0301 	and.w	r3, r3, #1
 8007228:	2b00      	cmp	r3, #0
 800722a:	d00b      	beq.n	8007244 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	2202      	movs	r2, #2
 8007232:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800723a:	f043 0204 	orr.w	r2, r3, #4
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007244:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007248:	f003 0304 	and.w	r3, r3, #4
 800724c:	2b00      	cmp	r3, #0
 800724e:	d011      	beq.n	8007274 <HAL_UART_IRQHandler+0x11c>
 8007250:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007254:	f003 0301 	and.w	r3, r3, #1
 8007258:	2b00      	cmp	r3, #0
 800725a:	d00b      	beq.n	8007274 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	2204      	movs	r2, #4
 8007262:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800726a:	f043 0202 	orr.w	r2, r3, #2
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007274:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007278:	f003 0308 	and.w	r3, r3, #8
 800727c:	2b00      	cmp	r3, #0
 800727e:	d017      	beq.n	80072b0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007280:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007284:	f003 0320 	and.w	r3, r3, #32
 8007288:	2b00      	cmp	r3, #0
 800728a:	d105      	bne.n	8007298 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800728c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007290:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007294:	2b00      	cmp	r3, #0
 8007296:	d00b      	beq.n	80072b0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	2208      	movs	r2, #8
 800729e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80072a6:	f043 0208 	orr.w	r2, r3, #8
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80072b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d012      	beq.n	80072e2 <HAL_UART_IRQHandler+0x18a>
 80072bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072c0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d00c      	beq.n	80072e2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80072d0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80072d8:	f043 0220 	orr.w	r2, r3, #32
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	f000 8211 	beq.w	8007710 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80072ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072f2:	f003 0320 	and.w	r3, r3, #32
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d00d      	beq.n	8007316 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80072fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072fe:	f003 0320 	and.w	r3, r3, #32
 8007302:	2b00      	cmp	r3, #0
 8007304:	d007      	beq.n	8007316 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800730a:	2b00      	cmp	r3, #0
 800730c:	d003      	beq.n	8007316 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007312:	6878      	ldr	r0, [r7, #4]
 8007314:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800731c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	689b      	ldr	r3, [r3, #8]
 8007326:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800732a:	2b40      	cmp	r3, #64	; 0x40
 800732c:	d005      	beq.n	800733a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800732e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007332:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007336:	2b00      	cmp	r3, #0
 8007338:	d04f      	beq.n	80073da <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800733a:	6878      	ldr	r0, [r7, #4]
 800733c:	f000 fe5e 	bl	8007ffc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	689b      	ldr	r3, [r3, #8]
 8007346:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800734a:	2b40      	cmp	r3, #64	; 0x40
 800734c:	d141      	bne.n	80073d2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	3308      	adds	r3, #8
 8007354:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007358:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800735c:	e853 3f00 	ldrex	r3, [r3]
 8007360:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007364:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007368:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800736c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	3308      	adds	r3, #8
 8007376:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800737a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800737e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007382:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007386:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800738a:	e841 2300 	strex	r3, r2, [r1]
 800738e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007392:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007396:	2b00      	cmp	r3, #0
 8007398:	d1d9      	bne.n	800734e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d013      	beq.n	80073ca <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80073a6:	4a13      	ldr	r2, [pc, #76]	; (80073f4 <HAL_UART_IRQHandler+0x29c>)
 80073a8:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80073ae:	4618      	mov	r0, r3
 80073b0:	f7fc fcf4 	bl	8003d9c <HAL_DMA_Abort_IT>
 80073b4:	4603      	mov	r3, r0
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d017      	beq.n	80073ea <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80073be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073c0:	687a      	ldr	r2, [r7, #4]
 80073c2:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80073c4:	4610      	mov	r0, r2
 80073c6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073c8:	e00f      	b.n	80073ea <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80073ca:	6878      	ldr	r0, [r7, #4]
 80073cc:	f000 f9b4 	bl	8007738 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073d0:	e00b      	b.n	80073ea <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80073d2:	6878      	ldr	r0, [r7, #4]
 80073d4:	f000 f9b0 	bl	8007738 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073d8:	e007      	b.n	80073ea <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80073da:	6878      	ldr	r0, [r7, #4]
 80073dc:	f000 f9ac 	bl	8007738 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2200      	movs	r2, #0
 80073e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80073e8:	e192      	b.n	8007710 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073ea:	bf00      	nop
    return;
 80073ec:	e190      	b.n	8007710 <HAL_UART_IRQHandler+0x5b8>
 80073ee:	bf00      	nop
 80073f0:	04000120 	.word	0x04000120
 80073f4:	080080c5 	.word	0x080080c5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80073fc:	2b01      	cmp	r3, #1
 80073fe:	f040 814b 	bne.w	8007698 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007402:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007406:	f003 0310 	and.w	r3, r3, #16
 800740a:	2b00      	cmp	r3, #0
 800740c:	f000 8144 	beq.w	8007698 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007410:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007414:	f003 0310 	and.w	r3, r3, #16
 8007418:	2b00      	cmp	r3, #0
 800741a:	f000 813d 	beq.w	8007698 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	2210      	movs	r2, #16
 8007424:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	689b      	ldr	r3, [r3, #8]
 800742c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007430:	2b40      	cmp	r3, #64	; 0x40
 8007432:	f040 80b5 	bne.w	80075a0 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	685b      	ldr	r3, [r3, #4]
 800743e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007442:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007446:	2b00      	cmp	r3, #0
 8007448:	f000 8164 	beq.w	8007714 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007452:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007456:	429a      	cmp	r2, r3
 8007458:	f080 815c 	bcs.w	8007714 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007462:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800746a:	699b      	ldr	r3, [r3, #24]
 800746c:	2b20      	cmp	r3, #32
 800746e:	f000 8086 	beq.w	800757e <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800747a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800747e:	e853 3f00 	ldrex	r3, [r3]
 8007482:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007486:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800748a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800748e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	461a      	mov	r2, r3
 8007498:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800749c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80074a0:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074a4:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80074a8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80074ac:	e841 2300 	strex	r3, r2, [r1]
 80074b0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80074b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d1da      	bne.n	8007472 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	3308      	adds	r3, #8
 80074c2:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80074c6:	e853 3f00 	ldrex	r3, [r3]
 80074ca:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80074cc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80074ce:	f023 0301 	bic.w	r3, r3, #1
 80074d2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	3308      	adds	r3, #8
 80074dc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80074e0:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80074e4:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074e6:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80074e8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80074ec:	e841 2300 	strex	r3, r2, [r1]
 80074f0:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80074f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d1e1      	bne.n	80074bc <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	3308      	adds	r3, #8
 80074fe:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007500:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007502:	e853 3f00 	ldrex	r3, [r3]
 8007506:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007508:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800750a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800750e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	3308      	adds	r3, #8
 8007518:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800751c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800751e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007520:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007522:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007524:	e841 2300 	strex	r3, r2, [r1]
 8007528:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800752a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800752c:	2b00      	cmp	r3, #0
 800752e:	d1e3      	bne.n	80074f8 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2220      	movs	r2, #32
 8007534:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2200      	movs	r2, #0
 800753c:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007544:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007546:	e853 3f00 	ldrex	r3, [r3]
 800754a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800754c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800754e:	f023 0310 	bic.w	r3, r3, #16
 8007552:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	461a      	mov	r2, r3
 800755c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007560:	65bb      	str	r3, [r7, #88]	; 0x58
 8007562:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007564:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007566:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007568:	e841 2300 	strex	r3, r2, [r1]
 800756c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800756e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007570:	2b00      	cmp	r3, #0
 8007572:	d1e4      	bne.n	800753e <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007578:	4618      	mov	r0, r3
 800757a:	f7fc fbd6 	bl	8003d2a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2202      	movs	r2, #2
 8007582:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007590:	b29b      	uxth	r3, r3
 8007592:	1ad3      	subs	r3, r2, r3
 8007594:	b29b      	uxth	r3, r3
 8007596:	4619      	mov	r1, r3
 8007598:	6878      	ldr	r0, [r7, #4]
 800759a:	f000 f8d7 	bl	800774c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800759e:	e0b9      	b.n	8007714 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80075ac:	b29b      	uxth	r3, r3
 80075ae:	1ad3      	subs	r3, r2, r3
 80075b0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80075ba:	b29b      	uxth	r3, r3
 80075bc:	2b00      	cmp	r3, #0
 80075be:	f000 80ab 	beq.w	8007718 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 80075c2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	f000 80a6 	beq.w	8007718 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075d4:	e853 3f00 	ldrex	r3, [r3]
 80075d8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80075da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075dc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80075e0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	461a      	mov	r2, r3
 80075ea:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80075ee:	647b      	str	r3, [r7, #68]	; 0x44
 80075f0:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075f2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80075f4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80075f6:	e841 2300 	strex	r3, r2, [r1]
 80075fa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80075fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d1e4      	bne.n	80075cc <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	3308      	adds	r3, #8
 8007608:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800760a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800760c:	e853 3f00 	ldrex	r3, [r3]
 8007610:	623b      	str	r3, [r7, #32]
   return(result);
 8007612:	6a3b      	ldr	r3, [r7, #32]
 8007614:	f023 0301 	bic.w	r3, r3, #1
 8007618:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	3308      	adds	r3, #8
 8007622:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007626:	633a      	str	r2, [r7, #48]	; 0x30
 8007628:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800762a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800762c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800762e:	e841 2300 	strex	r3, r2, [r1]
 8007632:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007634:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007636:	2b00      	cmp	r3, #0
 8007638:	d1e3      	bne.n	8007602 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2220      	movs	r2, #32
 800763e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2200      	movs	r2, #0
 8007646:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2200      	movs	r2, #0
 800764c:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007654:	693b      	ldr	r3, [r7, #16]
 8007656:	e853 3f00 	ldrex	r3, [r3]
 800765a:	60fb      	str	r3, [r7, #12]
   return(result);
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	f023 0310 	bic.w	r3, r3, #16
 8007662:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	461a      	mov	r2, r3
 800766c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007670:	61fb      	str	r3, [r7, #28]
 8007672:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007674:	69b9      	ldr	r1, [r7, #24]
 8007676:	69fa      	ldr	r2, [r7, #28]
 8007678:	e841 2300 	strex	r3, r2, [r1]
 800767c:	617b      	str	r3, [r7, #20]
   return(result);
 800767e:	697b      	ldr	r3, [r7, #20]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d1e4      	bne.n	800764e <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2202      	movs	r2, #2
 8007688:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800768a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800768e:	4619      	mov	r1, r3
 8007690:	6878      	ldr	r0, [r7, #4]
 8007692:	f000 f85b 	bl	800774c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007696:	e03f      	b.n	8007718 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007698:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800769c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d00e      	beq.n	80076c2 <HAL_UART_IRQHandler+0x56a>
 80076a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80076a8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d008      	beq.n	80076c2 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80076b8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	f000 ffa6 	bl	800860c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80076c0:	e02d      	b.n	800771e <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80076c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d00e      	beq.n	80076ec <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80076ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80076d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d008      	beq.n	80076ec <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d01c      	beq.n	800771c <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80076e6:	6878      	ldr	r0, [r7, #4]
 80076e8:	4798      	blx	r3
    }
    return;
 80076ea:	e017      	b.n	800771c <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80076ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d012      	beq.n	800771e <HAL_UART_IRQHandler+0x5c6>
 80076f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80076fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007700:	2b00      	cmp	r3, #0
 8007702:	d00c      	beq.n	800771e <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8007704:	6878      	ldr	r0, [r7, #4]
 8007706:	f000 fdaf 	bl	8008268 <UART_EndTransmit_IT>
    return;
 800770a:	e008      	b.n	800771e <HAL_UART_IRQHandler+0x5c6>
      return;
 800770c:	bf00      	nop
 800770e:	e006      	b.n	800771e <HAL_UART_IRQHandler+0x5c6>
    return;
 8007710:	bf00      	nop
 8007712:	e004      	b.n	800771e <HAL_UART_IRQHandler+0x5c6>
      return;
 8007714:	bf00      	nop
 8007716:	e002      	b.n	800771e <HAL_UART_IRQHandler+0x5c6>
      return;
 8007718:	bf00      	nop
 800771a:	e000      	b.n	800771e <HAL_UART_IRQHandler+0x5c6>
    return;
 800771c:	bf00      	nop
  }

}
 800771e:	37e8      	adds	r7, #232	; 0xe8
 8007720:	46bd      	mov	sp, r7
 8007722:	bd80      	pop	{r7, pc}

08007724 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007724:	b480      	push	{r7}
 8007726:	b083      	sub	sp, #12
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800772c:	bf00      	nop
 800772e:	370c      	adds	r7, #12
 8007730:	46bd      	mov	sp, r7
 8007732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007736:	4770      	bx	lr

08007738 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007738:	b480      	push	{r7}
 800773a:	b083      	sub	sp, #12
 800773c:	af00      	add	r7, sp, #0
 800773e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007740:	bf00      	nop
 8007742:	370c      	adds	r7, #12
 8007744:	46bd      	mov	sp, r7
 8007746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774a:	4770      	bx	lr

0800774c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800774c:	b480      	push	{r7}
 800774e:	b083      	sub	sp, #12
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]
 8007754:	460b      	mov	r3, r1
 8007756:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007758:	bf00      	nop
 800775a:	370c      	adds	r7, #12
 800775c:	46bd      	mov	sp, r7
 800775e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007762:	4770      	bx	lr

08007764 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b088      	sub	sp, #32
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800776c:	2300      	movs	r3, #0
 800776e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	689a      	ldr	r2, [r3, #8]
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	691b      	ldr	r3, [r3, #16]
 8007778:	431a      	orrs	r2, r3
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	695b      	ldr	r3, [r3, #20]
 800777e:	431a      	orrs	r2, r3
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	69db      	ldr	r3, [r3, #28]
 8007784:	4313      	orrs	r3, r2
 8007786:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	681a      	ldr	r2, [r3, #0]
 800778e:	4b92      	ldr	r3, [pc, #584]	; (80079d8 <UART_SetConfig+0x274>)
 8007790:	4013      	ands	r3, r2
 8007792:	687a      	ldr	r2, [r7, #4]
 8007794:	6812      	ldr	r2, [r2, #0]
 8007796:	6979      	ldr	r1, [r7, #20]
 8007798:	430b      	orrs	r3, r1
 800779a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	685b      	ldr	r3, [r3, #4]
 80077a2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	68da      	ldr	r2, [r3, #12]
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	430a      	orrs	r2, r1
 80077b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	699b      	ldr	r3, [r3, #24]
 80077b6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	6a1b      	ldr	r3, [r3, #32]
 80077bc:	697a      	ldr	r2, [r7, #20]
 80077be:	4313      	orrs	r3, r2
 80077c0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	689b      	ldr	r3, [r3, #8]
 80077c8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	697a      	ldr	r2, [r7, #20]
 80077d2:	430a      	orrs	r2, r1
 80077d4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	4a80      	ldr	r2, [pc, #512]	; (80079dc <UART_SetConfig+0x278>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d120      	bne.n	8007822 <UART_SetConfig+0xbe>
 80077e0:	4b7f      	ldr	r3, [pc, #508]	; (80079e0 <UART_SetConfig+0x27c>)
 80077e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077e4:	f003 0303 	and.w	r3, r3, #3
 80077e8:	2b03      	cmp	r3, #3
 80077ea:	d817      	bhi.n	800781c <UART_SetConfig+0xb8>
 80077ec:	a201      	add	r2, pc, #4	; (adr r2, 80077f4 <UART_SetConfig+0x90>)
 80077ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077f2:	bf00      	nop
 80077f4:	08007805 	.word	0x08007805
 80077f8:	08007811 	.word	0x08007811
 80077fc:	08007817 	.word	0x08007817
 8007800:	0800780b 	.word	0x0800780b
 8007804:	2301      	movs	r3, #1
 8007806:	77fb      	strb	r3, [r7, #31]
 8007808:	e0b5      	b.n	8007976 <UART_SetConfig+0x212>
 800780a:	2302      	movs	r3, #2
 800780c:	77fb      	strb	r3, [r7, #31]
 800780e:	e0b2      	b.n	8007976 <UART_SetConfig+0x212>
 8007810:	2304      	movs	r3, #4
 8007812:	77fb      	strb	r3, [r7, #31]
 8007814:	e0af      	b.n	8007976 <UART_SetConfig+0x212>
 8007816:	2308      	movs	r3, #8
 8007818:	77fb      	strb	r3, [r7, #31]
 800781a:	e0ac      	b.n	8007976 <UART_SetConfig+0x212>
 800781c:	2310      	movs	r3, #16
 800781e:	77fb      	strb	r3, [r7, #31]
 8007820:	e0a9      	b.n	8007976 <UART_SetConfig+0x212>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	4a6f      	ldr	r2, [pc, #444]	; (80079e4 <UART_SetConfig+0x280>)
 8007828:	4293      	cmp	r3, r2
 800782a:	d124      	bne.n	8007876 <UART_SetConfig+0x112>
 800782c:	4b6c      	ldr	r3, [pc, #432]	; (80079e0 <UART_SetConfig+0x27c>)
 800782e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007830:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007834:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007838:	d011      	beq.n	800785e <UART_SetConfig+0xfa>
 800783a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800783e:	d817      	bhi.n	8007870 <UART_SetConfig+0x10c>
 8007840:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007844:	d011      	beq.n	800786a <UART_SetConfig+0x106>
 8007846:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800784a:	d811      	bhi.n	8007870 <UART_SetConfig+0x10c>
 800784c:	2b00      	cmp	r3, #0
 800784e:	d003      	beq.n	8007858 <UART_SetConfig+0xf4>
 8007850:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007854:	d006      	beq.n	8007864 <UART_SetConfig+0x100>
 8007856:	e00b      	b.n	8007870 <UART_SetConfig+0x10c>
 8007858:	2300      	movs	r3, #0
 800785a:	77fb      	strb	r3, [r7, #31]
 800785c:	e08b      	b.n	8007976 <UART_SetConfig+0x212>
 800785e:	2302      	movs	r3, #2
 8007860:	77fb      	strb	r3, [r7, #31]
 8007862:	e088      	b.n	8007976 <UART_SetConfig+0x212>
 8007864:	2304      	movs	r3, #4
 8007866:	77fb      	strb	r3, [r7, #31]
 8007868:	e085      	b.n	8007976 <UART_SetConfig+0x212>
 800786a:	2308      	movs	r3, #8
 800786c:	77fb      	strb	r3, [r7, #31]
 800786e:	e082      	b.n	8007976 <UART_SetConfig+0x212>
 8007870:	2310      	movs	r3, #16
 8007872:	77fb      	strb	r3, [r7, #31]
 8007874:	e07f      	b.n	8007976 <UART_SetConfig+0x212>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	4a5b      	ldr	r2, [pc, #364]	; (80079e8 <UART_SetConfig+0x284>)
 800787c:	4293      	cmp	r3, r2
 800787e:	d124      	bne.n	80078ca <UART_SetConfig+0x166>
 8007880:	4b57      	ldr	r3, [pc, #348]	; (80079e0 <UART_SetConfig+0x27c>)
 8007882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007884:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8007888:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800788c:	d011      	beq.n	80078b2 <UART_SetConfig+0x14e>
 800788e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8007892:	d817      	bhi.n	80078c4 <UART_SetConfig+0x160>
 8007894:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007898:	d011      	beq.n	80078be <UART_SetConfig+0x15a>
 800789a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800789e:	d811      	bhi.n	80078c4 <UART_SetConfig+0x160>
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d003      	beq.n	80078ac <UART_SetConfig+0x148>
 80078a4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80078a8:	d006      	beq.n	80078b8 <UART_SetConfig+0x154>
 80078aa:	e00b      	b.n	80078c4 <UART_SetConfig+0x160>
 80078ac:	2300      	movs	r3, #0
 80078ae:	77fb      	strb	r3, [r7, #31]
 80078b0:	e061      	b.n	8007976 <UART_SetConfig+0x212>
 80078b2:	2302      	movs	r3, #2
 80078b4:	77fb      	strb	r3, [r7, #31]
 80078b6:	e05e      	b.n	8007976 <UART_SetConfig+0x212>
 80078b8:	2304      	movs	r3, #4
 80078ba:	77fb      	strb	r3, [r7, #31]
 80078bc:	e05b      	b.n	8007976 <UART_SetConfig+0x212>
 80078be:	2308      	movs	r3, #8
 80078c0:	77fb      	strb	r3, [r7, #31]
 80078c2:	e058      	b.n	8007976 <UART_SetConfig+0x212>
 80078c4:	2310      	movs	r3, #16
 80078c6:	77fb      	strb	r3, [r7, #31]
 80078c8:	e055      	b.n	8007976 <UART_SetConfig+0x212>
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	4a47      	ldr	r2, [pc, #284]	; (80079ec <UART_SetConfig+0x288>)
 80078d0:	4293      	cmp	r3, r2
 80078d2:	d124      	bne.n	800791e <UART_SetConfig+0x1ba>
 80078d4:	4b42      	ldr	r3, [pc, #264]	; (80079e0 <UART_SetConfig+0x27c>)
 80078d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078d8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80078dc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80078e0:	d011      	beq.n	8007906 <UART_SetConfig+0x1a2>
 80078e2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80078e6:	d817      	bhi.n	8007918 <UART_SetConfig+0x1b4>
 80078e8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80078ec:	d011      	beq.n	8007912 <UART_SetConfig+0x1ae>
 80078ee:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80078f2:	d811      	bhi.n	8007918 <UART_SetConfig+0x1b4>
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d003      	beq.n	8007900 <UART_SetConfig+0x19c>
 80078f8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80078fc:	d006      	beq.n	800790c <UART_SetConfig+0x1a8>
 80078fe:	e00b      	b.n	8007918 <UART_SetConfig+0x1b4>
 8007900:	2300      	movs	r3, #0
 8007902:	77fb      	strb	r3, [r7, #31]
 8007904:	e037      	b.n	8007976 <UART_SetConfig+0x212>
 8007906:	2302      	movs	r3, #2
 8007908:	77fb      	strb	r3, [r7, #31]
 800790a:	e034      	b.n	8007976 <UART_SetConfig+0x212>
 800790c:	2304      	movs	r3, #4
 800790e:	77fb      	strb	r3, [r7, #31]
 8007910:	e031      	b.n	8007976 <UART_SetConfig+0x212>
 8007912:	2308      	movs	r3, #8
 8007914:	77fb      	strb	r3, [r7, #31]
 8007916:	e02e      	b.n	8007976 <UART_SetConfig+0x212>
 8007918:	2310      	movs	r3, #16
 800791a:	77fb      	strb	r3, [r7, #31]
 800791c:	e02b      	b.n	8007976 <UART_SetConfig+0x212>
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	4a33      	ldr	r2, [pc, #204]	; (80079f0 <UART_SetConfig+0x28c>)
 8007924:	4293      	cmp	r3, r2
 8007926:	d124      	bne.n	8007972 <UART_SetConfig+0x20e>
 8007928:	4b2d      	ldr	r3, [pc, #180]	; (80079e0 <UART_SetConfig+0x27c>)
 800792a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800792c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8007930:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007934:	d011      	beq.n	800795a <UART_SetConfig+0x1f6>
 8007936:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800793a:	d817      	bhi.n	800796c <UART_SetConfig+0x208>
 800793c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007940:	d011      	beq.n	8007966 <UART_SetConfig+0x202>
 8007942:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007946:	d811      	bhi.n	800796c <UART_SetConfig+0x208>
 8007948:	2b00      	cmp	r3, #0
 800794a:	d003      	beq.n	8007954 <UART_SetConfig+0x1f0>
 800794c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007950:	d006      	beq.n	8007960 <UART_SetConfig+0x1fc>
 8007952:	e00b      	b.n	800796c <UART_SetConfig+0x208>
 8007954:	2300      	movs	r3, #0
 8007956:	77fb      	strb	r3, [r7, #31]
 8007958:	e00d      	b.n	8007976 <UART_SetConfig+0x212>
 800795a:	2302      	movs	r3, #2
 800795c:	77fb      	strb	r3, [r7, #31]
 800795e:	e00a      	b.n	8007976 <UART_SetConfig+0x212>
 8007960:	2304      	movs	r3, #4
 8007962:	77fb      	strb	r3, [r7, #31]
 8007964:	e007      	b.n	8007976 <UART_SetConfig+0x212>
 8007966:	2308      	movs	r3, #8
 8007968:	77fb      	strb	r3, [r7, #31]
 800796a:	e004      	b.n	8007976 <UART_SetConfig+0x212>
 800796c:	2310      	movs	r3, #16
 800796e:	77fb      	strb	r3, [r7, #31]
 8007970:	e001      	b.n	8007976 <UART_SetConfig+0x212>
 8007972:	2310      	movs	r3, #16
 8007974:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	69db      	ldr	r3, [r3, #28]
 800797a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800797e:	d16b      	bne.n	8007a58 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8007980:	7ffb      	ldrb	r3, [r7, #31]
 8007982:	2b08      	cmp	r3, #8
 8007984:	d838      	bhi.n	80079f8 <UART_SetConfig+0x294>
 8007986:	a201      	add	r2, pc, #4	; (adr r2, 800798c <UART_SetConfig+0x228>)
 8007988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800798c:	080079b1 	.word	0x080079b1
 8007990:	080079b9 	.word	0x080079b9
 8007994:	080079c1 	.word	0x080079c1
 8007998:	080079f9 	.word	0x080079f9
 800799c:	080079c7 	.word	0x080079c7
 80079a0:	080079f9 	.word	0x080079f9
 80079a4:	080079f9 	.word	0x080079f9
 80079a8:	080079f9 	.word	0x080079f9
 80079ac:	080079cf 	.word	0x080079cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80079b0:	f7fd ff64 	bl	800587c <HAL_RCC_GetPCLK1Freq>
 80079b4:	61b8      	str	r0, [r7, #24]
        break;
 80079b6:	e024      	b.n	8007a02 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80079b8:	f7fd ff82 	bl	80058c0 <HAL_RCC_GetPCLK2Freq>
 80079bc:	61b8      	str	r0, [r7, #24]
        break;
 80079be:	e020      	b.n	8007a02 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80079c0:	4b0c      	ldr	r3, [pc, #48]	; (80079f4 <UART_SetConfig+0x290>)
 80079c2:	61bb      	str	r3, [r7, #24]
        break;
 80079c4:	e01d      	b.n	8007a02 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80079c6:	f7fd fee3 	bl	8005790 <HAL_RCC_GetSysClockFreq>
 80079ca:	61b8      	str	r0, [r7, #24]
        break;
 80079cc:	e019      	b.n	8007a02 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80079ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80079d2:	61bb      	str	r3, [r7, #24]
        break;
 80079d4:	e015      	b.n	8007a02 <UART_SetConfig+0x29e>
 80079d6:	bf00      	nop
 80079d8:	efff69f3 	.word	0xefff69f3
 80079dc:	40013800 	.word	0x40013800
 80079e0:	40021000 	.word	0x40021000
 80079e4:	40004400 	.word	0x40004400
 80079e8:	40004800 	.word	0x40004800
 80079ec:	40004c00 	.word	0x40004c00
 80079f0:	40005000 	.word	0x40005000
 80079f4:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 80079f8:	2300      	movs	r3, #0
 80079fa:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80079fc:	2301      	movs	r3, #1
 80079fe:	77bb      	strb	r3, [r7, #30]
        break;
 8007a00:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007a02:	69bb      	ldr	r3, [r7, #24]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d073      	beq.n	8007af0 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007a08:	69bb      	ldr	r3, [r7, #24]
 8007a0a:	005a      	lsls	r2, r3, #1
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	685b      	ldr	r3, [r3, #4]
 8007a10:	085b      	lsrs	r3, r3, #1
 8007a12:	441a      	add	r2, r3
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	685b      	ldr	r3, [r3, #4]
 8007a18:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a1c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a1e:	693b      	ldr	r3, [r7, #16]
 8007a20:	2b0f      	cmp	r3, #15
 8007a22:	d916      	bls.n	8007a52 <UART_SetConfig+0x2ee>
 8007a24:	693b      	ldr	r3, [r7, #16]
 8007a26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a2a:	d212      	bcs.n	8007a52 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007a2c:	693b      	ldr	r3, [r7, #16]
 8007a2e:	b29b      	uxth	r3, r3
 8007a30:	f023 030f 	bic.w	r3, r3, #15
 8007a34:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007a36:	693b      	ldr	r3, [r7, #16]
 8007a38:	085b      	lsrs	r3, r3, #1
 8007a3a:	b29b      	uxth	r3, r3
 8007a3c:	f003 0307 	and.w	r3, r3, #7
 8007a40:	b29a      	uxth	r2, r3
 8007a42:	89fb      	ldrh	r3, [r7, #14]
 8007a44:	4313      	orrs	r3, r2
 8007a46:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	89fa      	ldrh	r2, [r7, #14]
 8007a4e:	60da      	str	r2, [r3, #12]
 8007a50:	e04e      	b.n	8007af0 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8007a52:	2301      	movs	r3, #1
 8007a54:	77bb      	strb	r3, [r7, #30]
 8007a56:	e04b      	b.n	8007af0 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007a58:	7ffb      	ldrb	r3, [r7, #31]
 8007a5a:	2b08      	cmp	r3, #8
 8007a5c:	d827      	bhi.n	8007aae <UART_SetConfig+0x34a>
 8007a5e:	a201      	add	r2, pc, #4	; (adr r2, 8007a64 <UART_SetConfig+0x300>)
 8007a60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a64:	08007a89 	.word	0x08007a89
 8007a68:	08007a91 	.word	0x08007a91
 8007a6c:	08007a99 	.word	0x08007a99
 8007a70:	08007aaf 	.word	0x08007aaf
 8007a74:	08007a9f 	.word	0x08007a9f
 8007a78:	08007aaf 	.word	0x08007aaf
 8007a7c:	08007aaf 	.word	0x08007aaf
 8007a80:	08007aaf 	.word	0x08007aaf
 8007a84:	08007aa7 	.word	0x08007aa7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a88:	f7fd fef8 	bl	800587c <HAL_RCC_GetPCLK1Freq>
 8007a8c:	61b8      	str	r0, [r7, #24]
        break;
 8007a8e:	e013      	b.n	8007ab8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a90:	f7fd ff16 	bl	80058c0 <HAL_RCC_GetPCLK2Freq>
 8007a94:	61b8      	str	r0, [r7, #24]
        break;
 8007a96:	e00f      	b.n	8007ab8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a98:	4b1b      	ldr	r3, [pc, #108]	; (8007b08 <UART_SetConfig+0x3a4>)
 8007a9a:	61bb      	str	r3, [r7, #24]
        break;
 8007a9c:	e00c      	b.n	8007ab8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a9e:	f7fd fe77 	bl	8005790 <HAL_RCC_GetSysClockFreq>
 8007aa2:	61b8      	str	r0, [r7, #24]
        break;
 8007aa4:	e008      	b.n	8007ab8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007aa6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007aaa:	61bb      	str	r3, [r7, #24]
        break;
 8007aac:	e004      	b.n	8007ab8 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8007aae:	2300      	movs	r3, #0
 8007ab0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007ab2:	2301      	movs	r3, #1
 8007ab4:	77bb      	strb	r3, [r7, #30]
        break;
 8007ab6:	bf00      	nop
    }

    if (pclk != 0U)
 8007ab8:	69bb      	ldr	r3, [r7, #24]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d018      	beq.n	8007af0 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	685b      	ldr	r3, [r3, #4]
 8007ac2:	085a      	lsrs	r2, r3, #1
 8007ac4:	69bb      	ldr	r3, [r7, #24]
 8007ac6:	441a      	add	r2, r3
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	685b      	ldr	r3, [r3, #4]
 8007acc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ad0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ad2:	693b      	ldr	r3, [r7, #16]
 8007ad4:	2b0f      	cmp	r3, #15
 8007ad6:	d909      	bls.n	8007aec <UART_SetConfig+0x388>
 8007ad8:	693b      	ldr	r3, [r7, #16]
 8007ada:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ade:	d205      	bcs.n	8007aec <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007ae0:	693b      	ldr	r3, [r7, #16]
 8007ae2:	b29a      	uxth	r2, r3
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	60da      	str	r2, [r3, #12]
 8007aea:	e001      	b.n	8007af0 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8007aec:	2301      	movs	r3, #1
 8007aee:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2200      	movs	r2, #0
 8007af4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2200      	movs	r2, #0
 8007afa:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007afc:	7fbb      	ldrb	r3, [r7, #30]
}
 8007afe:	4618      	mov	r0, r3
 8007b00:	3720      	adds	r7, #32
 8007b02:	46bd      	mov	sp, r7
 8007b04:	bd80      	pop	{r7, pc}
 8007b06:	bf00      	nop
 8007b08:	007a1200 	.word	0x007a1200

08007b0c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007b0c:	b480      	push	{r7}
 8007b0e:	b083      	sub	sp, #12
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b18:	f003 0301 	and.w	r3, r3, #1
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d00a      	beq.n	8007b36 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	685b      	ldr	r3, [r3, #4]
 8007b26:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	430a      	orrs	r2, r1
 8007b34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b3a:	f003 0302 	and.w	r3, r3, #2
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d00a      	beq.n	8007b58 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	685b      	ldr	r3, [r3, #4]
 8007b48:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	430a      	orrs	r2, r1
 8007b56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b5c:	f003 0304 	and.w	r3, r3, #4
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d00a      	beq.n	8007b7a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	685b      	ldr	r3, [r3, #4]
 8007b6a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	430a      	orrs	r2, r1
 8007b78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b7e:	f003 0308 	and.w	r3, r3, #8
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d00a      	beq.n	8007b9c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	685b      	ldr	r3, [r3, #4]
 8007b8c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	430a      	orrs	r2, r1
 8007b9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ba0:	f003 0310 	and.w	r3, r3, #16
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d00a      	beq.n	8007bbe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	689b      	ldr	r3, [r3, #8]
 8007bae:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	430a      	orrs	r2, r1
 8007bbc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bc2:	f003 0320 	and.w	r3, r3, #32
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d00a      	beq.n	8007be0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	689b      	ldr	r3, [r3, #8]
 8007bd0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	430a      	orrs	r2, r1
 8007bde:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007be4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d01a      	beq.n	8007c22 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	685b      	ldr	r3, [r3, #4]
 8007bf2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	430a      	orrs	r2, r1
 8007c00:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007c0a:	d10a      	bne.n	8007c22 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	685b      	ldr	r3, [r3, #4]
 8007c12:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	430a      	orrs	r2, r1
 8007c20:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d00a      	beq.n	8007c44 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	685b      	ldr	r3, [r3, #4]
 8007c34:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	430a      	orrs	r2, r1
 8007c42:	605a      	str	r2, [r3, #4]
  }
}
 8007c44:	bf00      	nop
 8007c46:	370c      	adds	r7, #12
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4e:	4770      	bx	lr

08007c50 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007c50:	b580      	push	{r7, lr}
 8007c52:	b098      	sub	sp, #96	; 0x60
 8007c54:	af02      	add	r7, sp, #8
 8007c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007c60:	f7fa fe44 	bl	80028ec <HAL_GetTick>
 8007c64:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f003 0308 	and.w	r3, r3, #8
 8007c70:	2b08      	cmp	r3, #8
 8007c72:	d12e      	bne.n	8007cd2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c74:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007c78:	9300      	str	r3, [sp, #0]
 8007c7a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007c82:	6878      	ldr	r0, [r7, #4]
 8007c84:	f000 f88c 	bl	8007da0 <UART_WaitOnFlagUntilTimeout>
 8007c88:	4603      	mov	r3, r0
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d021      	beq.n	8007cd2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c96:	e853 3f00 	ldrex	r3, [r3]
 8007c9a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007c9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c9e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007ca2:	653b      	str	r3, [r7, #80]	; 0x50
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	461a      	mov	r2, r3
 8007caa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007cac:	647b      	str	r3, [r7, #68]	; 0x44
 8007cae:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cb0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007cb2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007cb4:	e841 2300 	strex	r3, r2, [r1]
 8007cb8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007cba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d1e6      	bne.n	8007c8e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2220      	movs	r2, #32
 8007cc4:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2200      	movs	r2, #0
 8007cca:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007cce:	2303      	movs	r3, #3
 8007cd0:	e062      	b.n	8007d98 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	f003 0304 	and.w	r3, r3, #4
 8007cdc:	2b04      	cmp	r3, #4
 8007cde:	d149      	bne.n	8007d74 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ce0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007ce4:	9300      	str	r3, [sp, #0]
 8007ce6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007ce8:	2200      	movs	r2, #0
 8007cea:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007cee:	6878      	ldr	r0, [r7, #4]
 8007cf0:	f000 f856 	bl	8007da0 <UART_WaitOnFlagUntilTimeout>
 8007cf4:	4603      	mov	r3, r0
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d03c      	beq.n	8007d74 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d02:	e853 3f00 	ldrex	r3, [r3]
 8007d06:	623b      	str	r3, [r7, #32]
   return(result);
 8007d08:	6a3b      	ldr	r3, [r7, #32]
 8007d0a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007d0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	461a      	mov	r2, r3
 8007d16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d18:	633b      	str	r3, [r7, #48]	; 0x30
 8007d1a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d1c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007d1e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d20:	e841 2300 	strex	r3, r2, [r1]
 8007d24:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007d26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d1e6      	bne.n	8007cfa <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	3308      	adds	r3, #8
 8007d32:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d34:	693b      	ldr	r3, [r7, #16]
 8007d36:	e853 3f00 	ldrex	r3, [r3]
 8007d3a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	f023 0301 	bic.w	r3, r3, #1
 8007d42:	64bb      	str	r3, [r7, #72]	; 0x48
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	3308      	adds	r3, #8
 8007d4a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007d4c:	61fa      	str	r2, [r7, #28]
 8007d4e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d50:	69b9      	ldr	r1, [r7, #24]
 8007d52:	69fa      	ldr	r2, [r7, #28]
 8007d54:	e841 2300 	strex	r3, r2, [r1]
 8007d58:	617b      	str	r3, [r7, #20]
   return(result);
 8007d5a:	697b      	ldr	r3, [r7, #20]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d1e5      	bne.n	8007d2c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2220      	movs	r2, #32
 8007d64:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007d70:	2303      	movs	r3, #3
 8007d72:	e011      	b.n	8007d98 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2220      	movs	r2, #32
 8007d78:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2220      	movs	r2, #32
 8007d7e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2200      	movs	r2, #0
 8007d86:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2200      	movs	r2, #0
 8007d92:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8007d96:	2300      	movs	r3, #0
}
 8007d98:	4618      	mov	r0, r3
 8007d9a:	3758      	adds	r7, #88	; 0x58
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	bd80      	pop	{r7, pc}

08007da0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b084      	sub	sp, #16
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	60f8      	str	r0, [r7, #12]
 8007da8:	60b9      	str	r1, [r7, #8]
 8007daa:	603b      	str	r3, [r7, #0]
 8007dac:	4613      	mov	r3, r2
 8007dae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007db0:	e049      	b.n	8007e46 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007db2:	69bb      	ldr	r3, [r7, #24]
 8007db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007db8:	d045      	beq.n	8007e46 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007dba:	f7fa fd97 	bl	80028ec <HAL_GetTick>
 8007dbe:	4602      	mov	r2, r0
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	1ad3      	subs	r3, r2, r3
 8007dc4:	69ba      	ldr	r2, [r7, #24]
 8007dc6:	429a      	cmp	r2, r3
 8007dc8:	d302      	bcc.n	8007dd0 <UART_WaitOnFlagUntilTimeout+0x30>
 8007dca:	69bb      	ldr	r3, [r7, #24]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d101      	bne.n	8007dd4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007dd0:	2303      	movs	r3, #3
 8007dd2:	e048      	b.n	8007e66 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	f003 0304 	and.w	r3, r3, #4
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d031      	beq.n	8007e46 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	69db      	ldr	r3, [r3, #28]
 8007de8:	f003 0308 	and.w	r3, r3, #8
 8007dec:	2b08      	cmp	r3, #8
 8007dee:	d110      	bne.n	8007e12 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	2208      	movs	r2, #8
 8007df6:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8007df8:	68f8      	ldr	r0, [r7, #12]
 8007dfa:	f000 f8ff 	bl	8007ffc <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	2208      	movs	r2, #8
 8007e02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	2200      	movs	r2, #0
 8007e0a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8007e0e:	2301      	movs	r3, #1
 8007e10:	e029      	b.n	8007e66 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	69db      	ldr	r3, [r3, #28]
 8007e18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007e1c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007e20:	d111      	bne.n	8007e46 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007e2a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007e2c:	68f8      	ldr	r0, [r7, #12]
 8007e2e:	f000 f8e5 	bl	8007ffc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	2220      	movs	r2, #32
 8007e36:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8007e42:	2303      	movs	r3, #3
 8007e44:	e00f      	b.n	8007e66 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	69da      	ldr	r2, [r3, #28]
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	4013      	ands	r3, r2
 8007e50:	68ba      	ldr	r2, [r7, #8]
 8007e52:	429a      	cmp	r2, r3
 8007e54:	bf0c      	ite	eq
 8007e56:	2301      	moveq	r3, #1
 8007e58:	2300      	movne	r3, #0
 8007e5a:	b2db      	uxtb	r3, r3
 8007e5c:	461a      	mov	r2, r3
 8007e5e:	79fb      	ldrb	r3, [r7, #7]
 8007e60:	429a      	cmp	r2, r3
 8007e62:	d0a6      	beq.n	8007db2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007e64:	2300      	movs	r3, #0
}
 8007e66:	4618      	mov	r0, r3
 8007e68:	3710      	adds	r7, #16
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	bd80      	pop	{r7, pc}
	...

08007e70 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e70:	b480      	push	{r7}
 8007e72:	b097      	sub	sp, #92	; 0x5c
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	60f8      	str	r0, [r7, #12]
 8007e78:	60b9      	str	r1, [r7, #8]
 8007e7a:	4613      	mov	r3, r2
 8007e7c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	68ba      	ldr	r2, [r7, #8]
 8007e82:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	88fa      	ldrh	r2, [r7, #6]
 8007e88:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	88fa      	ldrh	r2, [r7, #6]
 8007e90:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	2200      	movs	r2, #0
 8007e98:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	689b      	ldr	r3, [r3, #8]
 8007e9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ea2:	d10e      	bne.n	8007ec2 <UART_Start_Receive_IT+0x52>
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	691b      	ldr	r3, [r3, #16]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d105      	bne.n	8007eb8 <UART_Start_Receive_IT+0x48>
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007eb2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007eb6:	e02d      	b.n	8007f14 <UART_Start_Receive_IT+0xa4>
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	22ff      	movs	r2, #255	; 0xff
 8007ebc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007ec0:	e028      	b.n	8007f14 <UART_Start_Receive_IT+0xa4>
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	689b      	ldr	r3, [r3, #8]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d10d      	bne.n	8007ee6 <UART_Start_Receive_IT+0x76>
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	691b      	ldr	r3, [r3, #16]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d104      	bne.n	8007edc <UART_Start_Receive_IT+0x6c>
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	22ff      	movs	r2, #255	; 0xff
 8007ed6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007eda:	e01b      	b.n	8007f14 <UART_Start_Receive_IT+0xa4>
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	227f      	movs	r2, #127	; 0x7f
 8007ee0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007ee4:	e016      	b.n	8007f14 <UART_Start_Receive_IT+0xa4>
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	689b      	ldr	r3, [r3, #8]
 8007eea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007eee:	d10d      	bne.n	8007f0c <UART_Start_Receive_IT+0x9c>
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	691b      	ldr	r3, [r3, #16]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d104      	bne.n	8007f02 <UART_Start_Receive_IT+0x92>
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	227f      	movs	r2, #127	; 0x7f
 8007efc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007f00:	e008      	b.n	8007f14 <UART_Start_Receive_IT+0xa4>
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	223f      	movs	r2, #63	; 0x3f
 8007f06:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007f0a:	e003      	b.n	8007f14 <UART_Start_Receive_IT+0xa4>
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	2200      	movs	r2, #0
 8007f10:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	2200      	movs	r2, #0
 8007f18:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	2222      	movs	r2, #34	; 0x22
 8007f20:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	3308      	adds	r3, #8
 8007f2a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f2e:	e853 3f00 	ldrex	r3, [r3]
 8007f32:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007f34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f36:	f043 0301 	orr.w	r3, r3, #1
 8007f3a:	657b      	str	r3, [r7, #84]	; 0x54
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	3308      	adds	r3, #8
 8007f42:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007f44:	64ba      	str	r2, [r7, #72]	; 0x48
 8007f46:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f48:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007f4a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007f4c:	e841 2300 	strex	r3, r2, [r1]
 8007f50:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007f52:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d1e5      	bne.n	8007f24 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	689b      	ldr	r3, [r3, #8]
 8007f5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f60:	d107      	bne.n	8007f72 <UART_Start_Receive_IT+0x102>
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	691b      	ldr	r3, [r3, #16]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d103      	bne.n	8007f72 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	4a21      	ldr	r2, [pc, #132]	; (8007ff4 <UART_Start_Receive_IT+0x184>)
 8007f6e:	669a      	str	r2, [r3, #104]	; 0x68
 8007f70:	e002      	b.n	8007f78 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	4a20      	ldr	r2, [pc, #128]	; (8007ff8 <UART_Start_Receive_IT+0x188>)
 8007f76:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	691b      	ldr	r3, [r3, #16]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d019      	beq.n	8007fb4 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f88:	e853 3f00 	ldrex	r3, [r3]
 8007f8c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f90:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8007f94:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	461a      	mov	r2, r3
 8007f9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007f9e:	637b      	str	r3, [r7, #52]	; 0x34
 8007fa0:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fa2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007fa4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007fa6:	e841 2300 	strex	r3, r2, [r1]
 8007faa:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007fac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d1e6      	bne.n	8007f80 <UART_Start_Receive_IT+0x110>
 8007fb2:	e018      	b.n	8007fe6 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fba:	697b      	ldr	r3, [r7, #20]
 8007fbc:	e853 3f00 	ldrex	r3, [r3]
 8007fc0:	613b      	str	r3, [r7, #16]
   return(result);
 8007fc2:	693b      	ldr	r3, [r7, #16]
 8007fc4:	f043 0320 	orr.w	r3, r3, #32
 8007fc8:	653b      	str	r3, [r7, #80]	; 0x50
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	461a      	mov	r2, r3
 8007fd0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007fd2:	623b      	str	r3, [r7, #32]
 8007fd4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fd6:	69f9      	ldr	r1, [r7, #28]
 8007fd8:	6a3a      	ldr	r2, [r7, #32]
 8007fda:	e841 2300 	strex	r3, r2, [r1]
 8007fde:	61bb      	str	r3, [r7, #24]
   return(result);
 8007fe0:	69bb      	ldr	r3, [r7, #24]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d1e6      	bne.n	8007fb4 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8007fe6:	2300      	movs	r3, #0
}
 8007fe8:	4618      	mov	r0, r3
 8007fea:	375c      	adds	r7, #92	; 0x5c
 8007fec:	46bd      	mov	sp, r7
 8007fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff2:	4770      	bx	lr
 8007ff4:	08008465 	.word	0x08008465
 8007ff8:	080082bd 	.word	0x080082bd

08007ffc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007ffc:	b480      	push	{r7}
 8007ffe:	b095      	sub	sp, #84	; 0x54
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800800a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800800c:	e853 3f00 	ldrex	r3, [r3]
 8008010:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008014:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008018:	64fb      	str	r3, [r7, #76]	; 0x4c
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	461a      	mov	r2, r3
 8008020:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008022:	643b      	str	r3, [r7, #64]	; 0x40
 8008024:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008026:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008028:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800802a:	e841 2300 	strex	r3, r2, [r1]
 800802e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008030:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008032:	2b00      	cmp	r3, #0
 8008034:	d1e6      	bne.n	8008004 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	3308      	adds	r3, #8
 800803c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800803e:	6a3b      	ldr	r3, [r7, #32]
 8008040:	e853 3f00 	ldrex	r3, [r3]
 8008044:	61fb      	str	r3, [r7, #28]
   return(result);
 8008046:	69fb      	ldr	r3, [r7, #28]
 8008048:	f023 0301 	bic.w	r3, r3, #1
 800804c:	64bb      	str	r3, [r7, #72]	; 0x48
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	3308      	adds	r3, #8
 8008054:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008056:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008058:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800805a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800805c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800805e:	e841 2300 	strex	r3, r2, [r1]
 8008062:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008066:	2b00      	cmp	r3, #0
 8008068:	d1e5      	bne.n	8008036 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800806e:	2b01      	cmp	r3, #1
 8008070:	d118      	bne.n	80080a4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	e853 3f00 	ldrex	r3, [r3]
 800807e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008080:	68bb      	ldr	r3, [r7, #8]
 8008082:	f023 0310 	bic.w	r3, r3, #16
 8008086:	647b      	str	r3, [r7, #68]	; 0x44
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	461a      	mov	r2, r3
 800808e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008090:	61bb      	str	r3, [r7, #24]
 8008092:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008094:	6979      	ldr	r1, [r7, #20]
 8008096:	69ba      	ldr	r2, [r7, #24]
 8008098:	e841 2300 	strex	r3, r2, [r1]
 800809c:	613b      	str	r3, [r7, #16]
   return(result);
 800809e:	693b      	ldr	r3, [r7, #16]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d1e6      	bne.n	8008072 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2220      	movs	r2, #32
 80080a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2200      	movs	r2, #0
 80080b0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2200      	movs	r2, #0
 80080b6:	669a      	str	r2, [r3, #104]	; 0x68
}
 80080b8:	bf00      	nop
 80080ba:	3754      	adds	r7, #84	; 0x54
 80080bc:	46bd      	mov	sp, r7
 80080be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c2:	4770      	bx	lr

080080c4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b084      	sub	sp, #16
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080d0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	2200      	movs	r2, #0
 80080d6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	2200      	movs	r2, #0
 80080de:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80080e2:	68f8      	ldr	r0, [r7, #12]
 80080e4:	f7ff fb28 	bl	8007738 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80080e8:	bf00      	nop
 80080ea:	3710      	adds	r7, #16
 80080ec:	46bd      	mov	sp, r7
 80080ee:	bd80      	pop	{r7, pc}

080080f0 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80080f0:	b480      	push	{r7}
 80080f2:	b08f      	sub	sp, #60	; 0x3c
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80080fc:	2b21      	cmp	r3, #33	; 0x21
 80080fe:	d14d      	bne.n	800819c <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008106:	b29b      	uxth	r3, r3
 8008108:	2b00      	cmp	r3, #0
 800810a:	d132      	bne.n	8008172 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008112:	6a3b      	ldr	r3, [r7, #32]
 8008114:	e853 3f00 	ldrex	r3, [r3]
 8008118:	61fb      	str	r3, [r7, #28]
   return(result);
 800811a:	69fb      	ldr	r3, [r7, #28]
 800811c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008120:	637b      	str	r3, [r7, #52]	; 0x34
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	461a      	mov	r2, r3
 8008128:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800812a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800812c:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800812e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008130:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008132:	e841 2300 	strex	r3, r2, [r1]
 8008136:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800813a:	2b00      	cmp	r3, #0
 800813c:	d1e6      	bne.n	800810c <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	e853 3f00 	ldrex	r3, [r3]
 800814a:	60bb      	str	r3, [r7, #8]
   return(result);
 800814c:	68bb      	ldr	r3, [r7, #8]
 800814e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008152:	633b      	str	r3, [r7, #48]	; 0x30
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	461a      	mov	r2, r3
 800815a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800815c:	61bb      	str	r3, [r7, #24]
 800815e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008160:	6979      	ldr	r1, [r7, #20]
 8008162:	69ba      	ldr	r2, [r7, #24]
 8008164:	e841 2300 	strex	r3, r2, [r1]
 8008168:	613b      	str	r3, [r7, #16]
   return(result);
 800816a:	693b      	ldr	r3, [r7, #16]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d1e6      	bne.n	800813e <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8008170:	e014      	b.n	800819c <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008176:	781a      	ldrb	r2, [r3, #0]
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	b292      	uxth	r2, r2
 800817e:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008184:	1c5a      	adds	r2, r3, #1
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008190:	b29b      	uxth	r3, r3
 8008192:	3b01      	subs	r3, #1
 8008194:	b29a      	uxth	r2, r3
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800819c:	bf00      	nop
 800819e:	373c      	adds	r7, #60	; 0x3c
 80081a0:	46bd      	mov	sp, r7
 80081a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a6:	4770      	bx	lr

080081a8 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80081a8:	b480      	push	{r7}
 80081aa:	b091      	sub	sp, #68	; 0x44
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80081b4:	2b21      	cmp	r3, #33	; 0x21
 80081b6:	d151      	bne.n	800825c <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80081be:	b29b      	uxth	r3, r3
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d132      	bne.n	800822a <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081cc:	e853 3f00 	ldrex	r3, [r3]
 80081d0:	623b      	str	r3, [r7, #32]
   return(result);
 80081d2:	6a3b      	ldr	r3, [r7, #32]
 80081d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80081d8:	63bb      	str	r3, [r7, #56]	; 0x38
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	461a      	mov	r2, r3
 80081e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081e2:	633b      	str	r3, [r7, #48]	; 0x30
 80081e4:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081e6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80081e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80081ea:	e841 2300 	strex	r3, r2, [r1]
 80081ee:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80081f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d1e6      	bne.n	80081c4 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081fc:	693b      	ldr	r3, [r7, #16]
 80081fe:	e853 3f00 	ldrex	r3, [r3]
 8008202:	60fb      	str	r3, [r7, #12]
   return(result);
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800820a:	637b      	str	r3, [r7, #52]	; 0x34
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	461a      	mov	r2, r3
 8008212:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008214:	61fb      	str	r3, [r7, #28]
 8008216:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008218:	69b9      	ldr	r1, [r7, #24]
 800821a:	69fa      	ldr	r2, [r7, #28]
 800821c:	e841 2300 	strex	r3, r2, [r1]
 8008220:	617b      	str	r3, [r7, #20]
   return(result);
 8008222:	697b      	ldr	r3, [r7, #20]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d1e6      	bne.n	80081f6 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8008228:	e018      	b.n	800825c <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800822e:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8008230:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008232:	881a      	ldrh	r2, [r3, #0]
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800823c:	b292      	uxth	r2, r2
 800823e:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008244:	1c9a      	adds	r2, r3, #2
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008250:	b29b      	uxth	r3, r3
 8008252:	3b01      	subs	r3, #1
 8008254:	b29a      	uxth	r2, r3
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800825c:	bf00      	nop
 800825e:	3744      	adds	r7, #68	; 0x44
 8008260:	46bd      	mov	sp, r7
 8008262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008266:	4770      	bx	lr

08008268 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008268:	b580      	push	{r7, lr}
 800826a:	b088      	sub	sp, #32
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	e853 3f00 	ldrex	r3, [r3]
 800827c:	60bb      	str	r3, [r7, #8]
   return(result);
 800827e:	68bb      	ldr	r3, [r7, #8]
 8008280:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008284:	61fb      	str	r3, [r7, #28]
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	461a      	mov	r2, r3
 800828c:	69fb      	ldr	r3, [r7, #28]
 800828e:	61bb      	str	r3, [r7, #24]
 8008290:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008292:	6979      	ldr	r1, [r7, #20]
 8008294:	69ba      	ldr	r2, [r7, #24]
 8008296:	e841 2300 	strex	r3, r2, [r1]
 800829a:	613b      	str	r3, [r7, #16]
   return(result);
 800829c:	693b      	ldr	r3, [r7, #16]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d1e6      	bne.n	8008270 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	2220      	movs	r2, #32
 80082a6:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2200      	movs	r2, #0
 80082ac:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80082ae:	6878      	ldr	r0, [r7, #4]
 80082b0:	f7ff fa38 	bl	8007724 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80082b4:	bf00      	nop
 80082b6:	3720      	adds	r7, #32
 80082b8:	46bd      	mov	sp, r7
 80082ba:	bd80      	pop	{r7, pc}

080082bc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b09c      	sub	sp, #112	; 0x70
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80082ca:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80082d4:	2b22      	cmp	r3, #34	; 0x22
 80082d6:	f040 80b9 	bne.w	800844c <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80082e0:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80082e4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80082e8:	b2d9      	uxtb	r1, r3
 80082ea:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80082ee:	b2da      	uxtb	r2, r3
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082f4:	400a      	ands	r2, r1
 80082f6:	b2d2      	uxtb	r2, r2
 80082f8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082fe:	1c5a      	adds	r2, r3, #1
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800830a:	b29b      	uxth	r3, r3
 800830c:	3b01      	subs	r3, #1
 800830e:	b29a      	uxth	r2, r3
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800831c:	b29b      	uxth	r3, r3
 800831e:	2b00      	cmp	r3, #0
 8008320:	f040 809c 	bne.w	800845c <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800832a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800832c:	e853 3f00 	ldrex	r3, [r3]
 8008330:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008332:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008334:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008338:	66bb      	str	r3, [r7, #104]	; 0x68
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	461a      	mov	r2, r3
 8008340:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008342:	65bb      	str	r3, [r7, #88]	; 0x58
 8008344:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008346:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008348:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800834a:	e841 2300 	strex	r3, r2, [r1]
 800834e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008350:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008352:	2b00      	cmp	r3, #0
 8008354:	d1e6      	bne.n	8008324 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	3308      	adds	r3, #8
 800835c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800835e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008360:	e853 3f00 	ldrex	r3, [r3]
 8008364:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008366:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008368:	f023 0301 	bic.w	r3, r3, #1
 800836c:	667b      	str	r3, [r7, #100]	; 0x64
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	3308      	adds	r3, #8
 8008374:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008376:	647a      	str	r2, [r7, #68]	; 0x44
 8008378:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800837a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800837c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800837e:	e841 2300 	strex	r3, r2, [r1]
 8008382:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008384:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008386:	2b00      	cmp	r3, #0
 8008388:	d1e5      	bne.n	8008356 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2220      	movs	r2, #32
 800838e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	2200      	movs	r2, #0
 8008396:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2200      	movs	r2, #0
 800839c:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	685b      	ldr	r3, [r3, #4]
 80083a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d018      	beq.n	80083de <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083b4:	e853 3f00 	ldrex	r3, [r3]
 80083b8:	623b      	str	r3, [r7, #32]
   return(result);
 80083ba:	6a3b      	ldr	r3, [r7, #32]
 80083bc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80083c0:	663b      	str	r3, [r7, #96]	; 0x60
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	461a      	mov	r2, r3
 80083c8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80083ca:	633b      	str	r3, [r7, #48]	; 0x30
 80083cc:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083ce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80083d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80083d2:	e841 2300 	strex	r3, r2, [r1]
 80083d6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80083d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d1e6      	bne.n	80083ac <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80083e2:	2b01      	cmp	r3, #1
 80083e4:	d12e      	bne.n	8008444 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2200      	movs	r2, #0
 80083ea:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083f2:	693b      	ldr	r3, [r7, #16]
 80083f4:	e853 3f00 	ldrex	r3, [r3]
 80083f8:	60fb      	str	r3, [r7, #12]
   return(result);
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	f023 0310 	bic.w	r3, r3, #16
 8008400:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	461a      	mov	r2, r3
 8008408:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800840a:	61fb      	str	r3, [r7, #28]
 800840c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800840e:	69b9      	ldr	r1, [r7, #24]
 8008410:	69fa      	ldr	r2, [r7, #28]
 8008412:	e841 2300 	strex	r3, r2, [r1]
 8008416:	617b      	str	r3, [r7, #20]
   return(result);
 8008418:	697b      	ldr	r3, [r7, #20]
 800841a:	2b00      	cmp	r3, #0
 800841c:	d1e6      	bne.n	80083ec <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	69db      	ldr	r3, [r3, #28]
 8008424:	f003 0310 	and.w	r3, r3, #16
 8008428:	2b10      	cmp	r3, #16
 800842a:	d103      	bne.n	8008434 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	2210      	movs	r2, #16
 8008432:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800843a:	4619      	mov	r1, r3
 800843c:	6878      	ldr	r0, [r7, #4]
 800843e:	f7ff f985 	bl	800774c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008442:	e00b      	b.n	800845c <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8008444:	6878      	ldr	r0, [r7, #4]
 8008446:	f7f8 fa31 	bl	80008ac <HAL_UART_RxCpltCallback>
}
 800844a:	e007      	b.n	800845c <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	699a      	ldr	r2, [r3, #24]
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	f042 0208 	orr.w	r2, r2, #8
 800845a:	619a      	str	r2, [r3, #24]
}
 800845c:	bf00      	nop
 800845e:	3770      	adds	r7, #112	; 0x70
 8008460:	46bd      	mov	sp, r7
 8008462:	bd80      	pop	{r7, pc}

08008464 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b09c      	sub	sp, #112	; 0x70
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008472:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800847c:	2b22      	cmp	r3, #34	; 0x22
 800847e:	f040 80b9 	bne.w	80085f4 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008488:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008490:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008492:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8008496:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800849a:	4013      	ands	r3, r2
 800849c:	b29a      	uxth	r2, r3
 800849e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80084a0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80084a6:	1c9a      	adds	r2, r3, #2
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80084b2:	b29b      	uxth	r3, r3
 80084b4:	3b01      	subs	r3, #1
 80084b6:	b29a      	uxth	r2, r3
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80084c4:	b29b      	uxth	r3, r3
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	f040 809c 	bne.w	8008604 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80084d4:	e853 3f00 	ldrex	r3, [r3]
 80084d8:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80084da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80084dc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80084e0:	667b      	str	r3, [r7, #100]	; 0x64
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	461a      	mov	r2, r3
 80084e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80084ea:	657b      	str	r3, [r7, #84]	; 0x54
 80084ec:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ee:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80084f0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80084f2:	e841 2300 	strex	r3, r2, [r1]
 80084f6:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80084f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d1e6      	bne.n	80084cc <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	3308      	adds	r3, #8
 8008504:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008506:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008508:	e853 3f00 	ldrex	r3, [r3]
 800850c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800850e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008510:	f023 0301 	bic.w	r3, r3, #1
 8008514:	663b      	str	r3, [r7, #96]	; 0x60
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	3308      	adds	r3, #8
 800851c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800851e:	643a      	str	r2, [r7, #64]	; 0x40
 8008520:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008522:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008524:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008526:	e841 2300 	strex	r3, r2, [r1]
 800852a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800852c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800852e:	2b00      	cmp	r3, #0
 8008530:	d1e5      	bne.n	80084fe <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	2220      	movs	r2, #32
 8008536:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	2200      	movs	r2, #0
 800853e:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2200      	movs	r2, #0
 8008544:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	685b      	ldr	r3, [r3, #4]
 800854c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008550:	2b00      	cmp	r3, #0
 8008552:	d018      	beq.n	8008586 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800855a:	6a3b      	ldr	r3, [r7, #32]
 800855c:	e853 3f00 	ldrex	r3, [r3]
 8008560:	61fb      	str	r3, [r7, #28]
   return(result);
 8008562:	69fb      	ldr	r3, [r7, #28]
 8008564:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008568:	65fb      	str	r3, [r7, #92]	; 0x5c
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	461a      	mov	r2, r3
 8008570:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008572:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008574:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008576:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008578:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800857a:	e841 2300 	strex	r3, r2, [r1]
 800857e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008582:	2b00      	cmp	r3, #0
 8008584:	d1e6      	bne.n	8008554 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800858a:	2b01      	cmp	r3, #1
 800858c:	d12e      	bne.n	80085ec <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	2200      	movs	r2, #0
 8008592:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	e853 3f00 	ldrex	r3, [r3]
 80085a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80085a2:	68bb      	ldr	r3, [r7, #8]
 80085a4:	f023 0310 	bic.w	r3, r3, #16
 80085a8:	65bb      	str	r3, [r7, #88]	; 0x58
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	461a      	mov	r2, r3
 80085b0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80085b2:	61bb      	str	r3, [r7, #24]
 80085b4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085b6:	6979      	ldr	r1, [r7, #20]
 80085b8:	69ba      	ldr	r2, [r7, #24]
 80085ba:	e841 2300 	strex	r3, r2, [r1]
 80085be:	613b      	str	r3, [r7, #16]
   return(result);
 80085c0:	693b      	ldr	r3, [r7, #16]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d1e6      	bne.n	8008594 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	69db      	ldr	r3, [r3, #28]
 80085cc:	f003 0310 	and.w	r3, r3, #16
 80085d0:	2b10      	cmp	r3, #16
 80085d2:	d103      	bne.n	80085dc <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	2210      	movs	r2, #16
 80085da:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80085e2:	4619      	mov	r1, r3
 80085e4:	6878      	ldr	r0, [r7, #4]
 80085e6:	f7ff f8b1 	bl	800774c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80085ea:	e00b      	b.n	8008604 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80085ec:	6878      	ldr	r0, [r7, #4]
 80085ee:	f7f8 f95d 	bl	80008ac <HAL_UART_RxCpltCallback>
}
 80085f2:	e007      	b.n	8008604 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	699a      	ldr	r2, [r3, #24]
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f042 0208 	orr.w	r2, r2, #8
 8008602:	619a      	str	r2, [r3, #24]
}
 8008604:	bf00      	nop
 8008606:	3770      	adds	r7, #112	; 0x70
 8008608:	46bd      	mov	sp, r7
 800860a:	bd80      	pop	{r7, pc}

0800860c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800860c:	b480      	push	{r7}
 800860e:	b083      	sub	sp, #12
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008614:	bf00      	nop
 8008616:	370c      	adds	r7, #12
 8008618:	46bd      	mov	sp, r7
 800861a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861e:	4770      	bx	lr

08008620 <atoi>:
 8008620:	220a      	movs	r2, #10
 8008622:	2100      	movs	r1, #0
 8008624:	f000 b8d4 	b.w	80087d0 <strtol>

08008628 <__errno>:
 8008628:	4b01      	ldr	r3, [pc, #4]	; (8008630 <__errno+0x8>)
 800862a:	6818      	ldr	r0, [r3, #0]
 800862c:	4770      	bx	lr
 800862e:	bf00      	nop
 8008630:	20000070 	.word	0x20000070

08008634 <__libc_init_array>:
 8008634:	b570      	push	{r4, r5, r6, lr}
 8008636:	4d0d      	ldr	r5, [pc, #52]	; (800866c <__libc_init_array+0x38>)
 8008638:	4c0d      	ldr	r4, [pc, #52]	; (8008670 <__libc_init_array+0x3c>)
 800863a:	1b64      	subs	r4, r4, r5
 800863c:	10a4      	asrs	r4, r4, #2
 800863e:	2600      	movs	r6, #0
 8008640:	42a6      	cmp	r6, r4
 8008642:	d109      	bne.n	8008658 <__libc_init_array+0x24>
 8008644:	4d0b      	ldr	r5, [pc, #44]	; (8008674 <__libc_init_array+0x40>)
 8008646:	4c0c      	ldr	r4, [pc, #48]	; (8008678 <__libc_init_array+0x44>)
 8008648:	f000 fd1a 	bl	8009080 <_init>
 800864c:	1b64      	subs	r4, r4, r5
 800864e:	10a4      	asrs	r4, r4, #2
 8008650:	2600      	movs	r6, #0
 8008652:	42a6      	cmp	r6, r4
 8008654:	d105      	bne.n	8008662 <__libc_init_array+0x2e>
 8008656:	bd70      	pop	{r4, r5, r6, pc}
 8008658:	f855 3b04 	ldr.w	r3, [r5], #4
 800865c:	4798      	blx	r3
 800865e:	3601      	adds	r6, #1
 8008660:	e7ee      	b.n	8008640 <__libc_init_array+0xc>
 8008662:	f855 3b04 	ldr.w	r3, [r5], #4
 8008666:	4798      	blx	r3
 8008668:	3601      	adds	r6, #1
 800866a:	e7f2      	b.n	8008652 <__libc_init_array+0x1e>
 800866c:	08009394 	.word	0x08009394
 8008670:	08009394 	.word	0x08009394
 8008674:	08009394 	.word	0x08009394
 8008678:	08009398 	.word	0x08009398

0800867c <memset>:
 800867c:	4402      	add	r2, r0
 800867e:	4603      	mov	r3, r0
 8008680:	4293      	cmp	r3, r2
 8008682:	d100      	bne.n	8008686 <memset+0xa>
 8008684:	4770      	bx	lr
 8008686:	f803 1b01 	strb.w	r1, [r3], #1
 800868a:	e7f9      	b.n	8008680 <memset+0x4>

0800868c <siprintf>:
 800868c:	b40e      	push	{r1, r2, r3}
 800868e:	b500      	push	{lr}
 8008690:	b09c      	sub	sp, #112	; 0x70
 8008692:	ab1d      	add	r3, sp, #116	; 0x74
 8008694:	9002      	str	r0, [sp, #8]
 8008696:	9006      	str	r0, [sp, #24]
 8008698:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800869c:	4809      	ldr	r0, [pc, #36]	; (80086c4 <siprintf+0x38>)
 800869e:	9107      	str	r1, [sp, #28]
 80086a0:	9104      	str	r1, [sp, #16]
 80086a2:	4909      	ldr	r1, [pc, #36]	; (80086c8 <siprintf+0x3c>)
 80086a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80086a8:	9105      	str	r1, [sp, #20]
 80086aa:	6800      	ldr	r0, [r0, #0]
 80086ac:	9301      	str	r3, [sp, #4]
 80086ae:	a902      	add	r1, sp, #8
 80086b0:	f000 f8f4 	bl	800889c <_svfiprintf_r>
 80086b4:	9b02      	ldr	r3, [sp, #8]
 80086b6:	2200      	movs	r2, #0
 80086b8:	701a      	strb	r2, [r3, #0]
 80086ba:	b01c      	add	sp, #112	; 0x70
 80086bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80086c0:	b003      	add	sp, #12
 80086c2:	4770      	bx	lr
 80086c4:	20000070 	.word	0x20000070
 80086c8:	ffff0208 	.word	0xffff0208

080086cc <_strtol_l.constprop.0>:
 80086cc:	2b01      	cmp	r3, #1
 80086ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086d2:	d001      	beq.n	80086d8 <_strtol_l.constprop.0+0xc>
 80086d4:	2b24      	cmp	r3, #36	; 0x24
 80086d6:	d906      	bls.n	80086e6 <_strtol_l.constprop.0+0x1a>
 80086d8:	f7ff ffa6 	bl	8008628 <__errno>
 80086dc:	2316      	movs	r3, #22
 80086de:	6003      	str	r3, [r0, #0]
 80086e0:	2000      	movs	r0, #0
 80086e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086e6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80087cc <_strtol_l.constprop.0+0x100>
 80086ea:	460d      	mov	r5, r1
 80086ec:	462e      	mov	r6, r5
 80086ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 80086f2:	f814 700c 	ldrb.w	r7, [r4, ip]
 80086f6:	f017 0708 	ands.w	r7, r7, #8
 80086fa:	d1f7      	bne.n	80086ec <_strtol_l.constprop.0+0x20>
 80086fc:	2c2d      	cmp	r4, #45	; 0x2d
 80086fe:	d132      	bne.n	8008766 <_strtol_l.constprop.0+0x9a>
 8008700:	782c      	ldrb	r4, [r5, #0]
 8008702:	2701      	movs	r7, #1
 8008704:	1cb5      	adds	r5, r6, #2
 8008706:	2b00      	cmp	r3, #0
 8008708:	d05b      	beq.n	80087c2 <_strtol_l.constprop.0+0xf6>
 800870a:	2b10      	cmp	r3, #16
 800870c:	d109      	bne.n	8008722 <_strtol_l.constprop.0+0x56>
 800870e:	2c30      	cmp	r4, #48	; 0x30
 8008710:	d107      	bne.n	8008722 <_strtol_l.constprop.0+0x56>
 8008712:	782c      	ldrb	r4, [r5, #0]
 8008714:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008718:	2c58      	cmp	r4, #88	; 0x58
 800871a:	d14d      	bne.n	80087b8 <_strtol_l.constprop.0+0xec>
 800871c:	786c      	ldrb	r4, [r5, #1]
 800871e:	2310      	movs	r3, #16
 8008720:	3502      	adds	r5, #2
 8008722:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8008726:	f108 38ff 	add.w	r8, r8, #4294967295
 800872a:	f04f 0c00 	mov.w	ip, #0
 800872e:	fbb8 f9f3 	udiv	r9, r8, r3
 8008732:	4666      	mov	r6, ip
 8008734:	fb03 8a19 	mls	sl, r3, r9, r8
 8008738:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800873c:	f1be 0f09 	cmp.w	lr, #9
 8008740:	d816      	bhi.n	8008770 <_strtol_l.constprop.0+0xa4>
 8008742:	4674      	mov	r4, lr
 8008744:	42a3      	cmp	r3, r4
 8008746:	dd24      	ble.n	8008792 <_strtol_l.constprop.0+0xc6>
 8008748:	f1bc 0f00 	cmp.w	ip, #0
 800874c:	db1e      	blt.n	800878c <_strtol_l.constprop.0+0xc0>
 800874e:	45b1      	cmp	r9, r6
 8008750:	d31c      	bcc.n	800878c <_strtol_l.constprop.0+0xc0>
 8008752:	d101      	bne.n	8008758 <_strtol_l.constprop.0+0x8c>
 8008754:	45a2      	cmp	sl, r4
 8008756:	db19      	blt.n	800878c <_strtol_l.constprop.0+0xc0>
 8008758:	fb06 4603 	mla	r6, r6, r3, r4
 800875c:	f04f 0c01 	mov.w	ip, #1
 8008760:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008764:	e7e8      	b.n	8008738 <_strtol_l.constprop.0+0x6c>
 8008766:	2c2b      	cmp	r4, #43	; 0x2b
 8008768:	bf04      	itt	eq
 800876a:	782c      	ldrbeq	r4, [r5, #0]
 800876c:	1cb5      	addeq	r5, r6, #2
 800876e:	e7ca      	b.n	8008706 <_strtol_l.constprop.0+0x3a>
 8008770:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8008774:	f1be 0f19 	cmp.w	lr, #25
 8008778:	d801      	bhi.n	800877e <_strtol_l.constprop.0+0xb2>
 800877a:	3c37      	subs	r4, #55	; 0x37
 800877c:	e7e2      	b.n	8008744 <_strtol_l.constprop.0+0x78>
 800877e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8008782:	f1be 0f19 	cmp.w	lr, #25
 8008786:	d804      	bhi.n	8008792 <_strtol_l.constprop.0+0xc6>
 8008788:	3c57      	subs	r4, #87	; 0x57
 800878a:	e7db      	b.n	8008744 <_strtol_l.constprop.0+0x78>
 800878c:	f04f 3cff 	mov.w	ip, #4294967295
 8008790:	e7e6      	b.n	8008760 <_strtol_l.constprop.0+0x94>
 8008792:	f1bc 0f00 	cmp.w	ip, #0
 8008796:	da05      	bge.n	80087a4 <_strtol_l.constprop.0+0xd8>
 8008798:	2322      	movs	r3, #34	; 0x22
 800879a:	6003      	str	r3, [r0, #0]
 800879c:	4646      	mov	r6, r8
 800879e:	b942      	cbnz	r2, 80087b2 <_strtol_l.constprop.0+0xe6>
 80087a0:	4630      	mov	r0, r6
 80087a2:	e79e      	b.n	80086e2 <_strtol_l.constprop.0+0x16>
 80087a4:	b107      	cbz	r7, 80087a8 <_strtol_l.constprop.0+0xdc>
 80087a6:	4276      	negs	r6, r6
 80087a8:	2a00      	cmp	r2, #0
 80087aa:	d0f9      	beq.n	80087a0 <_strtol_l.constprop.0+0xd4>
 80087ac:	f1bc 0f00 	cmp.w	ip, #0
 80087b0:	d000      	beq.n	80087b4 <_strtol_l.constprop.0+0xe8>
 80087b2:	1e69      	subs	r1, r5, #1
 80087b4:	6011      	str	r1, [r2, #0]
 80087b6:	e7f3      	b.n	80087a0 <_strtol_l.constprop.0+0xd4>
 80087b8:	2430      	movs	r4, #48	; 0x30
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d1b1      	bne.n	8008722 <_strtol_l.constprop.0+0x56>
 80087be:	2308      	movs	r3, #8
 80087c0:	e7af      	b.n	8008722 <_strtol_l.constprop.0+0x56>
 80087c2:	2c30      	cmp	r4, #48	; 0x30
 80087c4:	d0a5      	beq.n	8008712 <_strtol_l.constprop.0+0x46>
 80087c6:	230a      	movs	r3, #10
 80087c8:	e7ab      	b.n	8008722 <_strtol_l.constprop.0+0x56>
 80087ca:	bf00      	nop
 80087cc:	08009261 	.word	0x08009261

080087d0 <strtol>:
 80087d0:	4613      	mov	r3, r2
 80087d2:	460a      	mov	r2, r1
 80087d4:	4601      	mov	r1, r0
 80087d6:	4802      	ldr	r0, [pc, #8]	; (80087e0 <strtol+0x10>)
 80087d8:	6800      	ldr	r0, [r0, #0]
 80087da:	f7ff bf77 	b.w	80086cc <_strtol_l.constprop.0>
 80087de:	bf00      	nop
 80087e0:	20000070 	.word	0x20000070

080087e4 <__ssputs_r>:
 80087e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087e8:	688e      	ldr	r6, [r1, #8]
 80087ea:	429e      	cmp	r6, r3
 80087ec:	4682      	mov	sl, r0
 80087ee:	460c      	mov	r4, r1
 80087f0:	4690      	mov	r8, r2
 80087f2:	461f      	mov	r7, r3
 80087f4:	d838      	bhi.n	8008868 <__ssputs_r+0x84>
 80087f6:	898a      	ldrh	r2, [r1, #12]
 80087f8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80087fc:	d032      	beq.n	8008864 <__ssputs_r+0x80>
 80087fe:	6825      	ldr	r5, [r4, #0]
 8008800:	6909      	ldr	r1, [r1, #16]
 8008802:	eba5 0901 	sub.w	r9, r5, r1
 8008806:	6965      	ldr	r5, [r4, #20]
 8008808:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800880c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008810:	3301      	adds	r3, #1
 8008812:	444b      	add	r3, r9
 8008814:	106d      	asrs	r5, r5, #1
 8008816:	429d      	cmp	r5, r3
 8008818:	bf38      	it	cc
 800881a:	461d      	movcc	r5, r3
 800881c:	0553      	lsls	r3, r2, #21
 800881e:	d531      	bpl.n	8008884 <__ssputs_r+0xa0>
 8008820:	4629      	mov	r1, r5
 8008822:	f000 fb63 	bl	8008eec <_malloc_r>
 8008826:	4606      	mov	r6, r0
 8008828:	b950      	cbnz	r0, 8008840 <__ssputs_r+0x5c>
 800882a:	230c      	movs	r3, #12
 800882c:	f8ca 3000 	str.w	r3, [sl]
 8008830:	89a3      	ldrh	r3, [r4, #12]
 8008832:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008836:	81a3      	strh	r3, [r4, #12]
 8008838:	f04f 30ff 	mov.w	r0, #4294967295
 800883c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008840:	6921      	ldr	r1, [r4, #16]
 8008842:	464a      	mov	r2, r9
 8008844:	f000 fabe 	bl	8008dc4 <memcpy>
 8008848:	89a3      	ldrh	r3, [r4, #12]
 800884a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800884e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008852:	81a3      	strh	r3, [r4, #12]
 8008854:	6126      	str	r6, [r4, #16]
 8008856:	6165      	str	r5, [r4, #20]
 8008858:	444e      	add	r6, r9
 800885a:	eba5 0509 	sub.w	r5, r5, r9
 800885e:	6026      	str	r6, [r4, #0]
 8008860:	60a5      	str	r5, [r4, #8]
 8008862:	463e      	mov	r6, r7
 8008864:	42be      	cmp	r6, r7
 8008866:	d900      	bls.n	800886a <__ssputs_r+0x86>
 8008868:	463e      	mov	r6, r7
 800886a:	6820      	ldr	r0, [r4, #0]
 800886c:	4632      	mov	r2, r6
 800886e:	4641      	mov	r1, r8
 8008870:	f000 fab6 	bl	8008de0 <memmove>
 8008874:	68a3      	ldr	r3, [r4, #8]
 8008876:	1b9b      	subs	r3, r3, r6
 8008878:	60a3      	str	r3, [r4, #8]
 800887a:	6823      	ldr	r3, [r4, #0]
 800887c:	4433      	add	r3, r6
 800887e:	6023      	str	r3, [r4, #0]
 8008880:	2000      	movs	r0, #0
 8008882:	e7db      	b.n	800883c <__ssputs_r+0x58>
 8008884:	462a      	mov	r2, r5
 8008886:	f000 fba5 	bl	8008fd4 <_realloc_r>
 800888a:	4606      	mov	r6, r0
 800888c:	2800      	cmp	r0, #0
 800888e:	d1e1      	bne.n	8008854 <__ssputs_r+0x70>
 8008890:	6921      	ldr	r1, [r4, #16]
 8008892:	4650      	mov	r0, sl
 8008894:	f000 fabe 	bl	8008e14 <_free_r>
 8008898:	e7c7      	b.n	800882a <__ssputs_r+0x46>
	...

0800889c <_svfiprintf_r>:
 800889c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088a0:	4698      	mov	r8, r3
 80088a2:	898b      	ldrh	r3, [r1, #12]
 80088a4:	061b      	lsls	r3, r3, #24
 80088a6:	b09d      	sub	sp, #116	; 0x74
 80088a8:	4607      	mov	r7, r0
 80088aa:	460d      	mov	r5, r1
 80088ac:	4614      	mov	r4, r2
 80088ae:	d50e      	bpl.n	80088ce <_svfiprintf_r+0x32>
 80088b0:	690b      	ldr	r3, [r1, #16]
 80088b2:	b963      	cbnz	r3, 80088ce <_svfiprintf_r+0x32>
 80088b4:	2140      	movs	r1, #64	; 0x40
 80088b6:	f000 fb19 	bl	8008eec <_malloc_r>
 80088ba:	6028      	str	r0, [r5, #0]
 80088bc:	6128      	str	r0, [r5, #16]
 80088be:	b920      	cbnz	r0, 80088ca <_svfiprintf_r+0x2e>
 80088c0:	230c      	movs	r3, #12
 80088c2:	603b      	str	r3, [r7, #0]
 80088c4:	f04f 30ff 	mov.w	r0, #4294967295
 80088c8:	e0d1      	b.n	8008a6e <_svfiprintf_r+0x1d2>
 80088ca:	2340      	movs	r3, #64	; 0x40
 80088cc:	616b      	str	r3, [r5, #20]
 80088ce:	2300      	movs	r3, #0
 80088d0:	9309      	str	r3, [sp, #36]	; 0x24
 80088d2:	2320      	movs	r3, #32
 80088d4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80088d8:	f8cd 800c 	str.w	r8, [sp, #12]
 80088dc:	2330      	movs	r3, #48	; 0x30
 80088de:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008a88 <_svfiprintf_r+0x1ec>
 80088e2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80088e6:	f04f 0901 	mov.w	r9, #1
 80088ea:	4623      	mov	r3, r4
 80088ec:	469a      	mov	sl, r3
 80088ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80088f2:	b10a      	cbz	r2, 80088f8 <_svfiprintf_r+0x5c>
 80088f4:	2a25      	cmp	r2, #37	; 0x25
 80088f6:	d1f9      	bne.n	80088ec <_svfiprintf_r+0x50>
 80088f8:	ebba 0b04 	subs.w	fp, sl, r4
 80088fc:	d00b      	beq.n	8008916 <_svfiprintf_r+0x7a>
 80088fe:	465b      	mov	r3, fp
 8008900:	4622      	mov	r2, r4
 8008902:	4629      	mov	r1, r5
 8008904:	4638      	mov	r0, r7
 8008906:	f7ff ff6d 	bl	80087e4 <__ssputs_r>
 800890a:	3001      	adds	r0, #1
 800890c:	f000 80aa 	beq.w	8008a64 <_svfiprintf_r+0x1c8>
 8008910:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008912:	445a      	add	r2, fp
 8008914:	9209      	str	r2, [sp, #36]	; 0x24
 8008916:	f89a 3000 	ldrb.w	r3, [sl]
 800891a:	2b00      	cmp	r3, #0
 800891c:	f000 80a2 	beq.w	8008a64 <_svfiprintf_r+0x1c8>
 8008920:	2300      	movs	r3, #0
 8008922:	f04f 32ff 	mov.w	r2, #4294967295
 8008926:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800892a:	f10a 0a01 	add.w	sl, sl, #1
 800892e:	9304      	str	r3, [sp, #16]
 8008930:	9307      	str	r3, [sp, #28]
 8008932:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008936:	931a      	str	r3, [sp, #104]	; 0x68
 8008938:	4654      	mov	r4, sl
 800893a:	2205      	movs	r2, #5
 800893c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008940:	4851      	ldr	r0, [pc, #324]	; (8008a88 <_svfiprintf_r+0x1ec>)
 8008942:	f7f7 fc5d 	bl	8000200 <memchr>
 8008946:	9a04      	ldr	r2, [sp, #16]
 8008948:	b9d8      	cbnz	r0, 8008982 <_svfiprintf_r+0xe6>
 800894a:	06d0      	lsls	r0, r2, #27
 800894c:	bf44      	itt	mi
 800894e:	2320      	movmi	r3, #32
 8008950:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008954:	0711      	lsls	r1, r2, #28
 8008956:	bf44      	itt	mi
 8008958:	232b      	movmi	r3, #43	; 0x2b
 800895a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800895e:	f89a 3000 	ldrb.w	r3, [sl]
 8008962:	2b2a      	cmp	r3, #42	; 0x2a
 8008964:	d015      	beq.n	8008992 <_svfiprintf_r+0xf6>
 8008966:	9a07      	ldr	r2, [sp, #28]
 8008968:	4654      	mov	r4, sl
 800896a:	2000      	movs	r0, #0
 800896c:	f04f 0c0a 	mov.w	ip, #10
 8008970:	4621      	mov	r1, r4
 8008972:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008976:	3b30      	subs	r3, #48	; 0x30
 8008978:	2b09      	cmp	r3, #9
 800897a:	d94e      	bls.n	8008a1a <_svfiprintf_r+0x17e>
 800897c:	b1b0      	cbz	r0, 80089ac <_svfiprintf_r+0x110>
 800897e:	9207      	str	r2, [sp, #28]
 8008980:	e014      	b.n	80089ac <_svfiprintf_r+0x110>
 8008982:	eba0 0308 	sub.w	r3, r0, r8
 8008986:	fa09 f303 	lsl.w	r3, r9, r3
 800898a:	4313      	orrs	r3, r2
 800898c:	9304      	str	r3, [sp, #16]
 800898e:	46a2      	mov	sl, r4
 8008990:	e7d2      	b.n	8008938 <_svfiprintf_r+0x9c>
 8008992:	9b03      	ldr	r3, [sp, #12]
 8008994:	1d19      	adds	r1, r3, #4
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	9103      	str	r1, [sp, #12]
 800899a:	2b00      	cmp	r3, #0
 800899c:	bfbb      	ittet	lt
 800899e:	425b      	neglt	r3, r3
 80089a0:	f042 0202 	orrlt.w	r2, r2, #2
 80089a4:	9307      	strge	r3, [sp, #28]
 80089a6:	9307      	strlt	r3, [sp, #28]
 80089a8:	bfb8      	it	lt
 80089aa:	9204      	strlt	r2, [sp, #16]
 80089ac:	7823      	ldrb	r3, [r4, #0]
 80089ae:	2b2e      	cmp	r3, #46	; 0x2e
 80089b0:	d10c      	bne.n	80089cc <_svfiprintf_r+0x130>
 80089b2:	7863      	ldrb	r3, [r4, #1]
 80089b4:	2b2a      	cmp	r3, #42	; 0x2a
 80089b6:	d135      	bne.n	8008a24 <_svfiprintf_r+0x188>
 80089b8:	9b03      	ldr	r3, [sp, #12]
 80089ba:	1d1a      	adds	r2, r3, #4
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	9203      	str	r2, [sp, #12]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	bfb8      	it	lt
 80089c4:	f04f 33ff 	movlt.w	r3, #4294967295
 80089c8:	3402      	adds	r4, #2
 80089ca:	9305      	str	r3, [sp, #20]
 80089cc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008a98 <_svfiprintf_r+0x1fc>
 80089d0:	7821      	ldrb	r1, [r4, #0]
 80089d2:	2203      	movs	r2, #3
 80089d4:	4650      	mov	r0, sl
 80089d6:	f7f7 fc13 	bl	8000200 <memchr>
 80089da:	b140      	cbz	r0, 80089ee <_svfiprintf_r+0x152>
 80089dc:	2340      	movs	r3, #64	; 0x40
 80089de:	eba0 000a 	sub.w	r0, r0, sl
 80089e2:	fa03 f000 	lsl.w	r0, r3, r0
 80089e6:	9b04      	ldr	r3, [sp, #16]
 80089e8:	4303      	orrs	r3, r0
 80089ea:	3401      	adds	r4, #1
 80089ec:	9304      	str	r3, [sp, #16]
 80089ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089f2:	4826      	ldr	r0, [pc, #152]	; (8008a8c <_svfiprintf_r+0x1f0>)
 80089f4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80089f8:	2206      	movs	r2, #6
 80089fa:	f7f7 fc01 	bl	8000200 <memchr>
 80089fe:	2800      	cmp	r0, #0
 8008a00:	d038      	beq.n	8008a74 <_svfiprintf_r+0x1d8>
 8008a02:	4b23      	ldr	r3, [pc, #140]	; (8008a90 <_svfiprintf_r+0x1f4>)
 8008a04:	bb1b      	cbnz	r3, 8008a4e <_svfiprintf_r+0x1b2>
 8008a06:	9b03      	ldr	r3, [sp, #12]
 8008a08:	3307      	adds	r3, #7
 8008a0a:	f023 0307 	bic.w	r3, r3, #7
 8008a0e:	3308      	adds	r3, #8
 8008a10:	9303      	str	r3, [sp, #12]
 8008a12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a14:	4433      	add	r3, r6
 8008a16:	9309      	str	r3, [sp, #36]	; 0x24
 8008a18:	e767      	b.n	80088ea <_svfiprintf_r+0x4e>
 8008a1a:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a1e:	460c      	mov	r4, r1
 8008a20:	2001      	movs	r0, #1
 8008a22:	e7a5      	b.n	8008970 <_svfiprintf_r+0xd4>
 8008a24:	2300      	movs	r3, #0
 8008a26:	3401      	adds	r4, #1
 8008a28:	9305      	str	r3, [sp, #20]
 8008a2a:	4619      	mov	r1, r3
 8008a2c:	f04f 0c0a 	mov.w	ip, #10
 8008a30:	4620      	mov	r0, r4
 8008a32:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a36:	3a30      	subs	r2, #48	; 0x30
 8008a38:	2a09      	cmp	r2, #9
 8008a3a:	d903      	bls.n	8008a44 <_svfiprintf_r+0x1a8>
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d0c5      	beq.n	80089cc <_svfiprintf_r+0x130>
 8008a40:	9105      	str	r1, [sp, #20]
 8008a42:	e7c3      	b.n	80089cc <_svfiprintf_r+0x130>
 8008a44:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a48:	4604      	mov	r4, r0
 8008a4a:	2301      	movs	r3, #1
 8008a4c:	e7f0      	b.n	8008a30 <_svfiprintf_r+0x194>
 8008a4e:	ab03      	add	r3, sp, #12
 8008a50:	9300      	str	r3, [sp, #0]
 8008a52:	462a      	mov	r2, r5
 8008a54:	4b0f      	ldr	r3, [pc, #60]	; (8008a94 <_svfiprintf_r+0x1f8>)
 8008a56:	a904      	add	r1, sp, #16
 8008a58:	4638      	mov	r0, r7
 8008a5a:	f3af 8000 	nop.w
 8008a5e:	1c42      	adds	r2, r0, #1
 8008a60:	4606      	mov	r6, r0
 8008a62:	d1d6      	bne.n	8008a12 <_svfiprintf_r+0x176>
 8008a64:	89ab      	ldrh	r3, [r5, #12]
 8008a66:	065b      	lsls	r3, r3, #25
 8008a68:	f53f af2c 	bmi.w	80088c4 <_svfiprintf_r+0x28>
 8008a6c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a6e:	b01d      	add	sp, #116	; 0x74
 8008a70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a74:	ab03      	add	r3, sp, #12
 8008a76:	9300      	str	r3, [sp, #0]
 8008a78:	462a      	mov	r2, r5
 8008a7a:	4b06      	ldr	r3, [pc, #24]	; (8008a94 <_svfiprintf_r+0x1f8>)
 8008a7c:	a904      	add	r1, sp, #16
 8008a7e:	4638      	mov	r0, r7
 8008a80:	f000 f87a 	bl	8008b78 <_printf_i>
 8008a84:	e7eb      	b.n	8008a5e <_svfiprintf_r+0x1c2>
 8008a86:	bf00      	nop
 8008a88:	08009361 	.word	0x08009361
 8008a8c:	0800936b 	.word	0x0800936b
 8008a90:	00000000 	.word	0x00000000
 8008a94:	080087e5 	.word	0x080087e5
 8008a98:	08009367 	.word	0x08009367

08008a9c <_printf_common>:
 8008a9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008aa0:	4616      	mov	r6, r2
 8008aa2:	4699      	mov	r9, r3
 8008aa4:	688a      	ldr	r2, [r1, #8]
 8008aa6:	690b      	ldr	r3, [r1, #16]
 8008aa8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008aac:	4293      	cmp	r3, r2
 8008aae:	bfb8      	it	lt
 8008ab0:	4613      	movlt	r3, r2
 8008ab2:	6033      	str	r3, [r6, #0]
 8008ab4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008ab8:	4607      	mov	r7, r0
 8008aba:	460c      	mov	r4, r1
 8008abc:	b10a      	cbz	r2, 8008ac2 <_printf_common+0x26>
 8008abe:	3301      	adds	r3, #1
 8008ac0:	6033      	str	r3, [r6, #0]
 8008ac2:	6823      	ldr	r3, [r4, #0]
 8008ac4:	0699      	lsls	r1, r3, #26
 8008ac6:	bf42      	ittt	mi
 8008ac8:	6833      	ldrmi	r3, [r6, #0]
 8008aca:	3302      	addmi	r3, #2
 8008acc:	6033      	strmi	r3, [r6, #0]
 8008ace:	6825      	ldr	r5, [r4, #0]
 8008ad0:	f015 0506 	ands.w	r5, r5, #6
 8008ad4:	d106      	bne.n	8008ae4 <_printf_common+0x48>
 8008ad6:	f104 0a19 	add.w	sl, r4, #25
 8008ada:	68e3      	ldr	r3, [r4, #12]
 8008adc:	6832      	ldr	r2, [r6, #0]
 8008ade:	1a9b      	subs	r3, r3, r2
 8008ae0:	42ab      	cmp	r3, r5
 8008ae2:	dc26      	bgt.n	8008b32 <_printf_common+0x96>
 8008ae4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008ae8:	1e13      	subs	r3, r2, #0
 8008aea:	6822      	ldr	r2, [r4, #0]
 8008aec:	bf18      	it	ne
 8008aee:	2301      	movne	r3, #1
 8008af0:	0692      	lsls	r2, r2, #26
 8008af2:	d42b      	bmi.n	8008b4c <_printf_common+0xb0>
 8008af4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008af8:	4649      	mov	r1, r9
 8008afa:	4638      	mov	r0, r7
 8008afc:	47c0      	blx	r8
 8008afe:	3001      	adds	r0, #1
 8008b00:	d01e      	beq.n	8008b40 <_printf_common+0xa4>
 8008b02:	6823      	ldr	r3, [r4, #0]
 8008b04:	68e5      	ldr	r5, [r4, #12]
 8008b06:	6832      	ldr	r2, [r6, #0]
 8008b08:	f003 0306 	and.w	r3, r3, #6
 8008b0c:	2b04      	cmp	r3, #4
 8008b0e:	bf08      	it	eq
 8008b10:	1aad      	subeq	r5, r5, r2
 8008b12:	68a3      	ldr	r3, [r4, #8]
 8008b14:	6922      	ldr	r2, [r4, #16]
 8008b16:	bf0c      	ite	eq
 8008b18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008b1c:	2500      	movne	r5, #0
 8008b1e:	4293      	cmp	r3, r2
 8008b20:	bfc4      	itt	gt
 8008b22:	1a9b      	subgt	r3, r3, r2
 8008b24:	18ed      	addgt	r5, r5, r3
 8008b26:	2600      	movs	r6, #0
 8008b28:	341a      	adds	r4, #26
 8008b2a:	42b5      	cmp	r5, r6
 8008b2c:	d11a      	bne.n	8008b64 <_printf_common+0xc8>
 8008b2e:	2000      	movs	r0, #0
 8008b30:	e008      	b.n	8008b44 <_printf_common+0xa8>
 8008b32:	2301      	movs	r3, #1
 8008b34:	4652      	mov	r2, sl
 8008b36:	4649      	mov	r1, r9
 8008b38:	4638      	mov	r0, r7
 8008b3a:	47c0      	blx	r8
 8008b3c:	3001      	adds	r0, #1
 8008b3e:	d103      	bne.n	8008b48 <_printf_common+0xac>
 8008b40:	f04f 30ff 	mov.w	r0, #4294967295
 8008b44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b48:	3501      	adds	r5, #1
 8008b4a:	e7c6      	b.n	8008ada <_printf_common+0x3e>
 8008b4c:	18e1      	adds	r1, r4, r3
 8008b4e:	1c5a      	adds	r2, r3, #1
 8008b50:	2030      	movs	r0, #48	; 0x30
 8008b52:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008b56:	4422      	add	r2, r4
 8008b58:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008b5c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008b60:	3302      	adds	r3, #2
 8008b62:	e7c7      	b.n	8008af4 <_printf_common+0x58>
 8008b64:	2301      	movs	r3, #1
 8008b66:	4622      	mov	r2, r4
 8008b68:	4649      	mov	r1, r9
 8008b6a:	4638      	mov	r0, r7
 8008b6c:	47c0      	blx	r8
 8008b6e:	3001      	adds	r0, #1
 8008b70:	d0e6      	beq.n	8008b40 <_printf_common+0xa4>
 8008b72:	3601      	adds	r6, #1
 8008b74:	e7d9      	b.n	8008b2a <_printf_common+0x8e>
	...

08008b78 <_printf_i>:
 8008b78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008b7c:	7e0f      	ldrb	r7, [r1, #24]
 8008b7e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008b80:	2f78      	cmp	r7, #120	; 0x78
 8008b82:	4691      	mov	r9, r2
 8008b84:	4680      	mov	r8, r0
 8008b86:	460c      	mov	r4, r1
 8008b88:	469a      	mov	sl, r3
 8008b8a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008b8e:	d807      	bhi.n	8008ba0 <_printf_i+0x28>
 8008b90:	2f62      	cmp	r7, #98	; 0x62
 8008b92:	d80a      	bhi.n	8008baa <_printf_i+0x32>
 8008b94:	2f00      	cmp	r7, #0
 8008b96:	f000 80d8 	beq.w	8008d4a <_printf_i+0x1d2>
 8008b9a:	2f58      	cmp	r7, #88	; 0x58
 8008b9c:	f000 80a3 	beq.w	8008ce6 <_printf_i+0x16e>
 8008ba0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008ba4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008ba8:	e03a      	b.n	8008c20 <_printf_i+0xa8>
 8008baa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008bae:	2b15      	cmp	r3, #21
 8008bb0:	d8f6      	bhi.n	8008ba0 <_printf_i+0x28>
 8008bb2:	a101      	add	r1, pc, #4	; (adr r1, 8008bb8 <_printf_i+0x40>)
 8008bb4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008bb8:	08008c11 	.word	0x08008c11
 8008bbc:	08008c25 	.word	0x08008c25
 8008bc0:	08008ba1 	.word	0x08008ba1
 8008bc4:	08008ba1 	.word	0x08008ba1
 8008bc8:	08008ba1 	.word	0x08008ba1
 8008bcc:	08008ba1 	.word	0x08008ba1
 8008bd0:	08008c25 	.word	0x08008c25
 8008bd4:	08008ba1 	.word	0x08008ba1
 8008bd8:	08008ba1 	.word	0x08008ba1
 8008bdc:	08008ba1 	.word	0x08008ba1
 8008be0:	08008ba1 	.word	0x08008ba1
 8008be4:	08008d31 	.word	0x08008d31
 8008be8:	08008c55 	.word	0x08008c55
 8008bec:	08008d13 	.word	0x08008d13
 8008bf0:	08008ba1 	.word	0x08008ba1
 8008bf4:	08008ba1 	.word	0x08008ba1
 8008bf8:	08008d53 	.word	0x08008d53
 8008bfc:	08008ba1 	.word	0x08008ba1
 8008c00:	08008c55 	.word	0x08008c55
 8008c04:	08008ba1 	.word	0x08008ba1
 8008c08:	08008ba1 	.word	0x08008ba1
 8008c0c:	08008d1b 	.word	0x08008d1b
 8008c10:	682b      	ldr	r3, [r5, #0]
 8008c12:	1d1a      	adds	r2, r3, #4
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	602a      	str	r2, [r5, #0]
 8008c18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008c1c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008c20:	2301      	movs	r3, #1
 8008c22:	e0a3      	b.n	8008d6c <_printf_i+0x1f4>
 8008c24:	6820      	ldr	r0, [r4, #0]
 8008c26:	6829      	ldr	r1, [r5, #0]
 8008c28:	0606      	lsls	r6, r0, #24
 8008c2a:	f101 0304 	add.w	r3, r1, #4
 8008c2e:	d50a      	bpl.n	8008c46 <_printf_i+0xce>
 8008c30:	680e      	ldr	r6, [r1, #0]
 8008c32:	602b      	str	r3, [r5, #0]
 8008c34:	2e00      	cmp	r6, #0
 8008c36:	da03      	bge.n	8008c40 <_printf_i+0xc8>
 8008c38:	232d      	movs	r3, #45	; 0x2d
 8008c3a:	4276      	negs	r6, r6
 8008c3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008c40:	485e      	ldr	r0, [pc, #376]	; (8008dbc <_printf_i+0x244>)
 8008c42:	230a      	movs	r3, #10
 8008c44:	e019      	b.n	8008c7a <_printf_i+0x102>
 8008c46:	680e      	ldr	r6, [r1, #0]
 8008c48:	602b      	str	r3, [r5, #0]
 8008c4a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008c4e:	bf18      	it	ne
 8008c50:	b236      	sxthne	r6, r6
 8008c52:	e7ef      	b.n	8008c34 <_printf_i+0xbc>
 8008c54:	682b      	ldr	r3, [r5, #0]
 8008c56:	6820      	ldr	r0, [r4, #0]
 8008c58:	1d19      	adds	r1, r3, #4
 8008c5a:	6029      	str	r1, [r5, #0]
 8008c5c:	0601      	lsls	r1, r0, #24
 8008c5e:	d501      	bpl.n	8008c64 <_printf_i+0xec>
 8008c60:	681e      	ldr	r6, [r3, #0]
 8008c62:	e002      	b.n	8008c6a <_printf_i+0xf2>
 8008c64:	0646      	lsls	r6, r0, #25
 8008c66:	d5fb      	bpl.n	8008c60 <_printf_i+0xe8>
 8008c68:	881e      	ldrh	r6, [r3, #0]
 8008c6a:	4854      	ldr	r0, [pc, #336]	; (8008dbc <_printf_i+0x244>)
 8008c6c:	2f6f      	cmp	r7, #111	; 0x6f
 8008c6e:	bf0c      	ite	eq
 8008c70:	2308      	moveq	r3, #8
 8008c72:	230a      	movne	r3, #10
 8008c74:	2100      	movs	r1, #0
 8008c76:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008c7a:	6865      	ldr	r5, [r4, #4]
 8008c7c:	60a5      	str	r5, [r4, #8]
 8008c7e:	2d00      	cmp	r5, #0
 8008c80:	bfa2      	ittt	ge
 8008c82:	6821      	ldrge	r1, [r4, #0]
 8008c84:	f021 0104 	bicge.w	r1, r1, #4
 8008c88:	6021      	strge	r1, [r4, #0]
 8008c8a:	b90e      	cbnz	r6, 8008c90 <_printf_i+0x118>
 8008c8c:	2d00      	cmp	r5, #0
 8008c8e:	d04d      	beq.n	8008d2c <_printf_i+0x1b4>
 8008c90:	4615      	mov	r5, r2
 8008c92:	fbb6 f1f3 	udiv	r1, r6, r3
 8008c96:	fb03 6711 	mls	r7, r3, r1, r6
 8008c9a:	5dc7      	ldrb	r7, [r0, r7]
 8008c9c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008ca0:	4637      	mov	r7, r6
 8008ca2:	42bb      	cmp	r3, r7
 8008ca4:	460e      	mov	r6, r1
 8008ca6:	d9f4      	bls.n	8008c92 <_printf_i+0x11a>
 8008ca8:	2b08      	cmp	r3, #8
 8008caa:	d10b      	bne.n	8008cc4 <_printf_i+0x14c>
 8008cac:	6823      	ldr	r3, [r4, #0]
 8008cae:	07de      	lsls	r6, r3, #31
 8008cb0:	d508      	bpl.n	8008cc4 <_printf_i+0x14c>
 8008cb2:	6923      	ldr	r3, [r4, #16]
 8008cb4:	6861      	ldr	r1, [r4, #4]
 8008cb6:	4299      	cmp	r1, r3
 8008cb8:	bfde      	ittt	le
 8008cba:	2330      	movle	r3, #48	; 0x30
 8008cbc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008cc0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008cc4:	1b52      	subs	r2, r2, r5
 8008cc6:	6122      	str	r2, [r4, #16]
 8008cc8:	f8cd a000 	str.w	sl, [sp]
 8008ccc:	464b      	mov	r3, r9
 8008cce:	aa03      	add	r2, sp, #12
 8008cd0:	4621      	mov	r1, r4
 8008cd2:	4640      	mov	r0, r8
 8008cd4:	f7ff fee2 	bl	8008a9c <_printf_common>
 8008cd8:	3001      	adds	r0, #1
 8008cda:	d14c      	bne.n	8008d76 <_printf_i+0x1fe>
 8008cdc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ce0:	b004      	add	sp, #16
 8008ce2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ce6:	4835      	ldr	r0, [pc, #212]	; (8008dbc <_printf_i+0x244>)
 8008ce8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008cec:	6829      	ldr	r1, [r5, #0]
 8008cee:	6823      	ldr	r3, [r4, #0]
 8008cf0:	f851 6b04 	ldr.w	r6, [r1], #4
 8008cf4:	6029      	str	r1, [r5, #0]
 8008cf6:	061d      	lsls	r5, r3, #24
 8008cf8:	d514      	bpl.n	8008d24 <_printf_i+0x1ac>
 8008cfa:	07df      	lsls	r7, r3, #31
 8008cfc:	bf44      	itt	mi
 8008cfe:	f043 0320 	orrmi.w	r3, r3, #32
 8008d02:	6023      	strmi	r3, [r4, #0]
 8008d04:	b91e      	cbnz	r6, 8008d0e <_printf_i+0x196>
 8008d06:	6823      	ldr	r3, [r4, #0]
 8008d08:	f023 0320 	bic.w	r3, r3, #32
 8008d0c:	6023      	str	r3, [r4, #0]
 8008d0e:	2310      	movs	r3, #16
 8008d10:	e7b0      	b.n	8008c74 <_printf_i+0xfc>
 8008d12:	6823      	ldr	r3, [r4, #0]
 8008d14:	f043 0320 	orr.w	r3, r3, #32
 8008d18:	6023      	str	r3, [r4, #0]
 8008d1a:	2378      	movs	r3, #120	; 0x78
 8008d1c:	4828      	ldr	r0, [pc, #160]	; (8008dc0 <_printf_i+0x248>)
 8008d1e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008d22:	e7e3      	b.n	8008cec <_printf_i+0x174>
 8008d24:	0659      	lsls	r1, r3, #25
 8008d26:	bf48      	it	mi
 8008d28:	b2b6      	uxthmi	r6, r6
 8008d2a:	e7e6      	b.n	8008cfa <_printf_i+0x182>
 8008d2c:	4615      	mov	r5, r2
 8008d2e:	e7bb      	b.n	8008ca8 <_printf_i+0x130>
 8008d30:	682b      	ldr	r3, [r5, #0]
 8008d32:	6826      	ldr	r6, [r4, #0]
 8008d34:	6961      	ldr	r1, [r4, #20]
 8008d36:	1d18      	adds	r0, r3, #4
 8008d38:	6028      	str	r0, [r5, #0]
 8008d3a:	0635      	lsls	r5, r6, #24
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	d501      	bpl.n	8008d44 <_printf_i+0x1cc>
 8008d40:	6019      	str	r1, [r3, #0]
 8008d42:	e002      	b.n	8008d4a <_printf_i+0x1d2>
 8008d44:	0670      	lsls	r0, r6, #25
 8008d46:	d5fb      	bpl.n	8008d40 <_printf_i+0x1c8>
 8008d48:	8019      	strh	r1, [r3, #0]
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	6123      	str	r3, [r4, #16]
 8008d4e:	4615      	mov	r5, r2
 8008d50:	e7ba      	b.n	8008cc8 <_printf_i+0x150>
 8008d52:	682b      	ldr	r3, [r5, #0]
 8008d54:	1d1a      	adds	r2, r3, #4
 8008d56:	602a      	str	r2, [r5, #0]
 8008d58:	681d      	ldr	r5, [r3, #0]
 8008d5a:	6862      	ldr	r2, [r4, #4]
 8008d5c:	2100      	movs	r1, #0
 8008d5e:	4628      	mov	r0, r5
 8008d60:	f7f7 fa4e 	bl	8000200 <memchr>
 8008d64:	b108      	cbz	r0, 8008d6a <_printf_i+0x1f2>
 8008d66:	1b40      	subs	r0, r0, r5
 8008d68:	6060      	str	r0, [r4, #4]
 8008d6a:	6863      	ldr	r3, [r4, #4]
 8008d6c:	6123      	str	r3, [r4, #16]
 8008d6e:	2300      	movs	r3, #0
 8008d70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d74:	e7a8      	b.n	8008cc8 <_printf_i+0x150>
 8008d76:	6923      	ldr	r3, [r4, #16]
 8008d78:	462a      	mov	r2, r5
 8008d7a:	4649      	mov	r1, r9
 8008d7c:	4640      	mov	r0, r8
 8008d7e:	47d0      	blx	sl
 8008d80:	3001      	adds	r0, #1
 8008d82:	d0ab      	beq.n	8008cdc <_printf_i+0x164>
 8008d84:	6823      	ldr	r3, [r4, #0]
 8008d86:	079b      	lsls	r3, r3, #30
 8008d88:	d413      	bmi.n	8008db2 <_printf_i+0x23a>
 8008d8a:	68e0      	ldr	r0, [r4, #12]
 8008d8c:	9b03      	ldr	r3, [sp, #12]
 8008d8e:	4298      	cmp	r0, r3
 8008d90:	bfb8      	it	lt
 8008d92:	4618      	movlt	r0, r3
 8008d94:	e7a4      	b.n	8008ce0 <_printf_i+0x168>
 8008d96:	2301      	movs	r3, #1
 8008d98:	4632      	mov	r2, r6
 8008d9a:	4649      	mov	r1, r9
 8008d9c:	4640      	mov	r0, r8
 8008d9e:	47d0      	blx	sl
 8008da0:	3001      	adds	r0, #1
 8008da2:	d09b      	beq.n	8008cdc <_printf_i+0x164>
 8008da4:	3501      	adds	r5, #1
 8008da6:	68e3      	ldr	r3, [r4, #12]
 8008da8:	9903      	ldr	r1, [sp, #12]
 8008daa:	1a5b      	subs	r3, r3, r1
 8008dac:	42ab      	cmp	r3, r5
 8008dae:	dcf2      	bgt.n	8008d96 <_printf_i+0x21e>
 8008db0:	e7eb      	b.n	8008d8a <_printf_i+0x212>
 8008db2:	2500      	movs	r5, #0
 8008db4:	f104 0619 	add.w	r6, r4, #25
 8008db8:	e7f5      	b.n	8008da6 <_printf_i+0x22e>
 8008dba:	bf00      	nop
 8008dbc:	08009372 	.word	0x08009372
 8008dc0:	08009383 	.word	0x08009383

08008dc4 <memcpy>:
 8008dc4:	440a      	add	r2, r1
 8008dc6:	4291      	cmp	r1, r2
 8008dc8:	f100 33ff 	add.w	r3, r0, #4294967295
 8008dcc:	d100      	bne.n	8008dd0 <memcpy+0xc>
 8008dce:	4770      	bx	lr
 8008dd0:	b510      	push	{r4, lr}
 8008dd2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008dd6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008dda:	4291      	cmp	r1, r2
 8008ddc:	d1f9      	bne.n	8008dd2 <memcpy+0xe>
 8008dde:	bd10      	pop	{r4, pc}

08008de0 <memmove>:
 8008de0:	4288      	cmp	r0, r1
 8008de2:	b510      	push	{r4, lr}
 8008de4:	eb01 0402 	add.w	r4, r1, r2
 8008de8:	d902      	bls.n	8008df0 <memmove+0x10>
 8008dea:	4284      	cmp	r4, r0
 8008dec:	4623      	mov	r3, r4
 8008dee:	d807      	bhi.n	8008e00 <memmove+0x20>
 8008df0:	1e43      	subs	r3, r0, #1
 8008df2:	42a1      	cmp	r1, r4
 8008df4:	d008      	beq.n	8008e08 <memmove+0x28>
 8008df6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008dfa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008dfe:	e7f8      	b.n	8008df2 <memmove+0x12>
 8008e00:	4402      	add	r2, r0
 8008e02:	4601      	mov	r1, r0
 8008e04:	428a      	cmp	r2, r1
 8008e06:	d100      	bne.n	8008e0a <memmove+0x2a>
 8008e08:	bd10      	pop	{r4, pc}
 8008e0a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008e0e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008e12:	e7f7      	b.n	8008e04 <memmove+0x24>

08008e14 <_free_r>:
 8008e14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008e16:	2900      	cmp	r1, #0
 8008e18:	d044      	beq.n	8008ea4 <_free_r+0x90>
 8008e1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e1e:	9001      	str	r0, [sp, #4]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	f1a1 0404 	sub.w	r4, r1, #4
 8008e26:	bfb8      	it	lt
 8008e28:	18e4      	addlt	r4, r4, r3
 8008e2a:	f000 f913 	bl	8009054 <__malloc_lock>
 8008e2e:	4a1e      	ldr	r2, [pc, #120]	; (8008ea8 <_free_r+0x94>)
 8008e30:	9801      	ldr	r0, [sp, #4]
 8008e32:	6813      	ldr	r3, [r2, #0]
 8008e34:	b933      	cbnz	r3, 8008e44 <_free_r+0x30>
 8008e36:	6063      	str	r3, [r4, #4]
 8008e38:	6014      	str	r4, [r2, #0]
 8008e3a:	b003      	add	sp, #12
 8008e3c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008e40:	f000 b90e 	b.w	8009060 <__malloc_unlock>
 8008e44:	42a3      	cmp	r3, r4
 8008e46:	d908      	bls.n	8008e5a <_free_r+0x46>
 8008e48:	6825      	ldr	r5, [r4, #0]
 8008e4a:	1961      	adds	r1, r4, r5
 8008e4c:	428b      	cmp	r3, r1
 8008e4e:	bf01      	itttt	eq
 8008e50:	6819      	ldreq	r1, [r3, #0]
 8008e52:	685b      	ldreq	r3, [r3, #4]
 8008e54:	1949      	addeq	r1, r1, r5
 8008e56:	6021      	streq	r1, [r4, #0]
 8008e58:	e7ed      	b.n	8008e36 <_free_r+0x22>
 8008e5a:	461a      	mov	r2, r3
 8008e5c:	685b      	ldr	r3, [r3, #4]
 8008e5e:	b10b      	cbz	r3, 8008e64 <_free_r+0x50>
 8008e60:	42a3      	cmp	r3, r4
 8008e62:	d9fa      	bls.n	8008e5a <_free_r+0x46>
 8008e64:	6811      	ldr	r1, [r2, #0]
 8008e66:	1855      	adds	r5, r2, r1
 8008e68:	42a5      	cmp	r5, r4
 8008e6a:	d10b      	bne.n	8008e84 <_free_r+0x70>
 8008e6c:	6824      	ldr	r4, [r4, #0]
 8008e6e:	4421      	add	r1, r4
 8008e70:	1854      	adds	r4, r2, r1
 8008e72:	42a3      	cmp	r3, r4
 8008e74:	6011      	str	r1, [r2, #0]
 8008e76:	d1e0      	bne.n	8008e3a <_free_r+0x26>
 8008e78:	681c      	ldr	r4, [r3, #0]
 8008e7a:	685b      	ldr	r3, [r3, #4]
 8008e7c:	6053      	str	r3, [r2, #4]
 8008e7e:	4421      	add	r1, r4
 8008e80:	6011      	str	r1, [r2, #0]
 8008e82:	e7da      	b.n	8008e3a <_free_r+0x26>
 8008e84:	d902      	bls.n	8008e8c <_free_r+0x78>
 8008e86:	230c      	movs	r3, #12
 8008e88:	6003      	str	r3, [r0, #0]
 8008e8a:	e7d6      	b.n	8008e3a <_free_r+0x26>
 8008e8c:	6825      	ldr	r5, [r4, #0]
 8008e8e:	1961      	adds	r1, r4, r5
 8008e90:	428b      	cmp	r3, r1
 8008e92:	bf04      	itt	eq
 8008e94:	6819      	ldreq	r1, [r3, #0]
 8008e96:	685b      	ldreq	r3, [r3, #4]
 8008e98:	6063      	str	r3, [r4, #4]
 8008e9a:	bf04      	itt	eq
 8008e9c:	1949      	addeq	r1, r1, r5
 8008e9e:	6021      	streq	r1, [r4, #0]
 8008ea0:	6054      	str	r4, [r2, #4]
 8008ea2:	e7ca      	b.n	8008e3a <_free_r+0x26>
 8008ea4:	b003      	add	sp, #12
 8008ea6:	bd30      	pop	{r4, r5, pc}
 8008ea8:	20002354 	.word	0x20002354

08008eac <sbrk_aligned>:
 8008eac:	b570      	push	{r4, r5, r6, lr}
 8008eae:	4e0e      	ldr	r6, [pc, #56]	; (8008ee8 <sbrk_aligned+0x3c>)
 8008eb0:	460c      	mov	r4, r1
 8008eb2:	6831      	ldr	r1, [r6, #0]
 8008eb4:	4605      	mov	r5, r0
 8008eb6:	b911      	cbnz	r1, 8008ebe <sbrk_aligned+0x12>
 8008eb8:	f000 f8bc 	bl	8009034 <_sbrk_r>
 8008ebc:	6030      	str	r0, [r6, #0]
 8008ebe:	4621      	mov	r1, r4
 8008ec0:	4628      	mov	r0, r5
 8008ec2:	f000 f8b7 	bl	8009034 <_sbrk_r>
 8008ec6:	1c43      	adds	r3, r0, #1
 8008ec8:	d00a      	beq.n	8008ee0 <sbrk_aligned+0x34>
 8008eca:	1cc4      	adds	r4, r0, #3
 8008ecc:	f024 0403 	bic.w	r4, r4, #3
 8008ed0:	42a0      	cmp	r0, r4
 8008ed2:	d007      	beq.n	8008ee4 <sbrk_aligned+0x38>
 8008ed4:	1a21      	subs	r1, r4, r0
 8008ed6:	4628      	mov	r0, r5
 8008ed8:	f000 f8ac 	bl	8009034 <_sbrk_r>
 8008edc:	3001      	adds	r0, #1
 8008ede:	d101      	bne.n	8008ee4 <sbrk_aligned+0x38>
 8008ee0:	f04f 34ff 	mov.w	r4, #4294967295
 8008ee4:	4620      	mov	r0, r4
 8008ee6:	bd70      	pop	{r4, r5, r6, pc}
 8008ee8:	20002358 	.word	0x20002358

08008eec <_malloc_r>:
 8008eec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ef0:	1ccd      	adds	r5, r1, #3
 8008ef2:	f025 0503 	bic.w	r5, r5, #3
 8008ef6:	3508      	adds	r5, #8
 8008ef8:	2d0c      	cmp	r5, #12
 8008efa:	bf38      	it	cc
 8008efc:	250c      	movcc	r5, #12
 8008efe:	2d00      	cmp	r5, #0
 8008f00:	4607      	mov	r7, r0
 8008f02:	db01      	blt.n	8008f08 <_malloc_r+0x1c>
 8008f04:	42a9      	cmp	r1, r5
 8008f06:	d905      	bls.n	8008f14 <_malloc_r+0x28>
 8008f08:	230c      	movs	r3, #12
 8008f0a:	603b      	str	r3, [r7, #0]
 8008f0c:	2600      	movs	r6, #0
 8008f0e:	4630      	mov	r0, r6
 8008f10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f14:	4e2e      	ldr	r6, [pc, #184]	; (8008fd0 <_malloc_r+0xe4>)
 8008f16:	f000 f89d 	bl	8009054 <__malloc_lock>
 8008f1a:	6833      	ldr	r3, [r6, #0]
 8008f1c:	461c      	mov	r4, r3
 8008f1e:	bb34      	cbnz	r4, 8008f6e <_malloc_r+0x82>
 8008f20:	4629      	mov	r1, r5
 8008f22:	4638      	mov	r0, r7
 8008f24:	f7ff ffc2 	bl	8008eac <sbrk_aligned>
 8008f28:	1c43      	adds	r3, r0, #1
 8008f2a:	4604      	mov	r4, r0
 8008f2c:	d14d      	bne.n	8008fca <_malloc_r+0xde>
 8008f2e:	6834      	ldr	r4, [r6, #0]
 8008f30:	4626      	mov	r6, r4
 8008f32:	2e00      	cmp	r6, #0
 8008f34:	d140      	bne.n	8008fb8 <_malloc_r+0xcc>
 8008f36:	6823      	ldr	r3, [r4, #0]
 8008f38:	4631      	mov	r1, r6
 8008f3a:	4638      	mov	r0, r7
 8008f3c:	eb04 0803 	add.w	r8, r4, r3
 8008f40:	f000 f878 	bl	8009034 <_sbrk_r>
 8008f44:	4580      	cmp	r8, r0
 8008f46:	d13a      	bne.n	8008fbe <_malloc_r+0xd2>
 8008f48:	6821      	ldr	r1, [r4, #0]
 8008f4a:	3503      	adds	r5, #3
 8008f4c:	1a6d      	subs	r5, r5, r1
 8008f4e:	f025 0503 	bic.w	r5, r5, #3
 8008f52:	3508      	adds	r5, #8
 8008f54:	2d0c      	cmp	r5, #12
 8008f56:	bf38      	it	cc
 8008f58:	250c      	movcc	r5, #12
 8008f5a:	4629      	mov	r1, r5
 8008f5c:	4638      	mov	r0, r7
 8008f5e:	f7ff ffa5 	bl	8008eac <sbrk_aligned>
 8008f62:	3001      	adds	r0, #1
 8008f64:	d02b      	beq.n	8008fbe <_malloc_r+0xd2>
 8008f66:	6823      	ldr	r3, [r4, #0]
 8008f68:	442b      	add	r3, r5
 8008f6a:	6023      	str	r3, [r4, #0]
 8008f6c:	e00e      	b.n	8008f8c <_malloc_r+0xa0>
 8008f6e:	6822      	ldr	r2, [r4, #0]
 8008f70:	1b52      	subs	r2, r2, r5
 8008f72:	d41e      	bmi.n	8008fb2 <_malloc_r+0xc6>
 8008f74:	2a0b      	cmp	r2, #11
 8008f76:	d916      	bls.n	8008fa6 <_malloc_r+0xba>
 8008f78:	1961      	adds	r1, r4, r5
 8008f7a:	42a3      	cmp	r3, r4
 8008f7c:	6025      	str	r5, [r4, #0]
 8008f7e:	bf18      	it	ne
 8008f80:	6059      	strne	r1, [r3, #4]
 8008f82:	6863      	ldr	r3, [r4, #4]
 8008f84:	bf08      	it	eq
 8008f86:	6031      	streq	r1, [r6, #0]
 8008f88:	5162      	str	r2, [r4, r5]
 8008f8a:	604b      	str	r3, [r1, #4]
 8008f8c:	4638      	mov	r0, r7
 8008f8e:	f104 060b 	add.w	r6, r4, #11
 8008f92:	f000 f865 	bl	8009060 <__malloc_unlock>
 8008f96:	f026 0607 	bic.w	r6, r6, #7
 8008f9a:	1d23      	adds	r3, r4, #4
 8008f9c:	1af2      	subs	r2, r6, r3
 8008f9e:	d0b6      	beq.n	8008f0e <_malloc_r+0x22>
 8008fa0:	1b9b      	subs	r3, r3, r6
 8008fa2:	50a3      	str	r3, [r4, r2]
 8008fa4:	e7b3      	b.n	8008f0e <_malloc_r+0x22>
 8008fa6:	6862      	ldr	r2, [r4, #4]
 8008fa8:	42a3      	cmp	r3, r4
 8008faa:	bf0c      	ite	eq
 8008fac:	6032      	streq	r2, [r6, #0]
 8008fae:	605a      	strne	r2, [r3, #4]
 8008fb0:	e7ec      	b.n	8008f8c <_malloc_r+0xa0>
 8008fb2:	4623      	mov	r3, r4
 8008fb4:	6864      	ldr	r4, [r4, #4]
 8008fb6:	e7b2      	b.n	8008f1e <_malloc_r+0x32>
 8008fb8:	4634      	mov	r4, r6
 8008fba:	6876      	ldr	r6, [r6, #4]
 8008fbc:	e7b9      	b.n	8008f32 <_malloc_r+0x46>
 8008fbe:	230c      	movs	r3, #12
 8008fc0:	603b      	str	r3, [r7, #0]
 8008fc2:	4638      	mov	r0, r7
 8008fc4:	f000 f84c 	bl	8009060 <__malloc_unlock>
 8008fc8:	e7a1      	b.n	8008f0e <_malloc_r+0x22>
 8008fca:	6025      	str	r5, [r4, #0]
 8008fcc:	e7de      	b.n	8008f8c <_malloc_r+0xa0>
 8008fce:	bf00      	nop
 8008fd0:	20002354 	.word	0x20002354

08008fd4 <_realloc_r>:
 8008fd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fd8:	4680      	mov	r8, r0
 8008fda:	4614      	mov	r4, r2
 8008fdc:	460e      	mov	r6, r1
 8008fde:	b921      	cbnz	r1, 8008fea <_realloc_r+0x16>
 8008fe0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008fe4:	4611      	mov	r1, r2
 8008fe6:	f7ff bf81 	b.w	8008eec <_malloc_r>
 8008fea:	b92a      	cbnz	r2, 8008ff8 <_realloc_r+0x24>
 8008fec:	f7ff ff12 	bl	8008e14 <_free_r>
 8008ff0:	4625      	mov	r5, r4
 8008ff2:	4628      	mov	r0, r5
 8008ff4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ff8:	f000 f838 	bl	800906c <_malloc_usable_size_r>
 8008ffc:	4284      	cmp	r4, r0
 8008ffe:	4607      	mov	r7, r0
 8009000:	d802      	bhi.n	8009008 <_realloc_r+0x34>
 8009002:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009006:	d812      	bhi.n	800902e <_realloc_r+0x5a>
 8009008:	4621      	mov	r1, r4
 800900a:	4640      	mov	r0, r8
 800900c:	f7ff ff6e 	bl	8008eec <_malloc_r>
 8009010:	4605      	mov	r5, r0
 8009012:	2800      	cmp	r0, #0
 8009014:	d0ed      	beq.n	8008ff2 <_realloc_r+0x1e>
 8009016:	42bc      	cmp	r4, r7
 8009018:	4622      	mov	r2, r4
 800901a:	4631      	mov	r1, r6
 800901c:	bf28      	it	cs
 800901e:	463a      	movcs	r2, r7
 8009020:	f7ff fed0 	bl	8008dc4 <memcpy>
 8009024:	4631      	mov	r1, r6
 8009026:	4640      	mov	r0, r8
 8009028:	f7ff fef4 	bl	8008e14 <_free_r>
 800902c:	e7e1      	b.n	8008ff2 <_realloc_r+0x1e>
 800902e:	4635      	mov	r5, r6
 8009030:	e7df      	b.n	8008ff2 <_realloc_r+0x1e>
	...

08009034 <_sbrk_r>:
 8009034:	b538      	push	{r3, r4, r5, lr}
 8009036:	4d06      	ldr	r5, [pc, #24]	; (8009050 <_sbrk_r+0x1c>)
 8009038:	2300      	movs	r3, #0
 800903a:	4604      	mov	r4, r0
 800903c:	4608      	mov	r0, r1
 800903e:	602b      	str	r3, [r5, #0]
 8009040:	f7f9 fb88 	bl	8002754 <_sbrk>
 8009044:	1c43      	adds	r3, r0, #1
 8009046:	d102      	bne.n	800904e <_sbrk_r+0x1a>
 8009048:	682b      	ldr	r3, [r5, #0]
 800904a:	b103      	cbz	r3, 800904e <_sbrk_r+0x1a>
 800904c:	6023      	str	r3, [r4, #0]
 800904e:	bd38      	pop	{r3, r4, r5, pc}
 8009050:	2000235c 	.word	0x2000235c

08009054 <__malloc_lock>:
 8009054:	4801      	ldr	r0, [pc, #4]	; (800905c <__malloc_lock+0x8>)
 8009056:	f000 b811 	b.w	800907c <__retarget_lock_acquire_recursive>
 800905a:	bf00      	nop
 800905c:	20002360 	.word	0x20002360

08009060 <__malloc_unlock>:
 8009060:	4801      	ldr	r0, [pc, #4]	; (8009068 <__malloc_unlock+0x8>)
 8009062:	f000 b80c 	b.w	800907e <__retarget_lock_release_recursive>
 8009066:	bf00      	nop
 8009068:	20002360 	.word	0x20002360

0800906c <_malloc_usable_size_r>:
 800906c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009070:	1f18      	subs	r0, r3, #4
 8009072:	2b00      	cmp	r3, #0
 8009074:	bfbc      	itt	lt
 8009076:	580b      	ldrlt	r3, [r1, r0]
 8009078:	18c0      	addlt	r0, r0, r3
 800907a:	4770      	bx	lr

0800907c <__retarget_lock_acquire_recursive>:
 800907c:	4770      	bx	lr

0800907e <__retarget_lock_release_recursive>:
 800907e:	4770      	bx	lr

08009080 <_init>:
 8009080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009082:	bf00      	nop
 8009084:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009086:	bc08      	pop	{r3}
 8009088:	469e      	mov	lr, r3
 800908a:	4770      	bx	lr

0800908c <_fini>:
 800908c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800908e:	bf00      	nop
 8009090:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009092:	bc08      	pop	{r3}
 8009094:	469e      	mov	lr, r3
 8009096:	4770      	bx	lr
