STIL 1.0 { Design 2005; }
Header {
   Title "  TetraMAX(R)  O-2018.06-SP1-i20180719_204316 STIL output";
   Date "Thu Jan 27 08:09:09 2022";
   Source "  TetraMAX(R)  O-2018.06-SP1-i20180719_204316 STIL output";
   History {
      Ann {*  Incoming_Date "Thu Jan 27 08:08:50 2022"  *}
      Ann {*  Incoming_Src "Minimal STIL for design `async_fifo'"  *}
      Ann {*  Incoming_Date "Mon Jan 24 06:00:42 2022"  *}
      Ann {*  Incoming_Src "DFT Compiler O-2018.06-SP1"  *}
      Ann {*      Collapsed Stuck Fault Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* fault class                     code   #faults *}
      Ann {* ------------------------------  ----  --------- *}
      Ann {* Detected                         DT       4389 *}
      Ann {*   detected_by_simulation         DS      (2777) *}
      Ann {*   detected_by_implication        DI      (1612) *}
      Ann {* Possibly detected                PT          0 *}
      Ann {* Undetectable                     UD         17 *}
      Ann {*   undetectable-tied              UT         (9) *}
      Ann {*   undetectable-blocked           UB         (4) *}
      Ann {*   undetectable-redundant         UR         (4) *}
      Ann {* ATPG untestable                  AU        803 *}
      Ann {*   atpg_untestable-not_detected   AN       (803) *}
      Ann {* Not detected                     ND          0 *}
      Ann {* ----------------------------------------------- *}
      Ann {* total faults                              5209 *}
      Ann {* test coverage                            84.53% *}
      Ann {* fault coverage                           84.26% *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {*            Pattern Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* #internal patterns                          24 *}
      Ann {*     #basic_scan patterns                    21 *}
      Ann {*     #full_sequential patterns                3 *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {* rule  severity  #fails  description *}
      Ann {* ----  --------  ------  --------------------------------- *}
      Ann {* B7    warning       16  undriven module output pin *}
      Ann {* B8    warning       10  unconnected module input pin *}
      Ann {* B9    warning       12  undriven module internal net *}
      Ann {* B10   warning       34  unconnected module internal net *}
      Ann {* S19   warning       22  nonscan cell disturb *}
      Ann {* S22   warning        1  multiply clocked scan chain *}
      Ann {* S29   warning        1  invalid dependent slave operation  (mask) *}
      Ann {* V14   warning        4  missing state *}
      Ann {*  *}
      Ann {* clock_name        off  usage *}
      Ann {* ----------------  ---  -------------------------- *}
      Ann {* wclk               0   shift nonscan_DLAT nonscan_DFF  *}
      Ann {* rclk               0   shift nonscan_DLAT nonscan_DFF  *}
      Ann {* ate_wclk           0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {* ate_rclk           0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {* wrst_n             1   master reset  *}
      Ann {* rrst_n             1   master set reset  *}
      Ann {*  *}
      Ann {* port_name         constraint_value *}
      Ann {* ----------------  --------------- *}
      Ann {* wen                 1 *}
      Ann {* wptr_clr            0 *}
      Ann {* ren                 1 *}
      Ann {* rptr_clr            0 *}
      Ann {* atpg_mode           1 *}
      Ann {* test_mode           0 *}
      Ann {* occ_rst             0 *}
      Ann {* occ_mode            1 *}
      Ann {* pll_bypass          1 *}
      Ann {* test_mode1          1 *}
      Ann {*  *}
      Ann {* There are no equivalent pins *}
      Ann {* There are no net connections *}
      Ann {* top_module_name = async_fifo *}
      Ann {* Unified STIL Flow *}
      Ann {* serial_flag = 0 *}
   }
}
Signals {
   "wclk" In; "wrst_n" In; "wen" In; "wptr_clr" In; "wdata[7]" In; "wdata[6]" In;
   "wdata[5]" In; "wdata[4]" In; "wdata[3]" In; "wdata[2]" In; "wdata[1]" In; "wdata[0]" In;
   "rclk" In; "rrst_n" In; "ren" In; "rptr_clr" In; "near_full_mrgn[4]" In; "near_full_mrgn[3]" In;
   "near_full_mrgn[2]" In; "near_full_mrgn[1]" In; "near_full_mrgn[0]" In; "near_empty_mrgn[4]" In;
   "near_empty_mrgn[3]" In; "near_empty_mrgn[2]" In; "near_empty_mrgn[1]" In; 
   "near_empty_mrgn[0]" In; "test_si" In { ScanIn; } "test_se" In; "atpg_mode" In;
   "test_mode" In; "ate_wclk" In; "ate_rclk" In; "occ_rst" In; "occ_mode" In; "pll_bypass" In;
   "test_mode1" In; "test_si_1" In; "test_si_2" In; "test_si_3" In; "rdata[7]" Out;
   "rdata[6]" Out; "rdata[5]" Out; "rdata[4]" Out; "rdata[3]" Out; "rdata[2]" Out;
   "rdata[1]" Out; "rdata[0]" Out; "full" Out; "empty" Out; "near_full" Out; "near_empty" Out;
   "over_flow" Out; "under_flow" Out; "test_so" Out { ScanOut; } "test_so_1" Out;
   "test_so_2" Out; "test_so_3" Out; "occ_wclk/fast_clk_clkgt/U2/A2" Pseudo; "occ_wclk/U2/Z" Pseudo;
   "occ_rclk/U2/Z" Pseudo; "occ_rclk/fast_clk_clkgt/U2/A2" Pseudo;
}
SignalGroups {
   "_pi" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "all_inputs" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "all_outputs" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "all_ports" = '"all_inputs" + "all_outputs"'; // #signals=57
   "_in" = '"wclk" + "wrst_n" + "wen" + "wptr_clr" + "wdata[7]" + "wdata[6]" +
   "wdata[5]" + "wdata[4]" + "wdata[3]" + "wdata[2]" + "wdata[1]" + "wdata[0]" +
   "rclk" + "rrst_n" + "ren" + "rptr_clr" + "near_full_mrgn[4]" +
   "near_full_mrgn[3]" + "near_full_mrgn[2]" + "near_full_mrgn[1]" +
   "near_full_mrgn[0]" + "near_empty_mrgn[4]" + "near_empty_mrgn[3]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[1]" + "near_empty_mrgn[0]" +
   "test_si" + "test_se" + "atpg_mode" + "test_mode" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "_clk" = '"rclk" + "rrst_n" + "wclk" + "wrst_n" + "ate_wclk" + "ate_rclk"'; // #signals=6
   "_so" = '"test_so"' { ScanOut; } // #signals=1
   "_po" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "_out" = '"rdata[7]" + "rdata[6]" + "rdata[5]" + "rdata[4]" + "rdata[3]" +
   "rdata[2]" + "rdata[1]" + "rdata[0]" + "full" + "empty" + "near_full" +
   "near_empty" + "over_flow" + "under_flow" + "test_so" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "_si" = '"test_si"' { ScanIn; } // #signals=1
}
Timing {
   WaveformTable "_allclock_launch_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_launch_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '97ns' U; '99ns' D; } }
         "ate_rclk" { P { '0ns' D; '97ns' U; '99ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_default_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
      }
   }
   WaveformTable "_multiclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '1ns' X; } }
         "all_outputs" { H { '0ns' X; '1ns' H; } }
         "all_outputs" { T { '0ns' X; '1ns' T; } }
         "all_outputs" { L { '0ns' X; '1ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '2ns' U; '4ns' D; } }
         "ate_rclk" { P { '0ns' D; '4ns' U; '6ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
}
ScanStructures {
   ScanChain "1" {
      ScanLength 193;
      ScanIn "test_si";
      ScanOut "test_so";
      ScanInversion 0;
      ScanCells "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_7_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_0_q_reg.D" "async_fifo.LOCKUP.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_0_q_reg.D" "async_fifo.sync_r2w.temp_reg_0_.SD" 
      "async_fifo.sync_r2w.sync_out_reg_0_.D" "async_fifo.sync_r2w.temp_reg_1_.SD" 
      "async_fifo.sync_r2w.sync_out_reg_1_.D" "async_fifo.sync_r2w.temp_reg_2_.SD" 
      "async_fifo.sync_r2w.sync_out_reg_2_.D" "async_fifo.R_0.SD" "async_fifo.R_1.SD" 
      "async_fifo.R_2.SD" "async_fifo.fifo_mem.mem_reg_0__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__1_.SD" "async_fifo.fifo_mem.mem_reg_0__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__3_.SD" "async_fifo.fifo_mem.mem_reg_0__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__5_.SD" "async_fifo.fifo_mem.mem_reg_0__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__7_.SD" "async_fifo.fifo_mem.mem_reg_1__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__1_.SD" "async_fifo.fifo_mem.mem_reg_1__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__3_.SD" "async_fifo.fifo_mem.mem_reg_1__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__5_.SD" "async_fifo.fifo_mem.mem_reg_1__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__7_.SD" "async_fifo.fifo_mem.mem_reg_2__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__1_.SD" "async_fifo.fifo_mem.mem_reg_2__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__3_.SD" "async_fifo.fifo_mem.mem_reg_2__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__5_.SD" "async_fifo.fifo_mem.mem_reg_2__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__7_.SD" "async_fifo.fifo_mem.mem_reg_3__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__1_.SD" "async_fifo.fifo_mem.mem_reg_3__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__3_.SD" "async_fifo.fifo_mem.mem_reg_3__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__5_.SD" "async_fifo.fifo_mem.mem_reg_3__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__7_.SD" "async_fifo.fifo_mem.mem_reg_4__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__1_.SD" "async_fifo.fifo_mem.mem_reg_4__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__3_.SD" "async_fifo.fifo_mem.mem_reg_4__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__5_.SD" "async_fifo.fifo_mem.mem_reg_4__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__7_.SD" "async_fifo.fifo_mem.mem_reg_5__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__1_.SD" "async_fifo.fifo_mem.mem_reg_5__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__3_.SD" "async_fifo.fifo_mem.mem_reg_5__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__5_.SD" "async_fifo.fifo_mem.mem_reg_5__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__7_.SD" "async_fifo.fifo_mem.mem_reg_6__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__1_.SD" "async_fifo.fifo_mem.mem_reg_6__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__3_.SD" "async_fifo.fifo_mem.mem_reg_6__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__5_.SD" "async_fifo.fifo_mem.mem_reg_6__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__7_.SD" "async_fifo.fifo_mem.mem_reg_7__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__1_.SD" "async_fifo.fifo_mem.mem_reg_7__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__3_.SD" "async_fifo.fifo_mem.mem_reg_7__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__5_.SD" "async_fifo.fifo_mem.mem_reg_7__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__7_.SD" "async_fifo.fifo_mem.mem_reg_8__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__1_.SD" "async_fifo.fifo_mem.mem_reg_8__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__3_.SD" "async_fifo.fifo_mem.mem_reg_8__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__5_.SD" "async_fifo.fifo_mem.mem_reg_8__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__7_.SD" "async_fifo.fifo_mem.mem_reg_9__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__1_.SD" "async_fifo.fifo_mem.mem_reg_9__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__3_.SD" "async_fifo.fifo_mem.mem_reg_9__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__5_.SD" "async_fifo.fifo_mem.mem_reg_9__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__7_.SD" "async_fifo.fifo_mem.mem_reg_10__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__1_.SD" "async_fifo.fifo_mem.mem_reg_10__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__3_.SD" "async_fifo.fifo_mem.mem_reg_10__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__5_.SD" "async_fifo.fifo_mem.mem_reg_10__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__7_.SD" "async_fifo.fifo_mem.mem_reg_11__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__1_.SD" "async_fifo.fifo_mem.mem_reg_11__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__3_.SD" "async_fifo.fifo_mem.mem_reg_11__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__5_.SD" "async_fifo.fifo_mem.mem_reg_11__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__7_.SD" "async_fifo.fifo_mem.mem_reg_12__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__1_.SD" "async_fifo.fifo_mem.mem_reg_12__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__3_.SD" "async_fifo.fifo_mem.mem_reg_12__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__5_.SD" "async_fifo.fifo_mem.mem_reg_12__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__7_.SD" "async_fifo.fifo_mem.mem_reg_13__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__1_.SD" "async_fifo.fifo_mem.mem_reg_13__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__3_.SD" "async_fifo.fifo_mem.mem_reg_13__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__5_.SD" "async_fifo.fifo_mem.mem_reg_13__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__7_.SD" "async_fifo.fifo_mem.mem_reg_14__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__1_.SD" "async_fifo.fifo_mem.mem_reg_14__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__3_.SD" "async_fifo.fifo_mem.mem_reg_14__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__5_.SD" "async_fifo.fifo_mem.mem_reg_14__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__7_.SD" "async_fifo.fifo_mem.mem_reg_15__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__1_.SD" "async_fifo.fifo_mem.mem_reg_15__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__3_.SD" "async_fifo.fifo_mem.mem_reg_15__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__5_.SD" "async_fifo.fifo_mem.mem_reg_15__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__7_.SD" "async_fifo.sync_r2w.temp_reg_3_.SD" 
      "async_fifo.sync_r2w.temp_reg_4_.SD" "async_fifo.sync_rst_w.dff1_reg.SD" 
      "async_fifo.sync_rst_w.dff2_reg.SD" "async_fifo.wptr_full_full_reg.SD" 
      "async_fifo.wptr_full_near_full_reg.SD" "async_fifo.wptr_full_over_flow_reg.SD" 
      "async_fifo.wptr_full_wbin_reg_0_.SD" "async_fifo.wptr_full_wbin_reg_1_.SD" 
      "async_fifo.wptr_full_wbin_reg_2_.SD" "async_fifo.wptr_full_wbin_reg_3_.SD" 
      "async_fifo.wptr_full_wbin_reg_4_.SD" "async_fifo.wptr_full_wptr_reg_0_.SD" 
      "async_fifo.wptr_full_wptr_reg_1_.SD" "async_fifo.wptr_full_wptr_reg_2_.SD" 
      "async_fifo.wptr_full_wptr_reg_3_.SD" "async_fifo.sync_w2r.temp_reg_0_.SD" 
      "async_fifo.sync_w2r.sync_out_reg_0_.D" "async_fifo.sync_w2r.temp_reg_1_.SD" 
      "async_fifo.sync_w2r.sync_out_reg_1_.D" "async_fifo.sync_w2r.temp_reg_2_.SD" 
      "async_fifo.sync_w2r.sync_out_reg_2_.D" "async_fifo.sync_w2r.temp_reg_3_.SD" 
      "async_fifo.sync_w2r.sync_out_reg_3_.D" "async_fifo.sync_w2r.temp_reg_4_.SD" 
      "async_fifo.sync_w2r.sync_out_reg_4_.D" "async_fifo.rptr_empty_empty_reg.SD" 
      "async_fifo.rptr_empty_near_empty_reg.SD" "async_fifo.rptr_empty_rbin_reg_0_.SD" 
      "async_fifo.rptr_empty_rbin_reg_1_.SD" "async_fifo.rptr_empty_rbin_reg_2_.SD" 
      "async_fifo.rptr_empty_rbin_reg_3_.SD" "async_fifo.rptr_empty_rbin_reg_4_.SD" 
      "async_fifo.rptr_empty_rptr_reg_0_.SD" "async_fifo.rptr_empty_rptr_reg_1_.SD" 
      "async_fifo.rptr_empty_rptr_reg_2_.SD" "async_fifo.rptr_empty_rptr_reg_3_.SD" 
      "async_fifo.rptr_empty_under_flow_reg.SD" "async_fifo.sync_rst_r.dff1_reg.SD" 
      "async_fifo.sync_rst_r.dff2_reg.SD" ;
      ScanMasterClock "ate_wclk" "ate_rclk" ;
   }
}
PatternBurst "TM3_occ_bypass" {
   MacroDefs "TM3_occ_bypass";
   Procedures "TM3_occ_bypass";
   PatList { "_pattern_" {
   }
}}
PatternExec "TM3_occ_bypass" {
   PatternBurst "TM3_occ_bypass";
}
Procedures "TM3_occ_bypass" {
   "multiclock_capture" {
      W "_multiclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "wen"=1; "wptr_clr"=0; "ren"=1; "rptr_clr"=0; "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; 
          "pll_bypass"=1; "test_mode1"=1; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_capture" {
      W "_allclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "wen"=1; "wptr_clr"=0; "ren"=1; "rptr_clr"=0; "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; 
          "pll_bypass"=1; "test_mode1"=1; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch" {
      W "_allclock_launch_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "wen"=1; "wptr_clr"=0; "ren"=1; "rptr_clr"=0; "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; 
          "pll_bypass"=1; "test_mode1"=1; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch_capture" {
      W "_allclock_launch_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "wen"=1; "wptr_clr"=0; "ren"=1; "rptr_clr"=0; "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; 
          "pll_bypass"=1; "test_mode1"=1; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "load_unload" {
      W "_default_WFT_";
      C { "atpg_mode"=1; "near_empty_mrgn[0]"=N; "near_empty_mrgn[1]"=N; "near_empty_mrgn[2]"=N; 
         "near_empty_mrgn[3]"=N; "near_empty_mrgn[4]"=N; "near_full_mrgn[0]"=N; "near_full_mrgn[1]"=N; 
         "near_full_mrgn[2]"=N; "near_full_mrgn[3]"=N; "near_full_mrgn[4]"=N; "rclk"=0; 
         "ren"=N; "rptr_clr"=N; "rrst_n"=1; "test_mode"=0; "test_se"=0; "test_si"=N; "wclk"=0; "wdata[0]"=N; 
         "wdata[1]"=N; "wdata[2]"=N; "wdata[3]"=N; "wdata[4]"=N; "wdata[5]"=N; "wdata[6]"=N; "wdata[7]"=N; 
         "wen"=N; "wptr_clr"=N; "wrst_n"=1; "empty"=X; "full"=X; "near_empty"=X; "near_full"=X; "over_flow"=X; 
         "rdata[0]"=X; "rdata[1]"=X; "rdata[2]"=X; "rdata[3]"=X; "rdata[4]"=X; "rdata[5]"=X; "rdata[6]"=X; 
         "rdata[7]"=X; "test_so"=X; "under_flow"=X; "ate_wclk"=0; "ate_rclk"=0; "occ_rst"=0; "occ_mode"=1; 
         "pll_bypass"=1; "test_mode1"=1; "test_si_1"=N; "test_so_1"=X; "test_si_2"=N; "test_so_2"=X; 
         "test_si_3"=N; "test_so_3"=X; }
      "TM3_occ_bypass_pre_shift": V { "test_se"=1; }
      Shift {          W "_default_WFT_";
         V { "_clk"=P1P1PP; "_si"=#; "_so"=#; }
      }
   }
}
MacroDefs "TM3_occ_bypass" {
   "test_setup" {
      W "_default_WFT_";
      C { "all_inputs"=\r39 N ; "all_outputs"=\r18 X ; }
      V { "atpg_mode"=1; "rclk"=0; "rrst_n"=1; "test_mode"=0; "wclk"=0; "wrst_n"=1; "ate_wclk"=0; "ate_rclk"=0; 
         "occ_mode"=1; "test_mode1"=1; }
      V { "test_se"=0; "occ_rst"=0; "pll_bypass"=1; "wen"=1; "wptr_clr"=0; "ren"=1; "rptr_clr"=0; }
   }
}
Pattern "_pattern_" {
   W "_multiclock_capture_WFT_";
   "precondition all Signals": C { "_pi"=\r39 0 ; "_po"=\r18 X ; }
   Macro "test_setup";
   Ann {* chain_test *}
   "pattern 0": Call "load_unload" { 
      "test_si"=0011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110; }
   Call "multiclock_capture" { 
      "_pi"=110011000110101011010010001101000111110; "_po"=LHLHLHHLLHHLLLHLLL; }
   "pattern 1": Call "load_unload" { 
      "test_so"=LLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHXLHHLLHHL; 
      "test_si"=1011011111111011010100010111111101111100101011110111111101111111111111110111111111111111011111111111111111111111111111110111111111111111011111111111111111111111111111110011100010011001010110101; }
   Call "multiclock_capture" { 
      "_pi"=111111001110101000P0010001010P0P0111111; "_po"=LHHHHHHHHLHLHHHLLL; }
   "pattern 2": Call "load_unload" { 
      "test_so"=LHLLLLLLLLLLHLHXHXHXLXHXLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLHHLLHXHLHHLHLH; 
      "test_si"=1111111100111000100110101111001010101011010101010100101001010110101001010001010101001001010101101010100100110110101010101111111101010110101001010101011010010101010010101101000100101011010000000; }
   Call "multiclock_capture" { 
      "_pi"=11111100001P10P001010000010101P00111001; "_po"=LLHHLHLHLLHLHHHLLL; }
   "pattern 3": Call "load_unload" { 
      "test_so"=LLLLLLLLLLLLLHLLLLLLLLLLLHLHLLHHLLLHLHXXLHLHLHLHLHLLHLHLLHLHLHHLHLHLLHLHLLLHLHLHLHLLHLLHLHLHLHHLHLHLHLLHLLHHLHHLHLHLHLHLLHLLLLLHLHLHLHHLHLHLLHLHLHLHLHHLHLLHLHLHLHLLHLHLHHLLXLXLXLHLHLHHXHLLLLLLL; 
      "test_si"=0100000011010010011000000011100011100101101100010101000000101000011111000001101111111111111111010100000101011101100010001011010101000011100110110100101001011111000101000010111101010111101111111; }
   Call "multiclock_capture" { 
      "_pi"=10110111000P101000000111011101P00111110; "_po"=LLLHHLLLHLHLLLLLLL; }
   "pattern 4": Call "load_unload" { 
      "test_so"=LHLLLLLLHHLHLLHLLHHLLLLLHLHHHLLHLLLHHHLLHLHHLLLHLHLHLLLLLLHLHLLLLHHHHHLLLLLHHLHHHHHHHHHHHHHHHHLHLHLLLLLHLHLHHHLHHLLLHLLLHLHHLHLHLHLLLLHHHLLHHLHHLHLLHLHLHHLHHHLLLLLHLHLLHLHHLHLLLHLHLHHHXLHHHHHHH; 
      "test_si"=1011110111011001110111001001000011111001101000110111010101101000000000111001001011101001001110001001010100100110111011011011010100010111111101011001110001110111110100001011110110000001010000100; }
   Call "multiclock_capture" { 
      "_pi"=101000100110101001P1110011010P0P0111101; "_po"=LHHHHLLLHLHHLHHLLL; }
   "pattern 5": Call "load_unload" { 
      "test_so"=LHLLLLHHHHHLLLHXHXHXHXLXLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLHXHLLLLHLL; 
      "test_si"=0111100011110011111111110000000111110110110100011011101001110100000000011100100110110100110111000000101011010011011101101101101011001011001110101100111000111011101010000011101101000000100001000; }
   Call "multiclock_capture" { 
      "_pi"=110001001110101000P110011011010P0111110; "_po"=LHLHHHLLLHLHHLHLLL; }
   "pattern 6": Call "load_unload" { 
      "test_so"=HHLHLLLHLLLLHLHLHLHLHLHLLLLLLLLHHHHHLHHLHHLHLLLHHLHHHLHLLHHHLHLLLLLLLLLHHHLLHLLHHLHHLHLLHHLHHHLLLLLLHLHLHHLHLLHHLHHHLHHLHHLHHLHLHHLLHLHHLLHHHLHLHHLLHHHLLLHHHLHHHLHLHLLLLLHHHLHHLHLLLLLLXLLLLHLLL; 
      "test_si"=1000101100010000100110101011110010111000110100111000000010100110101111011111101100001100111010001011000010100001000100100001001001010011111001010001111001000101010011101101000011101101001101011; }
   Call "multiclock_capture" { 
      "_pi"=110001011000101000P0000101110P0P0111001; "_po"=LHLHLHLHLLLHLHLLLL; }
   "pattern 7": Call "load_unload" { 
      "test_so"=LHLHLHHHLLHLLLLXLXHXLXLXLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLHHLHHLHXLHHLHLHH; 
      "test_si"=0101011100100111001011100110100111000110000010011000000001010011010111100011110110010110001101000101100010010000100010010100000101101001101100100100111110100010001001111110000100011001111010111; }
   Call "multiclock_capture" { 
      "_pi"=10001011000P101010000010111101P00111110; "_po"=HLLLHHHHHLLHLLLLLL; }
   "pattern 8": Call "load_unload" { 
      "test_so"=LHLHLHHHLLHLLHHHLLHLHHHLHHLHLLHHHLLLHHLLLLLHLLHHLLLLLLLLHLHLLHHLHLHHHHLLLHHHHLHHLLHLHHLLLHHLHLLLHLHHLLLHLLHLLLLHLLLHLLHLHLLLLLHLHHLHLLHHLHHLLHLLHLLHHHHHLHLLLHLLLHLLHHHHHHLLLLHLLLHHLLHHXHHLHLHHH; 
      "test_si"=1011010011100001101001010011110011111100101111110101110001110101000100100100000110010101010111000101100101000000011011010000111111000010001000011101111000001001010010010011001000011111011010000; }
   Call "multiclock_capture" { 
      "_pi"=11011010011P101011010111110101P00111010; "_po"=LHLHHLLHHHLHLHHLLL; }
   "pattern 9": Call "load_unload" { 
      "test_so"=HLHHLHLLHHHLLLLHHLHLLHLHLHHHHLLHHHHHHLLHLHHHHHHLHLHHHLLLHHHLHLHLLLHLLHLLHLLLLLHHLLHLHLHLHLHHHLLLHLHHLLHLHLLLLLLLHHLHHLHLLLLHHHHHHLLLLHLLLHLLLLHHHLHHHHLLLLLHLLHLHLLHLLHLLHHLLHLLLLHHHHHLXHHLHLLLL; 
      "test_si"=0100101101110001010000011110100101111010110111111110111010111010010010010110000000001010111011100010110001100000111101100000011111100001100100001110111101000100101001000100000011111100000100010; }
   Call "multiclock_capture" { 
      "_pi"=101111001110101001P011111001010P0111010; "_po"=LHLHHLLLLLHHLLLLLL; }
   "pattern 10": Call "load_unload" { 
      "test_so"=HHLLHLLHHLLLHLHHHHLHLHHLHHHLHLLHLHHHHLHLHHLHHHHHHHHLHHHLHLHHHLHLLHLLHLLHLHHLLLLLLLLLHLHLHHHLHHHLLLHLHHLLLHHLLLLLHHHHLHHLLLLLLHHHHHHLLLLHHLLHLLLLHHHLHHHHLHLLLHLLHLHLLHLLLHLLLLLLHHHHHHLLXLLHLLLHL; 
      "test_si"=1101011000110000010110001101001000010001101011111011011111011101101001001011000000000101001101111001011000110000011110111100001100110000010010001011011110100010110100101110000100111001001000101; }
   Call "multiclock_capture" { 
      "_pi"=111111011100101000P111110011010P0111101; "_po"=LHLLLLLLHLLHLHLLLL; }
   "pattern 11": Call "load_unload" { 
      "test_so"=HHLLHHLLLHLLHLLLHHHHLLLHHHLHLLHLLLLHLLLHHLHLHHHHHLHHLHHHHHLHHHLHHLHLLHLLHLHHLLLLLLLLLHLHLLHHLHHHHLLHLHHLLLHHLLLLLHHHHLHHHHLLLLHHLLHHLLLLLHLLHLLLHLHHLHHHHLHLLLHLHHLHLLHLHHHLLLLHLLHHHLLHXLHLLLHLH; 
      "test_si"=1011011011100001011100000110011101100111111011000100011001110100111101111010011100100100110111010111101001010000110001000100111001101110000101000110001011001001011100110101111000011110111110101; }
   Call "multiclock_capture" { 
      "_pi"=10011100000P10P000011001011101P00111000; "_po"=LLLHHLHHLLLHLHHLLL; }
   "pattern 12": Call "load_unload" { 
      "test_so"=LLLLLLLLLLLLLHLLLLLLLLLLHLLLLHHHHLHLHHXXHHHLHHLLHHLHLLHHLHHHLHLLHHHHLHHHHLHLLHHHLLHLLHLLHHLHHHLHLHHHHLHLLHLHLLLLHHLLLHLLLHLLHHHLLHHLHHHLLLLHLHLLLHHLLLHLHHLLHLLHLHHHLLHHHHLHXHXLXLLHHHHLXHHHHLHLH; 
      "test_si"=0011111110011100100110000011010110101010000111010011111000100101000010100101110001111100111000001100101010100000100000111100100011000001011101100000100000111100101000110101110011010011010010101; }
   Call "multiclock_capture" { 
      "_pi"=11110011110P101001011010111101P00111010; "_po"=HLHHLLLLLLHHHLHLLL; }
   "pattern 13": Call "load_unload" { 
      "test_so"=LLHHHHHHHLLHHHLLHLLHHLLLHLHLLHHLLLHLLHHHLLLHHHLHLLHHHHHLLLHLLHLHLLLLHLHLHHHLHLHHLHHHHHLLHHHLLLLLHHLLHLHLHLHLLLLLHLLLLLHHHHLLHLLLHHLLLLLHLHHHLHHLLLLLHLLLLLHHHHLLHLHLLLHHLHHHHLHHHHLHLLHHXHLLHLHLH; 
      "test_si"=0110101101111111001001000110001101000001100001100101111110010010000001011010111000111110001101001010010111010000000000011110010010100000001110110000010001011110000100010001001101100100010101100; }
   Call "multiclock_capture" { 
      "_pi"=111001111100101011010101110101PP0111111; "_po"=HLHLHLLLLHLHHLHLLL; }
   "pattern 14": Call "load_unload" { 
      "test_so"=HHLHLHHLHHHHHHHXLXLXHXLXHHLLLHHLHLLLLLXXLLLLHHLLHLHHHHHHLLHLLHLLLLLLHLHHLHLHHHLLLHHHHHLLLHHLHLLHLHLLHLHHHLHLLLLLLLLLLLHHHHLLHLLHLHLLLLLLLHHHLHHLLLLLHLLLHLHHHHLLLLHLLLHLLLHLXHXLXHLLHLLLXLHLHHLLH; 
      "test_si"=1000111100110000100011010010001110000101011110000011001010010101011111111100100000001001100111000110011101100000001010011101110100100110111001010111101110110111110100101101101011100100100100011; }
   Call "multiclock_capture" { 
      "_pi"=10000011110P10P000011001100101P00111000; "_po"=LLLLLHLHLLHHHHLLLL; }
   "pattern 15": Call "load_unload" { 
      "test_so"=LLLLLLLLLLLLLHLLLLLLLLLLHHLLLHLLLLHLHHXXLHHHHLLLLLHHLLHLHLLHLHLHLHHHHHHHHHLLHLLLLLLLHLLHHLLHHHLLLHHLLHHHLLHHLLHHLLHLHLLHHHLHHHLHLLHLLHHLHHHLLHLHLHHHHLHHHLHHLHHHHHLHLLHLHLHHXHXHXHHLLHLLXLLHLLLHH; 
      "test_si"=0001111000100011001000110101000100001110001111000101101101001010001111111110010000000100010011101011001101110000010101000010111011010011011100101111110110011011001010011100101110001011011000101; }
   Call "multiclock_capture" { 
      "_pi"=100001111010101000010011001101PP0111000; "_po"=LLLLLHLHHHHHHLLLLL; }
   "pattern 16": Call "load_unload" { 
      "test_so"=LHLLLHLLLLHHLLHXLXLXLXHXLLHLLLLHHLLLHHXXLLHHHHLLLHLHHLHHLHLLHLHLLLHHHHHHHHHLLHLLLLLLLHLLLHLLHHHLHLHHLLHHLHHHLLLLLHLHLHLLLLHLHHHLHHLHLLHHLHHHLLHLHLLHHLLHHLLHHLHHLLHLHLLHLHHHXHXHXLLLHLHHXHHLLLHLH; 
      "test_si"=0110011010110101100001100100100111001110011001011011000110111001011000100110110100010100101000010110110000110000100000110011100011011111100000010000011100010101010011100111000110111011011110101; }
   Call "multiclock_capture" { 
      "_pi"=110000110000101010P1010001010P0P0111110; "_po"=HLLLHHLHHLHHLLHLLL; }
   "pattern 17": Call "load_unload" { 
      "test_so"=HHLLHHLHLHHLHLHXLXLXHXLXLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLHHHLHHXHHHLHLHL; 
      "test_si"=1111010100110110000001010110110010111001110010011100010111000000100011000110100111011100110101101100001111010000101010001011001110011001101110001011101011010010101111010111001100011000010010101; }
   Call "multiclock_capture" { 
      "_pi"=11001010010P10P000P1101010010P000111001; "_po"=HHLHLLLLHHHLHHHLLL; }
   "pattern 18": Call "load_unload" { 
      "test_so"=LLLLLLLLLLLLLHLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLHHLLLXHLLHLHLH; 
      "test_si"=1100101011111101000000111100100101100010111001001010001010100000110001101011010000101110111010111010000110101000110101001101100110001100100111001001110111101001110111101100110010110010110101000; }
   Call "multiclock_capture" { 
      "_pi"=100101001010101011P101010011010P0111000; "_po"=HLHHHLLHLLHHHHLLLL; }
   "pattern 19": Call "load_unload" { 
      "test_so"=HLLHLHLHHHHHHLHLLLLLLHHHHHLLHLLHLHHLLLHLHHHLLHLLHLHLLLHLHLHLLLLLHHLLLHHLHLHHLHLLLLHLHHHLHHHLHLHHHLHLLLLHHLHLHLLLHHLHLHLLHHLHHLLHHLLLHHLLHLLHHHLLHLLHHHLHHHHLHLLHHHLHHHHLHHLLHHLLHLHHLLHLXLHLHLLLH; 
      "test_si"=0010110010010101001110000010010111101111010110010000100011001000100100011100110111101011101110100000100010001010101101011001011010000011101001111010011111011010100101111110110011001111000100010; }
   Call "multiclock_capture" { 
      "_pi"=110100101100101010P101001001010P0111111; "_po"=HLLHHLHLHHHLHLHLLL; }
   "pattern 20": Call "load_unload" { 
      "test_so"=LHLHHLLHLLHLHLHLLHHHLLLLLLHLLHLHHHHLHHHHLHLHHLLHLLLLHLLLHHLLHLLLHLLHLLLHHHLLHHLHHHHLHLHHHLHHHLHLLLLLHLLLHLLLHLHLHLHHLHLHHLLHLHHLHLLLLLHHHLHLLHHHHLHLLHHHHHLHHLHLHLLHLHHHHHHLHHLLHHLLHHHHXLHLLLHLL; 
      "test_si"=0101100100101000111001000100101101111101101011000000010011100100010010001110011010110101100111011000010001000101100110101100101111000001110100111001001101101101100010111001101101011110001000101; }
   Call "multiclock_capture" { 
      "_pi"=10100101101P101011001001001101P00111101; "_po"=LHHHHHHLLHLLHLLLLL; }
   Ann {* full_sequential *}
   "pattern 21": Call "load_unload" { 
      "test_so"=LHLHHLLHLLHLHLLLHHHLLHLLHLLHLHHLHHHHHLHHLHLHHLLLLLLLHLLHHHLLHLLLHLLHLLLHHHLLHHLHLHHLHLHHLLHHHLHHLLLLHLLLHLLLHLHHLLHHLHLHHLLHLHHHHLLLLLHHHLHLLHHHLLHLLHHLHHLHHLHHLLLHLHHHLLHHLHHLHLHHHHLLXLHLLLHLH; 
      "test_si"=0101010010111011011000101001000001010111111000001110111011111010101010011111100110100001010000000011011010011100101100101000001110001011111110100000110010100001111001100001110101101101011011010; }
   Call "multiclock_capture" { 
      "_pi"=1111111001001010000101111101010P0111111; "_po"=LHHLHHLLHHHHHLLLLL; }
   Call "multiclock_capture" { 
      "_pi"=101001010110101001000010010101P00111100; "_po"=LHHLHHLLHLHLHHLLLL; }
   Call "multiclock_capture" { 
      "_pi"=110111110110101010001010000101P00111011; "_po"=LLHHHHLLHLHLHHLLLL; }
   Ann {* full_sequential *}
   "pattern 22": Call "load_unload" { 
      "test_so"=HHLHLHLLHHLLHLHLHHLLLLLHLLLLLLLLHHLHHLHHHHLLLLLHHHLHHHLHHHHHLHLHLHLHLLHHHHHHLLHHLHLLLLHLHLLLLLLLLHHLHHLHLLHHHLLHLHHLLHLHLLLLLHHHLLLHLHHHHHHHLHLLLLLHHLLHLHLLLLHHHHLLHHLHHLHLLHLLHHLHHLHLXHHLHHLHL; 
      "test_si"=1000001011001110010010011001100011001101110100100100100110111100001011101110110001100111111100010110100110010001101010011011001100010011110000011001000101111110100000010001001111111000001001111; }
   Call "multiclock_capture" { 
      "_pi"=100010101000101011000010100101P00111000; "_po"=HLHLHLHHHLHLLHLLLL; }
   Call "multiclock_capture" { 
      "_pi"=101011001000101011000010111101P00111110; "_po"=HHHLLHLHHHLHLHLLLL; }
   Ann {* full_sequential *}
   "pattern 23": Call "load_unload" { 
      "test_so"=HLLLLLHLHHLLHHHLLHLLHLLHLHHLLLHHLLHHLHHHLHLLHLLHLLHLLHHLHHHHLLLLHLHHHLHHHLHHLLLHHLLHHHHHHHLLLHLHHLHLLHHLLHLLLHHLHLHLLHHLHHLLHHLLLHLLHHHHLLLLLHHLLHLLLHLHHHHHHLHLLLLLLHLLLHLLHHHHHHHLLLLLXLHLLHHHH; 
      "test_si"=1110000001001100010101000011100100101011110110101011110011101101100100001000111111111011100010111011100111011110000001001000111100011110001000011001110010010100111011010011101100100001010100100; }
   Call "multiclock_capture" { 
      "_pi"=101100000100101011011001001101P00111101; "_po"=HLHHLLHHHHLLLHHLLL; }
   Call "multiclock_capture" { 
      "_pi"=111101010100101010001100001101P00111011; "_po"=HHHLHLLHHHHLLHHLLL; }
   Ann {* full_sequential *}
   "end 23 unload": Call "load_unload" { 
      "test_so"=HHHLLLLLLHLLHHLLLHLHLHLLHHHLLHLLHLHLHHHHLHHLHLHLHHHHLLHHHLHHLHHLLHLLLLHLLLHHHHHHHHHLHHHLLLHLHHHLHHHLLHHHLHHHHLLLLLLHLLHLLLHHHHLLLHHHHLLLHLLLLHHLLHHHLLHLLHLHLLHHHLHHLHLLHHHLHHLLHLLLLHLLXHLHLLHLL; }
}

// Patterns reference 80 V statements, generating 4880 test cycles
