(footprint "SMBF" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp c7a7ad50-6ed4-45c6-a544-68bf6e36bdec)
  )
  (fp_text value "SMBF" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 1a5b7e3f-5ebd-4c51-aa0c-ac3b31d1a844)
  )
  (fp_poly (pts
      (xy -3.02 -1.135)
      (xy -2.55 -1.135)
      (xy -2.55 -2.225)
      (xy 2.55 -2.225)
      (xy 2.55 -1.135)
      (xy 3.02 -1.135)
      (xy 3.02 1.135)
      (xy 2.55 1.135)
      (xy 2.55 2.225)
      (xy -2.55 2.225)
      (xy -2.55 1.135)
      (xy -3.02 1.135)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp f27ff845-142a-4f98-b8c2-2296223db2b4))
  (fp_text reference ">NAME" (at -0.4 -3.6 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp aec050ed-1b92-4c14-8f52-62b8e07ac306)
  )
  (fp_text value ">VALUE" (at -0.4 -2.7 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 4db75f6b-2f20-49bb-8e7d-d22b6b44807c)
  )
  (fp_line (start -2.3 -1.975) (end 2.3 -1.975) (layer "F.SilkS") (width 0.127) (tstamp b2c40840-ba87-4ea3-a015-198e62b8cd05))
  (fp_line (start -2.3 1.975) (end 2.3 1.975) (layer "F.SilkS") (width 0.127) (tstamp 3d2eb70f-dbaf-4da3-a507-7f8f417b7aa5))
  (fp_line (start -2.3 -1.975) (end -2.3 -1.2) (layer "F.SilkS") (width 0.127) (tstamp d652a199-579c-4838-a4b5-a3a2ce23f740))
  (fp_line (start 2.3 -1.975) (end 2.3 -1.2) (layer "F.SilkS") (width 0.127) (tstamp fd8ad2a8-71b7-4515-b3da-2bf9a3f640eb))
  (fp_line (start -2.3 1.975) (end -2.3 1.2) (layer "F.SilkS") (width 0.127) (tstamp 98835111-3b5c-4b4e-8442-279ae7f16a2a))
  (fp_line (start 2.3 1.975) (end 2.3 1.2) (layer "F.SilkS") (width 0.127) (tstamp 94708261-5ed8-4cba-beae-047054fce1df))
  (fp_line (start -1.1 -1.9) (end -1.1 1.9) (layer "F.SilkS") (width 0.254) (tstamp 1396f80a-5a90-494b-aed8-3589aed88e42))
  (pad "CATHODE" smd rect (at -2.32 0) (size 1.2 2.07) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp f3fab42e-78b6-417d-8c92-5371fd8246fd))
  (pad "ANODE" smd rect (at 2.32 0) (size 1.2 2.07) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 6057f4de-33ab-4cf7-b164-8100be5425da))
)
