Analysis & Synthesis report for cpu
Sun Nov 27 21:00:12 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sun Nov 27 21:00:12 2016           ;
; Quartus Prime Version       ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name               ; cpu                                         ;
; Top-level Entity Name       ; cpu                                         ;
; Family                      ; MAX V                                       ;
+-----------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; cpu                ; cpu                ;
; Family name                                                                ; MAX V              ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                               ; Library ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------+---------+
; unit_control.vhd                 ; yes             ; User VHDL File  ; C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/unit_control.vhd    ;         ;
; sign_ext.vhd                     ; yes             ; User VHDL File  ; C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/sign_ext.vhd        ;         ;
; registers_file.vhd               ; yes             ; User VHDL File  ; C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd  ;         ;
; program_counter.vhd              ; yes             ; User VHDL File  ; C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/program_counter.vhd ;         ;
; mux2to1.vhd                      ; yes             ; User VHDL File  ; C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/mux2to1.vhd         ;         ;
; mem_wb.vhd                       ; yes             ; User VHDL File  ; C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/mem_wb.vhd          ;         ;
; instruction_mem.vhd              ; yes             ; User VHDL File  ; C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/instruction_mem.vhd ;         ;
; if_id.vhd                        ; yes             ; User VHDL File  ; C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/if_id.vhd           ;         ;
; id_ex.vhd                        ; yes             ; User VHDL File  ; C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/id_ex.vhd           ;         ;
; ex_mem.vhd                       ; yes             ; User VHDL File  ; C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/ex_mem.vhd          ;         ;
; data_mem.vhd                     ; yes             ; User VHDL File  ; C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd        ;         ;
; cpu.vhd                          ; yes             ; User VHDL File  ; C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd             ;         ;
; components.vhd                   ; yes             ; User VHDL File  ; C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/components.vhd      ;         ;
; alu_control.vhd                  ; yes             ; User VHDL File  ; C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_control.vhd     ;         ;
; alu_component.vhd                ; yes             ; User VHDL File  ; C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd   ;         ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Sun Nov 27 20:59:28 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file unit_control.vhd
    Info (12022): Found design unit 1: unit_control-Behavior File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/unit_control.vhd Line: 11
    Info (12023): Found entity 1: unit_control File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/unit_control.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sign_ext.vhd
    Info (12022): Found design unit 1: sign_ext-Behavior File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/sign_ext.vhd Line: 10
    Info (12023): Found entity 1: sign_ext File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/sign_ext.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registers_file.vhd
    Info (12022): Found design unit 1: registers_file-Behavior File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 13
    Info (12023): Found entity 1: registers_file File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file program_counter.vhd
    Info (12022): Found design unit 1: program_counter-Behavior File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/program_counter.vhd Line: 12
    Info (12023): Found entity 1: program_counter File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/program_counter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux2to1.vhd
    Info (12022): Found design unit 1: mux2to1-Behavior File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/mux2to1.vhd Line: 11
    Info (12023): Found entity 1: mux2to1 File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/mux2to1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mem_wb.vhd
    Info (12022): Found design unit 1: mem_wb-Behavior File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/mem_wb.vhd Line: 15
    Info (12023): Found entity 1: mem_wb File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/mem_wb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file instruction_mem.vhd
    Info (12022): Found design unit 1: instruction_mem-Behavior File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/instruction_mem.vhd Line: 13
    Info (12023): Found entity 1: instruction_mem File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/instruction_mem.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file if_id.vhd
    Info (12022): Found design unit 1: if_id-Behavior File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/if_id.vhd Line: 13
    Info (12023): Found entity 1: if_id File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/if_id.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file id_ex.vhd
    Info (12022): Found design unit 1: id_ex-Behavior File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/id_ex.vhd Line: 23
    Info (12023): Found entity 1: id_ex File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/id_ex.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ex_mem.vhd
    Info (12022): Found design unit 1: ex_mem-Behavior File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/ex_mem.vhd Line: 20
    Info (12023): Found entity 1: ex_mem File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/ex_mem.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file data_mem.vhd
    Info (12022): Found design unit 1: data_mem-Behavior File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 13
    Info (12023): Found entity 1: data_mem File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: cpu-Behavior File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 13
    Info (12023): Found entity 1: cpu File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file components.vhd
    Info (12022): Found design unit 1: components File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/components.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file alu_control.vhd
    Info (12022): Found design unit 1: alu_control-Behavior File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_control.vhd Line: 14
    Info (12023): Found entity 1: alu_control File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_control.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file alu_component.vhd
    Info (12022): Found design unit 1: alu_component-Behavior File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 17
    Info (12023): Found entity 1: alu_component File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 8
Info (12127): Elaborating entity "cpu" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at cpu.vhd(14): object "useless_output" assigned a value but never read File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 14
Info (12128): Elaborating entity "alu_control" for hierarchy "alu_control:alu_ctrl" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 26
Warning (10492): VHDL Process Statement warning at alu_control.vhd(24): signal "funct" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_control.vhd Line: 24
Info (12128): Elaborating entity "alu_component" for hierarchy "alu_component:pc_plus_four_adder" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 28
Warning (10492): VHDL Process Statement warning at alu_component.vhd(25): signal "alu_operand1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 25
Warning (10492): VHDL Process Statement warning at alu_component.vhd(25): signal "alu_operand2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 25
Warning (10492): VHDL Process Statement warning at alu_component.vhd(28): signal "alu_operand1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 28
Warning (10492): VHDL Process Statement warning at alu_component.vhd(28): signal "alu_operand2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 28
Warning (10492): VHDL Process Statement warning at alu_component.vhd(30): signal "alu_output_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 30
Warning (10492): VHDL Process Statement warning at alu_component.vhd(31): signal "alu_output_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 31
Warning (10492): VHDL Process Statement warning at alu_component.vhd(35): signal "alu_operand1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 35
Warning (10492): VHDL Process Statement warning at alu_component.vhd(35): signal "alu_operand2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 35
Warning (10492): VHDL Process Statement warning at alu_component.vhd(38): signal "alu_operand1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 38
Warning (10492): VHDL Process Statement warning at alu_component.vhd(38): signal "alu_operand2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 38
Warning (10492): VHDL Process Statement warning at alu_component.vhd(41): signal "alu_operand1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 41
Warning (10492): VHDL Process Statement warning at alu_component.vhd(41): signal "alu_operand2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 41
Warning (10631): VHDL Process Statement warning at alu_component.vhd(21): inferring latch(es) for signal or variable "alu_zero_flag", which holds its previous value in one or more paths through the process File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Warning (10631): VHDL Process Statement warning at alu_component.vhd(21): inferring latch(es) for signal or variable "alu_output_temp", which holds its previous value in one or more paths through the process File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[0]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[1]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[2]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[3]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[4]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[5]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[6]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[7]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[8]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[9]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[10]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[11]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[12]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[13]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[14]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[15]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[16]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[17]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[18]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[19]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[20]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[21]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[22]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[23]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[24]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[25]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[26]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[27]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[28]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[29]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[30]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_output_temp[31]" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (10041): Inferred latch for "alu_zero_flag" at alu_component.vhd(21) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd Line: 21
Info (12128): Elaborating entity "if_id" for hierarchy "if_id:if_to_id" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 35
Info (12128): Elaborating entity "id_ex" for hierarchy "id_ex:id_to_ex" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 43
Info (12128): Elaborating entity "ex_mem" for hierarchy "ex_mem:ex_to_mem" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 67
Info (12128): Elaborating entity "mem_wb" for hierarchy "mem_wb:mem_to_wb" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 87
Info (12128): Elaborating entity "instruction_mem" for hierarchy "instruction_mem:i_mem" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 103
Warning (10445): VHDL Subtype or Type Declaration warning at instruction_mem.vhd(16): subtype or type has null range File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/instruction_mem.vhd Line: 16
Warning (10036): Verilog HDL or VHDL warning at instruction_mem.vhd(14): object "mem_position" assigned a value but never read File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/instruction_mem.vhd Line: 14
Info (12128): Elaborating entity "data_mem" for hierarchy "data_mem:d_mem" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 104
Warning (10445): VHDL Subtype or Type Declaration warning at data_mem.vhd(14): subtype or type has null range File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 14
Warning (10492): VHDL Process Statement warning at data_mem.vhd(20): signal "write_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 20
Warning (10492): VHDL Process Statement warning at data_mem.vhd(20): signal "data_mem_address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 20
Warning (10492): VHDL Process Statement warning at data_mem.vhd(22): signal "memory" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 22
Warning (10492): VHDL Process Statement warning at data_mem.vhd(22): signal "data_mem_address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 22
Warning (10631): VHDL Process Statement warning at data_mem.vhd(17): inferring latch(es) for signal or variable "read_data", which holds its previous value in one or more paths through the process File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[0]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[1]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[2]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[3]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[4]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[5]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[6]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[7]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[8]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[9]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[10]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[11]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[12]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[13]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[14]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[15]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[16]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[17]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[18]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[19]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[20]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[21]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[22]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[23]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[24]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[25]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[26]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[27]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[28]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[29]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[30]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (10041): Inferred latch for "read_data[31]" at data_mem.vhd(17) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd Line: 17
Info (12128): Elaborating entity "registers_file" for hierarchy "registers_file:registers" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 108
Warning (10492): VHDL Process Statement warning at registers_file.vhd(22): signal "reg_write" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 22
Warning (10492): VHDL Process Statement warning at registers_file.vhd(23): signal "write_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 23
Warning (10492): VHDL Process Statement warning at registers_file.vhd(24): signal "write_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 24
Warning (10492): VHDL Process Statement warning at registers_file.vhd(24): signal "reg_number1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 24
Warning (10492): VHDL Process Statement warning at registers_file.vhd(27): signal "read_reg1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 27
Warning (10492): VHDL Process Statement warning at registers_file.vhd(28): signal "registers" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 28
Warning (10492): VHDL Process Statement warning at registers_file.vhd(28): signal "reg_number1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 28
Warning (10492): VHDL Process Statement warning at registers_file.vhd(29): signal "read_reg2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 29
Warning (10492): VHDL Process Statement warning at registers_file.vhd(30): signal "registers" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 30
Warning (10492): VHDL Process Statement warning at registers_file.vhd(30): signal "reg_number2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 30
Warning (10631): VHDL Process Statement warning at registers_file.vhd(18): inferring latch(es) for signal or variable "reg_number1", which holds its previous value in one or more paths through the process File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Warning (10631): VHDL Process Statement warning at registers_file.vhd(18): inferring latch(es) for signal or variable "read_data1", which holds its previous value in one or more paths through the process File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Warning (10631): VHDL Process Statement warning at registers_file.vhd(18): inferring latch(es) for signal or variable "reg_number2", which holds its previous value in one or more paths through the process File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Warning (10631): VHDL Process Statement warning at registers_file.vhd(18): inferring latch(es) for signal or variable "read_data2", which holds its previous value in one or more paths through the process File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[0]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[1]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[2]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[3]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[4]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[5]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[6]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[7]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[8]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[9]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[10]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[11]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[12]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[13]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[14]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[15]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[16]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[17]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[18]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[19]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[20]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[21]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[22]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[23]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[24]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[25]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[26]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[27]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[28]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[29]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[30]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data2[31]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "reg_number2[0]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "reg_number2[1]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "reg_number2[2]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "reg_number2[3]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "reg_number2[4]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[0]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[1]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[2]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[3]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[4]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[5]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[6]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[7]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[8]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[9]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[10]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[11]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[12]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[13]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[14]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[15]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[16]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[17]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[18]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[19]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[20]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[21]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[22]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[23]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[24]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[25]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[26]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[27]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[28]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[29]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[30]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "read_data1[31]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "reg_number1[0]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "reg_number1[1]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "reg_number1[2]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "reg_number1[3]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (10041): Inferred latch for "reg_number1[4]" at registers_file.vhd(18) File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd Line: 18
Info (12128): Elaborating entity "program_counter" for hierarchy "program_counter:pc" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 116
Info (12128): Elaborating entity "mux2to1" for hierarchy "mux2to1:mux_pc" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 120
Warning (10492): VHDL Process Statement warning at mux2to1.vhd(17): signal "mux_source0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/mux2to1.vhd Line: 17
Warning (10492): VHDL Process Statement warning at mux2to1.vhd(19): signal "mux_source1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/mux2to1.vhd Line: 19
Info (12128): Elaborating entity "mux2to1" for hierarchy "mux2to1:mux_reg_dest" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 122
Warning (10492): VHDL Process Statement warning at mux2to1.vhd(17): signal "mux_source0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/mux2to1.vhd Line: 17
Warning (10492): VHDL Process Statement warning at mux2to1.vhd(19): signal "mux_source1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/mux2to1.vhd Line: 19
Info (12128): Elaborating entity "unit_control" for hierarchy "unit_control:main_uc" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 127
Info (12128): Elaborating entity "sign_ext" for hierarchy "sign_ext:sign_extend" File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd Line: 131
Warning (12125): Using design file shift_left_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: shift_left_2-Behavior File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/shift_left_2.vhd Line: 13
    Info (12023): Found entity 1: shift_left_2 File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/shift_left_2.vhd Line: 7
Error (10511): VHDL Qualified Expression error at shift_left_2.vhd(18): SHIFT_LEFT type specified in Qualified Expression must match std_logic_vector type that is implied for expression by context File: C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/shift_left_2.vhd Line: 18
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 44 warnings
    Error: Peak virtual memory: 870 megabytes
    Error: Processing ended: Sun Nov 27 21:00:12 2016
    Error: Elapsed time: 00:00:44
    Error: Total CPU time (on all processors): 00:00:52


