# Reading pref.tcl
# do ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/gusbr/Desktop/CodingShit/Quartus/ALU {C:/Users/gusbr/Desktop/CodingShit/Quartus/ALU/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:39:57 on Feb 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/gusbr/Desktop/CodingShit/Quartus/ALU" C:/Users/gusbr/Desktop/CodingShit/Quartus/ALU/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 09:39:57 on Feb 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
do testbench.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:40:02 on Feb 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/gusbr/Downloads" C:/Users/gusbr/Downloads/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 09:40:02 on Feb 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 09:40:02 on Feb 19,2024
# Loading work.testbench
# Loading work.ALU
run 10 ns
