design_1_processing_system7_0_0_sim_netlist.vhdl,vhdl,xil_defaultlib,c:/Users/11702534/Desktop/Examen FPGA/Oef_FPGA/Oef_FPGA/Oef_17/Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.vhdl,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
PWM_v1_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/39d5/hdl/PWM_v1_0_S00_AXI.vhd,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
PWMGen.vhd,vhdl,xil_defaultlib,../../../bd/design_1/PWMGen.vhd,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
PWM_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/39d5/hdl/PWM_v1_0.vhd,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_PWM_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_PWM_0_0/sim/design_1_PWM_0_0.vhd,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_rst_ps7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_auto_pc_0_sim_netlist.vhdl,vhdl,xil_defaultlib,c:/Users/11702534/Desktop/Examen FPGA/Oef_FPGA/Oef_FPGA/Oef_17/Oef_17.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
