Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Jun 17 17:25:01 2024
| Host         : qian running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file led_timing_summary_routed.rpt -pb led_timing_summary_routed.pb -rpx led_timing_summary_routed.rpx -warn_on_violation
| Design       : led
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.086        0.000                      0                   60        0.097        0.000                      0                   60        9.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            15.086        0.000                      0                   60        0.097        0.000                      0                   60        9.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.086ns  (required time - arrival time)
  Source:                 timer_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.890ns (21.249%)  route 3.298ns (78.751%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 25.007 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.744     5.451    sys_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  timer_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.969 r  timer_cnt_reg[11]/Q
                         net (fo=2, routed)           1.138     7.107    timer_cnt_reg[11]
    SLICE_X43Y50         LUT5 (Prop_lut5_I1_O)        0.124     7.231 r  led[3]_i_7/O
                         net (fo=1, routed)           0.807     8.038    led[3]_i_7_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I3_O)        0.124     8.162 r  led[3]_i_5/O
                         net (fo=2, routed)           0.410     8.573    led[3]_i_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.697 r  timer_cnt[0]_i_1/O
                         net (fo=26, routed)          0.943     9.640    timer_cnt[0]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  timer_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.577    25.007    sys_clk_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  timer_cnt_reg[0]/C
                         clock pessimism              0.277    25.285    
                         clock uncertainty           -0.035    25.249    
    SLICE_X42Y48         FDRE (Setup_fdre_C_R)       -0.524    24.725    timer_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         24.725    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                 15.086    

Slack (MET) :             15.086ns  (required time - arrival time)
  Source:                 timer_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.890ns (21.249%)  route 3.298ns (78.751%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 25.007 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.744     5.451    sys_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  timer_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.969 r  timer_cnt_reg[11]/Q
                         net (fo=2, routed)           1.138     7.107    timer_cnt_reg[11]
    SLICE_X43Y50         LUT5 (Prop_lut5_I1_O)        0.124     7.231 r  led[3]_i_7/O
                         net (fo=1, routed)           0.807     8.038    led[3]_i_7_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I3_O)        0.124     8.162 r  led[3]_i_5/O
                         net (fo=2, routed)           0.410     8.573    led[3]_i_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.697 r  timer_cnt[0]_i_1/O
                         net (fo=26, routed)          0.943     9.640    timer_cnt[0]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  timer_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.577    25.007    sys_clk_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  timer_cnt_reg[1]/C
                         clock pessimism              0.277    25.285    
                         clock uncertainty           -0.035    25.249    
    SLICE_X42Y48         FDRE (Setup_fdre_C_R)       -0.524    24.725    timer_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         24.725    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                 15.086    

Slack (MET) :             15.086ns  (required time - arrival time)
  Source:                 timer_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.890ns (21.249%)  route 3.298ns (78.751%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 25.007 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.744     5.451    sys_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  timer_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.969 r  timer_cnt_reg[11]/Q
                         net (fo=2, routed)           1.138     7.107    timer_cnt_reg[11]
    SLICE_X43Y50         LUT5 (Prop_lut5_I1_O)        0.124     7.231 r  led[3]_i_7/O
                         net (fo=1, routed)           0.807     8.038    led[3]_i_7_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I3_O)        0.124     8.162 r  led[3]_i_5/O
                         net (fo=2, routed)           0.410     8.573    led[3]_i_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.697 r  timer_cnt[0]_i_1/O
                         net (fo=26, routed)          0.943     9.640    timer_cnt[0]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  timer_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.577    25.007    sys_clk_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  timer_cnt_reg[2]/C
                         clock pessimism              0.277    25.285    
                         clock uncertainty           -0.035    25.249    
    SLICE_X42Y48         FDRE (Setup_fdre_C_R)       -0.524    24.725    timer_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.725    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                 15.086    

Slack (MET) :             15.086ns  (required time - arrival time)
  Source:                 timer_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.890ns (21.249%)  route 3.298ns (78.751%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 25.007 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.744     5.451    sys_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  timer_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.969 r  timer_cnt_reg[11]/Q
                         net (fo=2, routed)           1.138     7.107    timer_cnt_reg[11]
    SLICE_X43Y50         LUT5 (Prop_lut5_I1_O)        0.124     7.231 r  led[3]_i_7/O
                         net (fo=1, routed)           0.807     8.038    led[3]_i_7_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I3_O)        0.124     8.162 r  led[3]_i_5/O
                         net (fo=2, routed)           0.410     8.573    led[3]_i_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.697 r  timer_cnt[0]_i_1/O
                         net (fo=26, routed)          0.943     9.640    timer_cnt[0]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  timer_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.577    25.007    sys_clk_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  timer_cnt_reg[3]/C
                         clock pessimism              0.277    25.285    
                         clock uncertainty           -0.035    25.249    
    SLICE_X42Y48         FDRE (Setup_fdre_C_R)       -0.524    24.725    timer_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         24.725    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                 15.086    

Slack (MET) :             15.226ns  (required time - arrival time)
  Source:                 timer_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.890ns (21.988%)  route 3.158ns (78.012%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 25.007 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.744     5.451    sys_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  timer_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.969 r  timer_cnt_reg[11]/Q
                         net (fo=2, routed)           1.138     7.107    timer_cnt_reg[11]
    SLICE_X43Y50         LUT5 (Prop_lut5_I1_O)        0.124     7.231 r  led[3]_i_7/O
                         net (fo=1, routed)           0.807     8.038    led[3]_i_7_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I3_O)        0.124     8.162 r  led[3]_i_5/O
                         net (fo=2, routed)           0.410     8.573    led[3]_i_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.697 r  timer_cnt[0]_i_1/O
                         net (fo=26, routed)          0.802     9.499    timer_cnt[0]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  timer_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.577    25.007    sys_clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  timer_cnt_reg[4]/C
                         clock pessimism              0.277    25.285    
                         clock uncertainty           -0.035    25.249    
    SLICE_X42Y49         FDRE (Setup_fdre_C_R)       -0.524    24.725    timer_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         24.725    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                 15.226    

Slack (MET) :             15.226ns  (required time - arrival time)
  Source:                 timer_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.890ns (21.988%)  route 3.158ns (78.012%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 25.007 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.744     5.451    sys_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  timer_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.969 r  timer_cnt_reg[11]/Q
                         net (fo=2, routed)           1.138     7.107    timer_cnt_reg[11]
    SLICE_X43Y50         LUT5 (Prop_lut5_I1_O)        0.124     7.231 r  led[3]_i_7/O
                         net (fo=1, routed)           0.807     8.038    led[3]_i_7_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I3_O)        0.124     8.162 r  led[3]_i_5/O
                         net (fo=2, routed)           0.410     8.573    led[3]_i_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.697 r  timer_cnt[0]_i_1/O
                         net (fo=26, routed)          0.802     9.499    timer_cnt[0]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  timer_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.577    25.007    sys_clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  timer_cnt_reg[5]/C
                         clock pessimism              0.277    25.285    
                         clock uncertainty           -0.035    25.249    
    SLICE_X42Y49         FDRE (Setup_fdre_C_R)       -0.524    24.725    timer_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         24.725    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                 15.226    

Slack (MET) :             15.226ns  (required time - arrival time)
  Source:                 timer_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.890ns (21.988%)  route 3.158ns (78.012%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 25.007 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.744     5.451    sys_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  timer_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.969 r  timer_cnt_reg[11]/Q
                         net (fo=2, routed)           1.138     7.107    timer_cnt_reg[11]
    SLICE_X43Y50         LUT5 (Prop_lut5_I1_O)        0.124     7.231 r  led[3]_i_7/O
                         net (fo=1, routed)           0.807     8.038    led[3]_i_7_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I3_O)        0.124     8.162 r  led[3]_i_5/O
                         net (fo=2, routed)           0.410     8.573    led[3]_i_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.697 r  timer_cnt[0]_i_1/O
                         net (fo=26, routed)          0.802     9.499    timer_cnt[0]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  timer_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.577    25.007    sys_clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  timer_cnt_reg[6]/C
                         clock pessimism              0.277    25.285    
                         clock uncertainty           -0.035    25.249    
    SLICE_X42Y49         FDRE (Setup_fdre_C_R)       -0.524    24.725    timer_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         24.725    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                 15.226    

Slack (MET) :             15.226ns  (required time - arrival time)
  Source:                 timer_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.890ns (21.988%)  route 3.158ns (78.012%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 25.007 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.744     5.451    sys_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  timer_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.969 r  timer_cnt_reg[11]/Q
                         net (fo=2, routed)           1.138     7.107    timer_cnt_reg[11]
    SLICE_X43Y50         LUT5 (Prop_lut5_I1_O)        0.124     7.231 r  led[3]_i_7/O
                         net (fo=1, routed)           0.807     8.038    led[3]_i_7_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I3_O)        0.124     8.162 r  led[3]_i_5/O
                         net (fo=2, routed)           0.410     8.573    led[3]_i_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.697 r  timer_cnt[0]_i_1/O
                         net (fo=26, routed)          0.802     9.499    timer_cnt[0]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  timer_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.577    25.007    sys_clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  timer_cnt_reg[7]/C
                         clock pessimism              0.277    25.285    
                         clock uncertainty           -0.035    25.249    
    SLICE_X42Y49         FDRE (Setup_fdre_C_R)       -0.524    24.725    timer_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         24.725    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                 15.226    

Slack (MET) :             15.246ns  (required time - arrival time)
  Source:                 timer_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 0.890ns (22.219%)  route 3.116ns (77.781%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.755     5.462    sys_clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  timer_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.980 r  timer_cnt_reg[4]/Q
                         net (fo=2, routed)           0.775     6.755    timer_cnt_reg[4]
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.879 f  led[3]_i_9/O
                         net (fo=1, routed)           1.013     7.892    led[3]_i_9_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.016 r  led[3]_i_5/O
                         net (fo=2, routed)           0.410     8.427    led[3]_i_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.551 r  timer_cnt[0]_i_1/O
                         net (fo=26, routed)          0.917     9.468    timer_cnt[0]_i_1_n_0
    SLICE_X42Y54         FDRE                                         r  timer_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.566    24.996    sys_clk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  timer_cnt_reg[24]/C
                         clock pessimism              0.277    25.273    
                         clock uncertainty           -0.035    25.237    
    SLICE_X42Y54         FDRE (Setup_fdre_C_R)       -0.524    24.713    timer_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         24.713    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                 15.246    

Slack (MET) :             15.246ns  (required time - arrival time)
  Source:                 timer_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 0.890ns (22.219%)  route 3.116ns (77.781%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.755     5.462    sys_clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  timer_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.980 r  timer_cnt_reg[4]/Q
                         net (fo=2, routed)           0.775     6.755    timer_cnt_reg[4]
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.879 f  led[3]_i_9/O
                         net (fo=1, routed)           1.013     7.892    led[3]_i_9_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.016 r  led[3]_i_5/O
                         net (fo=2, routed)           0.410     8.427    led[3]_i_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.551 r  timer_cnt[0]_i_1/O
                         net (fo=26, routed)          0.917     9.468    timer_cnt[0]_i_1_n_0
    SLICE_X42Y54         FDRE                                         r  timer_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.566    24.996    sys_clk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  timer_cnt_reg[25]/C
                         clock pessimism              0.277    25.273    
                         clock uncertainty           -0.035    25.237    
    SLICE_X42Y54         FDRE (Setup_fdre_C_R)       -0.524    24.713    timer_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         24.713    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                 15.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.593     1.543    sys_clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.707 r  timer_cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     1.833    timer_cnt_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.989 r  timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.989    timer_cnt_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.042 r  timer_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.042    timer_cnt_reg[8]_i_1_n_7
    SLICE_X42Y50         FDRE                                         r  timer_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     2.059    sys_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  timer_cnt_reg[8]/C
                         clock pessimism             -0.247     1.812    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.946    timer_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.593     1.543    sys_clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.707 r  timer_cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     1.833    timer_cnt_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.989 r  timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.989    timer_cnt_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.055 r  timer_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.055    timer_cnt_reg[8]_i_1_n_5
    SLICE_X42Y50         FDRE                                         r  timer_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     2.059    sys_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  timer_cnt_reg[10]/C
                         clock pessimism             -0.247     1.812    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.946    timer_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.593     1.543    sys_clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.707 r  timer_cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     1.833    timer_cnt_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.989 r  timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.989    timer_cnt_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.078 r  timer_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.078    timer_cnt_reg[8]_i_1_n_6
    SLICE_X42Y50         FDRE                                         r  timer_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     2.059    sys_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  timer_cnt_reg[9]/C
                         clock pessimism             -0.247     1.812    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.946    timer_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.593     1.543    sys_clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.707 r  timer_cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     1.833    timer_cnt_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.989 r  timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.989    timer_cnt_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.080 r  timer_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.080    timer_cnt_reg[8]_i_1_n_4
    SLICE_X42Y50         FDRE                                         r  timer_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     2.059    sys_clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  timer_cnt_reg[11]/C
                         clock pessimism             -0.247     1.812    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.946    timer_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.593     1.543    sys_clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.707 r  timer_cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     1.833    timer_cnt_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.989 r  timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.989    timer_cnt_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.029 r  timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.029    timer_cnt_reg[8]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.082 r  timer_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.082    timer_cnt_reg[12]_i_1_n_7
    SLICE_X42Y51         FDRE                                         r  timer_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     2.059    sys_clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  timer_cnt_reg[12]/C
                         clock pessimism             -0.247     1.812    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     1.946    timer_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.593     1.543    sys_clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.707 r  timer_cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     1.833    timer_cnt_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.989 r  timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.989    timer_cnt_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.029 r  timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.029    timer_cnt_reg[8]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.095 r  timer_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.095    timer_cnt_reg[12]_i_1_n_5
    SLICE_X42Y51         FDRE                                         r  timer_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     2.059    sys_clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  timer_cnt_reg[14]/C
                         clock pessimism             -0.247     1.812    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     1.946    timer_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.593     1.543    sys_clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.707 r  timer_cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     1.833    timer_cnt_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.989 r  timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.989    timer_cnt_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.029 r  timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.029    timer_cnt_reg[8]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.118 r  timer_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.118    timer_cnt_reg[12]_i_1_n_6
    SLICE_X42Y51         FDRE                                         r  timer_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     2.059    sys_clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  timer_cnt_reg[13]/C
                         clock pessimism             -0.247     1.812    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     1.946    timer_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.451ns (78.139%)  route 0.126ns (21.861%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.593     1.543    sys_clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.707 r  timer_cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     1.833    timer_cnt_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.989 r  timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.989    timer_cnt_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.029 r  timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.029    timer_cnt_reg[8]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.120 r  timer_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.120    timer_cnt_reg[12]_i_1_n_4
    SLICE_X42Y51         FDRE                                         r  timer_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     2.059    sys_clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  timer_cnt_reg[15]/C
                         clock pessimism             -0.247     1.812    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     1.946    timer_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.453ns (78.214%)  route 0.126ns (21.786%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.593     1.543    sys_clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.707 r  timer_cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     1.833    timer_cnt_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.989 r  timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.989    timer_cnt_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.029 r  timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.029    timer_cnt_reg[8]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.069 r  timer_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.069    timer_cnt_reg[12]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.122 r  timer_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.122    timer_cnt_reg[16]_i_1_n_7
    SLICE_X42Y52         FDRE                                         r  timer_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     2.059    sys_clk_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  timer_cnt_reg[16]/C
                         clock pessimism             -0.247     1.812    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.134     1.946    timer_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.466ns (78.693%)  route 0.126ns (21.307%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.593     1.543    sys_clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.707 r  timer_cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     1.833    timer_cnt_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.989 r  timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.989    timer_cnt_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.029 r  timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.029    timer_cnt_reg[8]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.069 r  timer_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.069    timer_cnt_reg[12]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.135 r  timer_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.135    timer_cnt_reg[16]_i_1_n_5
    SLICE_X42Y52         FDRE                                         r  timer_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     2.059    sys_clk_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  timer_cnt_reg[18]/C
                         clock pessimism             -0.247     1.812    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.134     1.946    timer_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y53   led_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y53   led_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y51   led_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y51   led_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y48   timer_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y50   timer_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y50   timer_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y51   timer_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y51   timer_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y53   led_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y53   led_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y53   led_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y53   led_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y51   led_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y51   led_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y51   led_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y51   led_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y48   timer_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y48   timer_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y53   led_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y53   led_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y53   led_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y53   led_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y51   led_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y51   led_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y51   led_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y51   led_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y48   timer_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y48   timer_cnt_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.672ns  (logic 3.995ns (70.442%)  route 1.676ns (29.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456     5.906 r  led_reg[1]/Q
                         net (fo=2, routed)           1.676     7.583    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539    11.122 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.122    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.666ns  (logic 3.987ns (70.370%)  route 1.679ns (29.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456     5.906 r  led_reg[0]/Q
                         net (fo=2, routed)           1.679     7.585    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531    11.116 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.116    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.653ns  (logic 3.969ns (70.208%)  route 1.684ns (29.792%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.744     5.451    sys_clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     5.907 r  led_reg[2]/Q
                         net (fo=2, routed)           1.684     7.591    led_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.513    11.104 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.104    led[2]
    K16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.514ns  (logic 3.977ns (72.131%)  route 1.537ns (27.869%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.744     5.451    sys_clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     5.907 r  led_reg[3]/Q
                         net (fo=2, routed)           1.537     7.444    led_OBUF[3]
    J16                  OBUF (Prop_obuf_I_O)         3.521    10.965 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.965    led[3]
    J16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.655ns  (logic 1.363ns (82.376%)  route 0.292ns (17.624%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.541    sys_clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     1.682 r  led_reg[3]/Q
                         net (fo=2, routed)           0.292     1.974    led_OBUF[3]
    J16                  OBUF (Prop_obuf_I_O)         1.222     3.196 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.196    led[3]
    J16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.355ns (79.981%)  route 0.339ns (20.019%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.541    sys_clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     1.682 r  led_reg[2]/Q
                         net (fo=2, routed)           0.339     2.021    led_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.214     3.235 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.235    led[2]
    K16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.373ns (79.786%)  route 0.348ns (20.214%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  led_reg[0]/Q
                         net (fo=2, routed)           0.348     2.029    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.261 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.261    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.724ns  (logic 1.381ns (80.085%)  route 0.343ns (19.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  led_reg[1]/Q
                         net (fo=2, routed)           0.343     2.025    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.240     3.265 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.265    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.102ns  (logic 1.571ns (30.789%)  route 3.531ns (69.211%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.589     4.035    rst_n_IBUF
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124     4.159 r  timer_cnt[0]_i_1/O
                         net (fo=26, routed)          0.943     5.102    timer_cnt[0]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  timer_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.577     5.007    sys_clk_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  timer_cnt_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.102ns  (logic 1.571ns (30.789%)  route 3.531ns (69.211%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.589     4.035    rst_n_IBUF
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124     4.159 r  timer_cnt[0]_i_1/O
                         net (fo=26, routed)          0.943     5.102    timer_cnt[0]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  timer_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.577     5.007    sys_clk_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  timer_cnt_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.102ns  (logic 1.571ns (30.789%)  route 3.531ns (69.211%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.589     4.035    rst_n_IBUF
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124     4.159 r  timer_cnt[0]_i_1/O
                         net (fo=26, routed)          0.943     5.102    timer_cnt[0]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  timer_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.577     5.007    sys_clk_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  timer_cnt_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.102ns  (logic 1.571ns (30.789%)  route 3.531ns (69.211%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.589     4.035    rst_n_IBUF
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124     4.159 r  timer_cnt[0]_i_1/O
                         net (fo=26, routed)          0.943     5.102    timer_cnt[0]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  timer_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.577     5.007    sys_clk_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  timer_cnt_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.076ns  (logic 1.571ns (30.945%)  route 3.506ns (69.055%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.589     4.035    rst_n_IBUF
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124     4.159 r  timer_cnt[0]_i_1/O
                         net (fo=26, routed)          0.917     5.076    timer_cnt[0]_i_1_n_0
    SLICE_X42Y54         FDRE                                         r  timer_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.566     4.996    sys_clk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  timer_cnt_reg[24]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.076ns  (logic 1.571ns (30.945%)  route 3.506ns (69.055%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.589     4.035    rst_n_IBUF
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124     4.159 r  timer_cnt[0]_i_1/O
                         net (fo=26, routed)          0.917     5.076    timer_cnt[0]_i_1_n_0
    SLICE_X42Y54         FDRE                                         r  timer_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.566     4.996    sys_clk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  timer_cnt_reg[25]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.961ns  (logic 1.571ns (31.663%)  route 3.390ns (68.337%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.589     4.035    rst_n_IBUF
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124     4.159 r  timer_cnt[0]_i_1/O
                         net (fo=26, routed)          0.802     4.961    timer_cnt[0]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  timer_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.577     5.007    sys_clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  timer_cnt_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.961ns  (logic 1.571ns (31.663%)  route 3.390ns (68.337%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.589     4.035    rst_n_IBUF
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124     4.159 r  timer_cnt[0]_i_1/O
                         net (fo=26, routed)          0.802     4.961    timer_cnt[0]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  timer_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.577     5.007    sys_clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  timer_cnt_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.961ns  (logic 1.571ns (31.663%)  route 3.390ns (68.337%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.589     4.035    rst_n_IBUF
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124     4.159 r  timer_cnt[0]_i_1/O
                         net (fo=26, routed)          0.802     4.961    timer_cnt[0]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  timer_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.577     5.007    sys_clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  timer_cnt_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.961ns  (logic 1.571ns (31.663%)  route 3.390ns (68.337%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.589     4.035    rst_n_IBUF
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124     4.159 r  timer_cnt[0]_i_1/O
                         net (fo=26, routed)          0.802     4.961    timer_cnt[0]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  timer_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.577     5.007    sys_clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  timer_cnt_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            led_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.260ns (19.622%)  route 1.065ns (80.378%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.937     1.152    rst_n_IBUF
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.197 r  led[3]_i_1/O
                         net (fo=4, routed)           0.128     1.325    p_0_in
    SLICE_X43Y53         FDRE                                         r  led_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  led_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            led_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.260ns (19.622%)  route 1.065ns (80.378%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.937     1.152    rst_n_IBUF
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.197 r  led[3]_i_1/O
                         net (fo=4, routed)           0.128     1.325    p_0_in
    SLICE_X43Y53         FDRE                                         r  led_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  led_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            led_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.384ns  (logic 0.260ns (18.784%)  route 1.124ns (81.216%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.937     1.152    rst_n_IBUF
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.197 r  led[3]_i_1/O
                         net (fo=4, routed)           0.187     1.384    p_0_in
    SLICE_X43Y51         FDRE                                         r  led_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     2.059    sys_clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  led_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            led_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.384ns  (logic 0.260ns (18.784%)  route 1.124ns (81.216%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.937     1.152    rst_n_IBUF
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.197 r  led[3]_i_1/O
                         net (fo=4, routed)           0.187     1.384    p_0_in
    SLICE_X43Y51         FDRE                                         r  led_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     2.059    sys_clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  led_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.442ns  (logic 0.260ns (18.028%)  route 1.182ns (81.972%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.999     1.214    rst_n_IBUF
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.259 r  timer_cnt[0]_i_1/O
                         net (fo=26, routed)          0.184     1.442    timer_cnt[0]_i_1_n_0
    SLICE_X42Y52         FDRE                                         r  timer_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     2.059    sys_clk_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  timer_cnt_reg[16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.442ns  (logic 0.260ns (18.028%)  route 1.182ns (81.972%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.999     1.214    rst_n_IBUF
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.259 r  timer_cnt[0]_i_1/O
                         net (fo=26, routed)          0.184     1.442    timer_cnt[0]_i_1_n_0
    SLICE_X42Y52         FDRE                                         r  timer_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     2.059    sys_clk_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  timer_cnt_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.442ns  (logic 0.260ns (18.028%)  route 1.182ns (81.972%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.999     1.214    rst_n_IBUF
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.259 r  timer_cnt[0]_i_1/O
                         net (fo=26, routed)          0.184     1.442    timer_cnt[0]_i_1_n_0
    SLICE_X42Y52         FDRE                                         r  timer_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     2.059    sys_clk_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  timer_cnt_reg[18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.442ns  (logic 0.260ns (18.028%)  route 1.182ns (81.972%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.999     1.214    rst_n_IBUF
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.259 r  timer_cnt[0]_i_1/O
                         net (fo=26, routed)          0.184     1.442    timer_cnt[0]_i_1_n_0
    SLICE_X42Y52         FDRE                                         r  timer_cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     2.059    sys_clk_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  timer_cnt_reg[19]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.505ns  (logic 0.260ns (17.278%)  route 1.245ns (82.722%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.999     1.214    rst_n_IBUF
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.259 r  timer_cnt[0]_i_1/O
                         net (fo=26, routed)          0.246     1.505    timer_cnt[0]_i_1_n_0
    SLICE_X42Y51         FDRE                                         r  timer_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     2.059    sys_clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  timer_cnt_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.505ns  (logic 0.260ns (17.278%)  route 1.245ns (82.722%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.999     1.214    rst_n_IBUF
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.259 r  timer_cnt[0]_i_1/O
                         net (fo=26, routed)          0.246     1.505    timer_cnt[0]_i_1_n_0
    SLICE_X42Y51         FDRE                                         r  timer_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     2.059    sys_clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  timer_cnt_reg[13]/C





