INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/samum/Comp541/Lab2a/Lab2a.srcs/sources_1/new/adder4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/samum/Comp541/Lab2a/Lab2a.srcs/sources_1/imports/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/samum/Comp541/Lab2a/Lab2a.srcs/sim_2/new/adder4bit_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder4bit_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samum/Comp541/Lab2a/Lab2a.sim/sim_2/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
