

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_38_1'
================================================================
* Date:           Sun Nov 13 20:47:08 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Big_Data_Ser
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.60 ns|  5.548 ns|     2.05 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_1  |        ?|        ?|        35|         10|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    660|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    261|    -|
|Register         |        -|    -|     519|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     519|    921|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln41_1_fu_289_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln42_fu_299_p2                   |         +|   0|  0|  71|          64|           4|
    |add_ln49_fu_403_p2                   |         +|   0|  0|  39|          32|          13|
    |add_ln54_fu_362_p2                   |         +|   0|  0|  39|          32|          12|
    |add_ln56_fu_372_p2                   |         +|   0|  0|  71|          64|          64|
    |add_ln60_1_fu_386_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln60_fu_345_p2                   |         +|   0|  0|  39|          32|          12|
    |add_ln64_fu_397_p2                   |         +|   0|  0|  39|          32|           3|
    |cur_src_fu_254_p2                    |         +|   0|  0|  71|          64|          64|
    |grp_fu_236_p2                        |         +|   0|  0|  11|           3|           1|
    |ptr_col_d1                           |         +|   0|  0|  39|          32|          13|
    |ap_block_pp0_stage2_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_state22_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state23_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state24_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state25_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state27_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state28_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state29_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state30_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state31_pp0_stage0_iter3    |       and|   0|  0|   2|           1|           1|
    |ap_block_state35_pp0_stage4_iter3    |       and|   0|  0|   2|           1|           1|
    |ap_condition_825                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_829                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_832                     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op119_writereq_state22  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op132_write_state30     |       and|   0|  0|   2|           1|           1|
    |empty_28_fu_330_p2                   |      icmp|   0|  0|   9|           4|           1|
    |empty_fu_325_p2                      |      icmp|   0|  0|   9|           4|           2|
    |icmp_ln1065_fu_316_p2                |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln38_fu_283_p2                  |      icmp|   0|  0|  11|           8|           7|
    |ap_block_pp0_stage0_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_state26_io                  |        or|   0|  0|   2|           1|           1|
    |empty_29_fu_335_p2                   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                        |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0| 660|         533|         359|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  59|         11|    1|         11|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx_load         |   9|          2|   64|        128|
    |gmem_blk_n_AR                     |   9|          2|    1|          2|
    |gmem_blk_n_AW                     |   9|          2|    1|          2|
    |gmem_blk_n_B                      |   9|          2|    1|          2|
    |gmem_blk_n_R                      |   9|          2|    1|          2|
    |gmem_blk_n_W                      |   9|          2|    1|          2|
    |idx_fu_92                         |   9|          2|   64|        128|
    |m_axi_gmem_ARADDR                 |  14|          3|   64|        192|
    |m_axi_gmem_AWADDR                 |  14|          3|   64|        192|
    |prev_col_idx_V_fu_96              |   9|          2|    3|          6|
    |ptr_col_address0                  |  20|          4|    3|         12|
    |ptr_col_address1                  |  14|          3|    3|          9|
    |ptr_col_d0                        |  14|          3|   32|         96|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 261|         55|  309|        796|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln60_reg_509                   |  32|   0|   32|          0|
    |ap_CS_fsm                          |  10|   0|   10|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |col_idx_V_reg_468                  |   3|   0|    3|          0|
    |empty_29_reg_492                   |   1|   0|    1|          0|
    |empty_29_reg_492_pp0_iter2_reg     |   1|   0|    1|          0|
    |gmem_addr_2_reg_462                |  64|   0|   64|          0|
    |gmem_addr_5_reg_514                |  64|   0|   64|          0|
    |gmem_addr_6_reg_520                |  64|   0|   64|          0|
    |gmem_addr_reg_445                  |  64|   0|   64|          0|
    |icmp_ln1065_reg_476                |   1|   0|    1|          0|
    |icmp_ln1065_reg_476_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln38_reg_458                  |   1|   0|    1|          0|
    |icmp_ln38_reg_458_pp0_iter1_reg    |   1|   0|    1|          0|
    |idx_fu_92                          |  64|   0|   64|          0|
    |idx_load_reg_439                   |  64|   0|   64|          0|
    |prev_col_idx_V_fu_96               |   3|   0|    3|          0|
    |ptr_col_addr_reg_486               |   3|   0|    3|          0|
    |ptr_col_load_1_reg_502             |  32|   0|   32|          0|
    |ptr_col_load_reg_496               |  32|   0|   32|          0|
    |type_reg_451                       |   4|   0|    4|          0|
    |zext_ln587_reg_480                 |   3|   0|   64|         61|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 519|   0|  580|         61|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_38_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_38_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_38_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_38_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_38_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_38_1|  return value|
|m_axi_gmem_AWVALID      |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWREADY      |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWADDR       |  out|   64|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWID         |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWLEN        |  out|   32|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWSIZE       |  out|    3|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWBURST      |  out|    2|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWLOCK       |  out|    2|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWCACHE      |  out|    4|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWPROT       |  out|    3|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWQOS        |  out|    4|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWREGION     |  out|    4|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWUSER       |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_WVALID       |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_WREADY       |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_WDATA        |  out|    8|       m_axi|                          gmem|       pointer|
|m_axi_gmem_WSTRB        |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_WLAST        |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_WID          |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_WUSER        |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARVALID      |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARREADY      |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARADDR       |  out|   64|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARID         |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARLEN        |  out|   32|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARSIZE       |  out|    3|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARBURST      |  out|    2|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARLOCK       |  out|    2|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARCACHE      |  out|    4|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARPROT       |  out|    3|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARQOS        |  out|    4|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARREGION     |  out|    4|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARUSER       |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_RVALID       |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_RREADY       |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_RDATA        |   in|    8|       m_axi|                          gmem|       pointer|
|m_axi_gmem_RLAST        |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_RID          |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_RFIFONUM     |   in|   11|       m_axi|                          gmem|       pointer|
|m_axi_gmem_RUSER        |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_RRESP        |   in|    2|       m_axi|                          gmem|       pointer|
|m_axi_gmem_BVALID       |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_BREADY       |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_BRESP        |   in|    2|       m_axi|                          gmem|       pointer|
|m_axi_gmem_BID          |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_BUSER        |   in|    1|       m_axi|                          gmem|       pointer|
|src_buff                |   in|   64|     ap_none|                      src_buff|        scalar|
|add_ln41                |   in|   64|     ap_none|                      add_ln41|        scalar|
|ptr_col_address0        |  out|    3|   ap_memory|                       ptr_col|         array|
|ptr_col_ce0             |  out|    1|   ap_memory|                       ptr_col|         array|
|ptr_col_we0             |  out|    1|   ap_memory|                       ptr_col|         array|
|ptr_col_d0              |  out|   32|   ap_memory|                       ptr_col|         array|
|ptr_col_q0              |   in|   32|   ap_memory|                       ptr_col|         array|
|ptr_col_address1        |  out|    3|   ap_memory|                       ptr_col|         array|
|ptr_col_ce1             |  out|    1|   ap_memory|                       ptr_col|         array|
|ptr_col_we1             |  out|    1|   ap_memory|                       ptr_col|         array|
|ptr_col_d1              |  out|   32|   ap_memory|                       ptr_col|         array|
|ptr_col_q1              |   in|   32|   ap_memory|                       ptr_col|         array|
|ptr_col2_address0       |  out|    3|   ap_memory|                      ptr_col2|         array|
|ptr_col2_ce0            |  out|    1|   ap_memory|                      ptr_col2|         array|
|ptr_col2_we0            |  out|    1|   ap_memory|                      ptr_col2|         array|
|ptr_col2_d0             |  out|   32|   ap_memory|                      ptr_col2|         array|
|ptr_col2_base_address0  |  out|    3|   ap_memory|                 ptr_col2_base|         array|
|ptr_col2_base_ce0       |  out|    1|   ap_memory|                 ptr_col2_base|         array|
|ptr_col2_base_we0       |  out|    1|   ap_memory|                 ptr_col2_base|         array|
|ptr_col2_base_d0        |  out|   32|   ap_memory|                 ptr_col2_base|         array|
|dst_buff                |   in|   64|     ap_none|                      dst_buff|        scalar|
+------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 35


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 1
  Pipeline-0 : II = 10, D = 35, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 38 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%prev_col_idx_V = alloca i32 1"   --->   Operation 39 'alloca' 'prev_col_idx_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 660000, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%dst_buff_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %dst_buff"   --->   Operation 41 'read' 'dst_buff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add_ln41_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln41"   --->   Operation 42 'read' 'add_ln41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%src_buff_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %src_buff"   --->   Operation 43 'read' 'src_buff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 7, i3 %prev_col_idx_V"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %idx"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%idx_load = load i64 %idx" [Big_Data_Ser/top.cpp:41]   --->   Operation 47 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (3.52ns)   --->   "%cur_src = add i64 %idx_load, i64 %src_buff_read" [Big_Data_Ser/top.cpp:36]   --->   Operation 48 'add' 'cur_src' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %cur_src" [Big_Data_Ser/top.cpp:38]   --->   Operation 49 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.54>
ST_2 : Operation 50 [7/7] (5.54ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem_addr, i32 1" [Big_Data_Ser/top.cpp:38]   --->   Operation 50 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 5.54>
ST_3 : Operation 51 [6/7] (5.54ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem_addr, i32 1" [Big_Data_Ser/top.cpp:38]   --->   Operation 51 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 5.54>
ST_4 : Operation 52 [5/7] (5.54ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem_addr, i32 1" [Big_Data_Ser/top.cpp:38]   --->   Operation 52 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 5.54>
ST_5 : Operation 53 [4/7] (5.54ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem_addr, i32 1" [Big_Data_Ser/top.cpp:38]   --->   Operation 53 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 5.54>
ST_6 : Operation 54 [3/7] (5.54ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem_addr, i32 1" [Big_Data_Ser/top.cpp:38]   --->   Operation 54 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 5.54>
ST_7 : Operation 55 [2/7] (5.54ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem_addr, i32 1" [Big_Data_Ser/top.cpp:38]   --->   Operation 55 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 5.54>
ST_8 : Operation 56 [1/7] (5.54ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem_addr, i32 1" [Big_Data_Ser/top.cpp:38]   --->   Operation 56 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 5.54>
ST_9 : Operation 57 [1/1] (5.54ns)   --->   "%gmem_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i64 %gmem_addr" [Big_Data_Ser/top.cpp:38]   --->   Operation 57 'read' 'gmem_addr_read' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%type = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %gmem_addr_read, i32 4, i32 7" [Big_Data_Ser/top.cpp:38]   --->   Operation 58 'partselect' 'type' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.10>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 60 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %type, i4 0" [Big_Data_Ser/top.cpp:38]   --->   Operation 61 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (1.55ns)   --->   "%icmp_ln38 = icmp_eq  i8 %and_ln, i8 208" [Big_Data_Ser/top.cpp:38]   --->   Operation 62 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %while.body, void %while.end.exitStub" [Big_Data_Ser/top.cpp:38]   --->   Operation 63 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (3.52ns)   --->   "%add_ln41_1 = add i64 %idx_load, i64 %add_ln41_read" [Big_Data_Ser/top.cpp:41]   --->   Operation 64 'add' 'add_ln41_1' <Predicate = (!icmp_ln38)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i8 %gmem, i64 %add_ln41_1" [Big_Data_Ser/top.cpp:41]   --->   Operation 65 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (3.52ns)   --->   "%add_ln42 = add i64 %idx_load, i64 11" [Big_Data_Ser/top.cpp:42]   --->   Operation 66 'add' 'add_ln42' <Predicate = (!icmp_ln38)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln36 = store i64 %add_ln42, i64 %idx" [Big_Data_Ser/top.cpp:36]   --->   Operation 67 'store' 'store_ln36' <Predicate = (!icmp_ln38)> <Delay = 1.58>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln36 = br void %while.cond" [Big_Data_Ser/top.cpp:36]   --->   Operation 68 'br' 'br_ln36' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.54>
ST_11 : Operation 69 [7/7] (5.54ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem_addr_2, i32 1" [Big_Data_Ser/top.cpp:41]   --->   Operation 69 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 5.54>
ST_12 : Operation 70 [6/7] (5.54ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem_addr_2, i32 1" [Big_Data_Ser/top.cpp:41]   --->   Operation 70 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 5.54>
ST_13 : Operation 71 [5/7] (5.54ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem_addr_2, i32 1" [Big_Data_Ser/top.cpp:41]   --->   Operation 71 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 5.54>
ST_14 : Operation 72 [4/7] (5.54ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem_addr_2, i32 1" [Big_Data_Ser/top.cpp:41]   --->   Operation 72 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 5.54>
ST_15 : Operation 73 [3/7] (5.54ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem_addr_2, i32 1" [Big_Data_Ser/top.cpp:41]   --->   Operation 73 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 5.54>
ST_16 : Operation 74 [2/7] (5.54ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem_addr_2, i32 1" [Big_Data_Ser/top.cpp:41]   --->   Operation 74 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 5.54>
ST_17 : Operation 75 [1/7] (5.54ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i64 %gmem_addr_2, i32 1" [Big_Data_Ser/top.cpp:41]   --->   Operation 75 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 5.54>
ST_18 : Operation 76 [1/1] (5.54ns)   --->   "%gmem_addr_2_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i64 %gmem_addr_2" [Big_Data_Ser/top.cpp:41]   --->   Operation 76 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 77 [1/1] (0.00ns)   --->   "%col_idx_V = trunc i8 %gmem_addr_2_read"   --->   Operation 77 'trunc' 'col_idx_V' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 78 [1/1] (0.00ns)   --->   "%prev_col_idx_V_load = load i3 %prev_col_idx_V"   --->   Operation 78 'load' 'prev_col_idx_V_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [Big_Data_Ser/top.cpp:40]   --->   Operation 79 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 80 [1/1] (1.13ns)   --->   "%icmp_ln1065 = icmp_eq  i3 %col_idx_V, i3 %prev_col_idx_V_load"   --->   Operation 80 'icmp' 'icmp_ln1065' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln1065, void %if.end, void %while.cond.backedge" [Big_Data_Ser/top.cpp:44]   --->   Operation 81 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i3 %col_idx_V"   --->   Operation 82 'zext' 'zext_ln587' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_19 : Operation 83 [1/1] (0.00ns)   --->   "%ptr_col_addr = getelementptr i32 %ptr_col, i64 0, i64 %zext_ln587" [Big_Data_Ser/top.cpp:49]   --->   Operation 83 'getelementptr' 'ptr_col_addr' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_19 : Operation 84 [2/2] (2.32ns)   --->   "%ptr_col_load = load i3 %ptr_col_addr" [Big_Data_Ser/top.cpp:49]   --->   Operation 84 'load' 'ptr_col_load' <Predicate = (!icmp_ln1065)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_19 : Operation 85 [1/1] (1.30ns)   --->   "%empty = icmp_eq  i4 %type, i4 3" [Big_Data_Ser/top.cpp:38]   --->   Operation 85 'icmp' 'empty' <Predicate = (!icmp_ln1065)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 86 [1/1] (1.30ns)   --->   "%empty_28 = icmp_eq  i4 %type, i4 1" [Big_Data_Ser/top.cpp:38]   --->   Operation 86 'icmp' 'empty_28' <Predicate = (!icmp_ln1065)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 87 [1/1] (0.97ns)   --->   "%empty_29 = or i1 %empty_28, i1 %empty" [Big_Data_Ser/top.cpp:38]   --->   Operation 87 'or' 'empty_29' <Predicate = (!icmp_ln1065)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %empty_29, void %if.else, void %if.then6" [Big_Data_Ser/top.cpp:38]   --->   Operation 88 'br' 'br_ln38' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_19 : Operation 89 [2/2] (2.32ns)   --->   "%ptr_col_load_1 = load i3 %ptr_col_addr" [Big_Data_Ser/top.cpp:54]   --->   Operation 89 'load' 'ptr_col_load_1' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_19 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln68 = store i3 %col_idx_V, i3 %prev_col_idx_V" [Big_Data_Ser/top.cpp:68]   --->   Operation 90 'store' 'store_ln68' <Predicate = (!icmp_ln1065)> <Delay = 1.58>
ST_19 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln68 = br void %while.cond.backedge" [Big_Data_Ser/top.cpp:68]   --->   Operation 91 'br' 'br_ln68' <Predicate = (!icmp_ln1065)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 4.87>
ST_20 : Operation 92 [1/2] (2.32ns)   --->   "%ptr_col_load = load i3 %ptr_col_addr" [Big_Data_Ser/top.cpp:49]   --->   Operation 92 'load' 'ptr_col_load' <Predicate = (!icmp_ln1065)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_20 : Operation 93 [1/2] (2.32ns)   --->   "%ptr_col_load_1 = load i3 %ptr_col_addr" [Big_Data_Ser/top.cpp:54]   --->   Operation 93 'load' 'ptr_col_load_1' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_20 : Operation 94 [1/1] (2.55ns)   --->   "%add_ln60 = add i32 %ptr_col_load_1, i32 4004" [Big_Data_Ser/top.cpp:60]   --->   Operation 94 'add' 'add_ln60' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.87>
ST_21 : Operation 95 [1/1] (2.55ns)   --->   "%add_ln53 = add i32 %ptr_col_load, i32 5008" [Big_Data_Ser/top.cpp:53]   --->   Operation 95 'add' 'add_ln53' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 96 [1/1] (1.65ns)   --->   "%ret_V = add i3 %col_idx_V, i3 1"   --->   Operation 96 'add' 'ret_V' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln587_2 = zext i3 %ret_V"   --->   Operation 97 'zext' 'zext_ln587_2' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 0.00>
ST_21 : Operation 98 [1/1] (0.00ns)   --->   "%ptr_col_addr_2 = getelementptr i32 %ptr_col, i64 0, i64 %zext_ln587_2" [Big_Data_Ser/top.cpp:53]   --->   Operation 98 'getelementptr' 'ptr_col_addr_2' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 0.00>
ST_21 : Operation 99 [1/1] (2.32ns)   --->   "%store_ln53 = store i32 %add_ln53, i3 %ptr_col_addr_2" [Big_Data_Ser/top.cpp:53]   --->   Operation 99 'store' 'store_ln53' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_21 : Operation 100 [1/1] (2.55ns)   --->   "%add_ln54 = add i32 %ptr_col_load_1, i32 4008" [Big_Data_Ser/top.cpp:54]   --->   Operation 100 'add' 'add_ln54' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 101 [1/1] (0.00ns)   --->   "%ptr_col2_addr = getelementptr i32 %ptr_col2, i64 0, i64 %zext_ln587" [Big_Data_Ser/top.cpp:54]   --->   Operation 101 'getelementptr' 'ptr_col2_addr' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 0.00>
ST_21 : Operation 102 [1/1] (2.32ns)   --->   "%store_ln54 = store i32 %add_ln54, i3 %ptr_col2_addr" [Big_Data_Ser/top.cpp:54]   --->   Operation 102 'store' 'store_ln54' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_21 : Operation 103 [1/1] (0.00ns)   --->   "%ptr_col2_base_addr = getelementptr i32 %ptr_col2_base, i64 0, i64 %zext_ln587" [Big_Data_Ser/top.cpp:55]   --->   Operation 103 'getelementptr' 'ptr_col2_base_addr' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 0.00>
ST_21 : Operation 104 [1/1] (2.32ns)   --->   "%store_ln55 = store i32 %add_ln54, i3 %ptr_col2_base_addr" [Big_Data_Ser/top.cpp:55]   --->   Operation 104 'store' 'store_ln55' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_21 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i32 %ptr_col_load_1" [Big_Data_Ser/top.cpp:56]   --->   Operation 105 'sext' 'sext_ln56' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 0.00>
ST_21 : Operation 106 [1/1] (3.52ns)   --->   "%add_ln56 = add i64 %sext_ln56, i64 %dst_buff_read" [Big_Data_Ser/top.cpp:56]   --->   Operation 106 'add' 'add_ln56' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 107 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i8 %gmem, i64 %add_ln56" [Big_Data_Ser/top.cpp:60]   --->   Operation 107 'getelementptr' 'gmem_addr_5' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 0.00>
ST_21 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i32 %add_ln60" [Big_Data_Ser/top.cpp:60]   --->   Operation 108 'sext' 'sext_ln60' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 0.00>
ST_21 : Operation 109 [1/1] (3.52ns)   --->   "%add_ln60_1 = add i64 %sext_ln60, i64 %dst_buff_read" [Big_Data_Ser/top.cpp:60]   --->   Operation 109 'add' 'add_ln60_1' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 110 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i8 %gmem, i64 %add_ln60_1" [Big_Data_Ser/top.cpp:64]   --->   Operation 110 'getelementptr' 'gmem_addr_6' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 0.00>
ST_21 : Operation 111 [1/1] (2.55ns)   --->   "%add_ln64 = add i32 %ptr_col_load_1, i32 4" [Big_Data_Ser/top.cpp:64]   --->   Operation 111 'add' 'add_ln64' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 112 [1/1] (2.32ns)   --->   "%store_ln64 = store i32 %add_ln64, i3 %ptr_col_addr" [Big_Data_Ser/top.cpp:64]   --->   Operation 112 'store' 'store_ln64' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_21 : Operation 113 [1/1] (2.55ns)   --->   "%add_ln49 = add i32 %ptr_col_load, i32 8000" [Big_Data_Ser/top.cpp:49]   --->   Operation 113 'add' 'add_ln49' <Predicate = (!icmp_ln1065 & empty_29)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 114 [1/1] (1.65ns)   --->   "%ret_V_1 = add i3 %col_idx_V, i3 1"   --->   Operation 114 'add' 'ret_V_1' <Predicate = (!icmp_ln1065 & empty_29)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i3 %ret_V_1"   --->   Operation 115 'zext' 'zext_ln587_1' <Predicate = (!icmp_ln1065 & empty_29)> <Delay = 0.00>
ST_21 : Operation 116 [1/1] (0.00ns)   --->   "%ptr_col_addr_3 = getelementptr i32 %ptr_col, i64 0, i64 %zext_ln587_1" [Big_Data_Ser/top.cpp:49]   --->   Operation 116 'getelementptr' 'ptr_col_addr_3' <Predicate = (!icmp_ln1065 & empty_29)> <Delay = 0.00>
ST_21 : Operation 117 [1/1] (2.32ns)   --->   "%store_ln49 = store i32 %add_ln49, i3 %ptr_col_addr_3" [Big_Data_Ser/top.cpp:49]   --->   Operation 117 'store' 'store_ln49' <Predicate = (!icmp_ln1065 & empty_29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_21 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln50 = br void %if.end67" [Big_Data_Ser/top.cpp:50]   --->   Operation 118 'br' 'br_ln50' <Predicate = (!icmp_ln1065 & empty_29)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 5.54>
ST_22 : Operation 119 [1/1] (5.54ns)   --->   "%empty_30 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i64 %gmem_addr_5, i32 4" [Big_Data_Ser/top.cpp:60]   --->   Operation 119 'writereq' 'empty_30' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 5.54>
ST_23 : Operation 120 [1/1] (5.54ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %gmem_addr_5, i8 0, i1 1" [Big_Data_Ser/top.cpp:60]   --->   Operation 120 'write' 'write_ln60' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 5.54>
ST_24 : Operation 121 [1/1] (5.54ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %gmem_addr_5, i8 0, i1 1" [Big_Data_Ser/top.cpp:60]   --->   Operation 121 'write' 'write_ln60' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 5.54>
ST_25 : Operation 122 [1/1] (5.54ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %gmem_addr_5, i8 0, i1 1" [Big_Data_Ser/top.cpp:60]   --->   Operation 122 'write' 'write_ln60' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 140 'ret' 'ret_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 5.54>
ST_26 : Operation 123 [1/1] (5.54ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %gmem_addr_5, i8 0, i1 1" [Big_Data_Ser/top.cpp:60]   --->   Operation 123 'write' 'write_ln60' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 124 [1/1] (5.54ns)   --->   "%empty_32 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i64 %gmem_addr_6, i32 4" [Big_Data_Ser/top.cpp:64]   --->   Operation 124 'writereq' 'empty_32' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 5.54>
ST_27 : Operation 125 [5/5] (5.54ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr_5" [Big_Data_Ser/top.cpp:60]   --->   Operation 125 'writeresp' 'empty_31' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 126 [1/1] (5.54ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %gmem_addr_6, i8 0, i1 1" [Big_Data_Ser/top.cpp:64]   --->   Operation 126 'write' 'write_ln64' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 5.54>
ST_28 : Operation 127 [4/5] (5.54ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr_5" [Big_Data_Ser/top.cpp:60]   --->   Operation 127 'writeresp' 'empty_31' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 128 [1/1] (5.54ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %gmem_addr_6, i8 0, i1 1" [Big_Data_Ser/top.cpp:64]   --->   Operation 128 'write' 'write_ln64' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 5.54>
ST_29 : Operation 129 [3/5] (5.54ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr_5" [Big_Data_Ser/top.cpp:60]   --->   Operation 129 'writeresp' 'empty_31' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 130 [1/1] (5.54ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %gmem_addr_6, i8 0, i1 1" [Big_Data_Ser/top.cpp:64]   --->   Operation 130 'write' 'write_ln64' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 5.54>
ST_30 : Operation 131 [2/5] (5.54ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr_5" [Big_Data_Ser/top.cpp:60]   --->   Operation 131 'writeresp' 'empty_31' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 132 [1/1] (5.54ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %gmem_addr_6, i8 0, i1 1" [Big_Data_Ser/top.cpp:64]   --->   Operation 132 'write' 'write_ln64' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 5.54>
ST_31 : Operation 133 [1/5] (5.54ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr_5" [Big_Data_Ser/top.cpp:60]   --->   Operation 133 'writeresp' 'empty_31' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 134 [5/5] (5.54ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr_6" [Big_Data_Ser/top.cpp:64]   --->   Operation 134 'writeresp' 'empty_33' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 5.54>
ST_32 : Operation 135 [4/5] (5.54ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr_6" [Big_Data_Ser/top.cpp:64]   --->   Operation 135 'writeresp' 'empty_33' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 5.54>
ST_33 : Operation 136 [3/5] (5.54ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr_6" [Big_Data_Ser/top.cpp:64]   --->   Operation 136 'writeresp' 'empty_33' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 5.54>
ST_34 : Operation 137 [2/5] (5.54ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr_6" [Big_Data_Ser/top.cpp:64]   --->   Operation 137 'writeresp' 'empty_33' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 5.54>
ST_35 : Operation 138 [1/5] (5.54ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr_6" [Big_Data_Ser/top.cpp:64]   --->   Operation 138 'writeresp' 'empty_33' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 5.54> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end67"   --->   Operation 139 'br' 'br_ln0' <Predicate = (!icmp_ln1065 & !empty_29)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ src_buff]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln41]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ptr_col]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ ptr_col2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ptr_col2_base]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dst_buff]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                 (alloca        ) [ 011111111110000000000000000000000000]
prev_col_idx_V      (alloca        ) [ 011111111111111111110000000000000000]
specinterface_ln0   (specinterface ) [ 000000000000000000000000000000000000]
dst_buff_read       (read          ) [ 011111111111111111111100000000000000]
add_ln41_read       (read          ) [ 001111111110000000000000000000000000]
src_buff_read       (read          ) [ 000000000000000000000000000000000000]
store_ln0           (store         ) [ 000000000000000000000000000000000000]
store_ln0           (store         ) [ 000000000000000000000000000000000000]
br_ln0              (br            ) [ 000000000000000000000000000000000000]
idx_load            (load          ) [ 001111111110000000000000000000000000]
cur_src             (add           ) [ 000000000000000000000000000000000000]
gmem_addr           (getelementptr ) [ 001111111100000000000000000000000000]
gmem_load_req       (readreq       ) [ 000000000000000000000000000000000000]
gmem_addr_read      (read          ) [ 000000000000000000000000000000000000]
type                (partselect    ) [ 011111111111111111110000000000000000]
specbitsmap_ln0     (specbitsmap   ) [ 000000000000000000000000000000000000]
specpipeline_ln0    (specpipeline  ) [ 000000000000000000000000000000000000]
and_ln              (bitconcatenate) [ 000000000000000000000000000000000000]
icmp_ln38           (icmp          ) [ 011111111111111111111111110000000000]
br_ln38             (br            ) [ 000000000000000000000000000000000000]
add_ln41_1          (add           ) [ 000000000000000000000000000000000000]
gmem_addr_2         (getelementptr ) [ 011111111001111111100000000000000000]
add_ln42            (add           ) [ 000000000000000000000000000000000000]
store_ln36          (store         ) [ 000000000000000000000000000000000000]
br_ln36             (br            ) [ 000000000000000000000000000000000000]
gmem_load_2_req     (readreq       ) [ 000000000000000000000000000000000000]
gmem_addr_2_read    (read          ) [ 000000000000000000000000000000000000]
col_idx_V           (trunc         ) [ 010000000110000000011100000000000000]
prev_col_idx_V_load (load          ) [ 000000000000000000000000000000000000]
specloopname_ln40   (specloopname  ) [ 000000000000000000000000000000000000]
icmp_ln1065         (icmp          ) [ 011111111110000000011111111111111111]
br_ln44             (br            ) [ 000000000000000000000000000000000000]
zext_ln587          (zext          ) [ 010000000010000000001100000000000000]
ptr_col_addr        (getelementptr ) [ 010000000010000000001100000000000000]
empty               (icmp          ) [ 000000000000000000000000000000000000]
empty_28            (icmp          ) [ 000000000000000000000000000000000000]
empty_29            (or            ) [ 011111111110000000011111111111111111]
br_ln38             (br            ) [ 000000000000000000000000000000000000]
store_ln68          (store         ) [ 000000000000000000000000000000000000]
br_ln68             (br            ) [ 000000000000000000000000000000000000]
ptr_col_load        (load          ) [ 010000000000000000000100000000000000]
ptr_col_load_1      (load          ) [ 010000000000000000000100000000000000]
add_ln60            (add           ) [ 010000000000000000000100000000000000]
add_ln53            (add           ) [ 000000000000000000000000000000000000]
ret_V               (add           ) [ 000000000000000000000000000000000000]
zext_ln587_2        (zext          ) [ 000000000000000000000000000000000000]
ptr_col_addr_2      (getelementptr ) [ 000000000000000000000000000000000000]
store_ln53          (store         ) [ 000000000000000000000000000000000000]
add_ln54            (add           ) [ 000000000000000000000000000000000000]
ptr_col2_addr       (getelementptr ) [ 000000000000000000000000000000000000]
store_ln54          (store         ) [ 000000000000000000000000000000000000]
ptr_col2_base_addr  (getelementptr ) [ 000000000000000000000000000000000000]
store_ln55          (store         ) [ 000000000000000000000000000000000000]
sext_ln56           (sext          ) [ 000000000000000000000000000000000000]
add_ln56            (add           ) [ 000000000000000000000000000000000000]
gmem_addr_5         (getelementptr ) [ 011111111110000000000011111111110000]
sext_ln60           (sext          ) [ 000000000000000000000000000000000000]
add_ln60_1          (add           ) [ 000000000000000000000000000000000000]
gmem_addr_6         (getelementptr ) [ 011111111110000000000011111111111111]
add_ln64            (add           ) [ 000000000000000000000000000000000000]
store_ln64          (store         ) [ 000000000000000000000000000000000000]
add_ln49            (add           ) [ 000000000000000000000000000000000000]
ret_V_1             (add           ) [ 000000000000000000000000000000000000]
zext_ln587_1        (zext          ) [ 000000000000000000000000000000000000]
ptr_col_addr_3      (getelementptr ) [ 000000000000000000000000000000000000]
store_ln49          (store         ) [ 000000000000000000000000000000000000]
br_ln50             (br            ) [ 000000000000000000000000000000000000]
empty_30            (writereq      ) [ 000000000000000000000000000000000000]
write_ln60          (write         ) [ 000000000000000000000000000000000000]
write_ln60          (write         ) [ 000000000000000000000000000000000000]
write_ln60          (write         ) [ 000000000000000000000000000000000000]
write_ln60          (write         ) [ 000000000000000000000000000000000000]
empty_32            (writereq      ) [ 000000000000000000000000000000000000]
write_ln64          (write         ) [ 000000000000000000000000000000000000]
write_ln64          (write         ) [ 000000000000000000000000000000000000]
write_ln64          (write         ) [ 000000000000000000000000000000000000]
write_ln64          (write         ) [ 000000000000000000000000000000000000]
empty_31            (writeresp     ) [ 000000000000000000000000000000000000]
empty_33            (writeresp     ) [ 000000000000000000000000000000000000]
br_ln0              (br            ) [ 000000000000000000000000000000000000]
ret_ln0             (ret           ) [ 000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_buff">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_buff"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add_ln41">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln41"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ptr_col">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ptr_col"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ptr_col2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ptr_col2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ptr_col2_base">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ptr_col2_base"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dst_buff">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_buff"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="idx_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="prev_col_idx_V_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="prev_col_idx_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="dst_buff_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_buff_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="add_ln41_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln41_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="src_buff_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_buff_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_readreq_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="1"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="gmem_addr_read_read_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="8" slack="8"/>
<pin id="128" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/9 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_readreq_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="1"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_2_req/11 "/>
</bind>
</comp>

<comp id="137" class="1004" name="gmem_addr_2_read_read_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="8"/>
<pin id="140" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/18 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_writeresp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="1"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_30/22 empty_31/27 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="8" slack="2"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="0" index="3" bw="1" slack="0"/>
<pin id="154" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/23 write_ln60/24 write_ln60/25 write_ln60/26 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_writeresp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="5"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_32/26 empty_33/31 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="6"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="0" index="3" bw="1" slack="0"/>
<pin id="171" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln64/27 write_ln64/28 write_ln64/29 write_ln64/30 "/>
</bind>
</comp>

<comp id="176" class="1004" name="ptr_col_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="3" slack="0"/>
<pin id="180" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptr_col_addr/19 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="0" slack="0"/>
<pin id="189" dir="0" index="4" bw="3" slack="0"/>
<pin id="190" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="32" slack="1"/>
<pin id="192" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="ptr_col_load/19 ptr_col_load_1/19 store_ln53/21 store_ln64/21 store_ln49/21 "/>
</bind>
</comp>

<comp id="194" class="1004" name="ptr_col_addr_2_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="3" slack="0"/>
<pin id="198" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptr_col_addr_2/21 "/>
</bind>
</comp>

<comp id="202" class="1004" name="ptr_col2_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="3" slack="2"/>
<pin id="206" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptr_col2_addr/21 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln54_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/21 "/>
</bind>
</comp>

<comp id="215" class="1004" name="ptr_col2_base_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="3" slack="2"/>
<pin id="219" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptr_col2_base_addr/21 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln55_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/21 "/>
</bind>
</comp>

<comp id="228" class="1004" name="ptr_col_addr_3_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="3" slack="0"/>
<pin id="232" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptr_col_addr_3/21 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="3"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/21 ret_V_1/21 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln0_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="3" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln0_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="idx_load_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="0"/>
<pin id="253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="cur_src_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="0"/>
<pin id="257" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cur_src/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="gmem_addr_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="0"/>
<pin id="262" dir="0" index="1" bw="64" slack="0"/>
<pin id="263" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="type_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="0" index="2" bw="4" slack="0"/>
<pin id="270" dir="0" index="3" bw="4" slack="0"/>
<pin id="271" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="type/9 "/>
</bind>
</comp>

<comp id="276" class="1004" name="and_ln_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="4" slack="1"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/10 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln38_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/10 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln41_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="9"/>
<pin id="291" dir="0" index="1" bw="64" slack="9"/>
<pin id="292" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_1/10 "/>
</bind>
</comp>

<comp id="293" class="1004" name="gmem_addr_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="0"/>
<pin id="295" dir="0" index="1" bw="64" slack="0"/>
<pin id="296" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/10 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln42_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="9"/>
<pin id="301" dir="0" index="1" bw="5" slack="0"/>
<pin id="302" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/10 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln36_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="0" index="1" bw="64" slack="9"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/10 "/>
</bind>
</comp>

<comp id="309" class="1004" name="col_idx_V_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="col_idx_V/18 "/>
</bind>
</comp>

<comp id="313" class="1004" name="prev_col_idx_V_load_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="18"/>
<pin id="315" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="prev_col_idx_V_load/19 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln1065_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="1"/>
<pin id="318" dir="0" index="1" bw="3" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1065/19 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln587_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="3" slack="1"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/19 "/>
</bind>
</comp>

<comp id="325" class="1004" name="empty_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="10"/>
<pin id="327" dir="0" index="1" bw="4" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/19 "/>
</bind>
</comp>

<comp id="330" class="1004" name="empty_28_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="10"/>
<pin id="332" dir="0" index="1" bw="4" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_28/19 "/>
</bind>
</comp>

<comp id="335" class="1004" name="empty_29_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_29/19 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln68_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="3" slack="1"/>
<pin id="343" dir="0" index="1" bw="3" slack="18"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/19 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln60_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="13" slack="0"/>
<pin id="348" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/20 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln53_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="0" index="1" bw="14" slack="0"/>
<pin id="354" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/21 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln587_2_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="3" slack="0"/>
<pin id="359" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_2/21 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln54_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="0" index="1" bw="13" slack="0"/>
<pin id="365" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/21 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sext_ln56_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln56/21 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln56_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="64" slack="20"/>
<pin id="375" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/21 "/>
</bind>
</comp>

<comp id="377" class="1004" name="gmem_addr_5_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="0"/>
<pin id="379" dir="0" index="1" bw="64" slack="0"/>
<pin id="380" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_5/21 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sext_ln60_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60/21 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln60_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="64" slack="20"/>
<pin id="389" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_1/21 "/>
</bind>
</comp>

<comp id="391" class="1004" name="gmem_addr_6_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="64" slack="0"/>
<pin id="393" dir="0" index="1" bw="64" slack="0"/>
<pin id="394" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_6/21 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_ln64_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="0" index="1" bw="4" slack="0"/>
<pin id="400" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/21 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln49_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="0" index="1" bw="14" slack="0"/>
<pin id="406" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/21 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln587_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="3" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_1/21 "/>
</bind>
</comp>

<comp id="414" class="1005" name="idx_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="0"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="421" class="1005" name="prev_col_idx_V_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="3" slack="0"/>
<pin id="423" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="prev_col_idx_V "/>
</bind>
</comp>

<comp id="428" class="1005" name="dst_buff_read_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="20"/>
<pin id="430" dir="1" index="1" bw="64" slack="20"/>
</pin_list>
<bind>
<opset="dst_buff_read "/>
</bind>
</comp>

<comp id="434" class="1005" name="add_ln41_read_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="9"/>
<pin id="436" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="add_ln41_read "/>
</bind>
</comp>

<comp id="439" class="1005" name="idx_load_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="9"/>
<pin id="441" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="idx_load "/>
</bind>
</comp>

<comp id="445" class="1005" name="gmem_addr_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="1"/>
<pin id="447" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="451" class="1005" name="type_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="1"/>
<pin id="453" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="type "/>
</bind>
</comp>

<comp id="458" class="1005" name="icmp_ln38_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="15"/>
<pin id="460" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln38 "/>
</bind>
</comp>

<comp id="462" class="1005" name="gmem_addr_2_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="1"/>
<pin id="464" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="468" class="1005" name="col_idx_V_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="3" slack="1"/>
<pin id="470" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_idx_V "/>
</bind>
</comp>

<comp id="476" class="1005" name="icmp_ln1065_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="1"/>
<pin id="478" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1065 "/>
</bind>
</comp>

<comp id="480" class="1005" name="zext_ln587_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="2"/>
<pin id="482" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln587 "/>
</bind>
</comp>

<comp id="486" class="1005" name="ptr_col_addr_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="3" slack="1"/>
<pin id="488" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ptr_col_addr "/>
</bind>
</comp>

<comp id="492" class="1005" name="empty_29_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="1"/>
<pin id="494" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_29 "/>
</bind>
</comp>

<comp id="496" class="1005" name="ptr_col_load_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ptr_col_load "/>
</bind>
</comp>

<comp id="502" class="1005" name="ptr_col_load_1_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ptr_col_load_1 "/>
</bind>
</comp>

<comp id="509" class="1005" name="add_ln60_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="1"/>
<pin id="511" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60 "/>
</bind>
</comp>

<comp id="514" class="1005" name="gmem_addr_5_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="1"/>
<pin id="516" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_5 "/>
</bind>
</comp>

<comp id="520" class="1005" name="gmem_addr_6_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="5"/>
<pin id="522" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="gmem_addr_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="34" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="40" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="42" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="82" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="46" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="155"><net_src comp="84" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="86" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="157"><net_src comp="88" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="163"><net_src comp="82" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="46" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="165"><net_src comp="90" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="172"><net_src comp="84" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="86" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="174"><net_src comp="88" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="175"><net_src comp="90" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="176" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="38" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="194" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="207"><net_src comp="8" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="38" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="202" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="10" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="38" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="215" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="6" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="38" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="228" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="240"><net_src comp="76" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="38" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="258"><net_src comp="251" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="112" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="0" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="254" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="44" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="125" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="46" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="48" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="281"><net_src comp="56" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="58" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="287"><net_src comp="276" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="60" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="297"><net_src comp="0" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="289" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="62" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="299" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="137" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="320"><net_src comp="313" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="321" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="329"><net_src comp="68" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="70" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="330" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="325" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="349"><net_src comp="183" pin="7"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="72" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="74" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="356"><net_src comp="351" pin="2"/><net_sink comp="183" pin=4"/></net>

<net id="360"><net_src comp="236" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="366"><net_src comp="78" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="367"><net_src comp="362" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="368"><net_src comp="362" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="376"><net_src comp="369" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="0" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="372" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="390"><net_src comp="383" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="0" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="386" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="46" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="402"><net_src comp="397" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="407"><net_src comp="80" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="408"><net_src comp="403" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="412"><net_src comp="236" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="417"><net_src comp="92" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="420"><net_src comp="414" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="424"><net_src comp="96" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="427"><net_src comp="421" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="431"><net_src comp="100" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="437"><net_src comp="106" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="442"><net_src comp="251" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="448"><net_src comp="260" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="454"><net_src comp="266" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="457"><net_src comp="451" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="461"><net_src comp="283" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="293" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="471"><net_src comp="309" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="474"><net_src comp="468" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="475"><net_src comp="468" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="479"><net_src comp="316" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="321" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="489"><net_src comp="176" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="495"><net_src comp="335" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="183" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="505"><net_src comp="183" pin="7"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="508"><net_src comp="502" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="512"><net_src comp="345" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="517"><net_src comp="377" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="523"><net_src comp="391" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="166" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
	Port: ptr_col | {21 }
	Port: ptr_col2 | {21 }
	Port: ptr_col2_base | {21 }
 - Input state : 
	Port: dut_Pipeline_VITIS_LOOP_38_1 : gmem | {2 3 4 5 6 7 8 9 11 12 13 14 15 16 17 18 }
	Port: dut_Pipeline_VITIS_LOOP_38_1 : src_buff | {1 }
	Port: dut_Pipeline_VITIS_LOOP_38_1 : add_ln41 | {1 }
	Port: dut_Pipeline_VITIS_LOOP_38_1 : ptr_col | {19 20 }
	Port: dut_Pipeline_VITIS_LOOP_38_1 : dst_buff | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		idx_load : 1
		cur_src : 2
		gmem_addr : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		icmp_ln38 : 1
		br_ln38 : 2
		gmem_addr_2 : 1
		store_ln36 : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		icmp_ln1065 : 1
		br_ln44 : 2
		ptr_col_addr : 1
		ptr_col_load : 2
		empty_29 : 1
		br_ln38 : 1
		ptr_col_load_1 : 2
	State 20
		add_ln60 : 1
	State 21
		zext_ln587_2 : 1
		ptr_col_addr_2 : 2
		store_ln53 : 3
		store_ln54 : 1
		store_ln55 : 1
		add_ln56 : 1
		gmem_addr_5 : 2
		add_ln60_1 : 1
		gmem_addr_6 : 2
		store_ln64 : 1
		zext_ln587_1 : 1
		ptr_col_addr_3 : 2
		store_ln49 : 3
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |          grp_fu_236          |    0    |    11   |
|          |        cur_src_fu_254        |    0    |    71   |
|          |       add_ln41_1_fu_289      |    0    |    71   |
|          |        add_ln42_fu_299       |    0    |    71   |
|          |        add_ln60_fu_345       |    0    |    39   |
|    add   |        add_ln53_fu_351       |    0    |    39   |
|          |        add_ln54_fu_362       |    0    |    39   |
|          |        add_ln56_fu_372       |    0    |    71   |
|          |       add_ln60_1_fu_386      |    0    |    71   |
|          |        add_ln64_fu_397       |    0    |    39   |
|          |        add_ln49_fu_403       |    0    |    39   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln38_fu_283       |    0    |    11   |
|   icmp   |      icmp_ln1065_fu_316      |    0    |    8    |
|          |         empty_fu_325         |    0    |    9    |
|          |        empty_28_fu_330       |    0    |    9    |
|----------|------------------------------|---------|---------|
|    or    |        empty_29_fu_335       |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |   dst_buff_read_read_fu_100  |    0    |    0    |
|          |   add_ln41_read_read_fu_106  |    0    |    0    |
|   read   |   src_buff_read_read_fu_112  |    0    |    0    |
|          |  gmem_addr_read_read_fu_125  |    0    |    0    |
|          | gmem_addr_2_read_read_fu_137 |    0    |    0    |
|----------|------------------------------|---------|---------|
|  readreq |      grp_readreq_fu_118      |    0    |    0    |
|          |      grp_readreq_fu_130      |    0    |    0    |
|----------|------------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_142     |    0    |    0    |
|          |     grp_writeresp_fu_158     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |       grp_write_fu_149       |    0    |    0    |
|          |       grp_write_fu_166       |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|          type_fu_266         |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         and_ln_fu_276        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |       col_idx_V_fu_309       |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln587_fu_321      |    0    |    0    |
|   zext   |      zext_ln587_2_fu_357     |    0    |    0    |
|          |      zext_ln587_1_fu_409     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |       sext_ln56_fu_369       |    0    |    0    |
|          |       sext_ln60_fu_383       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   600   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| add_ln41_read_reg_434|   64   |
|   add_ln60_reg_509   |   32   |
|   col_idx_V_reg_468  |    3   |
| dst_buff_read_reg_428|   64   |
|   empty_29_reg_492   |    1   |
|  gmem_addr_2_reg_462 |    8   |
|  gmem_addr_5_reg_514 |    8   |
|  gmem_addr_6_reg_520 |    8   |
|   gmem_addr_reg_445  |    8   |
|  icmp_ln1065_reg_476 |    1   |
|   icmp_ln38_reg_458  |    1   |
|   idx_load_reg_439   |   64   |
|      idx_reg_414     |   64   |
|prev_col_idx_V_reg_421|    3   |
| ptr_col_addr_reg_486 |    3   |
|ptr_col_load_1_reg_502|   32   |
| ptr_col_load_reg_496 |   32   |
|     type_reg_451     |    4   |
|  zext_ln587_reg_480  |   64   |
+----------------------+--------+
|         Total        |   464  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_142 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_158 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_183  |  p0  |   3  |   3  |    9   ||    14   |
|   grp_access_fu_183  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_183  |  p2  |   3  |   0  |    0   ||    14   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   77   ||  8.1786 ||    37   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   600  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   37   |
|  Register |    -   |   464  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   464  |   637  |
+-----------+--------+--------+--------+
