{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668180347145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668180347152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 11 10:25:47 2022 " "Processing started: Fri Nov 11 10:25:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668180347152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668180347152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668180347152 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668180347638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668180347638 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"skeleton\";  expecting \";\" skeleton_tb.v(23) " "Verilog HDL syntax error at skeleton_tb.v(23) near text: \"skeleton\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "skeleton_tb.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/skeleton_tb.v" 23 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1668180359696 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "reset skeleton_tb.v(23) " "Verilog HDL Declaration error at skeleton_tb.v(23): identifier \"reset\" is already declared in the present scope" {  } { { "skeleton_tb.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/skeleton_tb.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1668180359696 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "imem_clock skeleton_tb.v(23) " "Verilog HDL Declaration error at skeleton_tb.v(23): identifier \"imem_clock\" is already declared in the present scope" {  } { { "skeleton_tb.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/skeleton_tb.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1668180359696 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "dmem_clock skeleton_tb.v(23) " "Verilog HDL Declaration error at skeleton_tb.v(23): identifier \"dmem_clock\" is already declared in the present scope" {  } { { "skeleton_tb.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/skeleton_tb.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1668180359696 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "processor_clock skeleton_tb.v(23) " "Verilog HDL Declaration error at skeleton_tb.v(23): identifier \"processor_clock\" is already declared in the present scope" {  } { { "skeleton_tb.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/skeleton_tb.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1668180359696 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "regfile_clock skeleton_tb.v(23) " "Verilog HDL Declaration error at skeleton_tb.v(23): identifier \"regfile_clock\" is already declared in the present scope" {  } { { "skeleton_tb.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/skeleton_tb.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1668180359696 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "address_imem skeleton_tb.v(24) " "Verilog HDL Declaration error at skeleton_tb.v(24): identifier \"address_imem\" is already declared in the present scope" {  } { { "skeleton_tb.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/skeleton_tb.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1668180359696 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "q_imem skeleton_tb.v(24) " "Verilog HDL Declaration error at skeleton_tb.v(24): identifier \"q_imem\" is already declared in the present scope" {  } { { "skeleton_tb.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/skeleton_tb.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1668180359696 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "address_dmem skeleton_tb.v(24) " "Verilog HDL Declaration error at skeleton_tb.v(24): identifier \"address_dmem\" is already declared in the present scope" {  } { { "skeleton_tb.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/skeleton_tb.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1668180359696 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "data skeleton_tb.v(24) " "Verilog HDL Declaration error at skeleton_tb.v(24): identifier \"data\" is already declared in the present scope" {  } { { "skeleton_tb.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/skeleton_tb.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1668180359696 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "wren skeleton_tb.v(24) " "Verilog HDL Declaration error at skeleton_tb.v(24): identifier \"wren\" is already declared in the present scope" {  } { { "skeleton_tb.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/skeleton_tb.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1668180359696 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "q_dmem skeleton_tb.v(24) " "Verilog HDL Declaration error at skeleton_tb.v(24): identifier \"q_dmem\" is already declared in the present scope" {  } { { "skeleton_tb.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/skeleton_tb.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1668180359696 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ctrl_writeEnable skeleton_tb.v(24) " "Verilog HDL Declaration error at skeleton_tb.v(24): identifier \"ctrl_writeEnable\" is already declared in the present scope" {  } { { "skeleton_tb.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/skeleton_tb.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1668180359696 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ctrl_writeReg skeleton_tb.v(25) " "Verilog HDL Declaration error at skeleton_tb.v(25): identifier \"ctrl_writeReg\" is already declared in the present scope" {  } { { "skeleton_tb.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/skeleton_tb.v" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1668180359696 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ctrl_readRegA skeleton_tb.v(25) " "Verilog HDL Declaration error at skeleton_tb.v(25): identifier \"ctrl_readRegA\" is already declared in the present scope" {  } { { "skeleton_tb.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/skeleton_tb.v" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1668180359696 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ctrl_readRegB skeleton_tb.v(25) " "Verilog HDL Declaration error at skeleton_tb.v(25): identifier \"ctrl_readRegB\" is already declared in the present scope" {  } { { "skeleton_tb.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/skeleton_tb.v" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1668180359696 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "data_writeReg skeleton_tb.v(25) " "Verilog HDL Declaration error at skeleton_tb.v(25): identifier \"data_writeReg\" is already declared in the present scope" {  } { { "skeleton_tb.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/skeleton_tb.v" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1668180359696 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "data_readRegA skeleton_tb.v(25) " "Verilog HDL Declaration error at skeleton_tb.v(25): identifier \"data_readRegA\" is already declared in the present scope" {  } { { "skeleton_tb.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/skeleton_tb.v" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1668180359696 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "data_readRegB skeleton_tb.v(28) " "Verilog HDL Declaration error at skeleton_tb.v(28): identifier \"data_readRegB\" is already declared in the present scope" {  } { { "skeleton_tb.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/skeleton_tb.v" 28 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1668180359696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file skeleton_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668180359705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUop ALUOP processor.v(99) " "Verilog HDL Declaration information at processor.v(99): object \"ALUop\" differs only in case from object \"ALUOP\" in the same scope" {  } { { "processor.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/processor.v" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668180359726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUinB ALUINB processor.v(99) " "Verilog HDL Declaration information at processor.v(99): object \"ALUinB\" differs only in case from object \"ALUINB\" in the same scope" {  } { { "processor.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/processor.v" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668180359727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668180359775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668180359775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668180359778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668180359778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668180359800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668180359800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_1 " "Found entity 1: Mux_1" {  } { { "Mux_1.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/Mux_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668180359803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668180359803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_16 " "Found entity 1: Mux_16" {  } { { "Mux_16.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/Mux_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668180359810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668180359810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca.v 1 1 " "Found 1 design units, including 1 entities, in source file rca.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCA " "Found entity 1: RCA" {  } { { "RCA.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/RCA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668180359812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668180359812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder_4b.v 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder_4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder_4b " "Found entity 1: ripple_carry_adder_4b" {  } { { "ripple_carry_adder_4b.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/ripple_carry_adder_4b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668180359814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668180359814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668180359818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668180359818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa.v 1 1 " "Found 1 design units, including 1 entities, in source file csa.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSA " "Found entity 1: CSA" {  } { { "CSA.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/CSA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668180359839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668180359839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668180359862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668180359862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "insn_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file insn_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 insn_decoder " "Found entity 1: insn_decoder" {  } { { "insn_decoder.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/insn_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668180359871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668180359871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "dffe_ref.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/dffe_ref.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668180359896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668180359896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/frequency_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668180359898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668180359898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668180359907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668180359907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668180359947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668180359947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div4.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div4.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div4 " "Found entity 1: clk_div4" {  } { { "clk_div4.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/clk_div4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668180359951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668180359951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file control_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_decoder " "Found entity 1: control_decoder" {  } { { "control_decoder.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/control_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668180359969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668180359969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668180359993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668180359993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "E:/Duke_Materials/22fall/550/Labs/Project4/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668180359994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668180359994 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Duke_Materials/22fall/550/Labs/Project4/output_files/processor.map.smsg " "Generated suppressed messages file E:/Duke_Materials/22fall/550/Labs/Project4/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668180360148 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668180360403 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 11 10:26:00 2022 " "Processing ended: Fri Nov 11 10:26:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668180360403 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668180360403 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668180360403 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668180360403 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668180362991 ""}
