Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed May  7 23:37:28 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OTTER_Wrapper_control_sets_placed.rpt
| Design       : OTTER_Wrapper
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             287 |          133 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             245 |           94 |
| Yes          | No                    | No                     |              36 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |               Enable Signal              |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  SSG_DISP/CathMod/s_clk_500 |                                          | SSG_DISP/CathMod/r_disp_digit[0]_i_1_n_0   |                1 |              2 |         2.00 |
|  SSG_DISP/CathMod/s_clk_500 |                                          | SSG_DISP/CathMod/r_disp_digit[0]           |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG              |                                          |                                            |                2 |              2 |         1.00 |
|  clk_50_BUFG                | OTTER_MCU/Hazard_Generator/DEC_ALU_WE    |                                            |                3 |              4 |         1.33 |
| ~clk_50_BUFG                |                                          |                                            |                4 |              6 |         1.50 |
|  SSG_DISP/CathMod/s_clk_500 |                                          |                                            |                4 |              9 |         2.25 |
|  clk_50_BUFG                |                                          | OTTER_MCU/Hazard_Generator/DEC_RF_WE_reg_0 |                3 |              9 |         3.00 |
|  clk_50_BUFG                |                                          | OTTER_MCU/Memory/ioBuffer[15]_i_1_n_0      |                9 |             16 |         1.78 |
|  clk_50_BUFG                | OTTER_MCU/DM_packed_reg[result][18]_0[0] |                                            |                9 |             16 |         1.78 |
|  clk_50_BUFG                | OTTER_MCU/E[0]                           |                                            |                6 |             16 |         2.67 |
|  CLK_IBUF_BUFG              |                                          | SSG_DISP/CathMod/clear                     |                5 |             20 |         4.00 |
|  clk_50_BUFG                | OTTER_MCU/Hazard_Generator/DEC_ALU_WE    | BTNC_IBUF                                  |               23 |             32 |         1.39 |
| ~clk_50_BUFG                | OTTER_MCU/WB_packed_reg[RF_WE_n_0_]      |                                            |               11 |             88 |         8.00 |
|  clk_50_BUFG                |                                          | OTTER_MCU/Hazard_Generator/p_0_in          |               75 |            196 |         2.61 |
|  clk_50_BUFG                |                                          |                                            |              123 |            270 |         2.20 |
+-----------------------------+------------------------------------------+--------------------------------------------+------------------+----------------+--------------+


