Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Jul 10 17:58:19 2018
| Host         : DESKTOP-5RMTHIB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file MIPS_Top_timing_summary_routed.rpt -rpx MIPS_Top_timing_summary_routed.rpx
| Design       : MIPS_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.755    -2767.931                   1636                 3282        0.255        0.000                      0                 3282        4.500        0.000                       0                  1643  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.755    -2767.931                   1636                 3282        0.255        0.000                      0                 3282        4.500        0.000                       0                  1643  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1636  Failing Endpoints,  Worst Slack       -3.755ns,  Total Violation    -2767.931ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.755ns  (required time - arrival time)
  Source:                 RegMem/data2_read_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegMem/REGISTERS_reg[10][29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.596ns  (logic 2.266ns (26.361%)  route 6.330ns (73.639%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns = ( 10.143 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_top (IN)
                         net (fo=0)                   0.000     5.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.622    10.143    RegMem/CLK
    SLICE_X6Y20          FDRE                                         r  RegMem/data2_read_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.484    10.627 f  RegMem/data2_read_reg[5]/Q
                         net (fo=37, routed)          0.766    11.393    RegMem/RAM_reg[30][31][5]
    SLICE_X4Y20          LUT6 (Prop_lut6_I3_O)        0.298    11.691 r  RegMem/REGISTERS[0][0]_i_45/O
                         net (fo=1, routed)           0.636    12.327    RegMem/REGISTERS[0][0]_i_45_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.725 r  RegMem/REGISTERS_reg[0][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.725    RegMem/REGISTERS_reg[0][0]_i_35_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  RegMem/REGISTERS_reg[0][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.839    RegMem/REGISTERS_reg[0][0]_i_26_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  RegMem/REGISTERS_reg[0][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.953    RegMem/REGISTERS_reg[0][0]_i_17_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 f  RegMem/REGISTERS_reg[0][0]_i_16/CO[3]
                         net (fo=1, routed)           0.769    13.836    RegMem/MIPSALU/gtOp
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.124    13.960 r  RegMem/REGISTERS[0][0]_i_6/O
                         net (fo=1, routed)           0.282    14.242    RegMem/MIPSALU/sum1_out
    SLICE_X6Y21          LUT6 (Prop_lut6_I0_O)        0.124    14.366 r  RegMem/REGISTERS[0][0]_i_3/O
                         net (fo=3, routed)           0.650    15.015    RegMem/REGISTERS_reg[26][0]_0[0]
    SLICE_X6Y23          LUT2 (Prop_lut2_I0_O)        0.124    15.139 f  RegMem/REGISTERS[0][31]_i_27/O
                         net (fo=2, routed)           0.792    15.932    PC/data2_read_reg[31]_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.124    16.056 r  PC/REGISTERS[0][31]_i_16/O
                         net (fo=1, routed)           0.475    16.531    PC/REGISTERS[0][31]_i_16_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.124    16.655 r  PC/REGISTERS[0][31]_i_9/O
                         net (fo=32, routed)          1.021    17.676    PC/REGISTERS[0][31]_i_9_n_0
    SLICE_X7Y37          LUT5 (Prop_lut5_I1_O)        0.124    17.800 r  PC/REGISTERS[0][29]_i_1/O
                         net (fo=16, routed)          0.940    18.739    RegMem/D[29]
    SLICE_X8Y42          FDCE                                         r  RegMem/REGISTERS_reg[10][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_top (IN)
                         net (fo=0)                   0.000    10.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.449    14.790    RegMem/CLK
    SLICE_X8Y42          FDCE                                         r  RegMem/REGISTERS_reg[10][29]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X8Y42          FDCE (Setup_fdce_C_D)       -0.031    14.984    RegMem/REGISTERS_reg[10][29]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -18.739    
  -------------------------------------------------------------------
                         slack                                 -3.755    

Slack (VIOLATED) :        -3.713ns  (required time - arrival time)
  Source:                 RegMem/data2_read_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegMem/REGISTERS_reg[16][29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.554ns  (logic 2.266ns (26.489%)  route 6.288ns (73.511%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns = ( 10.143 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_top (IN)
                         net (fo=0)                   0.000     5.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.622    10.143    RegMem/CLK
    SLICE_X6Y20          FDRE                                         r  RegMem/data2_read_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.484    10.627 f  RegMem/data2_read_reg[5]/Q
                         net (fo=37, routed)          0.766    11.393    RegMem/RAM_reg[30][31][5]
    SLICE_X4Y20          LUT6 (Prop_lut6_I3_O)        0.298    11.691 r  RegMem/REGISTERS[0][0]_i_45/O
                         net (fo=1, routed)           0.636    12.327    RegMem/REGISTERS[0][0]_i_45_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.725 r  RegMem/REGISTERS_reg[0][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.725    RegMem/REGISTERS_reg[0][0]_i_35_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  RegMem/REGISTERS_reg[0][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.839    RegMem/REGISTERS_reg[0][0]_i_26_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  RegMem/REGISTERS_reg[0][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.953    RegMem/REGISTERS_reg[0][0]_i_17_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 f  RegMem/REGISTERS_reg[0][0]_i_16/CO[3]
                         net (fo=1, routed)           0.769    13.836    RegMem/MIPSALU/gtOp
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.124    13.960 r  RegMem/REGISTERS[0][0]_i_6/O
                         net (fo=1, routed)           0.282    14.242    RegMem/MIPSALU/sum1_out
    SLICE_X6Y21          LUT6 (Prop_lut6_I0_O)        0.124    14.366 r  RegMem/REGISTERS[0][0]_i_3/O
                         net (fo=3, routed)           0.650    15.015    RegMem/REGISTERS_reg[26][0]_0[0]
    SLICE_X6Y23          LUT2 (Prop_lut2_I0_O)        0.124    15.139 f  RegMem/REGISTERS[0][31]_i_27/O
                         net (fo=2, routed)           0.792    15.932    PC/data2_read_reg[31]_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.124    16.056 r  PC/REGISTERS[0][31]_i_16/O
                         net (fo=1, routed)           0.475    16.531    PC/REGISTERS[0][31]_i_16_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.124    16.655 r  PC/REGISTERS[0][31]_i_9/O
                         net (fo=32, routed)          1.021    17.676    PC/REGISTERS[0][31]_i_9_n_0
    SLICE_X7Y37          LUT5 (Prop_lut5_I1_O)        0.124    17.800 r  PC/REGISTERS[0][29]_i_1/O
                         net (fo=16, routed)          0.898    18.698    RegMem/D[29]
    SLICE_X8Y44          FDCE                                         r  RegMem/REGISTERS_reg[16][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_top (IN)
                         net (fo=0)                   0.000    10.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.450    14.791    RegMem/CLK
    SLICE_X8Y44          FDCE                                         r  RegMem/REGISTERS_reg[16][29]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y44          FDCE (Setup_fdce_C_D)       -0.031    14.985    RegMem/REGISTERS_reg[16][29]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -18.698    
  -------------------------------------------------------------------
                         slack                                 -3.713    

Slack (VIOLATED) :        -3.704ns  (required time - arrival time)
  Source:                 RegMem/data2_read_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegMem/REGISTERS_reg[8][29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.553ns  (logic 2.266ns (26.495%)  route 6.287ns (73.505%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns = ( 10.143 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_top (IN)
                         net (fo=0)                   0.000     5.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.622    10.143    RegMem/CLK
    SLICE_X6Y20          FDRE                                         r  RegMem/data2_read_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.484    10.627 f  RegMem/data2_read_reg[5]/Q
                         net (fo=37, routed)          0.766    11.393    RegMem/RAM_reg[30][31][5]
    SLICE_X4Y20          LUT6 (Prop_lut6_I3_O)        0.298    11.691 r  RegMem/REGISTERS[0][0]_i_45/O
                         net (fo=1, routed)           0.636    12.327    RegMem/REGISTERS[0][0]_i_45_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.725 r  RegMem/REGISTERS_reg[0][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.725    RegMem/REGISTERS_reg[0][0]_i_35_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  RegMem/REGISTERS_reg[0][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.839    RegMem/REGISTERS_reg[0][0]_i_26_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  RegMem/REGISTERS_reg[0][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.953    RegMem/REGISTERS_reg[0][0]_i_17_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 f  RegMem/REGISTERS_reg[0][0]_i_16/CO[3]
                         net (fo=1, routed)           0.769    13.836    RegMem/MIPSALU/gtOp
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.124    13.960 r  RegMem/REGISTERS[0][0]_i_6/O
                         net (fo=1, routed)           0.282    14.242    RegMem/MIPSALU/sum1_out
    SLICE_X6Y21          LUT6 (Prop_lut6_I0_O)        0.124    14.366 r  RegMem/REGISTERS[0][0]_i_3/O
                         net (fo=3, routed)           0.650    15.015    RegMem/REGISTERS_reg[26][0]_0[0]
    SLICE_X6Y23          LUT2 (Prop_lut2_I0_O)        0.124    15.139 f  RegMem/REGISTERS[0][31]_i_27/O
                         net (fo=2, routed)           0.792    15.932    PC/data2_read_reg[31]_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.124    16.056 r  PC/REGISTERS[0][31]_i_16/O
                         net (fo=1, routed)           0.475    16.531    PC/REGISTERS[0][31]_i_16_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.124    16.655 r  PC/REGISTERS[0][31]_i_9/O
                         net (fo=32, routed)          1.021    17.676    PC/REGISTERS[0][31]_i_9_n_0
    SLICE_X7Y37          LUT5 (Prop_lut5_I1_O)        0.124    17.800 r  PC/REGISTERS[0][29]_i_1/O
                         net (fo=16, routed)          0.896    18.696    RegMem/D[29]
    SLICE_X8Y32          FDCE                                         r  RegMem/REGISTERS_reg[8][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_top (IN)
                         net (fo=0)                   0.000    10.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.442    14.783    RegMem/CLK
    SLICE_X8Y32          FDCE                                         r  RegMem/REGISTERS_reg[8][29]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X8Y32          FDCE (Setup_fdce_C_D)       -0.016    14.992    RegMem/REGISTERS_reg[8][29]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -18.696    
  -------------------------------------------------------------------
                         slack                                 -3.704    

Slack (VIOLATED) :        -3.686ns  (required time - arrival time)
  Source:                 RegMem/data2_read_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegMem/REGISTERS_reg[25][29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.536ns  (logic 2.266ns (26.548%)  route 6.270ns (73.452%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns = ( 10.143 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_top (IN)
                         net (fo=0)                   0.000     5.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.622    10.143    RegMem/CLK
    SLICE_X6Y20          FDRE                                         r  RegMem/data2_read_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.484    10.627 f  RegMem/data2_read_reg[5]/Q
                         net (fo=37, routed)          0.766    11.393    RegMem/RAM_reg[30][31][5]
    SLICE_X4Y20          LUT6 (Prop_lut6_I3_O)        0.298    11.691 r  RegMem/REGISTERS[0][0]_i_45/O
                         net (fo=1, routed)           0.636    12.327    RegMem/REGISTERS[0][0]_i_45_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.725 r  RegMem/REGISTERS_reg[0][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.725    RegMem/REGISTERS_reg[0][0]_i_35_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  RegMem/REGISTERS_reg[0][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.839    RegMem/REGISTERS_reg[0][0]_i_26_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  RegMem/REGISTERS_reg[0][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.953    RegMem/REGISTERS_reg[0][0]_i_17_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 f  RegMem/REGISTERS_reg[0][0]_i_16/CO[3]
                         net (fo=1, routed)           0.769    13.836    RegMem/MIPSALU/gtOp
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.124    13.960 r  RegMem/REGISTERS[0][0]_i_6/O
                         net (fo=1, routed)           0.282    14.242    RegMem/MIPSALU/sum1_out
    SLICE_X6Y21          LUT6 (Prop_lut6_I0_O)        0.124    14.366 r  RegMem/REGISTERS[0][0]_i_3/O
                         net (fo=3, routed)           0.650    15.015    RegMem/REGISTERS_reg[26][0]_0[0]
    SLICE_X6Y23          LUT2 (Prop_lut2_I0_O)        0.124    15.139 f  RegMem/REGISTERS[0][31]_i_27/O
                         net (fo=2, routed)           0.792    15.932    PC/data2_read_reg[31]_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.124    16.056 r  PC/REGISTERS[0][31]_i_16/O
                         net (fo=1, routed)           0.475    16.531    PC/REGISTERS[0][31]_i_16_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.124    16.655 r  PC/REGISTERS[0][31]_i_9/O
                         net (fo=32, routed)          1.021    17.676    PC/REGISTERS[0][31]_i_9_n_0
    SLICE_X7Y37          LUT5 (Prop_lut5_I1_O)        0.124    17.800 r  PC/REGISTERS[0][29]_i_1/O
                         net (fo=16, routed)          0.879    18.679    RegMem/D[29]
    SLICE_X8Y33          FDCE                                         r  RegMem/REGISTERS_reg[25][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_top (IN)
                         net (fo=0)                   0.000    10.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.443    14.784    RegMem/CLK
    SLICE_X8Y33          FDCE                                         r  RegMem/REGISTERS_reg[25][29]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X8Y33          FDCE (Setup_fdce_C_D)       -0.016    14.993    RegMem/REGISTERS_reg[25][29]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -18.679    
  -------------------------------------------------------------------
                         slack                                 -3.686    

Slack (VIOLATED) :        -3.683ns  (required time - arrival time)
  Source:                 RegMem/data2_read_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegMem/REGISTERS_reg[18][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.520ns  (logic 2.266ns (26.596%)  route 6.254ns (73.404%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns = ( 10.143 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_top (IN)
                         net (fo=0)                   0.000     5.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.622    10.143    RegMem/CLK
    SLICE_X6Y20          FDRE                                         r  RegMem/data2_read_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.484    10.627 f  RegMem/data2_read_reg[5]/Q
                         net (fo=37, routed)          0.766    11.393    RegMem/RAM_reg[30][31][5]
    SLICE_X4Y20          LUT6 (Prop_lut6_I3_O)        0.298    11.691 r  RegMem/REGISTERS[0][0]_i_45/O
                         net (fo=1, routed)           0.636    12.327    RegMem/REGISTERS[0][0]_i_45_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.725 r  RegMem/REGISTERS_reg[0][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.725    RegMem/REGISTERS_reg[0][0]_i_35_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  RegMem/REGISTERS_reg[0][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.839    RegMem/REGISTERS_reg[0][0]_i_26_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  RegMem/REGISTERS_reg[0][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.953    RegMem/REGISTERS_reg[0][0]_i_17_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 f  RegMem/REGISTERS_reg[0][0]_i_16/CO[3]
                         net (fo=1, routed)           0.769    13.836    RegMem/MIPSALU/gtOp
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.124    13.960 r  RegMem/REGISTERS[0][0]_i_6/O
                         net (fo=1, routed)           0.282    14.242    RegMem/MIPSALU/sum1_out
    SLICE_X6Y21          LUT6 (Prop_lut6_I0_O)        0.124    14.366 r  RegMem/REGISTERS[0][0]_i_3/O
                         net (fo=3, routed)           0.650    15.015    RegMem/REGISTERS_reg[26][0]_0[0]
    SLICE_X6Y23          LUT2 (Prop_lut2_I0_O)        0.124    15.139 f  RegMem/REGISTERS[0][31]_i_27/O
                         net (fo=2, routed)           0.792    15.932    PC/data2_read_reg[31]_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.124    16.056 r  PC/REGISTERS[0][31]_i_16/O
                         net (fo=1, routed)           0.475    16.531    PC/REGISTERS[0][31]_i_16_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.124    16.655 r  PC/REGISTERS[0][31]_i_9/O
                         net (fo=32, routed)          0.980    17.635    PC/REGISTERS[0][31]_i_9_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I1_O)        0.124    17.759 r  PC/REGISTERS[0][9]_i_1/O
                         net (fo=16, routed)          0.904    18.663    RegMem/D[9]
    SLICE_X7Y23          FDCE                                         r  RegMem/REGISTERS_reg[18][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_top (IN)
                         net (fo=0)                   0.000    10.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.502    14.843    RegMem/CLK
    SLICE_X7Y23          FDCE                                         r  RegMem/REGISTERS_reg[18][9]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y23          FDCE (Setup_fdce_C_D)       -0.101    14.980    RegMem/REGISTERS_reg[18][9]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                         -18.663    
  -------------------------------------------------------------------
                         slack                                 -3.683    

Slack (VIOLATED) :        -3.677ns  (required time - arrival time)
  Source:                 RegMem/data2_read_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegMem/REGISTERS_reg[1][29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.524ns  (logic 2.266ns (26.585%)  route 6.258ns (73.415%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns = ( 10.143 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_top (IN)
                         net (fo=0)                   0.000     5.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.622    10.143    RegMem/CLK
    SLICE_X6Y20          FDRE                                         r  RegMem/data2_read_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.484    10.627 f  RegMem/data2_read_reg[5]/Q
                         net (fo=37, routed)          0.766    11.393    RegMem/RAM_reg[30][31][5]
    SLICE_X4Y20          LUT6 (Prop_lut6_I3_O)        0.298    11.691 r  RegMem/REGISTERS[0][0]_i_45/O
                         net (fo=1, routed)           0.636    12.327    RegMem/REGISTERS[0][0]_i_45_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.725 r  RegMem/REGISTERS_reg[0][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.725    RegMem/REGISTERS_reg[0][0]_i_35_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  RegMem/REGISTERS_reg[0][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.839    RegMem/REGISTERS_reg[0][0]_i_26_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  RegMem/REGISTERS_reg[0][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.953    RegMem/REGISTERS_reg[0][0]_i_17_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 f  RegMem/REGISTERS_reg[0][0]_i_16/CO[3]
                         net (fo=1, routed)           0.769    13.836    RegMem/MIPSALU/gtOp
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.124    13.960 r  RegMem/REGISTERS[0][0]_i_6/O
                         net (fo=1, routed)           0.282    14.242    RegMem/MIPSALU/sum1_out
    SLICE_X6Y21          LUT6 (Prop_lut6_I0_O)        0.124    14.366 r  RegMem/REGISTERS[0][0]_i_3/O
                         net (fo=3, routed)           0.650    15.015    RegMem/REGISTERS_reg[26][0]_0[0]
    SLICE_X6Y23          LUT2 (Prop_lut2_I0_O)        0.124    15.139 f  RegMem/REGISTERS[0][31]_i_27/O
                         net (fo=2, routed)           0.792    15.932    PC/data2_read_reg[31]_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.124    16.056 r  PC/REGISTERS[0][31]_i_16/O
                         net (fo=1, routed)           0.475    16.531    PC/REGISTERS[0][31]_i_16_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.124    16.655 r  PC/REGISTERS[0][31]_i_9/O
                         net (fo=32, routed)          1.021    17.676    PC/REGISTERS[0][31]_i_9_n_0
    SLICE_X7Y37          LUT5 (Prop_lut5_I1_O)        0.124    17.800 r  PC/REGISTERS[0][29]_i_1/O
                         net (fo=16, routed)          0.867    18.667    RegMem/D[29]
    SLICE_X8Y31          FDCE                                         r  RegMem/REGISTERS_reg[1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_top (IN)
                         net (fo=0)                   0.000    10.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.440    14.781    RegMem/CLK
    SLICE_X8Y31          FDCE                                         r  RegMem/REGISTERS_reg[1][29]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X8Y31          FDCE (Setup_fdce_C_D)       -0.016    14.990    RegMem/REGISTERS_reg[1][29]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -18.667    
  -------------------------------------------------------------------
                         slack                                 -3.677    

Slack (VIOLATED) :        -3.674ns  (required time - arrival time)
  Source:                 RegMem/data2_read_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegMem/REGISTERS_reg[24][31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.475ns  (logic 2.266ns (26.739%)  route 6.209ns (73.261%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns = ( 10.143 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_top (IN)
                         net (fo=0)                   0.000     5.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.622    10.143    RegMem/CLK
    SLICE_X6Y20          FDRE                                         r  RegMem/data2_read_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.484    10.627 f  RegMem/data2_read_reg[5]/Q
                         net (fo=37, routed)          0.766    11.393    RegMem/RAM_reg[30][31][5]
    SLICE_X4Y20          LUT6 (Prop_lut6_I3_O)        0.298    11.691 r  RegMem/REGISTERS[0][0]_i_45/O
                         net (fo=1, routed)           0.636    12.327    RegMem/REGISTERS[0][0]_i_45_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.725 r  RegMem/REGISTERS_reg[0][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.725    RegMem/REGISTERS_reg[0][0]_i_35_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  RegMem/REGISTERS_reg[0][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.839    RegMem/REGISTERS_reg[0][0]_i_26_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  RegMem/REGISTERS_reg[0][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.953    RegMem/REGISTERS_reg[0][0]_i_17_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 f  RegMem/REGISTERS_reg[0][0]_i_16/CO[3]
                         net (fo=1, routed)           0.769    13.836    RegMem/MIPSALU/gtOp
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.124    13.960 r  RegMem/REGISTERS[0][0]_i_6/O
                         net (fo=1, routed)           0.282    14.242    RegMem/MIPSALU/sum1_out
    SLICE_X6Y21          LUT6 (Prop_lut6_I0_O)        0.124    14.366 r  RegMem/REGISTERS[0][0]_i_3/O
                         net (fo=3, routed)           0.650    15.015    RegMem/REGISTERS_reg[26][0]_0[0]
    SLICE_X6Y23          LUT2 (Prop_lut2_I0_O)        0.124    15.139 f  RegMem/REGISTERS[0][31]_i_27/O
                         net (fo=2, routed)           0.792    15.932    PC/data2_read_reg[31]_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.124    16.056 r  PC/REGISTERS[0][31]_i_16/O
                         net (fo=1, routed)           0.475    16.531    PC/REGISTERS[0][31]_i_16_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.124    16.655 r  PC/REGISTERS[0][31]_i_9/O
                         net (fo=32, routed)          0.978    17.633    PC/REGISTERS[0][31]_i_9_n_0
    SLICE_X11Y36         LUT5 (Prop_lut5_I1_O)        0.124    17.757 r  PC/REGISTERS[0][31]_i_2/O
                         net (fo=16, routed)          0.861    18.618    RegMem/D[31]
    SLICE_X9Y31          FDCE                                         r  RegMem/REGISTERS_reg[24][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_top (IN)
                         net (fo=0)                   0.000    10.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.440    14.781    RegMem/CLK
    SLICE_X9Y31          FDCE                                         r  RegMem/REGISTERS_reg[24][31]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X9Y31          FDCE (Setup_fdce_C_D)       -0.062    14.944    RegMem/REGISTERS_reg[24][31]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -18.618    
  -------------------------------------------------------------------
                         slack                                 -3.674    

Slack (VIOLATED) :        -3.674ns  (required time - arrival time)
  Source:                 RegMem/data2_read_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegMem/REGISTERS_reg[24][18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.478ns  (logic 2.266ns (26.727%)  route 6.212ns (73.273%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns = ( 10.143 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_top (IN)
                         net (fo=0)                   0.000     5.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.622    10.143    RegMem/CLK
    SLICE_X6Y20          FDRE                                         r  RegMem/data2_read_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.484    10.627 f  RegMem/data2_read_reg[5]/Q
                         net (fo=37, routed)          0.766    11.393    RegMem/RAM_reg[30][31][5]
    SLICE_X4Y20          LUT6 (Prop_lut6_I3_O)        0.298    11.691 r  RegMem/REGISTERS[0][0]_i_45/O
                         net (fo=1, routed)           0.636    12.327    RegMem/REGISTERS[0][0]_i_45_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.725 r  RegMem/REGISTERS_reg[0][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.725    RegMem/REGISTERS_reg[0][0]_i_35_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  RegMem/REGISTERS_reg[0][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.839    RegMem/REGISTERS_reg[0][0]_i_26_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  RegMem/REGISTERS_reg[0][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.953    RegMem/REGISTERS_reg[0][0]_i_17_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 f  RegMem/REGISTERS_reg[0][0]_i_16/CO[3]
                         net (fo=1, routed)           0.769    13.836    RegMem/MIPSALU/gtOp
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.124    13.960 r  RegMem/REGISTERS[0][0]_i_6/O
                         net (fo=1, routed)           0.282    14.242    RegMem/MIPSALU/sum1_out
    SLICE_X6Y21          LUT6 (Prop_lut6_I0_O)        0.124    14.366 r  RegMem/REGISTERS[0][0]_i_3/O
                         net (fo=3, routed)           0.650    15.015    RegMem/REGISTERS_reg[26][0]_0[0]
    SLICE_X6Y23          LUT2 (Prop_lut2_I0_O)        0.124    15.139 f  RegMem/REGISTERS[0][31]_i_27/O
                         net (fo=2, routed)           0.792    15.932    PC/data2_read_reg[31]_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.124    16.056 r  PC/REGISTERS[0][31]_i_16/O
                         net (fo=1, routed)           0.475    16.531    PC/REGISTERS[0][31]_i_16_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.124    16.655 r  PC/REGISTERS[0][31]_i_9/O
                         net (fo=32, routed)          0.872    17.526    PC/REGISTERS[0][31]_i_9_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I1_O)        0.124    17.650 r  PC/REGISTERS[0][18]_i_1/O
                         net (fo=16, routed)          0.971    18.622    RegMem/D[18]
    SLICE_X9Y31          FDCE                                         r  RegMem/REGISTERS_reg[24][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_top (IN)
                         net (fo=0)                   0.000    10.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.440    14.781    RegMem/CLK
    SLICE_X9Y31          FDCE                                         r  RegMem/REGISTERS_reg[24][18]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X9Y31          FDCE (Setup_fdce_C_D)       -0.058    14.948    RegMem/REGISTERS_reg[24][18]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                         -18.622    
  -------------------------------------------------------------------
                         slack                                 -3.674    

Slack (VIOLATED) :        -3.668ns  (required time - arrival time)
  Source:                 RegMem/data2_read_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegMem/REGISTERS_reg[0][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.466ns  (logic 2.266ns (26.766%)  route 6.200ns (73.234%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns = ( 10.143 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_top (IN)
                         net (fo=0)                   0.000     5.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.622    10.143    RegMem/CLK
    SLICE_X6Y20          FDRE                                         r  RegMem/data2_read_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.484    10.627 f  RegMem/data2_read_reg[5]/Q
                         net (fo=37, routed)          0.766    11.393    RegMem/RAM_reg[30][31][5]
    SLICE_X4Y20          LUT6 (Prop_lut6_I3_O)        0.298    11.691 r  RegMem/REGISTERS[0][0]_i_45/O
                         net (fo=1, routed)           0.636    12.327    RegMem/REGISTERS[0][0]_i_45_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.725 r  RegMem/REGISTERS_reg[0][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.725    RegMem/REGISTERS_reg[0][0]_i_35_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  RegMem/REGISTERS_reg[0][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.839    RegMem/REGISTERS_reg[0][0]_i_26_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  RegMem/REGISTERS_reg[0][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.953    RegMem/REGISTERS_reg[0][0]_i_17_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 f  RegMem/REGISTERS_reg[0][0]_i_16/CO[3]
                         net (fo=1, routed)           0.769    13.836    RegMem/MIPSALU/gtOp
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.124    13.960 r  RegMem/REGISTERS[0][0]_i_6/O
                         net (fo=1, routed)           0.282    14.242    RegMem/MIPSALU/sum1_out
    SLICE_X6Y21          LUT6 (Prop_lut6_I0_O)        0.124    14.366 r  RegMem/REGISTERS[0][0]_i_3/O
                         net (fo=3, routed)           0.650    15.015    RegMem/REGISTERS_reg[26][0]_0[0]
    SLICE_X6Y23          LUT2 (Prop_lut2_I0_O)        0.124    15.139 f  RegMem/REGISTERS[0][31]_i_27/O
                         net (fo=2, routed)           0.792    15.932    PC/data2_read_reg[31]_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.124    16.056 r  PC/REGISTERS[0][31]_i_16/O
                         net (fo=1, routed)           0.475    16.531    PC/REGISTERS[0][31]_i_16_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.124    16.655 r  PC/REGISTERS[0][31]_i_9/O
                         net (fo=32, routed)          0.840    17.495    PC/REGISTERS[0][31]_i_9_n_0
    SLICE_X6Y24          LUT5 (Prop_lut5_I1_O)        0.124    17.619 r  PC/REGISTERS[0][11]_i_1/O
                         net (fo=16, routed)          0.990    18.609    RegMem/D[11]
    SLICE_X8Y24          FDCE                                         r  RegMem/REGISTERS_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_top (IN)
                         net (fo=0)                   0.000    10.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.433    14.774    RegMem/CLK
    SLICE_X8Y24          FDCE                                         r  RegMem/REGISTERS_reg[0][11]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X8Y24          FDCE (Setup_fdce_C_D)       -0.058    14.941    RegMem/REGISTERS_reg[0][11]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -18.609    
  -------------------------------------------------------------------
                         slack                                 -3.668    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 RegMem/data2_read_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegMem/REGISTERS_reg[18][18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.496ns  (logic 2.266ns (26.670%)  route 6.230ns (73.330%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns = ( 10.143 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_top (IN)
                         net (fo=0)                   0.000     5.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_top_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.622    10.143    RegMem/CLK
    SLICE_X6Y20          FDRE                                         r  RegMem/data2_read_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.484    10.627 f  RegMem/data2_read_reg[5]/Q
                         net (fo=37, routed)          0.766    11.393    RegMem/RAM_reg[30][31][5]
    SLICE_X4Y20          LUT6 (Prop_lut6_I3_O)        0.298    11.691 r  RegMem/REGISTERS[0][0]_i_45/O
                         net (fo=1, routed)           0.636    12.327    RegMem/REGISTERS[0][0]_i_45_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.725 r  RegMem/REGISTERS_reg[0][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.725    RegMem/REGISTERS_reg[0][0]_i_35_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  RegMem/REGISTERS_reg[0][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    12.839    RegMem/REGISTERS_reg[0][0]_i_26_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  RegMem/REGISTERS_reg[0][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.953    RegMem/REGISTERS_reg[0][0]_i_17_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 f  RegMem/REGISTERS_reg[0][0]_i_16/CO[3]
                         net (fo=1, routed)           0.769    13.836    RegMem/MIPSALU/gtOp
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.124    13.960 r  RegMem/REGISTERS[0][0]_i_6/O
                         net (fo=1, routed)           0.282    14.242    RegMem/MIPSALU/sum1_out
    SLICE_X6Y21          LUT6 (Prop_lut6_I0_O)        0.124    14.366 r  RegMem/REGISTERS[0][0]_i_3/O
                         net (fo=3, routed)           0.650    15.015    RegMem/REGISTERS_reg[26][0]_0[0]
    SLICE_X6Y23          LUT2 (Prop_lut2_I0_O)        0.124    15.139 f  RegMem/REGISTERS[0][31]_i_27/O
                         net (fo=2, routed)           0.792    15.932    PC/data2_read_reg[31]_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.124    16.056 r  PC/REGISTERS[0][31]_i_16/O
                         net (fo=1, routed)           0.475    16.531    PC/REGISTERS[0][31]_i_16_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.124    16.655 r  PC/REGISTERS[0][31]_i_9/O
                         net (fo=32, routed)          0.872    17.526    PC/REGISTERS[0][31]_i_9_n_0
    SLICE_X9Y23          LUT5 (Prop_lut5_I1_O)        0.124    17.650 r  PC/REGISTERS[0][18]_i_1/O
                         net (fo=16, routed)          0.989    18.640    RegMem/D[18]
    SLICE_X7Y23          FDCE                                         r  RegMem/REGISTERS_reg[18][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_top (IN)
                         net (fo=0)                   0.000    10.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_top_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.502    14.843    RegMem/CLK
    SLICE_X7Y23          FDCE                                         r  RegMem/REGISTERS_reg[18][18]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y23          FDCE (Setup_fdce_C_D)       -0.105    14.976    RegMem/REGISTERS_reg[18][18]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                         -18.640    
  -------------------------------------------------------------------
                         slack                                 -3.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 MIPSControl/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPSControl/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.246ns (68.437%)  route 0.113ns (31.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.590     1.473    MIPSControl/clk
    SLICE_X2Y33          FDRE                                         r  MIPSControl/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.148     1.621 f  MIPSControl/FSM_onehot_state_reg[9]/Q
                         net (fo=4, routed)           0.113     1.735    MIPSControl/FSM_onehot_state_reg_n_0_[9]
    SLICE_X1Y32          LUT5 (Prop_lut5_I4_O)        0.098     1.833 r  MIPSControl/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.833    MIPSControl/FSM_onehot_state[0]_i_1_n_0
    SLICE_X1Y32          FDSE                                         r  MIPSControl/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.858     1.985    MIPSControl/clk
    SLICE_X1Y32          FDSE                                         r  MIPSControl/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X1Y32          FDSE (Hold_fdse_C_D)         0.091     1.577    MIPSControl/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MIPSControl/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPSControl/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.210%)  route 0.184ns (49.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.589     1.472    MIPSControl/clk
    SLICE_X1Y32          FDSE                                         r  MIPSControl/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDSE (Prop_fdse_C_Q)         0.141     1.613 r  MIPSControl/FSM_onehot_state_reg[0]/Q
                         net (fo=17, routed)          0.184     1.798    PC/out[0]
    SLICE_X1Y33          LUT5 (Prop_lut5_I0_O)        0.045     1.843 r  PC/FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.000     1.843    MIPSControl/D[5]
    SLICE_X1Y33          FDRE                                         r  MIPSControl/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.859     1.986    MIPSControl/clk
    SLICE_X1Y33          FDRE                                         r  MIPSControl/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.091     1.578    MIPSControl/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 MIPSControl/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPSControl/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.225%)  route 0.163ns (43.775%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.589     1.472    MIPSControl/clk
    SLICE_X2Y32          FDRE                                         r  MIPSControl/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     1.636 f  MIPSControl/FSM_onehot_state_reg[1]/Q
                         net (fo=13, routed)          0.163     1.799    MIPSControl/out[1]
    SLICE_X3Y32          LUT3 (Prop_lut3_I1_O)        0.045     1.844 r  MIPSControl/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.844    MIPSControl/FSM_onehot_state[6]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  MIPSControl/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.858     1.985    MIPSControl/clk
    SLICE_X3Y32          FDRE                                         r  MIPSControl/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.091     1.576    MIPSControl/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 MIPSControl/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPSControl/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.075%)  route 0.164ns (43.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.589     1.472    MIPSControl/clk
    SLICE_X2Y32          FDRE                                         r  MIPSControl/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     1.636 f  MIPSControl/FSM_onehot_state_reg[1]/Q
                         net (fo=13, routed)          0.164     1.800    MIPSControl/out[1]
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.045     1.845 r  MIPSControl/FSM_onehot_state[8]_i_1/O
                         net (fo=1, routed)           0.000     1.845    MIPSControl/FSM_onehot_state[8]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  MIPSControl/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.858     1.985    MIPSControl/clk
    SLICE_X3Y32          FDRE                                         r  MIPSControl/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.092     1.577    MIPSControl/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 PC/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC/counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.589     1.472    PC/CLK
    SLICE_X5Y36          FDPE                                         r  PC/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDPE (Prop_fdpe_C_Q)         0.141     1.613 f  PC/counter_reg[0]/Q
                         net (fo=3, routed)           0.179     1.792    PC/counter_reg_n_0_[0]
    SLICE_X5Y36          LUT2 (Prop_lut2_I1_O)        0.045     1.837 r  PC/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.837    PC/counter[0]_i_1_n_0
    SLICE_X5Y36          FDPE                                         r  PC/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.859     1.986    PC/CLK
    SLICE_X5Y36          FDPE                                         r  PC/counter_reg[0]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X5Y36          FDPE (Hold_fdpe_C_D)         0.091     1.563    PC/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 PC/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.589     1.472    PC/CLK
    SLICE_X5Y36          FDPE                                         r  PC/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDPE (Prop_fdpe_C_Q)         0.141     1.613 r  PC/counter_reg[0]/Q
                         net (fo=3, routed)           0.181     1.794    PC/counter_reg_n_0_[0]
    SLICE_X5Y36          LUT2 (Prop_lut2_I1_O)        0.045     1.839 r  PC/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.839    PC/counter[1]_i_1_n_0
    SLICE_X5Y36          FDCE                                         r  PC/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.859     1.986    PC/CLK
    SLICE_X5Y36          FDCE                                         r  PC/counter_reg[1]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X5Y36          FDCE (Hold_fdce_C_D)         0.092     1.564    PC/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 MIPSControl/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPSControl/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.207ns (45.927%)  route 0.244ns (54.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.589     1.472    MIPSControl/clk
    SLICE_X2Y32          FDRE                                         r  MIPSControl/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  MIPSControl/FSM_onehot_state_reg[1]/Q
                         net (fo=13, routed)          0.244     1.880    PC/out[1]
    SLICE_X2Y32          LUT5 (Prop_lut5_I3_O)        0.043     1.923 r  PC/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.923    MIPSControl/D[2]
    SLICE_X2Y32          FDRE                                         r  MIPSControl/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.858     1.985    MIPSControl/clk
    SLICE_X2Y32          FDRE                                         r  MIPSControl/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.131     1.603    MIPSControl/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 MIPSControl/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPSControl/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.207ns (45.927%)  route 0.244ns (54.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.589     1.472    MIPSControl/clk
    SLICE_X2Y32          FDRE                                         r  MIPSControl/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  MIPSControl/FSM_onehot_state_reg[1]/Q
                         net (fo=13, routed)          0.244     1.880    PC/out[1]
    SLICE_X2Y32          LUT4 (Prop_lut4_I1_O)        0.043     1.923 r  PC/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.923    MIPSControl/D[3]
    SLICE_X2Y32          FDRE                                         r  MIPSControl/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.858     1.985    MIPSControl/clk
    SLICE_X2Y32          FDRE                                         r  MIPSControl/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.131     1.603    MIPSControl/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 MIPSControl/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPSControl/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.166%)  route 0.244ns (53.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.589     1.472    MIPSControl/clk
    SLICE_X2Y32          FDRE                                         r  MIPSControl/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  MIPSControl/FSM_onehot_state_reg[1]/Q
                         net (fo=13, routed)          0.244     1.880    PC/out[1]
    SLICE_X2Y32          LUT5 (Prop_lut5_I3_O)        0.045     1.925 r  PC/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.925    MIPSControl/D[1]
    SLICE_X2Y32          FDRE                                         r  MIPSControl/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.858     1.985    MIPSControl/clk
    SLICE_X2Y32          FDRE                                         r  MIPSControl/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.121     1.593    MIPSControl/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 MIPSControl/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPSControl/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.479%)  route 0.297ns (61.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_top_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.589     1.472    MIPSControl/clk
    SLICE_X1Y32          FDSE                                         r  MIPSControl/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDSE (Prop_fdse_C_Q)         0.141     1.613 r  MIPSControl/FSM_onehot_state_reg[0]/Q
                         net (fo=17, routed)          0.297     1.911    PC/out[0]
    SLICE_X2Y32          LUT2 (Prop_lut2_I1_O)        0.045     1.956 r  PC/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.956    MIPSControl/D[0]
    SLICE_X2Y32          FDRE                                         r  MIPSControl/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_top (IN)
                         net (fo=0)                   0.000     0.000    clk_top
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_top_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_top_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_top_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.858     1.985    MIPSControl/clk
    SLICE_X2Y32          FDRE                                         r  MIPSControl/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.120     1.606    MIPSControl/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.349    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_top }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_top_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y9    DataMem/RAM_reg[12][13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y9    DataMem/RAM_reg[12][14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y9    DataMem/RAM_reg[12][15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y9    DataMem/RAM_reg[12][16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y13   DataMem/RAM_reg[12][17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y19   DataMem/RAM_reg[12][18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y19   DataMem/RAM_reg[12][19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12    DataMem/RAM_reg[12][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y19   DataMem/RAM_reg[12][20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y13   DataMem/RAM_reg[12][17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y13   DataMem/RAM_reg[12][25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y13   DataMem/RAM_reg[12][28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y11   DataMem/RAM_reg[17][17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y11   DataMem/RAM_reg[17][18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y11   DataMem/RAM_reg[17][24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y11   DataMem/RAM_reg[17][28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y12    DataMem/RAM_reg[21][16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y36   DataMem/RAM_reg[21][26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y12   DataMem/RAM_reg[26][13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y19   DataMem/RAM_reg[12][18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y19   DataMem/RAM_reg[12][19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y19   DataMem/RAM_reg[12][20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    DataMem/RAM_reg[12][22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y3     DataMem/RAM_reg[12][23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    DataMem/RAM_reg[12][26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y8     DataMem/RAM_reg[17][15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y18   DataMem/RAM_reg[17][16]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    DataMem/RAM_reg[17][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y30   DataMem/RAM_reg[17][20]/C



