{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "vga:vga1\|async_fifo:fifo\|mem_rtl_0 " "Inferred dual-clock RAM node \"vga:vga1\|async_fifo:fifo\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 0 1548083813360 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga:vga1\|async_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga:vga1\|async_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1548083813457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1548083813457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1548083813457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1548083813457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1548083813457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1548083813457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1548083813457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1548083813457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1548083813457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1548083813457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1548083813457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1548083813457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1548083813457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1548083813457 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1548083813457 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 0 1548083813457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:vga1\|async_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"vga:vga1\|async_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1548083813622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:vga1\|async_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"vga:vga1\|async_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1548083813622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1548083813622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1548083813622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1548083813622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1548083813622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1548083813622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1548083813622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1548083813622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1548083813622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1548083813622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1548083813622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1548083813622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1548083813622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1548083813622 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1548083813622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s9j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s9j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s9j1 " "Found entity 1: altsyncram_s9j1" {  } { { "db/altsyncram_s9j1.tdf" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/syn/db/altsyncram_s9j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1548083813727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1548083813727 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 0 1548083814854 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HDMI_I2C_SDA~synth " "Node \"hws_ifm.HDMI_I2C_SDA~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_USB_DATA\[0\]~synth " "Node \"hws_ifm.HPS_USB_DATA\[0\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_USB_DATA\[1\]~synth " "Node \"hws_ifm.HPS_USB_DATA\[1\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_USB_DATA\[2\]~synth " "Node \"hws_ifm.HPS_USB_DATA\[2\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_USB_DATA\[3\]~synth " "Node \"hws_ifm.HPS_USB_DATA\[3\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_USB_DATA\[4\]~synth " "Node \"hws_ifm.HPS_USB_DATA\[4\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_USB_DATA\[5\]~synth " "Node \"hws_ifm.HPS_USB_DATA\[5\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_USB_DATA\[6\]~synth " "Node \"hws_ifm.HPS_USB_DATA\[6\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_USB_DATA\[7\]~synth " "Node \"hws_ifm.HPS_USB_DATA\[7\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_SPIM_SS~synth " "Node \"hws_ifm.HPS_SPIM_SS~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_SD_DATA\[0\]~synth " "Node \"hws_ifm.HPS_SD_DATA\[0\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_SD_DATA\[1\]~synth " "Node \"hws_ifm.HPS_SD_DATA\[1\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_SD_DATA\[2\]~synth " "Node \"hws_ifm.HPS_SD_DATA\[2\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_SD_DATA\[3\]~synth " "Node \"hws_ifm.HPS_SD_DATA\[3\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_SD_CMD~synth " "Node \"hws_ifm.HPS_SD_CMD~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_LTC_GPIO~synth " "Node \"hws_ifm.HPS_LTC_GPIO~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_LED~synth " "Node \"hws_ifm.HPS_LED~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_KEY~synth " "Node \"hws_ifm.HPS_KEY~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_I2C1_SDAT~synth " "Node \"hws_ifm.HPS_I2C1_SDAT~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_I2C1_SCLK~synth " "Node \"hws_ifm.HPS_I2C1_SCLK~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_I2C0_SDAT~synth " "Node \"hws_ifm.HPS_I2C0_SDAT~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_I2C0_SCLK~synth " "Node \"hws_ifm.HPS_I2C0_SCLK~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_GSENSOR_INT~synth " "Node \"hws_ifm.HPS_GSENSOR_INT~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_ENET_MDIO~synth " "Node \"hws_ifm.HPS_ENET_MDIO~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_ENET_INT_N~synth " "Node \"hws_ifm.HPS_ENET_INT_N~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQS_P\[0\]~synth " "Node \"hws_ifm.HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQS_P\[1\]~synth " "Node \"hws_ifm.HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQS_P\[2\]~synth " "Node \"hws_ifm.HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQS_P\[3\]~synth " "Node \"hws_ifm.HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQS_N\[0\]~synth " "Node \"hws_ifm.HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQS_N\[1\]~synth " "Node \"hws_ifm.HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQS_N\[2\]~synth " "Node \"hws_ifm.HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQS_N\[3\]~synth " "Node \"hws_ifm.HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[0\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[0\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[1\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[1\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[2\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[2\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[3\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[3\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[4\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[4\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[5\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[5\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[6\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[6\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[7\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[7\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[8\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[8\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[9\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[9\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[10\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[10\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[11\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[11\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[12\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[12\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[13\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[13\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[14\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[14\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[15\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[15\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[16\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[16\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[17\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[17\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[18\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[18\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[19\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[19\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[20\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[20\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[21\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[21\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[22\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[22\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[23\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[23\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[24\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[24\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[25\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[25\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[26\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[26\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[27\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[27\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[28\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[28\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[29\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[29\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[30\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[30\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_DDR3_DQ\[31\]~synth " "Node \"hws_ifm.HPS_DDR3_DQ\[31\]~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hws_ifm.HPS_CONV_USB_N~synth " "Node \"hws_ifm.HPS_CONV_USB_N~synth\"" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1548083818805 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 1 0 "Analysis & Synthesis" 0 0 1548083818805 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1548083818811 "|Top|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1548083818811 "|Top|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1548083818811 "|Top|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1548083818811 "|Top|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "../src/Top.sv" "" { Text "/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1548083818811 "|Top|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 0 1548083818811 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "489 " "Implemented 489 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 0 1548083819053 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 0 1548083819053 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "66 " "Implemented 66 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 0 1548083819053 ""} { "Info" "ICUT_CUT_TM_LCELLS" "295 " "Implemented 295 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 0 1548083819053 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 0 1548083819053 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 0 1548083819053 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 0 1548083819053 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 0 1548083819053 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 0 1548083819053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1005 " "Peak virtual memory: 1005 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 0 1548083819293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 21 16:16:59 2019 " "Processing ended: Mon Jan 21 16:16:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 0 1548083819293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 0 1548083819293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 0 1548083819293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 0 1548083819293 ""}
