/******************************************************************************
 *
 * Copyright(c) 2007 - 2020  Realtek Corporation.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of version 2 of the GNU General Public License as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * The full GNU General Public License is included in this distribution in the
 * file called LICENSE.
 *
 * Contact Information:
 * wlanfae <wlanfae@realtek.com>
 * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,
 * Hsinchu 300, Taiwan.
 *
 * Larry Finger <Larry.Finger@lwfinger.net>
 *
 *****************************************************************************/
#ifndef _HALBB_CR_INFO_8730E_H_
#define _HALBB_CR_INFO_8730E_H_
#define DIS_UPD_5MHZ_SYNC_EN_C		0x0000
#define DIS_UPD_5MHZ_SYNC_EN_C_M		0x1
#define UPD_5MHZ_CNT_EN_C		0x0000
#define UPD_5MHZ_CNT_EN_C_M		0x2
#define CLK_640M_EN_C		0x0000
#define CLK_640M_EN_C_M		0x4
#define RFC_CK_PHASE_SEL_C		0x0000
#define RFC_CK_PHASE_SEL_C_M		0x8
#define RFC_CKEN_C		0x0000
#define RFC_CKEN_C_M		0x10
#define CLK_MLD_PHASE_C		0x0000
#define CLK_MLD_PHASE_C_M		0x60
#define DFS_PATH1_EN_C		0x0000
#define DFS_PATH1_EN_C_M		0x80
#define UPD_5MHZ_PHASE_SEL_P0_C		0x0000
#define UPD_5MHZ_PHASE_SEL_P0_C_M		0x7F00
#define UPD_5MHZ_PHASE_SEL_P0_EN_C		0x0000
#define UPD_5MHZ_PHASE_SEL_P0_EN_C_M		0x8000
#define UPD_5MHZ_PHASE_SEL_P1_C		0x0000
#define UPD_5MHZ_PHASE_SEL_P1_C_M		0x7F0000
#define UPD_5MHZ_PHASE_SEL_P1_EN_C		0x0000
#define UPD_5MHZ_PHASE_SEL_P1_EN_C_M		0x800000
#define CLK_640M_P0_EN_C		0x0000
#define CLK_640M_P0_EN_C_M		0x1000000
#define CLK_640M_P1_EN_C		0x0000
#define CLK_640M_P1_EN_C_M		0x2000000
#define UPD_TOP_CNT_P0_EN_C		0x0000
#define UPD_TOP_CNT_P0_EN_C_M		0x4000000
#define UPD_TOP_CNT_P1_EN_C		0x0000
#define UPD_TOP_CNT_P1_EN_C_M		0x8000000
#define P0_SMALL_BW_EN_C		0x0000
#define P0_SMALL_BW_EN_C_M		0x10000000
#define P1_SMALL_BW_EN_C		0x0000
#define P1_SMALL_BW_EN_C_M		0x20000000
#define EN_UPD_5MHZ_INV_C		0x0000
#define EN_UPD_5MHZ_INV_C_M		0x40000000
#define DFS_EN_C		0x0000
#define DFS_EN_C_M		0x80000000
#define UPD_TD_PHASE_SEL_P0_C		0x0004
#define UPD_TD_PHASE_SEL_P0_C_M		0x1F
#define UPD_TD_PHASE_SEL_P0_EN_C		0x0004
#define UPD_TD_PHASE_SEL_P0_EN_C_M		0x80
#define UPD_TD_PHASE_SEL_P1_C		0x0004
#define UPD_TD_PHASE_SEL_P1_C_M		0x1F00
#define UPD_TD_PHASE_SEL_P1_EN_C		0x0004
#define UPD_TD_PHASE_SEL_P1_EN_C_M		0x8000
#define UPD_IN_PHASE_SEL_P0_C		0x0004
#define UPD_IN_PHASE_SEL_P0_C_M		0x1F0000
#define UPD_IN_PHASE_SEL_P0_EN_C		0x0004
#define UPD_IN_PHASE_SEL_P0_EN_C_M		0x800000
#define UPD_IN_PHASE_SEL_P1_C		0x0004
#define UPD_IN_PHASE_SEL_P1_C_M		0x1F000000
#define UPD_IN_PHASE_SEL_P1_EN_C		0x0004
#define UPD_IN_PHASE_SEL_P1_EN_C_M		0x80000000
#define UPD_OUT_PHASE_SEL_P0_C		0x0008
#define UPD_OUT_PHASE_SEL_P0_C_M		0x1F
#define UPD_OUT_PHASE_SEL_P0_EN_C		0x0008
#define UPD_OUT_PHASE_SEL_P0_EN_C_M		0x80
#define UPD_OUT_PHASE_SEL_P1_C		0x0008
#define UPD_OUT_PHASE_SEL_P1_C_M		0x1F00
#define UPD_OUT_PHASE_SEL_P1_EN_C		0x0008
#define UPD_OUT_PHASE_SEL_P1_EN_C_M		0x8000
#define UPD_MCU_PHASE_SEL_P0_C		0x0008
#define UPD_MCU_PHASE_SEL_P0_C_M		0x1F0000
#define UPD_MCU_PHASE_SEL_P0_EN_C		0x0008
#define UPD_MCU_PHASE_SEL_P0_EN_C_M		0x800000
#define UPD_MCU_PHASE_SEL_P1_C		0x0008
#define UPD_MCU_PHASE_SEL_P1_C_M		0x1F000000
#define UPD_MCU_PHASE_SEL_P1_EN_C		0x0008
#define UPD_MCU_PHASE_SEL_P1_EN_C_M		0x80000000
#define RSTB_WATCH_DOG_P0_EN_C		0x000C
#define RSTB_WATCH_DOG_P0_EN_C_M		0x1
#define RSTB_WATCH_DOG_P1_EN_C		0x000C
#define RSTB_WATCH_DOG_P1_EN_C_M		0x2
#define MAC_RST_P0_EN_C		0x000C
#define MAC_RST_P0_EN_C_M		0x4
#define MAC_RST_P1_EN_C		0x000C
#define MAC_RST_P1_EN_C_M		0x8
#define WMAC_RST_P0_EN_C		0x000C
#define WMAC_RST_P0_EN_C_M		0x10
#define WMAC_RST_P1_EN_C		0x000C
#define WMAC_RST_P1_EN_C_M		0x20
#define EN_HW_RST_TRIG_AFTER_MASK_P0_C		0x000C
#define EN_HW_RST_TRIG_AFTER_MASK_P0_C_M		0x40
#define EN_HW_RST_TRIG_AFTER_MASK_P1_C		0x000C
#define EN_HW_RST_TRIG_AFTER_MASK_P1_C_M		0x80
#define OPT_WATCH_DOG_RSTB_MASK_P0_C		0x000C
#define OPT_WATCH_DOG_RSTB_MASK_P0_C_M		0xFF0000
#define OPT_WATCH_DOG_RSTB_MASK_P1_C		0x000C
#define OPT_WATCH_DOG_RSTB_MASK_P1_C_M		0xFF000000
#define P0_PATH_EN_C		0x0010
#define P0_PATH_EN_C_M		0xF
#define P1_PATH_EN_C		0x0010
#define P1_PATH_EN_C_M		0xF0
#define DBG_CKEN_C		0x0010
#define DBG_CKEN_C_M		0x100
#define RX_CKEN_CCK_P0_C		0x0010
#define RX_CKEN_CCK_P0_C_M		0x200
#define RX_CKEN_CCK_P1_C		0x0010
#define RX_CKEN_CCK_P1_C_M		0x400
#define TX_CKEN_CCK_P0_C		0x0010
#define TX_CKEN_CCK_P0_C_M		0x800
#define TX_CKEN_CCK_P1_C		0x0010
#define TX_CKEN_CCK_P1_C_M		0x1000
#define RX_TD_CKEN_OFDM_P0_C		0x0010
#define RX_TD_CKEN_OFDM_P0_C_M		0x2000
#define RX_TD_CKEN_OFDM_P1_C		0x0010
#define RX_TD_CKEN_OFDM_P1_C_M		0x4000
#define TX_TD_CKEN_OFDM_P0_C		0x0010
#define TX_TD_CKEN_OFDM_P0_C_M		0x8000
#define TX_TD_CKEN_OFDM_P1_C		0x0010
#define TX_TD_CKEN_OFDM_P1_C_M		0x10000
#define FORCE_GNT_WL_ON_C		0x0010
#define FORCE_GNT_WL_ON_C_M		0x20000
#define FORCE_GNT_WL_VAL_C		0x0010
#define FORCE_GNT_WL_VAL_C_M		0x40000
#define TXINFO_CH20_WITH_DATA_ANTI_REV_EN_P0_C		0x0010
#define TXINFO_CH20_WITH_DATA_ANTI_REV_EN_P0_C_M		0x80000
#define TXINFO_CH20_WITH_DATA_ANTI_REV_EN_P1_C		0x0010
#define TXINFO_CH20_WITH_DATA_ANTI_REV_EN_P1_C_M		0x100000
#define CLK_ADC_RX_FORCE_ON_C		0x0010
#define CLK_ADC_RX_FORCE_ON_C_M		0x200000
#define LA_CKEN_C		0x0014
#define LA_CKEN_C_M		0x1
#define PSD_CKEN_C		0x0014
#define PSD_CKEN_C_M		0x2
#define CCX_CKEN_C		0x0014
#define CCX_CKEN_C_M		0x4
#define IFS_CKEN_C		0x0014
#define IFS_CKEN_C_M		0x8
#define DFS_CKEN_C		0x0014
#define DFS_CKEN_C_M		0x10
#define FTM_CKEN_P0_C		0x0014
#define FTM_CKEN_P0_C_M		0x20
#define FTM_CKEN_P1_C		0x0014
#define FTM_CKEN_P1_C_M		0x40
#define TX_IN_CKEN_P0_C		0x0014
#define TX_IN_CKEN_P0_C_M		0x80
#define TX_IN_CKEN_P1_C		0x0014
#define TX_IN_CKEN_P1_C_M		0x100
#define BF_CKEN_P0_C		0x0014
#define BF_CKEN_P0_C_M		0x200
#define BF_CKEN_P1_C		0x0014
#define BF_CKEN_P1_C_M		0x400
#define SW_SI_CKEN_C		0x0014
#define SW_SI_CKEN_C_M		0x800
#define SW_SI_CK_PHASE_SEL_C		0x0014
#define SW_SI_CK_PHASE_SEL_C_M		0x1000
#define FTM_CKEN_C		0x0014
#define FTM_CKEN_C_M		0x2000
#define SNDCCA_S80_TIEL_C		0x0014
#define SNDCCA_S80_TIEL_C_M		0x80000000
#define RX_IN_HBUF_CKEN_P0_C		0x0018
#define RX_IN_HBUF_CKEN_P0_C_M		0x1
#define RX_IN_HBUF_CKEN_P1_C		0x0018
#define RX_IN_HBUF_CKEN_P1_C_M		0x2
#define RSTB_BF_P0_C		0x001C
#define RSTB_BF_P0_C_M		0x1
#define RSTB_BF_P1_C		0x001C
#define RSTB_BF_P1_C_M		0x2
#define PAGE00_1C_DUMMY_C		0x001C
#define PAGE00_1C_DUMMY_C_M		0xFFFFFFFC
#define RSTN_ADC_FIFO_PATH0_C		0x0020
#define RSTN_ADC_FIFO_PATH0_C_M		0xFFFF
#define RSTN_ADC_FIFO_PATH0_MST31_16_C		0x0020
#define RSTN_ADC_FIFO_PATH0_MST31_16_C_M		0xFFFF0000
#define RSTN_ADC_FIFO_PATH1_C		0x0024
#define RSTN_ADC_FIFO_PATH1_C_M		0xFFFF
#define RSTN_ADC_FIFO_PATH1_MST31_16_C		0x0024
#define RSTN_ADC_FIFO_PATH1_MST31_16_C_M		0xFFFF0000
#define RSTN_ADC_FIFO_PATH2_C		0x0028
#define RSTN_ADC_FIFO_PATH2_C_M		0xFFFF
#define RSTN_ADC_FIFO_PATH2_MST31_16_C		0x0028
#define RSTN_ADC_FIFO_PATH2_MST31_16_C_M		0xFFFF0000
#define RSTN_ADC_FIFO_PATH3_C		0x002C
#define RSTN_ADC_FIFO_PATH3_C_M		0xFFFF
#define RSTN_ADC_FIFO_PATH3_MST31_16_C		0x002C
#define RSTN_ADC_FIFO_PATH3_MST31_16_C_M		0xFFFF0000
#define P0_WATCH_DOG_EN_C		0x0030
#define P0_WATCH_DOG_EN_C_M		0x1
#define P1_WATCH_DOG_EN_C		0x0030
#define P1_WATCH_DOG_EN_C_M		0x2
#define P0_WATCH_DOG_INTF_EN_C		0x0030
#define P0_WATCH_DOG_INTF_EN_C_M		0x4
#define P1_WATCH_DOG_INTF_EN_C		0x0030
#define P1_WATCH_DOG_INTF_EN_C_M		0x8
#define P0_WATCH_DOG_RXD_CHK_EN_C		0x0030
#define P0_WATCH_DOG_RXD_CHK_EN_C_M		0x10
#define P1_WATCH_DOG_RXD_CHK_EN_C		0x0030
#define P1_WATCH_DOG_RXD_CHK_EN_C_M		0x20
#define P0_WATCH_DOG_TD_EN_C		0x0030
#define P0_WATCH_DOG_TD_EN_C_M		0x10000
#define P1_WATCH_DOG_TD_EN_C		0x0030
#define P1_WATCH_DOG_TD_EN_C_M		0x20000
#define P0_WATCH_DOG_IN_EN_C		0x0034
#define P0_WATCH_DOG_IN_EN_C_M		0x1
#define P1_WATCH_DOG_IN_EN_C		0x0034
#define P1_WATCH_DOG_IN_EN_C_M		0x2
#define P0_WATCH_DOG_OUT_EN_C		0x0034
#define P0_WATCH_DOG_OUT_EN_C_M		0x10000
#define P1_WATCH_DOG_OUT_EN_C		0x0034
#define P1_WATCH_DOG_OUT_EN_C_M		0x20000
#define IOWE_GATING_EN_C		0x0038
#define IOWE_GATING_EN_C_M		0x1
#define IOAD_ALLOWED_BB0_C		0x0038
#define IOAD_ALLOWED_BB0_C_M		0xFFFC
#define IOAD_ALLOWED_BB1_C		0x0038
#define IOAD_ALLOWED_BB1_C_M		0xFFFC0000
#define IOWE_GATING_RF_EN_C		0x003C
#define IOWE_GATING_RF_EN_C_M		0x1
#define IOAD_ALLOWED_RF0_C		0x003C
#define IOAD_ALLOWED_RF0_C_M		0xFFFC
#define IOAD_ALLOWED_RF1_C		0x003C
#define IOAD_ALLOWED_RF1_C_M		0xFFFC0000
#define IOWE_GATING_AFE_EN_C		0x0040
#define IOWE_GATING_AFE_EN_C_M		0x1
#define IOAD_ALLOWED_AFE0_C		0x0040
#define IOAD_ALLOWED_AFE0_C_M		0xFFFC
#define IOAD_ALLOWED_AFE1_C		0x0040
#define IOAD_ALLOWED_AFE1_C_M		0xFFFC0000
#define ZB_CKEN_ALL_C		0x0050
#define ZB_CKEN_ALL_C_M		0x2
#define ZB_TX_CKEN_C		0x0050
#define ZB_TX_CKEN_C_M		0x100
#define ZB_RX_RSTN_SW_C		0x0050
#define ZB_RX_RSTN_SW_C_M		0x1000
#define ZB_RX_RSTN_AT_CKEN_STR_C		0x0050
#define ZB_RX_RSTN_AT_CKEN_STR_C_M		0x10000
#define ZB_RX_RSTN_AT_CKEN_END_C		0x0050
#define ZB_RX_RSTN_AT_CKEN_END_C_M		0x20000
#define ZB_TX_RSTN_AT_CKEN_STR_C		0x0050
#define ZB_TX_RSTN_AT_CKEN_STR_C_M		0x40000
#define ZB_TX_RSTN_AT_CKEN_END_C		0x0050
#define ZB_TX_RSTN_AT_CKEN_END_C_M		0x80000
#define ZB_RX_RSTN_AT_MSTO_STR_C		0x0050
#define ZB_RX_RSTN_AT_MSTO_STR_C_M		0x100000
#define ZB_RX_RSTN_AT_MST16_END_C		0x0050
#define ZB_RX_RSTN_AT_MST16_END_C_M		0x200000
#define RX_ZB_CKEN_C		0x0054
#define RX_ZB_CKEN_C_M		0xFFFFFFFF
#define ZB_TXPATH_DLY_BW20M_C		0x0058
#define ZB_TXPATH_DLY_BW20M_C_M		0x7F
#define PERIODIC_BEACON_C		0x005C
#define PERIODIC_BEACON_C_M		0x1
#define CCA_WAIT_C		0x005C
#define CCA_WAIT_C_M		0xE
#define STANDY_PERIOD_C		0x005C
#define STANDY_PERIOD_C_M		0xF0
#define PW_BAIS_P_C		0x005C
#define PW_BAIS_P_C_M		0x7F00
#define PW_BIAS_N_C		0x005C
#define PW_BIAS_N_C_M		0x7F0000
#define CCK_CCK_ENABLE_C		0x005C
#define CCK_CCK_ENABLE_C_M		0x1000000
#define CCK_OFDM_ENABLE_C		0x005C
#define CCK_OFDM_ENABLE_C_M		0x2000000
#define CCK_ZB_ENABLE_C		0x005C
#define CCK_ZB_ENABLE_C_M		0x4000000
#define TXON_CCK_ENABLE_C		0x005C
#define TXON_CCK_ENABLE_C_M		0x10000000
#define TXON_OFDM_ENABLE_C		0x005C
#define TXON_OFDM_ENABLE_C_M		0x20000000
#define TXON_ZB_ENABLE_C		0x005C
#define TXON_ZB_ENABLE_C_M		0x40000000
#define RSSI_BACKUP_C		0x0060
#define RSSI_BACKUP_C_M		0x7F
#define WAIT_CCA_MASK_PERIOD_C		0x0060
#define WAIT_CCA_MASK_PERIOD_C_M		0xFFF00
#define PW_PERIOD_C		0x0060
#define PW_PERIOD_C_M		0x700000
#define VERSION0_C		0x00F0
#define VERSION0_C_M		0xFFFFFFFF
#define VERSION1_C		0x00F4
#define VERSION1_C_M		0xFFFFFFFF
#define VERSION2_C		0x00F8
#define VERSION2_C_M		0xFFFFFFFF
#define VERSION_CTR3_C		0x00FC
#define VERSION_CTR3_C_M		0xFFFFFFFF
#define INTF_R_MAC_SEL_DMA_C		0x0200
#define INTF_R_MAC_SEL_DMA_C_M		0x3
#define INTF_R_PMAC_CH_INFO_ON_C		0x0200
#define INTF_R_PMAC_CH_INFO_ON_C_M		0x10
#define INTF_R_PMAC_CH_INFO_REG_C		0x0200
#define INTF_R_PMAC_CH_INFO_REG_C_M		0x100
#define INTF_R_INTF_RPT_SEL_P1_C		0x0200
#define INTF_R_INTF_RPT_SEL_P1_C_M		0x1000
#define INTF_R_CH_INFO_EN_P0_C		0x025C
#define INTF_R_CH_INFO_EN_P0_C_M		0x1
#define INTF_R_CH_INFO_EN_P1_C		0x025C
#define INTF_R_CH_INFO_EN_P1_C_M		0x2
#define INTF_R_CH_INFO_DATA_SRC_C		0x025C
#define INTF_R_CH_INFO_DATA_SRC_C_M		0x4
#define INTF_R_COMPRESSION_C		0x025C
#define INTF_R_COMPRESSION_C_M		0x8
#define INTF_R_GRP_NUM_NON_HE_C		0x025C
#define INTF_R_GRP_NUM_NON_HE_C_M		0x30
#define INTF_R_GRP_NUM_HE_C		0x025C
#define INTF_R_GRP_NUM_HE_C_M		0xC0
#define INTF_R_BLOCK_START_IDX_C		0x025C
#define INTF_R_BLOCK_START_IDX_C_M		0xF00
#define INTF_R_BLOCK_END_IDX_C		0x025C
#define INTF_R_BLOCK_END_IDX_C_M		0xF000
#define INTF_R_TEST_MODE_CH_INFO_EN_C		0x025C
#define INTF_R_TEST_MODE_CH_INFO_EN_C_M		0x10000
#define INTF_R_TEST_MODE_SEG_LEN_C		0x025C
#define INTF_R_TEST_MODE_SEG_LEN_C_M		0x60000
#define INTF_R_TEST_MODE_SEG_NUM_C		0x025C
#define INTF_R_TEST_MODE_SEG_NUM_C_M		0x3F80000
#define INTF_R_TEST_MODE_VLD_BIT_C		0x025C
#define INTF_R_TEST_MODE_VLD_BIT_C_M		0x4000000
#define INTF_R_TEST_MODE_DFS_EN_C		0x025C
#define INTF_R_TEST_MODE_DFS_EN_C_M		0x8000000
#define INTF_R_TEST_MODE_DFS_PERIOD_C		0x025C
#define INTF_R_TEST_MODE_DFS_PERIOD_C_M		0xF0000000
#define INTF_R_ELE_BITMAP_C		0x0260
#define INTF_R_ELE_BITMAP_C_M		0xFFFFFFFF
#define INTF_R_TEST_MODE_DFS_START_DATA_31_0_C		0x0264
#define INTF_R_TEST_MODE_DFS_START_DATA_31_0_C_M		0xFFFFFFFF
#define INTF_R_TEST_MODE_DFS_START_DATA_63_32_C		0x0268
#define INTF_R_TEST_MODE_DFS_START_DATA_63_32_C_M		0xFFFFFFFF
#define INTF_R_TEST_MODE_CH_INFO_START_DATA_31_0_C		0x026C
#define INTF_R_TEST_MODE_CH_INFO_START_DATA_31_0_C_M		0xFFFFFFFF
#define INTF_R_TEST_MODE_CH_INFO_START_DATA_63_32_C		0x0270
#define INTF_R_TEST_MODE_CH_INFO_START_DATA_63_32_C_M		0xFFFFFFFF
#define INTF_R_CH20_WITH_DATA_BIT_FORCE_VAL_C		0x0274
#define INTF_R_CH20_WITH_DATA_BIT_FORCE_VAL_C_M		0xFF
#define INTF_R_CH20_WITH_DATA_BIT_FORCE_C		0x0274
#define INTF_R_CH20_WITH_DATA_BIT_FORCE_C_M		0x100
#define INTF_R_CH20_WITH_DATA_BIT_INV_C		0x0274
#define INTF_R_CH20_WITH_DATA_BIT_INV_C_M		0x200
#define INTF_R_CH20_WITH_DATA_BIT_REV_C		0x0274
#define INTF_R_CH20_WITH_DATA_BIT_REV_C_M		0x400
#define INTF_R_CH_INFO_STS_DATA_SIZE_C		0x0274
#define INTF_R_CH_INFO_STS_DATA_SIZE_C_M		0x3F800
#define INTF_R_DFS_MASK_TRANSIENT_TIME_C		0x0274
#define INTF_R_DFS_MASK_TRANSIENT_TIME_C_M		0x3C0000
#define INTF_R_DFS_MASK_PRI_EN_C		0x0274
#define INTF_R_DFS_MASK_PRI_EN_C_M		0x400000
#define INTF_R_DFS_MASK_PRI_TH_C		0x0274
#define INTF_R_DFS_MASK_PRI_TH_C_M		0x3800000
#define INTF_R_ACI_BLOCK_DFS_OPT_C		0x0274
#define INTF_R_ACI_BLOCK_DFS_OPT_C_M		0x4000000
#define INTF_R_ANAPAR_PW_0_C		0x0300
#define INTF_R_ANAPAR_PW_0_C_M		0xFF
#define INTF_R_ANAPAR_PW_1_C		0x0300
#define INTF_R_ANAPAR_PW_1_C_M		0xFF00
#define INTF_R_ANAPAR_PW_2_C		0x0300
#define INTF_R_ANAPAR_PW_2_C_M		0xFF0000
#define INTF_R_ANAPAR_PW_3_C		0x0300
#define INTF_R_ANAPAR_PW_3_C_M		0xFF000000
#define INTF_R_ANAPAR_PW_4_C		0x0304
#define INTF_R_ANAPAR_PW_4_C_M		0xFF
#define INTF_R_ANAPAR_PW_5_C		0x0304
#define INTF_R_ANAPAR_PW_5_C_M		0xFF00
#define INTF_R_ANAPAR_PW_6_C		0x0304
#define INTF_R_ANAPAR_PW_6_C_M		0xFF0000
#define INTF_R_ANAPAR_PW_7_C		0x0304
#define INTF_R_ANAPAR_PW_7_C_M		0xFF000000
#define INTF_R_ANAPAR_PW_8_C		0x0308
#define INTF_R_ANAPAR_PW_8_C_M		0x0
#define ANAPAR_PW_9_C		0x0308
#define ANAPAR_PW_9_C_M		0xFF00
#define ANAPAR_PW_10_C		0x0308
#define ANAPAR_PW_10_C_M		0xFF0000
#define ANAPAR_PW_11_C		0x0308
#define ANAPAR_PW_11_C_M		0xFF000000
#define ANAPAR_PW_12_C		0x030C
#define ANAPAR_PW_12_C_M		0xFF
#define ANAPAR_PW_13_C		0x030C
#define ANAPAR_PW_13_C_M		0xFF00
#define ANAPAR_PW_14_C		0x030C
#define ANAPAR_PW_14_C_M		0xFF0000
#define ANAPAR_PW_15_C		0x030C
#define ANAPAR_PW_15_C_M		0xFF000000
#define ANAPAR_0_C		0x0310
#define ANAPAR_0_C_M		0xFFFF
#define ANAPAR_1_C		0x0310
#define ANAPAR_1_C_M		0xFFFF0000
#define ANAPAR_2_C		0x0314
#define ANAPAR_2_C_M		0xFFFF
#define ANAPAR_3_C		0x0314
#define ANAPAR_3_C_M		0xFFFF0000
#define ANAPAR_4_C		0x0318
#define ANAPAR_4_C_M		0xFFFF
#define ANAPAR_5_C		0x0318
#define ANAPAR_5_C_M		0xFFFF0000
#define ANAPAR_6_C		0x031C
#define ANAPAR_6_C_M		0xFFFF
#define ANAPAR_7_C		0x031C
#define ANAPAR_7_C_M		0xFFFF0000
#define ANAPAR_8_C		0x0320
#define ANAPAR_8_C_M		0xFFFF
#define ANAPAR_9_C		0x0320
#define ANAPAR_9_C_M		0xFFFF0000
#define ANAPAR_10_C		0x0324
#define ANAPAR_10_C_M		0xFFFF
#define ANAPAR_11_C		0x0324
#define ANAPAR_11_C_M		0xFFFF0000
#define ANAPAR_12_C		0x0328
#define ANAPAR_12_C_M		0xFFFF
#define ANAPAR_13_C		0x0328
#define ANAPAR_13_C_M		0xFFFF0000
#define ANAPAR_14_C		0x032C
#define ANAPAR_14_C_M		0xFFFF
#define ANAPAR_15_C		0x032C
#define ANAPAR_15_C_M		0xFFFF0000
#define RFE_CTRL_E_C		0x0334
#define RFE_CTRL_E_C_M		0xFFFFFFFF
#define RFE_CTRL_O_SEL_DBG_C		0x0338
#define RFE_CTRL_O_SEL_DBG_C_M		0xFFFFFFFF
#define RFE_CTRL_SEL_PATH_31_0_C		0x033C
#define RFE_CTRL_SEL_PATH_31_0_C_M		0xFFFFFFFF
#define RFE_CTRL_SEL_PATH_63_32_C		0x0340
#define RFE_CTRL_SEL_PATH_63_32_C_M		0xFFFFFFFF
#define RFE_CTRL_SEL_DBG_MAC1_C		0x0344
#define RFE_CTRL_SEL_DBG_MAC1_C_M		0xFFFFFFFF
#define DLYSEL0_PINMUX_I_C		0x034C
#define DLYSEL0_PINMUX_I_C_M		0xFFFF
#define DLYSEL1_PINMUX_I_C		0x034C
#define DLYSEL1_PINMUX_I_C_M		0xFFFF0000
#define DLYSEL0_PINMUX_O_C		0x0350
#define DLYSEL0_PINMUX_O_C_M		0xFFFF
#define DLYSEL1_PINMUX_O_C		0x0350
#define DLYSEL1_PINMUX_O_C_M		0xFFFF0000
#define DBG_GPIO_SEL_P0_C		0x0354
#define DBG_GPIO_SEL_P0_C_M		0xF
#define DBG_GPIO_SEL_P1_C		0x0354
#define DBG_GPIO_SEL_P1_C_M		0xF0
#define DBG_GPIO_MAC_SEL_C		0x0354
#define DBG_GPIO_MAC_SEL_C_M		0xFF00
#define TEST_PIN_OE_C		0x0354
#define TEST_PIN_OE_C_M		0xFFFF0000
#define PINMUX_SEL_C		0x0358
#define PINMUX_SEL_C_M		0x1F
#define AFE_DEB_INFILTER_MSB_LSB_C		0x0358
#define AFE_DEB_INFILTER_MSB_LSB_C_M		0x20
#define AFE_DEB_PREFILTER_MSB_LSB_C		0x0358
#define AFE_DEB_PREFILTER_MSB_LSB_C_M		0x40
#define AFE_PINMUX_WB_IQ_SEL_C		0x0358
#define AFE_PINMUX_WB_IQ_SEL_C_M		0x80
#define MBIST_PINMUX_SEL_C		0x0358
#define MBIST_PINMUX_SEL_C_M		0x1F00
#define AFE_UPD80_PHASE_C		0x0358
#define AFE_UPD80_PHASE_C_M		0x2000
#define AFE_DBG_SRAM_FREQ_C		0x0358
#define AFE_DBG_SRAM_FREQ_C_M		0xC000
#define GPIO_BIT_SEL_C		0x0358
#define GPIO_BIT_SEL_C_M		0x10000
#define LO_SEL_80P80_C		0x035C
#define LO_SEL_80P80_C_M		0x3
#define LO_SEL_2X2_C		0x035C
#define LO_SEL_2X2_C_M		0xC
#define LO_SEL_1X1_C		0x035C
#define LO_SEL_1X1_C_M		0x30
#define LO_SEL_DBCC_C		0x035C
#define LO_SEL_DBCC_C_M		0xC0
#define LO_SEL_HWEN_C		0x035C
#define LO_SEL_HWEN_C_M		0x100
#define LO_SEL_SW_C		0x035C
#define LO_SEL_SW_C_M		0xC00
#define LO_SEL_CH20_INV_C		0x035C
#define LO_SEL_CH20_INV_C_M		0x1000
#define DIS_CCK_CCA_TO_RFC_C		0x035C
#define DIS_CCK_CCA_TO_RFC_C_M		0x10000
#define DIS_OFDM_CCA_TO_RFC_C		0x035C
#define DIS_OFDM_CCA_TO_RFC_C_M		0x20000
#define RSTB_AFC_3WIRE_C		0x0360
#define RSTB_AFC_3WIRE_C_M		0x1
#define AFC_SI_WADDR_C		0x0360
#define AFC_SI_WADDR_C_M		0x3FF0
#define RST_AFC_SI_CONFLICT_CNT_C		0x0360
#define RST_AFC_SI_CONFLICT_CNT_C_M		0x80000000
#define AFC_SI_RADDR_C		0x0364
#define AFC_SI_RADDR_C_M		0x3FF
#define AFC_SI_WDATA_C		0x0368
#define AFC_SI_WDATA_C_M		0xFFFFFFFF
#define HW_SI_CLK_START_PHASE_C		0x036C
#define HW_SI_CLK_START_PHASE_C_M		0x1
#define RSTB_HW_SI_CLK_C		0x036C
#define RSTB_HW_SI_CLK_C_M		0x2
#define HW_SI_HALF_SPEED_EN_C		0x036C
#define HW_SI_HALF_SPEED_EN_C_M		0x10
#define SW_SI_HALF_SPEED_EN_C		0x036C
#define SW_SI_HALF_SPEED_EN_C_M		0x20
#define SW_SI_DATA_C		0x0370
#define SW_SI_DATA_C_M		0xFFFFFFFF
#define SW_SI_BIT_MASK_C		0x0374
#define SW_SI_BIT_MASK_C_M		0xFFFFF
#define RSTB_SW_SI_C		0x0374
#define RSTB_SW_SI_C_M		0x100000
#define SW_SI_CLK_START_PHASE_C		0x0374
#define SW_SI_CLK_START_PHASE_C_M		0x200000
#define SW_SI_DATA_E_INV_C		0x0374
#define SW_SI_DATA_E_INV_C_M		0x400000
#define SW_SI_ZERO_PADDING_EN_C		0x0374
#define SW_SI_ZERO_PADDING_EN_C_M		0x800000
#define SW_SI_ZERO_PADDING_NUM_C		0x0374
#define SW_SI_ZERO_PADDING_NUM_C_M		0x3F000000
#define RST_SW_SI_CONFLICT_CNT_C		0x0374
#define RST_SW_SI_CONFLICT_CNT_C_M		0x80000000
#define SW_SI_READ_ADDR_C		0x0378
#define SW_SI_READ_ADDR_C_M		0x7FF
#define SW_SI_WAIT_TIMING_C		0x037C
#define SW_SI_WAIT_TIMING_C_M		0xF
#define SW_SI_READ_EDGE_OPT_C		0x037C
#define SW_SI_READ_EDGE_OPT_C_M		0x30
#define SW_SI_DIS_W_TRIG_C		0x037C
#define SW_SI_DIS_W_TRIG_C_M		0x1000
#define SW_SI_DIS_R_TRIG_C		0x037C
#define SW_SI_DIS_R_TRIG_C_M		0x2000
#define HWSI_KEEPER_RSTB_C		0x0380
#define HWSI_KEEPER_RSTB_C_M		0x1
#define SWSI_KEEPER_RSTB_C		0x0380
#define SWSI_KEEPER_RSTB_C_M		0x2
#define HWSI_KEEPER_SEL_PATH_C		0x0380
#define HWSI_KEEPER_SEL_PATH_C_M		0x30
#define AFE_PWSAV_EN2_C		0x0384
#define AFE_PWSAV_EN2_C_M		0xF
#define AFE_PWSAV_PATH_C		0x0384
#define AFE_PWSAV_PATH_C_M		0xF0
#define AFE_PWSAV_FIFO_RST_EN_C		0x0384
#define AFE_PWSAV_FIFO_RST_EN_C_M		0xF00
#define AFE_PWSAV_FIFO_RST_DLY_SEL_C		0x0384
#define AFE_PWSAV_FIFO_RST_DLY_SEL_C_M		0x7000
#define CCA_MASK_EN_C		0x0600
#define CCA_MASK_EN_C_M		0xFFFFFFFF
#define TIME_CCA_MASK_RX_I_C		0x0604
#define TIME_CCA_MASK_RX_I_C_M		0x3F
#define TIME_CCA_MASK_BRK_I_C		0x0604
#define TIME_CCA_MASK_BRK_I_C_M		0x3F00
#define TIME_CCA_MASK_BRK_CCK_I_C		0x0604
#define TIME_CCA_MASK_BRK_CCK_I_C_M		0x3F0000
#define TIME_CCA_MASK_RIFS_I_C		0x0604
#define TIME_CCA_MASK_RIFS_I_C_M		0x3F000000
#define TIME_CCA_MASK_HT_I_C		0x0608
#define TIME_CCA_MASK_HT_I_C_M		0x3F
#define TIME_CCA_MASK_T2R_I_C		0x0608
#define TIME_CCA_MASK_T2R_I_C_M		0x3F00
#define TIME_CCA_MASK_T2R_TB_I_C		0x0608
#define TIME_CCA_MASK_T2R_TB_I_C_M		0x3F0000
#define TIME_CCA_MASK_T2R_TXTP_I_C		0x0608
#define TIME_CCA_MASK_T2R_TXTP_I_C_M		0x3F000000
#define TIME_CCA_MASK_RX_NDP_I_C		0x060C
#define TIME_CCA_MASK_RX_NDP_I_C_M		0x3F
#define CCA_MASK_T2R_STOP_WO_MST_EN_C		0x060C
#define CCA_MASK_T2R_STOP_WO_MST_EN_C_M		0x100
#define UPD_TIME_CCA_MASK_RX_EN_C		0x060C
#define UPD_TIME_CCA_MASK_RX_EN_C_M		0x200
#define CCA_MASK_PDHIT_CCA_IPL_EN_C		0x060C
#define CCA_MASK_PDHIT_CCA_IPL_EN_C_M		0x400
#define CCA_MASK_T2R_TXTP_I_C		0x060C
#define CCA_MASK_T2R_TXTP_I_C_M		0x3F0000
#define CCA_MASK_T2R_EN_I_C		0x060C
#define CCA_MASK_T2R_EN_I_C_M		0x400000
#define CCA_MASK_T2R_TB_EN_I_C		0x060C
#define CCA_MASK_T2R_TB_EN_I_C_M		0x800000
#define CCA_MASK_T2R_MURTS_EN_I_C		0x060C
#define CCA_MASK_T2R_MURTS_EN_I_C_M		0x1000000
#define CCA_MASK_T2R_TXTP_EN_I_C		0x060C
#define CCA_MASK_T2R_TXTP_EN_I_C_M		0x2000000
#define CCA_MASK_BRK_EN_I_C		0x060C
#define CCA_MASK_BRK_EN_I_C_M		0x4000000
#define CCA_MASK_BRK_CCK_EN_I_C		0x060C
#define CCA_MASK_BRK_CCK_EN_I_C_M		0x8000000
#define CCA_MASK_SEARCH_FAILED_EN_I_C		0x060C
#define CCA_MASK_SEARCH_FAILED_EN_I_C_M		0x10000000
#define CCA_MASK_RIFS_EN_I_C		0x060C
#define CCA_MASK_RIFS_EN_I_C_M		0x20000000
#define CCA_MASK_HT_EN_I_C		0x060C
#define CCA_MASK_HT_EN_I_C_M		0x40000000
#define R1B_CCA_MASK_EN_C		0x0610
#define R1B_CCA_MASK_EN_C_M		0xFFFFFFFF
#define TIME_11B_CCA_MASK_RX_I_C		0x0614
#define TIME_11B_CCA_MASK_RX_I_C_M		0x3F
#define TIME_11B_CCA_MASK_BRK_I_C		0x0614
#define TIME_11B_CCA_MASK_BRK_I_C_M		0x3F00
#define TIME_11B_CCA_MASK_BRK_CCK_I_C		0x0614
#define TIME_11B_CCA_MASK_BRK_CCK_I_C_M		0x3F0000
#define TIME_11B_CCA_MASK_RIFS_I_C		0x0614
#define TIME_11B_CCA_MASK_RIFS_I_C_M		0x3F000000
#define TIME_11B_CCA_MASK_HT_I_C		0x0618
#define TIME_11B_CCA_MASK_HT_I_C_M		0x3F
#define TIME_11B_CCA_MASK_T2R_I_C		0x0618
#define TIME_11B_CCA_MASK_T2R_I_C_M		0x3F00
#define TIME_11B_CCA_MASK_T2R_TB_I_C		0x0618
#define TIME_11B_CCA_MASK_T2R_TB_I_C_M		0x3F0000
#define TIME_11B_CCA_MASK_T2R_TXTP_I_C		0x0618
#define TIME_11B_CCA_MASK_T2R_TXTP_I_C_M		0x3F000000
#define TIME_11B_CCA_MASK_RX_NDP_I_C		0x061C
#define TIME_11B_CCA_MASK_RX_NDP_I_C_M		0x3F
#define R1B_CCA_MASK_T2R_STOP_WO_MST_EN_C		0x061C
#define R1B_CCA_MASK_T2R_STOP_WO_MST_EN_C_M		0x100
#define R1B_UPD_TIME_CCA_MASK_RX_EN_C		0x061C
#define R1B_UPD_TIME_CCA_MASK_RX_EN_C_M		0x200
#define R1B_CCA_MASK_PDHIT_CCA_IP1_EN_C		0x061C
#define R1B_CCA_MASK_PDHIT_CCA_IP1_EN_C_M		0x400
#define R1B_CCA_MASK_T2R_TXTP_I_C		0x061C
#define R1B_CCA_MASK_T2R_TXTP_I_C_M		0x3F0000
#define R1B_CCA_MASK_T2R_EN_I_C		0x061C
#define R1B_CCA_MASK_T2R_EN_I_C_M		0x400000
#define R1B_CCA_MASK_T2R_TB_EN_I_C		0x061C
#define R1B_CCA_MASK_T2R_TB_EN_I_C_M		0x800000
#define R1B_CCA_MASK_T2R_MURTS_EN_I_C		0x061C
#define R1B_CCA_MASK_T2R_MURTS_EN_I_C_M		0x1000000
#define R1B_CCA_MASK_T2R_TXTP_EN_I_C		0x061C
#define R1B_CCA_MASK_T2R_TXTP_EN_I_C_M		0x2000000
#define R1B_CCA_MASK_BRK_EN_I_C		0x061C
#define R1B_CCA_MASK_BRK_EN_I_C_M		0x4000000
#define R1B_CCA_MASK_BRK_CCK_EN_I_C		0x061C
#define R1B_CCA_MASK_BRK_CCK_EN_I_C_M		0x8000000
#define R1B_CCA_MASK_SEARCH_FAILED_EN_I_C		0x061C
#define R1B_CCA_MASK_SEARCH_FAILED_EN_I_C_M		0x10000000
#define R1B_CCA_MASK_RIFS_EN_I_C		0x061C
#define R1B_CCA_MASK_RIFS_EN_I_C_M		0x20000000
#define R1B_CCA_MASK_HT_EN_I_C		0x061C
#define R1B_CCA_MASK_HT_EN_I_C_M		0x40000000
#define EN_RXHP_H2L_C		0x0620
#define EN_RXHP_H2L_C_M		0x1
#define EN_KEEP_AGC_FOR_RIFS_C		0x0620
#define EN_KEEP_AGC_FOR_RIFS_C_M		0x2
#define PWSAV_RIFS_C		0x0620
#define PWSAV_RIFS_C_M		0x4
#define EN_TB_FAIL_C		0x0620
#define EN_TB_FAIL_C_M		0x8
#define RFON_END_CCK_C		0x0620
#define RFON_END_CCK_C_M		0xF0
#define RFON_END_OFDM_C		0x0620
#define RFON_END_OFDM_C_M		0x3F00
#define RIFS_END_C		0x0620
#define RIFS_END_C_M		0x3F0000
#define TIME_TX_TO_RX_END_C		0x0624
#define TIME_TX_TO_RX_END_C_M		0x3F
#define TIME_RXHP_H2L_C		0x0624
#define TIME_RXHP_H2L_C_M		0x3F00
#define TIME_RX_NDP_END_C		0x0624
#define TIME_RX_NDP_END_C_M		0x3F0000
#define TIME_RX_CCK_END_C		0x0624
#define TIME_RX_CCK_END_C_M		0x3F000000
#define TIME_RX_OFDM_END_C		0x0628
#define TIME_RX_OFDM_END_C_M		0x3F
#define TIME_RX_BRK_END_C		0x0628
#define TIME_RX_BRK_END_C_M		0x3F00
#define TIME_RX2RX_HE_TB_END_C		0x0628
#define TIME_RX2RX_HE_TB_END_C_M		0x3F0000
#define TIME_HE_PE04U_I_C		0x062C
#define TIME_HE_PE04U_I_C_M		0x7FF
#define TIME_HE_PE08U_I_C		0x062C
#define TIME_HE_PE08U_I_C_M		0x7FF0000
#define TIME_HE_PE12U_I_C		0x0630
#define TIME_HE_PE12U_I_C_M		0x7FF
#define TIME_HE_PE16U_I_C		0x0630
#define TIME_HE_PE16U_I_C_M		0x7FF0000
#define RX_TD_CKEN_C		0x0634
#define RX_TD_CKEN_C_M		0xFFFF
#define RX_T2F_CKEN_C		0x0634
#define RX_T2F_CKEN_C_M		0xFFFF0000
#define RX_IN_CKEN_C		0x0638
#define RX_IN_CKEN_C_M		0x1
#define RX_OUT_CKEN_C		0x0638
#define RX_OUT_CKEN_C_M		0x2
#define TX_CKEN_CCK_C		0x0638
#define TX_CKEN_CCK_C_M		0x4
#define TX_CKEN_OFDM_C		0x0638
#define TX_CKEN_OFDM_C_M		0x8
#define TX_OFDM_DLY_C		0x063C
#define TX_OFDM_DLY_C_M		0xF
#define TX_CCK_DLY_C		0x063C
#define TX_CCK_DLY_C_M		0xF0
#define TX_OFDM_RF_DLY_BW160M_C		0x0640
#define TX_OFDM_RF_DLY_BW160M_C_M		0x7F
#define TX_OFDM_RF_DLY_BW80M_C		0x0640
#define TX_OFDM_RF_DLY_BW80M_C_M		0x7F00
#define TX_OFDM_RF_DLY_BW40M_C		0x0640
#define TX_OFDM_RF_DLY_BW40M_C_M		0x7F0000
#define TX_OFDM_RF_DLY_BW20M_C		0x0640
#define TX_OFDM_RF_DLY_BW20M_C_M		0x7F000000
#define TX_OFDM_PATH_DLY_BW160M_C		0x0644
#define TX_OFDM_PATH_DLY_BW160M_C_M		0x7F
#define TX_OFDM_PATH_DLY_BW80M_C		0x0644
#define TX_OFDM_PATH_DLY_BW80M_C_M		0x7F00
#define TX_OFDM_PATH_DLY_BW40M_C		0x0644
#define TX_OFDM_PATH_DLY_BW40M_C_M		0x7F0000
#define TX_OFDM_PATH_DLY_BW20M_C		0x0644
#define TX_OFDM_PATH_DLY_BW20M_C_M		0x7F000000
#define TX_CCK_RF_DLY_BW160M_C		0x0648
#define TX_CCK_RF_DLY_BW160M_C_M		0x7F
#define TX_CCK_RF_DLY_BW80M_C		0x0648
#define TX_CCK_RF_DLY_BW80M_C_M		0x7F00
#define TX_CCK_RF_DLY_BW40M_C		0x0648
#define TX_CCK_RF_DLY_BW40M_C_M		0x7F0000
#define TX_CCK_RF_DLY_BW20M_C		0x0648
#define TX_CCK_RF_DLY_BW20M_C_M		0x7F000000
#define TX_CCK_PATH_DLY_BW160M_C		0x064C
#define TX_CCK_PATH_DLY_BW160M_C_M		0x7F
#define TX_CCK_PATH_DLY_BW80M_C		0x064C
#define TX_CCK_PATH_DLY_BW80M_C_M		0x7F00
#define TX_CCK_PATH_DLY_BW40M_C		0x064C
#define TX_CCK_PATH_DLY_BW40M_C_M		0x7F0000
#define TX_CCK_PATH_DLY_BW20M_C		0x064C
#define TX_CCK_PATH_DLY_BW20M_C_M		0x7F000000
#define AFE_DATA_MASK_EN_C		0x0650
#define AFE_DATA_MASK_EN_C_M		0xFFFFFFFF
#define AFE_DATA_MASK_TH_SEL_C		0x0654
#define AFE_DATA_MASK_TH_SEL_C_M		0xFFFFFFFF
#define AFE_DATA_MASK_TH0_C		0x0658
#define AFE_DATA_MASK_TH0_C_M		0xFF
#define AFE_DATA_MASK_TH1_C		0x0658
#define AFE_DATA_MASK_TH1_C_M		0xFF00
#define AFE_DATA_MASK_TH2_C		0x0658
#define AFE_DATA_MASK_TH2_C_M		0xFF0000
#define AFE_DATA_MASK_TH3_C		0x0658
#define AFE_DATA_MASK_TH3_C_M		0xFF000000
#define MONITOR_SEL0_C		0x065C
#define MONITOR_SEL0_C_M		0xF
#define MONITOR_SEL1_C		0x065C
#define MONITOR_SEL1_C_M		0xF0
#define MONITOR_KEEP_C		0x065C
#define MONITOR_KEEP_C_M		0x80000000
#define REDUCE_PEAK_PW_EN_C		0x0660
#define REDUCE_PEAK_PW_EN_C_M		0x1
#define CLR_DLY_CNT_BY_BRK_C		0x0660
#define CLR_DLY_CNT_BY_BRK_C_M		0x2
#define RX_IN_RSTN_OPT1_C		0x0660
#define RX_IN_RSTN_OPT1_C_M		0x4
#define OUT_RSTN_OPT1_C		0x0660
#define OUT_RSTN_OPT1_C_M		0x8
#define MUX_CNT_RFON2OFDM_C		0x0664
#define MUX_CNT_RFON2OFDM_C_M		0x7FF
#define FTM_T14_OFST_C		0x0668
#define FTM_T14_OFST_C_M		0xFFFF
#define FTM_T23_OFST_C		0x0668
#define FTM_T23_OFST_C_M		0xFFFF0000
#define RFON_END_OFDM_DBW20_C		0x0670
#define RFON_END_OFDM_DBW20_C_M		0x1F
#define RFON_END_OFDM_DBW40_C		0x0670
#define RFON_END_OFDM_DBW40_C_M		0x3E0
#define RFON_END_OFDM_DBW80_C		0x0670
#define RFON_END_OFDM_DBW80_C_M		0x7C00
#define RFON_END_OFDM_DBW40_20_C		0x0670
#define RFON_END_OFDM_DBW40_20_C_M		0xF8000
#define RFON_END_OFDM_DBW80_20_C		0x0670
#define RFON_END_OFDM_DBW80_20_C_M		0x1F00000
#define RFON_END_OFDM_DBW80_40_C		0x0670
#define RFON_END_OFDM_DBW80_40_C_M		0x3E000000
#define TX_IN_TRIG_STS_C		0x0674
#define TX_IN_TRIG_STS_C_M		0x3FF
#define TX_IN_TRIG_STS_LSTF_C		0x0674
#define TX_IN_TRIG_STS_LSTF_C_M		0xFFC00
#define CCA_MASK_EN_MST31_16_C		0x0680
#define CCA_MASK_EN_MST31_16_C_M		0xFFFFFFFF
#define TIME_CCA_MASK_ZGB_T2R_P0_C		0x0684
#define TIME_CCA_MASK_ZGB_T2R_P0_C_M		0x3F
#define CCA_MASK_T2R_ZGB_EN_P0_C		0x0684
#define CCA_MASK_T2R_ZGB_EN_P0_C_M		0x80
#define TIME_CCA_MASK_ZGB_R2R_P0_C		0x0684
#define TIME_CCA_MASK_ZGB_R2R_P0_C_M		0x3F00
#define CCA_MASK_R2R_ZGB_EN_P0_C		0x0684
#define CCA_MASK_R2R_ZGB_EN_P0_C_M		0x8000
#define R1B_CCA_MASK_EN_MST31_16_C		0x0690
#define R1B_CCA_MASK_EN_MST31_16_C_M		0xFFFFFFFF
#define R1B_TIME_CCA_MASK_ZGB_T2R_P0_C		0x0694
#define R1B_TIME_CCA_MASK_ZGB_T2R_P0_C_M		0x3F
#define R1B_CCA_MASK_T2R_ZGB_EN_P0_C		0x0694
#define R1B_CCA_MASK_T2R_ZGB_EN_P0_C_M		0x80
#define R1B_TIME_CCA_MASK_ZGB_R2R_P0_C		0x0694
#define R1B_TIME_CCA_MASK_ZGB_R2R_P0_C_M		0x3F00
#define R1B_CCA_MASK_R2R_ZGB_EN_P0_C		0x0694
#define R1B_CCA_MASK_R2R_ZGB_EN_P0_C_M		0x8000
#define RX_TD_CKEN_MST31_16_C		0x06A0
#define RX_TD_CKEN_MST31_16_C_M		0xFFFF
#define RX_T2F_CKEN_MST31_16_C		0x06A0
#define RX_T2F_CKEN_MST31_16_C_M		0xFFFF0000
#define ZGB_CCA_MASK_EN_P0_C		0x06B0
#define ZGB_CCA_MASK_EN_P0_C_M		0xFFFFFFFF
#define ZGB_TIME_CCA_MASK_RX_P0_C		0x06B4
#define ZGB_TIME_CCA_MASK_RX_P0_C_M		0x3F
#define ZGB_TIME_CCA_MASK_BRK_P0_C		0x06B4
#define ZGB_TIME_CCA_MASK_BRK_P0_C_M		0x3F00
#define ZGB_TIME_CCA_MASK_BRK_CCK_P0_C		0x06B4
#define ZGB_TIME_CCA_MASK_BRK_CCK_P0_C_M		0x3F0000
#define ZGB_TIME_CCA_MASK_RIFS_P0_C		0x06B4
#define ZGB_TIME_CCA_MASK_RIFS_P0_C_M		0x3F000000
#define ZGB_TIME_CCA_MASK_HT_P0_C		0x06B8
#define ZGB_TIME_CCA_MASK_HT_P0_C_M		0x3F
#define ZGB_TIME_CCA_MASK_T2R_P0_C		0x06B8
#define ZGB_TIME_CCA_MASK_T2R_P0_C_M		0x3F00
#define ZGB_TIME_CCA_MASK_T2R_TB_P0_C		0x06B8
#define ZGB_TIME_CCA_MASK_T2R_TB_P0_C_M		0x3F0000
#define ZGB_TIME_CCA_MASK_T2R_TXTP_P0_C		0x06B8
#define ZGB_TIME_CCA_MASK_T2R_TXTP_P0_C_M		0x3F000000
#define ZGB_TIME_CCA_MASK_RX_NDP_P0_C		0x06BC
#define ZGB_TIME_CCA_MASK_RX_NDP_P0_C_M		0x3F
#define ZGB_CCA_MASK_T2R_STOP_WO_MST_EN_P0_C		0x06BC
#define ZGB_CCA_MASK_T2R_STOP_WO_MST_EN_P0_C_M		0x100
#define ZGB_UPD_TIME_CCA_MASK_RX_EN_P0_C		0x06BC
#define ZGB_UPD_TIME_CCA_MASK_RX_EN_P0_C_M		0x200
#define ZGB_CCA_MASK_PDHIT_CCA_IPL_EN_P0_C		0x06BC
#define ZGB_CCA_MASK_PDHIT_CCA_IPL_EN_P0_C_M		0x400
#define CCA_MASK_STR_BY_CCA_NEG_EN_C		0x06BC
#define CCA_MASK_STR_BY_CCA_NEG_EN_C_M		0x800
#define CCA_MASK_STR_BY_SW_EN_C		0x06BC
#define CCA_MASK_STR_BY_SW_EN_C_M		0x1000
#define CCA_MASK_STR_BY_SW_C		0x06BC
#define CCA_MASK_STR_BY_SW_C_M		0x2000
#define ZGB_CCA_MASK_T2R_TXTP_P0_C		0x006BC
#define ZGB_CCA_MASK_T2R_TXTP_P0_C_M		0x3F0000
#define ZGB_CCA_MASK_T2R_EN_P0_C		0x06BC
#define ZGB_CCA_MASK_T2R_EN_P0_C_M		0x400000
#define ZGB_CCA_MASK_T2R_TB_EN_P0_C		0x06BC
#define ZGB_CCA_MASK_T2R_TB_EN_P0_C_M		0x800000
#define ZGB_CCA_MASK_T2R_MURTS_EN_P0_C		0x06BC
#define ZGB_CCA_MASK_T2R_MURTS_EN_P0_C_M		0x1000000
#define ZGB_CCA_MASK_T2R_TXTP_EN_P0_C		0x06BC
#define ZGB_CCA_MASK_T2R_TXTP_EN_P0_C_M		0x2000000
#define ZGB_CCA_MASK_BRK_EN_P0_C		0x06BC
#define ZGB_CCA_MASK_BRK_EN_P0_C_M		0x4000000
#define ZGB_CCA_MASK_BRK_CCK_EN_P0_C		0x06BC
#define ZGB_CCA_MASK_BRK_CCK_EN_P0_C_M		0x8000000
#define ZGB_CCA_MASK_SEARCH_FAILED_EN_P0_C		0x06BC
#define ZGB_CCA_MASK_SEARCH_FAILED_EN_P0_C_M		0x10000000
#define ZGB_CCA_MASK_RIFS_EN_P0_C		0x006BC
#define ZGB_CCA_MASK_RIFS_EN_P0_C_M		0x20000000
#define ZGB_CCA_MASK_HT_EN_P0_C		0x06BC
#define ZGB_CCA_MASK_HT_EN_P0_C_M		0x40000000
#define ZGB_CCA_MASK_EN_MST31_16_P0_C		0x06C0
#define ZGB_CCA_MASK_EN_MST31_16_P0_C_M		0xFFFFFFFF
#define ZGB_TIME_CCA_MASK_ZGB_T2R_P0_C		0x06C4
#define ZGB_TIME_CCA_MASK_ZGB_T2R_P0_C_M		0x3F
#define ZGB_CCA_MASK_T2R_ZGB_EN_P0_C		0x06C4
#define ZGB_CCA_MASK_T2R_ZGB_EN_P0_C_M		0x80
#define ZGB_TIME_CCA_MASK_ZGB_R2R_P0_C		0x06C4
#define ZGB_TIME_CCA_MASK_ZGB_R2R_P0_C_M		0x3F00
#define ZGB_CCA_MASK_R2R_ZGB_EN_P0_C		0x06C4
#define ZGB_CCA_MASK_R2R_ZGB_EN_P0_C_M		0x8000
#define ZB_RFTX_START_TIME_P0_C		0x06C8
#define ZB_RFTX_START_TIME_P0_C_M		0xF0000
#define CCAMASK_ZB_TXEND_P0_C		0x06C8
#define CCAMASK_ZB_TXEND_P0_C_M		0x3F00000
#define CCAMASK_ZB_RXEND_P0_C		0x06C8
#define CCAMASK_ZB_RXEND_P0_C_M		0xFC000000
#define ENABLE_ZB_P0_C		0x06D0
#define ENABLE_ZB_P0_C_M		0x1
#define ZB_CKEN_ALL_P0_C		0x06D0
#define ZB_CKEN_ALL_P0_C_M		0x2
#define CLK_ZGB_CKEN_P0_C		0x06D0
#define CLK_ZGB_CKEN_P0_C_M		0x4
#define RSTB_ZGB_TX_S0_P0_C		0x06D0
#define RSTB_ZGB_TX_S0_P0_C_M		0x8
#define RSTB_ZGB_TX_S1_P0_C		0x06D0
#define RSTB_ZGB_TX_S1_P0_C_M		0x10
#define RSTB_ZGB_RX_S0_P0_C		0x06D0
#define RSTB_ZGB_RX_S0_P0_C_M		0x20
#define RSTB_ZGB_RX_S1_P0_C		0x06D0
#define RSTB_ZGB_RX_S1_P0_C_M		0x40
#define ZB_TX_CKEN_P0_C		0x06D0
#define ZB_TX_CKEN_P0_C_M		0x100
#define ZB_RX_RSTN_SW_P0_C		0x06D0
#define ZB_RX_RSTN_SW_P0_C_M		0x1000
#define ZB_RX_RSTN_AT_CKEN_STR_P0_C		0x06D0
#define ZB_RX_RSTN_AT_CKEN_STR_P0_C_M		0x10000
#define ZB_RX_RSTN_AT_CKEN_END_P0_C		0x06D00
#define ZB_RX_RSTN_AT_CKEN_END_P0_C_M		0x20000
#define ZB_TX_RSTN_AT_CKEN_STR_P0_C		0x06D0
#define ZB_TX_RSTN_AT_CKEN_STR_P0_C_M		0x40000
#define ZB_TX_RSTN_AT_CKEN_END_P0_C		0x06D0
#define ZB_TX_RSTN_AT_CKEN_END_P0_C_M		0x80000
#define ZB_RX_RSTN_AT_MSTO_STR_P0_C		0x06D0
#define ZB_RX_RSTN_AT_MSTO_STR_P0_C_M		0x100000
#define ZB_RX_RSTN_AT_MST16_END_P0_C		0x06D0
#define ZB_RX_RSTN_AT_MST16_END_P0_C_M		0x200000
#define ZB_RX_RSTN_AT_CCA_MASK_END_P0_C		0x06D0
#define ZB_RX_RSTN_AT_CCA_MASK_END_P0_C_M		0x400000
#define ZB_RX_RSTN_AT_RFGC_STR_P0_C		0x06D00
#define ZB_RX_RSTN_AT_RFGC_STR_P0_C_M		0x800000
#define ZB_INTR_FORCE_MODE_P0_C		0x06D0
#define ZB_INTR_FORCE_MODE_P0_C_M		0xFF000000
#define RX_ZB_CKEN_P0_C		0x06D4
#define RX_ZB_CKEN_P0_C_M		0xFFFFFFFF
#define ZB_TX_LEN_P0_C		0x06E0
#define ZB_TX_LEN_P0_C_M		0xFFFF
#define ZB_TXPATH_DLY_LEAVE_TX_BW20M_P0_C		0x06E0
#define ZB_TXPATH_DLY_LEAVE_TX_BW20M_P0_C_M		0xFC000000
#define ZB_TXPATH_DLY_BW20M_P0_C		0x06E4
#define ZB_TXPATH_DLY_BW20M_P0_C_M		0x7F
#define ZB_TXDFE_VLD_SEL_P0_C		0x06E4
#define ZB_TXDFE_VLD_SEL_P0_C_M		0x100
#define ZB_TXDFE_DATA_SEL_P0_C		0x06E4
#define ZB_TXDFE_DATA_SEL_P0_C_M		0x200
#define ZB_CONTINUOUS_MODE_EN_P0_C		0x06E4
#define ZB_CONTINUOUS_MODE_EN_P0_C_M		0x400
#define ZB_CONTINUOUS_ON_P0_C		0x06E4
#define ZB_CONTINUOUS_ON_P0_C_M		0x800
#define ZB_TX_TRIG_P0_C		0x06E4
#define ZB_TX_TRIG_P0_C_M		0x80000000
#define ZB_CCA_TOP_P0_C		0x06F0
#define ZB_CCA_TOP_P0_C_M		0x1
#define EN_CCA_ON_BY_ARBITER_C		0x06F0
#define EN_CCA_ON_BY_ARBITER_C_M		0x2
#define DIS_RX_PKT_INTR_ZGB_P0_C		0x06F0
#define DIS_RX_PKT_INTR_ZGB_P0_C_M		0x4
#define ZB_RX_POP_CARE_FROM_OTHERS_DIS_P0_C		0x06F0
#define ZB_RX_POP_CARE_FROM_OTHERS_DIS_P0_C_M		0x8
#define ZB_RX_POP_GO_FROM_DSP_P0_C		0x06F0
#define ZB_RX_POP_GO_FROM_DSP_P0_C_M		0x10
#define ZB_RX_POP_CCA_MASK_FROM_DSP_P0_C		0x06F0
#define ZB_RX_POP_CCA_MASK_FROM_DSP_P0_C_M		0x20
#define ZB_AAGC_EN_P0_C		0x06F0
#define ZB_AAGC_EN_P0_C_M		0x100
#define ZB_AAGC_TRIG_P0_C		0x06F0
#define ZB_AAGC_TRIG_P0_C_M		0x200
#define ZB_AAGC_TRIG_CCA_MASK_EN_P0_C		0x06F0
#define ZB_AAGC_TRIG_CCA_MASK_EN_P0_C_M		0x400
#define ZB_RX_COMM_RST_BY_CCA_NEG_DIS_P0_C		0x06F0
#define ZB_RX_COMM_RST_BY_CCA_NEG_DIS_P0_C_M		0x1000
#define ZB_RX_COMM_RST_BY_CCA_NEG_DLY_SEL_P0_C		0x06F0
#define ZB_RX_COMM_RST_BY_CCA_NEG_DLY_SEL_P0_C_M		0x6000
#define STOP_CLK_C		0x0700
#define STOP_CLK_C_M		0x1
#define SYNC_UPD_SMHZ_C		0x0700
#define SYNC_UPD_SMHZ_C_M		0x2
#define SMALL_BW_C		0x0700
#define SMALL_BW_C_M		0xC
#define ENABLE_OFDM_C		0x0700
#define ENABLE_OFDM_C_M		0x10
#define ENABLE_CCK_C		0x0700
#define ENABLE_CCK_C_M		0x20
#define ENABLE_LPS_CCK_C		0x0700
#define ENABLE_LPS_CCK_C_M		0x40
#define ENABLE_LPS_OFDM_C		0x0700
#define ENABLE_LPS_OFDM_C_M		0x80
#define R5MHZ_PHASE_C		0x0700
#define R5MHZ_PHASE_C_M		0x7F00
#define ENABLE_OB_INFO_C		0x0700
#define ENABLE_OB_INFO_C_M		0x8000
#define DIS_CLK_SOURCE_C		0x0700
#define DIS_CLK_SOURCE_C_M		0xFF0000
#define UPD_CLK_ADC_FORCE_ON_C		0x0700
#define UPD_CLK_ADC_FORCE_ON_C_M		0x1000000
#define UPD_CLK_ADC_FORCE_VAL_C		0x0700
#define UPD_CLK_ADC_FORCE_VAL_C_M		0x6000000
#define TD_UPD_GEN_FORCE_ON_C		0x0700
#define TD_UPD_GEN_FORCE_ON_C_M		0x8000000
#define RSTN_EARLY_RELEASE_C		0x0700
#define RSTN_EARLY_RELEASE_C_M		0xF0000000
#define RSTB_ASYNC_UPDGEN_C		0x0704
#define RSTB_ASYNC_UPDGEN_C_M		0x1
#define RSTB_ASYNC_ALL_C		0x0704
#define RSTB_ASYNC_ALL_C_M		0x2
#define RSTB_ASYNC_RXTD_A2_C		0x0704
#define RSTB_ASYNC_RXTD_A2_C_M		0x4
#define RSTB_ASYNC_RXTD_A3_C		0x0704
#define RSTB_ASYNC_RXTD_A3_C_M		0x8
#define RSTB_ASYNC_RXTD_A4_C		0x0704
#define RSTB_ASYNC_RXTD_A4_C_M		0x10
#define RSTB_ASYNC_RXTD_A5_C		0x0704
#define RSTB_ASYNC_RXTD_A5_C_M		0x20
#define RSTB_ASYNC_TX_OUT_C		0x0704
#define RSTB_ASYNC_TX_OUT_C_M		0x40
#define RSTB_ASYNC_RX_OUT_C		0x0704
#define RSTB_ASYNC_RX_OUT_C_M		0x80
#define UPD_CLK_ADC_TX_C		0x0704
#define UPD_CLK_ADC_TX_C_M		0x300
#define FTM_LBK_RFTXEN_CTL_EN_C		0x0704
#define FTM_LBK_RFTXEN_CTL_EN_C_M		0x400
#define RFTXEN_START_DLY_5ONS_EN_C		0x0704
#define RFTXEN_START_DLY_5ONS_EN_C_M		0x800
#define RST_HIT_ON_TX_EN_C		0x0704
#define RST_HIT_ON_TX_EN_C_M		0x1000
#define RSTN_DAC_FIFO_C		0x0704
#define RSTN_DAC_FIFO_C_M		0xFFFF0000
#define EN_POP_PRD_RST_ADC_FIFO_I_C		0x0708
#define EN_POP_PRD_RST_ADC_FIFO_I_C_M		0x1
#define RSTN_DAC_FIFO_MST31_16_C		0x0708
#define RSTN_DAC_FIFO_MST31_16_C_M		0xFFFF0000
#define BRK_SEL_CNT_PPDU_SEL_C		0x070C
#define BRK_SEL_CNT_PPDU_SEL_C_M		0xF
#define STS_USER_SEL_EXT_MSB_C		0x070C
#define STS_USER_SEL_EXT_MSB_C_M		0x10
#define STS_CQI_FORCE_EN_C		0x070C
#define STS_CQI_FORCE_EN_C_M		0x20
#define INVERSE_ADC_AUX_CIC_SIGN_BIT_C		0x070C
#define INVERSE_ADC_AUX_CIC_SIGN_BIT_C_M		0x40
#define PERIOD_CNT_EN_C		0x0710
#define PERIOD_CNT_EN_C_M		0x1
#define PERIOD_CNT_RST_C		0x0710
#define PERIOD_CNT_RST_C_M		0x2
#define PHYSTS_TD_SHARED_SEL_C		0x0710
#define PHYSTS_TD_SHARED_SEL_C_M		0x4
#define PERIOD_UNIT_SEL_S1_C		0x0710
#define PERIOD_UNIT_SEL_S1_C_M		0x30
#define PERIOD_UNIT_SEL_S2_C		0x0710
#define PERIOD_UNIT_SEL_S2_C_M		0xC0
#define PERIOD_UNIT_SEL_S3_C		0x0710
#define PERIOD_UNIT_SEL_S3_C_M		0x300
#define PERIOD_UNIT_SEL_S4_C		0x0710
#define PERIOD_UNIT_SEL_S4_C_M		0xC00
#define PERIOD_KEEP_COND_S1_C		0x0710
#define PERIOD_KEEP_COND_S1_C_M		0x1000
#define PERIOD_KEEP_COND_S2_C		0x0710
#define PERIOD_KEEP_COND_S2_C_M		0x2000
#define PERIOD_KEEP_COND_S3_C		0x0710
#define PERIOD_KEEP_COND_S3_C_M		0x4000
#define PERIOD_KEEP_COND_S4_C		0x0710
#define PERIOD_KEEP_COND_S4_C_M		0x8000
#define RSTN_ADC_FIFO_C		0x0710
#define RSTN_ADC_FIFO_C_M		0xFFFF0000
#define IDX_EN_BY_MUX_ST_C		0x0714
#define IDX_EN_BY_MUX_ST_C_M		0x3F
#define EN_BY_MUX_ST_C		0x0714
#define EN_BY_MUX_ST_C_M		0x40
#define FILL_EN_BY_MUX_ST_C		0x0714
#define FILL_EN_BY_MUX_ST_C_M		0x80
#define VAL_EN_BY_MUX_ST_C		0x0714
#define VAL_EN_BY_MUX_ST_C_M		0xFF00
#define APPLY_MUX_ST_C		0x0714
#define APPLY_MUX_ST_C_M		0x10000
#define LBK_C		0x0714
#define LBK_C_M		0x20000
#define LBK_MODE_C		0x0714
#define LBK_MODE_C_M		0x40000
#define ST_CCA_BYPASS_C		0x0714
#define ST_CCA_BYPASS_C_M		0x80000
#define PMAC_MOD_C		0x0714
#define PMAC_MOD_C_M		0x100000
#define PMAC_C		0x0714
#define PMAC_C_M		0x200000
#define PMAC_CORX_C		0x0714
#define PMAC_CORX_C_M		0x400000
#define PMAC_TX_C		0x0714
#define PMAC_TX_C_M		0x800000
#define PERIOD_R2R_C		0x0714
#define PERIOD_R2R_C_M		0xFF000000
#define DLY_EN_BY_MUX_ST_C		0x0718
#define DLY_EN_BY_MUX_ST_C_M		0xFFFFFFFF
#define SYMB_NUM_PKT_FORMAT_C		0x071C
#define SYMB_NUM_PKT_FORMAT_C_M		0xFF
#define SAMPLE_NUM_PKT_FORMAT_C		0x071C
#define SAMPLE_NUM_PKT_FORMAT_C_M		0xFF00
#define SYMB_NUM_CCA_C		0x071C
#define SYMB_NUM_CCA_C_M		0xFF0000
#define SAMPLE_NUM_CCA_C		0x071C
#define SAMPLE_NUM_CCA_C_M		0xFF000000
#define DBG_FPGA_C		0x0720
#define DBG_FPGA_C_M		0xFFF
#define RSTB_FPGA_C		0x0720
#define RSTB_FPGA_C_M		0x1000
#define CBW_FPGA_C		0x0720
#define CBW_FPGA_C_M		0xE000
#define PRICH_FPGA_C		0x0720
#define PRICH_FPGA_C_M		0xF0000
#define PATH_EN_FPGA_C		0x0720
#define PATH_EN_FPGA_C_M		0xF00000
#define PATH_EN_1RCA_FPGA_C		0x0720
#define PATH_EN_1RCA_FPGA_C_M		0xF000000
#define INVERSE_ADC_SIGN_BIT_C		0x0720
#define INVERSE_ADC_SIGN_BIT_C_M		0x10000000
#define INVERSE_WB_ADC_SIGN_BIT_C		0x0720
#define INVERSE_WB_ADC_SIGN_BIT_C_M		0x20000000
#define CHANGE_PHASE_FPGA_ADC_C		0x0720
#define CHANGE_PHASE_FPGA_ADC_C_M		0x40000000
#define CHANGE_PHASE_FPGA_WB_ADC_C		0x0720
#define CHANGE_PHASE_FPGA_WB_ADC_C_M		0x80000000
#define RFTXEN_START_C		0x0724
#define RFTXEN_START_C_M		0xF
#define RFTXEN_END_C		0x0724
#define RFTXEN_END_C_M		0xF0
#define PAPE_START_C		0x0724
#define PAPE_START_C_M		0xF00
#define PAPE_END_C		0x0724
#define PAPE_END_C_M		0xF000
#define TRSW_START_C		0x0724
#define TRSW_START_C_M		0xF0000
#define TRSW_END_C		0x0724
#define TRSW_END_C_M		0xF00000
#define LNAOFF_START_C		0x0724
#define LNAOFF_START_C_M		0xF000000
#define LNAOFF_END_C		0x0724
#define LNAOFF_END_C_M		0xF0000000
#define TRSW_TX_EXTEND_C		0x0728
#define TRSW_TX_EXTEND_C_M		0xF
#define PMAC_GNT_BT_C		0x0728
#define PMAC_GNT_BT_C_M		0x10
#define GNT_BT_C		0x0728
#define GNT_BT_C_M		0x20
#define GNT_BT_TX_C		0x0728
#define GNT_BT_TX_C_M		0x40
#define GNT_WL_C		0x0728
#define GNT_WL_C_M		0x80
#define RFAFE_PWSAV_EN_C		0x0728
#define RFAFE_PWSAV_EN_C_M		0x100
#define RFAFE_PWSAV_SEL_SLEEP_C		0x0728
#define RFAFE_PWSAV_SEL_SLEEP_C_M		0x200
#define RSTB_STANDBY_C		0x0728
#define RSTB_STANDBY_C_M		0x400
#define CCAMASK_TXDIS_C		0x0728
#define CCAMASK_TXDIS_C_M		0x800
#define HW_ANTSW_DIS_BY_GNT_BT_C		0x0728
#define HW_ANTSW_DIS_BY_GNT_BT_C_M		0x1000
#define NOTRSW_BT_C		0x0728
#define NOTRSW_BT_C_M		0x2000
#define IGNORE_MAC_ID_C		0x0728
#define IGNORE_MAC_ID_C_M		0x4000
#define ANTSEL_WATCHDOG_EN_C		0x0728
#define ANTSEL_WATCHDOG_EN_C_M		0x8000
#define ANTSEL_WATCHDOG_OPT_C		0x0728
#define ANTSEL_WATCHDOG_OPT_C_M		0x30000
#define ANTSEL_WATCHDOG_TH_EXT_C		0x0728
#define ANTSEL_WATCHDOG_TH_EXT_C_M		0xC0000
#define ANTSEL_WATCHDOG_TH_C		0x0728
#define ANTSEL_WATCHDOG_TH_C_M		0x300000
#define MAC_ID_MATCH_C		0x0728
#define MAC_ID_MATCH_C_M		0x400000
#define LTE_RX_C		0x0728
#define LTE_RX_C_M		0x800000
#define CCK_HIGHPW_C		0x0728
#define CCK_HIGHPW_C_M		0x1000000
#define AAGC_BY_TABLE_C		0x0728
#define AAGC_BY_TABLE_C_M		0x2000000
#define EN_LNA_TRSW_C		0x0728
#define EN_LNA_TRSW_C_M		0x4000000
#define EN_ANTSEL_CCK_C		0x0728
#define EN_ANTSEL_CCK_C_M		0x8000000
#define IBADC_SHIFT_FPGA_C		0x0728
#define IBADC_SHIFT_FPGA_C_M		0x30000000
#define WBADC_SHIFT_FPGA_C		0x0728
#define WBADC_SHIFT_FPGA_C_M		0xC0000000
#define BT_TRXMODE_C		0x072C
#define BT_TRXMODE_C_M		0xFFFF
#define BT_TXMODE_C		0x072C
#define BT_TXMODE_C_M		0xFFFF0000
#define RST_ALL_CNT_C		0x0730
#define RST_ALL_CNT_C_M		0x1
#define ENABLE_ALL_CNT_C		0x0730
#define ENABLE_ALL_CNT_C_M		0x2
#define COUNTER_FOR_TB_C		0x0730
#define COUNTER_FOR_TB_C_M		0x4
#define PPDU_IDX_RPT_CLR_C		0x0730
#define PPDU_IDX_RPT_CLR_C_M		0x8
#define PERIOD_KEEP_EN_S1_C		0x0730
#define PERIOD_KEEP_EN_S1_C_M		0x10
#define PERIOD_KEEP_EN_S2_C		0x0730
#define PERIOD_KEEP_EN_S2_C_M		0x20
#define PERIOD_KEEP_EN_S3_C		0x0730
#define PERIOD_KEEP_EN_S3_C_M		0x40
#define PERIOD_KEEP_EN_S4_C		0x0730
#define PERIOD_KEEP_EN_S4_C_M		0x80
#define STS_KEEPER_COND_LA_EN_C		0x0730
#define STS_KEEPER_COND_LA_EN_C_M		0x100
#define RST_PROOF_CLR_C		0x0730
#define RST_PROOF_CLR_C_M		0x200
#define RST_PROOF_ACK_OPT_C		0x0730
#define RST_PROOF_ACK_OPT_C_M		0x400
#define RST_HIT_ON_TX_MASK_DAC_DIS_C		0x0730
#define RST_HIT_ON_TX_MASK_DAC_DIS_C_M		0x800
#define RST_HIT_ON_TX_TOO_LONG_DIS_C		0x0730
#define RST_HIT_ON_TX_TOO_LONG_DIS_C_M		0x1000
#define RST_HIT_ON_RFK_EN_C		0x0730
#define RST_HIT_ON_RFK_EN_C_M		0x2000
#define PHYSTS_STS_END_OPT_C		0x0730
#define PHYSTS_STS_END_OPT_C_M		0x4000
#define SUB_5M_COUNTER_RST_C		0x0730
#define SUB_5M_COUNTER_RST_C_M		0x8000
#define CNT_PWDB_TH_C		0x0730
#define CNT_PWDB_TH_C_M		0xFFFF0000
#define MAC_PIN_SEL_C		0x0734
#define MAC_PIN_SEL_C_M		0xFFFF
#define CH_IDX_SEG0_C		0x0734
#define CH_IDX_SEG0_C_M		0xFF0000
#define CH_IDX_SEG1_C		0x0734
#define CH_IDX_SEG1_C_M		0xFF000000
#define PLCP_HISTOGRAM_EN_C		0x0738
#define PLCP_HISTOGRAM_EN_C_M		0x1
#define PLCP_HIST_TYPE_SEL_C		0x0738
#define PLCP_HIST_TYPE_SEL_C_M		0x2
#define STS_DIS_TRIG_BY_BRK_C		0x0738
#define STS_DIS_TRIG_BY_BRK_C_M		0x4
#define STS_DIS_TRIG_BY_FAIL_C		0x0738
#define STS_DIS_TRIG_BY_FAIL_C_M		0x8
#define STS_KEEPER_EN_C		0x0738
#define STS_KEEPER_EN_C_M		0x10
#define STS_KEEPER_READ_C		0x0738
#define STS_KEEPER_READ_C_M		0x20
#define STS_KEEPER_TRIG_COND_C		0x0738
#define STS_KEEPER_TRIG_COND_C_M		0xC0
#define STS_KEEPER_ADDR_C		0x0738
#define STS_KEEPER_ADDR_C_M		0xFF00
#define DATAON_TO_STS_FLAG_C		0x0738
#define DATAON_TO_STS_FLAG_C_M		0xF0000
#define STS_FLAG_GUARD_C		0x0738
#define STS_FLAG_GUARD_C_M		0xF00000
#define PHYSTS_INCR_DBG_EN_C		0x0738
#define PHYSTS_INCR_DBG_EN_C_M		0x1000000
#define STS_USER_SEL_C		0x0738
#define STS_USER_SEL_C_M		0x6000000
#define STS_SEG_SEL_C		0x0738
#define STS_SEG_SEL_C_M		0x8000000
#define STS_DBG_SEL_C		0x0738
#define STS_DBG_SEL_C_M		0x70000000
#define STS_TRIG_BY_FEQ_END_IN_NDP_C		0x0738
#define STS_TRIG_BY_FEQ_END_IN_NDP_C_M		0x80000000
#define PHY_STS_BITMAP_SEARCH_FAIL_C		0x073C
#define PHY_STS_BITMAP_SEARCH_FAIL_C_M		0xFFFFFFFF
#define PHY_STS_BITMAP_R2T_C		0x0740
#define PHY_STS_BITMAP_R2T_C_M		0xFFFFFFFF
#define PHY_STS_BITMAP_CCA_SPOOF_C		0x0744
#define PHY_STS_BITMAP_CCA_SPOOF_C_M		0xFFFFFFFF
#define PHY_STS_BITMAP_OFDM_BRK_C		0x0748
#define PHY_STS_BITMAP_OFDM_BRK_C_M		0xFFFFFFFF
#define PHY_STS_BITMAP_CCK_BRK_C		0x074C
#define PHY_STS_BITMAP_CCK_BRK_C_M		0xFFFFFFFF
#define PHY_STS_BITMAP_DL_MU_SPOOF_C		0x0750
#define PHY_STS_BITMAP_DL_MU_SPOOF_C_M		0xFFFFFFFF
#define PHY_STS_BITMAP_HE_MU_C		0x0754
#define PHY_STS_BITMAP_HE_MU_C_M		0xFFFFFFFF
#define PHY_STS_BITMAP_VHT_MU_C		0x0758
#define PHY_STS_BITMAP_VHT_MU_C_M		0xFFFFFFFF
#define PHY_STS_BITMAP_UL_TB_SPOOF_C		0x075C
#define PHY_STS_BITMAP_UL_TB_SPOOF_C_M		0xFFFFFFFF
#define PHY_STS_BITMAP_TRIGBASE_C		0x0760
#define PHY_STS_BITMAP_TRIGBASE_C_M		0xFFFFFFFF
#define PHY_STS_BITMAP_CCK_C		0x0764
#define PHY_STS_BITMAP_CCK_C_M		0xFFFFFFFF
#define PHY_STS_BITMAP_LEGACY_C		0x0768
#define PHY_STS_BITMAP_LEGACY_C_M		0xFFFFFFFF
#define PHY_STS_BITMAP_HT_C		0x076C
#define PHY_STS_BITMAP_HT_C_M		0xFFFFFFFF
#define PHY_STS_BITMAP_VHT_C		0x0770
#define PHY_STS_BITMAP_VHT_C_M		0xFFFFFFFF
#define PHY_STS_BITMAP_HE_C		0x0774
#define PHY_STS_BITMAP_HE_C_M		0xFFFFFFFF
#define PW_CUT_R2T_C		0x0778
#define PW_CUT_R2T_C_M		0xFF
#define PW_CUT_TXON_C		0x0778
#define PW_CUT_TXON_C_M		0xFF00
#define PW_CUT_WAIT_CCA_C		0x0778
#define PW_CUT_WAIT_CCA_C_M		0xFF0000
#define PW_CUT_RX_LEGACY_C		0x0778
#define PW_CUT_RX_LEGACY_C_M		0xFF000000
#define PW_CUT_RX_HTDATA_TIME_C		0x077C
#define PW_CUT_RX_HTDATA_TIME_C_M		0xFF
#define PW_CUT_RX_HTDATA_IORD_BCC_C		0x077C
#define PW_CUT_RX_HTDATA_IORD_BCC_C_M		0xFF00
#define PW_CUT_RX_HTDATA_IORD_LDPC_C		0x077C
#define PW_CUT_RX_HTDATA_IORD_LDPC_C_M		0xFF0000
#define PW_CUT_RX_HTDATA_CSI_RPT_C		0x077C
#define PW_CUT_RX_HTDATA_CSI_RPT_C_M		0xFF000000
#define SEL_V_COLUMN_VAL_EN_C		0x0800
#define SEL_V_COLUMN_VAL_EN_C_M		0x1
#define SEL_V_COLUMN_VAL_C		0x0800
#define SEL_V_COLUMN_VAL_C_M		0x3E
#define TXBF_SCALING_FCTR_C		0x0800
#define TXBF_SCALING_FCTR_C_M		0xFFC0
#define TXBF_SCALING_FCTR_EN_C		0x0800
#define TXBF_SCALING_FCTR_EN_C_M		0x10000
#define RST_BFER_EDGE_CNT_C		0x0800
#define RST_BFER_EDGE_CNT_C_M		0x20000
#define RST_BFEE_EDGE_CNT_C		0x0800
#define RST_BFEE_EDGE_CNT_C_M		0x40000
#define CSI_PARA_SEL_TO_RPT_C		0x0800
#define CSI_PARA_SEL_TO_RPT_C_M		0x7F80000
#define DIS_MU_GOUPING_TRIG_FB_CHK_C		0x0800
#define DIS_MU_GOUPING_TRIG_FB_CHK_C_M		0x8000000
#define GRPING_SEARCH_NUM_C		0x0804
#define GRPING_SEARCH_NUM_C_M		0xFF
#define GRP_USER_EN_C		0x0804
#define GRP_USER_EN_C_M		0x3FF00
#define DIS_MU_GRPING_C		0x0804
#define DIS_MU_GRPING_C_M		0x40000
#define DIS_BF_USER_CHK_C		0x0804
#define DIS_BF_USER_CHK_C_M		0x80000
#define SOUND_DONE_MUX_C		0x0804
#define SOUND_DONE_MUX_C_M		0x300000
#define ALWAYS_LAT_GRP_GMER_C		0x0804
#define ALWAYS_LAT_GRP_GMER_C_M		0x400000
#define BFEE_NR_NSTS_SEL_C		0x0808
#define BFEE_NR_NSTS_SEL_C_M		0x1
#define CAL_FEEDBACK_CSI_EN_C		0x0808
#define CAL_FEEDBACK_CSI_EN_C_M		0x2
#define RST_TXBF_COMPRESSOR_C		0x0808
#define RST_TXBF_COMPRESSOR_C_M		0x4
#define EN_SNR_RPT_COMP_C		0x0808
#define EN_SNR_RPT_COMP_C_M		0x8
#define TXBF_SNR_RPT_LIMT_EN_C		0x0808
#define TXBF_SNR_RPT_LIMT_EN_C_M		0x10
#define EN_DEF_SNR_C		0x0808
#define EN_DEF_SNR_C_M		0x20
#define DIS_BFEE_GCLK_C		0x0808
#define DIS_BFEE_GCLK_C_M		0x40
#define DIS_MAC_P_BB_C		0x0808
#define DIS_MAC_P_BB_C_M		0x80
#define DIS_CSI_CHKSUM_C		0x0808
#define DIS_CSI_CHKSUM_C_M		0x100
#define DIS_BFEE_CB_IMT_C		0x0808
#define DIS_BFEE_CB_IMT_C_M		0x200
#define BFMX_NDP_TRIG_SEL_C		0x0808
#define BFMX_NDP_TRIG_SEL_C_M		0x400
#define NDP_STANDBY_MUX_C		0x0808
#define NDP_STANDBY_MUX_C_M		0x1800
#define CSI_RPT_RATE_SEL_C		0x0808
#define CSI_RPT_RATE_SEL_C_M		0xE000
#define DIS_BFER_GCLK_C		0x0808
#define DIS_BFER_GCLK_C_M		0x10000
#define CSI_PARA_DBG_SEL_C		0x0808
#define CSI_PARA_DBG_SEL_C_M		0xFE0000
#define DIS_BF_CLK_C		0x0808
#define DIS_BF_CLK_C_M		0x1000000
#define DEF_DSNR_C		0x080C
#define DEF_DSNR_C_M		0xFFFF
#define BF_MIMO_BUS_DBG_EN_C		0x080C
#define BF_MIMO_BUS_DBG_EN_C_M		0x7F0000
#define BF_MIMO_BUS_DBG_SEL_C		0x080C
#define BF_MIMO_BUS_DBG_SEL_C_M		0x800000
#define R1ST_CIS_TIME_C		0x080C
#define R1ST_CIS_TIME_C_M		0xFF000000
#define DEF_SNR0_C		0x0810
#define DEF_SNR0_C_M		0xFF
#define DEF_SNR1_C		0x0810
#define DEF_SNR1_C_M		0xFF00
#define DEF_SNR2_C		0x0810
#define DEF_SNR2_C_M		0xFF0000
#define DEF_SNR3_C		0x0810
#define DEF_SNR3_C_M		0xFF000000
#define CSI_PARA_USER_EN_0_C		0x0814
#define CSI_PARA_USER_EN_0_C_M		0xFFFFFFFF
#define CSI_PARA_USER_EN_1_C		0x0818
#define CSI_PARA_USER_EN_1_C_M		0xFFFFFFFF
#define CSI_PARA_USER_EN_2_C		0x081C
#define CSI_PARA_USER_EN_2_C_M		0xFFFFFFFF
#define CSI_PARA_USER_EN_3_C		0x0820
#define CSI_PARA_USER_EN_3_C_M		0xFFFFFFFF
#define CSI_PARA_PARA_EN_C		0x0824
#define CSI_PARA_PARA_EN_C_M		0xFFFF
#define CSI_PARA_USE_BB_EN_C		0x0824
#define CSI_PARA_USE_BB_EN_C_M		0xF0000
#define CSI_PARA_READY_TIMEOUT_C		0x0824
#define CSI_PARA_READY_TIMEOUT_C_M		0x700000
#define CSI_PARA_END_SEL_C		0x0824
#define CSI_PARA_END_SEL_C_M		0x3800000
#define BFEE_CSI_DEF_MODE_C		0x0824
#define BFEE_CSI_DEF_MODE_C_M		0xC000000
#define CSI_PARA_IDX_0_C		0x0828
#define CSI_PARA_IDX_0_C_M		0xFFFFFFFF
#define CSI_PARA_IDX_1_C		0x082C
#define CSI_PARA_IDX_1_C_M		0xFFFF
#define CSI_PARA_CTRL_C		0x082C
#define CSI_PARA_CTRL_C_M		0xFFFF0000
#define BFEE_CSI_DEF_VAL_C		0x0830
#define BFEE_CSI_DEF_VAL_C_M		0xFFFFFFFF
#define DIS_BFEE_RST_C		0x0834
#define DIS_BFEE_RST_C_M		0xFF
#define CSI_RDRDY_TIME_OUT_SEL_C		0x0834
#define CSI_RDRDY_TIME_OUT_SEL_C_M		0xF00
#define V_ROW_IDX_C		0x0838
#define V_ROW_IDX_C_M		0xF
#define V_COL_IDX_C		0x0838
#define V_COL_IDX_C_M		0xF0
#define V_RPT_MOD_C		0x0838
#define V_RPT_MOD_C_M		0x300
#define V_RPT_EN_C		0x0838
#define V_RPT_EN_C_M		0x400
#define V_RPT_TRIG_C		0x0838
#define V_RPT_TRIG_C_M		0x800
#define V_RPT_IDX_C		0x0838
#define V_RPT_IDX_C_M		0xFFF000
#define INTF_R_CNT_RATE_C		0x0900
#define INTF_R_CNT_RATE_C_M		0xF
#define INTF_R_CNT_MCS_C		0x0900
#define INTF_R_CNT_MCS_C_M		0x7F0
#define INTF_R_CNT_VHT_MCS_C		0x0900
#define INTF_R_CNT_VHT_MCS_C_M		0x7800
#define INTF_R_CNT_HE_MCS_C		0x0900
#define INTF_R_CNT_HE_MCS_C_M		0x78000
#define INTF_R_CNT_VHT_NSS_C		0x0900
#define INTF_R_CNT_VHT_NSS_C_M		0x180000
#define INTF_R_CNT_HE_NSS_C		0x0900
#define INTF_R_CNT_HE_NSS_C_M		0x600000
#define INTF_R_MAC_HDR_TYPE_C		0x0900
#define INTF_R_MAC_HDR_TYPE_C_M		0x1F800000
#define INTF_R_PKT_TYPE_C		0x0904
#define INTF_R_PKT_TYPE_C_M		0xF
#define INTF_R_CRC32_TARGET_UID_C		0x0904
#define INTF_R_CRC32_TARGET_UID_C_M		0xFF0
#define INTF_R_CRC32_TARGET_UID_EN_C		0x0904
#define INTF_R_CRC32_TARGET_UID_EN_C_M		0x1000
#define INTF_R_RX_LOOP_BACK_MODE_USER_EN_C		0x0904
#define INTF_R_RX_LOOP_BACK_MODE_USER_EN_C_M		0x2000
#define INTF_R_RX_LOOP_BACK_MODE_N_USER_C		0x0904
#define INTF_R_RX_LOOP_BACK_MODE_N_USER_C_M		0x1C000
#define INTF_R_RX_LOOP_BACK_MODE_AMPDU_EN_C		0x0904
#define INTF_R_RX_LOOP_BACK_MODE_AMPDU_EN_C_M		0x20000
#define INTF_R_RX_LOOP_BACK_MODE_N_USER_EXT_C		0x0904
#define INTF_R_RX_LOOP_BACK_MODE_N_USER_EXT_C_M		0x3C0000
#define INTF_R_PMAC_TB_N_USER_CLR_TARGET_C		0x0908
#define INTF_R_PMAC_TB_N_USER_CLR_TARGET_C_M		0xF0
#define INTF_R_PMAC_TB_RSSI_C		0x0908
#define INTF_R_PMAC_TB_RSSI_C_M		0x7F00
#define INTF_R_MAC_TRX_SEL_C		0x090C
#define INTF_R_MAC_TRX_SEL_C_M		0xFFFF
#define INTF_R_MAC_INFO_RPT_USER_SEL_C		0x090C
#define INTF_R_MAC_INFO_RPT_USER_SEL_C_M		0x10000
#define INTF_R_IMR_HIGH_C		0x090C
#define INTF_R_IMR_HIGH_C_M		0x100000
#define INTF_R_IMR_LOW_C		0x090C
#define INTF_R_IMR_LOW_C_M		0x200000
#define INTF_R_CLR_ISR_HIGH_C		0x090C
#define INTF_R_CLR_ISR_HIGH_C_M		0x400000
#define INTF_R_CLR_ISR_LOW_C		0x090C
#define INTF_R_CLR_ISR_LOW_C_M		0x800000
#define INTF_R_PMAC_TX_U_ID_PHASE_OPT_C		0x0980
#define INTF_R_PMAC_TX_U_ID_PHASE_OPT_C_M		0x30
#define INTF_R_PMAC_TXD_PHASE_OPT_C		0x0980
#define INTF_R_PMAC_TXD_PHASE_OPT_C_M		0xC0
#define INTF_R_PMAC_TX_INFO_DLY_CNT_C		0x0980
#define INTF_R_PMAC_TX_INFO_DLY_CNT_C_M		0x700
#define INTF_R_PMAC_TDRDY_EXT_CNT_C		0x0980
#define INTF_R_PMAC_TDRDY_EXT_CNT_C_M		0x7000
#define INTF_R_MAC_SEL_C		0x0980
#define INTF_R_MAC_SEL_C_M		0xFF0000
#define INTF_R_PMAC_TBTT_C		0x0980
#define INTF_R_PMAC_TBTT_C_M		0x1000000
#define INTF_R_PMAC_PMAC_MOD_C		0x0980
#define INTF_R_PMAC_PMAC_MOD_C_M		0x2000000
#define INTF_R_PMAC_GNT_BT_C		0x0980
#define INTF_R_PMAC_GNT_BT_C_M		0x4000000
#define INTF_R_PMAC_GNT_BT_TX_C		0x0980
#define INTF_R_PMAC_GNT_BT_TX_C_M		0x8000000
#define INTF_R_PMAC_GNT_WL_C		0x0980
#define INTF_R_PMAC_GNT_WL_C_M		0x10000000
#define INTF_R_PMAC_LTE_RX_C		0x0980
#define INTF_R_PMAC_LTE_RX_C_M		0x20000000
#define INTF_R_PMAC_RXPKT_OK_C		0x0980
#define INTF_R_PMAC_RXPKT_OK_C_M		0x40000000
#define INTF_R_PMAC_RXPKT_FAIL_C		0x0980
#define INTF_R_PMAC_RXPKT_FAIL_C_M		0x80000000
#define INTF_R_MAC_SEL_FTM_C		0x0984
#define INTF_R_MAC_SEL_FTM_C_M		0x3
#define INTF_R_PMAC_FTM_EN_C		0x0984
#define INTF_R_PMAC_FTM_EN_C_M		0x10
#define INTF_R_BT_MODEM_RX_AND_C		0x0984
#define INTF_R_BT_MODEM_RX_AND_C_M		0x20
#define INTF_R_BT_MODEM_RX_AND0_C		0x0984
#define INTF_R_BT_MODEM_RX_AND0_C_M		0x40
#define INTF_R_BT_MODEM_RX_AND1_C		0x0984
#define INTF_R_BT_MODEM_RX_AND1_C_M		0x80
#define INTF_R_PMAC_FTM_RPT_TRIG_C		0x0984
#define INTF_R_PMAC_FTM_RPT_TRIG_C_M		0x100
#define INTF_R_MAC_VIRTUAL_CCA_SEL_C		0x0984
#define INTF_R_MAC_VIRTUAL_CCA_SEL_C_M		0x10000
#define INTF_R_MAC_SR_ENABLE_SEL_C		0x0984
#define INTF_R_MAC_SR_ENABLE_SEL_C_M		0x20000
#define INTF_R_PMAC_VIRTUAL_CCA_SEL_C		0x0984
#define INTF_R_PMAC_VIRTUAL_CCA_SEL_C_M		0x1000000
#define INTF_R_PMAC_SR_ENABLE_C		0x0984
#define INTF_R_PMAC_SR_ENABLE_C_M		0x2000000
#define INTF_R_MAC_SEL_RXD_C		0x0988
#define INTF_R_MAC_SEL_RXD_C_M		0x3F
#define INTF_R_RX_PMAC_EN_C		0x0988
#define INTF_R_RX_PMAC_EN_C_M		0x100
#define INTF_R_PMAC_RX_INVALID_PKT_C		0x0988
#define INTF_R_PMAC_RX_INVALID_PKT_C_M		0x200
#define INTF_R_PMAC_RX_ID_MATCH_C		0x0988
#define INTF_R_PMAC_RX_ID_MATCH_C_M		0x400
#define INTF_R_PMAC_DONT_RST_MAC_C		0x0988
#define INTF_R_PMAC_DONT_RST_MAC_C_M		0x800
#define INTF_R_PMAC_RX_TB_PPDU_STANDBY_C		0x0988
#define INTF_R_PMAC_RX_TB_PPDU_STANDBY_C_M		0x1000
#define INTF_R_PMAC_RX_TB_EN_C		0x0988
#define INTF_R_PMAC_RX_TB_EN_C_M		0x2000
#define INTF_R_MAC_RXD_PHASE_OPT_C		0x0988
#define INTF_R_MAC_RXD_PHASE_OPT_C_M		0xC000
#define INTF_R_TIME_RX_AIR_END_C		0x0988
#define INTF_R_TIME_RX_AIR_END_C_M		0x3F0000
#define INTF_R_TIME_RX_AIR_END_CCA_LAT_C		0x0988
#define INTF_R_TIME_RX_AIR_END_CCA_LAT_C_M		0x3F000000
#define INTF_R_PMAC_RX_TB_BUS_31_0_C		0x098C
#define INTF_R_PMAC_RX_TB_BUS_31_0_C_M		0xFFFFFFFF
#define INTF_R_PMAC_RX_TB_BUS_63_32_C		0x0990
#define INTF_R_PMAC_RX_TB_BUS_63_32_C_M		0xFFFFFFFF
#define INTF_R_MAC_SEL_BFMU_C		0x0994
#define INTF_R_MAC_SEL_BFMU_C_M		0xFF
#define INTF_R_PMAC_CSI_DATA_PAUSE_C		0x0994
#define INTF_R_PMAC_CSI_DATA_PAUSE_C_M		0x100
#define INTF_R_PMAC_NDP_STANDBY_C		0x0994
#define INTF_R_PMAC_NDP_STANDBY_C_M		0x200
#define INTF_R_PMAC_CSI_STANDBY_C		0x0994
#define INTF_R_PMAC_CSI_STANDBY_C_M		0x400
#define INTF_R_PMAC_SOUND_DONE_C		0x0994
#define INTF_R_PMAC_SOUND_DONE_C_M		0x800
#define INTF_R_PMAC_VHT_MU_USER_IDX_C		0x0994
#define INTF_R_PMAC_VHT_MU_USER_IDX_C_M		0x3000
#define INTF_R_PMAC_MIMO_PARA_EN_C		0x0994
#define INTF_R_PMAC_MIMO_PARA_EN_C_M		0x10000
#define INTF_R_PMAC_MIMO_FIELD_31_0_C		0x0998
#define INTF_R_PMAC_MIMO_FIELD_31_0_C_M		0xFFFFFFFF
#define INTF_R_PMAC_MIMO_FIELD_63_32_C		0x099C
#define INTF_R_PMAC_MIMO_FIELD_63_32_C_M		0xFFFFFFFF
#define INTF_R_PMAC_MIMO_FIELD_66_64_C		0x09A0
#define INTF_R_PMAC_MIMO_FIELD_66_64_C_M		0xFFFFFFFF
#define INTF_R_MAC_SEL_TXINFO_C		0x09A4
#define INTF_R_MAC_SEL_TXINFO_C_M		0xFFFFFFFF
#define INTF_R_TIME_RX_AIR_END_11B_BW005_I_C		0x09A8
#define INTF_R_TIME_RX_AIR_END_11B_BW005_I_C_M		0xFF
#define INTF_R_TIME_RX_AIR_END_11B_BW010_I_C		0x09A8
#define INTF_R_TIME_RX_AIR_END_11B_BW010_I_C_M		0xFF00
#define INTF_R_TIME_RX_AIR_END_11B_BW020_I_C		0x09A8
#define INTF_R_TIME_RX_AIR_END_11B_BW020_I_C_M		0xFF0000
#define INTF_R_TIME_RX_AIR_END_11B_BW040_I_C		0x09A8
#define INTF_R_TIME_RX_AIR_END_11B_BW040_I_C_M		0xFF000000
#define INTF_R_TIME_RX_AIR_END_11B_BW080_I_C		0x09AC
#define INTF_R_TIME_RX_AIR_END_11B_BW080_I_C_M		0xFF
#define INTF_R_TIME_RX_AIR_END_11B_BW160_I_C		0x09AC
#define INTF_R_TIME_RX_AIR_END_11B_BW160_I_C_M		0xFF00
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW005_I_C		0x09AC
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW005_I_C_M		0xFF0000
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW010_I_C		0x09AC
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW010_I_C_M		0xFF000000
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW020_I_C		0x09B0
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW020_I_C_M		0xFF
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW040_I_C		0x09B0
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW040_I_C_M		0xFF00
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW080_I_C		0x09B0
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW080_I_C_M		0xFF0000
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW160_I_C		0x09B0
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW160_I_C_M		0xFF000000
#define INTF_R_TIME_RX_AIR_END_BW005_I_C		0x09B4
#define INTF_R_TIME_RX_AIR_END_BW005_I_C_M		0xFF
#define INTF_R_TIME_RX_AIR_END_BW010_I_C		0x09B4
#define INTF_R_TIME_RX_AIR_END_BW010_I_C_M		0xFF00
#define INTF_R_TIME_RX_AIR_END_BW020_I_C		0x09B4
#define INTF_R_TIME_RX_AIR_END_BW020_I_C_M		0xFF0000
#define INTF_R_TIME_RX_AIR_END_BW040_I_C		0x09B4
#define INTF_R_TIME_RX_AIR_END_BW040_I_C_M		0xFF000000
#define INTF_R_TIME_RX_AIR_END_BW080_I_C		0x09B8
#define INTF_R_TIME_RX_AIR_END_BW080_I_C_M		0xFF
#define INTF_R_TIME_RX_AIR_END_BW160_I_C		0x09B8
#define INTF_R_TIME_RX_AIR_END_BW160_I_C_M		0xFF00
#define INTF_R_EN_CLR_CCA_BKUP_BY_DROP_I_C		0x09B8
#define INTF_R_EN_CLR_CCA_BKUP_BY_DROP_I_C_M		0x10000
#define INTF_R_EN_CCA_OPT_I_C		0x09B8
#define INTF_R_EN_CCA_OPT_I_C_M		0x20000
#define INTF_R_EN_RECCA_I_C		0x09B8
#define INTF_R_EN_RECCA_I_C_M		0x40000
#define INTF_R_PMAC_TRIG_TB_C		0x09BC
#define INTF_R_PMAC_TRIG_TB_C_M		0x1
#define INTF_R_PMAC_TB_TRIG_MODE_C		0x09BC
#define INTF_R_PMAC_TB_TRIG_MODE_C_M		0x6
#define INTF_R_MAC_INFO_RPT_SEL_C		0x09BC
#define INTF_R_MAC_INFO_RPT_SEL_C_M		0x10
#define INTF_R_TX_EN_C		0x09C0
#define INTF_R_TX_EN_C_M		0x1
#define INTF_R_TX_CONTINUOUS_EN_C		0x09C4
#define INTF_R_TX_CONTINUOUS_EN_C_M		0x1
#define INTF_R_TX_ACK_EN_C		0x09C4
#define INTF_R_TX_ACK_EN_C_M		0x2
#define INTF_R_TX_N_PACKET_EN_C		0x09C4
#define INTF_R_TX_N_PACKET_EN_C_M		0x10
#define INTF_R_TX_N_PACKET_PERIOD_50NS_C		0x09C4
#define INTF_R_TX_N_PACKET_PERIOD_50NS_C_M		0xFFFFFF00
#define INTF_R_TX_N_PACKET_C		0x09C8
#define INTF_R_TX_N_PACKET_C_M		0xFFFFFFFF
#define INTF_R_TAR_TXINFO_TXTP_EN_C		0x09CC
#define INTF_R_TAR_TXINFO_TXTP_EN_C_M		0x1
#define INTF_R_TAR_TXINFO_TXTP_C		0x09CC
#define INTF_R_TAR_TXINFO_TXTP_C_M		0x3F0
#define INTF_R_TX_20M_MODE_EN_C		0x09D0
#define INTF_R_TX_20M_MODE_EN_C_M		0x1
#define INTF_R_TXBF_DIS_C		0x09D0
#define INTF_R_TXBF_DIS_C_M		0x10
#define INTF_R_TX_1SSCSD_ENABLE_C		0x09D0
#define INTF_R_TX_1SSCSD_ENABLE_C_M		0x100
#define INTF_R_TXBF_TRIG_DAGC_NEW_C		0x09D0
#define INTF_R_TXBF_TRIG_DAGC_NEW_C_M		0x1000
#define INTF_R_MAC_SEL1_TXINFO_C		0x09D4
#define INTF_R_MAC_SEL1_TXINFO_C_M		0xFFFFFFFF
#define INTF_R_TB_LSIG_MATCH_TARGET_C		0x09D8
#define INTF_R_TB_LSIG_MATCH_TARGET_C_M		0xFFFFFF
#define INTF_R_TB_LSIG_MATCH_SEL_C		0x09D8
#define INTF_R_TB_LSIG_MATCH_SEL_C_M		0x1000000
#define INTF_R_TB_FIFO_IN_SEL_C		0x09D8
#define INTF_R_TB_FIFO_IN_SEL_C_M		0x2000000
#define INTF_R_CH20_WITH_DATA_REV_SEL_I_C		0x09D8
#define INTF_R_CH20_WITH_DATA_REV_SEL_I_C_M		0x4000000
#define NOT_SUPPORT_STBC_NSS_LMT_C		0x0A00
#define NOT_SUPPORT_STBC_NSS_LMT_C_M		0xF
#define NOT_SUPPORT_DCM_NSS_LMT_C		0x0A00
#define NOT_SUPPORT_DCM_NSS_LMT_C_M		0xF0
#define NOT_SUPPORT_NSS_LMT_C		0x0A00
#define NOT_SUPPORT_NSS_LMT_C_M		0xF00
#define NOT_SUPPORT_MU_BCC_NSS_LMT_C		0x0A00
#define NOT_SUPPORT_MU_BCC_NSS_LMT_C_M		0xF000
#define EN_LDPC_RX_IN_C		0x0A00
#define EN_LDPC_RX_IN_C_M		0x10000
#define HEMUR_MUMIMO_EN_C		0x0A00
#define HEMUR_MUMIMO_EN_C_M		0x20000
#define BYPASS_HE_ERR_BCC_UP242_C		0x0A00
#define BYPASS_HE_ERR_BCC_UP242_C_M		0x40000
#define BYPASS_HE_ERR_BCC_MCS_C		0x0A00
#define BYPASS_HE_ERR_BCC_MCS_C_M		0x80000
#define BYPASS_HE_ERR_MCS_C		0x0A00
#define BYPASS_HE_ERR_MCS_C_M		0x100000
#define BYPASS_HE_ERR_NSTS_TOT_C		0x0A00
#define BYPASS_HE_ERR_NSTS_TOT_C_M		0x200000
#define BYPASS_HE_ERR_SPATIAL_CONFIG_C		0x0A00
#define BYPASS_HE_ERR_SPATIAL_CONFIG_C_M		0x400000
#define BYPASS_HE_ERR_STBC_MIMO_C		0x0A00
#define BYPASS_HE_ERR_STBC_MIMO_C_M		0x800000
#define BYPASS_HE_ERR_DCM_MIMO_C		0x0A00
#define BYPASS_HE_ERR_DCM_MIMO_C_M		0x1000000
#define BYPASS_HE_ERR_STBC_DCM_C		0x0A00
#define BYPASS_HE_ERR_STBC_DCM_C_M		0x2000000
#define BYPASS_HE_NOT_SUPPORT_STBC_NSS_C		0x0A00
#define BYPASS_HE_NOT_SUPPORT_STBC_NSS_C_M		0x4000000
#define BYPASS_HE_NOT_SUPPORT_DCML_NSS_C		0x0A00
#define BYPASS_HE_NOT_SUPPORT_DCML_NSS_C_M		0x8000000
#define BYPASS_HE_NOT_SUPPORT_NSS_C		0x0A00
#define BYPASS_HE_NOT_SUPPORT_NSS_C_M		0x10000000
#define BYPASS_HE_NOT_SUPPORT_MU_BEC_NSS_C		0x0A00
#define BYPASS_HE_NOT_SUPPORT_MU_BEC_NSS_C_M		0x20000000
#define BYPASS_HE_NOT_SUPPORT_MU_MIMO_C		0x0A00
#define BYPASS_HE_NOT_SUPPORT_MU_MIMO_C_M		0x40000000
#define QBPSK_FLAG_FIX_C		0x0A00
#define QBPSK_FLAG_FIX_C_M		0x80000000
#define BYPASS_SMO_NDP_SEL_C		0x0A04
#define BYPASS_SMO_NDP_SEL_C_M		0x1
#define FORCE_LS_NDP_C		0x0A04
#define FORCE_LS_NDP_C_M		0x2
#define CQI_DD_OPT_C		0x0A04
#define CQI_DD_OPT_C_M		0x3FC
#define CQI_TRIG_SEL_C		0x0A04
#define CQI_TRIG_SEL_C_M		0x400
#define EN_PILOT_TRACKING_ONLY_C		0x0A04
#define EN_PILOT_TRACKING_ONLY_C_M		0x800
#define HE_SIGB_STF_DELAY_SPACING_C		0x0A04
#define HE_SIGB_STF_DELAY_SPACING_C_M		0xFF000
#define TB_LTF_TRACK_CNT_START_VAL_C		0x0A04
#define TB_LTF_TRACK_CNT_START_VAL_C_M		0x700000
#define PILOT_DC_ALIGN_SEL_C		0x0A04
#define PILOT_DC_ALIGN_SEL_C_M		0x800000
#define CQI_EN_5SS_UP_C		0x0A04
#define CQI_EN_5SS_UP_C_M		0x1000000
#define AVGSNR_TONE_SEL_OFF_C		0x0A04
#define AVGSNR_TONE_SEL_OFF_C_M		0x2000000
#define RESERVED_C		0x0A04
#define RESERVED_C_M		0xFC000000
#define STS_NDP_KEEP_COND_IN_IN_C		0x0A08
#define STS_NDP_KEEP_COND_IN_IN_C_M		0x1
#define FTM_T_OFF_PKT_CNT_TO_BRK_C		0x0A08
#define FTM_T_OFF_PKT_CNT_TO_BRK_C_M		0x3800
#define BWD_VERYLOW_SNR_MODE_EN_C		0x0A08
#define BWD_VERYLOW_SNR_MODE_EN_C_M		0x4000
#define CQI_CHECK_2US_C		0x0A08
#define CQI_CHECK_2US_C_M		0x18000
#define TB_RSSI_RPT_USR_SEL_C		0x0A08
#define TB_RSSI_RPT_USR_SEL_C_M		0xE0000
#define FD_AGC_STAGE0_KEEP_C		0x0A0C
#define FD_AGC_STAGE0_KEEP_C_M		0x1
#define CSI_WGT_CFO_MASK_DIS_C		0x0A0C
#define CSI_WGT_CFO_MASK_DIS_C_M		0x2
#define NFFT_STO_UPD_SEL_C		0x0A0C
#define NFFT_STO_UPD_SEL_C_M		0x4
#define RESERVED_IN_0C_C		0x0A0C
#define RESERVED_IN_0C_C_M		0xFFFFFFF8
#define DBCC_80P80_SEL_EVM_RPT_EN_C		0x0A10
#define DBCC_80P80_SEL_EVM_RPT_EN_C_M		0x1
#define RESERVED_IN_10_C		0x0A10
#define RESERVED_IN_10_C_M		0xFFFFFFFE
#define NDP_BYPASS_ANT_WGT_C		0x0A14
#define NDP_BYPASS_ANT_WGT_C_M		0x1
#define RESERVED_IN_14_C		0x0A14
#define RESERVED_IN_14_C_M		0xFFFFFFFE
#define CCX_EN_C		0x0C00
#define CCX_EN_C_M		0x1
#define CCX_TRIG_OPT_C		0x0C00
#define CCX_TRIG_OPT_C_M		0x2
#define MEASUREMENT_TRIG_C		0x0C00
#define MEASUREMENT_TRIG_C_M		0x4
#define CCX_EDCCA_OPT_C		0x0C00
#define CCX_EDCCA_OPT_C_M		0x70
#define CCX_TXON_OPT_C		0x0C00
#define CCX_TXON_OPT_C_M		0x80
#define CLM_COUNTER_UNIT_C		0x0C00
#define CLM_COUNTER_UNIT_C_M		0xC00
#define CLM_EN_C		0x0C00
#define CLM_EN_C_M		0x1000
#define CLM_CCA_OPT_C		0x0C00
#define CLM_CCA_OPT_C_M		0xE000
#define CLM_PERIOD_C		0x0C00
#define CLM_PERIOD_C_M		0xFFFF0000
#define CLM_EDCCA_PERIOD_C		0x0C04
#define CLM_EDCCA_PERIOD_C_M		0xFFFF
#define CLM_EDCCA_COUNTER_UNIT_C		0x0C04
#define CLM_EDCCA_COUNTER_UNIT_C_M		0x30000
#define CLM_EDCCA_EN_C		0x0C04
#define CLM_EDCCA_EN_C_M		0x40000
#define CLM_IDMATCH_EN_C	0x0C04
#define CLM_IDMATCH_EN_C_M		0x80000
#define CLM_FROM_DBG_SEL_C		0x0C04
#define CLM_FROM_DBG_SEL_C_M		0x3F00000
#define DPD_IBK_EFEM_EN_C		0x0C04
#define DPD_IBK_EFEM_EN_C_M		0x10000000
#define NHM_PERIOD_C		0x0C08
#define NHM_PERIOD_C_M		0xFFFF
#define NHM_COUNTER_UNIT_C		0x0C08
#define NHM_COUNTER_UNIT_C_M		0x30000
#define NHM_EN_C		0x0C08
#define NHM_EN_C_M		0x40000
#define NHM_IGNORE_CCA_C	0x0C08
#define NHM_IGNORE_CCA_C_M		0x80000
#define NHM_IDMATCH_EN_C	0x0C08
#define NHM_IDMATCH_EN_C_M		0x100000
#define RXTD_DCCL_EN_C		0x0C08
#define RXTD_DCCL_EN_C_M		0x200000
#define NHM_VLD_ZB_EN_C		0x0C08
#define NHM_VLD_ZB_EN_C_M		0x400000
#define NHM_CNT_ZB_EN_C		0x0C08
#define NHM_CNT_ZB_EN_C_M		0x800000
#define NHM_TH0_C		0x0C08
#define NHM_TH0_C_M		0xFF000000
#define NHM_TH1_C		0x0C0C
#define NHM_TH1_C_M		0xFF
#define NHM_TH2_C		0x0C0C
#define NHM_TH2_C_M		0xFF00
#define NHM_TH3_C		0x0C0C
#define NHM_TH3_C_M		0xFF0000
#define NHM_TH4_C		0x0C0C
#define NHM_TH4_C_M		0xFF000000
#define NHM_TH5_C		0x0C10
#define NHM_TH5_C_M		0xFF
#define NHM_TH6_C		0x0C10
#define NHM_TH6_C_M		0xFF00
#define NHM_TH7_C		0x0C10
#define NHM_TH7_C_M		0xFF0000
#define NHM_TH8_C		0x0C10
#define NHM_TH8_C_M		0xFF000000
#define NHM_TH9_C		0x0C14
#define NHM_TH9_C_M		0xFF
#define NHM_TH10_C		0x0C14
#define NHM_TH10_C_M		0xFF00
#define NHM_PWDB_METHOD_SEL_C		0x0C14
#define NHM_PWDB_METHOD_SEL_C_M		0x30000
#define AVG_IDLE_PW_OPT_C		0x0C14
#define AVG_IDLE_PW_OPT_C_M		0x40000
#define NHM_PWDB_PATH_SEL_C		0x0C14
#define NHM_PWDB_PATH_SEL_C_M		0xF00000
#define AVG_IDLE_PW_IDX_C		0x0C14
#define AVG_IDLE_PW_IDX_C_M		0x7000000
#define T2F_BRK_CNT_END_C		0x0C14
#define T2F_BRK_CNT_END_C_M		0x38000000
#define T2F_IDLE_CNT_BRK_SWITCH_C		0x0C14
#define T2F_IDLE_CNT_BRK_SWITCH_C_M		0x40000000
#define T2F_HE_CDD_SKIP_EN_C		0x0C14
#define T2F_HE_CDD_SKIP_EN_C_M		0x80000000
#define FAHM_EN_C		0x0C18
#define FAHM_EN_C_M		0x1
#define FAHM_EN_OFDM_C		0x0C18
#define FAHM_EN_OFDM_C_M		0x2
#define FAHM_EN_CCK_C		0x0C18
#define FAHM_EN_CCK_C_M		0x4
#define FAHM_NUM_CANDIDATE_C		0x0C18
#define FAHM_NUM_CANDIDATE_C_M		0x38
#define FAHM_DEN_CANDIDATE_C		0x0C18
#define FAHM_DEN_CANDIDATE_C_M		0x1C0
#define FAHM_EN_TH_LMT_C		0x0C18
#define FAHM_EN_TH_LMT_C_M		0x200
#define FAHM_COUNTER_UNIT_C		0x0C18
#define FAHM_COUNTER_UNIT_C_M		0xC00
#define FAHM_TH_UP_LMT_C		0x0C18
#define FAHM_TH_UP_LMT_C_M		0xF000
#define FAHM_PERIOD_C		0x0C18
#define FAHM_PERIOD_C_M		0xFFFF0000
#define FAHM_CRC32_ERR_LEGACY_C		0x0C1C
#define FAHM_CRC32_ERR_LEGACY_C_M		0x1
#define FAHM_AMPDU_CRCE32_OPT_C		0x0C1C
#define FAHM_AMPDU_CRCE32_OPT_C_M		0x2
#define RX_TD_CKEN_OFDM_C		0x0C1C
#define RX_TD_CKEN_OFDM_C_M		0x4
#define FAHM_PWDB_SEL_C		0x0C1C
#define FAHM_PWDB_SEL_C_M		0x70
#define FAHM_TH0_C		0x0C1C
#define FAHM_TH0_C_M		0xFF0000
#define FAHM_TH1_C		0x0C1C
#define FAHM_TH1_C_M		0xFF000000
#define FAHM_TH2_C		0x0C20
#define FAHM_TH2_C_M		0xFF
#define FAHM_TH3_C		0x0C20
#define FAHM_TH3_C_M		0xFF00
#define FAHM_TH4_C		0x0C20
#define FAHM_TH4_C_M		0xFF0000
#define FAHM_TH5_C		0x0C20
#define FAHM_TH5_C_M		0xFF000000
#define FAHM_TH6_C		0x0C24
#define FAHM_TH6_C_M		0xFF
#define FAHM_TH7_C		0x0C24
#define FAHM_TH7_C_M		0xFF00
#define FAHM_TH8_C		0x0C24
#define FAHM_TH8_C_M		0xFF0000
#define FAHM_TH9_C		0x0C24
#define FAHM_TH9_C_M		0xFF000000
#define FAHM_TH10_C		0x0C28
#define FAHM_TH10_C_M		0xFF
#define FAHM_DIS_COUNT_EACH_MPDU_C		0x0C28
#define FAHM_DIS_COUNT_EACH_MPDU_C_M		0x100
#define IFS_COLLECT_EN_C		0x0C28
#define IFS_COLLECT_EN_C_M		0x1000
#define IFS_COUNTER_CLR_C		0x0C28
#define IFS_COUNTER_CLR_C_M		0x2000
#define IFS_COUNTER_UNIT_C		0x0C28
#define IFS_COUNTER_UNIT_C_M		0xC000
#define IFS_COLLECT_TOTAL_TIME_C		0x0C28
#define IFS_COLLECT_TOTAL_TIME_C_M		0xFFFF0000
#define IFS_T1_TH_LOW_C		0x0C2C
#define IFS_T1_TH_LOW_C_M		0x7FFF
#define IFS_T1_EN_C		0x0C2C
#define IFS_T1_EN_C_M		0x8000
#define IFS_T1_TH_HIGH_C		0x0C2C
#define IFS_T1_TH_HIGH_C_M		0xFFFF0000
#define IFS_T2_TH_LOW_C		0x0C30
#define IFS_T2_TH_LOW_C_M		0x7FFF
#define IFS_T2_EN_C		0x0C30
#define IFS_T2_EN_C_M		0x8000
#define IFS_T2_TH_HIGH_C		0x0C30
#define IFS_T2_TH_HIGH_C_M		0xFFFF0000
#define IFS_T3_TH_LOW_C		0x0C34
#define IFS_T3_TH_LOW_C_M		0x7FFF
#define IFS_T3_EN_C		0x0C34
#define IFS_T3_EN_C_M		0x8000
#define IFS_T3_TH_HIGH_C		0x0C34
#define IFS_T3_TH_HIGH_C_M		0xFFFF0000
#define IFS_T4_TH_LOW_C		0x0C38
#define IFS_T4_TH_LOW_C_M		0x7FFF
#define IFS_T4_EN_C		0x0C38
#define IFS_T4_EN_C_M		0x8000
#define IFS_T4_TH_HIGH_C		0x0C38
#define IFS_T4_TH_HIGH_C_M		0xFFFF0000
#define EN_AGC_C		0x0C3C
#define EN_AGC_C_M		0x1
#define EN_DFIR_TMP_C		0x0C3C
#define EN_DFIR_TMP_C_M		0x2
#define EN_ACI_TMP_C		0x0C3C
#define EN_ACI_TMP_C_M		0x4
#define EN_DECL_TMP_C		0x0C3C
#define EN_DECL_TMP_C_M		0x8
#define EN_NBIFLT_TMP_C		0x0C3C
#define EN_NBIFLT_TMP_C_M		0x10
#define EN_SUBFLT_TMP_C		0x0C3C
#define EN_SUBFLT_TMP_C_M		0x20
#define OPT_PW_C		0x0C3C
#define OPT_PW_C_M		0x40
#define DC_EN_C		0x0C3C
#define DC_EN_C_M		0x80
#define SMF_EN_C		0x0C3C
#define SMF_EN_C_M		0x100
#define DIS_PD_FLAG_C		0x0C3C
#define DIS_PD_FLAG_C_M		0x200
#define DBG_OPT_SYNC_C		0x0C3C
#define DBG_OPT_SYNC_C_M		0x400
#define DIS_GATE_SYNC_PATH_BY_TXON_C		0x0C3C
#define DIS_GATE_SYNC_PATH_BY_TXON_C_M		0x800
#define DIS_RST_SYNC_PATH_BY_TXON_C		0x0C3C
#define DIS_RST_SYNC_PATH_BY_TXON_C_M		0x1000
#define EN_2ND20_C		0x0C3C
#define EN_2ND20_C_M		0x2000
#define SYNC_RST_OPT_C		0x0C3C
#define SYNC_RST_OPT_C_M		0xC000
#define BYPASS_BW20_INDICATE_C		0x0C3C
#define BYPASS_BW20_INDICATE_C_M		0x10000
#define FORCE_RXSC_EN_C		0x0C3C
#define FORCE_RXSC_EN_C_M		0x20000
#define FORCE_RXSC_C		0x0C3C
#define FORCE_RXSC_C_M		0x40000
#define FINE_TUNE_PROCESS_DELAY_EXT_C		0x0C3C
#define FINE_TUNE_PROCESS_DELAY_EXT_C_M		0x80000
#define FINE_TUNE_STOP_LMT_EXT_C		0x0C3C
#define FINE_TUNE_STOP_LMT_EXT_C_M		0x100000
#define DIS_RST_CR_OFST_BY_RFGC_C		0x0C3C
#define DIS_RST_CR_OFST_BY_RFGC_C_M		0x200000
#define LONG_CFO_EST_EN_C		0x0C3C
#define LONG_CFO_EST_EN_C_M		0x400000
#define LONG_CFO_EST_SEL_C		0x0C3C
#define LONG_CFO_EST_SEL_C_M		0x800000
#define RST_AGC_DCNF_BY_TRIG_C		0x0C3C
#define RST_AGC_DCNF_BY_TRIG_C_M		0x1000000
#define DIS_RST_CNT_BY_AGCSTS_CHANGE_C		0x0C3C
#define DIS_RST_CNT_BY_AGCSTS_CHANGE_C_M		0x2000000
#define SYNC_SLWAYS_ON_C		0x0C3C
#define SYNC_SLWAYS_ON_C_M		0x4000000
#define SBFLT5M_EN_TMP_C		0x0C3C
#define SBFLT5M_EN_TMP_C_M		0x8000000
#define SBD_FINE_CFO_EN_C		0x0C3C
#define SBD_FINE_CFO_EN_C_M		0x10000000
#define CFO_ANT_SUM_RTL_C		0x0C3C
#define CFO_ANT_SUM_RTL_C_M		0x20000000
#define MANUAL_COARSE_CFO_EN_C		0x0C3C
#define MANUAL_COARSE_CFO_EN_C_M		0x40000000
#define MANUAL_FINE_CFO_EN_C		0x0C3C
#define MANUAL_FINE_CFO_EN_C_M		0x80000000
#define CDD0_COUNT_LMT_RTL_C		0x0C40
#define CDD0_COUNT_LMT_RTL_C_M		0x1F
#define CDD0_JUMP_SUB_UNE_RTL_C		0x0C40
#define CDD0_JUMP_SUB_UNE_RTL_C_M		0x3E0
#define CDD0_DELAY_SPREAD_SIZE_RTL_C		0x0C40
#define CDD0_DELAY_SPREAD_SIZE_RTL_C_M		0x3C00
#define SYNC_DATA_DELAY_DIFF_C		0x0C40
#define SYNC_DATA_DELAY_DIFF_C_M		0x1FC000
#define MANUAL_COARSE_CFO_C		0x0C40
#define MANUAL_COARSE_CFO_C_M		0xFFE00000
#define L1_L2_PROCESS_DELAY_CFO_C		0x0C44
#define L1_L2_PROCESS_DELAY_CFO_C_M		0xF
#define SYNC_DATA_DELAY_DIFF_CFO_C		0x0C44
#define SYNC_DATA_DELAY_DIFF_CFO_C_M		0x7F0
#define OFST_SYNC_DAGE_C		0x0C44
#define OFST_SYNC_DAGE_C_M		0xF000
#define SYNC_DAGE_FREE_RUN_C		0x0C44
#define SYNC_DAGE_FREE_RUN_C_M		0x10000
#define FIX_SYNC_DGAIN_PWDB_C		0x0C44
#define FIX_SYNC_DGAIN_PWDB_C_M		0xFE0000
#define MANUAL_FINE_CFO_C		0x0C48
#define MANUAL_FINE_CFO_C_M		0x3FFF
#define L1_CFO_CMP_EN_RTL_C		0x0C48
#define L1_CFO_CMP_EN_RTL_C_M		0x4000
#define DIS_CCA_MASK_C		0x0C48
#define DIS_CCA_MASK_C_M		0x8000
#define FOLLOW_MAC_NDP_C		0x0C48
#define FOLLOW_MAC_NDP_C_M		0x10000
#define EN_LDPC_RX_C		0x0C48
#define EN_LDPC_RX_C_M		0x20000
#define CHTLEN_USE_LSIG_RX_BCC_C		0x0C48
#define CHTLEN_USE_LSIG_RX_BCC_C_M		0x40000
#define VHTLEN_USE_ISIG_RX_IDPC_C		0x0C48
#define VHTLEN_USE_ISIG_RX_IDPC_C_M		0x80000
#define RFC_TX_RATE_BIAS_AT_DL_OFDMA_C		0x0C48
#define RFC_TX_RATE_BIAS_AT_DL_OFDMA_C_M		0x300000
#define EN_SYNCDAGC_RFGCUP_C		0x0C48
#define EN_SYNCDAGC_RFGCUP_C_M		0x400000
#define RST_AGC_RPT_C		0x0C48
#define RST_AGC_RPT_C_M		0x800000
#define EN_AGE_RPT_C		0x0C48
#define EN_AGE_RPT_C_M		0x1000000
#define SIZE_PWCAL_FREERUN_C		0x0C48
#define SIZE_PWCAL_FREERUN_C_M		0x18000000
#define HE_TB_RTL_C		0x0C48
#define HE_TB_RTL_C_M		0x20000000
#define SNDCCA_GNTBT_EN_C		0x0C48
#define SNDCCA_GNTBT_EN_C_M		0x40000000
#define DIS_RST_BY_OFDM_ENABLE_C		0x0C48
#define DIS_RST_BY_OFDM_ENABLE_C_M		0x80000000
#define NCLKWAIT_LGY_C		0x0C4C
#define NCLKWAIT_LGY_C_M		0x3F
#define NCLKWAIT_HE_C		0x0C4C
#define NCLKWAIT_HE_C_M		0xFC0
#define NCLKWAIT_ANTSW_C		0x0C4C
#define NCLKWAIT_ANTSW_C_M		0x3F000
#define NCLKWAIT_PRE_C		0x0C4C
#define NCLKWAIT_PRE_C_M		0x3F000000
#define NCLKWAIT_MANUAL_EN_C		0x0C4C
#define NCLKWAIT_MANUAL_EN_C_M		0x40000000
#define NCLKPWR_MANUAL_EN_C		0x0C4C
#define NCLKPWR_MANUAL_EN_C_M		0x80000000
#define NCLKWAIT_TIAEXTRA_C		0x0C50
#define NCLKWAIT_TIAEXTRA_C_M		0x3F
#define NCLKPWR_MANUAL_PRE0_C		0x0C50
#define NCLKPWR_MANUAL_PRE0_C_M		0xC0
#define NCLKPWR_MANUAL_PREL_C		0x0C50
#define NCLKPWR_MANUAL_PREL_C_M		0x300
#define MASK_POP_START_C		0x0C50
#define MASK_POP_START_C_M		0x1C00
#define MASK_POP_STOP_C		0x0C50
#define MASK_POP_STOP_C_M		0xFE000
#define DLY_FINETUNE_STF_C		0x0C50
#define DLY_FINETUNE_STF_C_M		0xFF00000
#define CG_RSSI_C		0x0C54
#define CG_RSSI_C_M		0x1
#define CG_SYNC_COMM_C		0x0C54
#define CG_SYNC_COMM_C_M		0x2
#define CG_BY_11B_CCA_0_C		0x0C54
#define CG_BY_11B_CCA_0_C_M		0x4
#define CG_BY_11B_CCA_1_C		0x0C54
#define CG_BY_11B_CCA_1_C_M		0x8
#define DIS_RST_SYNC_FSM_BY_11B_PD_HIT_C		0x0C54
#define DIS_RST_SYNC_FSM_BY_11B_PD_HIT_C_M		0x10
#define EN_CCA_PW_TH_C		0x0C54
#define EN_CCA_PW_TH_C_M		0x40
#define DIS_IRCCA_CCK_C		0x0C54
#define DIS_IRCCA_CCK_C_M		0x80
#define PATH_EN_NOT_FIND_80P80_C		0x0C54
#define PATH_EN_NOT_FIND_80P80_C_M		0xF00
#define DIS_CHANGE_PATH_80P80_C		0x0C54
#define DIS_CHANGE_PATH_80P80_C_M		0x1000
#define DIS_BRK_NOT_FIND_80P80_C		0x0C54
#define DIS_BRK_NOT_FIND_80P80_C_M		0x2000
#define BW80P80_C		0x0C54
#define BW80P80_C_M		0x1C000
#define HALT_WAIT_80P80_BY_RFGC_SEG0_C		0x0C54
#define HALT_WAIT_80P80_BY_RFGC_SEG0_C_M		0x20000
#define HALT_WAIT_80P80_BY_RFGC_SEG1_C		0x0C54
#define HALT_WAIT_80P80_BY_RFGC_SEG1_C_M		0x40000
#define DIS_IRCCA_OFDM_C		0x0C54
#define DIS_IRCCA_OFDM_C_M		0x80000
#define NSS_DEFINE_OPT_C		0x0C54
#define NSS_DEFINE_OPT_C_M		0x100000
#define BRK_RXTD_OPT_C		0x0C54
#define BRK_RXTD_OPT_C_M		0xFE00000
#define EN_SBDFT_C		0x0C54
#define EN_SBDFT_C_M		0x10000000
#define DIS_RST_BY_DIS_PD_FLAG_C		0x0C54
#define DIS_RST_BY_DIS_PD_FLAG_C_M		0x20000000
#define EN_RST_CHANGE_CORNER_C		0x0C54
#define EN_RST_CHANGE_CORNER_C_M		0x40000000
#define MASK_ISB_RXDFIR_C		0x0C58
#define MASK_ISB_RXDFIR_C_M		0xF
#define MASK_ISB_SYNC_PATH_C		0x0C58
#define MASK_ISB_SYNC_PATH_C_M		0xF0
#define TB_STS_ON_C		0x0C58
#define TB_STS_ON_C_M		0xFF00
#define SEL_RPTREG_C		0x0C58
#define SEL_RPTREG_C_M		0x30000
#define PW_HIT_OPT_C		0x0C58
#define PW_HIT_OPT_C_M		0x40000
#define PREAGC_RPT_OPT_C		0x0C58
#define PREAGC_RPT_OPT_C_M		0x80000
#define PATH_EN_FIX_C		0x0C58
#define PATH_EN_FIX_C_M		0x100000
#define TB_SYNC_PATH_END_OPT_C		0x0C58
#define TB_SYNC_PATH_END_OPT_C_M		0x200000
#define EN_SYNC_WHEN_TB_FIX_MODE_C		0x0C58
#define EN_SYNC_WHEN_TB_FIX_MODE_C_M		0x400000
#define TB_BW_COMB_OPT_C		0x0C58
#define TB_BW_COMB_OPT_C_M		0x800000
#define ELNA_INIT_IDX_C		0x0C58
#define ELNA_INIT_IDX_C_M		0x1000000
#define DIS_CCA_SPOOF_C		0x0C58
#define DIS_CCA_SPOOF_C_M		0x2000000
#define FORCE_CCA_SPOOF_C		0x0C58
#define FORCE_CCA_SPOOF_C_M		0x4000000
#define OPT_TB_KEEP_C		0x0C58
#define OPT_TB_KEEP_C_M		0x8000000
#define ON_SYNC_PATH_COMM_C		0x0C58
#define ON_SYNC_PATH_COMM_C_M		0x10000000
#define CONTI_CCA_PW_TH_C		0x0C58
#define CONTI_CCA_PW_TH_C_M		0x20000000
#define OPT_LMT_CCA_PW_TH_C		0x0C58
#define OPT_LMT_CCA_PW_TH_C_M		0xC0000000
#define LMT_PPDU_FIX_GAIN_C		0x0C5C
#define LMT_PPDU_FIX_GAIN_C_M		0xFF
#define LMT_CCA_PW_TH_C		0x0C5C
#define LMT_CCA_PW_TH_C_M		0xFF00
#define AGC_BT_SEL_PATH0O_C		0x0C5C
#define AGC_BT_SEL_PATH0O_C_M		0x30000
#define AGC_BT_SEL_PATH1_C		0x0C5C
#define AGC_BT_SEL_PATH1_C_M		0xC0000
#define AGC_BT_SEL_PATH2_C		0x0C5C
#define AGC_BT_SEL_PATH2_C_M		0x300000
#define AGC_BT_SEL_PATH3_C		0x0C5C
#define AGC_BT_SEL_PATH3_C_M		0xC00000
#define EN_TB_CCA_LMT_C		0x0C5C
#define EN_TB_CCA_LMT_C_M		0x1000000
#define TB_CCA_LMT_C		0x0C5C
#define TB_CCA_LMT_C_M		0xFE000000
#define IQK_DPK_CLK_ON_C		0x0C60
#define IQK_DPK_CLK_ON_C_M		0x1
#define EN_IOQ_IQK_DPK_C		0x0C60
#define EN_IOQ_IQK_DPK_C_M		0x2
#define IQK_OFDM_CCA_FORCE_ON_C		0x0C60
#define IQK_OFDM_CCA_FORCE_ON_C_M		0x4
#define IQK_CCK_CCA_FORCE_ON_C		0x0C60
#define IQK_CCK_CCA_FORCE_ON_C_M		0x8
#define RST_COMM_3_0_C		0x0C60
#define RST_COMM_3_0_C_M		0xF0
#define RST_COMM_SYNC_3_0_C		0x0C60
#define RST_COMM_SYNC_3_0_C_M		0xF00
#define RST_SYNC_3_0_C		0x0C60
#define RST_SYNC_3_0_C_M		0xF000
#define RST_COMM_5_4_C		0x0C60
#define RST_COMM_5_4_C_M		0x30000
#define RST_COMM_SYNC_5_4_C		0x0C60
#define RST_COMM_SYNC_5_4_C_M		0xC0000
#define RST_SYNC_5_4_C		0x0C60
#define RST_SYNC_5_4_C_M		0x300000
#define DLY_DET_OUT_C		0x0C60
#define DLY_DET_OUT_C_M		0xC00000
#define DLY_NORMAL_DET_OUT_C		0x0C60
#define DLY_NORMAL_DET_OUT_C_M		0x3000000
#define SNIFFER_MODE_C		0x0C60
#define SNIFFER_MODE_C_M		0x3C000000
#define OPT_LMT_PPDU_FIX_GAIN_C		0x0C60
#define OPT_LMT_PPDU_FIX_GAIN_C_M		0xC0000000
#define RFC_TX_CCK_IND_DIS_SEL_C		0x0C64
#define RFC_TX_CCK_IND_DIS_SEL_C_M		0xF
#define OPT_EN_CCA_PW_TH_C		0x0C64
#define OPT_EN_CCA_PW_TH_C_M		0x30
#define EN_2ND20_BW_C		0x0C64
#define EN_2ND20_BW_C_M		0x40
#define CG_BY_OFDM_ENABLE_0_C		0x0C64
#define CG_BY_OFDM_ENABLE_0_C_M		0x80
#define CG_BY_OFDM_ENABLE_1_C		0x0C64
#define CG_BY_OFDM_ENABLE_1_C_M		0x100
#define DIS_SBDFT_C		0x0C64
#define DIS_SBDFT_C_M		0x200
#define FPGA_OPT_PRD_C		0x0C64
#define FPGA_OPT_PRD_C_M		0xC00
#define MUX_ST_POP_C		0x0C64
#define MUX_ST_POP_C_M		0xF000
#define MUX_ST_VLD_POP_C		0x0C64
#define MUX_ST_VLD_POP_C_M		0xF0000
#define EN_CFIR_MODEL_C		0x0C64
#define EN_CFIR_MODEL_C_M		0x100000
#define LOCK_NBIFLT_C		0x0C64
#define LOCK_NBIFLT_C_M		0x200000
#define MANUAL_EN_CCA_PW_TH_C		0x0C64
#define MANUAL_EN_CCA_PW_TH_C_M		0x400000
#define CCA_PW_TH_C		0x0C64
#define CCA_PW_TH_C_M		0x7F800000
#define CCA_PW_TH_PRIORITY_C		0x0C64
#define CCA_PW_TH_PRIORITY_C_M		0x80000000
#define MAX_CNT_POP_C		0x0C68
#define MAX_CNT_POP_C_M		0xFF
#define CCA_MASK_CNT_POP_C		0x0C68
#define CCA_MASK_CNT_POP_C_M		0xFF00
#define OPT_ANT_EN_RSSI_C		0x0C68
#define OPT_ANT_EN_RSSI_C_M		0x10000
#define EN_NCLKWAIT_BY_IDX_C		0x0C68
#define EN_NCLKWAIT_BY_IDX_C_M		0x20000
#define OPT_MASK_POP_C		0x0C68
#define OPT_MASK_POP_C_M		0x40000
#define SYNCDLY_OFST_C		0x0C68
#define SYNCDLY_OFST_C_M		0xF80000
#define EN_SYNCDLY_OFST_PRIM_C		0x0C68
#define EN_SYNCDLY_OFST_PRIM_C_M		0x1000000
#define EN_SYNCDLY_OFST_DFE_C		0x0C68
#define EN_SYNCDLY_OFST_DFE_C_M		0x2000000
#define EN_SYNCDLY_OFST_DCCL_C		0x0C68
#define EN_SYNCDLY_OFST_DCCL_C_M		0x4000000
#define EN_SYNCDLY_OFST_SYNC_C		0x0C68
#define EN_SYNCDLY_OFST_SYNC_C_M		0x8000000
#define SBD_FAIL_OPT_C		0x0C68
#define SBD_FAIL_OPT_C_M		0x10000000
#define EN_POP_CFOE_LATE_C		0x0C68
#define EN_POP_CFOE_LATE_C_M		0x20000000
#define DIS_POP_CFOE_C		0x0C68
#define DIS_POP_CFOE_C_M		0x40000000
#define FORCE_SBD_BY_SYNC_DAGC_C		0x0C68
#define FORCE_SBD_BY_SYNC_DAGC_C_M		0x80000000
#define IQK_DPK_COM_RST_C		0x0C6C
#define IQK_DPK_COM_RST_C_M		0x1
#define FAGCRDY_DLY_C		0x0C6C
#define FAGCRDY_DLY_C_M		0x1E
#define INITRST_BY_BACKINIT_C		0x0C6C
#define INITRST_BY_BACKINIT_C_M		0x20
#define POP_MISS_BRK_EN_C		0x0C6C
#define POP_MISS_BRK_EN_C_M		0x40
#define RPT_CNT_OPT_C		0x0C6C
#define RPT_CNT_OPT_C_M		0x380
#define OPT_VLD_POP_C		0x0C6C
#define OPT_VLD_POP_C_M		0x400
#define CH_MUX_ST_MANUAL_C		0x0C6C
#define CH_MUX_ST_MANUAL_C_M		0x800
#define BT_GNT_SEG_OPT_C		0x0C6C
#define BT_GNT_SEG_OPT_C_M		0x3000
#define EN_PRERDY_BY_MAXITER_C		0x0C6C
#define EN_PRERDY_BY_MAXITER_C_M		0x4000
#define RXTD_RESERVED_1_C		0x0C6C
#define RXTD_RESERVED_1_C_M		0xFFFF8000
#define IQK_COM_TX_PATH_EN_FORCE_VAL_C		0x0C70
#define IQK_COM_TX_PATH_EN_FORCE_VAL_C_M		0xF
#define IQK_COM_TX_PATH_EN_FORCE_ON_C		0x0C70
#define IQK_COM_TX_PATH_EN_FORCE_ON_C_M		0x10
#define IQK_COM_RX_PATH_EN_FORCE_VAL_C		0x0C70
#define IQK_COM_RX_PATH_EN_FORCE_VAL_C_M		0x1E0
#define IQK_COM_RX_PATH_EN_FORCE_ON_C		0x0C70
#define IQK_COM_RX_PATH_EN_FORCE_ON_C_M		0x200
#define COLLISION_DET_EN_C		0x0C70
#define COLLISION_DET_EN_C_M		0x400
#define COLLISION_R2T_TH_C		0x0C70
#define COLLISION_R2T_TH_C_M		0xF800
#define COLLISION_R2T_PW_TRAINING_C		0x0C70
#define COLLISION_R2T_PW_TRAINING_C_M		0x30000
#define COLLISION_T2R_PW_TRAINING_C		0x0C70
#define COLLISION_T2R_PW_TRAINING_C_M		0x40000
#define COLLISION_PRIMARY_FLAG_C		0x0C70
#define COLLISION_PRIMARY_FLAG_C_M		0x80000
#define TX_COLLISION_T2R_ST_C		0x0C70
#define TX_COLLISION_T2R_ST_C_M		0x3F00000
#define TX_COLLISION_R2T_ST_C		0x0C70
#define TX_COLLISION_R2T_ST_C_M		0xFC000000
#define COLLISION_T2R_TH_MCS0_C		0x0C74
#define COLLISION_T2R_TH_MCS0_C_M		0x1F
#define COLLISION_T2R_TH_MCS1_C		0x0C74
#define COLLISION_T2R_TH_MCS1_C_M		0x3E0
#define COLLISION_T2R_TH_MCS2_C		0x0C74
#define COLLISION_T2R_TH_MCS2_C_M		0x7C00
#define COLLISION_T2R_TH_MCS3_C		0x0C74
#define COLLISION_T2R_TH_MCS3_C_M		0xF8000
#define COLLISION_T2R_TH_MCS4_C		0x0C74
#define COLLISION_T2R_TH_MCS4_C_M		0x1F00000
#define COLLISION_T2R_TH_MCS5_C		0x0C74
#define COLLISION_T2R_TH_MCS5_C_M		0x3E000000
#define PD_BOOST_FOR_40M_C		0x0C74
#define PD_BOOST_FOR_40M_C_M		0x40000000
#define TX_COLLISION_OR_CCA_MASK_C		0x0C74
#define TX_COLLISION_OR_CCA_MASK_C_M		0x80000000
#define COLLISION_T2R_TH_MCS6_C		0x0C78
#define COLLISION_T2R_TH_MCS6_C_M		0x1F
#define COLLISION_T2R_TH_MCS7_C		0x0C78
#define COLLISION_T2R_TH_MCS7_C_M		0x3E0
#define COLLISION_T2R_TH_MCS8_C		0x0C78
#define COLLISION_T2R_TH_MCS8_C_M		0x7C00
#define COLLISION_T2R_TH_MCS9_C		0x0C78
#define COLLISION_T2R_TH_MCS9_C_M		0xF8000
#define COLLISION_T2R_TH_MCS10_C		0x0C78
#define COLLISION_T2R_TH_MCS10_C_M		0x1F00000
#define COLLISION_T2R_TH_MCS11_C		0x0C78
#define COLLISION_T2R_TH_MCS11_C_M		0x3E000000
#define SEL_ANT_EN_SNDCCA_STF_C		0x0C78
#define SEL_ANT_EN_SNDCCA_STF_C_M		0x40000000
#define TXDAGC_DEF_N_RU0_3_C		0x0C78
#define TXDAGC_DEF_N_RU0_3_C_M		0x80000000
#define COLLISION_T2R_TH_CCK_C		0x0C7C
#define COLLISION_T2R_TH_CCK_C_M		0x1F
#define TXDAGC_DBG_EN_C		0x0C7C
#define TXDAGC_DBG_EN_C_M		0x20
#define DPD_OFF_BY_TXPWR_TH_C		0x0C7C
#define DPD_OFF_BY_TXPWR_TH_C_M		0x7FC0
#define DPD_OFF_BY_TXPWR_OV_C		0x0C7C
#define DPD_OFF_BY_TXPWR_OV_C_M		0x8000
#define DPD_OFF_BY_TXPWR_BELOW_C		0x0C7C
#define DPD_OFF_BY_TXPWR_BELOW_C_M		0x10000
#define SEL_DBG_SDAGC_C		0x0C7C
#define SEL_DBG_SDAGC_C_M		0x60000
#define SEL_DBG_POP_C		0x0C7C
#define SEL_DBG_POP_C_M		0x80000
#define T2F_ST_HANG_PROTECT_C		0x0C7C
#define T2F_ST_HANG_PROTECT_C_M		0x100000
#define TXRFC_RSTB_C		0x0C7C
#define TXRFC_RSTB_C_M		0x200000
#define DIS_TXRFC_IOWE_C		0x0C7C
#define DIS_TXRFC_IOWE_C_M		0x400000
#define DIS_TXRFC_IOQ_C		0x0C7C
#define DIS_TXRFC_IOQ_C_M		0x800000
#define T2F_BRK_PDHIT_AT_SAME_TIME_C		0x0C7C
#define T2F_BRK_PDHIT_AT_SAME_TIME_C_M		0x1000000
#define T2F_NEGATIVE_GI2OFST_CNT_TH_C		0x0C7C
#define T2F_NEGATIVE_GI2OFST_CNT_TH_C_M		0xFE000000
#define CLM_RSSI_TH_EN_C		0x0C80
#define CLM_RSSI_TH_EN_C_M		0x1
#define CLM_NAV_EN_C		0x0C80
#define CLM_NAV_EN_C_M		0x2
#define SNIFFER_MODE_OPT_C		0x0C80
#define SNIFFER_MODE_OPT_C_M		0xC
#define NHM_RSSI_TH_EN_C		0x0C80
#define NHM_RSSI_TH_EN_C_M		0x10
#define NHM_NAV_EN_C		0x0C80
#define NHM_NAV_EN_C_M		0x20
#define PD_ARBITER_TIMEOUT_EN_C		0x0C80
#define PD_ARBITER_TIMEOUT_EN_C_M		0x40
#define PD_ARBITER_OPT_C		0x0C80
#define PD_ARBITER_OPT_C_M		0x80
#define CLM_RSSI_TH_C		0x0C80
#define CLM_RSSI_TH_C_M		0xFF00
#define NHM_RSSI_TH_C		0x0C80
#define NHM_RSSI_TH_C_M		0xFF0000
#define CCA_MASK_SNIFFER_LMT_C		0x0C80
#define CCA_MASK_SNIFFER_LMT_C_M		0x7F000000
#define PD_ARBITER_OFF_C		0x0C80
#define PD_ARBITER_OFF_C_M		0x80000000
#define SHIFT_TB_USED_CH20_C		0x0C84
#define SHIFT_TB_USED_CH20_C_M		0x7
#define FORCE_TH_USED_CH20_2N_C		0x0C84
#define FORCE_TH_USED_CH20_2N_C_M		0x8
#define FORCE_TH_USED_CH20_C		0x0C84
#define FORCE_TH_USED_CH20_C_M		0xFF0
#define FORCE_TB_IDX_EN_C		0x0C84
#define FORCE_TB_IDX_EN_C_M		0x1000
#define FORCE_IDX_PRIM_C		0x0C84
#define FORCE_IDX_PRIM_C_M		0xE000
#define FORCE_IDX_SEC1_C		0x0C84
#define FORCE_IDX_SEC1_C_M		0x70000
#define EXTEND_BT_TRACKING_OFF_C		0x0C84
#define EXTEND_BT_TRACKING_OFF_C_M		0x1F80000
#define DBG_TB_MX_C		0x0C84
#define DBG_TB_MX_C_M		0x2000000
#define OPT_UPD_TB_USED_CH20_C		0x0C84
#define OPT_UPD_TB_USED_CH20_C_M		0x4000000
#define COLLISION_T2R_TH_DEFAULT_C		0x0C84
#define COLLISION_T2R_TH_DEFAULT_C_M		0xF8000000
#define PD_ARBITER_HIT_TIME_C		0x0C88
#define PD_ARBITER_HIT_TIME_C_M		0x1F
#define PD_ARBITER_RETURN_TIME_C		0x0C88
#define PD_ARBITER_RETURN_TIME_C_M		0x3E0
#define PD_ARBITER_TIMEOUT_TIME_C		0x0C88
#define PD_ARBITER_TIMEOUT_TIME_C_M		0x7C00
#define EN_EDCCA_SUB5M_C		0x0C88
#define EN_EDCCA_SUB5M_C_M		0x8000
#define PATH_SEL_SUB5M_C		0x0C88
#define PATH_SEL_SUB5M_C_M		0x30000
#define OPT_ACCLEN_SUB5M_C		0x0C88
#define OPT_ACCLEN_SUB5M_C_M		0xC0000
#define ADCPKPWR_SUB5M_C		0x0C88
#define ADCPKPWR_SUB5M_C_M		0x3FF00000
#define OPT_CATCH_EDCCA_SUB5M_C		0x0C88
#define OPT_CATCH_EDCCA_SUB5M_C_M		0xC0000000
#define PWOFST_SUB5M_C		0x0C8C
#define PWOFST_SUB5M_C_M		0x3FF
#define TH_HIGH_SUB5M_C		0x0C8C
#define TH_HIGH_SUB5M_C_M		0x3FC00
#define DIS_FLAGR2T_C		0x0C8C
#define DIS_FLAGR2T_C_M		0x4000000
#define DIS_FLAG_T2R_C		0x0C8C
#define DIS_FLAG_T2R_C_M		0x8000000
#define EXTEND_PWDET_SUB5M_RFGC_C		0x0C8C
#define EXTEND_PWDET_SUB5M_RFGC_C_M		0xF0000000
#define EN_POP_REFPWR_MANUAL_C		0x0C90
#define EN_POP_REFPWR_MANUAL_C_M		0x1
#define POP_REFPWR_MANUAL_C		0x0C90
#define POP_REFPWR_MANUAL_C_M		0xFE
#define EN_KEEP_IS_HIGH_PIN_TB_C		0x0C90
#define EN_KEEP_IS_HIGH_PIN_TB_C_M		0x100
#define OPTO_ANT_EN_POP_C		0x0C90
#define OPTO_ANT_EN_POP_C_M		0x200
#define DIS_PD_BOOST_TB_C		0x0C90
#define DIS_PD_BOOST_TB_C_M		0x400
#define DIS_5M_POP_C		0x0C90
#define DIS_5M_POP_C_M		0x800
#define EN_POP_CLIP_INIT_GAIN_C		0x0C90
#define EN_POP_CLIP_INIT_GAIN_C_M		0x1000
#define ELNA_IDX_INIT_POP_C		0x0C90
#define ELNA_IDX_INIT_POP_C_M		0x2000
#define LNA_IDX_INIT_POP_C		0x0C90
#define LNA_IDX_INIT_POP_C_M		0x1C000
#define TIA_IDX_INIT_POP_C		0x0C90
#define TIA_IDX_INIT_POP_C_M		0x20000
#define RXBB_IDX_INIT_POP_C		0x0C90
#define RXBB_IDX_INIT_POP_C_M		0x7C0000
#define TIA_SHRINK_INIT_POP_C		0x0C90
#define TIA_SHRINK_INIT_POP_C_M		0x800000
#define OPT_POP_TIASHRINK_INIT_C		0x0C90
#define OPT_POP_TIASHRINK_INIT_C_M		0x3000000
#define EXT_INIT_ST_POP_C		0x0C90
#define EXT_INIT_ST_POP_C_M		0xC000000
#define OPT_POP_EXTEND_TRIG_C		0x0C90
#define OPT_POP_EXTEND_TRIG_C_M		0x30000000
#define EN_GNT_TX_ANT_EN_BT_C		0x0C90
#define EN_GNT_TX_ANT_EN_BT_C_M		0x40000000
#define NRX_INC_BT_ANT_EN_C		0x0C90
#define NRX_INC_BT_ANT_EN_C_M		0x80000000
#define FORCE_TB_MAX_RU_SIZE_IDX_EN_C		0x0C94
#define FORCE_TB_MAX_RU_SIZE_IDX_EN_C_M		0x1
#define FORCE_TB_MAX_RU_SIZE_IDX_C		0x0C94
#define FORCE_TB_MAX_RU_SIZE_IDX_C_M		0x1E
#define OPT_NRX_EXBT_C		0x0C94
#define OPT_NRX_EXBT_C_M		0x20
#define OPTL_ANT_EN_POP_C		0x0C94
#define OPTL_ANT_EN_POP_C_M		0x40
#define EN_FIXGAIN_BY_MAC_FOR_TB_C		0x0C94
#define EN_FIXGAIN_BY_MAC_FOR_TB_C_M		0x80
#define EN_ELNA_IDX_MAC_C		0x0C94
#define EN_ELNA_IDX_MAC_C_M		0x100
#define OPT_CCAPWR_TH_ENH_C		0x0C94
#define OPT_CCAPWR_TH_ENH_C_M		0x200
#define OFST_CCAPWR_TH_C		0x0C94
#define OFST_CCAPWR_TH_C_M		0xFC00
#define EN_TBTT_FREERUN_C		0x0C94
#define EN_TBTT_FREERUN_C_M		0x10000
#define OPT_TBTT_FREERUN_C		0x0C94
#define OPT_TBTT_FREERUN_C_M		0x20000
#define IND_RTL_ONLY_SEG0_C		0x0C94
#define IND_RTL_ONLY_SEG0_C_M		0xC0000
#define IND_RTL_ONLY_SEG1_C		0x0C94
#define IND_RTL_ONLY_SEG1_C_M		0x300000
#define RFGCRST_PWDB_IB_SUB_BUF_C		0x0C94
#define RFGCRST_PWDB_IB_SUB_BUF_C_M		0x400000
#define BW_EN_MAX_ACI2SIG_C		0x0C94
#define BW_EN_MAX_ACI2SIG_C_M		0x7800000
#define SNDCCA_SR_CBW160_OPT_EN_C		0x0C94
#define SNDCCA_SR_CBW160_OPT_EN_C_M		0x8000000
#define SNDCCA_SR_DD_RSTN_C		0x0C94
#define SNDCCA_SR_DD_RSTN_C_M		0x10000000
#define SNDCCA_SR_OFF_C		0x0C94
#define SNDCCA_SR_OFF_C_M		0x20000000
#define SNDCCA_SR_DBG_SEL_C		0x0C94
#define SNDCCA_SR_DBG_SEL_C_M		0xC0000000
#define TH_T2F_ISIG_ST_LEN_C		0x0C98
#define TH_T2F_ISIG_ST_LEN_C_M		0x7
#define T2F_RPT_CNT_MUX_C		0x0C98
#define T2F_RPT_CNT_MUX_C_M		0xF8
#define T2F_PKT_FILED_DELAY_MANUAL_EN_C		0x0C98
#define T2F_PKT_FILED_DELAY_MANUAL_EN_C_M		0x100
#define T2F_PKT_FILED_DELAY_MANUAL_C		0x0C98
#define T2F_PKT_FILED_DELAY_MANUAL_C_M		0x3E00
#define T2F_IDLE_CNT_MANUAL_EN_C		0x0C98
#define T2F_IDLE_CNT_MANUAL_EN_C_M		0x4000
#define T2F_IDLE_CNT_MANUAL_C		0x0C98
#define T2F_IDLE_CNT_MANUAL_C_M		0xFF8000
#define RXCFIR_DC_COMP_ORDER_SWITCH_EN_C		0x0C98
#define RXCFIR_DC_COMP_ORDER_SWITCH_EN_C_M		0x1000000
#define REAL_IQK_PATTERN_MATCH_DIS_C		0x0C98
#define REAL_IQK_PATTERN_MATCH_DIS_C_M		0x2000000
#define OFST_2ND20_BW_TH_C		0x0C98
#define OFST_2ND20_BW_TH_C_M		0x7C000000
#define SYNC_WGT_OPT_C		0x0C98
#define SYNC_WGT_OPT_C_M		0x80000000
#define SNDCCA_MAC_INTF_FORCE_EN_C		0x0C9C
#define SNDCCA_MAC_INTF_FORCE_EN_C_M		0xFFFFF
#define SNDCCA_SUB20_FORCE_EN_C		0x0C9C
#define SNDCCA_SUB20_FORCE_EN_C_M		0xF00000
#define BYPASS_RXDFIR_S0_SEG0_C		0x0C9C
#define BYPASS_RXDFIR_S0_SEG0_C_M		0x1000000
#define BYPASS_RXDFIR_S1_SEG0_C		0x0C9C
#define BYPASS_RXDFIR_S1_SEG0_C_M		0x2000000
#define BYPASS_RXDFIR_S0_SEG1_C		0x0C9C
#define BYPASS_RXDFIR_S0_SEG1_C_M		0x4000000
#define BYPASS_RXDFIR_S1_SEG1_C		0x0C9C
#define BYPASS_RXDFIR_S1_SEG1_C_M		0x8000000
#define SNDCCA_MAC_INTF_FORCE_VAL_C		0x0CA0
#define SNDCCA_MAC_INTF_FORCE_VAL_C_M		0xFFFFF
#define IQK_ADC_RATE_BW160_C		0x0CA0
#define IQK_ADC_RATE_BW160_C_M		0x300000
#define IQK_ADC_RATE_BW80_C		0x0CA0
#define IQK_ADC_RATE_BW80_C_M		0xC00000
#define IQK_ADC_RATE_BW40_C		0x0CA0
#define IQK_ADC_RATE_BW40_C_M		0x3000000
#define IQK_ADC_RATE_BW20_C		0x0CA0
#define IQK_ADC_RATE_BW20_C_M		0xC000000
#define PHASE_ACI_IB_SEG0_C		0x0CA0
#define PHASE_ACI_IB_SEG0_C_M		0x10000000
#define DLY_ACI_IB_SEG0_C		0x0CA0
#define DLY_ACI_IB_SEG0_C_M		0xE0000000
#define PHASE_ACI_IB_SEG1_C		0x0CA4
#define PHASE_ACI_IB_SEG1_C_M		0x1
#define DLY_ACI_IB_SEG1_C		0x0CA4
#define DLY_ACI_IB_SEG1_C_M		0xE
#define SEL_ACI_IB_SEG0_C		0x0CA4
#define SEL_ACI_IB_SEG0_C_M		0x30
#define SEL_ACI_IB_SEG1_C		0x0CA4
#define SEL_ACI_IB_SEG1_C_M		0xC0
#define EN_CHK_PW_C		0x0CA4
#define EN_CHK_PW_C_M		0x100
#define OPT_UNIT_CHK_PW_C		0x0CA4
#define OPT_UNIT_CHK_PW_C_M		0xE00
#define DIS_CCK_OFDM_CHK_PW_C		0x0CA4
#define DIS_CCK_OFDM_CHK_PW_C_M		0x3000
#define PW_TH_CHK_PW_C		0x0CA4
#define PW_TH_CHK_PW_C_M		0x7FC000
#define OPT_STS_CHK_PW_C		0x0CA4
#define OPT_STS_CHK_PW_C_M		0x800000
#define OPT_CHK_PW_C		0x0CA4
#define OPT_CHK_PW_C_M		0x7000000
#define OPT_ANDOR_CHK_PW_C		0x0CA4
#define OPT_ANDOR_CHK_PW_C_M		0x8000000
#define EN_RTL_CHK_PW_C		0x0CA4
#define EN_RTL_CHK_PW_C_M		0x10000000
#define OPT_WAIT_CHK_PW_C		0x0CA4
#define OPT_WAIT_CHK_PW_C_M		0x20000000
#define OPT_COARSE_CFO_LATCH_C		0x0CA4
#define OPT_COARSE_CFO_LATCH_C_M		0xC0000000
#define STS_CHK_PW_C		0x0CA8
#define STS_CHK_PW_C_M		0xFFFFFFFF
#define EN_RST_FLAG_AFE_C		0x0CAC
#define EN_RST_FLAG_AFE_C_M		0x1
#define EN_DIS_2XFFT_CCKCCA_C		0x0CAC
#define EN_DIS_2XFFT_CCKCCA_C_M		0x2
#define OPT_POP_CCA_MASK_C		0x0CAC
#define OPT_POP_CCA_MASK_C_M		0xC
#define MUX_ST_RST_FLAG_AFE_C		0x0CAC
#define MUX_ST_RST_FLAG_AFE_C_M		0xF0
#define EXTEND_D_CNT_C		0x0CAC
#define EXTEND_D_CNT_C_M		0x700
#define RST_POP_PARSING_BY_BRK_C		0x0CAC
#define RST_POP_PARSING_BY_BRK_C_M		0x800
#define RXDFIR_OFF_BEFORE_CCA_C		0x0CAC
#define RXDFIR_OFF_BEFORE_CCA_C_M		0x1000
#define MUX_ST_FOR_BIT5_IS_1_C		0x0CAC
#define MUX_ST_FOR_BIT5_IS_1_C_M		0x1E000
#define OPT_RST_BY_CCA_END_C		0x0CB0
#define OPT_RST_BY_CCA_END_C_M		0x800000
#define BRK_R_HT_BW020_1SS_BOUND_C		0x0D00
#define BRK_R_HT_BW020_1SS_BOUND_C_M		0xF
#define BRK_R_HT_BW020_2SS_BOUND_C		0x0D00
#define BRK_R_HT_BW020_2SS_BOUND_C_M		0xF0
#define BRK_R_HT_BW020_3SS_BOUND_C		0x0D00
#define BRK_R_HT_BW020_3SS_BOUND_C_M		0xF00
#define BRK_R_HT_BW020_4SS_BOUND_C		0x0D00
#define BRK_R_HT_BW020_4SS_BOUND_C_M		0xF000
#define BRK_R_HT_BW040_1SS_BOUND_C		0x0D00
#define BRK_R_HT_BW040_1SS_BOUND_C_M		0xF0000
#define BRK_R_HT_BW040_2SS_BOUND_C		0x0D00
#define BRK_R_HT_BW040_2SS_BOUND_C_M		0xF00000
#define BRK_R_HT_BW040_3SS_BOUND_C		0x0D00
#define BRK_R_HT_BW040_3SS_BOUND_C_M		0xF000000
#define BRK_R_HT_BW040_4SS_BOUND_C		0x0D00
#define BRK_R_HT_BW040_4SS_BOUND_C_M		0xF0000000
#define BRK_R_VHT_BW020_1SS_BOUND_C		0x0D04
#define BRK_R_VHT_BW020_1SS_BOUND_C_M		0xF
#define BRK_R_VHT_BW020_2SS_BOUND_C		0x0D04
#define BRK_R_VHT_BW020_2SS_BOUND_C_M		0xF0
#define BRK_R_VHT_BW020_3SS_BOUND_C		0x0D04
#define BRK_R_VHT_BW020_3SS_BOUND_C_M		0xF00
#define BRK_R_VHT_BW020_4SS_BOUND_C		0x0D04
#define BRK_R_VHT_BW020_4SS_BOUND_C_M		0xF000
#define BRK_R_VHT_BW040_1SS_BOUND_C		0x0D04
#define BRK_R_VHT_BW040_1SS_BOUND_C_M		0xF0000
#define BRK_R_VHT_BW040_2SS_BOUND_C		0x0D04
#define BRK_R_VHT_BW040_2SS_BOUND_C_M		0xF00000
#define BRK_R_VHT_BW040_3SS_BOUND_C		0x0D04
#define BRK_R_VHT_BW040_3SS_BOUND_C_M		0xF000000
#define BRK_R_VHT_BW040_4SS_BOUND_C		0x0D04
#define BRK_R_VHT_BW040_4SS_BOUND_C_M		0xF0000000
#define BRK_R_VHT_BW080_1SS_BOUND_C		0x0D08
#define BRK_R_VHT_BW080_1SS_BOUND_C_M		0xF
#define BRK_R_VHT_BW080_2SS_BOUND_C		0x0D08
#define BRK_R_VHT_BW080_2SS_BOUND_C_M		0xF0
#define BRK_R_VHT_BW080_3SS_BOUND_C		0x0D08
#define BRK_R_VHT_BW080_3SS_BOUND_C_M		0xF00
#define BRK_R_VHT_BW080_4SS_BOUND_C		0x0D08
#define BRK_R_VHT_BW080_4SS_BOUND_C_M		0xF000
#define BRK_R_VHT_BW160_1SS_BOUND_C		0x0D08
#define BRK_R_VHT_BW160_1SS_BOUND_C_M		0xF0000
#define BRK_R_VHT_BW160_2SS_BOUND_C		0x0D08
#define BRK_R_VHT_BW160_2SS_BOUND_C_M		0xF00000
#define BRK_R_VHT_BW160_3SS_BOUND_C		0x0D08
#define BRK_R_VHT_BW160_3SS_BOUND_C_M		0xF000000
#define BRK_R_VHT_BW160_4SS_BOUND_C		0x0D08
#define BRK_R_VHT_BW160_4SS_BOUND_C_M		0xF0000000
#define BRK_R_CHECK_NDP_LSIG_11A_C		0x0D0C
#define BRK_R_CHECK_NDP_LSIG_11A_C_M		0x1
#define BRK_R_CHECK_NDP_LSIG_11N_C		0x0D0C
#define BRK_R_CHECK_NDP_LSIG_11N_C_M		0x2
#define BRK_R_CHECK_NDP_LSIG_1LAC_34SS_C		0x0D0C
#define BRK_R_CHECK_NDP_LSIG_1LAC_34SS_C_M		0x4
#define BRK_R_CHECK_NDP_LSIG_11N_34SS_C		0x0D0C
#define BRK_R_CHECK_NDP_LSIG_11N_34SS_C_M		0x8
#define BRK_R_VHT_MU_NSTS_LMT_C		0x0D0C
#define BRK_R_VHT_MU_NSTS_LMT_C_M		0x70
#define BRK_R_NSTS_SPEC_MU_SEL_C		0x0D0C
#define BRK_R_NSTS_SPEC_MU_SEL_C_M		0x780
#define BRK_R_RX_NSTS_SPEC_MU_SEL_C		0x0D0C
#define BRK_R_RX_NSTS_SPEC_MU_SEL_C_M		0xF800
#define BRK_R_L_LEN_OVER_TH_C		0x0D10
#define BRK_R_L_LEN_OVER_TH_C_M		0xFFF
#define BRK_R_L_LEN_UNDER_TH_C		0x0D10
#define BRK_R_L_LEN_UNDER_TH_C_M		0xF000
#define BRK_R_HT_LEN_UNDER_TH_C		0x0D10
#define BRK_R_HT_LEN_UNDER_TH_C_M		0xF0000
#define BRK_R_VHT_LEN_UNDER_TH_C		0x0D10
#define BRK_R_VHT_LEN_UNDER_TH_C_M		0xF00000
#define BRK_R_VHT_BW_SUPPORT_C		0x0D10
#define BRK_R_VHT_BW_SUPPORT_C_M		0x3000000
#define BRK_R_VHT_BW_SUPPORT_FORCE_C		0x0D10
#define BRK_R_VHT_BW_SUPPORT_FORCE_C_M		0x4000000
#define BRK_R_RX_SUPPORT_BW_C		0x0D10
#define BRK_R_RX_SUPPORT_BW_C_M		0x38000000
#define BRK_R_BRK_SEL_FOR_CNT_C		0x0D14
#define BRK_R_BRK_SEL_FOR_CNT_C_M		0xFF
#define BRK_R_HT_LEN_MAX_C		0x0D14
#define BRK_R_HT_LEN_MAX_C_M		0xFF00
#define BRK_R_VHT_LEN_MAX_C		0x0D14
#define BRK_R_VHT_LEN_MAX_C_M		0x3FFF0000
#define BRK_R_LRATE_DIS_C		0x0D18
#define BRK_R_LRATE_DIS_C_M		0xFF
#define BRK_R_HT_MCS_LMT_C		0x0D18
#define BRK_R_HT_MCS_LMT_C_M		0x300
#define BRK_R_EN_HT_MCS32_C		0x0D18
#define BRK_R_EN_HT_MCS32_C_M		0x400
#define BRK_R_EN_LDPC_RX_C		0x0D18
#define BRK_R_EN_LDPC_RX_C_M		0x800
#define BRK_R_EN_HT_SHORTGI_C		0x0D18
#define BRK_R_EN_HT_SHORTGI_C_M		0x1000
#define BRK_R_DIS_MASK_ILL_RATE_C		0x0D18
#define BRK_R_DIS_MASK_ILL_RATE_C_M		0x2000
#define BRK_R_EN_VHT_SHORTGI_C		0x0D18
#define BRK_R_EN_VHT_SHORTGI_C_M		0x8000
#define BRK_R_EN_VHT_LEN_LMT_C		0x0D18
#define BRK_R_EN_VHT_LEN_LMT_C_M		0x10000
#define BRK_R_HT_NOT_SUPPORT_C		0x0D18
#define BRK_R_HT_NOT_SUPPORT_C_M		0x20000
#define BRK_R_VHT_NOT_SUPPORT_C		0x0D18
#define BRK_R_VHT_NOT_SUPPORT_C_M		0x40000
#define BRK_R_OFDM_VBON_NEG_BRK_OPT_C		0x0D18
#define BRK_R_OFDM_VBON_NEG_BRK_OPT_C_M		0x180000
#define BRK_R_VHT_NSS_LMT_C		0x0D18
#define BRK_R_VHT_NSS_LMT_C_M		0x600000
#define BRK_R_BYPASS_VHT_NOT_SUPPORT_NSS_C		0x0D18
#define BRK_R_BYPASS_VHT_NOT_SUPPORT_NSS_C_M		0x1000000
#define BRK_R_EN_HT_STBC_1SS_C		0x0D18
#define BRK_R_EN_HT_STBC_1SS_C_M		0x10000000
#define BRK_R_EN_HT_STBC_2SS_C		0x0D18
#define BRK_R_EN_HT_STBC_2SS_C_M		0x20000000
#define BRK_R_EN_VHT_STBC_1SS_C		0x0D18
#define BRK_R_EN_VHT_STBC_1SS_C_M		0x40000000
#define BRK_R_EN_VHT_STBC_2SS_C		0x0D18
#define BRK_R_EN_VHT_STBC_2SS_C_M		0x80000000
#define BRK_R_ILL_STO_C		0x0D20
#define BRK_R_ILL_STO_C_M		0xFFFFFFFF
#define BRK_R_ILL_STL_C		0x0D24
#define BRK_R_ILL_STL_C_M		0xFFFFFFFF
#define BRK_R_ILL_ST2_C		0x0D28
#define BRK_R_ILL_ST2_C_M		0xFFFFFFFF
#define BRK_R_ILL_ST3_C		0x0D2C
#define BRK_R_ILL_ST3_C_M		0xFFFFFFFF
#define BRK_R_ILL_STO_EN_C		0x0D30
#define BRK_R_ILL_STO_EN_C_M		0xFFFFFFFF
#define BRK_R_ILL_STL_EN_C		0x0D34
#define BRK_R_ILL_STL_EN_C_M		0xFFFFFFFF
#define BRK_R_ILL_ST2_EN_C		0x0D38
#define BRK_R_ILL_ST2_EN_C_M		0xFFFFFFFF
#define BRK_R_ILL_ST3_EN_C		0x0D3C
#define BRK_R_ILL_ST3_EN_C_M		0xFFFFFFFF
#define BRK_R_BRK_OPT_31_0_C		0x0D40
#define BRK_R_BRK_OPT_31_0_C_M		0xFFFFFFFF
#define BRK_R_BRK_OPT_63_32_C		0x0D44
#define BRK_R_BRK_OPT_63_32_C_M		0xFFFFFFFF
#define BRK_R_BRK_OPT_95_64_C		0x0D48
#define BRK_R_BRK_OPT_95_64_C_M		0xFFFFFFFF
#define BRK_R_BRK_OPT_127_96_C		0x0D4C
#define BRK_R_BRK_OPT_127_96_C_M		0xFFFFFFFF
#define BRK_R_BRK_OPT_NDP_31_0_C		0x0D50
#define BRK_R_BRK_OPT_NDP_31_0_C_M		0xFFFFFFFF
#define BRK_R_BRK_OPT_NDP_63_32_C		0x0D54
#define BRK_R_BRK_OPT_NDP_63_32_C_M		0xFFFFFFFF
#define BRK_R_BRK_OPT_NDP_95_64_C		0x0D58
#define BRK_R_BRK_OPT_NDP_95_64_C_M		0xFFFFFFFF
#define BRK_R_BRK_OPT_NDP_127_96_C		0x0D5C
#define BRK_R_BRK_OPT_NDP_127_96_C_M		0xFFFFFFFF
#define BRK_R_BRK_OPT5_C		0x0D60
#define BRK_R_BRK_OPT5_C_M		0xFFFFFFFF
#define BRK_R_BRK_OPT5_NDP_C		0x0D64
#define BRK_R_BRK_OPT5_NDP_C_M		0xFFFFFFFF
#define BRK_R_BRK_OPT_MU_C		0x0D70
#define BRK_R_BRK_OPT_MU_C_M		0xFFFFFFFF
#define BRK_R_BRK_SRC_MONITOR_RST_C		0x0D74
#define BRK_R_BRK_SRC_MONITOR_RST_C_M		0x1
#define BRK_R_T2F_PDHIT_ST_LMT_IDX_C		0x0D78
#define BRK_R_T2F_PDHIT_ST_LMT_IDX_C_M		0x3
#define BRK_R_T2F_PFD3_ST_LMT_IDX_C		0x0D78
#define BRK_R_T2F_PFD3_ST_LMT_IDX_C_M		0x4
#define BRK_R_WATCH_DOG_ALWAYS_CHK_TXEN_C		0x0D78
#define BRK_R_WATCH_DOG_ALWAYS_CHK_TXEN_C_M		0x10
#define BRK_R_TB_NOT_CHK_DATA_ON_TXEN_C		0x0D78
#define BRK_R_TB_NOT_CHK_DATA_ON_TXEN_C_M		0x20
#define BRK_R_WATCH_DOG_TB_EXT_US_C		0x0D78
#define BRK_R_WATCH_DOG_TB_EXT_US_C_M		0x40
#define BRK_R_TB_CCA_LMT_C		0x0D78
#define BRK_R_TB_CCA_LMT_C_M		0x3F80
#define BRK_R_EN_HT_N_ESS_C		0x0D7C
#define BRK_R_EN_HT_N_ESS_C_M		0x1
#define BRK_R_EN_SOUND_WO_NDP_C		0x0D7C
#define BRK_R_EN_SOUND_WO_NDP_C_M		0x2
#define BRK_R_WATCH_DOG_TX_DUR_DATA_ON_C		0x0D7C
#define BRK_R_WATCH_DOG_TX_DUR_DATA_ON_C_M		0x4
#define BRK_R_WATCH_DOG_STBC_EXT_US_C		0x0D7C
#define BRK_R_WATCH_DOG_STBC_EXT_US_C_M		0x8
#define BRK_R_NORMAL_CCA_LMT_C		0x0D7C
#define BRK_R_NORMAL_CCA_LMT_C_M		0x7F0
#define BRK_R_EXTEND_CCA_LMT_C		0x0D7C
#define BRK_R_EXTEND_CCA_LMT_C_M		0x7F000
#define BRK_R_SPOOF_IVLD_PKT_EN_C		0x0D7C
#define BRK_R_SPOOF_IVLD_PKT_EN_C_M		0x80000
#define BRK_R_SPOOF_RXTD_EN_C		0x0D7C
#define BRK_R_SPOOF_RXTD_EN_C_M		0x100000
#define BRK_R_WATCH_DOG_NDP_EXT_US_C		0x0D7C
#define BRK_R_WATCH_DOG_NDP_EXT_US_C_M		0x800000
#define BRK_R_NDP_CCA_LMT_C		0x0D7C
#define BRK_R_NDP_CCA_LMT_C_M		0x7F000000
#define BRK_R_HE_SU_NOT_SUPPORT_C		0x0D80
#define BRK_R_HE_SU_NOT_SUPPORT_C_M		0x1
#define BRK_R_HE_MU_NOT_SUPPORT_C		0x0D80
#define BRK_R_HE_MU_NOT_SUPPORT_C_M		0x2
#define BRK_R_HE_ERSU_NOT_SUPPORT_C		0x0D80
#define BRK_R_HE_ERSU_NOT_SUPPORT_C_M		0x4
#define BRK_R_HE_TB_NOT_SUPPORT_C		0x0D80
#define BRK_R_HE_TB_NOT_SUPPORT_C_M		0x8
#define BRK_R_HE_STBC_NOT_SUPPORT_C		0x0D80
#define BRK_R_HE_STBC_NOT_SUPPORT_C_M		0x10
#define BRK_R_HE_DCM_NOT_SUPPORT_C		0x0D80
#define BRK_R_HE_DCM_NOT_SUPPORT_C_M		0x20
#define BRK_R_HE_N_USER_MAX_C		0x0D80
#define BRK_R_HE_N_USER_MAX_C_M		0x3FC0
#define BRK_R_HE_MAX_NSS_C		0x0D80
#define BRK_R_HE_MAX_NSS_C_M		0x1C000
#define BRK_R_HE_STBC_NSS_LMT_C		0x0D80
#define BRK_R_HE_STBC_NSS_LMT_C_M		0xE0000
#define BRK_R_HE_DCM_NSS_LMT_C		0x0D80
#define BRK_R_HE_DCM_NSS_LMT_C_M		0x700000
#define BRK_R_RXTB_MAX_NSS_C		0x0D80
#define BRK_R_RXTB_MAX_NSS_C_M		0x3800000
#define BRK_R_RXTB_STBC_NSS_LMT_C		0x0D80
#define BRK_R_RXTB_STBC_NSS_LMT_C_M		0x1C000000
#define BRK_R_RXTB_DCM_NSS_LMT_C		0x0D80
#define BRK_R_RXTB_DCM_NSS_LMT_C_M		0xE0000000
#define BRK_R_EN_HE_GI_OP8_C		0x0D84
#define BRK_R_EN_HE_GI_OP8_C_M		0x1
#define BRK_R_EN_HE_GI_1P6_C		0x0D84
#define BRK_R_EN_HE_GI_1P6_C_M		0x2
#define BRK_R_EN_HE_GI_3P2_C		0x0D84
#define BRK_R_EN_HE_GI_3P2_C_M		0x4
#define BRK_R_EN_HE_DOPPLER_C		0x0D84
#define BRK_R_EN_HE_DOPPLER_C_M		0x8
#define BRK_R_HE_MU_BEC_NSS_LMT_C		0x0D84
#define BRK_R_HE_MU_BEC_NSS_LMT_C_M		0x70
#define BRK_R_HEMU_MULTI_USER_MUMIMO_EN_C		0x0D84
#define BRK_R_HEMU_MULTI_USER_MUMIMO_EN_C_M		0x80
#define BRK_R_RXTB_MUMIMO_EN_C		0x0D84
#define BRK_R_RXTB_MUMIMO_EN_C_M		0x100
#define BRK_R_EN_HE_BEAM_CHANGE_C		0x0D84
#define BRK_R_EN_HE_BEAM_CHANGE_C_M		0x200
#define BRK_R_EN_HE_PREAMBLE_PUNC_C		0x0D84
#define BRK_R_EN_HE_PREAMBLE_PUNC_C_M		0x400
#define BRK_R_EN_HE_ZERO_USER_C		0x0D84
#define BRK_R_EN_HE_ZERO_USER_C_M		0x800
#define BRK_R_EN_HESU_TH_TYPE_C		0x0D84
#define BRK_R_EN_HESU_TH_TYPE_C_M		0x1000
#define BRK_R_CHK_20M_RU_ALLOC_EN_C		0x0D84
#define BRK_R_CHK_20M_RU_ALLOC_EN_C_M		0x2000
#define BRK_R_EN_NDP_NEG_CLR_COND_C		0x0D84
#define BRK_R_EN_NDP_NEG_CLR_COND_C_M		0x4000
#define BRK_R_SPOOF_FOR_ASYNC_RST_EN_C		0x0D84
#define BRK_R_SPOOF_FOR_ASYNC_RST_EN_C_M		0x8000
#define BRK_R_EN_HE_MSSBCC_MIX_IDPC_C		0x0D84
#define BRK_R_EN_HE_MSSBCC_MIX_IDPC_C_M		0x10000
#define BRK_R_RUALLOC_NOT_MAP_RU1992_C		0x0D84
#define BRK_R_RUALLOC_NOT_MAP_RU1992_C_M		0x20000
#define BRK_R_NOMLNAL_PE_LEN_TH_C		0x0D84
#define BRK_R_NOMLNAL_PE_LEN_TH_C_M		0xC0000
#define BRK_R_20MMODE_SUPPORT_RU242_C		0x0D84
#define BRK_R_20MMODE_SUPPORT_RU242_C_M		0x100000
#define BRK_R_CHK_ST_IDX_T2F_C		0x0D88
#define BRK_R_CHK_ST_IDX_T2F_C_M		0x3F
#define BRK_R_ST_HANG_LMT_T2F_C		0x0D88
#define BRK_R_ST_HANG_LMT_T2F_C_M		0x7F00
#define BRK_R_CHK_ST_IDX_RX_FEQ_4_0_C		0x0D88
#define BRK_R_CHK_ST_IDX_RX_FEQ_4_0_C_M		0x1F0000
#define BRK_R_CHK_ST_IDX_RX_FEQ_5_C		0x0D88
#define BRK_R_CHK_ST_IDX_RX_FEQ_5_C_M		0x200000
#define BRK_R_ST_HANG_LMT_RX_FEQ_C		0x0D88
#define BRK_R_ST_HANG_LMT_RX_FEQ_C_M		0x7F000000
#define BRK_R_BRK_OPT6_HE_USER_31_0_C		0x0D90
#define BRK_R_BRK_OPT6_HE_USER_31_0_C_M		0xFFFFFFFF
#define BRK_R_BRK_OPT7_SPOOF_HE_USER_31_0_C		0x0D94
#define BRK_R_BRK_OPT7_SPOOF_HE_USER_31_0_C_M		0xFFFFFFFF
#define BRK_R_BRK_OPT8_TB_USER_31_0_C		0x0D98
#define BRK_R_BRK_OPT8_TB_USER_31_0_C_M		0xFFFFFFFF
#define BRK_R_BRK_OPT9_SPOOF_TB_USER_31_0_C		0x0D9C
#define BRK_R_BRK_OPT9_SPOOF_TB_USER_31_0_C_M		0xFFFFFFFF
#define BRK_R_BRK_OPT6_HE_USER_NDP_31_0_C		0x0DA0
#define BRK_R_BRK_OPT6_HE_USER_NDP_31_0_C_M		0xFFFFFFFF
#define BRK_R_BRK_OPT7_SPOOF_HE_USER_NDP_31_0_C		0x0DA4
#define BRK_R_BRK_OPT7_SPOOF_HE_USER_NDP_31_0_C_M		0xFFFFFFFF
#define BRK_R_BRK_OPT8_TB_USER_NDP_31_0_C		0x0DA8
#define BRK_R_BRK_OPT8_TB_USER_NDP_31_0_C_M		0xFFFFFFFF
#define BRK_R_BRK_OPT9_SPOOF_TB_USER_NDP_31_0_C		0x0DAC
#define BRK_R_BRK_OPT9_SPOOF_TB_USER_NDP_31_0_C_M		0xFFFFFFFF
#define BRK_R_BRK_FOR_ASYNC_RST_EN_1_C		0x0DC0
#define BRK_R_BRK_FOR_ASYNC_RST_EN_1_C_M		0xFFFFFFFF
#define BRK_R_BRK_FOR_ASYNC_RST_EN_2_C		0x0DC4
#define BRK_R_BRK_FOR_ASYNC_RST_EN_2_C_M		0xFFFFFFFF
#define BRK_R_BRK_FOR_ASYNC_RST_EN_3_C		0x0DC8
#define BRK_R_BRK_FOR_ASYNC_RST_EN_3_C_M		0xFFFFFFFF
#define BRK_R_BRK_FOR_ASYNC_RST_EN_4_C		0x0DCC
#define BRK_R_BRK_FOR_ASYNC_RST_EN_4_C_M		0xFFFFFFFF
#define BRK_R_BRK_FOR_ASYNC_RST_EN_5_C		0x0DD0
#define BRK_R_BRK_FOR_ASYNC_RST_EN_5_C_M		0xFFFFFFFF
#define BRK_R_BRK_FOR_ASYNC_RST_EN_6_C		0x0DD4
#define BRK_R_BRK_FOR_ASYNC_RST_EN_6_C_M		0xFFFFFFFF
#define BRK_R_BRK_FOR_ASYNC_RST_EN_7_C		0x0DD8
#define BRK_R_BRK_FOR_ASYNC_RST_EN_7_C_M		0xFFFFFFFF
#define BRK_R_BRK_FOR_ASYNC_RST_EN_8_C		0x0DDC
#define BRK_R_BRK_FOR_ASYNC_RST_EN_8_C_M		0xFFFFFFFF
#define BRK_R_BRK_FOR_ASYNC_RST_EN_9_C		0x0DE0
#define BRK_R_BRK_FOR_ASYNC_RST_EN_9_C_M		0xFFFFFFFF
#define BRK_R_BRK_FOR_ASYNC_RST_EN_MU_C		0x0DE4
#define BRK_R_BRK_FOR_ASYNC_RST_EN_MU_C_M		0xFFFFFFFF
#define BRK_R_BRK_OPT_ZW_31_0_C		0x0DE8
#define BRK_R_BRK_OPT_ZW_31_0_C_M		0xFFFFFFFF
#define BRK_R_BRK_OPT_ZW_63_32_C		0x0DEC
#define BRK_R_BRK_OPT_ZW_63_32_C_M		0xFFFFFFFF
#define BRK_R_BRK_OPT_ZW_95_64_C		0x0DF0
#define BRK_R_BRK_OPT_ZW_95_64_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_0_C		0x0E00
#define CH1_HESIGB_SEQ_0_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_1_C		0x0E04
#define CH1_HESIGB_SEQ_1_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_2_C		0x0E08
#define CH1_HESIGB_SEQ_2_C_M		0xFFFFFFFE
#define CH1_HESIGB_SEQ_3_C		0x0E0C
#define CH1_HESIGB_SEQ_3_C_M		0xFFFFFFFE
#define CH1_HESIGB_SEQ_4_C		0x0E10
#define CH1_HESIGB_SEQ_4_C_M		0xFFFFFFFC
#define CH1_HESIGB_SEQ_5_C		0x0E14
#define CH1_HESIGB_SEQ_5_C_M		0xFFFFFFFC
#define CH1_HESIGB_SEQ_6_C		0x0E18
#define CH1_HESIGB_SEQ_6_C_M		0xFFFFFFF8
#define CH1_HESIGB_SEQ_7_C		0x0E1C
#define CH1_HESIGB_SEQ_7_C_M		0xFFFFFFF8
#define CH1_HESIGB_SEQ_8_C		0x0E20
#define CH1_HESIGB_SEQ_8_C_M		0xFFFFFFF0
#define CH1_HESIGB_SEQ_9_C		0x0E24
#define CH1_HESIGB_SEQ_9_C_M		0xFFFFFFFC
#define CH1_HESIGB_SEQ_10_C		0x0E28
#define CH1_HESIGB_SEQ_10_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_11_C		0x0E2C
#define CH1_HESIGB_SEQ_11_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_12_C		0x0E30
#define CH1_HESIGB_SEQ_12_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_13_C		0x0E34
#define CH1_HESIGB_SEQ_13_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_14_C		0x0E38
#define CH1_HESIGB_SEQ_14_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_15_C		0x0E3C
#define CH1_HESIGB_SEQ_15_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_16_C		0x0E40
#define CH1_HESIGB_SEQ_16_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_17_C		0x0E44
#define CH1_HESIGB_SEQ_17_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_18_C		0x0E48
#define CH1_HESIGB_SEQ_18_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_19_C		0x0E4C
#define CH1_HESIGB_SEQ_19_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_20_C		0x0E50
#define CH1_HESIGB_SEQ_20_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_21_C		0x0E54
#define CH1_HESIGB_SEQ_21_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_22_C		0x0E58
#define CH1_HESIGB_SEQ_22_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_23_C		0x0E5C
#define CH1_HESIGB_SEQ_23_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_24_C		0x0E60
#define CH1_HESIGB_SEQ_24_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_25_C		0x0E64
#define CH1_HESIGB_SEQ_25_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_26_C		0x0E68
#define CH1_HESIGB_SEQ_26_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_27_C		0x0E6C
#define CH1_HESIGB_SEQ_27_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_28_C		0x0E70
#define CH1_HESIGB_SEQ_28_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_29_C		0x0E74
#define CH1_HESIGB_SEQ_29_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_30_C		0x0E78
#define CH1_HESIGB_SEQ_30_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_31_C		0x0E7C
#define CH1_HESIGB_SEQ_31_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_32_C		0x0E80
#define CH1_HESIGB_SEQ_32_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_33_C		0x0E84
#define CH1_HESIGB_SEQ_33_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_34_C		0x0E88
#define CH1_HESIGB_SEQ_34_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_35_C		0x0E8C
#define CH1_HESIGB_SEQ_35_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_36_C		0x0E90
#define CH1_HESIGB_SEQ_36_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_37_C		0x0E94
#define CH1_HESIGB_SEQ_37_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_38_C		0x0E98
#define CH1_HESIGB_SEQ_38_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_39_C		0x0E9C
#define CH1_HESIGB_SEQ_39_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_40_C		0x0EA0
#define CH1_HESIGB_SEQ_40_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_41_C		0x0EA4
#define CH1_HESIGB_SEQ_41_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_42_C		0x0EA8
#define CH1_HESIGB_SEQ_42_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_43_C		0x0EAC
#define CH1_HESIGB_SEQ_43_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_44_C		0x0EB0
#define CH1_HESIGB_SEQ_44_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_45_C		0x0EB4
#define CH1_HESIGB_SEQ_45_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_46_C		0x0EB8
#define CH1_HESIGB_SEQ_46_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_47_C		0x0EBC
#define CH1_HESIGB_SEQ_47_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_48_C		0x0EC0
#define CH1_HESIGB_SEQ_48_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_49_C		0x0EC4
#define CH1_HESIGB_SEQ_49_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_50_C		0x0EC8
#define CH1_HESIGB_SEQ_50_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_51_C		0x0ECC
#define CH1_HESIGB_SEQ_51_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_52_C		0x0ED0
#define CH1_HESIGB_SEQ_52_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_53_C		0x0ED4
#define CH1_HESIGB_SEQ_53_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_54_C		0x0ED8
#define CH1_HESIGB_SEQ_54_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_55_C		0x0EDC
#define CH1_HESIGB_SEQ_55_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_56_C		0x0EE0
#define CH1_HESIGB_SEQ_56_C_M		0xFFFFFFFF
#define CH1_HESIGB_SEQ_57_C		0x0EE4
#define CH1_HESIGB_SEQ_57_C_M		0xFFFFFFFF
#define N_USER_COMPRESS_EN_C		0x0EF0
#define N_USER_COMPRESS_EN_C_M		0xF
#define HE_SIGB_COMPRESS_EN_C		0x0EF0
#define HE_SIGB_COMPRESS_EN_C_M		0x10
#define DBW_IDX_C		0x0EF0
#define DBW_IDX_C_M		0xE0
#define TEST_HESIGB_MODE_EN_C		0x0EF4
#define TEST_HESIGB_MODE_EN_C_M		0x1
#define TEST_HESIGB_MODE_RST_C		0x0EF4
#define TEST_HESIGB_MODE_RST_C_M		0x2
#define TEST_HESIGB_MODE_TRIG_C		0x0EF4
#define TEST_HESIGB_MODE_TRIG_C_M		0x4
#define CH1_SEQ64_NUM_C		0x0EF4
#define CH1_SEQ64_NUM_C_M		0x1F00
#define CH2_SEQ64_NUM_C		0x0EF4
#define CH2_SEQ64_NUM_C_M		0x1F0000
#define TEST_HESIGB_MODE_SEL_USER_IDX_C		0x0EF4
#define TEST_HESIGB_MODE_SEL_USER_IDX_C_M		0x7F000000
#define TEST_HESIGB_MODE_SEL_CH_C		0x0EF4
#define TEST_HESIGB_MODE_SEL_CH_C_M		0x80000000
#define PATH0_R_DAC_QINV_C		0x1000
#define PATH0_R_DAC_QINV_C_M		0x1
#define PATH0_R_FIFO_CLR_ENB_C		0x1000
#define PATH0_R_FIFO_CLR_ENB_C_M		0x10
#define PATH0_R_T2F_FREERUN_BUF_EN_C		0x1004
#define PATH0_R_T2F_FREERUN_BUF_EN_C_M		0x1
#define PATH0_R_T2F_L1_LATE_EN_C		0x1004
#define PATH0_R_T2F_L1_LATE_EN_C_M		0x2
#define PATH0_R_T2F_DCCL_BT_GNT_BEFORE_CCA_MODE_C		0x1004
#define PATH0_R_T2F_DCCL_BT_GNT_BEFORE_CCA_MODE_C_M		0x10
#define PATH0_R_T2F_DCCL_FILT_EN_C		0x1004
#define PATH0_R_T2F_DCCL_FILT_EN_C_M		0x100
#define PATH0_R_BT_GNT_RXTD_LATCH_EN_C		0x1004
#define PATH0_R_BT_GNT_RXTD_LATCH_EN_C_M		0x1000
#define PATH0_R_T2F_CFOSTO_REFINE_EN_C		0x1004
#define PATH0_R_T2F_CFOSTO_REFINE_EN_C_M		0x2000
#define PATH0_R_TD_CLK_GCK_EN_C		0x1008
#define PATH0_R_TD_CLK_GCK_EN_C_M		0x1
#define PATH0_R_1RCCA_CLK_GCK_ON_C		0x1008
#define PATH0_R_1RCCA_CLK_GCK_ON_C_M		0x10
#define PATH0_R_SYNC_RST_EN_TD_PATH_C		0x100C
#define PATH0_R_SYNC_RST_EN_TD_PATH_C_M		0x1
#define PATH0_R_SYNC_RST_EN_FFT_C		0x100C
#define PATH0_R_SYNC_RST_EN_FFT_C_M		0x10
#define PATH0_R_SYNC_RST_EN_TXBUF_C		0x100C
#define PATH0_R_SYNC_RST_EN_TXBUF_C_M		0x100
#define PATH0_R_SYNC_RST_EN_RXBUF_C		0x100C
#define PATH0_R_SYNC_RST_EN_RXBUF_C_M		0x1000
#define PATH0_R_SYNC_RST_EN_DCCL_C		0x100C
#define PATH0_R_SYNC_RST_EN_DCCL_C_M		0x10000
#define PATH0_R_SYNC_RST_EN_T2F_C		0x100C
#define PATH0_R_SYNC_RST_EN_T2F_C_M		0x100000
#define PATH0_R_SYNC_RST_EN_RXFIR_COMP_C		0x100C
#define PATH0_R_SYNC_RST_EN_RXFIR_COMP_C_M		0x1000000
#define PATH0_R_DCCL_CFO_TH_EN_C		0x1010
#define PATH0_R_DCCL_CFO_TH_EN_C_M		0x1
#define PATH0_R_TX_STO_TRIG_SELECT_C		0x1014
#define PATH0_R_TX_STO_TRIG_SELECT_C_M		0x1
#define PATH0_R_TX_STO_FIRST_PE_SELECT_C		0x1014
#define PATH0_R_TX_STO_FIRST_PE_SELECT_C_M		0x2
#define PATH0_R_TX_STO_COMP_LTF_SEL_C		0x1014
#define PATH0_R_TX_STO_COMP_LTF_SEL_C_M		0x4
#define PATH0_R_TX_IN_ST_DELAY_SEL_C		0x1014
#define PATH0_R_TX_IN_ST_DELAY_SEL_C_M		0xF8
#define PATH0_R_TX_STO_INT_PART_BP_TARGET1_L_C		0x1018
#define PATH0_R_TX_STO_INT_PART_BP_TARGET1_L_C_M		0x7
#define PATH0_R_TX_STO_INT_PART_BP_TARGET2_L_C		0x1018
#define PATH0_R_TX_STO_INT_PART_BP_TARGET2_L_C_M		0x70
#define PATH0_R_TX_STO_INT_PART_BP_TARGET3_L_C		0x1018
#define PATH0_R_TX_STO_INT_PART_BP_TARGET3_L_C_M		0x700
#define PATH0_R_TX_STO_INT_PART_BP_TARGET4_L_C		0x1018
#define PATH0_R_TX_STO_INT_PART_BP_TARGET4_L_C_M		0x7000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET5_L_C		0x1018
#define PATH0_R_TX_STO_INT_PART_BP_TARGET5_L_C_M		0x70000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET6_L_C		0x1018
#define PATH0_R_TX_STO_INT_PART_BP_TARGET6_L_C_M		0x700000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET7_L_C		0x1018
#define PATH0_R_TX_STO_INT_PART_BP_TARGET7_L_C_M		0x7000000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET8_L_C		0x1018
#define PATH0_R_TX_STO_INT_PART_BP_TARGET8_L_C_M		0x70000000
#define PATH0_R_TX_STO_INTL_BYPASS_MODE_L_C		0x101C
#define PATH0_R_TX_STO_INTL_BYPASS_MODE_L_C_M		0x8
#define PATH0_R_TX_STO_INTL_BYPASS_ALWAYS_HIGH_L_C		0x101C
#define PATH0_R_TX_STO_INTL_BYPASS_ALWAYS_HIGH_L_C_M		0x10
#define PATH0_R_STO_INT_SEL_L_C		0x101C
#define PATH0_R_STO_INT_SEL_L_C_M		0x20
#define PATH0_R_TX_STO_INT_PART_BP_TARGET_STOP_L_C		0x101C
#define PATH0_R_TX_STO_INT_PART_BP_TARGET_STOP_L_C_M		0x380
#define PATH0_R_STO7_NXT_SYMBOL_SEL_20M_L_C		0x101C
#define PATH0_R_STO7_NXT_SYMBOL_SEL_20M_L_C_M		0x400
#define PATH0_R_STO7_NXT_SYMBOL_SEL_40M_L_C		0x101C
#define PATH0_R_STO7_NXT_SYMBOL_SEL_40M_L_C_M		0x800
#define PATH0_R_STO7_NXT_SYMBOL_SEL_80M_L_C		0x101C
#define PATH0_R_STO7_NXT_SYMBOL_SEL_80M_L_C_M		0x1000
#define PATH0_R_TXCFO_RX_OFST_C		0x101C
#define PATH0_R_TXCFO_RX_OFST_C_M		0xF0000
#define PATH0_R_TX_STOI_FIFO_RD_DELAY_SEL_C		0x101C
#define PATH0_R_TX_STOI_FIFO_RD_DELAY_SEL_C_M		0xF00000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET1_HT_C		0x1020
#define PATH0_R_TX_STO_INT_PART_BP_TARGET1_HT_C_M		0x7
#define PATH0_R_TX_STO_INT_PART_BP_TARGET2_HT_C		0x1020
#define PATH0_R_TX_STO_INT_PART_BP_TARGET2_HT_C_M		0x70
#define PATH0_R_TX_STO_INT_PART_BP_TARGET3_HT_C		0x1020
#define PATH0_R_TX_STO_INT_PART_BP_TARGET3_HT_C_M		0x700
#define PATH0_R_TX_STO_INT_PART_BP_TARGET4_HT_C		0x1020
#define PATH0_R_TX_STO_INT_PART_BP_TARGET4_HT_C_M		0x7000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET5_HT_C		0x1020
#define PATH0_R_TX_STO_INT_PART_BP_TARGET5_HT_C_M		0x70000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET6_HT_C		0x1020
#define PATH0_R_TX_STO_INT_PART_BP_TARGET6_HT_C_M		0x700000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET7_HT_C		0x1020
#define PATH0_R_TX_STO_INT_PART_BP_TARGET7_HT_C_M		0x7000000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET8_HT_C		0x1020
#define PATH0_R_TX_STO_INT_PART_BP_TARGET8_HT_C_M		0x70000000
#define PATH0_R_TX_STO_INT1_BYPASS_MODE_HT_C		0x1024
#define PATH0_R_TX_STO_INT1_BYPASS_MODE_HT_C_M		0x8
#define PATH0_R_TX_STO_INT1_BYPASS_ALWAYS_HIGH_HT_C		0x1024
#define PATH0_R_TX_STO_INT1_BYPASS_ALWAYS_HIGH_HT_C_M		0x10
#define PATH0_R_STO_INT_SEL_HT_C		0x1024
#define PATH0_R_STO_INT_SEL_HT_C_M		0x20
#define PATH0_R_TX_STO_INT_PART_BP_TARGET_STOP_HT_C		0x1024
#define PATH0_R_TX_STO_INT_PART_BP_TARGET_STOP_HT_C_M		0x380
#define PATH0_R_STO7_NXT_SYMBOL_SEL_20M_HT_C		0x1024
#define PATH0_R_STO7_NXT_SYMBOL_SEL_20M_HT_C_M		0x400
#define PATH0_R_STO7_NXT_SYMBOL_SEL_40M_HT_C		0x1024
#define PATH0_R_STO7_NXT_SYMBOL_SEL_40M_HT_C_M		0x800
#define PATH0_R_STO7_NXT_SYMBOL_SEL_80M_HT_C		0x1024
#define PATH0_R_STO7_NXT_SYMBOL_SEL_80M_HT_C_M		0x1000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET1_VHT_C		0x1028
#define PATH0_R_TX_STO_INT_PART_BP_TARGET1_VHT_C_M		0x7
#define PATH0_R_TX_STO_INT_PART_BP_TARGET2_VHT_C		0x1028
#define PATH0_R_TX_STO_INT_PART_BP_TARGET2_VHT_C_M		0x7
#define PATH0_R_TX_STO_INT_PART_BP_TARGET3_VHT_C		0x1028
#define PATH0_R_TX_STO_INT_PART_BP_TARGET3_VHT_C_M		0x7
#define PATH0_R_TX_STO_INT_PART_BP_TARGET4_VHT_C		0x1028
#define PATH0_R_TX_STO_INT_PART_BP_TARGET4_VHT_C_M		0x7
#define PATH0_R_TX_STO_INT_PART_BP_TARGET5_VHT_C		0x1028
#define PATH0_R_TX_STO_INT_PART_BP_TARGET5_VHT_C_M		0x7
#define PATH0_R_TX_STO_INT_PART_BP_TARGET6_VHT_C		0x1028
#define PATH0_R_TX_STO_INT_PART_BP_TARGET6_VHT_C_M		0x7
#define PATH0_R_TX_STO_INT_PART_BP_TARGET7_VHT_C		0x1028
#define PATH0_R_TX_STO_INT_PART_BP_TARGET7_VHT_C_M		0x7
#define PATH0_R_TX_STO_INT_PART_BP_TARGET8_VHT_C		0x1028
#define PATH0_R_TX_STO_INT_PART_BP_TARGET8_VHT_C_M		0x7
#define PATH0_R_TX_STO_INTL_BYPASS_MODE_VHT_C		0x102C
#define PATH0_R_TX_STO_INTL_BYPASS_MODE_VHT_C_M		0x8
#define PATH0_R_TX_STO_INTL_BYPASS_ALWAYS_HIGH_VHT_C		0x102C
#define PATH0_R_TX_STO_INTL_BYPASS_ALWAYS_HIGH_VHT_C_M		0x10
#define PATH0_R_STO_INT_SEL_VHT_C		0x102C
#define PATH0_R_STO_INT_SEL_VHT_C_M		0x20
#define PATH0_R_TX_STO_INT_PART_BP_TARGET_STOP_VHT_C		0x102C
#define PATH0_R_TX_STO_INT_PART_BP_TARGET_STOP_VHT_C_M		0x380
#define PATH0_R_STO7_NXT_SYMBOL_SEL_20M_VHT_C		0x102C
#define PATH0_R_STO7_NXT_SYMBOL_SEL_20M_VHT_C_M		0x400
#define PATH0_R_STO7_NXT_SYMBOL_SEL_40M_VHT_C		0x102C
#define PATH0_R_STO7_NXT_SYMBOL_SEL_40M_VHT_C_M		0x800
#define PATH0_R_STO7_NXT_SYMBOL_SEL_80M_VHT_C		0x102C
#define PATH0_R_STO7_NXT_SYMBOL_SEL_80M_VHT_C_M		0x1000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET1_HE_C		0x1030
#define PATH0_R_TX_STO_INT_PART_BP_TARGET1_HE_C_M		0x7
#define PATH0_R_TX_STO_INT_PART_BP_TARGET2_HE_C		0x1030
#define PATH0_R_TX_STO_INT_PART_BP_TARGET2_HE_C_M		0x70
#define PATH0_R_TX_STO_INT_PART_BP_TARGET3_HE_C		0x1030
#define PATH0_R_TX_STO_INT_PART_BP_TARGET3_HE_C_M		0x700
#define PATH0_R_TX_STO_INT_PART_BP_TARGET4_HE_C		0x1030
#define PATH0_R_TX_STO_INT_PART_BP_TARGET4_HE_C_M		0x7000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET5_HE_C		0x1030
#define PATH0_R_TX_STO_INT_PART_BP_TARGET5_HE_C_M		0x70000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET6_HE_C		0x1030
#define PATH0_R_TX_STO_INT_PART_BP_TARGET6_HE_C_M		0x700000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET7_HE_C		0x1030
#define PATH0_R_TX_STO_INT_PART_BP_TARGET7_HE_C_M		0x7000000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET8_HE_C		0x1030
#define PATH0_R_TX_STO_INT_PART_BP_TARGET8_HE_C_M		0x70000000
#define PATH0_R_TX_STO_INT1_BYPASS_MODE_HE_C		0x1034
#define PATH0_R_TX_STO_INT1_BYPASS_MODE_HE_C_M		0x8
#define PATH0_R_TX_STO_INT1_BYPASS_ALWAYS_HIGH_HE_C		0x1034
#define PATH0_R_TX_STO_INT1_BYPASS_ALWAYS_HIGH_HE_C_M		0x10
#define PATH0_R_STO_INT_SEL_HE_C		0x1034
#define PATH0_R_STO_INT_SEL_HE_C_M		0x20
#define PATH0_R_TX_STO_INT_PART_BP_TARGET_STOP_HE_C		0x1034
#define PATH0_R_TX_STO_INT_PART_BP_TARGET_STOP_HE_C_M		0x380
#define PATH0_R_STO7_NXT_SYMBOL_SEL_20M_HE_C		0x1034
#define PATH0_R_STO7_NXT_SYMBOL_SEL_20M_HE_C_M		0x400
#define PATH0_R_STO7_NXT_SYMBOL_SEL_40M_HE_C		0x1034
#define PATH0_R_STO7_NXT_SYMBOL_SEL_40M_HE_C_M		0x800
#define PATH0_R_STO7_NXT_SYMBOL_SEL_80M_HE_C		0x1034
#define PATH0_R_STO7_NXT_SYMBOL_SEL_80M_HE_C_M		0x1000
#define PATH0_R_DCCL_RFGC_DELAY_20_C		0x1038
#define PATH0_R_DCCL_RFGC_DELAY_20_C_M		0xF
#define PATH0_R_DCCL_RFGC_DELAY_40_C		0x1038
#define PATH0_R_DCCL_RFGC_DELAY_40_C_M		0xF0
#define PATH0_R_DCCL_RFGC_DELAY_80_C		0x1038
#define PATH0_R_DCCL_RFGC_DELAY_80_C_M		0xF00
#define PATH0_R_DCCL_RFGC_DELAY_160_C		0x1038
#define PATH0_R_DCCL_RFGC_DELAY_160_C_M		0xF000
#define PATH0_R_RXTD_DCCL_STR_DELAY_C		0x1038
#define PATH0_R_RXTD_DCCL_STR_DELAY_C_M		0x3F0000
#define PATH0_R_RXTD_DCCL_RST_OFDM_EN_C		0x1038
#define PATH0_R_RXTD_DCCL_RST_OFDM_EN_C_M		0x400000
#define PATH0_R_RXTD_DCCL_RST_BMODE_EN_C		0x1038
#define PATH0_R_RXTD_DCCL_RST_BMODE_EN_C_M		0x800000
#define PATH0_R_RXTD_DCCL_RST_ADC_EN_C		0x1038
#define PATH0_R_RXTD_DCCL_RST_ADC_EN_C_M		0x1000000
#define PATH0_R_RXTD_DCCL_BYPASS_CLEAR_EN_C		0x1038
#define PATH0_R_RXTD_DCCL_BYPASS_CLEAR_EN_C_M		0x2000000
#define PATH0_R_RXTD_DCCL_DT_EN_NO_STOP_C		0x1038
#define PATH0_R_RXTD_DCCL_DT_EN_NO_STOP_C_M		0x4000000
#define PATH0_R_RXTD_DCCL_STO_RESTART_EN_INV_C		0x1038
#define PATH0_R_RXTD_DCCL_STO_RESTART_EN_INV_C_M		0x8000000
#define PATH0_R_ZB_RXDATA_PHASE_CNT_C		0x103C
#define PATH0_R_ZB_RXDATA_PHASE_CNT_C_M		0xF
#define PATH0_R_HW_SI_READ_ADDR_C		0x1200
#define PATH0_R_HW_SI_READ_ADDR_C_M		0xFF
#define PATH0_R_TRX_TD_PATH0_C		0x1200
#define PATH0_R_TRX_TD_PATH0_C_M		0x300
#define PATH0_R_HW_SI_ZERO_PADDING_EN_C		0x1200
#define PATH0_R_HW_SI_ZERO_PADDING_EN_C_M		0x8000
#define PATH0_R_HW_SI_BYPASS_ST_MASK_C		0x1200
#define PATH0_R_HW_SI_BYPASS_ST_MASK_C_M		0x10000
#define PATH0_R_HW_SI_DATA_E_INV_C		0x1200
#define PATH0_R_HW_SI_DATA_E_INV_C_M		0x20000
#define PATH0_R_HW_SI_SEL_DBG_C		0x1200
#define PATH0_R_HW_SI_SEL_DBG_C_M		0xC0000
#define PATH0_R_HW_SI_DBG_MODE_C		0x1200
#define PATH0_R_HW_SI_DBG_MODE_C_M		0x100000
#define PATH0_R_HW_SI_ZERO_PADDING_NUM_C		0x1200
#define PATH0_R_HW_SI_ZERO_PADDING_NUM_C_M		0x3E00000
#define PATH0_R_HW_SI_DBG_TX_TRIG_C		0x1200
#define PATH0_R_HW_SI_DBG_TX_TRIG_C_M		0x4000000
#define PATH0_R_HW_SI_DIS_W_RX_TRIG_C		0x1200
#define PATH0_R_HW_SI_DIS_W_RX_TRIG_C_M		0x10000000
#define PATH0_R_HW_SI_DIS_W_TX_TRIG_C		0x1200
#define PATH0_R_HW_SI_DIS_W_TX_TRIG_C_M		0x20000000
#define PATH0_R_HW_SI_DIS_R_TRIG_C		0x1200
#define PATH0_R_HW_SI_DIS_R_TRIG_C_M		0x40000000
#define PATH0_R_HW_SI_DBG_RX_CMD_0_C		0x1204
#define PATH0_R_HW_SI_DBG_RX_CMD_0_C_M		0xFFFF
#define PATH0_R_HW_SI_DBG_RX_CMD_1_C		0x1204
#define PATH0_R_HW_SI_DBG_RX_CMD_1_C_M		0xFFFF0000
#define PATH0_R_HW_SI_DBG_TX_CMD_0_C		0x1208
#define PATH0_R_HW_SI_DBG_TX_CMD_0_C_M		0xFFFF
#define PATH0_R_HW_SI_DBG_TX_CMD_1_C		0x1208
#define PATH0_R_HW_SI_DBG_TX_CMD_1_C_M		0xFFFF0000
#define PATH0_R_ANAPAR_STLP5_SEL_C		0x120C
#define PATH0_R_ANAPAR_STLP5_SEL_C_M		0xF
#define PATH0_R_ANAPAR_ST3P5_SEL_C		0x120C
#define PATH0_R_ANAPAR_ST3P5_SEL_C_M		0xF0
#define PATH0_R_RFMODE_ORI_TX_LEAVE_TSSI_C		0x120C
#define PATH0_R_RFMODE_ORI_TX_LEAVE_TSSI_C_M		0xF00
#define PATH0_R_RFMODE_ORI_TX_LEAVE_TSSI_ST_C		0x120C
#define PATH0_R_RFMODE_ORI_TX_LEAVE_TSSI_ST_C_M		0xF000
#define PATH0_R_RFMODE_ORI_TX_LEAVE_TSSI_EN_C		0x120C
#define PATH0_R_RFMODE_ORI_TX_LEAVE_TSSI_EN_C_M		0x10000
#define PATH0_R_ANAPAR_DIS_TSSI_DCK_ST_C		0x120C
#define PATH0_R_ANAPAR_DIS_TSSI_DCK_ST_C_M		0x80000000
#define PATH0_R_RFMODE_RSTB_EQ0_EN_C		0x1210
#define PATH0_R_RFMODE_RSTB_EQ0_EN_C_M		0x1
#define PATH0_R_PW_RSTB_EQ0_EN_C		0x1210
#define PATH0_R_PW_RSTB_EQ0_EN_C_M		0x2
#define PATH0_R_RSTB_EQ0_EN_C		0x1210
#define PATH0_R_RSTB_EQ0_EN_C_M		0x4
#define PATH0_R_RFMODE_RSTB_EQ0_C		0x1210
#define PATH0_R_RFMODE_RSTB_EQ0_C_M		0xF0
#define PATH0_R_PW_RSTB_EQ0_C		0x1210
#define PATH0_R_PW_RSTB_EQ0_C_M		0xFF00
#define PATH0_R_RSTB_EQ0_C		0x1210
#define PATH0_R_RSTB_EQ0_C_M		0xFFFF0000
#define PATH0_R_RFC_SI_SEL_0_C		0x1214
#define PATH0_R_RFC_SI_SEL_0_C_M		0x1
#define PATH0_R_RFC_SI_SEL_1_C		0x1214
#define PATH0_R_RFC_SI_SEL_1_C_M		0x10
#define PATH0_R_HW_SI_W_RX_TRIG_DLY_EN_C		0x1218
#define PATH0_R_HW_SI_W_RX_TRIG_DLY_EN_C_M		0x1
#define PATH0_R_HW_SI_W_TX_TRIG_DLY_EN_C		0x1218
#define PATH0_R_HW_SI_W_TX_TRIG_DLY_EN_C_M		0x2
#define PATH0_R_HW_SI_R_TRIG_DLY_EN_C		0x1218
#define PATH0_R_HW_SI_R_TRIG_DLY_EN_C_M		0x4
#define PATH0_R_HW_SI_W_RX_TRIG_DLY_C		0x1218
#define PATH0_R_HW_SI_W_RX_TRIG_DLY_C_M		0xF0
#define PATH0_R_HW_SI_W_TX_TRIG_DLY_C		0x1218
#define PATH0_R_HW_SI_W_TX_TRIG_DLY_C_M		0xF00
#define PATH0_R_HW_SI_R_TRIG_DLY_C		0x1218
#define PATH0_R_HW_SI_R_TRIG_DLY_C_M		0xF000
#define PATH0_R_HW_SI_W_RX_MASK_EN_C		0x1218
#define PATH0_R_HW_SI_W_RX_MASK_EN_C_M		0x10000
#define PATH0_R_HW_SI_W_TX_MASK_EN_C		0x1218
#define PATH0_R_HW_SI_W_TX_MASK_EN_C_M		0x20000
#define PATH0_R_HW_SI_R_MASK_EN_C		0x1218
#define PATH0_R_HW_SI_R_MASK_EN_C_M		0x40000
#define PATH0_R_ANAPAR_ST_DPD_LBK_EFEM_RFON_TX_C		0x121C
#define PATH0_R_ANAPAR_ST_DPD_LBK_EFEM_RFON_TX_C_M		0xF
#define PATH0_R_ANAPAR_ST_DPD_LBK_EFEM_TX_C		0x121C
#define PATH0_R_ANAPAR_ST_DPD_LBK_EFEM_TX_C_M		0xF0
#define PATH0_R_ANAPAR_ST_DPD_LBK_EFEM_RFON_RX_C		0x121C
#define PATH0_R_ANAPAR_ST_DPD_LBK_EFEM_RFON_RX_C_M		0xF00
#define PATH0_R_ANAPAR_ST_DPD_LBK_EFEM_RX_C		0x121C
#define PATH0_R_ANAPAR_ST_DPD_LBK_EFEM_RX_C_M		0xF000
#define PATH0_R_RFMODE_EFEM_TX_C		0x121C
#define PATH0_R_RFMODE_EFEM_TX_C_M		0xF0000
#define PATH0_R_RFMODE_EFEM_RX_C		0x121C
#define PATH0_R_RFMODE_EFEM_RX_C_M		0xF00000
#define PATH0_R_ANAPAR_POP_COND_EN_C		0x1220
#define PATH0_R_ANAPAR_POP_COND_EN_C_M		0x1
#define PATH0_R_ANAPAR_DBG_ST_MODE_EN_C		0x1220
#define PATH0_R_ANAPAR_DBG_ST_MODE_EN_C_M		0x10
#define PATH0_R_ANAPAR_DBG_ST_C		0x1220
#define PATH0_R_ANAPAR_DBG_ST_C_M		0xF00
#define PATH0_R_AUX_CIC_FORCE_EN_C		0x1224
#define PATH0_R_AUX_CIC_FORCE_EN_C_M		0x1
#define PATH0_R_RFC_CLK_GATING_EN_C		0x1224
#define PATH0_R_RFC_CLK_GATING_EN_C_M		0x10
#define PATH0_R_RFC_CLK_GATING_OPT_C		0x1224
#define PATH0_R_RFC_CLK_GATING_OPT_C_M		0xFE0
#define PATH0_R_RFC_GATING_RX_STABLE_DLY_IDX_C		0x1224
#define PATH0_R_RFC_GATING_RX_STABLE_DLY_IDX_C_M		0x7F000
#define PATH0_R_ANAPAR_ST32_SEL_C		0x1228
#define PATH0_R_ANAPAR_ST32_SEL_C_M		0xF
#define PATH0_R_ANAPAR_ST33_SEL_C		0x1228
#define PATH0_R_ANAPAR_ST33_SEL_C_M		0xF0
#define PATH0_R_ANAPAR_ST34_SEL_C		0x1228
#define PATH0_R_ANAPAR_ST34_SEL_C_M		0xF00
#define PATH0_R_ANAPAR_ST35_SEL_C		0x1228
#define PATH0_R_ANAPAR_ST35_SEL_C_M		0xF000
#define PATH0_R_ANAPAR_ST36_SEL_C		0x1228
#define PATH0_R_ANAPAR_ST36_SEL_C_M		0xF0000
#define PATH0_R_ANAPAR_ST37_SEL_C		0x1228
#define PATH0_R_ANAPAR_ST37_SEL_C_M		0xF00000
#define PATH0_R_ANAPAR_ST38_SEL_C		0x1228
#define PATH0_R_ANAPAR_ST38_SEL_C_M		0xF000000
#define PATH0_R_ANAPAR_ST39_SEL_C		0x1228
#define PATH0_R_ANAPAR_ST39_SEL_C_M		0xF0000000
#define PATH0_R_ANAPAR_ST40_SEL_C		0x122C
#define PATH0_R_ANAPAR_ST40_SEL_C_M		0xF
#define PATH0_R_ANAPAR_ST41_SEL_C		0x122C
#define PATH0_R_ANAPAR_ST41_SEL_C_M		0xF0
#define PATH0_R_ANAPAR_ST42_SEL_C		0x122C
#define PATH0_R_ANAPAR_ST42_SEL_C_M		0xF00
#define PATH0_R_ANAPAR_ST43_SEL_C		0x122C
#define PATH0_R_ANAPAR_ST43_SEL_C_M		0xF000
#define PATH0_R_ANAPAR_ST44_SEL_C		0x122C
#define PATH0_R_ANAPAR_ST44_SEL_C_M		0xF0000
#define PATH0_R_ANAPAR_ST45_SEL_C		0x122C
#define PATH0_R_ANAPAR_ST45_SEL_C_M		0xF00000
#define PATH0_R_ANAPAR_ST46_SEL_C		0x122C
#define PATH0_R_ANAPAR_ST46_SEL_C_M		0xF000000
#define PATH0_R_ANAPAR_ST47_SEL_C		0x122C
#define PATH0_R_ANAPAR_ST47_SEL_C_M		0xF0000000
#define PATH0_R_ANAPAR_ST48_SEL_C		0x12230
#define PATH0_R_ANAPAR_ST48_SEL_C_M		0xF
#define PATH0_R_ANAPAR_ST49_SEL_C		0x1230
#define PATH0_R_ANAPAR_ST49_SEL_C_M		0xF0
#define PATH0_R_ANAPAR_ST50_SEL_C		0x1230
#define PATH0_R_ANAPAR_ST50_SEL_C_M		0xF00
#define PATH0_R_ANAPAR_ST51_SEL_C		0x1230
#define PATH0_R_ANAPAR_ST51_SEL_C_M		0xF000
#define PATH0_R_ANAPAR_ST52_SEL_C		0x1230
#define PATH0_R_ANAPAR_ST52_SEL_C_M		0xF0000
#define PATH0_R_ANAPAR_ST53_SEL_C		0x1230
#define PATH0_R_ANAPAR_ST53_SEL_C_M		0xF00000
#define PATH0_R_ANAPAR_ST54_SEL_C		0x1230
#define PATH0_R_ANAPAR_ST54_SEL_C_M		0xF000000
#define PATH0_R_ANAPAR_ST55_SEL_C		0x1230
#define PATH0_R_ANAPAR_ST55_SEL_C_M		0xF0000000
#define PATH0_R_ANAPAR_ST56_SEL_C		0x1234
#define PATH0_R_ANAPAR_ST56_SEL_C_M		0xF
#define PATH0_R_ANAPAR_ST57_SEL_C		0x1234
#define PATH0_R_ANAPAR_ST57_SEL_C_M		0xF0
#define PATH0_R_ANAPAR_ST58_SEL_C		0x1234
#define PATH0_R_ANAPAR_ST58_SEL_C_M		0xF00
#define PATH0_R_ANAPAR_ST59_SEL_C		0x1234
#define PATH0_R_ANAPAR_ST59_SEL_C_M		0xF000
#define PATH0_R_ANAPAR_ST60_SEL_C		0x1234
#define PATH0_R_ANAPAR_ST60_SEL_C_M		0xF0000
#define PATH0_R_ANAPAR_ST61_SEL_C		0x1234
#define PATH0_R_ANAPAR_ST61_SEL_C_M		0xF00000
#define PATH0_R_ANAPAR_ST62_SEL_C		0x1234
#define PATH0_R_ANAPAR_ST62_SEL_C_M		0xF000000
#define PATH0_R_ANAPAR_ST63_SEL_C		0x1234
#define PATH0_R_ANAPAR_ST63_SEL_C_M		0xF0000000
#define PATH0_R_ANAPAR_DCK_31_0_C		0x1238
#define PATH0_R_ANAPAR_DCK_31_0_C_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_DCK_63_32_C		0x123C
#define PATH0_R_ANAPAR_DCK_63_32_C_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_DCK_95_64_C		0x1240
#define PATH0_R_ANAPAR_DCK_95_64_C_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_DCK_127_96_C		0x1244
#define PATH0_R_ANAPAR_DCK_127_96_C_M		0xFFFFFFFF
#define PATH0_R_ADC_CLK_TO_AFE_EN_C		0x1248
#define PATH0_R_ADC_CLK_TO_AFE_EN_C_M		0x1
#define PATH0_R_DAC_CLK_TO_AFE_EN_C		0x1248
#define PATH0_R_DAC_CLK_TO_AFE_EN_C_M		0x2
#define PATH0_R_DAC_CLK_SOURCE_SEL_C		0x1248
#define PATH0_R_DAC_CLK_SOURCE_SEL_C_M		0x4
#define PATH0_R_HW_SI_READ_MODE_C		0x1248
#define PATH0_R_HW_SI_READ_MODE_C_M		0x30
#define PATH0_R_HW_SI_READ_TRIG_FROM_SW_C		0x1248
#define PATH0_R_HW_SI_READ_TRIG_FROM_SW_C_M		0x40
#define PATH0_R_READ_RFC_ADDRESS_FROM_SW_C		0x1248
#define PATH0_R_READ_RFC_ADDRESS_FROM_SW_C_M		0xFF00
#define PATH0_R_HWSI_GNT_BT_DBG_EN_C		0x1248
#define PATH0_R_HWSI_GNT_BT_DBG_EN_C_M		0x10000
#define PATH0_R_HWSI_GNT_WL_DBG_EN_C		0x1248
#define PATH0_R_HWSI_GNT_WL_DBG_EN_C_M		0x20000
#define PATH0_R_HWSI_GNT_BT_FORCE_VAL_C		0x1248
#define PATH0_R_HWSI_GNT_BT_FORCE_VAL_C_M		0x40000
#define PATH0_R_HWSI_GNT_WL_FORCE_VAL_C		0x1248
#define PATH0_R_HWSI_GNT_WL_FORCE_VAL_C_M		0x80000
#define PATH0_R_WRITE_RFC_DATA_FROM_SW_C		0x124C
#define PATH0_R_WRITE_RFC_DATA_FROM_SW_C_M		0xFFFFF
#define PATH0_R_HW_SI_DIS_WRITE_RFC_FROM_SW_C		0x124C
#define PATH0_R_HW_SI_DIS_WRITE_RFC_FROM_SW_C_M		0x100000
#define PATH0_R_WRITERFC_ADDRESS_FROM_SW_C		0x124C
#define PATH0_R_WRITERFC_ADDRESS_FROM_SW_C_M		0xFF000000
#define PATH0_R_RFMODE_ORI_RX_ZB_CCA_C		0x1298
#define PATH0_R_RFMODE_ORI_RX_ZB_CCA_C_M		0xF
#define PATH0_R_RFMODE_FTM_RX_ZB_CCA_C		0x1298
#define PATH0_R_RFMODE_FTM_RX_ZB_CCA_C_M		0xF0
#define PATH0_R_RXCK_RFBW0_EXTEND_1BIT_C		0x129C
#define PATH0_R_RXCK_RFBW0_EXTEND_1BIT_C_M		0x1
#define PATH0_R_RXCK_RFBW1_EXTEND_1BIT_C		0x129C
#define PATH0_R_RXCK_RFBW1_EXTEND_1BIT_C_M		0x2
#define PATH0_R_RXCK_RFBW2_EXTEND_1BIT_C		0x129C
#define PATH0_R_RXCK_RFBW2_EXTEND_1BIT_C_M		0x4
#define PATH0_R_RXCK_RFBW3_EXTEND_1BIT_C		0x129C
#define PATH0_R_RXCK_RFBW3_EXTEND_1BIT_C_M		0x8
#define PATH0_R_RXCK_RFBW4_EXTEND_1BIT_C		0x129C
#define PATH0_R_RXCK_RFBW4_EXTEND_1BIT_C_M		0x10
#define PATH0_R_RXCK_RFBW5_EXTEND_1BIT_C		0x129C
#define PATH0_R_RXCK_RFBW5_EXTEND_1BIT_C_M		0x20
#define PATH0_R_RXCK_RFBW6_EXTEND_1BIT_C		0x129C
#define PATH0_R_RXCK_RFBW6_EXTEND_1BIT_C_M		0x40
#define PATH0_R_RXCK_TX_EXTEND_1BIT_C		0x129C
#define PATH0_R_RXCK_TX_EXTEND_1BIT_C_M		0x80
#define PATH0_R_RXCK_TX_FTM_EXTEND_1BIT_C		0x129C
#define PATH0_R_RXCK_TX_FTM_EXTEND_1BIT_C_M		0x100
#define PATH0_R_RXCK_FORCR_VAL_EXTEND_1BIT_C		0x129C
#define PATH0_R_RXCK_FORCR_VAL_EXTEND_1BIT_C_M		0x200
#define PATH0_R_ANAPAR_RST_SEL_C		0x12A0
#define PATH0_R_ANAPAR_RST_SEL_C_M		0xF
#define PATH0_R_ANAPAR_RST_TX_SEL_C		0x12A0
#define PATH0_R_ANAPAR_RST_TX_SEL_C_M		0xF0
#define PATH0_R_ANAPAR_CTSDM_131_128_C		0x12A0
#define PATH0_R_ANAPAR_CTSDM_131_128_C_M		0xF00
#define PATH0_R_TXCK_FORCE_VAL_C		0x12A0
#define PATH0_R_TXCK_FORCE_VAL_C_M		0x7000
#define PATH0_R_TXCK_FORCE_ON_C		0x12A0
#define PATH0_R_TXCK_FORCE_ON_C_M		0x8000
#define PATH0_R_RXCK_FORCE_VAL_C		0x12A0
#define PATH0_R_RXCK_FORCE_VAL_C_M		0x70000
#define PATH0_R_RXCK_FORCE_ON_C		0x12A0
#define PATH0_R_RXCK_FORCE_ON_C_M		0x80000
#define PATH0_R_RXCK_RFBW0_C		0x12A0
#define PATH0_R_RXCK_RFBW0_C_M		0x700000
#define PATH0_R_RXCK_RFBW1_C		0x12A0
#define PATH0_R_RXCK_RFBW1_C_M		0x3800000
#define PATH0_R_RXCK_RFBW2_C		0x12A0
#define PATH0_R_RXCK_RFBW2_C_M		0x1C000000
#define PATH0_R_RXCK_RFBW3_C		0x12A0
#define PATH0_R_RXCK_RFBW3_C_M		0xE0000000
#define PATH0_R_RXCK_RFBW4_C		0x12A4
#define PATH0_R_RXCK_RFBW4_C_M		0x7
#define PATH0_R_RXCK_RFBW5_C		0x12A4
#define PATH0_R_RXCK_RFBW5_C_M		0x38
#define PATH0_R_RXCK_RFBW6_C		0x12A4
#define PATH0_R_RXCK_RFBW6_C_M		0x1C0
#define PATH0_R_TXCK_RFBW0_C		0x12A4
#define PATH0_R_TXCK_RFBW0_C_M		0x3800
#define PATH0_R_TXCK_RFBW1_C		0x12A4
#define PATH0_R_TXCK_RFBW1_C_M		0x1C000
#define PATH0_R_TXCK_RFBW2_C		0x12A4
#define PATH0_R_TXCK_RFBW2_C_M		0xE0000
#define PATH0_R_TXCK_RFBW3_C		0x12A4
#define PATH0_R_TXCK_RFBW3_C_M		0x700000
#define PATH0_R_TXCK_RFBW4_C		0x12A4
#define PATH0_R_TXCK_RFBW4_C_M		0x3800000
#define PATH0_R_TXCK_RFBW5_C		0x12A4
#define PATH0_R_TXCK_RFBW5_C_M		0x1C000000
#define PATH0_R_TXCK_RFBW6_C		0x12A4
#define PATH0_R_TXCK_RFBW6_C_M		0xE0000000
#define PATH0_R_EN_RXCK_TX_C		0x12A8
#define PATH0_R_EN_RXCK_TX_C_M		0x1
#define PATH0_R_RXCK_TX_C		0x12A8
#define PATH0_R_RXCK_TX_C_M		0xE
#define PATH0_R_RXCK_TX_FTM_C		0x12A8
#define PATH0_R_RXCK_TX_FTM_C_M		0x70
#define PATH0_R_CLK_RFC_GCK_EN_C		0x12A8
#define PATH0_R_CLK_RFC_GCK_EN_C_M		0x80
#define PATH0_R_RF_REG0_GEN_DBG_SEL_C		0x12A8
#define PATH0_R_RF_REG0_GEN_DBG_SEL_C_M		0x300
#define PATH0_R_RFMODE_GNT_WL_DIS_TX_OPT_C		0x12A8
#define PATH0_R_RFMODE_GNT_WL_DIS_TX_OPT_C_M		0x800
#define PATH0_R_RFAFE_PWSAV_EN_C		0x12A8
#define PATH0_R_RFAFE_PWSAV_EN_C_M		0xF000
#define PATH0_R_RFMODE_ORI_RXB_OFF_C		0x12A8
#define PATH0_R_RFMODE_ORI_RXB_OFF_C_M		0xF0000
#define PATH0_R_RFMODE_ORI_RXB_LOWPW_C		0x12A8
#define PATH0_R_RFMODE_ORI_RXB_LOWPW_C_M		0xF00000
#define PATH0_R_RFMODE_FTM_RXB_OFF_C		0x12A8
#define PATH0_R_RFMODE_FTM_RXB_OFF_C_M		0xF000000
#define PATH0_R_RFMODE_FTM_RXB_LOWPW_C		0x12A8
#define PATH0_R_RFMODE_FTM_RXB_LOWPW_C_M		0xF0000000
#define PATH0_R_RSTB_3WIRE_C		0x12AC
#define PATH0_R_RSTB_3WIRE_C_M		0x1
#define PATH0_R_EN_NRBW_AT_TX_C		0x12AC
#define PATH0_R_EN_NRBW_AT_TX_C_M		0x4
#define PATH0_R_RFMODE_ORI_TX_C		0x12AC
#define PATH0_R_RFMODE_ORI_TX_C_M		0xF0
#define PATH0_R_RFMODE_ORI_TX_TXOFF_C		0x12AC
#define PATH0_R_RFMODE_ORI_TX_TXOFF_C_M		0xF00
#define PATH0_R_RFMODE_ORI_RX_OFDM_CCA_C		0x12AC
#define PATH0_R_RFMODE_ORI_RX_OFDM_CCA_C_M		0xF000
#define PATH0_R_RFMODE_ORI_RX_CCK_CCA_C		0x12AC
#define PATH0_R_RFMODE_ORI_RX_CCK_CCA_C_M		0xF0000
#define PATH0_R_RFMODE_ORI_RX_IDLE_C		0x12AC
#define PATH0_R_RFMODE_ORI_RX_IDLE_C_M		0xF00000
#define PATH0_R_RFMODE_FTM_TX_C		0x12AC
#define PATH0_R_RFMODE_FTM_TX_C_M		0xF000000
#define PATH0_R_RFMODE_FTM_TX_TXOFF_C		0x12AC
#define PATH0_R_RFMODE_FTM_TX_TXOFF_C_M		0xF0000000
#define PATH0_R_RFMODE_FTM_RX_OFDM_CCA_C		0x12B0
#define PATH0_R_RFMODE_FTM_RX_OFDM_CCA_C_M		0xF
#define PATH0_R_RFMODE_FTM_RX_CCK_CCA_C		0x12B0
#define PATH0_R_RFMODE_FTM_RX_CCK_CCA_C_M		0xF0
#define PATH0_R_RFMODE_FTM_RX_IDLE_C		0x12B0
#define PATH0_R_RFMODE_FTM_RX_IDLE_C_M		0xF00
#define PATH0_R_RXB_IDX_AT_TX_C		0x12B0
#define PATH0_R_RXB_IDX_AT_TX_C_M		0x1F000
#define PATH0_R_TIA_IDX_AT_TX_C		0x12B0
#define PATH0_R_TIA_IDX_AT_TX_C_M		0x20000
#define PATH0_R_LNA_IDX_AT_TX_C		0x12B0
#define PATH0_R_LNA_IDX_AT_TX_C_M		0x1C0000
#define PATH0_R_TIA_EXT_BW_AT_TX_C		0x12B0
#define PATH0_R_TIA_EXT_BW_AT_TX_C_M		0x200000
#define PATH0_R_SI_RADDR_C		0x12B0
#define PATH0_R_SI_RADDR_C_M		0x3FC00000
#define PATH0_R_RST_3WIRE_CONFLICT_CNT_C		0x12B0
#define PATH0_R_RST_3WIRE_CONFLICT_CNT_C_M		0x80000000
#define PATH0_R_SOFT3WIRE_DATA_C		0x12B4
#define PATH0_R_SOFT3WIRE_DATA_C_M		0xFFFFFFF
#define PATH0_R_TXAGC_AT_SLEEP_C		0x12B8
#define PATH0_R_TXAGC_AT_SLEEP_C_M		0x3F
#define PATH0_R_RXB_IDX_AT_SLEEP_C		0x12B8
#define PATH0_R_RXB_IDX_AT_SLEEP_C_M		0x7C0
#define PATH0_R_TIA_IDX_AT_SLEEP_C		0x12B8
#define PATH0_R_TIA_IDX_AT_SLEEP_C_M		0x800
#define PATH0_R_LNA_IDX_AT_SLEEP_C		0x12B8
#define PATH0_R_LNA_IDX_AT_SLEEP_C_M		0x7000
#define PATH0_R_TIA_EXT_BW_AT_SLEEP_C		0x12B8
#define PATH0_R_TIA_EXT_BW_AT_SLEEP_C_M		0x8000
#define PATH0_R_EN_NRBW_AT_SLEEP_C		0x12B8
#define PATH0_R_EN_NRBW_AT_SLEEP_C_M		0x10000
#define PATH0_R_RFMODE_AT_SLEEP_C		0x12B8
#define PATH0_R_RFMODE_AT_SLEEP_C_M		0x1E0000
#define PATH0_R_TXAGC_BYPASS_C		0x12B8
#define PATH0_R_TXAGC_BYPASS_C_M		0x200000
#define PATH0_R_RXB_BYPASS_C		0x12B8
#define PATH0_R_RXB_BYPASS_C_M		0x400000
#define PATH0_R_TIA_BYPASS_C		0x12B8
#define PATH0_R_TIA_BYPASS_C_M		0x800000
#define PATH0_R_LNA_BYPASS_C		0x12B8
#define PATH0_R_LNA_BYPASS_C_M		0x1000000
#define PATH0_R_TIA_EXT_BYPASS_C		0x12B8
#define PATH0_R_TIA_EXT_BYPASS_C_M		0x2000000
#define PATH0_R_EN_NRBW_BYPASS_C		0x12B8
#define PATH0_R_EN_NRBW_BYPASS_C_M		0x4000000
#define PATH0_R_RFREG_DIS_GATING_C		0x12B8
#define PATH0_R_RFREG_DIS_GATING_C_M		0x8000000
#define PATH0_R_RSTB_ANAPAR_C		0x12B8
#define PATH0_R_RSTB_ANAPAR_C_M		0x10000000
#define PATH0_R_ANAPAR_SEL_OPT_C		0x12B8
#define PATH0_R_ANAPAR_SEL_OPT_C_M		0x20000000
#define PATH0_R_ANAPAR_DBG_MODE_C		0x12B8
#define PATH0_R_ANAPAR_DBG_MODE_C_M		0x40000000
#define PATH0_R_ANAPAR_DIS_GATING_C		0x12B8
#define PATH0_R_ANAPAR_DIS_GATING_C_M		0x80000000
#define PATH0_R_ANAPAR_ST0_SEL_C		0x12BC
#define PATH0_R_ANAPAR_ST0_SEL_C_M		0xF
#define PATH0_R_ANAPAR_ST1_SEL_C		0x12BC
#define PATH0_R_ANAPAR_ST1_SEL_C_M		0xF0
#define PATH0_R_ANAPAR_ST2_SEL_C		0x12BC
#define PATH0_R_ANAPAR_ST2_SEL_C_M		0xF00
#define PATH0_R_ANAPAR_ST3_SEL_C		0x12BC
#define PATH0_R_ANAPAR_ST3_SEL_C_M		0xF000
#define PATH0_R_ANAPAR_ST4_SEL_C		0x12BC
#define PATH0_R_ANAPAR_ST4_SEL_C_M		0xF0000
#define PATH0_R_ANAPAR_ST5_SEL_C		0x12BC
#define PATH0_R_ANAPAR_ST5_SEL_C_M		0xF00000
#define PATH0_R_ANAPAR_ST6_SEL_C		0x12BC
#define PATH0_R_ANAPAR_ST6_SEL_C_M		0xF000000
#define PATH0_R_ANAPAR_ST7_SEL_C		0x12BC
#define PATH0_R_ANAPAR_ST7_SEL_C_M		0xF0000000
#define PATH0_R_ANAPAR_ST8_SEL_C		0x12C0
#define PATH0_R_ANAPAR_ST8_SEL_C_M		0xF
#define PATH0_R_ANAPAR_ST9_SEL_C		0x12C0
#define PATH0_R_ANAPAR_ST9_SEL_C_M		0xF0
#define PATH0_R_ANAPAR_ST10_SEL_C		0x12C0
#define PATH0_R_ANAPAR_ST10_SEL_C_M		0xF00
#define PATH0_R_ANAPAR_ST11_SEL_C		0x12C0
#define PATH0_R_ANAPAR_ST11_SEL_C_M		0xF000
#define PATH0_R_ANAPAR_ST12_SEL_C		0x12C0
#define PATH0_R_ANAPAR_ST12_SEL_C_M		0xF0000
#define PATH0_R_ANAPAR_ST13_SEL_C		0x12C0
#define PATH0_R_ANAPAR_ST13_SEL_C_M		0xF00000
#define PATH0_R_ANAPAR_ST14_SEL_C		0x12C0
#define PATH0_R_ANAPAR_ST14_SEL_C_M		0xF000000
#define PATH0_R_ANAPAR_ST15_SEL_C		0x12C0
#define PATH0_R_ANAPAR_ST15_SEL_C_M		0xF0000000
#define PATH0_R_ANAPAR_ST16_SEL_C		0x12C4
#define PATH0_R_ANAPAR_ST16_SEL_C_M		0xF
#define PATH0_R_ANAPAR_ST17_SEL_C		0x12C4
#define PATH0_R_ANAPAR_ST17_SEL_C_M		0xF0
#define PATH0_R_ANAPAR_ST18_SEL_C		0x12C4
#define PATH0_R_ANAPAR_ST18_SEL_C_M		0xF00
#define PATH0_R_ANAPAR_ST19_SEL_C		0x12C4
#define PATH0_R_ANAPAR_ST19_SEL_C_M		0xF000
#define PATH0_R_ANAPAR_ST20_SEL_C		0x12C4
#define PATH0_R_ANAPAR_ST20_SEL_C_M		0xF0000
#define PATH0_R_ANAPAR_ST21_SEL_C		0x12C4
#define PATH0_R_ANAPAR_ST21_SEL_C_M		0xF00000
#define PATH0_R_ANAPAR_ST22_SEL_C		0x12C4
#define PATH0_R_ANAPAR_ST22_SEL_C_M		0xF000000
#define PATH0_R_ANAPAR_ST23_SEL_C		0x12C4
#define PATH0_R_ANAPAR_ST23_SEL_C_M		0xF0000000
#define PATH0_R_ANAPAR_ST24_SEL_C		0x12C8
#define PATH0_R_ANAPAR_ST24_SEL_C_M		0xF
#define PATH0_R_ANAPAR_ST25_SEL_C		0x12C8
#define PATH0_R_ANAPAR_ST25_SEL_C_M		0xF0
#define PATH0_R_ANAPAR_ST26_SEL_C		0x12C8
#define PATH0_R_ANAPAR_ST26_SEL_C_M		0xF00
#define PATH0_R_ANAPAR_ST27_SEL_C		0x12C8
#define PATH0_R_ANAPAR_ST27_SEL_C_M		0xF000
#define PATH0_R_ANAPAR_ST28_SEL_C		0x12C8
#define PATH0_R_ANAPAR_ST28_SEL_C_M		0xF0000
#define PATH0_R_ANAPAR_ST29_SEL_C		0x12C8
#define PATH0_R_ANAPAR_ST29_SEL_C_M		0xF00000
#define PATH0_R_ANAPAR_ST30_SEL_C		0x12C8
#define PATH0_R_ANAPAR_ST30_SEL_C_M		0xF000000
#define PATH0_R_ANAPAR_ST31_SEL_C		0x12C8
#define PATH0_R_ANAPAR_ST31_SEL_C_M		0xF0000000
#define PATH0_R_ANAPAR_CTSDM_31_0_C		0x12CC
#define PATH0_R_ANAPAR_CTSDM_31_0_C_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_CTSDM_63_32_C		0x12D0
#define PATH0_R_ANAPAR_CTSDM_63_32_C_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_CTSDM_95_64_C		0x12D4
#define PATH0_R_ANAPAR_CTSDM_95_64_C_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_CTSDM_127_96_C		0x12D8
#define PATH0_R_ANAPAR_CTSDM_127_96_C_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_31_0_C		0x12DC
#define PATH0_R_ANAPAR_31_0_C_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_63_32_C		0x12E0
#define PATH0_R_ANAPAR_63_32_C_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_95_64_C		0x12E4
#define PATH0_R_ANAPAR_95_64_C_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_127_96_C		0x12E8
#define PATH0_R_ANAPAR_127_96_C_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_143_128_C		0x12EC
#define PATH0_R_ANAPAR_143_128_C_M		0xFFFF
#define PATH0_R_ANAPAR_LBK_15_0_C		0x12EC
#define PATH0_R_ANAPAR_LBK_15_0_C_M		0xFFFF0000
#define PATH0_R_ANAPAR_LBK_47_16_C		0x12F0
#define PATH0_R_ANAPAR_LBK_47_16_C_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_LBK_79_48_C		0x12F4
#define PATH0_R_ANAPAR_LBK_79_48_C_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_LBK_111_80_C		0x12F8
#define PATH0_R_ANAPAR_LBK_111_80_C_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_LBK_143_112_C		0x12FC
#define PATH0_R_ANAPAR_LBK_143_112_C_M		0xFFFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS0_C		0x1400
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS0_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS1_C		0x1400
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS1_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS2_C		0x1400
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS2_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS3_C		0x1400
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS3_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS4_C		0x1404
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS4_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS5_C		0x1404
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS5_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS6_C		0x1404
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS6_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS7_C		0x1404
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS7_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS8_C		0x1408
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS8_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS9_C		0x1408
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS9_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS10_C		0x1408
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS10_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS11_C		0x1408
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS11_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS12_C		0x140C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS12_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS13_C		0x140C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS13_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS14_C		0x140C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS14_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS15_C		0x140C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS15_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS16_C		0x1410
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS16_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS17_C		0x1410
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS17_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS18_C		0x1410
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS18_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS19_C		0x1410
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS19_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS20_C		0x1414
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS20_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS21_C		0x1414
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS21_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS22_C		0x1414
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS22_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS23_C		0x1414
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS23_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS24_C		0x1418
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS24_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS25_C		0x1418
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS25_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS26_C		0x1418
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS26_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS27_C		0x1418
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS27_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS28_C		0x141C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS28_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS29_C		0x141C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS29_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS30_C		0x141C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS30_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS31_C		0x141C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS31_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS32_C		0x1420
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS32_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS33_C		0x1420
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS33_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS34_C		0x1420
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS34_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS35_C		0x1420
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS35_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS36_C		0x1424
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS36_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS37_C		0x1424
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS37_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS38_C		0x1424
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS38_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS39_C		0x1424
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS39_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS40_C		0x1428
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS40_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS41_C		0x1428
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS41_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS42_C		0x1428
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS42_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS43_C		0x1428
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS43_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS44_C		0x142C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS44_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS45_C		0x142C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS45_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS46_C		0x142C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS46_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS47_C		0x142C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS47_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS48_C		0x1430
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS48_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS49_C		0x1430
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS49_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS50_C		0x1430
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS50_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS51_C		0x1430
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS51_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS52_C		0x1434
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS52_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS53_C		0x1434
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS53_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS54_C		0x1434
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS54_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS55_C		0x1434
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS55_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS56_C		0x1438
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS56_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS57_C		0x1438
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS57_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS58_C		0x1438
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS58_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS59_C		0x1438
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS59_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS60_C		0x143C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS60_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS61_C		0x143C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS61_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS62_C		0x143C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS62_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS63_C		0x143C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_POS63_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG64_C		0x1440
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG64_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG63_C		0x1440
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG63_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG62_C		0x1440
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG62_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG61_C		0x1440
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG61_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG60_C		0x1444
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG60_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG59_C		0x1444
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG59_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG58_C		0x1444
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG58_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG57_C		0x1444
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG57_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG56_C		0x1448
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG56_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG55_C		0x1448
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG55_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG54_C		0x1448
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG54_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG53_C		0x1448
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG53_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG52_C		0x144C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG52_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG51_C		0x144C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG51_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG50_C		0x144C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG50_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG49_C		0x144C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG49_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG48_C		0x1450
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG48_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG47_C		0x1450
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG47_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG46_C		0x1450
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG46_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG45_C		0x1450
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG45_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG44_C		0x1454
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG44_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG43_C		0x1454
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG43_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG42_C		0x1454
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG42_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG41_C		0x1454
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG41_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG40_C		0x1458
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG40_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG39_C		0x1458
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG39_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG38_C		0x1458
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG38_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG37_C		0x1458
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG37_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG36_C		0x145C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG36_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG35_C		0x145C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG35_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG34_C		0x145C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG34_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG33_C		0x145C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG33_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG32_C		0x1460
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG32_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG31_C		0x1460
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG31_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG30_C		0x1460
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG30_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG29_C		0x1460
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG29_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG28_C		0x1464
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG28_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_TL_NEG27_C		0x1464
#define PATH0_R_TSSI_OFST_TMETER_TO_TL_NEG27_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG26_C		0x1464
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG26_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG25_C		0x1464
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG25_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG24_C		0x1468
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG24_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG23_C		0x1468
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG23_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG22_C		0x1468
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG22_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG21_C		0x1468
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG21_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG20_C		0x146C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG20_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG19_C		0x146C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG19_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG18_C		0x146C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG18_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG17_C		0x146C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG17_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG16_C		0x1470
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG16_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG15_C		0x1470
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG15_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG14_C		0x1470
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG14_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG13_C		0x1470
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG13_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG12_C		0x1474
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG12_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG11_C		0x1474
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG11_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG10_C		0x1474
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG10_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG8_C		0x1478
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG8_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG7_C		0x1478
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG7_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG6_C		0x1478
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG6_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG5_C		0x1478
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG5_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG4_C		0x147C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG4_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG3_C		0x147C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG3_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG2_C		0x147C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG2_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG1_C		0x147C
#define PATH0_R_TSSI_OFST_TMETER_TO_T1_NEG1_C_M		0xFF000000
#define CNT_LA_TRIG_C		0x1700
#define CNT_LA_TRIG_C_M		0xFFFF
#define CNT_CCKTXEN_C		0x1700
#define CNT_CCKTXEN_C_M		0xFFFF0000
#define CNT_CCKTXON_C		0x1704
#define CNT_CCKTXON_C_M		0xFFFF
#define CNT_DBG_BIT_C		0x1704
#define CNT_DBG_BIT_C_M		0xFFFF0000
#define CNT_CCK_CCA_P0_C		0x1710
#define CNT_CCK_CCA_P0_C_M		0xFFFF
#define CNT_CCK_CRC16FAIL_P0_C		0x1710
#define CNT_CCK_CRC16FAIL_P0_C_M		0xFFFF0000
#define CNT_CCK_CRC32OK_P0_C		0x1714
#define CNT_CCK_CRC32OK_P0_C_M		0xFFFF
#define CNT_CCK_CRC32FAIL_P0_C		0x1714
#define CNT_CCK_CRC32FAIL_P0_C_M		0xFFFF0000
#define CNT_CCK_CCA_P1_C		0x1718
#define CNT_CCK_CCA_P1_C_M		0xFFFF
#define CNT_CCK_CRC16FAIL_P1_C		0x1718
#define CNT_CCK_CRC16FAIL_P1_C_M		0xFFFF0000
#define CNT_CCK_CRC32OK_P1_C		0x171C
#define CNT_CCK_CRC32OK_P1_C_M		0xFFFF
#define CNT_CCK_CRC32FAIL_P1_C		0x171C
#define CNT_CCK_CRC32FAIL_P1_C_M		0xFFFF0000
#define AXBB_TOP_BIST_C		0x1720
#define AXBB_TOP_BIST_C_M		0xFFFFFFFF
#define AXBB_RX_IN_BIST_C		0x1724
#define AXBB_RX_IN_BIST_C_M		0xFFFFFFFF
#define AXBB_TD_BIST_C		0x1728
#define AXBB_TD_BIST_C_M		0xFFFFFFFF
#define AXBB_OUT_BIST_C		0x172C
#define AXBB_OUT_BIST_C_M		0xFFFFFFFF
#define DBG32_D_C		0x1730
#define DBG32_D_C_M		0xFFFFFFFF
#define PSD_PW_C		0x1734
#define PSD_PW_C_M		0x1FFFFFF
#define PSD_OK_FLAG_C		0x1734
#define PSD_OK_FLAG_C_M		0x2000000
#define EDCCA_IOQ_P0_A_C		0x1738
#define EDCCA_IOQ_P0_A_C_M		0xFFFFFFFF
#define EDCCA_IOQ_P0_B_C		0x173C
#define EDCCA_IOQ_P0_B_C_M		0xFFFFFFFF
#define EDCCA_IOQ_P1_A_C		0x1740
#define EDCCA_IOQ_P1_A_C_M		0xFFFFFFFF
#define EDCCA_IOQ_P1_B_C		0x1744
#define EDCCA_IOQ_P1_B_C_M		0xFFFFFFFF
#define RO_SI_R_DATA_AFC_C		0x1748
#define RO_SI_R_DATA_AFC_C_M		0xFFFFFFFF
#define SW_SI_READ_DATA_C		0x174C
#define SW_SI_READ_DATA_C_M		0xFFFFF
#define SW_SI_CNT_CONFLICT_C		0x174C
#define SW_SI_CNT_CONFLICT_C_M		0xF00000
#define SW_SI_W_BUSY_C		0x174C
#define SW_SI_W_BUSY_C_M		0x1000000
#define SW_SI_R_BUSY_C		0x174C
#define SW_SI_R_BUSY_C_M		0x2000000
#define SW_SI_READ_DATA_DONE_C		0x174C
#define SW_SI_READ_DATA_DONE_C_M		0x4000000
#define CNT_SW_SI_R_C		0x1750
#define CNT_SW_SI_R_C_M		0xFFFF
#define CNT_SW_SI_W_C		0x1750
#define CNT_SW_SI_W_C_M		0xFFFF0000
#define SWSI_RECORD_IST_C		0x1758
#define SWSI_RECORD_IST_C_M		0x3FFFFF
#define SWSI_RECORD_2ND_C		0x1760
#define SWSI_RECORD_2ND_C_M		0x3FFFFF
#define SWSI_CMD_CNT_C		0x1764
#define SWSI_CMD_CNT_C_M		0x3F
#define SWSI_NOW_IS_IST_C		0x1764
#define SWSI_NOW_IS_IST_C_M		0x40000000
#define SWSI_NOW_IS_2ND_C		0x1764
#define SWSI_NOW_IS_2ND_C_M		0x80000000
#define HWSI_RECORD_LST_0_C		0x1768
#define HWSI_RECORD_LST_0_C_M		0x1FFF
#define HWSI_RECORD_1ST_1_C		0x1768
#define HWSI_RECORD_1ST_1_C_M		0x1FFF0000
#define HWSI_RECORD_2ND_0_C		0x176C
#define HWSI_RECORD_2ND_0_C_M		0x1FFF
#define HWSI_RECORD_2ND_1_C		0x176C
#define HWSI_RECORD_2ND_1_C_M		0x1FFF0000
#define HWSI_RECORD_3RD_0_C		0x1770
#define HWSI_RECORD_3RD_0_C_M		0x1FFF
#define HWSI_RECORD_3RD_1_C		0x1770
#define HWSI_RECORD_3RD_1_C_M		0x1FFF0000
#define HWSI_RECORD_4TH_0_C		0x1774
#define HWSI_RECORD_4TH_0_C_M		0x1FFF
#define HWSI_RECORD_4TH_1_C		0x1774
#define HWSI_RECORD_4TH_1_C_M		0x1FFF0000
#define HWSI_CMD_CNT_C		0x1778
#define HWSI_CMD_CNT_C_M		0x3F
#define HWSI_NOW_IS_1ST_C		0x1778
#define HWSI_NOW_IS_1ST_C_M		0x10000000
#define HWSI_NOW_IS_2ND_C		0x1778
#define HWSI_NOW_IS_2ND_C_M		0x20000000
#define HWSI_NOW_IS_3RD_C		0x1778
#define HWSI_NOW_IS_3RD_C_M		0x40000000
#define HWSI_NOW_IS_4TH_C		0x1778
#define HWSI_NOW_IS_4TH_C_M		0x80000000
#define WLSO_BB_RFMODE_C		0x177C
#define WLSO_BB_RFMODE_C_M		0xF
#define WLSO_TSSI_OFFSET_C		0x177C
#define WLSO_TSSI_OFFSET_C_M		0x1F0
#define WLSO_TX_CCK_IND_C		0x177C
#define WLSO_TX_CCK_IND_C_M		0x200
#define WLSO_TX_GAIN_C		0x177C
#define WLSO_TX_GAIN_C_M		0xFC00
#define WLSO_EN_PAD_GAPK_C		0x177C
#define WLSO_EN_PAD_GAPK_C_M		0x10000
#define WWLSO_EN_PA_GAPK_C		0x177C
#define WWLSO_EN_PA_GAPK_C_M		0x20000
#define WLSO_PAD_GAPK_INDEX_C		0x177C
#define WLSO_PAD_GAPK_INDEX_C_M		0x1FC0000
#define WLSO_PA_GAPK_INDEX_C		0x1780
#define WLSO_PA_GAPK_INDEX_C_M		0xF
#define WLS1_BB_RFMODE_C		0x1780
#define WLS1_BB_RFMODE_C_M		0x1F0
#define WLS1_TSSI_OFFSET_C		0x1780
#define WLS1_TSSI_OFFSET_C_M		0x200
#define WLS1_TX_GAIN_C		0x1780
#define WLS1_TX_GAIN_C_M		0xFC00
#define WLS1_EN_PAD_GAPK_C		0x1780
#define WLS1_EN_PAD_GAPK_C_M		0x10000
#define WLS1_PAD_GAPK_INDEX_C		0x1780
#define WLS1_PAD_GAPK_INDEX_C_M		0x1FC0000
#define WLS1_PA_GAPK_INDEX_C		0x1780
#define WLS1_PA_GAPK_INDEX_C_M		0x7E000000
#define BW_TXBB_S0_C		0x1784
#define BW_TXBB_S0_C_M		0x7
#define DAC_OP5DB_CTRL_S0_C		0x1784
#define DAC_OP5DB_CTRL_S0_C_M		0x8
#define GAIN_TX_BB_S0_C		0x1784
#define GAIN_TX_BB_S0_C_M		0x1F0
#define GAIN_TX_GAPK_S0_C		0x1784
#define GAIN_TX_GAPK_S0_C_M		0x1E00
#define BW_TXBB_S1_C		0x1784
#define BW_TXBB_S1_C_M		0x70000
#define DAC_OPS5DB_CTRL_S1_C		0x1784
#define DAC_OPS5DB_CTRL_S1_C_M		0x80000
#define GAIN_TX_BB_S1_C		0x1784
#define GAIN_TX_BB_S1_C_M		0x1F00000
#define GAIN_TX_GAPK_S1_C		0x1784
#define GAIN_TX_GAPK_S1_C_M		0x1E000000
#define LO_SEL_C		0x1784
#define LO_SEL_C_M		0xC0000000
#define RFC_IOQ_RPT_C		0x1788
#define RFC_IOQ_RPT_C_M		0xFFFFFFFF
#define RPT_RSTB_P1_I_C		0x178C
#define RPT_RSTB_P1_I_C_M		0x10000000
#define RPT_RSTB_P0_I_C		0x178C
#define RPT_RSTB_P0_I_C_M		0x20000000
#define RPT_RSTB_CCK_I_C		0x178C
#define RPT_RSTB_CCK_I_C_M		0x40000000
#define RPT_RSTB_I_C		0x178C
#define RPT_RSTB_I_C_M		0x80000000
#define WLSO_TX_RATE_BIAS_C		0x1790
#define WLSO_TX_RATE_BIAS_C_M		0x3
#define WLSO_TX_RU_C		0x1790
#define WLSO_TX_RU_C_M		0x4
#define WLSO_TX_GAPK_EN_SEL_WE_C		0x1790
#define WLSO_TX_GAPK_EN_SEL_WE_C_M		0x8
#define WLSO_TX_GAPK_WD_C		0x1790
#define WLSO_TX_GAPK_WD_C_M		0x3F0
#define WWLS1_TX_RATE_BIAS_C		0x1790
#define WWLS1_TX_RATE_BIAS_C_M		0x3000
#define WLS1_TX_RU_C		0x1790
#define WLS1_TX_RU_C_M		0x4000
#define WLS1_TX_GAPK_EN_SEL_WE_C		0x1790
#define WLS1_TX_GAPK_EN_SEL_WE_C_M		0x8000
#define WWLS1_TX_GAPK_WD_C		0x1790
#define WWLS1_TX_GAPK_WD_C_M		0x3F0000
#define TX_RFC_DUMMY_RPT_C		0x1794
#define TX_RFC_DUMMY_RPT_C_M		0xFFFFFFFF
#define INTF_TXINFO_PPDU_TYPE_3_0_C		0x1800
#define INTF_TXINFO_PPDU_TYPE_3_0_C_M		0xF
#define INTF_TXINFO_CH20_WITH_DATA_7_0_C		0x1800
#define INTF_TXINFO_CH20_WITH_DATA_7_0_C_M		0xFF0
#define INTF_TXINFO_PATH_EN_3_0_C		0x1800
#define INTF_TXINFO_PATH_EN_3_0_C_M		0xF000
#define INTF_TXINFO_PATH_MAP_A_1_0_C		0x1800
#define INTF_TXINFO_PATH_MAP_A_1_0_C_M		0x30000
#define INTF_TXINFO_PATH_MAP_B_1_0_C		0x1800
#define INTF_TXINFO_PATH_MAP_B_1_0_C_M		0xC0000
#define INTF_TXINFO_PATH_MAP_C_1_0_C		0x1800
#define INTF_TXINFO_PATH_MAP_C_1_0_C_M		0x300000
#define INTF_TXINFO_PATH_MAP_D_1_0_C		0x1800
#define INTF_TXINFO_PATH_MAP_D_1_0_C_M		0xC00000
#define INTF_TXINFO_TXCMD_TXTP_5_0_C		0x1800
#define INTF_TXINFO_TXCMD_TXTP_5_0_C_M		0x3F000000
#define INTF_TXINFO_OBW_CTS2SELF_DUP_TYPE_1_0_C		0x1800
#define INTF_TXINFO_OBW_CTS2SELF_DUP_TYPE_1_0_C_M		0xC0000000
#define INTF_TXINFO_OBW_CTS2SELF_DUP_TYPE_3_2_C		0x1804
#define INTF_TXINFO_OBW_CTS2SELF_DUP_TYPE_3_2_C_M		0x3
#define INTF_TXINFO_CFIR_BY_RATE_OFF_0_C		0x1804
#define INTF_TXINFO_CFIR_BY_RATE_OFF_0_C_M		0x4
#define INTF_TXINFO_DPD_BY_RATE_OFF_0_C		0x1804
#define INTF_TXINFO_DPD_BY_RATE_OFF_0_C_M		0x8
#define INTF_TXINFO_TXSC_3_0_C		0x1804
#define INTF_TXINFO_TXSC_3_0_C_M		0xF0
#define INTF_TXINFO_TX_SWING_3_0_C		0x1804
#define INTF_TXINFO_TX_SWING_3_0_C_M		0xF00
#define INTF_TXINFO_RATE_BIAS_1_0_C		0x1804
#define INTF_TXINFO_RATE_BIAS_1_0_C_M		0x3000
#define INTF_TXINFO_DBW_IDX_1_0_C		0x1804
#define INTF_TXINFO_DBW_IDX_1_0_C_M		0x30000
#define INTF_TXINFO_TX_PW_DBM_8_0_C		0x1804
#define INTF_TXINFO_TX_PW_DBM_8_0_C_M		0x7FC0000
#define INTF_TXINFO_CFO_COMP_2_0_C		0x1804
#define INTF_TXINFO_CFO_COMP_2_0_C_M		0x38000000
#define INTF_TXINFO_ANTIDX_ANT_SEL_A_0_C		0x1808
#define INTF_TXINFO_ANTIDX_ANT_SEL_A_0_C_M		0x1
#define INTF_TXINFO_ANTIDX_ANT_SEL_B_0_C		0x1808
#define INTF_TXINFO_ANTIDX_ANT_SEL_B_0_C_M		0x2
#define INTF_TXINFO_ANTIDX_ANT_SEL_C_0_C		0x1808
#define INTF_TXINFO_ANTIDX_ANT_SEL_C_0_C_M		0x4
#define INTF_TXINFO_ANTIDX_ANT_SEL_D_0_C		0x1808
#define INTF_TXINFO_ANTIDX_ANT_SEL_D_0_C_M		0x8
#define INTF_TXINFO_N_USR_7_0_C		0x1808
#define INTF_TXINFO_N_USR_7_0_C_M		0xFF0
#define INTF_TXINFO_CCA_PW_TH_7_0_C		0x1808
#define INTF_TXINFO_CCA_PW_TH_7_0_C_M		0xFF000
#define INTF_TXINFO_CCA_PW_TH_EN_0_C		0x1808
#define INTF_TXINFO_CCA_PW_TH_EN_0_C_M		0x100000
#define INTF_TXINFO_RF_GAIN_IDX_9_0_C		0x1808
#define INTF_TXINFO_RF_GAIN_IDX_9_0_C_M		0x7FE00000
#define INTF_TXINFO_RF_FIXED_GAIN_EN_0_C		0x1808
#define INTF_TXINFO_RF_FIXED_GAIN_EN_0_C_M		0x80000000
#define INTF_TXINFO_UL_CQI_RPT_TRI_0_C		0x180C
#define INTF_TXINFO_UL_CQI_RPT_TRI_0_C_M		0x1
#define INTF_TXCOMCT_STBC_EN_0_C		0x1810
#define INTF_TXCOMCT_STBC_EN_0_C_M		0x1
#define INTF_TXCOMCT_DOPPLER_EN_0_C		0x1810
#define INTF_TXCOMCT_DOPPLER_EN_0_C_M		0x4
#define INTF_TXCOMCT_MIDAMBLE_MODE_0_C		0x1810
#define INTF_TXCOMCT_MIDAMBLE_MODE_0_C_M		0x8
#define INTF_TXCOMCT_GI_TYPE_1_0_C		0x1810
#define INTF_TXCOMCT_GI_TYPE_1_0_C_M		0x30
#define INTF_TXCOMCT_LTF_TYPE_1_0_C		0x1810
#define INTF_TXCOMCT_LTF_TYPE_1_0_C_M		0xC0
#define INTF_TXCOMCT_N_LTF_2_0_C		0x1810
#define INTF_TXCOMCT_N_LTF_2_0_C_M		0x700
#define INTF_TXCOMCT_FB_MUMIMO_EN_0_C		0x1810
#define INTF_TXCOMCT_FB_MUMIMO_EN_0_C_M		0x800
#define INTF_TXCOMCT_MUMIMO_LTF_MODE_EN_0_C		0x1814
#define INTF_TXCOMCT_MUMIMO_LTF_MODE_EN_0_C_M		0x8
#define INTF_TXCOMCT_NDP_0_C		0x1814
#define INTF_TXCOMCT_NDP_0_C_M		0x10
#define INTF_TXCOMCT_FEEDBACK_STATUS_0_C		0x1814
#define INTF_TXCOMCT_FEEDBACK_STATUS_0_C_M		0x20
#define INTF_TXCOMCT_BEAM_CHANGE_EN_0_C		0x1814
#define INTF_TXCOMCT_BEAM_CHANGE_EN_0_C_M		0x40
#define INTF_TXCOMCT_HE_SIGB_MCS_2_0_C		0x1814
#define INTF_TXCOMCT_HE_SIGB_MCS_2_0_C_M		0x380
#define INTF_TXCOMCT_HE_SIGB_DEM_EN_0_C		0x1814
#define INTF_TXCOMCT_HE_SIGB_DEM_EN_0_C_M		0x400
#define INTF_EXUSRCT0_U_ID_7_0_C		0x1818
#define INTF_EXUSRCT0_U_ID_7_0_C_M		0xFF
#define INTF_TXUSRCT0_RU_ALLOC_7_0_C		0x1818
#define INTF_TXUSRCT0_RU_ALLOC_7_0_C_M		0xFF00
#define INTF_TXUSRCT0_N_STS_RU_TOT_2_0_C		0x1818
#define INTF_TXUSRCT0_N_STS_RU_TOT_2_0_C_M		0x70000
#define INTF_TXUSRCT0_STRT_STS_2_0_C		0x1818
#define INTF_TXUSRCT0_STRT_STS_2_0_C_M		0xE00000
#define INTF_TXUSRCT0_N_STS_2_0_C		0x1818
#define INTF_TXUSRCT0_N_STS_2_0_C_M		0x7000000
#define INTF_TXUSRCT0_FEC_TYPE_0_C		0x1818
#define INTF_TXUSRCT0_FEC_TYPE_0_C_M		0x8000000
#define INTF_TXUSRCT0_MCS_3_0_C		0x1818
#define INTF_TXUSRCT0_MCS_3_0_C_M		0xF0000000
#define INTF_TXUSRCT0_MCS_5_4_C		0x181C
#define INTF_TXUSRCT0_MCS_5_4_C_M		0x3
#define INTF_TXUSRCT0_DCM_EN_0_C		0x181C
#define INTF_TXUSRCT0_DCM_EN_0_C_M		0x4
#define INTF_TXUSRCT0_CSI_BUF_ID_10_0_C		0x181C
#define INTF_TXUSRCT0_CSI_BUF_ID_10_0_C_M		0x3FF8
#define INTF_TXUSRCT0_TXBF_EN_0_C		0x181C
#define INTF_TXUSRCT0_TXBF_EN_0_C_M		0x4000
#define INTF_TXUSRCT0_PW_BOOST_FCTR_DB_4_0_C		0x181C
#define INTF_TXUSRCT0_PW_BOOST_FCTR_DB_4_0_C_M		0xF8000
#define INTF_TXUSRCT1_RU_ALLOC_7_0_C		0x1820
#define INTF_TXUSRCT1_RU_ALLOC_7_0_C_M		0xFF00
#define INTF_TXUSRCT1_N_STS_RU_TOT_2_0_C		0x1820
#define INTF_TXUSRCT1_N_STS_RU_TOT_2_0_C_M		0x70000
#define INTF_TXUSRCT1_STRT_STS_2_0_C		0x1820
#define INTF_TXUSRCT1_STRT_STS_2_0_C_M		0xE00000
#define INTF_TXUSRCT1_N_STS_2_0_C		0x1820
#define INTF_TXUSRCT1_N_STS_2_0_C_M		0x7000000
#define INTF_TXUSRCT1_MCS_3_0_C		0x1820
#define INTF_TXUSRCT1_MCS_3_0_C_M		0xF0000000
#define INTF_TXUSRCT1_MCS_5_4_C		0x1824
#define INTF_TXUSRCT1_MCS_5_4_C_M		0x3
#define INTF_TXUSRCT1_DCM_EN_0_C		0x1824
#define INTF_TXUSRCT1_DCM_EN_0_C_M		0x4
#define INTF_TXUSRCT1_CSI_BUF_ID_10_0_C		0x1824
#define INTF_TXUSRCT1_CSI_BUF_ID_10_0_C_M		0x3FF8
#define INTF_TXUSRCT1_TXBF_EN_0_C		0x1824
#define INTF_TXUSRCT1_TXBF_EN_0_C_M		0x4000
#define INTF_TXUSRCT1_PW_BOOST_FCTR_DB_4_0_C		0x1824
#define INTF_TXUSRCT1_PW_BOOST_FCTR_DB_4_0_C_M		0xF8000
#define INTF_TXUSRCT2_U_ID_7_0_C		0x1828
#define INTF_TXUSRCT2_U_ID_7_0_C_M		0xFF
#define INTF_TXUSRCT2_RU_ALLOC_7_0_C		0x1828
#define INTF_TXUSRCT2_RU_ALLOC_7_0_C_M		0xFF00
#define INTF_TXUSRCT2_N_STS_RU_TOT_2_0_C		0x1828
#define INTF_TXUSRCT2_N_STS_RU_TOT_2_0_C_M		0x70000
#define INTF_TXUSRCT2_STRT_STS_2_0_C		0x1828
#define INTF_TXUSRCT2_STRT_STS_2_0_C_M		0xE00000
#define INTF_TXUSRCT2_N_STS_2_0_C		0x1828
#define INTF_TXUSRCT2_N_STS_2_0_C_M		0x7000000
#define INTF_TXUSRCT2_FEC_TYPE_0_C		0x1828
#define INTF_TXUSRCT2_FEC_TYPE_0_C_M		0x8000000
#define INTF_TXUSRCT2_MCS_3_C		0x1828
#define INTF_TXUSRCT2_MCS_3_C_M		0xF0000000
#define INTF_TXUSRCT2_MCS_5_4_C		0x182C
#define INTF_TXUSRCT2_MCS_5_4_C_M		0x3
#define INTF_TXUSRCT2_DCM_EN_0_C		0x182C
#define INTF_TXUSRCT2_DCM_EN_0_C_M		0x4
#define INTF_TXUSRCT2_CSI_BUF_ID_10_0_C		0x182C
#define INTF_TXUSRCT2_CSI_BUF_ID_10_0_C_M		0x3FF8
#define INTF_TXUSRCT2_TXBF_EN_0_C		0x182C
#define INTF_TXUSRCT2_TXBF_EN_0_C_M		0x4000
#define INTF_TXUSRCT2_PW_BOOST_FCTR_DB_4_C		0x182C
#define INTF_TXUSRCT2_PW_BOOST_FCTR_DB_4_C_M		0xF8000
#define INTF_TXUSRCT3_U_ID_7_0_C		0x1830
#define INTF_TXUSRCT3_U_ID_7_0_C_M		0xFF
#define INTF_TXUSRCT3_RU_ALLOC_7_0_C		0x1830
#define INTF_TXUSRCT3_RU_ALLOC_7_0_C_M		0xFF00
#define INTF_TXUSRCT3_N_STS_RU_TOT_2_0_C		0x1830
#define INTF_TXUSRCT3_N_STS_RU_TOT_2_0_C_M		0x70000
#define INTF_TXUSRCT3_N_STS_2_0_C		0x1830
#define INTF_TXUSRCT3_N_STS_2_0_C_M		0x7000000
#define INTF_TXUSRCT3_FEC_TYPE_0_C		0x1830
#define INTF_TXUSRCT3_FEC_TYPE_0_C_M		0x8000000
#define INTF_TXUSRCT3_MCS_3_0_C		0x1830
#define INTF_TXUSRCT3_MCS_3_0_C_M		0xF0000000
#define INTF_TXUSRCT3_MCS_5_4_C		0x1834
#define INTF_TXUSRCT3_MCS_5_4_C_M		0x3
#define INTF_TXUSRCT3_DCM_EN_0_C		0x1834
#define INTF_TXUSRCT3_DCM_EN_0_C_M		0x4
#define INTF_TXUSRCT3_CSI_BUF_ID_10_0_C		0x1834
#define INTF_TXUSRCT3_CSI_BUF_ID_10_0_C_M		0x3FF8
#define INTF_TXUSRCT3_TXBF_EN_0_C		0x1834
#define INTF_TXUSRCT3_TXBF_EN_0_C_M		0x4000
#define INTF_TXUSRCT3_PW_BOOST_FCTR_DB_4_0_C		0x1834
#define INTF_TXUSRCT3_PW_BOOST_FCTR_DB_4_0_C_M		0xF8000
#define INTF_TXTIMCT_N_SYM_10_0_C		0x1838
#define INTF_TXTIMCT_N_SYM_10_0_C_M		0x7FF
#define INTF_TXTIMCT_N_SYM_HESIGB_5_0_C		0x1838
#define INTF_TXTIMCT_N_SYM_HESIGB_5_0_C_M		0x3F0000
#define INTF_TXTIMCT_LDPC_EXTR_0_C		0x1838
#define INTF_TXTIMCT_LDPC_EXTR_0_C_M		0x1000000
#define INTF_TXTIMCT_PKT_EXT_IDX_2_0_C		0x1838
#define INTF_TXTIMCT_PKT_EXT_IDX_2_0_C_M		0xE000000
#define INTF_TXTIMCT_PRE_FEC_FCTR_1_0_C		0x1838
#define INTF_TXTIMCT_PRE_FEC_FCTR_1_0_C_M		0x30000000
#define INTF_TX_ISIG_LATCH_31_0_C		0x1840
#define INTF_TX_ISIG_LATCH_31_0_C_M		0xFFFFFFFF
#define INTF_TX_ISIG_LATCH_63_32_C		0x1844
#define INTF_TX_ISIG_LATCH_63_32_C_M		0xFFFFFFFF
#define INTF_TX_SIGA_LATCH_31_0_C		0x1848
#define INTF_TX_SIGA_LATCH_31_0_C_M		0xFFFFFFFF
#define INTF_TX_SIGA_LATCH_63_32_C		0x184C
#define INTF_TX_SIGA_LATCH_63_32_C_M		0xFFFFFFFF
#define INTF_TX_VHT_SIGB0_LATCH_31_0_C		0x1850
#define INTF_TX_VHT_SIGB0_LATCH_31_0_C_M		0xFFFFFFFF
#define INTF_TX_VHT_SIGBO_LATCH_63_32_C		0x1854
#define INTF_TX_VHT_SIGBO_LATCH_63_32_C_M		0xFFFFFFFF
#define INTF_TX_VHT_SIGB1_LATCH_31_0_C		0x1858
#define INTF_TX_VHT_SIGB1_LATCH_31_0_C_M		0xFFFFFFFF
#define INTF_TX_VHT_SIGB1_LATCH_63_32_C		0x185C
#define INTF_TX_VHT_SIGB1_LATCH_63_32_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH0_0_LATCH_31_0_C		0x1860
#define INTF_TX_HE_SIGB_CH0_0_LATCH_31_0_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH0_0_LATCH_63_32_C		0x1864
#define INTF_TX_HE_SIGB_CH0_0_LATCH_63_32_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CHO_1_LATCH_31_0_C		0x1868
#define INTF_TX_HE_SIGB_CHO_1_LATCH_31_0_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH0_1_LATCH_63_32_C		0x186C
#define INTF_TX_HE_SIGB_CH0_1_LATCH_63_32_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH0_2_LATCH_31_0_C		0x1870
#define INTF_TX_HE_SIGB_CH0_2_LATCH_31_0_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH0_2_LATCH_63_32_C		0x1874
#define INTF_TX_HE_SIGB_CH0_2_LATCH_63_32_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH0_3_LATCH_31_7_C		0x1878
#define INTF_TX_HE_SIGB_CH0_3_LATCH_31_7_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH0_3_LATCH_63_32_C		0x187C
#define INTF_TX_HE_SIGB_CH0_3_LATCH_63_32_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH0_4_LATCH_31_C		0x1880
#define INTF_TX_HE_SIGB_CH0_4_LATCH_31_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH0_4_LATCH_63_32_C		0x1884
#define INTF_TX_HE_SIGB_CH0_4_LATCH_63_32_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH0_5_LATCH_31_0_C		0x1888
#define INTF_TX_HE_SIGB_CH0_5_LATCH_31_0_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CHO_5_LATCH_63_32_C		0x188C
#define INTF_TX_HE_SIGB_CHO_5_LATCH_63_32_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH0_6_LATCH_31_0_C		0x1890
#define INTF_TX_HE_SIGB_CH0_6_LATCH_31_0_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH0_6_LATCH_63_32_C		0x1894
#define INTF_TX_HE_SIGB_CH0_6_LATCH_63_32_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH0_7_LATCH_31_0_C		0x1898
#define INTF_TX_HE_SIGB_CH0_7_LATCH_31_0_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH0_7_LATCH_63_32_C		0x189C
#define INTF_TX_HE_SIGB_CH0_7_LATCH_63_32_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_0_LATCH_31_0_C		0x18A0
#define INTF_TX_HE_SIGB_CH1_0_LATCH_31_0_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_0_LATCH_63_3_C		0x18A4
#define INTF_TX_HE_SIGB_CH1_0_LATCH_63_3_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_1_LATCH_31_0_C		0x18A8
#define INTF_TX_HE_SIGB_CH1_1_LATCH_31_0_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_1_LATCH_63_32_C		0x18AC
#define INTF_TX_HE_SIGB_CH1_1_LATCH_63_32_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_2_LATCH_31_0_C		0x18B0
#define INTF_TX_HE_SIGB_CH1_2_LATCH_31_0_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_2_LATCH_63_32_C		0x18B4
#define INTF_TX_HE_SIGB_CH1_2_LATCH_63_32_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_3_LATCH_31_0_C		0x18B8
#define INTF_TX_HE_SIGB_CH1_3_LATCH_31_0_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_3_LATCH_63_32_C		0x18BC
#define INTF_TX_HE_SIGB_CH1_3_LATCH_63_32_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_4_LATCH_31_0_C		0x18C0
#define INTF_TX_HE_SIGB_CH1_4_LATCH_31_0_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_4_LATCH_63_32_C		0x18C4
#define INTF_TX_HE_SIGB_CH1_4_LATCH_63_32_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_5_LATCH_31_0_C		0x18C8
#define INTF_TX_HE_SIGB_CH1_5_LATCH_31_0_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_5_LATCH_63_32_C		0x18CC
#define INTF_TX_HE_SIGB_CH1_5_LATCH_63_32_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_6_LATCH_31_0_C		0x18D0
#define INTF_TX_HE_SIGB_CH1_6_LATCH_31_0_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_6_LATCH_63_32_C		0x18D4
#define INTF_TX_HE_SIGB_CH1_6_LATCH_63_32_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_7_LATCH_31_0_C		0x18D8
#define INTF_TX_HE_SIGB_CH1_7_LATCH_31_0_C_M		0xFFFFFFFF
#define INTF_TX_HE_SIGB_CH1_7_LATCH_63_32_C		0x18DC
#define INTF_TX_HE_SIGB_CH1_7_LATCH_63_32_C_M		0xFFFFFFFF
#define INTF_MAC_PHY_TXEN_C		0x18E0
#define INTF_MAC_PHY_TXEN_C_M		0x1
#define INTF_MAC_PHY_TXON_C		0x18E0
#define INTF_MAC_PHY_TXON_C_M		0x10
#define A_G_ALL_P0_0_GRP_SCORE_7_0_C		0x1910
#define A_G_ALL_P0_0_GRP_SCORE_7_0_C_M		0xFF
#define A_G_ALL_P0_O_GRP_SNR_LOSS_3_0_C		0x1910
#define A_G_ALL_P0_O_GRP_SNR_LOSS_3_0_C_M		0x1E000
#define A_G_ALL_P0_O_GRP_BAD_CNT_5_0_C		0x1910
#define A_G_ALL_P0_O_GRP_BAD_CNT_5_0_C_M		0x7E0000
#define A_G_ALL_P0_O_GRP_VLD_C		0x1910
#define A_G_ALL_P0_O_GRP_VLD_C_M		0x800000
#define A_G_ALL_P0_0_GRP_SNR_AVG_4_0_C		0x1914
#define A_G_ALL_P0_0_GRP_SNR_AVG_4_0_C_M		0xFF
#define A_G_ALL_P0_1_GRP_SNR_AVG_4_0_C		0x1914
#define A_G_ALL_P0_1_GRP_SNR_AVG_4_0_C_M		0x1F00
#define A_G_ALL_P0_1_GRP_SNR_LOSS_3_0_C		0x1914
#define A_G_ALL_P0_1_GRP_SNR_LOSS_3_0_C_M		0x1E000
#define A_G_ALL_P0_1_GRP_BAD_CNT_5_0_C		0x1914
#define A_G_ALL_P0_1_GRP_BAD_CNT_5_0_C_M		0x7E0000
#define A_G_ALL_P0_1_GRP_VLD_C		0x1914
#define A_G_ALL_P0_1_GRP_VLD_C_M		0x800000
#define A_G_ALL_P0_2_GRP_SCORE_7_0_C		0x1918
#define A_G_ALL_P0_2_GRP_SCORE_7_0_C_M		0xFF
#define A_G_ALL_P0_2_GRP_SNR_AVG_4_0_C		0x1918
#define A_G_ALL_P0_2_GRP_SNR_AVG_4_0_C_M		0x1F00
#define A_G_ALL_P0_2_GRP_SNR_LOSS_3_0_C		0x1918
#define A_G_ALL_P0_2_GRP_SNR_LOSS_3_0_C_M		0x1E000
#define A_G_ALL_P0_2_GRP_BAD_CNT_5_0_C		0x1918
#define A_G_ALL_P0_2_GRP_BAD_CNT_5_0_C_M		0x7E0000
#define A_G_ALL_P0_2_GRP_VLD_C		0x1918
#define A_G_ALL_P0_2_GRP_VLD_C_M		0x800000
#define A_G_ALL_P0_3_GRP_SCORE_7_0_C		0x191C
#define A_G_ALL_P0_3_GRP_SCORE_7_0_C_M		0xFF
#define A_G_ALL_P0_3_GRP_SNR_AVG_4_0_C		0x191C
#define A_G_ALL_P0_3_GRP_SNR_AVG_4_0_C_M		0x1F00
#define A_G_ALL_P0_3_GRP_SNR_LOSS_3_0_C		0x191C
#define A_G_ALL_P0_3_GRP_SNR_LOSS_3_0_C_M		0x1E000
#define A_G_ALL_P0_3_GRP_BAD_CNT_5_0_C		0x191C
#define A_G_ALL_P0_3_GRP_BAD_CNT_5_0_C_M		0x7E0000
#define A_G_ALL_P0_3_GRP_VLD_C		0x191C
#define A_G_ALL_P0_3_GRP_VLD_C_M		0x800000
#define A_G_ALL_P0_4_GRP_SCORE_7_0_C		0x1920
#define A_G_ALL_P0_4_GRP_SCORE_7_0_C_M		0xFF
#define A_G_ALL_P0_4_GRP_SNR_AVG_4_0_C		0x1920
#define A_G_ALL_P0_4_GRP_SNR_AVG_4_0_C_M		0x1F00
#define A_G_ALL_P0_4_GRP_SNR_LOSS_3_0_C		0x1920
#define A_G_ALL_P0_4_GRP_SNR_LOSS_3_0_C_M		0x1E000
#define A_G_ALL_P0_4_GRP_BAD_CNT_5_0_C		0x1920
#define A_G_ALL_P0_4_GRP_BAD_CNT_5_0_C_M		0x7E0000
#define A_G_ALL_P0_4_GRP_VLD_C		0x1920
#define A_G_ALL_P0_4_GRP_VLD_C_M		0x800000
#define A_G_ALL_P0_5_GRP_SCORE_7_0_C		0x1924
#define A_G_ALL_P0_5_GRP_SCORE_7_0_C_M		0xFF
#define A_G_ALL_P0_5_GRP_SNR_AVG_4_0_C		0x1924
#define A_G_ALL_P0_5_GRP_SNR_AVG_4_0_C_M		0x1F00
#define A_G_ALL_P0_5_GRP_SNR_LOSS_3_0_C		0x1924
#define A_G_ALL_P0_5_GRP_SNR_LOSS_3_0_C_M		0x1E000
#define A_G_ALL_P0_5_GRP_BAD_CNT_5_0_C		0x1924
#define A_G_ALL_P0_5_GRP_BAD_CNT_5_0_C_M		0x7E0000
#define A_G_ALL_P0_5_GRP_VLD_C		0x1924
#define A_G_ALL_P0_5_GRP_VLD_C_M		0x800000
#define A_G_ALL_P0_6_GRP_SCORE_7_0_C		0x1928
#define A_G_ALL_P0_6_GRP_SCORE_7_0_C_M		0xFF
#define A_G_ALL_P0O_6_GRP_SNR_AVG_4_0_C		0x1928
#define A_G_ALL_P0O_6_GRP_SNR_AVG_4_0_C_M		0x1F00
#define A_G_ALL_P0_6_GRP_SNR_LOSS_3_0_C		0x1928
#define A_G_ALL_P0_6_GRP_SNR_LOSS_3_0_C_M		0x1E000
#define A_G_ALL_P0_6_GRP_BAD_CNT_5_0_C		0x1928
#define A_G_ALL_P0_6_GRP_BAD_CNT_5_0_C_M		0x7E0000
#define A_G_ALL_P0_6_GRP_VID_C		0x1928
#define A_G_ALL_P0_6_GRP_VID_C_M		0x800000
#define A_G_ALL_P0_7_GRP_SCORE_7_0_C		0x192C
#define A_G_ALL_P0_7_GRP_SCORE_7_0_C_M		0xFF
#define A_G_ALL_P0O_7_GRP_SNR_AVG_4_0_C		0x192C
#define A_G_ALL_P0O_7_GRP_SNR_AVG_4_0_C_M		0x1F00
#define A_G_ALL_P0_7_GRP_SNR_LOSS_3_0_C		0x192C
#define A_G_ALL_P0_7_GRP_SNR_LOSS_3_0_C_M		0x1E000
#define A_G_ALL_P0O_7_GRP_BAD_CNT_5_0_A_G_ALL_P0_7_GRP_VID_C		0x192C
#define A_G_ALL_P0O_7_GRP_BAD_CNT_5_0_A_G_ALL_P0_7_GRP_VID_C_M		0x7E0000
#define A_G_ALL_P0_8_GRP_VID_C		0x192C
#define A_G_ALL_P0_8_GRP_VID_C_M		0x800000
#define A_G_ALL_P0_8_GRP_SCORE_7_0_C		0x1930
#define A_G_ALL_P0_8_GRP_SCORE_7_0_C_M		0xFF
#define A_G_ALL_P0_8_GRP_SNR_AVG_4_0_C		0x1930
#define A_G_ALL_P0_8_GRP_SNR_AVG_4_0_C_M		0x1F00
#define A_G_ALL_P0_8_GRP_SNR_LOSS_3_0_C		0x1930
#define A_G_ALL_P0_8_GRP_SNR_LOSS_3_0_C_M		0x1E000
#define A_G_ALL_P0_8_GRP_BAD_CNT_5_0_C		0x1930
#define A_G_ALL_P0_8_GRP_BAD_CNT_5_0_C_M		0x7E0000
#define A_G_ALL_P0_8_GRP_VLD_C		0x1930
#define A_G_ALL_P0_8_GRP_VLD_C_M		0x800000
#define A_G_ALL_P0_9_GRP_SCORE_7_0_C		0x1934
#define A_G_ALL_P0_9_GRP_SCORE_7_0_C_M		0xFF
#define A_G_ALL_P0_9_GRP_SNR_AVG_4_0_C		0x1934
#define A_G_ALL_P0_9_GRP_SNR_AVG_4_0_C_M		0x1F00
#define A_G_ALL_P0_9_GRP_SNR_LOSS_3_0_C		0x1934
#define A_G_ALL_P0_9_GRP_SNR_LOSS_3_0_C_M		0x1E000
#define A_G_ALL_P0_9_GRP_BAD_CNT_5_0_C		0x1934
#define A_G_ALL_P0_9_GRP_BAD_CNT_5_0_C_M		0x7E0000
#define A_G_ALL_P0_9_GRP_VLD_C		0x1934
#define A_G_ALL_P0_9_GRP_VLD_C_M		0x800000
#define A_G_ALL_P0_10_GRP_SCORE_7_0_C		0x1938
#define A_G_ALL_P0_10_GRP_SCORE_7_0_C_M		0xFF
#define A_G_ALL_P0_10_GRP_SNR_AVG_4_0_C		0x1938
#define A_G_ALL_P0_10_GRP_SNR_AVG_4_0_C_M		0x1F00
#define A_G_ALL_P0_10_GRP_SNR_LOSS_3_0_C		0x1938
#define A_G_ALL_P0_10_GRP_SNR_LOSS_3_0_C_M		0x1E000
#define A_G_ALL_P0_10_GRP_BAD_CNT_5_0_C		0x1938
#define A_G_ALL_P0_10_GRP_BAD_CNT_5_0_C_M		0x7E0000
#define A_G_ALL_P0_10_GRP_VLD_C		0x1938
#define A_G_ALL_P0_10_GRP_VLD_C_M		0x800000
#define A_G_ALL_P0_11_GRP_SCORE_7_0_C		0x193C
#define A_G_ALL_P0_11_GRP_SCORE_7_0_C_M		0xFF
#define A_G_ALL_P0_11_GRP_SNR_AVG_4_0_C		0x193C
#define A_G_ALL_P0_11_GRP_SNR_AVG_4_0_C_M		0x1F00
#define A_G_ALL_P0_11_GRP_SNR_LOSS_3_0_C		0x193C
#define A_G_ALL_P0_11_GRP_SNR_LOSS_3_0_C_M		0x1E000
#define A_G_ALL_P0_11_GRP_BAD_CNT_5_0_C		0x193C
#define A_G_ALL_P0_11_GRP_BAD_CNT_5_0_C_M		0x7E0000
#define A_G_ALL_P0_11_GRP_VLD_C		0x193C
#define A_G_ALL_P0_11_GRP_VLD_C_M		0x800000
#define A_G_ALL_P0_12_GRP_SCORE_7_0_C		0x1940
#define A_G_ALL_P0_12_GRP_SCORE_7_0_C_M		0xFF
#define A_G_ALL_P0_12_GRP_SNR_AVG_4_0_C		0x1940
#define A_G_ALL_P0_12_GRP_SNR_AVG_4_0_C_M		0x1F00
#define A_G_ALL_P0_12_GRP_SNR_LOSS_3_0_C		0x1940
#define A_G_ALL_P0_12_GRP_SNR_LOSS_3_0_C_M		0x1E000
#define A_G_ALL_P0_12_GRP_BAD_CNT_5_0_C		0x1840
#define A_G_ALL_P0_12_GRP_BAD_CNT_5_0_C_M		0x7E0000
#define A_G_ALL_P0_12_GRP_VLD_C		0x1940
#define A_G_ALL_P0_12_GRP_VLD_C_M		0x800000
#define A_G_ALL_P0_13_GRP_SCORE_7_0_C		0x1944
#define A_G_ALL_P0_13_GRP_SCORE_7_0_C_M		0xFF
#define A_G_ALL_P0_13_GRP_SNR_AVG_4_0_C		0x1944
#define A_G_ALL_P0_13_GRP_SNR_AVG_4_0_C_M		0x1F00
#define A_G_ALL_P0_13_GRP_SNR_LOSS_3_0_C		0x1944
#define A_G_ALL_P0_13_GRP_SNR_LOSS_3_0_C_M		0x1E000
#define A_G_ALL_P0_13_GRP_BAD_CNT_5_0_C		0x1844
#define A_G_ALL_P0_13_GRP_BAD_CNT_5_0_C_M		0x7E0000
#define A_G_ALL_P0_13_GRP_VLD_C		0x1944
#define A_G_ALL_P0_13_GRP_VLD_C_M		0x800000
#define A_G_ALL_P0_14_GRP_SCORE_7_0_C		0x1948
#define A_G_ALL_P0_14_GRP_SCORE_7_0_C_M		0xFF
#define A_G_ALL_P0_14_GRP_SNR_AVG_4_0_C		0x1948
#define A_G_ALL_P0_14_GRP_SNR_AVG_4_0_C_M		0x1F00
#define A_G_ALL_P0_14_GRP_SNR_LOSS_3_0_C		0x1948
#define A_G_ALL_P0_14_GRP_SNR_LOSS_3_0_C_M		0x1E000
#define A_G_ALL_P0_14_GRP_BAD_CNT_5_0_C		0x1848
#define A_G_ALL_P0_14_GRP_BAD_CNT_5_0_C_M		0x7E0000
#define A_G_ALL_P0_14_GRP_VLD_C		0x1948
#define A_G_ALL_P0_14_GRP_VLD_C_M		0x800000
#define A_G_ALL_P0_15_GRP_SCORE_7_0_C		0x194C
#define A_G_ALL_P0_15_GRP_SCORE_7_0_C_M		0xFF
#define A_G_ALL_P0_15_GRP_SNR_AVG_4_0_C		0x194C
#define A_G_ALL_P0_15_GRP_SNR_AVG_4_0_C_M		0x1F00
#define A_G_ALL_P0_15_GRP_SNR_LOSS_3_0_C		0x194C
#define A_G_ALL_P0_15_GRP_SNR_LOSS_3_0_C_M		0x1E000
#define A_G_ALL_P0_15_GRP_BAD_CNT_5_0_C		0x184C
#define A_G_ALL_P0_15_GRP_BAD_CNT_5_0_C_M		0x7E0000
#define A_G_ALL_P0_15_GRP_VLD_C		0x194C
#define A_G_ALL_P0_15_GRP_VLD_C_M		0x800000
#define A_G_ALL_P0_16_GRP_SCORE_7_0_C		0x1950
#define A_G_ALL_P0_16_GRP_SCORE_7_0_C_M		0xFF
#define A_G_ALL_P0_16_GRP_SNR_AVG_4_0_C		0x1950
#define A_G_ALL_P0_16_GRP_SNR_AVG_4_0_C_M		0x1F00
#define A_G_ALL_P0_16_GRP_SNR_LOSS_3_0_C		0x1950
#define A_G_ALL_P0_16_GRP_SNR_LOSS_3_0_C_M		0x1E000
#define A_G_ALL_P0_16_GRP_BAD_CNT_5_0_C		0x1950
#define A_G_ALL_P0_16_GRP_BAD_CNT_5_0_C_M		0x7E0000
#define A_G_ALL_P0_16_GRP_VLD_C		0x1950
#define A_G_ALL_P0_16_GRP_VLD_C_M		0x800000
#define A_G_ALL_P0_17_GRP_SCORE_7_0_C		0x1954
#define A_G_ALL_P0_17_GRP_SCORE_7_0_C_M		0xFF
#define A_G_ALL_P0_17_GRP_SNR_AVG_4_0_C		0x1954
#define A_G_ALL_P0_17_GRP_SNR_AVG_4_0_C_M		0x1F00
#define A_G_ALL_P0_17_GRP_SNR_LOSS_3_0_C		0x1954
#define A_G_ALL_P0_17_GRP_SNR_LOSS_3_0_C_M		0x1E000
#define A_G_ALL_P0_17_GRP_BAD_CNT_5_0_C		0x1954
#define A_G_ALL_P0_17_GRP_BAD_CNT_5_0_C_M		0x7E0000
#define A_G_ALL_P0_17_GRP_VLD_C		0x1954
#define A_G_ALL_P0_17_GRP_VLD_C_M		0x800000
#define A_G_ALL_P0_18_GRP_SCORE_7_0_C		0x1958
#define A_G_ALL_P0_18_GRP_SCORE_7_0_C_M		0xFF
#define A_G_ALL_P0_18_GRP_SNR_AVG_4_0_C		0x1958
#define A_G_ALL_P0_18_GRP_SNR_AVG_4_0_C_M		0x1F00
#define A_G_ALL_P0_18_GRP_SNR_LOSS_3_0_C		0x1958
#define A_G_ALL_P0_18_GRP_SNR_LOSS_3_0_C_M		0x1E000
#define A_G_ALL_P0_18_GRP_BAD_CNT_5_0_C		0x1958
#define A_G_ALL_P0_18_GRP_BAD_CNT_5_0_C_M		0x7E0000
#define A_G_ALL_P0_18_GRP_VLD_C		0x1958
#define A_G_ALL_P0_18_GRP_VLD_C_M		0x800000
#define A_G_ALL_P0_19_GRP_SCORE_7_0_C		0x195C
#define A_G_ALL_P0_19_GRP_SCORE_7_0_C_M		0xFF
#define A_G_ALL_P0_19_GRP_SNR_AVG_4_0_C		0x195C
#define A_G_ALL_P0_19_GRP_SNR_AVG_4_0_C_M		0x1F00
#define A_G_ALL_P0_19_GRP_SNR_LOSS_3_0_C		0x195C
#define A_G_ALL_P0_19_GRP_SNR_LOSS_3_0_C_M		0x1E000
#define A_G_ALL_P0_19_GRP_BAD_CNT_5_0_C		0x195C
#define A_G_ALL_P0_19_GRP_BAD_CNT_5_0_C_M		0x7E0000
#define A_G_ALL_P0_19_GRP_VLD_C		0x195C
#define A_G_ALL_P0_19_GRP_VLD_C_M		0x800000
#define A_G_ALL_P0_20_GRP_SCORE_7_0_C		0x1960
#define A_G_ALL_P0_20_GRP_SCORE_7_0_C_M		0xFF
#define A_G_ALL_P0_20_GRP_SNR_AVG_4_0_C		0x1960
#define A_G_ALL_P0_20_GRP_SNR_AVG_4_0_C_M		0x1F00
#define A_G_ALL_P0_20_GRP_SNR_LOSS_3_0_C		0x1960
#define A_G_ALL_P0_20_GRP_SNR_LOSS_3_0_C_M		0x1E000
#define A_G_ALL_P0_20_GRP_BAD_CNT_5_0_C		0x1960
#define A_G_ALL_P0_20_GRP_BAD_CNT_5_0_C_M		0x7E0000
#define A_G_ALL_P0_20_GRP_VLD_C		0x1960
#define A_G_ALL_P0_20_GRP_VLD_C_M		0x800000
#define A_G_ALL_P0_21_GRP_SCORE_7_0_C		0x1964
#define A_G_ALL_P0_21_GRP_SCORE_7_0_C_M		0xFF
#define A_G_ALL_P0_21_GRP_SNR_AVG_4_0_C		0x1964
#define A_G_ALL_P0_21_GRP_SNR_AVG_4_0_C_M		0x1F00
#define A_G_ALL_P0_21_GRP_SNR_LOSS_3_0_C		0x1964
#define A_G_ALL_P0_21_GRP_SNR_LOSS_3_0_C_M		0x1E000
#define A_G_ALL_P0_21_GRP_BAD_CNT_5_0_C		0x1964
#define A_G_ALL_P0_21_GRP_BAD_CNT_5_0_C_M		0x7E0000
#define A_G_ALL_P0_21_GRP_VLD_C		0x1964
#define A_G_ALL_P0_21_GRP_VLD_C_M		0x800000
#define A_G_ALL_P0_22_GRP_SCORE_7_0_C		0x1968
#define A_G_ALL_P0_22_GRP_SCORE_7_0_C_M		0xFF
#define A_G_ALL_P0_22_GRP_SNR_AVG_4_0_C		0x1968
#define A_G_ALL_P0_22_GRP_SNR_AVG_4_0_C_M		0x1F00
#define A_G_ALL_P0_22_GRP_SNR_LOSS_3_0_C		0x1968
#define A_G_ALL_P0_22_GRP_SNR_LOSS_3_0_C_M		0x1E000
#define A_G_ALL_P0_22_GRP_BAD_CNT_5_0_C		0x1968
#define A_G_ALL_P0_22_GRP_BAD_CNT_5_0_C_M		0x7E0000
#define A_G_ALL_P0_22_GRP_VLD_C		0x1968
#define A_G_ALL_P0_22_GRP_VLD_C_M		0x800000
#define A_G_ALL_P0_23_GRP_SCORE_7_0_C		0x196C
#define A_G_ALL_P0_23_GRP_SCORE_7_0_C_M		0xFF
#define A_G_ALL_P0_23_GRP_SNR_AVG_4_0_C		0x196C
#define A_G_ALL_P0_23_GRP_SNR_AVG_4_0_C_M		0x1F00
#define A_G_ALL_P0_23_GRP_SNR_LOSS_3_0_C		0x196C
#define A_G_ALL_P0_23_GRP_SNR_LOSS_3_0_C_M		0x1E000
#define A_G_ALL_P0_23_GRP_BAD_CNT_5_0_C		0x196C
#define A_G_ALL_P0_23_GRP_BAD_CNT_5_0_C_M		0x7E0000
#define A_G_ALL_P0_23_GRP_VLD_C		0x196C
#define A_G_ALL_P0_23_GRP_VLD_C_M		0x800000
#define A_G_ALL_P0_24_GRP_SCORE_7_0_C		0x1970
#define A_G_ALL_P0_24_GRP_SCORE_7_0_C_M		0xFF
#define A_G_ALL_P0_24_GRP_SNR_AVG_4_0_C		0x1970
#define A_G_ALL_P0_24_GRP_SNR_AVG_4_0_C_M		0x1F00
#define A_G_ALL_P0_24_GRP_SNR_LOSS_3_0_C		0x1970
#define A_G_ALL_P0_24_GRP_SNR_LOSS_3_0_C_M		0x1E000
#define A_G_ALL_P0_24_GRP_BAD_CNT_5_0_C		0x1970
#define A_G_ALL_P0_24_GRP_BAD_CNT_5_0_C_M		0x7E0000
#define A_G_ALL_P0_24_GRP_VLD_C		0x1970
#define A_G_ALL_P0_24_GRP_VLD_C_M		0x800000
#define A_G_ALL_P0_25_GRP_SCORE_7_0_C		0x1974
#define A_G_ALL_P0_25_GRP_SCORE_7_0_C_M		0xFF
#define A_G_ALL_P0_25_GRP_SNR_AVG_4_0_C		0x1974
#define A_G_ALL_P0_25_GRP_SNR_AVG_4_0_C_M		0x1F00
#define A_G_ALL_P0_25_GRP_SNR_LOSS_3_0_C		0x1974
#define A_G_ALL_P0_25_GRP_SNR_LOSS_3_0_C_M		0x1E000
#define A_G_ALL_P0_25_GRP_BAD_CNT_5_0_C		0x1974
#define A_G_ALL_P0_25_GRP_BAD_CNT_5_0_C_M		0x7E0000
#define A_G_ALL_P0_25_GRP_VLD_C		0x1974
#define A_G_ALL_P0_25_GRP_VLD_C_M		0x800000
#define A_G_ALL_P0_26_GRP_SCORE_7_0_C		0x1978
#define A_G_ALL_P0_26_GRP_SCORE_7_0_C_M		0xFF
#define A_G_ALL_P0_26_GRP_SNR_AVG_4_0_C		0x1978
#define A_G_ALL_P0_26_GRP_SNR_AVG_4_0_C_M		0x1F00
#define A_G_ALL_P0_26_GRP_SNR_LOSS_3_0_C		0x1978
#define A_G_ALL_P0_26_GRP_SNR_LOSS_3_0_C_M		0x1E000
#define A_G_ALL_P0_26_GRP_BAD_CNT_5_0_C		0x1978
#define A_G_ALL_P0_26_GRP_BAD_CNT_5_0_C_M		0x7E0000
#define A_G_ALL_P0_26_GRP_VLD_C		0x1978
#define A_G_ALL_P0_26_GRP_VLD_C_M		0x800000
#define A_G_ALL_P0_27_GRP_SCORE_7_0_C		0x197C
#define A_G_ALL_P0_27_GRP_SCORE_7_0_C_M		0xFF
#define A_G_ALL_P0_27_GRP_SNR_AVG_4_0_C		0x197C
#define A_G_ALL_P0_27_GRP_SNR_AVG_4_0_C_M		0x1F00
#define A_G_ALL_P0_27_GRP_SNR_LOSS_3_0_C		0x197C
#define A_G_ALL_P0_27_GRP_SNR_LOSS_3_0_C_M		0x1E000
#define A_G_ALL_P0_27_GRP_BAD_CNT_5_0_C		0x197C
#define A_G_ALL_P0_27_GRP_BAD_CNT_5_0_C_M		0x7E0000
#define A_G_ALL_P0_27_GRP_VLD_C		0x197C
#define A_G_ALL_P0_27_GRP_VLD_C_M		0x800000
#define A_G_ALL_P0_28_GRP_SCORE_7_0_C		0x1980
#define A_G_ALL_P0_28_GRP_SCORE_7_0_C_M		0xFF
#define A_G_ALL_P0_28_GRP_SNR_AVG_4_0_C		0x1980
#define A_G_ALL_P0_28_GRP_SNR_AVG_4_0_C_M		0x1F00
#define A_G_ALL_P0_28_GRP_SNR_LOSS_3_0_C		0x1980
#define A_G_ALL_P0_28_GRP_SNR_LOSS_3_0_C_M		0x1E000
#define A_G_ALL_P0_28_GRP_BAD_CNT_5_0_C		0x1980
#define A_G_ALL_P0_28_GRP_BAD_CNT_5_0_C_M		0x7E0000
#define A_G_ALL_P0_28_GRP_VLD_C		0x1980
#define A_G_ALL_P0_28_GRP_VLD_C_M		0x800000
#define A_G_ALL_P0_29_GRP_SCORE_7_0_C		0x1984
#define A_G_ALL_P0_29_GRP_SCORE_7_0_C_M		0xFF
#define A_G_ALL_P0_29_GRP_SNR_AVG_4_0_C		0x1984
#define A_G_ALL_P0_29_GRP_SNR_AVG_4_0_C_M		0x1F00
#define A_G_ALL_P0_29_GRP_SNR_LOSS_3_0_C		0x1984
#define A_G_ALL_P0_29_GRP_SNR_LOSS_3_0_C_M		0x1E000
#define A_G_ALL_P0_29_GRP_BAD_CNT_5_0_C		0x1984
#define A_G_ALL_P0_29_GRP_BAD_CNT_5_0_C_M		0x7E0000
#define A_G_ALL_P0_29_GRP_VLD_C		0x1984
#define A_G_ALL_P0_29_GRP_VLD_C_M		0x800000
#define BFER_MEM_TO_RPTREG_C		0x19F8
#define BFER_MEM_TO_RPTREG_C_M		0xFFFFFFFF
#define BFBUF_MEM_TO_RPTREG_C		0x19FC
#define BFBUF_MEM_TO_RPTREG_C_M		0xFFFFFFFF
#define CNT_CCA_SPOOFING_C		0x1A00
#define CNT_CCA_SPOOFING_C_M		0xFFFF
#define CNT_LSIG_BRK_S_TH_C		0x1A00
#define CNT_LSIG_BRK_S_TH_C_M		0xFFFF0000
#define CNT_LSIG_BRK_L_TH_C		0x1A04
#define CNT_LSIG_BRK_L_TH_C_M		0xFFFF
#define CNT_HTSIG_CRC8_ERR_S_TH_C		0x1A04
#define CNT_HTSIG_CRC8_ERR_S_TH_C_M		0xFFFF0000
#define CNT_HTSIG_CRC8_ERR_L_TH_C		0x1A08
#define CNT_HTSIG_CRC8_ERR_L_TH_C_M		0xFFFF
#define CNT_BRK_C		0x1A08
#define CNT_BRK_C_M		0xFFFF0000
#define CNT_BRK_SEL_C		0x1A0C
#define CNT_BRK_SEL_C_M		0xFFFF
#define CNT_RXL_ERR_PARITY_C		0x1A0C
#define CNT_RXL_ERR_PARITY_C_M		0xFFFF0000
#define CNT_RXL_ERR_RATE_C		0x1A10
#define CNT_RXL_ERR_RATE_C_M		0xFFFF
#define CNT_HT_ERR_CRC8_C		0x1A10
#define CNT_HT_ERR_CRC8_C_M		0xFFFF0000
#define CNT_VHT_ERR_SIGA_CRC8_C		0x1A14
#define CNT_VHT_ERR_SIGA_CRC8_C_M		0xFFFF
#define CNT_HT_NOT_SUPPORT_MCS_C		0x1A18
#define CNT_HT_NOT_SUPPORT_MCS_C_M		0xFFFF
#define CNT_VHT_NOT_SUPPORT_MCS_C		0x1A18
#define CNT_VHT_NOT_SUPPORT_MCS_C_M		0xFFFF0000
#define CNT_ERR_DURING_BT_TX_C		0x1A1C
#define CNT_ERR_DURING_BT_TX_C_M		0xFFFF
#define CNT_ERR_DURING_BT_RX_C		0x1A1C
#define CNT_ERR_DURING_BT_RX_C_M		0xFFFF0000
#define CNT_EDGE_MURX_NSTS0_C		0x1A20
#define CNT_EDGE_MURX_NSTS0_C_M		0xFFFF
#define CNT_SEARCH_FAIL_C		0x1A20
#define CNT_SEARCH_FAIL_C_M		0xFFFF0000
#define CNT_OFDM_CCA_C		0x1A24
#define CNT_OFDM_CCA_C_M		0xFFFF
#define CNT_OFDM_CCA_S20_C		0x1A24
#define CNT_OFDM_CCA_S20_C_M		0xFFFF0000
#define CNT_OFDM_CCA_S40_C		0x1A28
#define CNT_OFDM_CCA_S40_C_M		0xFFFF
#define CNT_OFDM_CCA_S80_C		0x1A28
#define CNT_OFDM_CCA_S80_C_M		0xFFFF0000
#define CNT_INVLD_CCAL_CCK_PKT_C		0x1A2C
#define CNT_INVLD_CCAL_CCK_PKT_C_M		0xFFFF
#define CNT_INVLD_CCAL_OFDM_PKT_C		0x1A2C
#define CNT_INVLD_CCAL_OFDM_PKT_C_M		0xFFFF0000
#define CNT_INVALID_PKT_C		0x1A30
#define CNT_INVALID_PKT_C_M		0xFFFF
#define CNT_INVLD_CCA0_PKT_C		0x1A30
#define CNT_INVLD_CCA0_PKT_C_M		0xFFFF0000
#define CNT_OFDM_CCA_MAC_C		0x1A34
#define CNT_OFDM_CCA_MAC_C_M		0xFFFF
#define CNT_CCK_CCA_MAC_C		0x1A34
#define CNT_CCK_CCA_MAC_C_M		0xFFFF0000
#define CNT_MAC_PIN_C		0x1A38
#define CNT_MAC_PIN_C_M		0xFFFF
#define CNT_GNT_CONFLICT_TX_C		0x1A38
#define CNT_GNT_CONFLICT_TX_C_M		0xFFFF0000
#define CNT_GNT_CONFLICT_RX_C		0x1A3C
#define CNT_GNT_CONFLICT_RX_C_M		0xFFFF
#define CNT_FTM_IBK_C		0x1A3C
#define CNT_FTM_IBK_C_M		0xFFFF0000
#define CNT_OFDMTXON_C		0x1A40
#define CNT_OFDMTXON_C_M		0xFFFF
#define CNT_OFDMTXEN_C		0x1A40
#define CNT_OFDMTXEN_C_M		0xFFFF0000
#define CNT_DROP_TRIG_C		0x1A44
#define CNT_DROP_TRIG_C_M		0xFFFF
#define CNT_POP_TRIG_C		0x1A44
#define CNT_POP_TRIG_C_M		0xFFFF0000
#define CNT_TX_CONFLICT_C		0x1A48
#define CNT_TX_CONFLICT_C_M		0xFFFF
#define CNT_WMAC_RSTB_C		0x1A48
#define CNT_WMAC_RSTB_C_M		0xFFFF0000
#define CNT_EN_TB_PPDU_FIX_GAIN_C		0x1A4C
#define CNT_EN_TB_PPDU_FIX_GAIN_C_M		0xFFFF
#define CNT_EN_TB_CCA_PW_TH_C		0x1A4C
#define CNT_EN_TB_CCA_PW_TH_C_M		0xFFFF0000
#define CNT_TB_FAIL_FREERUN_C		0x1A50
#define CNT_TB_FAIL_FREERUN_C_M		0xFFFF
#define CNT_TB_PD_HIT_SEG0_C		0x1A50
#define CNT_TB_PD_HIT_SEG0_C_M		0xFFFF0000
#define CNT_TB_SBDRDY_SEG0_C		0x1A54
#define CNT_TB_SBDRDY_SEG0_C_M		0xFFFF
#define CNT_FAIL_FORCE_CCA_PW_TB_C		0x1A54
#define CNT_FAIL_FORCE_CCA_PW_TB_C_M		0xFF0000
#define CNT_FAIL_FORCE_GAIN_TB_C		0x1A54
#define CNT_FAIL_FORCE_GAIN_TB_C_M		0xFF000000
#define CNT_HE_CRC_OK_C		0x1A58
#define CNT_HE_CRC_OK_C_M		0xFFFF
#define CNT_HE_CRC_ERR_C		0x1A58
#define CNT_HE_CRC_ERR_C_M		0xFFFF0000
#define CNT_VHT_CRC_OK_C		0x1A5C
#define CNT_VHT_CRC_OK_C_M		0xFFFF
#define CNT_VHT_CRC_ERR_C		0x1A5C
#define CNT_VHT_CRC_ERR_C_M		0xFFFF0000
#define CNT_HT_CRC_OK_C		0x1A60
#define CNT_HT_CRC_OK_C_M		0xFFFF
#define CNT_HT_CRC_ERR_C		0x1A60
#define CNT_HT_CRC_ERR_C_M		0xFFFF0000
#define CNT_L_CRC_OK_C		0x1A64
#define CNT_L_CRC_OK_C_M		0xFFFF
#define CNT_L_CRC_ERR_C		0x1A64
#define CNT_L_CRC_ERR_C_M		0xFFFF0000
#define CNT_HE_CRC_OK2_C		0x1A68
#define CNT_HE_CRC_OK2_C_M		0xFFFF
#define CNT_HE_CRC_ERR2_C		0x1A68
#define CNT_HE_CRC_ERR2_C_M		0xFFFF0000
#define CNT_VHT_CRC_OK2_C		0x1A6C
#define CNT_VHT_CRC_OK2_C_M		0xFFFF
#define CNT_VHT_CRC_ERR2_C		0x1A6C
#define CNT_VHT_CRC_ERR2_C_M		0xFFFF0000
#define CNT_HT_CRC_OK2_C		0x1A70
#define CNT_HT_CRC_OK2_C_M		0xFFFF
#define CNT_HT_CRC_ERR2_C		0x1A70
#define CNT_HT_CRC_ERR2_C_M		0xFFFF0000
#define CNT_L_CRC_OK2_C		0x1A74
#define CNT_L_CRC_OK2_C_M		0xFFFF
#define CNT_L_CRC_ERR2_C		0x1A74
#define CNT_L_CRC_ERR2_C_M		0xFFFF0000
#define CNT_L_CRC_OK3_C		0x1A78
#define CNT_L_CRC_OK3_C_M		0xFFFF
#define CNT_L_CRC_ERR3_C		0x1A78
#define CNT_L_CRC_ERR3_C_M		0xFFFF0000
#define CNT_AMPDU_RXON_C		0x1A7C
#define CNT_AMPDU_RXON_C_M		0xFFFF
#define CNT_AMPDU_MISS_C		0x1A7C
#define CNT_AMPDU_MISS_C_M		0xFFFF0000
#define CNT_AMPDU_RX_CRC32_OK_C		0x1A80
#define CNT_AMPDU_RX_CRC32_OK_C_M		0xFFFF
#define CNT_AMPDU_RX_CRCE32_ERR_C		0x1A80
#define CNT_AMPDU_RX_CRCE32_ERR_C_M		0xFFFF0000
#define CNT_AMPDU_RX_CRC32_ERR_C		0x1A80
#define CNT_AMPDU_RX_CRC32_ERR_C_M		0xFFFF0000
#define CNT_PKT_FORMAT_MATCH_C		0x1A84
#define CNT_PKT_FORMAT_MATCH_C_M		0xFFFF
#define CNT_LA_FRAME_CONTROL_MATCH_C		0x1A84
#define CNT_LA_FRAME_CONTROL_MATCH_C_M		0xFFFF0000
#define NHM_CNT0_C		0x1A88
#define NHM_CNT0_C_M		0xFFFF
#define NHM_CNT1_C		0x1A88
#define NHM_CNT1_C_M		0xFFFF0000
#define NHM_CNT2_C		0x1A8C
#define NHM_CNT2_C_M		0xFFFF
#define NHM_CNT3_C		0x1A8C
#define NHM_CNT3_C_M		0xFFFF0000
#define NHM_CNT4_C		0x1A90
#define NHM_CNT4_C_M		0xFFFF
#define NHM_CNT5_C		0x1A90
#define NHM_CNT5_C_M		0xFFFF0000
#define NHM_CNT6_C		0x1A94
#define NHM_CNT6_C_M		0xFFFF
#define NHM_CNT7_C		0x1A94
#define NHM_CNT7_C_M		0xFFFF0000
#define NHM_CNT8_C		0x1A98
#define NHM_CNT8_C_M		0xFFFF
#define NHM_CNT9_C		0x1A98
#define NHM_CNT9_C_M		0xFFFF0000
#define NHM_CNT10_C		0x1A9C
#define NHM_CNT10_C_M		0xFFFF
#define NHM_CNT11_C		0x1A9C
#define NHM_CNT11_C_M		0xFFFF0000
#define NHM_CCA_CNT_C		0x1AA0
#define NHM_CCA_CNT_C_M		0xFFFF
#define NHM_TXON_CNT_C		0x1AA0
#define NHM_TXON_CNT_C_M		0xFFFF0000
#define NHM_IDLE_CNT_C		0x1AA4
#define NHM_IDLE_CNT_C_M		0xFFFF
#define NHM_RDY_C		0x1AA4
#define NHM_RDY_C_M		0x10000
#define RO_FAHM_NUM0_C		0x1AA8
#define RO_FAHM_NUM0_C_M		0xFFFF
#define RO_FAHM_NUM1_C		0x1AA8
#define RO_FAHM_NUM1_C_M		0xFFFF0000
#define RO_FAHM_NUM2_C		0x1AAC
#define RO_FAHM_NUM2_C_M		0xFFFF
#define RO_FAHM_NUM3_C		0x1AAC
#define RO_FAHM_NUM3_C_M		0xFFFF0000
#define RO_FAHM_NUM4_C		0x1AB0
#define RO_FAHM_NUM4_C_M		0xFFFF
#define RO_FAHM_NUM5_C		0x1AB0
#define RO_FAHM_NUM5_C_M		0xFFFF0000
#define RO_FAHM_NUM6_C		0x1AB4
#define RO_FAHM_NUM6_C_M		0xFFFF
#define RO_FAHM_NUM7_C		0x1AB4
#define RO_FAHM_NUM7_C_M		0xFFFF0000
#define RO_FAHM_NUM8_C		0x1AB8
#define RO_FAHM_NUM8_C_M		0xFFFF
#define RO_FAHM_NUM9_C		0x1AB8
#define RO_FAHM_NUM9_C_M		0xFFFF0000
#define RO_FAHM_NUM10_C		0x1ABC
#define RO_FAHM_NUM10_C_M		0xFFFF
#define RO_FAHM_NUM11_C		0x1ABC
#define RO_FAHM_NUM11_C_M		0xFFFF0000
#define RO_FAHM_DEN_C		0x1AC0
#define RO_FAHM_DEN_C_M		0xFFFF
#define RO_FAHM_RDY_C		0x1AC0
#define RO_FAHM_RDY_C_M		0x10000
#define RO_CLM_RESULT_C		0x1AC4
#define RO_CLM_RESULT_C_M		0xFFFF
#define RO_CLM_RDY_C		0x1AC4
#define RO_CLM_RDY_C_M		0x10000
#define RO_CLM_EDCCA_RESULT_C		0x1AC8
#define RO_CLM_EDCCA_RESULT_C_M		0xFFFF
#define RO_CLM_EDCCA_RDY_C		0x1AC8
#define RO_CLM_EDCCA_RDY_C_M		0x10000
#define IFSCNT_CNT_TX_C		0x1ACC
#define IFSCNT_CNT_TX_C_M		0xFFFF
#define IFSCNT_CNT_EDCCA_EXCLUDE_CCA_FA_C		0x1ACC
#define IFSCNT_CNT_EDCCA_EXCLUDE_CCA_FA_C_M		0xFFFF0000
#define IFSCNT_CNT_CCKCCA_EXCLUDE_FA_C		0x1AD0
#define IFSCNT_CNT_CCKCCA_EXCLUDE_FA_C_M		0xFFFF
#define IFSCNT_CNT_OFDMCCA_EXCLUDE_FA_C		0x1AD0
#define IFSCNT_CNT_OFDMCCA_EXCLUDE_FA_C_M		0xFFFF0000
#define IFSCNT_CNT_CCKFA_C		0x1AD4
#define IFSCNT_CNT_CCKFA_C_M		0xFFFF
#define IFSCNT_CNT_OFDMFA_C		0x1AD4
#define IFSCNT_CNT_OFDMFA_C_M		0xFFFF0000
#define IFS_T1_AVG_C		0x1ADC
#define IFS_T1_AVG_C_M		0xFFFF
#define IFS_T2_AVG_C		0x1ADC
#define IFS_T2_AVG_C_M		0xFFFF0000
#define IFS_T3_AVG_C		0x1AE0
#define IFS_T3_AVG_C_M		0xFFFF
#define IFS_T4_AVG_C		0x1AE0
#define IFS_T4_AVG_C_M		0xFFFF0000
#define IFS_T1_CLM_C		0x1AE4
#define IFS_T1_CLM_C_M		0xFFFF
#define IFS_T2_CLM_C		0x1AE4
#define IFS_T2_CLM_C_M		0xFFFF0000
#define IFS_T3_CLM_C		0x1AE8
#define IFS_T3_CLM_C_M		0xFFFF
#define IFS_T4_CLM_C		0x1AE8
#define IFS_T4_CLM_C_M		0xFFFF0000
#define IFS_TOTAL_C		0x1AEC
#define IFS_TOTAL_C_M		0xFFFF
#define IFSCNT_DONE_C		0x1AEC
#define IFSCNT_DONE_C_M		0x10000
#define IFS_COUNTING_C		0x1AEC
#define IFS_COUNTING_C_M		0x20000
#define STS_KEEPER_DATA_C		0x1AF0
#define STS_KEEPER_DATA_C_M		0xFFFFFFFF
#define PERIOD_S3_C		0x1AF8
#define PERIOD_S3_C_M		0xFFFF
#define PERIOD_S4_C		0x1AF8
#define PERIOD_S4_C_M		0xFFFF0000
#define OFDM_CRC32_OK_OR_C		0x1AFC
#define OFDM_CRC32_OK_OR_C_M		0xFFFF
#define CNT_NO_DATA_RECEIVED_C		0xAFC
#define CNT_NO_DATA_RECEIVED_C_M		0xFFFF0000
#define CNT_HESU_ERR_SIG_A_CRC4_C		0x1B00
#define CNT_HESU_ERR_SIG_A_CRC4_C_M		0xFFFF
#define CNT_HEERSU_ERR_SIG_A_CRC4_C		0x1B00
#define CNT_HEERSU_ERR_SIG_A_CRC4_C_M		0xFFFF0000
#define CNT_HEMU_ERR_SIG_A_CRC4_C		0x1B04
#define CNT_HEMU_ERR_SIG_A_CRC4_C_M		0xFFFF
#define CNT_HEMU_ERR_SIGB_CH1_COMM_CRC4_C		0x1B04
#define CNT_HEMU_ERR_SIGB_CH1_COMM_CRC4_C_M		0xFFFF0000
#define CNT_HEMU_ERR_SIGB_CH2_COMM_CRC4_C		0x1B08
#define CNT_HEMU_ERR_SIGB_CH2_COMM_CRC4_C_M		0xFFFF
#define CNT_HE_U0_ERR_BCC_MCS_C		0x1B08
#define CNT_HE_U0_ERR_BCC_MCS_C_M		0xFFFF0000
#define CNT_HE_U0_ERR_MCS_C		0x1B0C
#define CNT_HE_U0_ERR_MCS_C_M		0xFFFF
#define CNT_HE_U0_ERR_DCM_MCS_C		0x1B0C
#define CNT_HE_U0_ERR_DCM_MCS_C_M		0xFFFF0000
#define BB_MONITOR0_C		0x1B10
#define BB_MONITOR0_C_M		0xFFFFFFFF
#define BB_MONITOR1_C		0x1B14
#define BB_MONITOR1_C_M		0xFFFFFFFF
#define CNT_TXINFO_TXTP_MATCH_C		0x1B18
#define CNT_TXINFO_TXTP_MATCH_C_M		0xFFFF
#define CNT_RX_PMAC_CRC32_OK_USER0_C		0x1B1C
#define CNT_RX_PMAC_CRC32_OK_USER0_C_M		0xFFFF
#define CNT_RX_PMAC_CRC32_OK_USER1_C		0x1B1C
#define CNT_RX_PMAC_CRC32_OK_USER1_C_M		0xFFFF0000
#define CNT_RX_PMAC_CRC32_OK_USER2_C		0x1B20
#define CNT_RX_PMAC_CRC32_OK_USER2_C_M		0xFFFF
#define CNT_RX_PMAC_CRC32_OK_USER3_C		0x1B20
#define CNT_RX_PMAC_CRC32_OK_USER3_C_M		0xFFFF0000
#define CNT_PFD_STAGE2B_MISS_C		0x1B24
#define CNT_PFD_STAGE2B_MISS_C_M		0xFF
#define CNT_PFD_STAGE2A_MISS_C		0x1B24
#define CNT_PFD_STAGE2A_MISS_C_M		0xFF00
#define CNT_PFD_STAGEO_MISS_C		0x1B24
#define CNT_PFD_STAGEO_MISS_C_M		0xFF0000
#define CNT_RX_IN_HT_DET_C		0x1B28
#define CNT_RX_IN_HT_DET_C_M		0xFFFF
#define CNT_RX_IN_NHT_DET_C		0x1B28
#define CNT_RX_IN_NHT_DET_C_M		0xFFFF0000
#define CNT_RX_IN_HE_DET_C		0x1B2C
#define CNT_RX_IN_HE_DET_C_M		0xFFFF
#define CNT_RX_IN_VHT_DET_C		0x1B2C
#define CNT_RX_IN_VHT_DET_C_M		0xFFFF0000
#define CNT_BRK_IN_HE_TB_C		0x1B30
#define CNT_BRK_IN_HE_TB_C_M		0xFFFF
#define CNT_NEGATIVE_GI2_OFST_OCCUR_C		0x1B34
#define CNT_NEGATIVE_GI2_OFST_OCCUR_C_M		0xFFFF
#define P0_L_TOT_PW_DBFS_RX0_C		0x1B38
#define P0_L_TOT_PW_DBFS_RX0_C_M		0xFFF
#define P0_L_TOT_PW_DBFS_RX1_C		0x1B38
#define P0_L_TOT_PW_DBFS_RX1_C_M		0xFFF000
#define P0_ANT_GAIN_DBM_RX_0_C		0x1B3C
#define P0_ANT_GAIN_DBM_RX_0_C_M		0x3FF
#define P0_ANT_GAIN_DBM_RX_1_C		0x1B3C
#define P0_ANT_GAIN_DBM_RX_1_C_M		0xFFC00
#define P0_PWINFO_RPL_DBM_TO_RPT_C		0x1B3C
#define P0_PWINFO_RPL_DBM_TO_RPT_C_M		0x1FF00000
#define P0_TOT_PW_DBFS_RX0_C		0x1B40
#define P0_TOT_PW_DBFS_RX0_C_M		0xFFF
#define P0_TOT_PW_DBFS_RX1_C		0x1B40
#define P0_TOT_PW_DBFS_RX1_C_M		0xFFF000
#define P0_RPL_COM_TERM_C		0x1B44
#define P0_RPL_COM_TERM_C_M		0x3FFF
#define P0_TB_RSSI_COM_TERM_C		0x1B44
#define P0_TB_RSSI_COM_TERM_C_M		0xFFFC000
#define P0_L_TOT_PW_DBM_RX0_C		0x1B48
#define P0_L_TOT_PW_DBM_RX0_C_M		0x1FFF
#define P0_L_TOT_PW_DBM_RX1_C		0x1B48
#define P0_L_TOT_PW_DBM_RX1_C_M		0x3FFE000
#define P0_TX_TD_CFO_C		0x1B4C
#define P0_TX_TD_CFO_C_M		0xFFF
#define IFS_T1_HIS_C		0x1B50
#define IFS_T1_HIS_C_M		0xFFFF
#define IFS_T2_HIS_C		0x1B50
#define IFS_T2_HIS_C_M		0xFFFF0000
#define IFS_T3_HIS_C		0x1B54
#define IFS_T3_HIS_C_M		0xFFFF
#define IFS_T4_HIS_C		0x1B54
#define IFS_T4_HIS_C_M		0xFFFF0000
#define BRK_SRC_MONITOR_31_0_C		0x1B58
#define BRK_SRC_MONITOR_31_0_C_M		0xFFFFFFFF
#define BRK_SRC_MONITOR_63_32_C		0x1B5C
#define BRK_SRC_MONITOR_63_32_C_M		0xFFFFFFFF
#define BRK_SRC_MONITOR_95_64_C		0x1B60
#define BRK_SRC_MONITOR_95_64_C_M		0xFFFFFFFF
#define BRK_SRC_MONITOR_127_96_C		0x1B64
#define BRK_SRC_MONITOR_127_96_C_M		0xFFFFFFFF
#define BRK_SRC_MONITOR_159_128_C		0x1B68
#define BRK_SRC_MONITOR_159_128_C_M		0xFFFFFFFF
#define BRK_SRC_MONITOR_191_160_C		0x1B6C
#define BRK_SRC_MONITOR_191_160_C_M		0xFFFFFFFF
#define BRK_SRC_MONITOR_223_192_C		0x1B70
#define BRK_SRC_MONITOR_223_192_C_M		0xFFFFFFFF
#define BRK_SRC_MONITOR_255_224_C		0x1B74
#define BRK_SRC_MONITOR_255_224_C_M		0xFFFFFFFF
#define PPDU_IDX_LATCH_C		0x1B78
#define PPDU_IDX_LATCH_C_M		0x3F
#define CNT_RX_PMAC_CRCE32_OK_USER4_C		0x1B7C
#define CNT_RX_PMAC_CRCE32_OK_USER4_C_M		0xFFFF
#define CNT_RX_PMAC_CRC32_OK_USER5_C		0x1B7C
#define CNT_RX_PMAC_CRC32_OK_USER5_C_M		0xFFFF0000
#define CNT_RX_PMAC_CRC32_OK_USER6_C		0x1B80
#define CNT_RX_PMAC_CRC32_OK_USER6_C_M		0xFFFF
#define CNT_RX_PMAC_CRCE32_OK_USER7_C		0x1B80
#define CNT_RX_PMAC_CRCE32_OK_USER7_C_M		0xFFFF0000
#define CNT_TD_COND_BRK_0_C		0x1B84
#define CNT_TD_COND_BRK_0_C_M		0xFF
#define CNT_TD_COND_BRK_1_C		0x1B84
#define CNT_TD_COND_BRK_1_C_M		0xFF00
#define CNT_TD_COND_BRK_2_C		0x1B84
#define CNT_TD_COND_BRK_2_C_M		0xFF0000
#define CNT_TD_COND_BRK_3_C		0x1B84
#define CNT_TD_COND_BRK_3_C_M		0xFF000000
#define CNT_TD_COND_BRK_4_C		0x1B88
#define CNT_TD_COND_BRK_4_C_M		0xFF
#define CNT_TD_COND_BRK_5_C		0x1B88
#define CNT_TD_COND_BRK_5_C_M		0xFF00
#define CNT_TD_COND_BRK_6_C		0x1B88
#define CNT_TD_COND_BRK_6_C_M		0xFF0000
#define CNT_TD_COND_BRK_7_C		0x1B88
#define CNT_TD_COND_BRK_7_C_M		0xFF000000
#define CNT_EDCCA_P20_0_RPTENT_C		0x1B90
#define CNT_EDCCA_P20_0_RPTENT_C_M		0xFFFF
#define CNT_EDCCA_P20_1_RPTENT_C		0x1B90
#define CNT_EDCCA_P20_1_RPTENT_C_M		0xFFFF0000
#define CNT_EDCCA_P20_2_RPTENT_C		0x1B94
#define CNT_EDCCA_P20_2_RPTENT_C_M		0xFFFF
#define CNT_EDCCA_P20_3_RPTENT_C		0x1B94
#define CNT_EDCCA_P20_3_RPTENT_C_M		0xFFFF0000
#define CNT_EDCCA_S20_0_RPTCNT_C		0x1B98
#define CNT_EDCCA_S20_0_RPTCNT_C_M		0xFFFF
#define CNT_EDCCA_S20_1_RPTCNT_C		0x1B98
#define CNT_EDCCA_S20_1_RPTCNT_C_M		0xFFFF0000
#define CNT_EDCCA_S20_2_RPTCNT_C		0x1B9C
#define CNT_EDCCA_S20_2_RPTCNT_C_M		0xFFFF
#define CNT_EDCCA_S20_3_RPTENT_C		0x1B9C
#define CNT_EDCCA_S20_3_RPTENT_C_M		0xFFFF0000
#define CNT_FLAG_T2R_RPTCNT_C		0x1BA0
#define CNT_FLAG_T2R_RPTCNT_C_M		0xFFFF
#define CNT_FLAG_R2T_RPTENT_C		0x1BA0
#define CNT_FLAG_R2T_RPTENT_C_M		0xFFFF0000
#define REPORT_OUT_BUFFER_RX_P0_C		0x1BA4
#define REPORT_OUT_BUFFER_RX_P0_C_M		0xFFFFFFFF
#define CNT_SR_ENABLE_C		0x1BA8
#define CNT_SR_ENABLE_C_M		0xFFFF
#define CNT_RSTB_FROM_MAC_HW_C		0x1BAC
#define CNT_RSTB_FROM_MAC_HW_C_M		0xFFFF
#define CNT_RSTB_FROM_MAC_SW_C		0x1BAC
#define CNT_RSTB_FROM_MAC_SW_C_M		0xFFFF0000
#define CNT_RSTB_FROM_HW_C		0x1BB0
#define CNT_RSTB_FROM_HW_C_M		0xFFFF
#define CNT_RSTB_FROM_SW_C		0x1BB0
#define CNT_RSTB_FROM_SW_C_M		0xFFFF0000
#define INTR_REPORT_P0_C		0x1BD0
#define INTR_REPORT_P0_C_M		0xFFFFFFFF
#define TOT_PW_DBM_RX0_SPECIFIC_USER_C		0x1BD4
#define TOT_PW_DBM_RX0_SPECIFIC_USER_C_M		0x1FFF
#define TOT_PW_DBM_RX1_SPECIFIC_USER_C		0x1BD4
#define TOT_PW_DBM_RX1_SPECIFIC_USER_C_M		0x3FFE000
#define CNT_RSTB_FROM_MAC_HW_ON_TX_C		0x1BDC
#define CNT_RSTB_FROM_MAC_HW_ON_TX_C_M		0xFFFF
#define CNT_RSTB_FROM_MAC_SW_ON_TX_C		0x1BDC
#define CNT_RSTB_FROM_MAC_SW_ON_TX_C_M		0xFFFF0000
#define CNT_RSTB_FROM_HW_ON_TX_C		0x1BE0
#define CNT_RSTB_FROM_HW_ON_TX_C_M		0xFFFF
#define CNT_RSTB_FROM_SW_ON_TX_C		0x1BE0
#define CNT_RSTB_FROM_SW_ON_TX_C_M		0xFFFF0000
#define CNT_RSTB_PROOF_C		0x1BE4
#define CNT_RSTB_PROOF_C_M		0xFFFF
#define CNT_GNT_WL_C		0x1BE4
#define CNT_GNT_WL_C_M		0xFFFF0000
#define CNT_GNT_BT_RX_C		0x1BE8
#define CNT_GNT_BT_RX_C_M		0xFFFF
#define CNT_GNT_BT_TX_C		0x1BE8
#define CNT_GNT_BT_TX_C_M		0xFFFF0000
#define CNT_RSTB_FROM_MAC_HW_ON_RFK_C		0x1BEC
#define CNT_RSTB_FROM_MAC_HW_ON_RFK_C_M		0xFFFF
#define CNT_RSTB_FROM_MAC_SW_ON_RFK_C		0x1BEC
#define CNT_RSTB_FROM_MAC_SW_ON_RFK_C_M		0xFFFF0000
#define CNT_RSTB_FROM_HW_ON_RFK_C		0x1BF0
#define CNT_RSTB_FROM_HW_ON_RFK_C_M		0xFFFF
#define CNT_RSTB_FROM_SW_ON_RFK_C		0x1BF0
#define CNT_RSTB_FROM_SW_ON_RFK_C_M		0xFFFF0000
#define NUM_CHK_PW_CRC_OK_LATCH_C		0x1BF4
#define NUM_CHK_PW_CRC_OK_LATCH_C_M		0xFFFF
#define NUM_GT_CHK_PW_CRC_OK_LATCH_C		0x1BF4
#define NUM_GT_CHK_PW_CRC_OK_LATCH_C_M		0xFFFF0000
#define RO_ZB_CCA_CLM_RESULT_C		0x1BF8
#define RO_ZB_CCA_CLM_RESULT_C_M		0xFFFF
#define RO_ZB_CCA_CLM_RDY_C		0x1BF8
#define RO_ZB_CCA_CLM_RDY_C_M		0x10000
#define RO_ZB_TX_CLM_RESULT_C		0x1BFC
#define RO_ZB_TX_CLM_RESULT_C_M		0xFFFF
#define RO_ZB_TX_CLM_RDY_C		0x1BFC
#define RO_ZB_TX_CLM_RDY_C_M		0x10000
#define PATH0_TSSI_DBG_PORT_C		0x1C00
#define PATH0_TSSI_DBG_PORT_C_M		0xFFFFFFFF
#define PATH0_DCK_AUTO_ABG_DC_C		0x1C04
#define PATH0_DCK_AUTO_ABG_DC_C_M		0xFFF000
#define PATH0_HE_LSTF_PW_OFST_C		0x1C04
#define PATH0_HE_LSTF_PW_OFST_C_M		0xFF000000
#define PATH0_DCK_AUTO_MAX_DC_C		0x1C08
#define PATH0_DCK_AUTO_MAX_DC_C_M		0xFFF
#define PATH0_DCK_AUTO_MIN_DC_C		0x1C08
#define PATH0_DCK_AUTO_MIN_DC_C_M		0xFFF000
#define PATH0_TMETER_F_C		0x1C08
#define PATH0_TMETER_F_C_M		0xFF000000
#define PATH0_TSSI_AVG_R_C		0x1C10
#define PATH0_TSSI_AVG_R_C_M		0xFFF
#define PATH0_TSSI_MAX_R_C		0x1C10
#define PATH0_TSSI_MAX_R_C_M		0xFFF000
#define PATH0_TSSI_F_NOW_C		0x1C10
#define PATH0_TSSI_F_NOW_C_M		0xFF000000
#define PATH0_TSSI_MID_R_C		0x1C14
#define PATH0_TSSI_MID_R_C_M		0xFFF
#define PATH0_TSSI_LAST_R_C		0x1C14
#define PATH0_TSSI_LAST_R_C_M		0xFFF000
#define PATH0_GAIN_TX_IPA_BB_MX_C		0x1C14
#define PATH0_GAIN_TX_IPA_BB_MX_C_M		0x7000000
#define PATH0_TSSI_VAL_AVG_C		0x1C18
#define PATH0_TSSI_VAL_AVG_C_M		0x3FF
#define PATH0_TSSI_VAL_AVG_OUT_VLD_C		0x1C18
#define PATH0_TSSI_VAL_AVG_OUT_VLD_C_M		0x10000
#define PATH0_ADC_RE_C		0x1C18
#define PATH0_ADC_RE_C_M		0xFFF00000
#define PATH0_TSSI_VAL_D00_C		0x1C1C
#define PATH0_TSSI_VAL_D00_C_M		0x3FF
#define PATH0_TSSI_VAL_VLD_IDX_0_C		0x1C1C
#define PATH0_TSSI_VAL_VLD_IDX_0_C_M		0x8000
#define PATH0_TSSI_VAL_D01_C		0x1C1C
#define PATH0_TSSI_VAL_D01_C_M		0x3FF0000
#define PATH0_TSSI_VAL_VLD_IDX_1_C		0x1C1C
#define PATH0_TSSI_VAL_VLD_IDX_1_C_M		0x80000000
#define PATH0_TSSI_VAL_D02_C		0x1C20
#define PATH0_TSSI_VAL_D02_C_M		0x3FF
#define PATH0_TSSI_VAL_VLD_IDX_2_C		0x1C20
#define PATH0_TSSI_VAL_VLD_IDX_2_C_M		0x8000
#define PATH0_TSSI_VAL_D03_C		0x1C20
#define PATH0_TSSI_VAL_D03_C_M		0x3FF0000
#define PATH0_TSSI_VAL_VLD_IDX_3_C		0x1C20
#define PATH0_TSSI_VAL_VLD_IDX_3_C_M		0x80000000
#define PATH0_TSSI_VAL_D04_C		0x1C24
#define PATH0_TSSI_VAL_D04_C_M		0x3FF
#define PATH0_TSSI_VAL_VLD_IDX_4_C		0x1C24
#define PATH0_TSSI_VAL_VLD_IDX_4_C_M		0x8000
#define PATH0_TSSI_VAL_D05_C		0x1C24
#define PATH0_TSSI_VAL_D05_C_M		0x3FF0000
#define PATH0_TSSI_VAL_VLD_IDX_5_C		0x1C24
#define PATH0_TSSI_VAL_VLD_IDX_5_C_M		0x80000000
#define PATH0_TSSI_VAL_D06_C		0x1C28
#define PATH0_TSSI_VAL_D06_C_M		0x3FF
#define PATH0_TSSI_VAL_VLD_IDX_6_C		0x1C28
#define PATH0_TSSI_VAL_VLD_IDX_6_C_M		0x8000
#define PATH0_TSSI_VAL_D07_C		0x1C28
#define PATH0_TSSI_VAL_D07_C_M		0x3FF0000
#define PATH0_TSSI_VAL_VLD_IDX_7_C		0x1C28
#define PATH0_TSSI_VAL_VLD_IDX_7_C_M		0x80000000
#define PATH0_TSSI_VAL_D08_C		0x1C2C
#define PATH0_TSSI_VAL_D08_C_M		0x3FF
#define PATH0_TSSI_VAL_VLD_IDX_8_C		0x1C2C
#define PATH0_TSSI_VAL_VLD_IDX_8_C_M		0x8000
#define PATH0_TSSI_VAL_D09_C		0x1C2C
#define PATH0_TSSI_VAL_D09_C_M		0x3FF0000
#define PATH0_TSSI_VAL_VLD_IDX_9_C		0x1C2C
#define PATH0_TSSI_VAL_VLD_IDX_9_C_M		0x80000000
#define PATH0_TSSI_VAL_D10_C		0x1C30
#define PATH0_TSSI_VAL_D10_C_M		0x3FF
#define PATH0_TSSI_VAL_VLD_IDX_10_C		0x1C30
#define PATH0_TSSI_VAL_VLD_IDX_10_C_M		0x8000
#define PATH0_TSSI_VAL_D11_C		0x1C30
#define PATH0_TSSI_VAL_D11_C_M		0x3FF0000
#define PATH0_TSSI_VAL_VLD_IDX_11_C		0x1C30
#define PATH0_TSSI_VAL_VLD_IDX_11_C_M		0x80000000
#define PATH0_TSSI_VAL_D12_C		0x1C34
#define PATH0_TSSI_VAL_D12_C_M		0x3FF
#define PATH0_TSSI_VAL_VLD_IDX_12_C		0x1C34
#define PATH0_TSSI_VAL_VLD_IDX_12_C_M		0x8000
#define PATH0_TSSI_VAL_D13_C		0x1C34
#define PATH0_TSSI_VAL_D13_C_M		0x3FF0000
#define PATH0_TSSI_VAL_VLD_IDX_13_C		0x1C34
#define PATH0_TSSI_VAL_VLD_IDX_13_C_M		0x40000000
#define PATH0_TSSI_VAL_D14_C		0x1C38
#define PATH0_TSSI_VAL_D14_C_M		0x3FF
#define PATH0_TSSI_VAL_VLD_IDX_14_C		00x1C38
#define PATH0_TSSI_VAL_VLD_IDX_14_C_M		0x8000
#define PATH0_TSSI_VAL_D15_C		0x1C38
#define PATH0_TSSI_VAL_D15_C_M		0x3FF0000
#define PATH0_TSSI_VAL_VLD_IDX_15_C		0x1C38
#define PATH0_TSSI_VAL_VLD_IDX_15_C_M		0x80000000
#define PATH0_TSSI_OSCILLATION_CNT_C		0x1C3C
#define PATH0_TSSI_OSCILLATION_CNT_C_M		0xFFFF
#define PATH0_TSSI_VAL_VLD_IDX_C		0x1C3C
#define PATH0_TSSI_VAL_VLD_IDX_C_M		0xFFFF0000
#define PATH0_PRE_TXAGC_OFST_C		0x1C40
#define PATH0_PRE_TXAGC_OFST_C_M		0xFF00
#define PATH0_DELTA_TSSI_PW_C		0x1C40
#define PATH0_DELTA_TSSI_PW_C_M		0xFF0000
#define PATH0_BBSWING_MIN_C		0x1C40
#define PATH0_BBSWING_MIN_C_M		0xF000000
#define PATH0_BBSWING_MAX_C		0x1C40
#define PATH0_BBSWING_MAX_C_M		0xF0000000
#define PATH0_TSSI_C_RAW0_C		0x1C44
#define PATH0_TSSI_C_RAW0_C_M		0x1FF000
#define PATH0_TSSI_F_C		0x1C48
#define PATH0_TSSI_F_C_M		0xFF
#define PATH0_TSSI_G_C		0x1C48
#define PATH0_TSSI_G_C_M		0x3FF00
#define PATH0_TSSI_S_C		0x1C48
#define PATH0_TSSI_S_C_M		0x1FF00000
#define PATH0_AVG_R_SQUARE_C		0x1C4C
#define PATH0_AVG_R_SQUARE_C_M		0xFFFFFF
#define PATH0_TSSI_F_RDY_C		0x1C4C
#define PATH0_TSSI_F_RDY_C_M		0x20000000
#define PATH0_TSSI_G_RDY_C		0x1C4C
#define PATH0_TSSI_G_RDY_C_M		0x40000000
#define PATH0_TSSI_C_RDY_C		0x1C4C
#define PATH0_TSSI_C_RDY_C_M		0x80000000
#define PATH0_IN_R_SQUARE_MAX_C		0x1C50
#define PATH0_IN_R_SQUARE_MAX_C_M		0xFFFFFF
#define PATH0_SPEC_IDS_C		0x1C50
#define PATH0_SPEC_IDS_C_M		0x7000000
#define PATH0_IN_R_SQUARE_MIN_C		0x1C54
#define PATH0_IN_R_SQUARE_MIN_C_M		0xFFFFFF
#define PATH0_AVG_R_RMS_C		0x1C58
#define PATH0_AVG_R_RMS_C_M		0xFFF
#define PATH0_AVE_R_RMS_RDY_C		0x1C58
#define PATH0_AVE_R_RMS_RDY_C_M		0x80000000
#define PATH0_DAC_GAIN_COMP_TBL_IDX_C		0x1C5C
#define PATH0_DAC_GAIN_COMP_TBL_IDX_C_M		0xFF
#define PATH0_DAC_GAIN_COMP_DBG_C		0x1C5C
#define PATH0_DAC_GAIN_COMP_DBG_C_M		0xFFFFF00
#define PATH0_TXAGC_RF_C		0x1C60
#define PATH0_TXAGC_RF_C_M		0x3F
#define PATH0_TSSI_OFFSET_C		0x1C60
#define PATH0_TSSI_OFFSET_C_M		0x1F00
#define PATH0_TXAGC_BB_C		0x1C60
#define PATH0_TXAGC_BB_C_M		0xFF0000
#define PATH0_TXAGC_ORIG_C		0x1C64
#define PATH0_TXAGC_ORIG_C_M		0x1FF
#define PATH0_TXAGC_ORIG_RAW_C		0x1C64
#define PATH0_TXAGC_ORIG_RAW_C_M		0x1FF000
#define PATH0_DAC_GAIN_COMP_MX_C		0x1C70
#define PATH0_DAC_GAIN_COMP_MX_C_M		0xFF0000
#define PATH0_TSSI_CW_COMP_MX_C		0x1C70
#define PATH0_TSSI_CW_COMP_MX_C_M		0xFF000000
#define PATH0_TXAGC_OFDM_REF_CW_REVISED_POS_O_C		0x1C74
#define PATH0_TXAGC_OFDM_REF_CW_REVISED_POS_O_C_M		0x1FF
#define PATH0_TXAGC_CCK_REF_CW_REVISED_POS_O_C		0x1C74
#define PATH0_TXAGC_CCK_REF_CW_REVISED_POS_O_C_M		0x1FF000
#define PATH0_TXAGC_OFDM_REF_CW_REVISED_POS_O_WIERD_FLAG_C		0x1C74
#define PATH0_TXAGC_OFDM_REF_CW_REVISED_POS_O_WIERD_FLAG_C_M		0x1000000
#define PATH0_TXAGC_CCK_REF_CW_REVISED_POS_O_WIERD_FLAG_C		0x1C74
#define PATH0_TXAGC_CCK_REF_CW_REVISED_POS_O_WIERD_FLAG_C_M		0x2000000
#define PATH0_RFC_PREAMBLE_PW_TYPE_C		0x1C74
#define PATH0_RFC_PREAMBLE_PW_TYPE_C_M		0x70000000
#define PATH0_TXPWR_BB_C		0x1C78
#define PATH0_TXPWR_BB_C_M		0x1FF
#define PATH0_TXAGC_BBSWING_C		0x1C78
#define PATH0_TXAGC_BBSWING_C_M		0x1E00
#define PATH0_HE_ER_SU_EN_C		0x1C78
#define PATH0_HE_ER_SU_EN_C_M		0x2000
#define PATH0_HE_TB_EN_C		0x1C78
#define PATH0_HE_TB_EN_C_M		0x4000
#define PATH0_CCK_PPDU_C		0x1C78
#define PATH0_CCK_PPDU_C_M		0x8000
#define PATH0_TXINFO_CH_WITH_DATA_C		0x1C78
#define PATH0_TXINFO_CH_WITH_DATA_C_M		0xFF0000
#define PATH0_TXSC_C		0x1C78
#define PATH0_TXSC_C_M		0xF000000
#define PATH0_RF_BW_IDX_C		0x1C78
#define PATH0_RF_BW_IDX_C_M		0x30000000
#define PATH0_ISOFDM_PREAMBLE_C		0x1C78
#define PATH0_ISOFDM_PREAMBLE_C_M		0x40000000
#define PATH0_ISCCK_PREAMBLE_C		0x1C78
#define PATH0_ISCCK_PREAMBLE_C_M		0x80000000
#define PATH0_TXAGC_OFST_MX_C		0x1C7C
#define PATH0_TXAGC_OFST_MX_C_M		0xFF
#define PATH0_TXAGC_OFST_C		0x1C7C
#define PATH0_TXAGC_OFST_C_M		0xFF00
#define PATH0_TXAGC_OFST_VARIATION_POS_FLAG_C		0x1C7C
#define PATH0_TXAGC_OFST_VARIATION_POS_FLAG_C_M		0x10000
#define PATH0_TXAGC_OFST_VARIATION_NEG_FLAG_C		0x1C7C
#define PATH0_TXAGC_OFST_VARIATION_NEG_FLAG_C_M		0x20000
#define PATH0_BYPASS_TSSI_BY_CC_C		0x1C7C
#define PATH0_BYPASS_TSSI_BY_CC_C_M		0x40000
#define PATH0_ADC_VARIATION_C		0x1C7C
#define PATH0_ADC_VARIATION_C_M		0xFFF00000
#define PATH0_DBG_IQK_PATH_C		0x1C80
#define PATH0_DBG_IQK_PATH_C_M		0xFFFFFFFF
#define PATH0_FTM_RFLBK_BYPASS_C		0x1C84
#define PATH0_FTM_RFLBK_BYPASS_C_M		0x1
#define PATH0_FTM_LBK_BYPASS_C		0x1C84
#define PATH0_FTM_LBK_BYPASS_C_M		0x2
#define PATH0_FTM_A2A_AFE1BK_BYPASS_C		0x1C84
#define PATH0_FTM_A2A_AFE1BK_BYPASS_C_M		0x4
#define PATH0_GNT_BT_TX_BYPASS_C		0x1C84
#define PATH0_GNT_BT_TX_BYPASS_C_M		0x8
#define PATH0_GNT_BT_BYPASS_C		0x1C84
#define PATH0_GNT_BT_BYPASS_C_M		0x10
#define PATH0_GNT_WL_BYPASS_C		0x1C84
#define PATH0_GNT_WL_BYPASS_C_M		0x20
#define PATH0_ITE_RX_BYPASS_C		0x1C84
#define PATH0_ITE_RX_BYPASS_C_M		0x40
#define PATH0_TSSI_BYPASS_TXPWR_MIN_C		0x1C84
#define PATH0_TSSI_BYPASS_TXPWR_MIN_C_M		0x80
#define PATH0_TSSI_BYPASS_TXPWR_MAX_C		0x1C84
#define PATH0_TSSI_BYPASS_TXPWR_MAX_C_M		0x100
#define PATH0_BYPASS_TSSI_BY_RATE_CCK_C		0x1C84
#define PATH0_BYPASS_TSSI_BY_RATE_CCK_C_M		0x200
#define PATH0_BYPASS_TSSI_BY_RATE_LEGACY_C		0x1C84
#define PATH0_BYPASS_TSSI_BY_RATE_LEGACY_C_M		0x400
#define PATH0_BYPASS_TSSI_BY_RATE_HT_C		0x1C84
#define PATH0_BYPASS_TSSI_BY_RATE_HT_C_M		0x800
#define PATH0_BYPASS_TSSI_BY_RATE_VHT_C		0x1C84
#define PATH0_BYPASS_TSSI_BY_RATE_VHT_C_M		0x1000
#define PATH0_BYPASS_TSSI_BY_RATE_HE_SU_C		0x1C84
#define PATH0_BYPASS_TSSI_BY_RATE_HE_SU_C_M		0x2000
#define PATH0_BYPASS_TSSI_BY_RATE_HE_ER_SU_C		0x1C84
#define PATH0_BYPASS_TSSI_BY_RATE_HE_ER_SU_C_M		0x4000
#define PATH0_BYPASS_TSSI_BY_RATE_HE_TB_EN_C		0x1C84
#define PATH0_BYPASS_TSSI_BY_RATE_HE_TB_EN_C_M		0x8000
#define PATH0_BYPASS_TSSI_BY_RATE_VHT_MU_C		0x1C84
#define PATH0_BYPASS_TSSI_BY_RATE_VHT_MU_C_M		0x10000
#define PATH0_BYPASS_TSSI_BY_RATE_HE_MU_C		0x1C84
#define PATH0_BYPASS_TSSI_BY_RATE_HE_MU_C_M		0x20000
#define PATH0_BYPASS_TSSI_BY_RATE_HE_RU_C		0x1C84
#define PATH0_BYPASS_TSSI_BY_RATE_HE_RU_C_M		0x40000
#define PATH0_BYPASS_TSSI_BY_TXBF_C		0x1C84
#define PATH0_BYPASS_TSSI_BY_TXBF_C_M		0x80000
#define PATH0_CCK_CCA_AND_R_RX_CFIR_TAP_DEC_AT_CCK_C		0x1C84
#define PATH0_CCK_CCA_AND_R_RX_CFIR_TAP_DEC_AT_CCK_C_M		0x100000
#define PATH0_VHT_AND_R_RX_CFIR_TAP_DEC_AT_VHT_C		0x1C84
#define PATH0_VHT_AND_R_RX_CFIR_TAP_DEC_AT_VHT_C_M		0x200000
#define PATH0_HE_AND_R_RX_CFIR_TAP_DEC_AT_HE_C		0x1C84
#define PATH0_HE_AND_R_RX_CFIR_TAP_DEC_AT_HE_C_M		0x400000
#define PATH0_HT_AND_R_RX_CFIR_TAP_DEC_AT_HT_C		0x1C84
#define PATH0_HT_AND_R_RX_CFIR_TAP_DEC_AT_HT_C_M		0x800000
#define PATH0_BYPASS_TSSI_BY_RST_DAC_FIFO_SEL_C		0x1C84
#define PATH0_BYPASS_TSSI_BY_RST_DAC_FIFO_SEL_C_M		0x40000000
#define PATH0_BYPASS_TSSI_C		0x1C84
#define PATH0_BYPASS_TSSI_C_M		0x80000000
#define PATH0_WLS_WL_GAIN_TX_GAPK_BUF_C		0x1C88
#define PATH0_WLS_WL_GAIN_TX_GAPK_BUF_C_M		0xF
#define PATH0_DIGI_AGC_C		0x1C88
#define PATH0_DIGI_AGC_C_M		0x3FF0
#define PATH0_WLS_WL_GAIN_TX_GAPK_BUF_MX_C		0x1C88
#define PATH0_WLS_WL_GAIN_TX_GAPK_BUF_MX_C_M		0xF0000
#define PATH0_WLS_WL_GAIN_TX_PAD_BUF_MX_C		0x1C88
#define PATH0_WLS_WL_GAIN_TX_PAD_BUF_MX_C_M		0x1F00000
#define PATH0_WLS_WL_GAIN_TX_BB_BUF_MX_C		0x1C88
#define PATH0_WLS_WL_GAIN_TX_BB_BUF_MX_C_M		0x3E000000
#define PATH0_RX_CFIR_TAP_DEC_C		0x1C88
#define PATH0_RX_CFIR_TAP_DEC_C_M		0x40000000
#define PATH0_CLK_HIGH_RATE_MX_C		0x1C88
#define PATH0_CLK_HIGH_RATE_MX_C_M		0x80000000
#define PATH0_CFIR_OUT_IM_DBG_C		0x1C8C
#define PATH0_CFIR_OUT_IM_DBG_C_M		0xFFF
#define PATH0_CFIR_OUT_RE_DBG_C		0x1C8C
#define PATH0_CFIR_OUT_RE_DBG_C_M		0xFFF000
#define PATH0_EN_RX_CFIR_BB_C		0x1C8C
#define PATH0_EN_RX_CFIR_BB_C_M		0x1000000
#define PATH0_CLK_HIGH_RATE_BB_C		0x1C8C
#define PATH0_CLK_HIGH_RATE_BB_C_M		0x2000000
#define PATH0_EN_TX_CFIR_BB_C		0x1C8C
#define PATH0_EN_TX_CFIR_BB_C_M		0x4000000
#define PATH0_TX_CCK_IND_C		0x1C8C
#define PATH0_TX_CCK_IND_C_M		0x8000000
#define PATH0_CFIR_IN_IM_DBG_C		0x1C90
#define PATH0_CFIR_IN_IM_DBG_C_M		0xFFF
#define PATH0_CFIR_IN_RE_DBG_C		0x1C90
#define PATH0_CFIR_IN_RE_DBG_C_M		0xFFF000
#define PATH0_CCK_CCA_C		0x1C90
#define PATH0_CCK_CCA_C_M		0x80000000
#define PATH0_RXBB_C		0x1C94
#define PATH0_RXBB_C_M		0x1F
#define PATH0_LNA_SETTING_C		0x1C94
#define PATH0_LNA_SETTING_C_M		0x700
#define PATH0_TIA_C		0x1C94
#define PATH0_TIA_C_M		0x1000
#define PATH0_DB2FLT_O_C		0x1C94
#define PATH0_DB2FLT_O_C_M		0x7FF8000
#define PATH0_ISTF_SUM_LINEAR_PW_C		0x1C98
#define PATH0_ISTF_SUM_LINEAR_PW_C_M		0xFFFFFFFF
#define PATH0_ISTF_MAX_LINEAR_PW_C		0x1C9C
#define PATH0_ISTF_MAX_LINEAR_PW_C_M		0x7FFFFF
#define PATH0_TSSI_C_C		0x1CA0
#define PATH0_TSSI_C_C_M		0x1FF
#define PATH0_TSSI_C_SRC_C		0x1CA0
#define PATH0_TSSI_C_SRC_C_M		0x3FF000
#define PATH0_TXAGC_BB_TP_C		0x1CA0
#define PATH0_TXAGC_BB_TP_C_M		0xFF000000
#define PATH0_LOG_VAL_O_C		0x1CA4
#define PATH0_LOG_VAL_O_C_M		0xFFFFF
#define PATH0_TXAGC_OFST_ADJ_C		0x1CA4
#define PATH0_TXAGC_OFST_ADJ_C_M		0xFF000000
#define PATH0_TX_GAIN_FOR_DPD_DB2FLOAT_C		0x1CA8
#define PATH0_TX_GAIN_FOR_DPD_DB2FLOAT_C_M		0xFF
#define PATH0_TX_GAIN_FOR_DPD_DB_BBAGC_COMB_C		0x1CA8
#define PATH0_TX_GAIN_FOR_DPD_DB_BBAGC_COMB_C_M		0xFF00
#define PATH0_TMETER_TX_C		0x1CAC
#define PATH0_TMETER_TX_C_M		0x3F
#define PATH0_TMETER_CCA_POS_C		0x1CAC
#define PATH0_TMETER_CCA_POS_C_M		0x3F00
#define PATH0_TMETER_CCA_NEG_C		0x1CAC
#define PATH0_TMETER_CCA_NEG_C_M		0x3F0000
#define PATH0_AFE_ANAPAR_POW_BB_O_C		0x1CB0
#define PATH0_AFE_ANAPAR_POW_BB_O_C_M		0xFF
#define PATH0_AFE_ANAPAR_CONTROL_BB_O_C		0x1CB0
#define PATH0_AFE_ANAPAR_CONTROL_BB_O_C_M		0xFFFF00
#define PATH0_MUX_ST_PATH_C		0x1CB0
#define PATH0_MUX_ST_PATH_C_M		0xF000000
#define PATH0_TSSI_J_CCK_C		0x1CB4
#define PATH0_TSSI_J_CCK_C_M		0x3FF
#define PATH0_TSSI_J_OFDM_C		0x1CB4
#define PATH0_TSSI_J_OFDM_C_M		0xFFC00
#define PATH0_TSSI_CURVE_C		0x1CB4
#define PATH0_TSSI_CURVE_C_M		0x70000000
#define PATH0_TXAGC_OFDM_REF_CW_CMB_C		0x1CB8
#define PATH0_TXAGC_OFDM_REF_CW_CMB_C_M		0x1FF
#define PATH0_TXAGC_CCK_REF_CW_CMB_C		0x1CB8
#define PATH0_TXAGC_CCK_REF_CW_CMB_C_M		0x1FF000
#define PATH0_AFE_ANAPAR_CTSDM_OUT_I_C		0x1E00
#define PATH0_AFE_ANAPAR_CTSDM_OUT_I_C_M		0xFFFFF
#define PATH0_RO_SI_R_DATA_P_C		0x1E04
#define PATH0_RO_SI_R_DATA_P_C_M		0xFFFFF
#define PATH0_NLGC_STEP_CNT_AT_AGC_RDY_C		0x1E08
#define PATH0_NLGC_STEP_CNT_AT_AGC_RDY_C_M		0x7
#define PATH0_POST_PD_STEP_CNT_AT_AGC_RDY_C		0x1E08
#define PATH0_POST_PD_STEP_CNT_AT_AGC_RDY_C_M		0x38
#define PATH0_LINEAR_STEP_CNT_AT_AGC_RDY_C		0x1E08
#define PATH0_LINEAR_STEP_CNT_AT_AGC_RDY_C_M		0x1C0
#define PATH0_PRE_PD_STEP_CNT_AT_AGC_RDY_C		0x1E08
#define PATH0_PRE_PD_STEP_CNT_AT_AGC_RDY_C_M		0xE00
#define PATH0_TIA_SAT_DET_AT_AGC_RDY_C		0x1E08
#define PATH0_TIA_SAT_DET_AT_AGC_RDY_C_M		0x1000
#define PATH0_LNA_SAT_DET_AT_AGC_RDY_C		0x1E08
#define PATH0_LNA_SAT_DET_AT_AGC_RDY_C_M		0x2000
#define PATH0_NRBW_AT_AGC_RDY_C		0x1E08
#define PATH0_NRBW_AT_AGC_RDY_C_M		0x4000
#define PATH0_TIA_SHRINK_AT_AGC_RDY_C		0x1E08
#define PATH0_TIA_SHRINK_AT_AGC_RDY_C_M		0x8000
#define PATH0_P_DIFF_AT_AGC_RDY_C		0x1E08
#define PATH0_P_DIFF_AT_AGC_RDY_C_M		0xFF0000
#define PATH0_ELNA_IDX_AT_AGC_RDY_C		0x1E0C
#define PATH0_ELNA_IDX_AT_AGC_RDY_C_M		0x1
#define PATH0_ELNA_IDX_AT_PRE_PD_AGC_RDY_C		0x1E0C
#define PATH0_ELNA_IDX_AT_PRE_PD_AGC_RDY_C_M		0x2
#define PATH0_TIA_SAT_DET_AT_PRE_PD_AGC_RDY_C		0x1E0C
#define PATH0_TIA_SAT_DET_AT_PRE_PD_AGC_RDY_C_M		0x4
#define PATH0_LNA_SAT_DET_AT_PRE_PD_AGE_RDY_C		0x1E0C
#define PATH0_LNA_SAT_DET_AT_PRE_PD_AGE_RDY_C_M		0x8
#define PATH0_NRBW_AT_PRE_PD_AGC_RDY_C		0x1E0C
#define PATH0_NRBW_AT_PRE_PD_AGC_RDY_C_M		0x10
#define PATH0_TIA_SHRINK_AT_PRE_PD_AGC_RDY_C		0x1E0C
#define PATH0_TIA_SHRINK_AT_PRE_PD_AGC_RDY_C_M		0x20
#define PATH0_P_DIFF_AT_PRE_PD_AGC_RDY_C		0x1E0C
#define PATH0_P_DIFF_AT_PRE_PD_AGC_RDY_C_M		0x7FC0
#define PATH0_G_NLGE_DAGE_AT_PRE_PD_AGE_RDY_C		0x1E0C
#define PATH0_G_NLGE_DAGE_AT_PRE_PD_AGE_RDY_C_M		0x7F8000
#define PATH0_RXBB_IDX_AT_PD_HIT_C		0x1E0C
#define PATH0_RXBB_IDX_AT_PD_HIT_C_M		0xF800000
#define PATH0_TIA_IDX_AT_PRE_PD_AGC_RDY_C		0x1E0C
#define PATH0_TIA_IDX_AT_PRE_PD_AGC_RDY_C_M		0x10000000
#define PATH0_LNA_IDX_AT_PRE_PD_AGC_RDY_C		0x1E0C
#define PATH0_LNA_IDX_AT_PRE_PD_AGC_RDY_C_M		0xE0000000
#define PATH0_ELNA_IDX_AT_PD_HIT_C		0x1E10
#define PATH0_ELNA_IDX_AT_PD_HIT_C_M		0x2
#define PATH0_TIA_SAT_DET_AT_PD_HIT_C		0x1E10
#define PATH0_TIA_SAT_DET_AT_PD_HIT_C_M		0x4
#define PATH0_LNA_SAT_DET_AT_PD_HIT_C		0x1E10
#define PATH0_LNA_SAT_DET_AT_PD_HIT_C_M		0x8
#define PATH0_NRBW_AT_PD_HIT_C		0x1E10
#define PATH0_NRBW_AT_PD_HIT_C_M		0x10
#define PATH0_TIA_SHRINK_AT_PD_HIT_C		0x1E10
#define PATH0_TIA_SHRINK_AT_PD_HIT_C_M		0x20
#define PATH0_P_DIFF_AT_PD_HIT_C		0x1E10
#define PATH0_P_DIFF_AT_PD_HIT_C_M		0x7FC0
#define PATH0_G_NGLC_DAGC_AT_PD_HIT_C		0x1E10
#define PATH0_G_NGLC_DAGC_AT_PD_HIT_C_M		0x7F8000
#define PATH0_RXBB_IDX_AT_P_C		0x1E10
#define PATH0_RXBB_IDX_AT_P_C_M		0xF800000
#define PATH0_TIA_IDX_AT_PD_HIT_C		0x1E10
#define PATH0_TIA_IDX_AT_PD_HIT_C_M		0x10000000
#define PATH0_LNA_IDX_AT_PD_HIT_C		0x1E10
#define PATH0_LNA_IDX_AT_PD_HIT_C_M		0xE0000000
#define PATH0_ELNA_IDX_AT_POST_PD_AGC_RDY_C		0x1E14
#define PATH0_ELNA_IDX_AT_POST_PD_AGC_RDY_C_M		0x2
#define PATH0_TIA_SAT_DET_AT_POST_PD_AGC_RDY_C		0x1E14
#define PATH0_TIA_SAT_DET_AT_POST_PD_AGC_RDY_C_M		0x4
#define PATH0_LNA_SAT_DET_AT_POST_PD_AGC_RDY_C		0x1E14
#define PATH0_LNA_SAT_DET_AT_POST_PD_AGC_RDY_C_M		0x8
#define PATH0_NRBW_AT_POST_PD_AGC_RDY_C		0x1E14
#define PATH0_NRBW_AT_POST_PD_AGC_RDY_C_M		0x10
#define PATH0_TIA_SHRINK_AT_POST_PD_AGC_RDY_C		0x1E14
#define PATH0_TIA_SHRINK_AT_POST_PD_AGC_RDY_C_M		0x20
#define PATH0_P_DIFF_AT_POST_PD_AGE_RDY_C		0x1E14
#define PATH0_P_DIFF_AT_POST_PD_AGE_RDY_C_M		0x7FC0
#define PATH0_G_NLGC_DAGC_AT_POST_PD_AGC_RDY_C		0x1E14
#define PATH0_G_NLGC_DAGC_AT_POST_PD_AGC_RDY_C_M		0x7F8000
#define PATH0_RXBB_IDX_AT_POST_PD_AGCE_RDY_C		0x1E14
#define PATH0_RXBB_IDX_AT_POST_PD_AGCE_RDY_C_M		0xF800000
#define PATH0_TIA_IDX_AT_POST_PD_AGC_RDY_C		0x1E14
#define PATH0_TIA_IDX_AT_POST_PD_AGC_RDY_C_M		0x10000000
#define PATH0_LNA_IDX_AT_POST_PD_AGC_RDY_C		0x1E14
#define PATH0_LNA_IDX_AT_POST_PD_AGC_RDY_C_M		0xE0000000
#define PATH0_ELNA_IDX_AT_NLGC_AGC_RDY_C		0x1E18
#define PATH0_ELNA_IDX_AT_NLGC_AGC_RDY_C_M		0x2
#define PATH0_TIA_SAT_DET_AT_NLGC_AGC_RDY_C		0x1E18
#define PATH0_TIA_SAT_DET_AT_NLGC_AGC_RDY_C_M		0x4
#define PATH0_LNA_SAT_DET_AT_NLGC_AGC_RDY_C		0x1E18
#define PATH0_LNA_SAT_DET_AT_NLGC_AGC_RDY_C_M		0x8
#define PATH0_NRBW_AT_NLGC_AGE_RDY_C		0x1E18
#define PATH0_NRBW_AT_NLGC_AGE_RDY_C_M		0x10
#define PATH0_TIA_SHRINK_AT_NLGC_AGC_RDY_C		0x1E18
#define PATH0_TIA_SHRINK_AT_NLGC_AGC_RDY_C_M		0x20
#define PATH0_PL_DIFF_AT_NLGC_AGE_RDY_C		0x1E18
#define PATH0_PL_DIFF_AT_NLGC_AGE_RDY_C_M		0x7FC0
#define PATH0_G_NGLC_DAGC_AT_NLGC_AGC_RDY_C		0x1E18
#define PATH0_G_NGLC_DAGC_AT_NLGC_AGC_RDY_C_M		0x7F8000
#define PATH0_RXBB_IDX_AT_NLGC_AGC_RDY_C		0x1E18
#define PATH0_RXBB_IDX_AT_NLGC_AGC_RDY_C_M		0xF800000
#define PATH0_TIA_IDX_AT_NLGC_AGC_RDY_C		0x1E18
#define PATH0_TIA_IDX_AT_NLGC_AGC_RDY_C_M		0x10000000
#define PATH0_LNA_IDX_AT_NLGC_AGE_RDY_C		0x1E18
#define PATH0_LNA_IDX_AT_NLGC_AGE_RDY_C_M		0xE0000000
#define PATH0_RSSI_AT_AGC_RDY_C		0x1E1C
#define PATH0_RSSI_AT_AGC_RDY_C_M		0x3FF
#define PATH0_G_TOTAL_AT_AGC_RDY_C		0x1E1C
#define PATH0_G_TOTAL_AT_AGC_RDY_C_M		0x7FC00
#define PATH0_P_DFIR_DBM_AT_AGC_RDY_C		0x1E1C
#define PATH0_P_DFIR_DBM_AT_AGC_RDY_C_M		0xFF80000
#define PATH0_TIA_IDX_AT_AGC_RDY_C		0x1E1C
#define PATH0_TIA_IDX_AT_AGC_RDY_C_M		0x10000000
#define PATH0_LNA_IDX_AT_AGC_RDY_C		0x1E1C
#define PATH0_LNA_IDX_AT_AGC_RDY_C_M		0xE0000000
#define PATH0_RSSI_ALWAYS_RUN_C		0x1E20
#define PATH0_RSSI_ALWAYS_RUN_C_M		0x3FF
#define PATH0_TIA_SAT_DET_C		0x1E20
#define PATH0_TIA_SAT_DET_C_M		0x400
#define PATH0_LNA_SAT_DET_C		0x1E20
#define PATH0_LNA_SAT_DET_C_M		0x800
#define PATH0_NRBW_C		0x1E20
#define PATH0_NRBW_C_M		0x1000
#define PATH0_TIA_SHRINK_C		0x1E20
#define PATH0_TIA_SHRINK_C_M		0x2000
#define PATH0_G_LGC_DAGCE_C		0x1E20
#define PATH0_G_LGC_DAGCE_C_M		0x3FC000
#define PATH0_G_TOTAL_C		0x1E20
#define PATH0_G_TOTAL_C_M		0xFFC00000
#define PATH0_HW_SI_READ_DATA_C		0x1E24
#define PATH0_HW_SI_READ_DATA_C_M		0xFFFFF
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_ALL_C		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_ALL_C_M		0x1
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_L_STF_C		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_L_STF_C_M		0x2
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_FFT_C		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_FFT_C_M		0x4
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_PW_NORM_C		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_PW_NORM_C_M		0x8
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_WIN_C		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_WIN_C_M		0x10
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_GAIN_C		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_GAIN_C_M		0x20
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_CFO_C		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_CFO_C_M		0x40
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_DFIR_C		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_DFIR_C_M		0x80
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_IMFIR1_C		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_IMFIR1_C_M		0x100
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_IFMOD_C		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_IFMOD_C_M		0x200
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_11B_IFMOD_C		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_11B_IFMOD_C_M		0x400
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_IMFIR2_C		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_IMFIR2_C_M		0x800
#define PATH0_CNT_HW_SI_W_TX_CMD_START_PATH_C		0x1E2C
#define PATH0_CNT_HW_SI_W_TX_CMD_START_PATH_C_M		0xFFFF
#define PATH0_CNT_HW_SI_W_RX_CMD_START_PATH_C		0x1E2C
#define PATH0_CNT_HW_SI_W_RX_CMD_START_PATH_C_M		0xFFFF0000
#define PATH0_CNT_HW_SI_R_CMD_START_PATH_C		0x1E30
#define PATH0_CNT_HW_SI_R_CMD_START_PATH_C_M		0xFFFF
#define PATH0_RSSI_NO_RST_C		0x1E34
#define PATH0_RSSI_NO_RST_C_M		0xFFFF
#define PATH0_WWL_ANAPAR_DCK_OUT_31_0_C		0x1E3C
#define PATH0_WWL_ANAPAR_DCK_OUT_31_0_C_M		0xFFFFFFFF
#define PATH0_WL_ANAPAR_DCK_OUT_63_32_C		0x1E40
#define PATH0_WL_ANAPAR_DCK_OUT_63_32_C_M		0xFFFFFFFF
#define PATH0_WL_ANAPAR_DCK_OUT_95_64_C		0x1E44
#define PATH0_WL_ANAPAR_DCK_OUT_95_64_C_M		0xFFFFFFFF
#define PATH0_WWL_ANAPAR_DCK_OUT_127_96_C		0x1E48
#define PATH0_WWL_ANAPAR_DCK_OUT_127_96_C_M		0xFFFFFFFF
#define PATH0_WL_ANAPAR_DCK_OUT_159_128_C		0x1E4C
#define PATH0_WL_ANAPAR_DCK_OUT_159_128_C_M		0xFFFFFFFF
#define PATH0_WWL_ANAPAR_DCK_OUT_191_160_C		0x1E50
#define PATH0_WWL_ANAPAR_DCK_OUT_191_160_C_M		0xFFFFFFFF
#define PATH0_WWL_ANAPAR_DCK_OUT_223_192_C		0x1E54
#define PATH0_WWL_ANAPAR_DCK_OUT_223_192_C_M		0xFFFFFFFF
#define PATH0_WL_ANAPAR_DCK_OUT_255_224_C		0x1E58
#define PATH0_WL_ANAPAR_DCK_OUT_255_224_C_M		0xFFFFFFFF
#define PATH0_WL_ANAPAR_CONTROL_BB_C		0x1E5C
#define PATH0_WL_ANAPAR_CONTROL_BB_C_M		0xFFFF
#define PATH0_WL_ANAPAR_POW_BB_C		0x1E5C
#define PATH0_WL_ANAPAR_POW_BB_C_M		0xFF0000
#define RFMOD_C		0x2000
#define RFMOD_C_M		0x3
#define DFS_MASK_RX_OPT_C		0x2000
#define DFS_MASK_RX_OPT_C_M		0xC
#define DFS_MASK_TRANSIENT_OPT_C		0x2000
#define DFS_MASK_TRANSIENT_OPT_C_M		0xF0
#define PXP_SEL_SNR_C		0x2000
#define PXP_SEL_SNR_C_M		0x3F00
#define CH_INFO_TYPE_C		0x2000
#define CH_INFO_TYPE_C_M		0x4000
#define DFS_MASK_TRANSIENT_EN_C		0x2000
#define DFS_MASK_TRANSIENT_EN_C_M		0x8000
#define DFS_MASK_TRANSIENT_TH_C		0x2000
#define DFS_MASK_TRANSIENT_TH_C_M		0xFF0000
#define DFS_CHIRP_FLAG_ACC_TH_C		0x2000
#define DFS_CHIRP_FLAG_ACC_TH_C_M		0xFF000000
#define BIST_SEL_C		0x2004
#define BIST_SEL_C_M		0x1F
#define TX_CKEN_BOTH_PATH_FORCE_VAL_C		0x2008
#define TX_CKEN_BOTH_PATH_FORCE_VAL_C_M		0xF
#define TD_CLK_GEN_RX_PATH_EN_FORCE_VAL_C		0x2008
#define TD_CLK_GEN_RX_PATH_EN_FORCE_VAL_C_M		0xF0
#define CLK_RST_GEN_TOP_TX_PATH_EN_FORCE_VAL_C		0x2008
#define CLK_RST_GEN_TOP_TX_PATH_EN_FORCE_VAL_C_M		0xF00
#define CLK_RST_GEN_TOP_RX_PATH_EN_FORCE_VAL_C		0x2008
#define CLK_RST_GEN_TOP_RX_PATH_EN_FORCE_VAL_C_M		0xF000
#define TD_CLK_GEN_TX_PATH_EN_FORCE_VAL_C		0x2008
#define TD_CLK_GEN_TX_PATH_EN_FORCE_VAL_C_M		0xF0000
#define TX_CKEN_BOTH_PATH_FORCE_ON_C		0x2008
#define TX_CKEN_BOTH_PATH_FORCE_ON_C_M		0x100000
#define TD_CLK_GEN_RX_PATH_EN_FORCE_ON_C		0x2008
#define TD_CLK_GEN_RX_PATH_EN_FORCE_ON_C_M		0x200000
#define CLK_RST_GEN_TOP_TX_PATH_EN_FORCE_ON_C		0x2008
#define CLK_RST_GEN_TOP_TX_PATH_EN_FORCE_ON_C_M		0x400000
#define CLK_RST_GEN_TOP_RX_PATH_EN_FORCE_ON_C		0x2008
#define CLK_RST_GEN_TOP_RX_PATH_EN_FORCE_ON_C_M		0x800000
#define TD_CLK_GEN_TX_PATH_EN_FORCE_ON_C		0x2008
#define TD_CLK_GEN_TX_PATH_EN_FORCE_ON_C_M		0x1000000
#define CH_INFO_SEG_LEN_C		0x2008
#define CH_INFO_SEG_LEN_C_M		0x6000000
#define CH_INFO_DBG_KEEP_OPT_C		0x2008
#define CH_INFO_DBG_KEEP_OPT_C_M		0x8000000
#define CH_INFO_EMPTY_REPORT_EN_C		0x2008
#define CH_INFO_EMPTY_REPORT_EN_C_M		0x10000000
#define CH_INFO_LS_WGT_SRC_C		0x2008
#define CH_INFO_LS_WGT_SRC_C_M		0x20000000
#define CH_INFO_REQ_MASK_EN_C		0x2008
#define CH_INFO_REQ_MASK_EN_C_M		0x40000000
#define CH_INFO_DBG_RST_OPT_C		0x2008
#define CH_INFO_DBG_RST_OPT_C_M		0x80000000
#define BIST_RSTB_C		0x200C
#define BIST_RSTB_C_M		0x2
#define TEST_RESUME_C		0x200C
#define TEST_RESUME_C_M		0x10
#define BIST_VDDR_TEST_C		0x200C
#define BIST_VDDR_TEST_C_M		0x100
#define BIST_LOOP_MODE_C		0x200C
#define BIST_LOOP_MODE_C_M		0x1000
#define BIST_EN_7_0_C		0x200C
#define BIST_EN_7_0_C_M		0xFF000000
#define BIST_MOD_31_0_C		0x2010
#define BIST_MOD_31_0_C_M		0xFFFFFFFF
#define BIST_MOD_63_32_C		0x2014
#define BIST_MOD_63_32_C_M		0xFFFFFFFF
#define BIST_MOD_95_64_C		0x2018
#define BIST_MOD_95_64_C_M		0xFFFFFFFF
#define BIST_MOD_127_96_C		0x201C
#define BIST_MOD_127_96_C_M		0xFFFFFFFF
#define BIST_MOD_159_128_C		0x2020
#define BIST_MOD_159_128_C_M		0xFFFFFFFF
#define BIST_MOD_191_160_C		0x2024
#define BIST_MOD_191_160_C_M		0xFFFFFFFF
#define DRF_BIST_MOD_31_0_C		0x2028
#define DRF_BIST_MOD_31_0_C_M		0xFFFFFFFF
#define DRF_BIST_MOD_63_32_C		0x202C
#define DRF_BIST_MOD_63_32_C_M		0xFFFFFFFF
#define DRF_BIST_MOD_95_64_C		0x2030
#define DRF_BIST_MOD_95_64_C_M		0xFFFFFFFF
#define DRF_BIST_MOD_127_96_C		0x2034
#define DRF_BIST_MOD_127_96_C_M		0xFFFFFFFF
#define DRF_BIST_MOD_159_128_C		0x2038
#define DRF_BIST_MOD_159_128_C_M		0xFFFFFFFF
#define DRF_BIST_MOD_191_160_C		0x203C
#define DRF_BIST_MOD_191_160_C_M		0xFFFFFFFF
#define BIST_DVSE_31_0_C		0x2040
#define BIST_DVSE_31_0_C_M		0xFFFFFFFF
#define BIST_DVSE_63_32_C		0x2044
#define BIST_DVSE_63_32_C_M		0xFFFFFFFF
#define BIST_DVSE_95_64_C		0x2048
#define BIST_DVSE_95_64_C_M		0xFFFFFFFF
#define BIST_DVSE_127_96_C		0x204C
#define BIST_DVSE_127_96_C_M		0xFFFFFFFF
#define BIST_DVSE_159_128_C		0x2050
#define BIST_DVSE_159_128_C_M		0xFFFFFFFF
#define BIST_DVSE_191_160_C		0x2054
#define BIST_DVSE_191_160_C_M		0xFFFFFFFF
#define BIST_DVS_31_0_C		0x2058
#define BIST_DVS_31_0_C_M		0xFFFFFFFF
#define BIST_DVS_63_32_C		0x205C
#define BIST_DVS_63_32_C_M		0xFFFFFFFF
#define BIST_DVS_95_64_C		0x2060
#define BIST_DVS_95_64_C_M		0xFFFFFFFF
#define BIST_DVS_127_96_C		0x2064
#define BIST_DVS_127_96_C_M		0xFFFFFFFF
#define BIST_DVS_159_128_C		0x2068
#define BIST_DVS_159_128_C_M		0xFFFFFFFF
#define BIST_DVS_191_160_C		0x206C
#define BIST_DVS_191_160_C_M		0xFFFFFFFF
#define BIST_TEST1_31_0_C		0x2070
#define BIST_TEST1_31_0_C_M		0xFFFFFFFF
#define BIST_TEST1_63_32_C		0x2074
#define BIST_TEST1_63_32_C_M		0xFFFFFFFF
#define BIST_TEST1_95_64_C		0x2078
#define BIST_TEST1_95_64_C_M		0xFFFFFFFF
#define BIST_TEST1_127_96_C		0x207C
#define BIST_TEST1_127_96_C_M		0xFFFFFFFF
#define BIST_TEST1_159_128_C		0x2080
#define BIST_TEST1_159_128_C_M		0xFFFFFFFF
#define BIST_TEST1_191_160_C		0x2084
#define BIST_TEST1_191_160_C_M		0xFFFFFFFF
#define BIST_GRP_EN_31_0_C		0x2088
#define BIST_GRP_EN_31_0_C_M		0xFFFFFFFF
#define BIST_GRP_EN_63_32_C		0x208C
#define BIST_GRP_EN_63_32_C_M		0xFFFFFFFF
#define LA_EN_C		0x2090
#define LA_EN_C_M		0x1
#define LA_DBGPORT_BASE_N_C		0x2090
#define LA_DBGPORT_BASE_N_C_M		0x3E
#define LA_TYPEA_PATH_SEL_C		0x2090
#define LA_TYPEA_PATH_SEL_C_M		0xC0
#define LA_TYPEB_PATH_SEL_C		0x2090
#define LA_TYPEB_PATH_SEL_C_M		0x300
#define LA_TYPEC_PATH_SEL_C		0x2090
#define LA_TYPEC_PATH_SEL_C_M		0xC00
#define LA_TYPED_PATH_SEL_C		0x2090
#define LA_TYPED_PATH_SEL_C_M		0x3000
#define LA_TYPEA_SRC_SEL_C		0x2090
#define LA_TYPEA_SRC_SEL_C_M		0x1C000
#define LA_TYPEB_SRC_SEL_C		0x2090
#define LA_TYPEB_SRC_SEL_C_M		0xE0000
#define LA_TYPEC_SRC_SEL_C		0x2090
#define LA_TYPEC_SRC_SEL_C_M		0x700000
#define LA_TYPED_SRC_SEL_C		0x2090
#define LA_TYPED_SRC_SEL_C_M		0x3800000
#define LA_SMP_RT_SEL_C		0x2090
#define LA_SMP_RT_SEL_C_M		0x1C000000
#define LA_RDRDY_3PHASE_EN_C		0x2090
#define LA_RDRDY_3PHASE_EN_C_M		0x20000000
#define LA_EDGE_SEL_C		0x2090
#define LA_EDGE_SEL_C_M		0x40000000
#define CQI_BITMAP_TIE_C		0x2090
#define CQI_BITMAP_TIE_C_M		0x80000000
#define LA_HDR_SEL_63_C		0x2094
#define LA_HDR_SEL_63_C_M		0xF
#define LA_HDR_SEL_62_C		0x2094
#define LA_HDR_SEL_62_C_M		0xF0
#define LA_HDR_SEL_61_C		0x2094
#define LA_HDR_SEL_61_C_M		0xF00
#define LA_HDR_SEL_60_C		0x2094
#define LA_HDR_SEL_60_C_M		0xF000
#define LA_TYPEA_CK160_DLY_EN_C		0x2094
#define LA_TYPEA_CK160_DLY_EN_C_M		0x10000
#define LA_TYPEB_CK160_DLY_EN_C		0x2094
#define LA_TYPEB_CK160_DLY_EN_C_M		0x20000
#define LA_DBGPORT_SRC_SEL_C		0x2094
#define LA_DBGPORT_SRC_SEL_C_M		0x40000
#define LA_DATA_C		0x2094
#define LA_DATA_C_M		0x1F80000
#define LA_RDRDY_C		0x2094
#define LA_RDRDY_C_M		0x6000000
#define LA_IQSHFT_C		0x2094
#define LA_IQSHFT_C_M		0x18000000
#define LA_MONITOR_SEL_C		0x2094
#define LA_MONITOR_SEL_C_M		0x60000000
#define LA_SEL_P1_C		0x2094
#define LA_SEL_P1_C_M		0x80000000
#define LA_TRIG_C		0x2098
#define LA_TRIG_C_M		0x1F
#define LA_TRIG_CNT_C		0x2098
#define LA_TRIG_CNT_C_M		0x1FE0
#define LA_TRIG_NEW_ONLY_C		0x2098
#define LA_TRIG_NEW_ONLY_C_M		0x2000
#define LA_TRIG_AND1_INV_C		0x2098
#define LA_TRIG_AND1_INV_C_M		0x4000
#define LA_TRIG_AND2_EN_C		0x2098
#define LA_TRIG_AND2_EN_C_M		0x8000
#define LA_TRIG_AND2_INV_C		0x2098
#define LA_TRIG_AND2_INV_C_M		0x10000
#define LA_TRIG_AND3_EN_C		0x2098
#define LA_TRIG_AND3_EN_C_M		0x20000
#define LA_TRIG_AND3_INV_C		0x2098
#define LA_TRIG_AND3_INV_C_M		0x40000
#define LA_TRIG_AND4_EN_C		0x2098
#define LA_TRIG_AND4_EN_C_M		0x80000
#define LA_TRIG_AND4_VAL_C		0x2098
#define LA_TRIG_AND4_VAL_C_M		0x1FF00000
#define LA_TRIG_AND4_INV_C		0x2098
#define LA_TRIG_AND4_INV_C_M		0x20000000
#define PSD_DD_SRC_C		0x2098
#define PSD_DD_SRC_C_M		0xC0000000
#define LA_TRIG_AND1_BIT_EN_C		0x209C
#define LA_TRIG_AND1_BIT_EN_C_M		0xFFFFFFFF
#define LA_TRIG_AND1_VAL_C		0x20A0
#define LA_TRIG_AND1_VAL_C_M		0xFFFFFFFF
#define LA_TRIG_AND2_MASK_C		0x20A4
#define LA_TRIG_AND2_MASK_C_M		0xFFFFFFFF
#define LA_TRIG_AND2_VAL_C		0x20A8
#define LA_TRIG_AND2_VAL_C_M		0xFFFFFFFF
#define LA_TRIG_AND3_MASK_C		0x20AC
#define LA_TRIG_AND3_MASK_C_M		0xFFFFFFFF
#define LA_TRIG_AND3_VAL_C		0x20B0
#define LA_TRIG_AND3_VAL_C_M		0xFFFFFFFF
#define LA_TRIG_AND5_C		0x20B4
#define LA_TRIG_AND5_C_M		0xF
#define LA_TRIG_AND5_VAL_C		0x20B4
#define LA_TRIG_AND5_VAL_C_M		0x1F0
#define LA_TRIG_AND5_INV_C		0x20B4
#define LA_TRIG_AND5_INV_C_M		0x200
#define LA_TRIG_AND6_C		0x20B4
#define LA_TRIG_AND6_C_M		0x3C00
#define LA_TRIG_AND6_VAL_C		0x20B4
#define LA_TRIG_AND6_VAL_C_M		0x7C000
#define LA_TRIG_AND6_INV_C		0x20B4
#define LA_TRIG_AND6_INV_C_M		0x80000
#define LA_TRIG_AND7_C		0x20B4
#define LA_TRIG_AND7_C_M		0xF00000
#define LA_TRIG_AND7_VAL_C		0x20B4
#define LA_TRIG_AND7_VAL_C_M		0x1F000000
#define LA_TRIG_AND7_INV_C		0x20B4
#define LA_TRIG_AND7_INV_C_M		0x20000000
#define LA_M_AND1_EN_C		0x20B4
#define LA_M_AND1_EN_C_M		0x40000000
#define LA_M_AND2_EN_C		0x20B4
#define LA_M_AND2_EN_C_M		0x80000000
#define LA_DBG_EN_C		0x20B8
#define LA_DBG_EN_C_M		0x1
#define LA_DBG_POLARITY_C		0x20B8
#define LA_DBG_POLARITY_C_M		0x2
#define LA_DBG_TRIG_SEL_C		0x20B8
#define LA_DBG_TRIG_SEL_C_M		0xFC
#define LA_DBG_INTERVAL_C		0x20B8
#define LA_DBG_INTERVAL_C_M		0x700
#define LA_DBG_SEL_0_C		0x20B8
#define LA_DBG_SEL_0_C_M		0x7FF800
#define LA_M_AND0_SEL_C		0x20B8
#define LA_M_AND0_SEL_C_M		0x3800000
#define LA_M_AND0_EN_C		0x20B8
#define LA_M_AND0_EN_C_M		0x4000000
#define LA_SIGN2_C		0x20B8
#define LA_SIGN2_C_M		0x18000000
#define LA_SIGN3_C		0x20B8
#define LA_SIGN3_C_M		0x60000000
#define LA_M_AND3_EN_C		0x20B8
#define LA_M_AND3_EN_C_M		0x80000000
#define LA_DBG_SEL_1_C		0x20BC
#define LA_DBG_SEL_1_C_M		0xFFF
#define LA_DBG_SEL_2_C		0x20BC
#define LA_DBG_SEL_2_C_M		0xFFF000
#define LA_TRIG_AND5_EXT_C		0x20BC
#define LA_TRIG_AND5_EXT_C_M		0x1000000
#define LA_TRIG_AND6_EXT_C		0x20BC
#define LA_TRIG_AND6_EXT_C_M		0x2000000
#define LA_TRIG_AND7_EXT_C		0x20BC
#define LA_TRIG_AND7_EXT_C_M		0x4000000
#define LA_RE_INIT_AND1_EXT_C		0x20BC
#define LA_RE_INIT_AND1_EXT_C_M		0x8000000
#define SCOPE_MODE_EN_C		0x20BC
#define SCOPE_MODE_EN_C_M		0x10000000
#define SCOPE_MODE_AUTO_FIX_LA_C		0x20BC
#define SCOPE_MODE_AUTO_FIX_LA_C_M		0x20000000
#define LA_M_AND0_PMAC_SEL_C		0x20BC
#define LA_M_AND0_PMAC_SEL_C_M		0x40000000
#define LA_M_AND_1_PMAC_SEL_C		0x20BC
#define LA_M_AND_1_PMAC_SEL_C_M		0x80000000
#define LA_DBG_SEL_3_C		0x20C0
#define LA_DBG_SEL_3_C_M		0xFFF
#define LA_DBG_SEL_4_C		0x20C0
#define LA_DBG_SEL_4_C_M		0xFFF000
#define WIFI_LOC_P1_C		0x20C0
#define WIFI_LOC_P1_C_M		0xFF000000
#define LA_DBG_SEL_5_C		0x20C4
#define LA_DBG_SEL_5_C_M		0xFFF
#define LA_DBG_SEL_6_C		0x20C4
#define LA_DBG_SEL_6_C_M		0xFFF000
#define WIFI_LOC_C		0x20C4
#define WIFI_LOC_C_M		0xFF000000
#define LA_DBG_SEL_7_C		0x20C8
#define LA_DBG_SEL_7_C_M		0xFFF
#define LA_RE_INIT_POLARITY_C		0x20C8
#define LA_RE_INIT_POLARITY_C_M		0x1000
#define LA_RE_INIT_AND1_C		0x20C8
#define LA_RE_INIT_AND1_C_M		0x1E000
#define LA_RE_INIT_AND1_VAL_C		0x20C8
#define LA_RE_INIT_AND1_VAL_C_M		0x3E0000
#define LA_RE_INIT_AND1_INV_C		0x20C8
#define LA_RE_INIT_AND1_INV_C_M		0x400000
#define PSD_DD_OPT_C		0x20C8
#define PSD_DD_OPT_C_M		0xFF800000
#define EDCCA_RPTREG_SEL_P0_C		0x20CC
#define EDCCA_RPTREG_SEL_P0_C_M		0x7
#define EDCCA_RPTREG_SEL_P1_C		0x20CC
#define EDCCA_RPTREG_SEL_P1_C_M		0x38
#define LA_CRC_OK_PMAC_SEL_C		0x20CC
#define LA_CRC_OK_PMAC_SEL_C_M		0x40
#define LA_CRC_ERR_PMAC_SEL_C		0x20CC
#define LA_CRC_ERR_PMAC_SEL_C_M		0x80
#define LA_AND_DLY_OPT_C		0x20CC
#define LA_AND_DLY_OPT_C_M		0xFF00
#define FTM_C		0x20CC
#define FTM_C_M		0xFF0000
#define DIS_IOQ_RFC_C		0x20D0
#define DIS_IOQ_RFC_C_M		0x1
#define DIS_IOQ_AFE_C		0x20D0
#define DIS_IOQ_AFE_C_M		0x2
#define BT_WL_RF_MODEAGH_C		0x20D0
#define BT_WL_RF_MODEAGH_C_M		0xC
#define LA_MAND_DLY_OPT_C		0x20D0
#define LA_MAND_DLY_OPT_C_M		0xF0
#define FTM_RDRDY_POLARITY_C		0x20D0
#define FTM_RDRDY_POLARITY_C_M		0x100
#define FTM_RDRDY_POLARITY_P1_C		0x20D0
#define FTM_RDRDY_POLARITY_P1_C_M		0x200
#define FTM_T_LBK_FORCE_VAL_P1_1_0_C		0x20D0
#define FTM_T_LBK_FORCE_VAL_P1_1_0_C_M		0xC00
#define FTM_T_LBK_FORCE_EN_P1_C		0x20D0
#define FTM_T_LBK_FORCE_EN_P1_C_M		0x1000
#define FTM_T_LBK_FORCE_EN_C		0x20D0
#define FTM_T_LBK_FORCE_EN_C_M		0x2000
#define FTM_T_LBK_FORCE_VAL_C		0x20D0
#define FTM_T_LBK_FORCE_VAL_C_M		0xFFFFC000
#define MAC0_PIN_SEL_C		0x20D4
#define MAC0_PIN_SEL_C_M		0xFFFF
#define MAC1_PIN_SEL_C		0x20D4
#define MAC1_PIN_SEL_C_M		0xFFFF0000
#define PWDB_CNT_TH_P0_C		0x20D8
#define PWDB_CNT_TH_P0_C_M		0xFF
#define PWDB_CNT_TH_P1_C		0x20D8
#define PWDB_CNT_TH_P1_C_M		0xFF00
#define FTM_T_LBK_FORCE_VAL_P1_17_2_C		0x20D8
#define FTM_T_LBK_FORCE_VAL_P1_17_2_C_M		0xFFFF0000
#define LBK_SEL_C		0x20EC
#define LBK_SEL_C_M		0x7
#define MUX_ST_BYPASS_TXEN_C		0x20EC
#define MUX_ST_BYPASS_TXEN_C_M		0x10
#define DUMMY_P09_EC_C		0x20EC
#define DUMMY_P09_EC_C_M		0xFFFFFFE0
#define DBG_PORT_SEL_C		0x20F0
#define DBG_PORT_SEL_C_M		0xFFFF
#define DBG_PORT_IP_SEL_C		0x20F0
#define DBG_PORT_IP_SEL_C_M		0xFF0000
#define DUMMY_P09_F0_C		0x20F0
#define DUMMY_P09_F0_C_M		0xFF000000
#define DBG_CNT_SEL_C		0x20F4
#define DBG_CNT_SEL_C_M		0x1F
#define DUMMY_P09_F4_0_C		0x20F4
#define DUMMY_P09_F4_0_C_M		0xE0
#define DBG_PORT_REF_CLK_SEL_C		0x20F4
#define DBG_PORT_REF_CLK_SEL_C_M		0xFF00
#define DBG_PORT_REF_CLK_RATE_C		0x20F4
#define DBG_PORT_REF_CLK_RATE_C_M		0xFF0000
#define DBG_PORT_REF_CLK_EN_C		0x20F4
#define DBG_PORT_REF_CLK_EN_C_M		0x1000000
#define DBG32_UPD_SEL_C		0x20F4
#define DBG32_UPD_SEL_C_M		0x6000000
#define DBG_PORT_REF_CLK_SYNC_EN_C		0x20F4
#define DBG_PORT_REF_CLK_SYNC_EN_C_M		0x8000000
#define DUMMY_P09_F4_1_C		0x20F4
#define DUMMY_P09_F4_1_C_M		0xF0000000
#define DUMMY_P09_F8_C		0x20F8
#define DUMMY_P09_F8_C_M		0x7FFFFFFF
#define DBG_PORT_EN_C		0x20F8
#define DBG_PORT_EN_C_M		0x80000000
#define DBG_PORT_CKEN_TOP_C		0x20FC
#define DBG_PORT_CKEN_TOP_C_M		0x1
#define DBG_PORT_CKEN_TD_C		0x20FC
#define DBG_PORT_CKEN_TD_C_M		0x10
#define DBG_PORT_CKEN_IN_C		0x20FC
#define DBG_PORT_CKEN_IN_C_M		0x100
#define DBG_PORT_CKEN_OUT_C		0x20FC
#define DBG_PORT_CKEN_OUT_C_M		0x1000
#define DA2AD_SEL_C		0x20FC
#define DA2AD_SEL_C_M		0x2000
#define FORCE_DAC_FIFO_PATH_RST_ON_C		0x20FC
#define FORCE_DAC_FIFO_PATH_RST_ON_C_M		0xF0000
#define FORCE_DAC_FIFO_PATH_RST_C		0x20FC
#define FORCE_DAC_FIFO_PATH_RST_C_M		0xF00000
#define FORCE_ADC_FIFO_PATH_RST_ON_C		0x20FC
#define FORCE_ADC_FIFO_PATH_RST_ON_C_M		0xF000000
#define FORCE_ADC_FIFO_PATH_RST_C		0x20FC
#define FORCE_ADC_FIFO_PATH_RST_C_M		0xF0000000
#define TXBF_MEM_C		0x2214
#define TXBF_MEM_C_M		0xFFFFFFFF
#define TXBF_MEM_DIN_C		0x2218
#define TXBF_MEM_DIN_C_M		0xFFFFFFFF
#define TXBF_MEM_ADDR_C		0x221C
#define TXBF_MEM_ADDR_C_M		0xFFFFFFFF
#define TXBF_MEM_EN_C		0x2220
#define TXBF_MEM_EN_C_M		0xFFFFFFFF
#define TXBF_MEM_PAGE_C		0x2224
#define TXBF_MEM_PAGE_C_M		0xFF
#define TXBF_MEM_AD_C		0x2224
#define TXBF_MEM_AD_C_M		0xFF00
#define TXBF_MEM_DIN_AD_C		0x2224
#define TXBF_MEM_DIN_AD_C_M		0xFF0000
#define TXBF_MEM_ADDR_AD_C		0x2224
#define TXBF_MEM_ADDR_AD_C_M		0xFF000000
#define TXBF_MEM_USE_SYNC_C		0x2228
#define TXBF_MEM_USE_SYNC_C_M		0x1
#define R1B_TX_PMAC_HEADER_0_C		0x2300
#define R1B_TX_PMAC_HEADER_0_C_M		0xFFFFFFFF
#define R1B_TX_PMAC_HEADER_1_C		0x2304
#define R1B_TX_PMAC_HEADER_1_C_M		0xFFFFFFFF
#define R1B_TX_PMAC_HEADER_2_C		0x2308
#define R1B_TX_PMAC_HEADER_2_C_M		0xFFFFFFFF
#define R1B_TX_PMAC_HEADER_3_C		0x230C
#define R1B_TX_PMAC_HEADER_3_C_M		0xFFFFFFFF
#define R1B_TX_PMAC_HEADER_4_C		0x2310
#define R1B_TX_PMAC_HEADER_4_C_M		0xFFFFFFFF
#define R1B_TX_PMAC_HEADER_5_C		0x2314
#define R1B_TX_PMAC_HEADER_5_C_M		0xFFFFFFFF
#define R1B_TX_PMAC_PAYLOAD_INITIAL_VAL_C		0x2318
#define R1B_TX_PMAC_PAYLOAD_INITIAL_VAL_C_M		0xFF
#define R1B_TX_PMAC_CONTINUOUS_TX_C		0x2318
#define R1B_TX_PMAC_CONTINUOUS_TX_C_M		0x100
#define R1B_TX_PMAC_CARRIER_SUPPRESS_TX_C		0x2318
#define R1B_TX_PMAC_CARRIER_SUPPRESS_TX_C_M		0x200
#define R1B_FPGA_LOOPBACK_EN_C		0x2318
#define R1B_FPGA_LOOPBACK_EN_C_M		0x80000000
#define R1B_TX_BLOCK_TX_C		0x231C
#define R1B_TX_BLOCK_TX_C_M		0x1
#define R1B_TX_STOP_TX_C		0x231C
#define R1B_TX_STOP_TX_C_M		0x2
#define R1B_TX_TERMLNATE_OPT_C		0x231C
#define R1B_TX_TERMLNATE_OPT_C_M		0x1C
#define R1B_TX_DUMMY_TDRDY64_OPT_C		0x231C
#define R1B_TX_DUMMY_TDRDY64_OPT_C_M		0x60
#define R1B_TX_DIS_SCRAMBLER_C		0x231C
#define R1B_TX_DIS_SCRAMBLER_C_M		0x80
#define R1B_TX_SCRAMBLER_OPT_C		0x231C
#define R1B_TX_SCRAMBLER_OPT_C_M		0xFF00
#define R1B_TX_FORCE_PATH_EN_C		0x231C
#define R1B_TX_FORCE_PATH_EN_C_M		0xF0000
#define R1B_TX_FORCE_PATH_EN_ON_C		0x231C
#define R1B_TX_FORCE_PATH_EN_ON_C_M		0x100000
#define R1B_TX_CONTINUOUS_TX_C		0x231C
#define R1B_TX_CONTINUOUS_TX_C_M		0x200000
#define R1B_TX_TDRDY_PLCP_POSTPONE_C		0x231C
#define R1B_TX_TDRDY_PLCP_POSTPONE_C_M		0x400000
#define R1B_TX_RPT_RST_C		0x231C
#define R1B_TX_RPT_RST_C_M		0x800000
#define R1B_RX_REPORT_PATH_SEL_C		0x231C
#define R1B_RX_REPORT_PATH_SEL_C_M		0x3000000
#define R1B_RX_RPL_REPORT_OPT_C		0x231C
#define R1B_RX_RPL_REPORT_OPT_C_M		0x4000000
#define R1B_RX_DIS_CCA_C		0x2320
#define R1B_RX_DIS_CCA_C_M		0x1
#define R1B_RX_FORCE_PRECCA_WGT_EN_C		0x2320
#define R1B_RX_FORCE_PRECCA_WGT_EN_C_M		0x2
#define R1B_RX_FORCE_PRECCA_WGT_PATH0_C		0x2320
#define R1B_RX_FORCE_PRECCA_WGT_PATH0_C_M		0x1C
#define R1B_RX_FORCE_PRECCA_WGT_PATH1_C		0x2320
#define R1B_RX_FORCE_PRECCA_WGT_PATH1_C_M		0xE0
#define R1B_RX_FORCE_PRECCA_WGT_PATH2_C		0x2320
#define R1B_RX_FORCE_PRECCA_WGT_PATH2_C_M		0x700
#define R1B_RX_FORCE_PRECCA_WGT_PATH3_C		0x2320
#define R1B_RX_FORCE_PRECCA_WGT_PATH3_C_M		0x3800
#define R1B_RX_FORCE_DC_CMP_EN_C		0x2320
#define R1B_RX_FORCE_DC_CMP_EN_C_M		0x4000
#define R1B_RX_FORCE_PD_CMP_EN_C		0x2320
#define R1B_RX_FORCE_PD_CMP_EN_C_M		0x8000
#define R1B_RX_FORCE_DC_CMP_LOW_C		0x2320
#define R1B_RX_FORCE_DC_CMP_LOW_C_M		0xFF0000
#define R1B_RX_FORCE_DC_CMP_HIGH_C		0x2320
#define R1B_RX_FORCE_DC_CMP_HIGH_C_M		0xFF000000
#define R1B_RX_BTTX_CS_RATIO_BW20_1R_C		0x2324
#define R1B_RX_BTTX_CS_RATIO_BW20_1R_C_M		0x1F
#define R1B_RX_BTTX_CS_RATIO_BW20_2R_C		0x2324
#define R1B_RX_BTTX_CS_RATIO_BW20_2R_C_M		0x3E0
#define R1B_RX_BTTX_CS_RATIO_BW20_3R_C		0x2324
#define R1B_RX_BTTX_CS_RATIO_BW20_3R_C_M		0x7C00
#define R1B_RX_BTTX_CS_RATIO_BW20_4R_C		0x2324
#define R1B_RX_BTTX_CS_RATIO_BW20_4R_C_M		0xF8000
#define R1B_RX_BTTX_CCA_TH_EN_C		0x2324
#define R1B_RX_BTTX_CCA_TH_EN_C_M		0x100000
#define R1B_RX_CCA_PIN_DET_OPT_C		0x2324
#define R1B_RX_CCA_PIN_DET_OPT_C_M		0x200000
#define R1B_RX_CCA_TRIG_DLY_C		0x2324
#define R1B_RX_CCA_TRIG_DLY_C_M		0x3C00000
#define R1B_RX_FORCE_ANT_CCA_EN_C		0x2324
#define R1B_RX_FORCE_ANT_CCA_EN_C_M		0x4000000
#define R1B_RX_FORCE_ANT_CCA_C		0x2324
#define R1B_RX_FORCE_ANT_CCA_C_M		0x78000000
#define R1B_RX_CCA_DC_PIN_DET_OPT_C		0x2324
#define R1B_RX_CCA_DC_PIN_DET_OPT_C_M		0x80000000
#define R1B_RX_BTTX_CS_RATIO_BW40_1R_C		0x2328
#define R1B_RX_BTTX_CS_RATIO_BW40_1R_C_M		0x1F
#define R1B_RX_BTTX_CS_RATIO_BW40_2R_C		0x2328
#define R1B_RX_BTTX_CS_RATIO_BW40_2R_C_M		0x3E0
#define R1B_RX_BTTX_CS_RATIO_BW40_3R_C		0x2328
#define R1B_RX_BTTX_CS_RATIO_BW40_3R_C_M		0x7C00
#define R1B_RX_BTTX_CS_RATIO_BW40_4R_C		0x2328
#define R1B_RX_BTTX_CS_RATIO_BW40_4R_C_M		0xF8000
#define R1B_RX_CCA_DIS_5M_EN_C		0x2328
#define R1B_RX_CCA_DIS_5M_EN_C_M		0x100000
#define R1B_RX_CCA_DIS_TB_OFF_C		0x2328
#define R1B_RX_CCA_DIS_TB_OFF_C_M		0x200000
#define R1B_RX_CCA_DIS_NDP_OFF_C		0x2328
#define R1B_RX_CCA_DIS_NDP_OFF_C_M		0x400000
#define R1B_RX_FORCE_PD_CMP_C		0x2328
#define R1B_RX_FORCE_PD_CMP_C_M		0x7F800000
#define R1B_RX_NOT_SUPPORT_SHORT_C		0x2328
#define R1B_RX_NOT_SUPPORT_SHORT_C_M		0x80000000
#define R1B_RX_INTP_DOWNSAMPLE_PHASE_OPT_C		0x232C
#define R1B_RX_INTP_DOWNSAMPLE_PHASE_OPT_C_M		0x1
#define R1B_RX_DAGC_FORCE_EN_C		0x232C
#define R1B_RX_DAGC_FORCE_EN_C_M		0x2
#define R1B_RX_IFDEM_EN_C		0x232C
#define R1B_RX_IFDEM_EN_C_M		0x4
#define R1B_RX_SBD_ANALYZER_EN_C		0x232C
#define R1B_RX_SBD_ANALYZER_EN_C_M		0x80
#define R1B_RX_SBD_ANALYZER_OPT_C		0x232C
#define R1B_RX_SBD_ANALYZER_OPT_C_M		0x100
#define R1B_RX_MRC_OPT_C		0x232C
#define R1B_RX_MRC_OPT_C_M		0x600
#define R1B_RX_ANTWGT_MAX_TOTAL_THRESH_DIS_C		0x232C
#define R1B_RX_ANTWGT_MAX_TOTAL_THRESH_DIS_C_M		0x800
#define R1B_RX_ANT_PW_SAVE_RSSI_TH_C		0x232C
#define R1B_RX_ANT_PW_SAVE_RSSI_TH_C_M		0xFF000
#define R1B_RX_RSSI_OFST_C		0x232C
#define R1B_RX_RSSI_OFST_C_M		0xFF00000
#define R1B_RX_ANT_WEIGHT_FORCE_VAL_PATH0_C		0x2330
#define R1B_RX_ANT_WEIGHT_FORCE_VAL_PATH0_C_M		0x1FF
#define R1B_RX_ANT_WEIGHT_FORCE_VAL_PATH1_C		0x2330
#define R1B_RX_ANT_WEIGHT_FORCE_VAL_PATH1_C_M		0x3FE00
#define R1B_RX_ANT_WEIGHT_FORCE_VAL_PATH2_C		0x2330
#define R1B_RX_ANT_WEIGHT_FORCE_VAL_PATH2_C_M		0x7FC0000
#define R1B_RX_ANT_WEIGHT_FORCE_VAL_PATH3_C		0x2334
#define R1B_RX_ANT_WEIGHT_FORCE_VAL_PATH3_C_M		0x1FF
#define R1B_RX_ANT_WEIGHT_SQRT_FORCE_VAL_PATH0_C		0x2334
#define R1B_RX_ANT_WEIGHT_SQRT_FORCE_VAL_PATH0_C_M		0x3FE00
#define R1B_RX_ANT_WEIGHT_SQRT_FORCE_VAL_PATH1_C		0x2334
#define R1B_RX_ANT_WEIGHT_SQRT_FORCE_VAL_PATH1_C_M		0x7FC0000
#define R1B_RX_ANT_WEIGHT_SQRT_FORCE_VAL_PATH2_C		0x2338
#define R1B_RX_ANT_WEIGHT_SQRT_FORCE_VAL_PATH2_C_M		0x1FF
#define R1B_RX_ANT_WEIGHT_SQRT_FORCE_VAL_PATH3_C		0x2338
#define R1B_RX_ANT_WEIGHT_SQRT_FORCE_VAL_PATH3_C_M		0x3FE00
#define R1B_RX_ANT_WEIGHT_FORCE_EN_C		0x2338
#define R1B_RX_ANT_WEIGHT_FORCE_EN_C_M		0x40000
#define R1B_RX_PHROT_IDX_BKC_C		0x2338
#define R1B_RX_PHROT_IDX_BKC_C_M		0x780000
#define R1B_RX_PHROT_IDX_CCK_C		0x2338
#define R1B_RX_PHROT_IDX_CCK_C_M		0x7800000
#define R1B_RX_SCO_QWQ_C		0x2338
#define R1B_RX_SCO_QWQ_C_M		0x8000000
#define R1B_RX_SCO_FPGA_DOWNRATE4_C		0x2338
#define R1B_RX_SCO_FPGA_DOWNRATE4_C_M		0x10000000
#define R1B_RX_OFF_CLK_EN_C		0x2338
#define R1B_RX_OFF_CLK_EN_C_M		0x20000000
#define R1B_RX_PREAMBLE_MONITOR_BREAK_ONLY_AT_IDLE_C		0x2338
#define R1B_RX_PREAMBLE_MONITOR_BREAK_ONLY_AT_IDLE_C_M		0x40000000
#define R1B_RX_CORE_REPORT_SEL_C		0x2338
#define R1B_RX_CORE_REPORT_SEL_C_M		0x80000000
#define R1B_RX_CHEST_TARGET_TH_C		0x233C
#define R1B_RX_CHEST_TARGET_TH_C_M		0xFF
#define R1B_RX_CHEST_INVALID_SYMBOL_DOUBLE_CHECK_DIS_C		0x233C
#define R1B_RX_CHEST_INVALID_SYMBOL_DOUBLE_CHECK_DIS_C_M		0x100
#define R1B_RX_EDCCA_BTTX_OFF_C		0x233C
#define R1B_RX_EDCCA_BTTX_OFF_C_M		0x200
#define R1B_RX_EVM_SYM_C		0x233C
#define R1B_RX_EVM_SYM_C_M		0x1C00
#define R1B_RX_EVM_BCC_OFST_C		0x233C
#define R1B_RX_EVM_BCC_OFST_C_M		0x3E000
#define R1B_RX_EVM_CCK_OFST_C		0x233C
#define R1B_RX_EVM_CCK_OFST_C_M		0x7C0000
#define R1B_DBG_PORT_SWITCH_C		0x2340
#define R1B_DBG_PORT_SWITCH_C_M		0x40
#define R1B_RX_RPT_RST_C		0x2340
#define R1B_RX_RPT_RST_C_M		0x80
#define R1B_RX_RPL_OFST_C		0x2340
#define R1B_RX_RPL_OFST_C_M		0x7F00
#define R1B_RX_RPL_BANDWIDTH_OFST_C		0x2340
#define R1B_RX_RPL_BANDWIDTH_OFST_C_M		0x18000
#define R1B_RX_FAGCRDY_FIX_OFF_C		0x2340
#define R1B_RX_FAGCRDY_FIX_OFF_C_M		0x20000
#define R1B_RXIN_MUL_OPT_C		0x2340
#define R1B_RXIN_MUL_OPT_C_M		0xC0000
#define R1B_RX_SPOOF_LEN_C		0x2344
#define R1B_RX_SPOOF_LEN_C_M		0xFFFFF
#define R1B_RX_DUMMY_RDRDY_OPT_C		0x2344
#define R1B_RX_DUMMY_RDRDY_OPT_C_M		0x300000
#define R1B_RX_SUPPORT_RATE_C		0x2344
#define R1B_RX_SUPPORT_RATE_C_M		0x3C00000
#define R1B_RX_SFD_SEARCH_OPT_C		0x2344
#define R1B_RX_SFD_SEARCH_OPT_C_M		0xC000000
#define R1B_RX_SUPPORT_MAX_LEN_C		0x2348
#define R1B_RX_SUPPORT_MAX_LEN_C_M		0xFFFF
#define R1B_RX_SUPPORT_MIN_LEN_C		0x2348
#define R1B_RX_SUPPORT_MIN_LEN_C_M		0xFFFF0000
#define R1B_RX_SCOREBOARD_LEN_0_C		0x234C
#define R1B_RX_SCOREBOARD_LEN_0_C_M		0xFFFF
#define R1B_RX_SCOREBOARD_LEN_1_C		0x234C
#define R1B_RX_SCOREBOARD_LEN_1_C_M		0xFFFF0000
#define R1B_RX_SCOREBOARD_LEN_2_C		0x2350
#define R1B_RX_SCOREBOARD_LEN_2_C_M		0xFFFF
#define R1B_RX_SCOREBOARD_LEN_3_C		0x2350
#define R1B_RX_SCOREBOARD_LEN_3_C_M		0xFFFF0000
#define R1B_RX_SUICIDE_OPT_C		0x2354
#define R1B_RX_SUICIDE_OPT_C_M		0xFF
#define R1B_RX_IDLE_HANG_LEN_C		0x2354
#define R1B_RX_IDLE_HANG_LEN_C_M		0x7F00
#define R1B_RX_SYNC_RST_LEN_C		0x2354
#define R1B_RX_SYNC_RST_LEN_C_M		0x78000
#define R1B_RX_CCA_RST_LEN_C		0x2354
#define R1B_RX_CCA_RST_LEN_C_M		0x780000
#define R1B_RX_AAGC_DONE_TO_DC_START_C		0x2358
#define R1B_RX_AAGC_DONE_TO_DC_START_C_M		0xFF
#define R1B_RX_DC_DONE_1ST_TO_DAGC_START_C		0x2358
#define R1B_RX_DC_DONE_1ST_TO_DAGC_START_C_M		0xFF00
#define R1B_RX_DAGC_DONE_TO_SBD_START_C		0x2358
#define R1B_RX_DAGC_DONE_TO_SBD_START_C_M		0xFF0000
#define R1B_RX_CFO_COARSE_DONE_TO_CHEST_START_C		0x2358
#define R1B_RX_CFO_COARSE_DONE_TO_CHEST_START_C_M		0xF000000
#define R1B_RX_TIMING_BACKWARD_COMPATIBLE_C		0x2358
#define R1B_RX_TIMING_BACKWARD_COMPATIBLE_C_M		0x10000000
#define R1B_RX_DC_REPORT_SWITCH_C		0x2358
#define R1B_RX_DC_REPORT_SWITCH_C_M		0x20000000
#define R1B_RX_RST_DEVELOP_REPORT_C		0x2358
#define R1B_RX_RST_DEVELOP_REPORT_C_M		0x40000000
#define R1B_RX_DCNF_BACKWARD_COMPATIBLE_C		0x2358
#define R1B_RX_DCNF_BACKWARD_COMPATIBLE_C_M		0x80000000
#define R1B_RX_DCNF_ANT_SWITCH_DELAY_C		0x235C
#define R1B_RX_DCNF_ANT_SWITCH_DELAY_C_M		0x3F
#define R1B_RX_DCNF_X_RST_OPT_C		0x235C
#define R1B_RX_DCNF_X_RST_OPT_C_M		0x1C0
#define R1B_RX_DCNF_Y_RST_OPT_C		0x235C
#define R1B_RX_DCNF_Y_RST_OPT_C_M		0x1E00
#define R1B_RX_DAGC_FORCE_VAL_C		0x235C
#define R1B_RX_DAGC_FORCE_VAL_C_M		0x7FE000
#define R1B_RX_DAGC_DBG_OPT_C		0x235C
#define R1B_RX_DAGC_DBG_OPT_C_M		0x60000000
#define R1B_RX_BCC_OUT2_BACKWARD_COMPATIBLE_C		0x235C
#define R1B_RX_BCC_OUT2_BACKWARD_COMPATIBLE_C_M		0x80000000
#define R1B_RX_SBD_REPORT_OPT_C		0x2360
#define R1B_RX_SBD_REPORT_OPT_C_M		0x380
#define R1B_RX_CHEST_REPORT_IDX_C		0x2360
#define R1B_RX_CHEST_REPORT_IDX_C_M		0x3C00
#define R1B_RX_RAKE_TAP_EXTEND_C		0x2360
#define R1B_RX_RAKE_TAP_EXTEND_C_M		0x4000
#define R1B_RX_L_SFD_CHEAT_EN_C		0x2360
#define R1B_RX_L_SFD_CHEAT_EN_C_M		0x8000
#define R1B_RX_SFD_SEARCH_RANGE_BACKWARD_COMPATIBLE_C		0x2360
#define R1B_RX_SFD_SEARCH_RANGE_BACKWARD_COMPATIBLE_C_M		0x10000
#define R1B_RX_SFD_SEARCH_RANGE_C		0x2360
#define R1B_RX_SFD_SEARCH_RANGE_C_M		0x1FE0000
#define R1B_RX_REPORT_MASK_OPT_C		0x2360
#define R1B_RX_REPORT_MASK_OPT_C_M		0x6000000
#define R1B_RX_DBG_PATH_SEL_C		0x2360
#define R1B_RX_DBG_PATH_SEL_C_M		0x18000000
#define R1B_RX_CCK_DECODER_WORD_LEN_ENHANCE_C		0x2360
#define R1B_RX_CCK_DECODER_WORD_LEN_ENHANCE_C_M		0x20000000
#define R1B_RX_CCK_DECODER_CIR_OPT_C		0x2360
#define R1B_RX_CCK_DECODER_CIR_OPT_C_M		0x40000000
#define R1B_RX_POP_CRC16_OK_C		0x2360
#define R1B_RX_POP_CRC16_OK_C_M		0x80000000
#define R1B_RX_DAGC_GAIN_DECOMPOSE_TH_A_C		0x2364
#define R1B_RX_DAGC_GAIN_DECOMPOSE_TH_A_C_M		0x3FF
#define R1B_RX_DAGC_GAIN_DECOMPOSE_TH_B_C		0x2364
#define R1B_RX_DAGC_GAIN_DECOMPOSE_TH_B_C_M		0xFFC00
#define R1B_RX_DAGC_GAIN_DECOMPOSE_TH_C_C		0x2364
#define R1B_RX_DAGC_GAIN_DECOMPOSE_TH_C_C_M		0x3FF00000
#define R1B_RX_DAGC_GAIN_DECOMPOSE_LOCATION_C		0x2364
#define R1B_RX_DAGC_GAIN_DECOMPOSE_LOCATION_C_M		0xC0000000
#define LENGTH_C		0x2380
#define LENGTH_C_M		0xFFFF
#define SERVICE_C		0x2380
#define SERVICE_C_M		0xFF0000
#define PSDU_RATE_C		0x2380
#define PSDU_RATE_C_M		0xF000000
#define TXD_FORMAT_ERROR_C		0x2380
#define TXD_FORMAT_ERROR_C_M		0x40000000
#define PPDU_TYPE_BACKUP_C		0x2380
#define PPDU_TYPE_BACKUP_C_M		0x80000000
#define TX_ON_CNT_C		0x2384
#define TX_ON_CNT_C_M		0xFFFF
#define SERVICE_RECORDER_C		0x2390
#define SERVICE_RECORDER_C_M		0xFF
#define SIG_RECORDER_C		0x2390
#define SIG_RECORDER_C_M		0xFF00
#define SFD_LOCATION_RECODER_C		0x2390
#define SFD_LOCATION_RECODER_C_M		0xFF0000
#define PPDU_TYPE_RECORDER_C		0x2390
#define PPDU_TYPE_RECORDER_C_M		0x1000000
#define IDLE_HANG_DETECT_RECORDER_C		0x2390
#define IDLE_HANG_DETECT_RECORDER_C_M		0x2000000
#define RXBRK_RECORDER_C		0x2390
#define RXBRK_RECORDER_C_M		0x4000000
#define SFD_GG_RECORDER_C		0x2390
#define SFD_GG_RECORDER_C_M		0x8000000
#define CRC16_GG_RECORDER_C		0x2390
#define CRC16_GG_RECORDER_C_M		0x10000000
#define CRC16_OK_RECORDER_C		0x2390
#define CRC16_OK_RECORDER_C_M		0x20000000
#define CRC32_GG_RECORDER_C		0x2390
#define CRC32_GG_RECORDER_C_M		0x40000000
#define CRC32_OK_RECORDER_C		0x2390
#define CRC32_OK_RECORDER_C_M		0x80000000
#define CRC16_L_RECORDER_C		0x2394
#define CRC16_L_RECORDER_C_M		0xFF
#define CRC16_H_RECORDER_C		0x2394
#define CRC16_H_RECORDER_C_M		0xFF00
#define LENGTH_L_RECORDER_C		0x2394
#define LENGTH_L_RECORDER_C_M		0xFF0000
#define LENGTH_H_RECORDER_C		0x2394
#define LENGTH_H_RECORDER_C_M		0xFF000000
#define IDLE_HANG_DETECT_CNT_C		0x2398
#define IDLE_HANG_DETECT_CNT_C_M		0xFFFF
#define BCC_GG_CNT_C		0x2398
#define BCC_GG_CNT_C_M		0xFF0000
#define MLD_GG_CNT_C		0x2398
#define MLD_GG_CNT_C_M		0xF000000
#define MLD_BREAK_RECORDER_C		0x2398
#define MLD_BREAK_RECORDER_C_M		0x10000000
#define BCC_BREAK_RECORDER_C		0x2398
#define BCC_BREAK_RECORDER_C_M		0x20000000
#define SERVICE_ALARM_C		0x2398
#define SERVICE_ALARM_C_M		0xC0000000
#define TOP_GG_CNT_C		0x239C
#define TOP_GG_CNT_C_M		0xFFFF
#define BRK_CNT_C		0x239C
#define BRK_CNT_C_M		0xFFFF0000
#define SFD_GG_CNT_C		0x23A0
#define SFD_GG_CNT_C_M		0xFFFF
#define CRC16_GG_CNT_C		0x23A0
#define CRC16_GG_CNT_C_M		0xFFFF0000
#define CRC32_OK_CNT_C		0x23A4
#define CRC32_OK_CNT_C_M		0xFFFF
#define CRC32_GG_CNT_C		0x23A4
#define CRC32_GG_CNT_C_M		0xFFFF0000
#define CRC16_OK_CNT_C		0x23A8
#define CRC16_OK_CNT_C_M		0xFFFF
#define SPOOF_CNT_C		0x23A8
#define SPOOF_CNT_C_M		0xFFFF0000
#define SFD_CHEAT_OK_CNT_C		0x23AC
#define SFD_CHEAT_OK_CNT_C_M		0xF
#define SFD_CHEAT_GG_CNT_C		0x23AC
#define SFD_CHEAT_GG_CNT_C_M		0xF0
#define SIG_GG_CNT_C		0x23AC
#define SIG_GG_CNT_C_M		0xFF00
#define RATE_NOT_SUPPORT_CNT_C		0x23AC
#define RATE_NOT_SUPPORT_CNT_C_M		0xFF0000
#define LENGTH_NOT_SUPPORT_CNT_C		0x23AC
#define LENGTH_NOT_SUPPORT_CNT_C_M		0xFF000000
#define PAYLOAD_0_OK_CNT_C		0x23B0
#define PAYLOAD_0_OK_CNT_C_M		0xFF
#define PAYLOAD_1_OK_CNT_C		0x23B0
#define PAYLOAD_1_OK_CNT_C_M		0xFF00
#define PAYLOAD_2_OK_CNT_C		0x23B0
#define PAYLOAD_2_OK_CNT_C_M		0xFF0000
#define PAYLOAD_3_OK_CNT_C		0x23B0
#define PAYLOAD_3_OK_CNT_C_M		0xFF000000
#define PAYLOAD_0_GG_CNT_C		0x23B4
#define PAYLOAD_0_GG_CNT_C_M		0xFF
#define PAYLOAD_1_GG_CNT_C		0x23B4
#define PAYLOAD_1_GG_CNT_C_M		0xFF00
#define PAYLOAD_2_GG_CNT_C		0x23B4
#define PAYLOAD_2_GG_CNT_C_M		0xFF0000
#define PAYLOAD_3_GG_CNT_C		0x23B4
#define PAYLOAD_3_GG_CNT_C_M		0xFF000000
#define LENGTH_A_OK_CNT_C		0x23B8
#define LENGTH_A_OK_CNT_C_M		0xFFFF
#define LENGTH_B_OK_CNT_C		0x23B8
#define LENGTH_B_OK_CNT_C_M		0xFFFF0000
#define LENGTH_A_GG_CNT_C		0x23BC
#define LENGTH_A_GG_CNT_C_M		0xFFFF
#define LENGTH_B_GG_CNT_C		0x23BC
#define LENGTH_B_GG_CNT_C_M		0xFFFF0000
#define CNT_CCA_11B_KEEP_C		0x23C0
#define CNT_CCA_11B_KEEP_C_M		0xFFFF
#define CNT_CCA_11B_NUM_C		0x23C0
#define CNT_CCA_11B_NUM_C_M		0xFFFF0000
#define CNT_CCA_11B_CAL_C		0x23C4
#define CNT_CCA_11B_CAL_C_M		0xFF
#define CFO_STS_C		0x23C4
#define CFO_STS_C_M		0xFFF00
#define RXEVM_C		0x23C4
#define RXEVM_C_M		0xFF00000
#define CCA_C		0x23C4
#define CCA_C_M		0x40000000
#define OFDM_CCA_C		0x23C4
#define OFDM_CCA_C_M		0x80000000
#define DC_XXX_IM_C		0x23CC
#define DC_XXX_IM_C_M		0xFFF
#define DC_XXX_RE_C		0x23CC
#define DC_XXX_RE_C_M		0xFFF000
#define DC_XXX_VLD_C		0x23CC
#define DC_XXX_VLD_C_M		0x1000000
#define REPORT_SWITCH_C		0x23CC
#define REPORT_SWITCH_C_M		0x2000000
#define SUM_ABS_C		0x23D4
#define SUM_ABS_C_M		0xFFF
#define DB_C		0x23D4
#define DB_C_M		0x3FF000
#define GAIN_REPORT_C		0x23D4
#define GAIN_REPORT_C_M		0xFFC00000
#define INDEX_REPORT_0_C		0x23D8
#define INDEX_REPORT_0_C_M		0x1F
#define INDEX_REPORT_1_C		0x23D8
#define INDEX_REPORT_1_C_M		0x3E0
#define BCC_CHECK_RECORDER_C		0x23D8
#define BCC_CHECK_RECORDER_C_M		0x300000
#define BCC_CROSS_CHECK_RECORDER_C		0x23D8
#define BCC_CROSS_CHECK_RECORDER_C_M		0xC00000
#define HIGH_PIN_RECORDER_C		0x23D8
#define HIGH_PIN_RECORDER_C_M		0x3000000
#define INDEX_OFST_RECORDER_SEL_C		0x23D8
#define INDEX_OFST_RECORDER_SEL_C_M		0xF0000000
#define ANT_WEIGHT_RESULT_0_COMPRESS_C		0x23DC
#define ANT_WEIGHT_RESULT_0_COMPRESS_C_M		0xFF
#define ANT_WEIGHT_RESULT_L1_COMPRESS_C		0x23DC
#define ANT_WEIGHT_RESULT_L1_COMPRESS_C_M		0xFF00
#define ANT_SHUTDOWN_TARGET_C		0x23DC
#define ANT_SHUTDOWN_TARGET_C_M		0x30000
#define RSSI_0_C		0x23DC
#define RSSI_0_C_M		0x3FC0000
#define MAX_ANT_RSSI_DIFF_C		0x23DC
#define MAX_ANT_RSSI_DIFF_C_M		0x7C000000
#define ANT_WITH_MAX_PW_0_C		0x23DC
#define ANT_WITH_MAX_PW_0_C_M		0x80000000
#define RSSI_C		0x23E4
#define RSSI_C_M		0xFF
#define CONNECTION_CHECK_C		0x23E4
#define CONNECTION_CHECK_C_M		0x100
#define DAGC_DB_C		0x23E4
#define DAGC_DB_C_M		0x7FE00
#define RF_GAIN_RECORDER_C		0x23E4
#define RF_GAIN_RECORDER_C_M		0x1FF80000
#define PATH_EN_RECORDER_C		0x23E4
#define PATH_EN_RECORDER_C_M		0x20000000
#define REPLACE_CNT_C		0x23E8
#define REPLACE_CNT_C_M		0xF
#define REPEAT_CNT_C		0x23E8
#define REPEAT_CNT_C_M		0xF0
#define RETRY_CNT_C		0x23E8
#define RETRY_CNT_C_M		0xF00
#define CHEST_USE_HEADER_C		0x23E8
#define CHEST_USE_HEADER_C_M		0x1000
#define CHEST_USE_2M_C		0x23E8
#define CHEST_USE_2M_C_M		0x2000
#define H_IM_N_MINUS_1_C		0x23F0
#define H_IM_N_MINUS_1_C_M		0xFF
#define H_RE_N_MINUS_1_C		0x23F0
#define H_RE_N_MINUS_1_C_M		0xFF00
#define H_IM_N_C		0x23F0
#define H_IM_N_C_M		0xFF0000
#define H_RE_N_C		0x23F0
#define H_RE_N_C_M		0xFF000000
#define BAKER_DECODER_ALARM_C		0x23F4
#define BAKER_DECODER_ALARM_C_M		0x1
#define OVERFLOW_C		0x23F4
#define OVERFLOW_C_M		0x2
#define RPL_C		0x23F4
#define RPL_C_M		0xFF8
#define SCO_PULL_CNT_C		0x23F4
#define SCO_PULL_CNT_C_M		0x3FF000
#define SCO_PUSH_CNT_C		0x23F4
#define SCO_PUSH_CNT_C_M		0xFFC00000
#define MAX_ABS_OUT_IM_C		0x23FC
#define MAX_ABS_OUT_IM_C_M		0x7F
#define MAX_ABS_OUT_RE_C		0x23FC
#define MAX_ABS_OUT_RE_C_M		0x7F00
#define OUT_OVERFLOW_RECORDER_C		0x23FC
#define OUT_OVERFLOW_RECORDER_C_M		0x8000
#define L_SFD_OK_CNT_C		0x23FC
#define L_SFD_OK_CNT_C_M		0xFFFF0000
#define HOLD_LDPC_MIN_TIME_C		0x2400
#define HOLD_LDPC_MIN_TIME_C_M		0x3FF
#define HOLD_LDPC_MIN_TIME_EN_C		0x2400
#define HOLD_LDPC_MIN_TIME_EN_C_M		0x10000
#define RXVB_OFF_PKT_END_C		0x2404
#define RXVB_OFF_PKT_END_C_M		0x1
#define LDPC_LBK_MODE_C		0x2404
#define LDPC_LBK_MODE_C_M		0x2
#define TX_OUT_BUFFER_FSM_RD_COND_C		0x2404
#define TX_OUT_BUFFER_FSM_RD_COND_C_M		0x4
#define RX_PHY_ST_DELAY_C		0x2408
#define RX_PHY_ST_DELAY_C_M		0xFF
#define HE_TB_PLCP_BYPASS_I_C		0x2408
#define HE_TB_PLCP_BYPASS_I_C_M		0x100
#define LDPC_0_CLOCK_EN_C		0x240C
#define LDPC_0_CLOCK_EN_C_M		0x1
#define LDPC_1_CLOCK_EN_C		0x240C
#define LDPC_1_CLOCK_EN_C_M		0x2
#define DIS_NEW_REPT_ERROR_FIX_C		0x2410
#define DIS_NEW_REPT_ERROR_FIX_C_M		0x1
#define USER_TXBF_TYPE_C		0x2410
#define USER_TXBF_TYPE_C_M		0x10
#define DIS_TX_HE_RU26_FLAG_C		0x2410
#define DIS_TX_HE_RU26_FLAG_C_M		0x100
#define TX_HE_RU26_ACTIVE_FLAG_C		0x2410
#define TX_HE_RU26_ACTIVE_FLAG_C_M		0x1000
#define P80_AT_HIGH_FREQ_P0_I_C		0x2410
#define P80_AT_HIGH_FREQ_P0_I_C_M		0x2000
#define P80_AT_HIGH_FREQ_P1_I_C		0x2410
#define P80_AT_HIGH_FREQ_P1_I_C_M		0x4000
#define PAYLOAD_BLOCK_THD_C		0x2414
#define PAYLOAD_BLOCK_THD_C_M		0xFFF
#define PAYLOAD_BLOCK_NES2_THD_C		0x2414
#define PAYLOAD_BLOCK_NES2_THD_C_M		0xFFF0000
#define PAYLOAD_BLOCK_NES3_THD_C		0x2418
#define PAYLOAD_BLOCK_NES3_THD_C_M		0xFFF
#define P0_TXEN_ADVANCE_C		0x241C
#define P0_TXEN_ADVANCE_C_M		0x1
#define P1_TXEN_ADVANCE_C		0x241C
#define P1_TXEN_ADVANCE_C_M		0x10
#define MAC_TRX_SEL_I_C		0x2420
#define MAC_TRX_SEL_I_C_M		0xFFFFFFFF
#define DIS_OB_COLLECT_2SS_FEC01_C		0x2424
#define DIS_OB_COLLECT_2SS_FEC01_C_M		0x1
#define TX_OUT_BUFFER_FSM_SEL_C		0x2424
#define TX_OUT_BUFFER_FSM_SEL_C_M		0x2
#define RXPHY_BRK_WO_DATA_SEL_C		0x2424
#define RXPHY_BRK_WO_DATA_SEL_C_M		0x4
#define TB_AIR_FIX_EN_C		0x2424
#define TB_AIR_FIX_EN_C_M		0x8
#define RXINFO_RXSC_DELAY_SEL_C		0x2424
#define RXINFO_RXSC_DELAY_SEL_C_M		0x10
#define CH2_HESIGB_SEQ_0_C		0x2E00
#define CH2_HESIGB_SEQ_0_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_1_C		0x2E04
#define CH2_HESIGB_SEQ_1_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_2_C		0x2E08
#define CH2_HESIGB_SEQ_2_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_3_C		0x2E0C
#define CH2_HESIGB_SEQ_3_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_4_C		0x2E10
#define CH2_HESIGB_SEQ_4_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_5_C		0x2E14
#define CH2_HESIGB_SEQ_5_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_6_C		0x2E18
#define CH2_HESIGB_SEQ_6_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_7_C		0x2E1C
#define CH2_HESIGB_SEQ_7_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_8_C		0x2E20
#define CH2_HESIGB_SEQ_8_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_9_C		0x2E24
#define CH2_HESIGB_SEQ_9_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_10_C		0x2E28
#define CH2_HESIGB_SEQ_10_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_11_C		0x2E2C
#define CH2_HESIGB_SEQ_11_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_12_C		0x2E30
#define CH2_HESIGB_SEQ_12_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_13_C		0x2E34
#define CH2_HESIGB_SEQ_13_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_14_C		0x2E38
#define CH2_HESIGB_SEQ_14_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_15_C		0x2E3C
#define CH2_HESIGB_SEQ_15_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_16_C		0x2E40
#define CH2_HESIGB_SEQ_16_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_17_C		0x2E44
#define CH2_HESIGB_SEQ_17_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_18_C		0x2E48
#define CH2_HESIGB_SEQ_18_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_19_C		0x2E4C
#define CH2_HESIGB_SEQ_19_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_20_C		0x2E50
#define CH2_HESIGB_SEQ_20_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_21_C		0x2E54
#define CH2_HESIGB_SEQ_21_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_22_C		0x2E58
#define CH2_HESIGB_SEQ_22_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_23_C		0x2E5C
#define CH2_HESIGB_SEQ_23_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_24_C		0x2E60
#define CH2_HESIGB_SEQ_24_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_25_C		0x2E64
#define CH2_HESIGB_SEQ_25_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_26_C		0x2E68
#define CH2_HESIGB_SEQ_26_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_27_C		0x2E6C
#define CH2_HESIGB_SEQ_27_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_28_C		0x2E70
#define CH2_HESIGB_SEQ_28_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_29_C		0x2E74
#define CH2_HESIGB_SEQ_29_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_30_C		0x2E78
#define CH2_HESIGB_SEQ_30_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_31_C		0x2E7C
#define CH2_HESIGB_SEQ_31_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_32_C		0x2E80
#define CH2_HESIGB_SEQ_32_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_33_C		0x2E84
#define CH2_HESIGB_SEQ_33_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_34_C		0x2E88
#define CH2_HESIGB_SEQ_34_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_35_C		0x2E8C
#define CH2_HESIGB_SEQ_35_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_36_C		0x2E90
#define CH2_HESIGB_SEQ_36_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_37_C		0x2E94
#define CH2_HESIGB_SEQ_37_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_38_C		0x2E98
#define CH2_HESIGB_SEQ_38_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_39_C		0x2E9C
#define CH2_HESIGB_SEQ_39_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_40_C		0x2EA0
#define CH2_HESIGB_SEQ_40_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_41_C		0x2EA4
#define CH2_HESIGB_SEQ_41_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_42_C		0x2EA8
#define CH2_HESIGB_SEQ_42_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_43_C		0x2EAC
#define CH2_HESIGB_SEQ_43_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_44_C		0x2EB0
#define CH2_HESIGB_SEQ_44_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_45_C		0x2EB4
#define CH2_HESIGB_SEQ_45_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_46_C		0x2EB8
#define CH2_HESIGB_SEQ_46_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_47_C		0x2EBC
#define CH2_HESIGB_SEQ_47_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_48_C		0x2EC0
#define CH2_HESIGB_SEQ_48_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_49_C		0x2EC4
#define CH2_HESIGB_SEQ_49_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_50_C		0x2EC8
#define CH2_HESIGB_SEQ_50_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_51_C		0x2ECC
#define CH2_HESIGB_SEQ_51_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_52_C		0x2ED0
#define CH2_HESIGB_SEQ_52_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_53_C		0x2ED4
#define CH2_HESIGB_SEQ_53_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_54_C		0x2ED8
#define CH2_HESIGB_SEQ_54_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_55_C		0x2EDC
#define CH2_HESIGB_SEQ_55_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_56_C		0x2EE0
#define CH2_HESIGB_SEQ_56_C_M		0xFFFFFFFF
#define CH2_HESIGB_SEQ_57_C		0x2EE4
#define CH2_HESIGB_SEQ_57_C_M		0xFFFFFFFF
#define BWD_THD_2_C		0x4008
#define BWD_THD_2_C_M		0x3FF00000
#define DATA_BW_FLAG_S1_C		0x4008
#define DATA_BW_FLAG_S1_C_M		0x40000000
#define DATA_BW_FLAG_S2_C		0x4008
#define DATA_BW_FLAG_S2_C_M		0x80000000
#define BWD_THD_3_C		0x400C
#define BWD_THD_3_C_M		0x3FF
#define BWD_THD_4_C		0x400C
#define BWD_THD_4_C_M		0xFFC00
#define BWD_THD_5_C		0x400C
#define BWD_THD_5_C_M		0x3FF00000
#define DATA_BW_FLAG_S3_C		0x400C
#define DATA_BW_FLAG_S3_C_M		0x40000000
#define MANUAL_DATA_BW_EN_C		0x400C
#define MANUAL_DATA_BW_EN_C_M		0x80000000
#define BWD_RESERVED_1_C		0x4010
#define BWD_RESERVED_1_C_M		0x3FF
#define BWD_RESERVED_2_C		0x4010
#define BWD_RESERVED_2_C_M		0xFFC00
#define BWD_RESERVED_3_C		0x4010
#define BWD_RESERVED_3_C_M		0x3FF00000
#define BWD_RESERVED_4_C		0x4014
#define BWD_RESERVED_4_C_M		0x3FF
#define BWD_RESERVED_5_C		0x4014
#define BWD_RESERVED_5_C_M		0xFFC00
#define BWD_RESERVED_6_C		0x4014
#define BWD_RESERVED_6_C_M		0x3FF00000
#define NOISE_SCALING_FCTR_5TAP_1X_TAU0_SNR0_C		0x4018
#define NOISE_SCALING_FCTR_5TAP_1X_TAU0_SNR0_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_1X_TAU0_SNR1_C		0x4018
#define NOISE_SCALING_FCTR_5TAP_1X_TAU0_SNR1_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_LX_TAU0_SNR2_C		0x4018
#define NOISE_SCALING_FCTR_5TAP_LX_TAU0_SNR2_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_LX_TAU0_SNR3_C		0x4018
#define NOISE_SCALING_FCTR_5TAP_LX_TAU0_SNR3_C_M		0xFF000000
#define NOISE_SCALING_FCTR_5TAP_1X_TAU0_SNR4_C		0x401C
#define NOISE_SCALING_FCTR_5TAP_1X_TAU0_SNR4_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_1X_TAU0_SNR5_C		0x401C
#define NOISE_SCALING_FCTR_5TAP_1X_TAU0_SNR5_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_1X_TAU1_SNR0_C		0x401C
#define NOISE_SCALING_FCTR_5TAP_1X_TAU1_SNR0_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_LX_TAUL_SNR1_C		0x401C
#define NOISE_SCALING_FCTR_5TAP_LX_TAUL_SNR1_C_M		0xFF000000
#define NOISE_SCALING_FCTR_5TAP_1X_TAUL_SNR2_C		0x4020
#define NOISE_SCALING_FCTR_5TAP_1X_TAUL_SNR2_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_1X_TAUL_SNR3_C		0x4020
#define NOISE_SCALING_FCTR_5TAP_1X_TAUL_SNR3_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_1X_TAUL_SNR4_C		0x4020
#define NOISE_SCALING_FCTR_5TAP_1X_TAUL_SNR4_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_LX_TAUL_SNR5_C		0x4020
#define NOISE_SCALING_FCTR_5TAP_LX_TAUL_SNR5_C_M		0xFF000000
#define NOISE_SCALING_FCTR_5TAP_1X_TAU2_SNR0_C		0x4024
#define NOISE_SCALING_FCTR_5TAP_1X_TAU2_SNR0_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_1X_TAU2_SNR1_C		0x4024
#define NOISE_SCALING_FCTR_5TAP_1X_TAU2_SNR1_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_1X_TAU2_SNR2_C		0x4024
#define NOISE_SCALING_FCTR_5TAP_1X_TAU2_SNR2_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_1X_TAU2_SNR3_C		0x4024
#define NOISE_SCALING_FCTR_5TAP_1X_TAU2_SNR3_C_M		0xFF000000
#define NOISE_SCALING_FCTR_5TAP_1X_TAU2_SNR4_C		0x4028
#define NOISE_SCALING_FCTR_5TAP_1X_TAU2_SNR4_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_1X_TAU2_SNR5_C		0x4028
#define NOISE_SCALING_FCTR_5TAP_1X_TAU2_SNR5_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_1X_TAU3_SNR0_C		0x4028
#define NOISE_SCALING_FCTR_5TAP_1X_TAU3_SNR0_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_1X_TAU3_SNR1_C		0x4028
#define NOISE_SCALING_FCTR_5TAP_1X_TAU3_SNR1_C_M		0xFF000000
#define NOISE_SCALING_FCTR_5TAP_1X_TAU3_SNR2_C		0x402C
#define NOISE_SCALING_FCTR_5TAP_1X_TAU3_SNR2_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_1X_TAU3_SNR3_C		0x402C
#define NOISE_SCALING_FCTR_5TAP_1X_TAU3_SNR3_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_1X_TAU3_SNR4_C		0x402C
#define NOISE_SCALING_FCTR_5TAP_1X_TAU3_SNR4_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_1X_TAU3_SNR5_C		0x402C
#define NOISE_SCALING_FCTR_5TAP_1X_TAU3_SNR5_C_M		0xFF000000
#define NOISE_SCALING_FCTR_5TAP_1X_TAU4_SNR0_C		0x4030
#define NOISE_SCALING_FCTR_5TAP_1X_TAU4_SNR0_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_1X_TAU4_SNR1_C		0x4030
#define NOISE_SCALING_FCTR_5TAP_1X_TAU4_SNR1_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_1X_TAU4_SNR2_C		0x4030
#define NOISE_SCALING_FCTR_5TAP_1X_TAU4_SNR2_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_1X_TAU4_SNR3_C		0x4030
#define NOISE_SCALING_FCTR_5TAP_1X_TAU4_SNR3_C_M		0xFF000000
#define NOISE_SCALING_FCTR_5TAP_1X_TAU4_SNR4_C		0x4034
#define NOISE_SCALING_FCTR_5TAP_1X_TAU4_SNR4_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_1X_TAU4_SNR5_C		0x4034
#define NOISE_SCALING_FCTR_5TAP_1X_TAU4_SNR5_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_1X_TAU5_SNR0_C		0x4034
#define NOISE_SCALING_FCTR_5TAP_1X_TAU5_SNR0_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_1X_TAU5_SNR1_C		0x4034
#define NOISE_SCALING_FCTR_5TAP_1X_TAU5_SNR1_C_M		0xFF000000
#define NOISE_SCALING_FCTR_5TAP_1X_TAU5_SNR2_C		0x4038
#define NOISE_SCALING_FCTR_5TAP_1X_TAU5_SNR2_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_1X_TAU5_SNR3_C		0x4038
#define NOISE_SCALING_FCTR_5TAP_1X_TAU5_SNR3_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_1X_TAU5_SNR4_C		0x4038
#define NOISE_SCALING_FCTR_5TAP_1X_TAU5_SNR4_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_1X_TAU5_SNR5_C		0x4038
#define NOISE_SCALING_FCTR_5TAP_1X_TAU5_SNR5_C_M		0xFF000000
#define NOISE_SCALING_FCTR_5TAP_2X_TAU0_SNR0_C		0x403C
#define NOISE_SCALING_FCTR_5TAP_2X_TAU0_SNR0_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_2X_TAU0_SNR1_C		0x403C
#define NOISE_SCALING_FCTR_5TAP_2X_TAU0_SNR1_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_2X_TAU0_SNR2_C		0x403C
#define NOISE_SCALING_FCTR_5TAP_2X_TAU0_SNR2_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_2X_TAU0_SNR3_C		0x403C
#define NOISE_SCALING_FCTR_5TAP_2X_TAU0_SNR3_C_M		0xFF000000
#define NOISE_SCALING_FCTR_5TAP_2X_TAU0_SNR4_C		0x4040
#define NOISE_SCALING_FCTR_5TAP_2X_TAU0_SNR4_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_2X_TAU0_SNR5_C		0x4040
#define NOISE_SCALING_FCTR_5TAP_2X_TAU0_SNR5_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_2X_TAU1_SNR0_C		0x4040
#define NOISE_SCALING_FCTR_5TAP_2X_TAU1_SNR0_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_2X_TAU1_SNR1_C		0x4040
#define NOISE_SCALING_FCTR_5TAP_2X_TAU1_SNR1_C_M		0xFF000000
#define NOISE_SCALING_FCTR_5TAP_2X_TAU1_SNR2_C		0x4044
#define NOISE_SCALING_FCTR_5TAP_2X_TAU1_SNR2_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_2X_TAU1_SNR3_C		0x4044
#define NOISE_SCALING_FCTR_5TAP_2X_TAU1_SNR3_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_2X_TAU1_SNR4_C		0x4044
#define NOISE_SCALING_FCTR_5TAP_2X_TAU1_SNR4_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_2X_TAU1_SNR5_C		0x4044
#define NOISE_SCALING_FCTR_5TAP_2X_TAU1_SNR5_C_M		0xFF000000
#define NOISE_SCALING_FCTR_5TAP_2X_TAU2_SNR0_C		0x4048
#define NOISE_SCALING_FCTR_5TAP_2X_TAU2_SNR0_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_2X_TAU2_SNR1_C		0x4048
#define NOISE_SCALING_FCTR_5TAP_2X_TAU2_SNR1_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_2X_TAU2_SNR2_C		0x4048
#define NOISE_SCALING_FCTR_5TAP_2X_TAU2_SNR2_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_2X_TAU2_SNR3_C		0x4048
#define NOISE_SCALING_FCTR_5TAP_2X_TAU2_SNR3_C_M		0xFF000000
#define NOISE_SCALING_FCTR_5TAP_2X_TAU2_SNR4_C		0x404C
#define NOISE_SCALING_FCTR_5TAP_2X_TAU2_SNR4_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_2X_TAU2_SNR5_C		0x404C
#define NOISE_SCALING_FCTR_5TAP_2X_TAU2_SNR5_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_2X_TAU3_SNR0_C		0x404C
#define NOISE_SCALING_FCTR_5TAP_2X_TAU3_SNR0_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_2X_TAU3_SNR1_C		0x404C
#define NOISE_SCALING_FCTR_5TAP_2X_TAU3_SNR1_C_M		0xFF000000
#define NOISE_SCALING_FCTR_5TAP_2X_TAU3_SNR2_C		0x4050
#define NOISE_SCALING_FCTR_5TAP_2X_TAU3_SNR2_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_2X_TAU3_SNR3_C		0x4050
#define NOISE_SCALING_FCTR_5TAP_2X_TAU3_SNR3_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_2X_TAU3_SNR4_C		0x4050
#define NOISE_SCALING_FCTR_5TAP_2X_TAU3_SNR4_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_2X_TAU3_SNR5_C		0x4050
#define NOISE_SCALING_FCTR_5TAP_2X_TAU3_SNR5_C_M		0xFF000000
#define NOISE_SCALING_FCTR_5TAP_2X_TAU4_SNR0_C		0x4054
#define NOISE_SCALING_FCTR_5TAP_2X_TAU4_SNR0_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_2X_TAU4_SNR1_C		0x4054
#define NOISE_SCALING_FCTR_5TAP_2X_TAU4_SNR1_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_2X_TAU4_SNR2_C		0x4054
#define NOISE_SCALING_FCTR_5TAP_2X_TAU4_SNR2_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_2X_TAU4_SNR3_C		0x4054
#define NOISE_SCALING_FCTR_5TAP_2X_TAU4_SNR3_C_M		0xFF000000
#define NOISE_SCALING_FCTR_5TAP_2X_TAU4_SNR4_C		0x4058
#define NOISE_SCALING_FCTR_5TAP_2X_TAU4_SNR4_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_2X_TAU4_SNR5_C		0x4058
#define NOISE_SCALING_FCTR_5TAP_2X_TAU4_SNR5_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_2X_TAU5_SNR0_C		0x4058
#define NOISE_SCALING_FCTR_5TAP_2X_TAU5_SNR0_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_2X_TAU5_SNR1_C		0x4058
#define NOISE_SCALING_FCTR_5TAP_2X_TAU5_SNR1_C_M		0xFF000000
#define NOISE_SCALING_FCTR_5TAP_2X_TAU5_SNR2_C		0x405C
#define NOISE_SCALING_FCTR_5TAP_2X_TAU5_SNR2_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_2X_TAU5_SNR3_C		0x405C
#define NOISE_SCALING_FCTR_5TAP_2X_TAU5_SNR3_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_2X_TAU5_SNR4_C		0x405C
#define NOISE_SCALING_FCTR_5TAP_2X_TAU5_SNR4_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_2X_TAU5_SNR5_C		0x405C
#define NOISE_SCALING_FCTR_5TAP_2X_TAU5_SNR5_C_M		0xFF000000
#define NOISE_SCALING_FCTR_5TAP_4X_TAU0_SNR0_C		0x4060
#define NOISE_SCALING_FCTR_5TAP_4X_TAU0_SNR0_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_4X_TAU0_SNR1_C		0x4060
#define NOISE_SCALING_FCTR_5TAP_4X_TAU0_SNR1_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_4X_TAU0_SNR2_C		0x4060
#define NOISE_SCALING_FCTR_5TAP_4X_TAU0_SNR2_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_4X_TAU0_SNR3_C		0x4060
#define NOISE_SCALING_FCTR_5TAP_4X_TAU0_SNR3_C_M		0xFF000000
#define NOISE_SCALING_FCTR_5TAP_4X_TAU0_SNR4_C		0x4064
#define NOISE_SCALING_FCTR_5TAP_4X_TAU0_SNR4_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_4X_TAU0_SNR5_C		0x4064
#define NOISE_SCALING_FCTR_5TAP_4X_TAU0_SNR5_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_4X_TAUL_SNR0_C		0x4064
#define NOISE_SCALING_FCTR_5TAP_4X_TAUL_SNR0_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_4X_TAUL_SNR1_C		0x4064
#define NOISE_SCALING_FCTR_5TAP_4X_TAUL_SNR1_C_M		0xFF000000
#define NOISE_SCALING_FCTR_5TAP_4X_TAUL_SNR2_C		0x4068
#define NOISE_SCALING_FCTR_5TAP_4X_TAUL_SNR2_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_4X_TAUL_SNR3_C		0x4068
#define NOISE_SCALING_FCTR_5TAP_4X_TAUL_SNR3_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_4X_TAUL_SNR4_C		0x4068
#define NOISE_SCALING_FCTR_5TAP_4X_TAUL_SNR4_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_4X_TAUL_SNR5_C		0x4068
#define NOISE_SCALING_FCTR_5TAP_4X_TAUL_SNR5_C_M		0xFF000000
#define NOISE_SCALING_FCTR_5TAP_4X_TAU2_SNR0_C		0x406C
#define NOISE_SCALING_FCTR_5TAP_4X_TAU2_SNR0_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_4X_TAU2_SNR1_C		0x406C
#define NOISE_SCALING_FCTR_5TAP_4X_TAU2_SNR1_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_4X_TAU2_SNR2_C		0x406C
#define NOISE_SCALING_FCTR_5TAP_4X_TAU2_SNR2_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_4X_TAU2_SNR3_C		0x406C
#define NOISE_SCALING_FCTR_5TAP_4X_TAU2_SNR3_C_M		0xFF000000
#define NOISE_SCALING_FCTR_5TAP_4X_TAU2_SNR4_C		0x4070
#define NOISE_SCALING_FCTR_5TAP_4X_TAU2_SNR4_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_4X_TAU2_SNR5_C		0x4070
#define NOISE_SCALING_FCTR_5TAP_4X_TAU2_SNR5_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_4X_TAU3_SNR0_C		0x4070
#define NOISE_SCALING_FCTR_5TAP_4X_TAU3_SNR0_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_4X_TAU3_SNR1_C		0x4070
#define NOISE_SCALING_FCTR_5TAP_4X_TAU3_SNR1_C_M		0xFF000000
#define NOISE_SCALING_FCTR_5TAP_4X_TAU3_SNR2_C		0x4074
#define NOISE_SCALING_FCTR_5TAP_4X_TAU3_SNR2_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_4X_TAU3_SNR3_C		0x4074
#define NOISE_SCALING_FCTR_5TAP_4X_TAU3_SNR3_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_4X_TAU3_SNR4_C		0x4074
#define NOISE_SCALING_FCTR_5TAP_4X_TAU3_SNR4_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_4X_TAU3_SNR5_C		0x4074
#define NOISE_SCALING_FCTR_5TAP_4X_TAU3_SNR5_C_M		0xFF000000
#define NOISE_SCALING_FCTR_5TAP_4X_TAU4_SNR0_C		0x4078
#define NOISE_SCALING_FCTR_5TAP_4X_TAU4_SNR0_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_4X_TAU4_SNR1_C		0x4078
#define NOISE_SCALING_FCTR_5TAP_4X_TAU4_SNR1_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_4X_TAU4_SNR2_C		0x4078
#define NOISE_SCALING_FCTR_5TAP_4X_TAU4_SNR2_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_4X_TAU4_SNR3_C		0x4070
#define NOISE_SCALING_FCTR_5TAP_4X_TAU4_SNR3_C_M		0xFF000000
#define NOISE_SCALING_FCTR_5TAP_4X_TAU4_SNR4_C		0x407C
#define NOISE_SCALING_FCTR_5TAP_4X_TAU4_SNR4_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_4X_TAU4_SNR5_C		0x407C
#define NOISE_SCALING_FCTR_5TAP_4X_TAU4_SNR5_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_4X_TAU5_SNR0_C		0x407C
#define NOISE_SCALING_FCTR_5TAP_4X_TAU5_SNR0_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_4X_TAU5_SNR1_C		0x407C
#define NOISE_SCALING_FCTR_5TAP_4X_TAU5_SNR1_C_M		0xFF000000
#define NOISE_SCALING_FCTR_5TAP_4X_TAU5_SNR2_C		0x4080
#define NOISE_SCALING_FCTR_5TAP_4X_TAU5_SNR2_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_4X_TAU5_SNR3_C		0x4080
#define NOISE_SCALING_FCTR_5TAP_4X_TAU5_SNR3_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_4X_TAU5_SNR4_C		0x4080
#define NOISE_SCALING_FCTR_5TAP_4X_TAU5_SNR4_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_4X_TAU5_SNR5_C		0x4080
#define NOISE_SCALING_FCTR_5TAP_4X_TAU5_SNR5_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_1X_TAU0_SNR0_C		0x4084
#define NOISE_SCALING_FCTR_9TAP_1X_TAU0_SNR0_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_1X_TAU0_SNR1_C		0x4084
#define NOISE_SCALING_FCTR_9TAP_1X_TAU0_SNR1_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_1X_TAU0_SNR2_C		0x4084
#define NOISE_SCALING_FCTR_9TAP_1X_TAU0_SNR2_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_1X_TAU0_SNR3_C		0x4084
#define NOISE_SCALING_FCTR_9TAP_1X_TAU0_SNR3_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_1X_TAU0_SNR4_C		0x4088
#define NOISE_SCALING_FCTR_9TAP_1X_TAU0_SNR4_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_1X_TAU0_SNR5_C		0x4088
#define NOISE_SCALING_FCTR_9TAP_1X_TAU0_SNR5_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_1X_TAU1_SNR0_C		0x4088
#define NOISE_SCALING_FCTR_9TAP_1X_TAU1_SNR0_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_1X_TAU1_SNR1_C		0x4088
#define NOISE_SCALING_FCTR_9TAP_1X_TAU1_SNR1_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_1X_TAU1_SNR2_C		0x408C
#define NOISE_SCALING_FCTR_9TAP_1X_TAU1_SNR2_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_1X_TAU1_SNR3_C		0x408C
#define NOISE_SCALING_FCTR_9TAP_1X_TAU1_SNR3_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_1X_TAU1_SNR4_C		0x408C
#define NOISE_SCALING_FCTR_9TAP_1X_TAU1_SNR4_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_1X_TAU1_SNR5_C		0x408C
#define NOISE_SCALING_FCTR_9TAP_1X_TAU1_SNR5_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_1X_TAU2_SNR0_C		0x4090
#define NOISE_SCALING_FCTR_9TAP_1X_TAU2_SNR0_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_1X_TAU2_SNR1_C		0x4090
#define NOISE_SCALING_FCTR_9TAP_1X_TAU2_SNR1_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_1X_TAU2_SNR2_C		0x4090
#define NOISE_SCALING_FCTR_9TAP_1X_TAU2_SNR2_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_1X_TAU2_SNR3_C		0x4090
#define NOISE_SCALING_FCTR_9TAP_1X_TAU2_SNR3_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_1X_TAU2_SNR4_C		0x4094
#define NOISE_SCALING_FCTR_9TAP_1X_TAU2_SNR4_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_1X_TAU2_SNR5_C		0x4094
#define NOISE_SCALING_FCTR_9TAP_1X_TAU2_SNR5_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_1X_TAU3_SNR0_C		0x4094
#define NOISE_SCALING_FCTR_9TAP_1X_TAU3_SNR0_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_1X_TAU3_SNR1_C		0x4094
#define NOISE_SCALING_FCTR_9TAP_1X_TAU3_SNR1_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_1X_TAU3_SNR2_C		0x4098
#define NOISE_SCALING_FCTR_9TAP_1X_TAU3_SNR2_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_1X_TAU3_SNR3_C		0x4098
#define NOISE_SCALING_FCTR_9TAP_1X_TAU3_SNR3_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_1X_TAU3_SNR4_C		0x4098
#define NOISE_SCALING_FCTR_9TAP_1X_TAU3_SNR4_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_1X_TAU3_SNR5_C		0x4098
#define NOISE_SCALING_FCTR_9TAP_1X_TAU3_SNR5_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_1X_TAU4_SNR0_C		0x409C
#define NOISE_SCALING_FCTR_9TAP_1X_TAU4_SNR0_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_1X_TAU4_SNR1_C		0x409C
#define NOISE_SCALING_FCTR_9TAP_1X_TAU4_SNR1_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_1X_TAU4_SNR2_C		0x409C
#define NOISE_SCALING_FCTR_9TAP_1X_TAU4_SNR2_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_1X_TAU4_SNR3_C		0x409C
#define NOISE_SCALING_FCTR_9TAP_1X_TAU4_SNR3_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_1X_TAU4_SNR4_C		0x40A0
#define NOISE_SCALING_FCTR_9TAP_1X_TAU4_SNR4_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_1X_TAU4_SNR5_C		0x40A0
#define NOISE_SCALING_FCTR_9TAP_1X_TAU4_SNR5_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_1X_TAU5_SNR0_C		0x40A0
#define NOISE_SCALING_FCTR_9TAP_1X_TAU5_SNR0_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_1X_TAU5_SNR1_C		0x40A0
#define NOISE_SCALING_FCTR_9TAP_1X_TAU5_SNR1_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_1X_TAU5_SNR2_C		0x40A4
#define NOISE_SCALING_FCTR_9TAP_1X_TAU5_SNR2_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_1X_TAU5_SNR3_C		0x40A4
#define NOISE_SCALING_FCTR_9TAP_1X_TAU5_SNR3_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_1X_TAU5_SNR4_C		0x40A4
#define NOISE_SCALING_FCTR_9TAP_1X_TAU5_SNR4_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_1X_TAU5_SNR5_C		0x40A4
#define NOISE_SCALING_FCTR_9TAP_1X_TAU5_SNR5_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_2X_TAU0_SNR0_C		0x40A8
#define NOISE_SCALING_FCTR_9TAP_2X_TAU0_SNR0_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_2X_TAU0_SNR1_C		0x40A8
#define NOISE_SCALING_FCTR_9TAP_2X_TAU0_SNR1_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_2X_TAU0_SNR2_C		0x40A8
#define NOISE_SCALING_FCTR_9TAP_2X_TAU0_SNR2_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_2X_TAU0_SNR3_C		0x40A8
#define NOISE_SCALING_FCTR_9TAP_2X_TAU0_SNR3_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_2X_TAU0_SNR4_C		0x40AC
#define NOISE_SCALING_FCTR_9TAP_2X_TAU0_SNR4_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_2X_TAU0_SNR5_C		0x40AC
#define NOISE_SCALING_FCTR_9TAP_2X_TAU0_SNR5_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_2X_TAUL_SNR0_C		0x40AC
#define NOISE_SCALING_FCTR_9TAP_2X_TAUL_SNR0_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_2X_TAUL_SNR1_C		0x40AC
#define NOISE_SCALING_FCTR_9TAP_2X_TAUL_SNR1_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_2X_TAUL_SNR2_C		0x40B0
#define NOISE_SCALING_FCTR_9TAP_2X_TAUL_SNR2_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_2X_TAUL_SNR3_C		0x40B0
#define NOISE_SCALING_FCTR_9TAP_2X_TAUL_SNR3_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_2X_TAUL_SNR4_C		0x40B0
#define NOISE_SCALING_FCTR_9TAP_2X_TAUL_SNR4_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_2X_TAUL_SNR5_C		0x40B0
#define NOISE_SCALING_FCTR_9TAP_2X_TAUL_SNR5_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_2X_TAU2_SNR0_C		0x40B4
#define NOISE_SCALING_FCTR_9TAP_2X_TAU2_SNR0_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_2X_TAU2_SNR1_C		0x40B4
#define NOISE_SCALING_FCTR_9TAP_2X_TAU2_SNR1_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_2X_TAU2_SNR2_C		0x40B4
#define NOISE_SCALING_FCTR_9TAP_2X_TAU2_SNR2_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_2X_TAU2_SNR3_C		0x40B4
#define NOISE_SCALING_FCTR_9TAP_2X_TAU2_SNR3_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_2X_TAU2_SNR4_C		0x40B8
#define NOISE_SCALING_FCTR_9TAP_2X_TAU2_SNR4_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_2X_TAU2_SNR5_C		0x40B8
#define NOISE_SCALING_FCTR_9TAP_2X_TAU2_SNR5_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_2X_TAU3_SNR0_C		0x40B8
#define NOISE_SCALING_FCTR_9TAP_2X_TAU3_SNR0_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_2X_TAU3_SNR1_C		0x40B8
#define NOISE_SCALING_FCTR_9TAP_2X_TAU3_SNR1_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_2X_TAU3_SNR2_C		0x40BC
#define NOISE_SCALING_FCTR_9TAP_2X_TAU3_SNR2_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_2X_TAU3_SNR3_C		0x40BC
#define NOISE_SCALING_FCTR_9TAP_2X_TAU3_SNR3_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_2X_TAU3_SNR4_C		0x40BC
#define NOISE_SCALING_FCTR_9TAP_2X_TAU3_SNR4_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_2X_TAU3_SNR5_C		0x40BC
#define NOISE_SCALING_FCTR_9TAP_2X_TAU3_SNR5_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_2X_TAU4_SNR0_C		0x40C0
#define NOISE_SCALING_FCTR_9TAP_2X_TAU4_SNR0_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_2X_TAU4_SNR1_C		0x40C0
#define NOISE_SCALING_FCTR_9TAP_2X_TAU4_SNR1_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_2X_TAU4_SNR2_C		0x40C0
#define NOISE_SCALING_FCTR_9TAP_2X_TAU4_SNR2_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_2X_TAU4_SNR3_C		0x40C0
#define NOISE_SCALING_FCTR_9TAP_2X_TAU4_SNR3_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_2X_TAU4_SNR4_C		0x40C4
#define NOISE_SCALING_FCTR_9TAP_2X_TAU4_SNR4_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_2X_TAU4_SNR5_C		0x40C4
#define NOISE_SCALING_FCTR_9TAP_2X_TAU4_SNR5_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_2X_TAU5_SNR0_C		0x40C4
#define NOISE_SCALING_FCTR_9TAP_2X_TAU5_SNR0_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_2X_TAU5_SNR1_C		0x40C4
#define NOISE_SCALING_FCTR_9TAP_2X_TAU5_SNR1_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_2X_TAU5_SNR2_C		0x40C8
#define NOISE_SCALING_FCTR_9TAP_2X_TAU5_SNR2_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_2X_TAU5_SNR3_C		0x40C8
#define NOISE_SCALING_FCTR_9TAP_2X_TAU5_SNR3_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_2X_TAU5_SNR4_C		0x40C8
#define NOISE_SCALING_FCTR_9TAP_2X_TAU5_SNR4_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_2X_TAU5_SNR5_C		0x40C8
#define NOISE_SCALING_FCTR_9TAP_2X_TAU5_SNR5_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_4X_TAU0_SNR0_C		0x40CC
#define NOISE_SCALING_FCTR_9TAP_4X_TAU0_SNR0_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_4X_TAU0_SNR1_C		0x40CC
#define NOISE_SCALING_FCTR_9TAP_4X_TAU0_SNR1_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_4X_TAU0_SNR2_C		0x40CC
#define NOISE_SCALING_FCTR_9TAP_4X_TAU0_SNR2_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_4X_TAU0_SNR3_C		0x40CC
#define NOISE_SCALING_FCTR_9TAP_4X_TAU0_SNR3_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_4X_TAU0_SNR4_C		0x40D0
#define NOISE_SCALING_FCTR_9TAP_4X_TAU0_SNR4_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_4X_TAU0_SNR5_C		0x40D0
#define NOISE_SCALING_FCTR_9TAP_4X_TAU0_SNR5_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_4X_TAUL_SNR0_C		0x40D0
#define NOISE_SCALING_FCTR_9TAP_4X_TAUL_SNR0_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_4X_TAUL_SNR1_C		0x40D0
#define NOISE_SCALING_FCTR_9TAP_4X_TAUL_SNR1_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_4X_TAUL_SNR2_C		0x40D4
#define NOISE_SCALING_FCTR_9TAP_4X_TAUL_SNR2_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_4X_TAUL_SNR3_C		0x40D4
#define NOISE_SCALING_FCTR_9TAP_4X_TAUL_SNR3_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_4X_TAUL_SNR4_C		0x40D4
#define NOISE_SCALING_FCTR_9TAP_4X_TAUL_SNR4_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_4X_TAUL_SNR5_C		0x40D4
#define NOISE_SCALING_FCTR_9TAP_4X_TAUL_SNR5_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_4X_TAU2_SNR0_C		0x40D8
#define NOISE_SCALING_FCTR_9TAP_4X_TAU2_SNR0_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_4X_TAU2_SNR1_C		0x40D8
#define NOISE_SCALING_FCTR_9TAP_4X_TAU2_SNR1_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_4X_TAU2_SNR2_C		0x40D8
#define NOISE_SCALING_FCTR_9TAP_4X_TAU2_SNR2_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_4X_TAU2_SNR3_C		0x40D8
#define NOISE_SCALING_FCTR_9TAP_4X_TAU2_SNR3_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_4X_TAU2_SNR4_C		0x40DC
#define NOISE_SCALING_FCTR_9TAP_4X_TAU2_SNR4_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_4X_TAU2_SNR5_C		0x40DC
#define NOISE_SCALING_FCTR_9TAP_4X_TAU2_SNR5_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_4X_TAU3_SNR0_C		0x40DC
#define NOISE_SCALING_FCTR_9TAP_4X_TAU3_SNR0_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_4X_TAU3_SNR1_C		0x40DC
#define NOISE_SCALING_FCTR_9TAP_4X_TAU3_SNR1_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_4X_TAU3_SNR2_C		0x40E0
#define NOISE_SCALING_FCTR_9TAP_4X_TAU3_SNR2_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_4X_TAU3_SNR3_C		0x40E0
#define NOISE_SCALING_FCTR_9TAP_4X_TAU3_SNR3_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_4X_TAU3_SNR4_C		0x40E0
#define NOISE_SCALING_FCTR_9TAP_4X_TAU3_SNR4_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_4X_TAU3_SNR5_C		0x40E0
#define NOISE_SCALING_FCTR_9TAP_4X_TAU3_SNR5_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_4X_TAU4_SNR0_C		0x40E4
#define NOISE_SCALING_FCTR_9TAP_4X_TAU4_SNR0_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_4X_TAU4_SNR1_C		0x40E4
#define NOISE_SCALING_FCTR_9TAP_4X_TAU4_SNR1_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_4X_TAU4_SNR2_C		0x40E4
#define NOISE_SCALING_FCTR_9TAP_4X_TAU4_SNR2_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_4X_TAU4_SNR3_C		0x40E4
#define NOISE_SCALING_FCTR_9TAP_4X_TAU4_SNR3_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_4X_TAU4_SNR4_C		0x40E8
#define NOISE_SCALING_FCTR_9TAP_4X_TAU4_SNR4_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_4X_TAU4_SNR5_C		0x40E8
#define NOISE_SCALING_FCTR_9TAP_4X_TAU4_SNR5_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_4X_TAU5_SNR0_C		0x40E8
#define NOISE_SCALING_FCTR_9TAP_4X_TAU5_SNR0_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_4X_TAU5_SNR1_C		0x40E8
#define NOISE_SCALING_FCTR_9TAP_4X_TAU5_SNR1_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_4X_TAU5_SNR2_C		0x40EC
#define NOISE_SCALING_FCTR_9TAP_4X_TAU5_SNR2_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_4X_TAU5_SNR3_C		0x40EC
#define NOISE_SCALING_FCTR_9TAP_4X_TAU5_SNR3_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_4X_TAU5_SNR4_C		0x40EC
#define NOISE_SCALING_FCTR_9TAP_4X_TAU5_SNR4_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_4X_TAU5_SNR5_C		0x40EC
#define NOISE_SCALING_FCTR_9TAP_4X_TAU5_SNR5_C_M		0xFF000000
#define NOISE_EST_COUNT_THR_C		0x40F0
#define NOISE_EST_COUNT_THR_C_M		0x3F
#define ZERO_HOLD_FOR_1X_EN_C		0x40F0
#define ZERO_HOLD_FOR_1X_EN_C_M		0x40
#define ZERO_HOLD_FOR_2X_EN_C		0x40F0
#define ZERO_HOLD_FOR_2X_EN_C_M		0x80
#define SMOOTH_COEFF_SEL_C		0x40F4
#define SMOOTH_COEFF_SEL_C_M		0x3
#define V_MATRIX_INTPL_EN_C		0x40F4
#define V_MATRIX_INTPL_EN_C_M		0x4
#define V_MATRIX_SMO_EN_C		0x40F4
#define V_MATRIX_SMO_EN_C_M		0x8
#define MUIC_EN_C		0x40F8
#define MUIC_EN_C_M		0x1
#define DEV1_TH_NGL_BW20_C		0x40FC
#define DEV1_TH_NGL_BW20_C_M		0x3F
#define DEV1_TH_NG2_BW20_C		0x40FC
#define DEV1_TH_NG2_BW20_C_M		0xFC0000
#define AVGSNR_DIFF_EN_C		0x40FC
#define AVGSNR_DIFF_EN_C_M		0x80000000
#define DEVL_TH_NG4_BW20_C		0x4100
#define DEVL_TH_NG4_BW20_C_M		0xFC0
#define DEV2_TH_NG1_BW20_C		0x4100
#define DEV2_TH_NG1_BW20_C_M		0x3F000000
#define BADTONE_COUNT_TH_SRC_GRPING_C		0x4100
#define BADTONE_COUNT_TH_SRC_GRPING_C_M		0x40000000
#define DEV2_TH_NG2_BW20_C		0x4104
#define DEV2_TH_NG2_BW20_C_M		0x3F000
#define DEV2_TH_NG4_BW20_C		0x4108
#define DEV2_TH_NG4_BW20_C_M		0x3F
#define HE_DEV1_TH_NG16_BW20_C		0x4108
#define HE_DEV1_TH_NG16_BW20_C_M		0xFC0000
#define HE_DEV1_TH_NG4_BW20_C		0x410C
#define HE_DEV1_TH_NG4_BW20_C_M		0xFC0
#define HE_DEV2_TH_NG16_BW20_C		0x410C
#define HE_DEV2_TH_NG16_BW20_C_M		0x3F000000
#define HE_DEV2_TH_NG4_BW20_C		0x4110
#define HE_DEV2_TH_NG4_BW20_C_M		0x3F000
#define HE_SNR1_MIN_CNT_TH_NG16_BW20_C		0x4114
#define HE_SNR1_MIN_CNT_TH_NG16_BW20_C_M		0x3F
#define HE_SNR1_MIN_CNT_TH_NG4_BW20_C		0x4114
#define HE_SNR1_MIN_CNT_TH_NG4_BW20_C_M		0xFC0000
#define HE_SNR2_MIN_CNT_TH_NG16_BW20_C		0x4118
#define HE_SNR2_MIN_CNT_TH_NG16_BW20_C_M		0xFC0
#define HE_SNR2_MIN_CNT_TH_NG4_BW20_C		0x4118
#define HE_SNR2_MIN_CNT_TH_NG4_BW20_C_M		0x3F000000
#define SNR1_MIN_CNT_TH_NGL_BW20_C		0x411C
#define SNR1_MIN_CNT_TH_NGL_BW20_C_M		0x3F000
#define SNR1_MIN_CNT_TH_NG2_BW20_C		0x4120
#define SNR1_MIN_CNT_TH_NG2_BW20_C_M		0x3F
#define SNR1_MIN_CNT_TH_NG4_BW20_C		0x4120
#define SNR1_MIN_CNT_TH_NG4_BW20_C_M		0xFC0000
#define SNR2_MIN_CNT_TH_NG1_BW20_C		0x4124
#define SNR2_MIN_CNT_TH_NG1_BW20_C_M		0xFC0
#define SNR2_MIN_CNT_TH_NG2_BW20_C		0x4124
#define SNR2_MIN_CNT_TH_NG2_BW20_C_M		0x3F000000
#define SNR2_MIN_CNT_TH_NG4_BW20_C		0x4128
#define SNR2_MIN_CNT_TH_NG4_BW20_C_M		0x3F000
#define SNRLOSS_WGT_C		0x412C
#define SNRLOSS_WGT_C_M		0x1F
#define HE_SNR1_TH_NG16_BW20_C		0x412C
#define HE_SNR1_TH_NG16_BW20_C_M		0x1E0
#define HE_SNR1_TH_NG4_BW20_C		0x412C
#define HE_SNR1_TH_NG4_BW20_C_M		0x1E0000
#define HE_SNR2_TH_NG16_BW20_C		0x4130
#define HE_SNR2_TH_NG16_BW20_C_M		0xF
#define HE_SNR2_TH_NG4_BW20_C		0x4130
#define HE_SNR2_TH_NG4_BW20_C_M		0xF000
#define SNR1_TH_NG1_BW20_C		0x4130
#define SNR1_TH_NG1_BW20_C_M		0xF000000
#define SNR1_TH_NG2_BW20_C		0x4134
#define SNR1_TH_NG2_BW20_C_M		0xF0
#define SNR1_TH_NG4_BW20_C		0x4134
#define SNR1_TH_NG4_BW20_C_M		0xF0000
#define SNR2_TH_NG1_BW20_C		0x4134
#define SNR2_TH_NG1_BW20_C_M		0xF0000000
#define SNR2_TH_NG2_BW20_C		0x4138
#define SNR2_TH_NG2_BW20_C_M		0xF00
#define SNR2_TH_NG4_BW20_C		0x4138
#define SNR2_TH_NG4_BW20_C_M		0xF00000
#define AVGSNR_DIFF_TH_C		0x413C
#define AVGSNR_DIFF_TH_C_M		0xF
#define OTHERSNR_WGT_C		0x413C
#define OTHERSNR_WGT_C_M		0xF0
#define PDP_AWGN_FLAG_SUB_TUNE_C		0x4140
#define PDP_AWGN_FLAG_SUB_TUNE_C_M		0x3FF
#define PDP_SNR_SHIFT_FOR_NONLEGACY_C		0x4140
#define PDP_SNR_SHIFT_FOR_NONLEGACY_C_M		0xFFC00
#define PDP_CORR_DIST1_W0_C		0x4140
#define PDP_CORR_DIST1_W0_C_M		0x3FF00000
#define GI_COMB_EN_C		0x4140
#define GI_COMB_EN_C_M		0x40000000
#define PDP_ALL_COMB_EN_C		0x4140
#define PDP_ALL_COMB_EN_C_M		0x80000000
#define PDP_CORR_DIST1_W1_C		0x4144
#define PDP_CORR_DIST1_W1_C_M		0x3FF
#define PDP_CORR_DIST1_W10_C		0x4144
#define PDP_CORR_DIST1_W10_C_M		0xFFC00
#define PDP_CORR_DIST1_W11_C		0x4144
#define PDP_CORR_DIST1_W11_C_M		0x3FF00000
#define MANUAL_GD_PHASE_EN_C		0x4144
#define MANUAL_GD_PHASE_EN_C_M		0x40000000
#define MANUAL_SNR_IDX_EN_C		0x4144
#define MANUAL_SNR_IDX_EN_C_M		0x80000000
#define PDP_CORR_DIST1_W12_C		0x4148
#define PDP_CORR_DIST1_W12_C_M		0x3FF
#define PDP_CORR_DIST1_W13_C		0x4148
#define PDP_CORR_DIST1_W13_C_M		0xFFC00
#define PDP_CORR_DIST1_W14_C		0x4148
#define PDP_CORR_DIST1_W14_C_M		0x3FF00000
#define MANUAL_TMAX_IDX_EN_C		0x4148
#define MANUAL_TMAX_IDX_EN_C_M		0x40000000
#define PDP_CORR_DIST1_W15_C		0x414C
#define PDP_CORR_DIST1_W15_C_M		0x3FF
#define PDP_CORR_DIST1_W16_C		0x414C
#define PDP_CORR_DIST1_W16_C_M		0xFFC00
#define PDP_CORR_DIST1_W17_C		0x414C
#define PDP_CORR_DIST1_W17_C_M		0x3FF00000
#define PDP_CORR_DIST1_W18_C		0x4150
#define PDP_CORR_DIST1_W18_C_M		0x3FF
#define PDP_CORR_DIST1_W19_C		0x4150
#define PDP_CORR_DIST1_W19_C_M		0xFFC00
#define PDP_CORR_DIST1_W2_C		0x4150
#define PDP_CORR_DIST1_W2_C_M		0x3FF00000
#define PDP_CORR_DIST1_W20_C		0x4154
#define PDP_CORR_DIST1_W20_C_M		0x3FF
#define PDP_CORR_DIST1_W21_C		0x4154
#define PDP_CORR_DIST1_W21_C_M		0xFFC00
#define PDP_CORR_DIST1_W22_C		0x4154
#define PDP_CORR_DIST1_W22_C_M		0x3FF00000
#define PDP_CORR_DIST1_W23_C		0x4158
#define PDP_CORR_DIST1_W23_C_M		0x3FF
#define PDP_CORR_DIST1_W24_C		0x4158
#define PDP_CORR_DIST1_W24_C_M		0xFFC00
#define PDP_CORR_DIST1_W25_C		0x4158
#define PDP_CORR_DIST1_W25_C_M		0x3FF00000
#define PDP_CORR_DIST1_W26_C		0x415C
#define PDP_CORR_DIST1_W26_C_M		0x3FF
#define PDP_CORR_DIST1_W27_C		0x415C
#define PDP_CORR_DIST1_W27_C_M		0xFFC00
#define PDP_CORR_DIST1_W28_C		0x415C
#define PDP_CORR_DIST1_W28_C_M		0x3FF00000
#define PDP_CORR_DIST1_W29_C		0x4160
#define PDP_CORR_DIST1_W29_C_M		0x3FF
#define PDP_CORR_DIST1_W3_C		0x4160
#define PDP_CORR_DIST1_W3_C_M		0xFFC00
#define PDP_CORR_DIST1_W30_C		0x4160
#define PDP_CORR_DIST1_W30_C_M		0x3FF00000
#define PDP_CORR_DIST1_W31_C		0x4164
#define PDP_CORR_DIST1_W31_C_M		0x3FF
#define PDP_CORR_DIST1_W32_C		0x4164
#define PDP_CORR_DIST1_W32_C_M		0xFFC00
#define PDP_CORR_DIST1_W33_C		0x4164
#define PDP_CORR_DIST1_W33_C_M		0x3FF00000
#define PDP_CORR_DIST1_W34_C		0x4168
#define PDP_CORR_DIST1_W34_C_M		0x3FF
#define PDP_CORR_DIST1_W35_C		0x4168
#define PDP_CORR_DIST1_W35_C_M		0xFFC00
#define PDP_CORR_DIST1_W36_C		0x4168
#define PDP_CORR_DIST1_W36_C_M		0x3FF00000
#define PDP_CORR_DIST1_W37_C		0x416C
#define PDP_CORR_DIST1_W37_C_M		0x3FF
#define PDP_CORR_DIST1_W38_C		0x416C
#define PDP_CORR_DIST1_W38_C_M		0xFFC00
#define PDP_CORR_DIST1_W39_C		0x416C
#define PDP_CORR_DIST1_W39_C_M		0x3FF00000
#define PDP_CORR_DIST1_W4_C		0x4170
#define PDP_CORR_DIST1_W4_C_M		0x3FF
#define PDP_CORR_DIST1_W40_C		0x4170
#define PDP_CORR_DIST1_W40_C_M		0xFFC00
#define PDP_CORR_DIST1_W41_C		0x4170
#define PDP_CORR_DIST1_W41_C_M		0x3FF00000
#define PDP_CORR_DIST1_W42_C		0x4174
#define PDP_CORR_DIST1_W42_C_M		0x3FF
#define PDP_CORR_DIST1_W43_C		0x4174
#define PDP_CORR_DIST1_W43_C_M		0xFFC00
#define PDP_CORR_DIST1_W44_C		0x4174
#define PDP_CORR_DIST1_W44_C_M		0x3FF00000
#define PDP_CORR_DIST1_W45_C		0x4178
#define PDP_CORR_DIST1_W45_C_M		0x3FF
#define PDP_CORR_DIST1_W46_C		0x4178
#define PDP_CORR_DIST1_W46_C_M		0xFFC00
#define PDP_CORR_DIST1_W47_C		0x4178
#define PDP_CORR_DIST1_W47_C_M		0x3FF00000
#define PDP_CORR_DIST1_W5_C		0x417C
#define PDP_CORR_DIST1_W5_C_M		0x3FF
#define PDP_CORR_DIST1_W6_C		0x417C
#define PDP_CORR_DIST1_W6_C_M		0xFFC00
#define PDP_CORR_DIST1_W7_C		0x417C
#define PDP_CORR_DIST1_W7_C_M		0x3FF00000
#define PDP_CORR_DIST1_W8_C		0x4180
#define PDP_CORR_DIST1_W8_C_M		0x3FF
#define PDP_CORR_DIST1_W9_C		0x4180
#define PDP_CORR_DIST1_W9_C_M		0xFFC00
#define PDP_CORR_DIST2_W0_C		0x4180
#define PDP_CORR_DIST2_W0_C_M		0x3FF00000
#define PDP_CORR_DIST2_W1_C		0x4184
#define PDP_CORR_DIST2_W1_C_M		0x3FF
#define PDP_CORR_DIST2_W10_C		0x4184
#define PDP_CORR_DIST2_W10_C_M		0xFFC00
#define PDP_CORR_DIST2_W11_C		0x4184
#define PDP_CORR_DIST2_W11_C_M		0x3FF00000
#define PDP_CORR_DIST2_W12_C		0x4188
#define PDP_CORR_DIST2_W12_C_M		0x3FF
#define PDP_CORR_DIST2_W13_C		0x4188
#define PDP_CORR_DIST2_W13_C_M		0xFFC00
#define PDP_CORR_DIST2_W14_C		0x4188
#define PDP_CORR_DIST2_W14_C_M		0x3FF00000
#define PDP_CORR_DIST2_W15_C		0x418C
#define PDP_CORR_DIST2_W15_C_M		0x3FF
#define PDP_CORR_DIST2_W16_C		0x418C
#define PDP_CORR_DIST2_W16_C_M		0xFFC00
#define PDP_CORR_DIST2_W17_C		0x418C
#define PDP_CORR_DIST2_W17_C_M		0x3FF00000
#define PDP_CORR_DIST2_W18_C		0x4190
#define PDP_CORR_DIST2_W18_C_M		0x3FF
#define PDP_CORR_DIST2_W19_C		0x4190
#define PDP_CORR_DIST2_W19_C_M		0xFFC00
#define PDP_CORR_DIST2_W2_C		0x4190
#define PDP_CORR_DIST2_W2_C_M		0x3FF00000
#define PDP_CORR_DIST2_W20_C		0x4194
#define PDP_CORR_DIST2_W20_C_M		0x3FF
#define PDP_CORR_DIST2_W21_C		0x4194
#define PDP_CORR_DIST2_W21_C_M		0xFFC00
#define PDP_CORR_DIST2_W22_C		0x4194
#define PDP_CORR_DIST2_W22_C_M		0x3FF00000
#define PDP_CORR_DIST2_W23_C		0x4198
#define PDP_CORR_DIST2_W23_C_M		0x3FF
#define PDP_CORR_DIST2_W24_C		0x4198
#define PDP_CORR_DIST2_W24_C_M		0xFFC00
#define PDP_CORR_DIST2_W25_C		0x4198
#define PDP_CORR_DIST2_W25_C_M		0x3FF00000
#define PDP_CORR_DIST2_W26_C		0x419C
#define PDP_CORR_DIST2_W26_C_M		0x3FF
#define PDP_CORR_DIST2_W27_C		0x419C
#define PDP_CORR_DIST2_W27_C_M		0xFFC00
#define PDP_CORR_DIST2_W28_C		0x419C
#define PDP_CORR_DIST2_W28_C_M		0x3FF00000
#define PDP_CORR_DIST2_W29_C		0x41A0
#define PDP_CORR_DIST2_W29_C_M		0x3FF
#define PDP_CORR_DIST2_W3_C		0x41A0
#define PDP_CORR_DIST2_W3_C_M		0xFFC00
#define PDP_CORR_DIST2_W30_C		0x41A0
#define PDP_CORR_DIST2_W30_C_M		0x3FF00000
#define PDP_CORR_DIST2_W31_C		0x41A4
#define PDP_CORR_DIST2_W31_C_M		0x3FF
#define PDP_CORR_DIST2_W32_C		0x41A4
#define PDP_CORR_DIST2_W32_C_M		0xFFC00
#define PDP_CORR_DIST2_W33_C		0x41A4
#define PDP_CORR_DIST2_W33_C_M		0x3FF00000
#define PDP_CORR_DIST2_W34_C		0x41A8
#define PDP_CORR_DIST2_W34_C_M		0x3FF
#define PDP_CORR_DIST2_W35_C		0x41A8
#define PDP_CORR_DIST2_W35_C_M		0xFFC00
#define PDP_CORR_DIST2_W36_C		0x41A8
#define PDP_CORR_DIST2_W36_C_M		0x3FF00000
#define PDP_CORR_DIST2_W37_C		0x41AC
#define PDP_CORR_DIST2_W37_C_M		0x3FF
#define PDP_CORR_DIST2_W38_C		0x41AC
#define PDP_CORR_DIST2_W38_C_M		0xFFC00
#define PDP_CORR_DIST2_W39_C		0x41AC
#define PDP_CORR_DIST2_W39_C_M		0x3FF00000
#define PDP_CORR_DIST2_W4_C		0x41B0
#define PDP_CORR_DIST2_W4_C_M		0x3FF
#define PDP_CORR_DIST2_W40_C		0x41B0
#define PDP_CORR_DIST2_W40_C_M		0xFFC00
#define PDP_CORR_DIST2_W41_C		0x41B0
#define PDP_CORR_DIST2_W41_C_M		0x3FF00000
#define PDP_CORR_DIST2_W42_C		0x41B4
#define PDP_CORR_DIST2_W42_C_M		0x3FF
#define PDP_CORR_DIST2_W43_C		0x41B4
#define PDP_CORR_DIST2_W43_C_M		0xFFC00
#define PDP_CORR_DIST2_W44_C		0x41B4
#define PDP_CORR_DIST2_W44_C_M		0x3FF00000
#define PDP_CORR_DIST2_W45_C		0x41B8
#define PDP_CORR_DIST2_W45_C_M		0x3FF
#define PDP_CORR_DIST2_W46_C		0x41B8
#define PDP_CORR_DIST2_W46_C_M		0xFFC00
#define PDP_CORR_DIST2_W47_C		0x41B8
#define PDP_CORR_DIST2_W47_C_M		0x3FF00000
#define PDP_CORR_DIST2_W5_C		0x41BC
#define PDP_CORR_DIST2_W5_C_M		0x3FF
#define PDP_CORR_DIST2_W6_C		0x41BC
#define PDP_CORR_DIST2_W6_C_M		0xFFC00
#define PDP_CORR_DIST2_W7_C		0x41BC
#define PDP_CORR_DIST2_W7_C_M		0x3FF00000
#define PDP_CORR_DIST2_W8_C		0x41C0
#define PDP_CORR_DIST2_W8_C_M		0x3FF
#define PDP_CORR_DIST2_W9_C		0x41C0
#define PDP_CORR_DIST2_W9_C_M		0xFFC00
#define PDP_CORR_DIST3_W0_C		0x41C0
#define PDP_CORR_DIST3_W0_C_M		0x3FF00000
#define PDP_CORR_DIST3_W1_C		0x41C4
#define PDP_CORR_DIST3_W1_C_M		0x3FF
#define PDP_CORR_DIST3_W10_C		0x41C4
#define PDP_CORR_DIST3_W10_C_M		0xFFC00
#define PDP_CORR_DIST3_W11_C		0x41C4
#define PDP_CORR_DIST3_W11_C_M		0x3FF00000
#define PDP_CORR_DIST3_W12_C		0x41C8
#define PDP_CORR_DIST3_W12_C_M		0x3FF
#define PDP_CORR_DIST3_W13_C		0x41C8
#define PDP_CORR_DIST3_W13_C_M		0xFFC00
#define PDP_CORR_DIST3_W14_C		0x41C8
#define PDP_CORR_DIST3_W14_C_M		0x3FF00000
#define PDP_CORR_DIST3_W15_C		0x41CC
#define PDP_CORR_DIST3_W15_C_M		0x3FF
#define PDP_CORR_DIST3_W16_C		0x41CC
#define PDP_CORR_DIST3_W16_C_M		0xFFC00
#define PDP_CORR_DIST3_W17_C		0x41CC
#define PDP_CORR_DIST3_W17_C_M		0x3FF00000
#define PDP_CORR_DIST3_W18_C		0x41D0
#define PDP_CORR_DIST3_W18_C_M		0x3FF
#define PDP_CORR_DIST3_W19_C		0x41D0
#define PDP_CORR_DIST3_W19_C_M		0xFFC00
#define PDP_CORR_DIST3_W2_C		0x41D0
#define PDP_CORR_DIST3_W2_C_M		0x3FF00000
#define PDP_CORR_DIST3_W20_C		0x41D4
#define PDP_CORR_DIST3_W20_C_M		0x3FF
#define PDP_CORR_DIST3_W21_C		0x41D4
#define PDP_CORR_DIST3_W21_C_M		0xFFC00
#define PDP_CORR_DIST3_W22_C		0x41D4
#define PDP_CORR_DIST3_W22_C_M		0x3FF00000
#define PDP_CORR_DIST3_W23_C		0x41D8
#define PDP_CORR_DIST3_W23_C_M		0x3FF
#define PDP_CORR_DIST3_W24_C		0x41D8
#define PDP_CORR_DIST3_W24_C_M		0xFFC00
#define PDP_CORR_DIST3_W25_C		0x41D8
#define PDP_CORR_DIST3_W25_C_M		0x3FF00000
#define PDP_CORR_DIST3_W26_C		0x41DC
#define PDP_CORR_DIST3_W26_C_M		0x3FF
#define PDP_CORR_DIST3_W27_C		0x41DC
#define PDP_CORR_DIST3_W27_C_M		0xFFC00
#define PDP_CORR_DIST3_W28_C		0x41DC
#define PDP_CORR_DIST3_W28_C_M		0x3FF00000
#define PDP_CORR_DIST3_W29_C		0x41E0
#define PDP_CORR_DIST3_W29_C_M		0x3FF
#define PDP_CORR_DIST3_W3_C		0x41E0
#define PDP_CORR_DIST3_W3_C_M		0xFFC00
#define PDP_CORR_DIST3_W30_C		0x41E0
#define PDP_CORR_DIST3_W30_C_M		0x3FF00000
#define PDP_CORR_DIST3_W31_C		0x41E4
#define PDP_CORR_DIST3_W31_C_M		0x3FF
#define PDP_CORR_DIST3_W32_C		0x41E4
#define PDP_CORR_DIST3_W32_C_M		0xFFC00
#define PDP_CORR_DIST3_W33_C		0x41E4
#define PDP_CORR_DIST3_W33_C_M		0x3FF00000
#define PDP_CORR_DIST3_W34_C		0x41E8
#define PDP_CORR_DIST3_W34_C_M		0x3FF
#define PDP_CORR_DIST3_W35_C		0x41E8
#define PDP_CORR_DIST3_W35_C_M		0xFFC00
#define PDP_CORR_DIST3_W36_C		0x41E8
#define PDP_CORR_DIST3_W36_C_M		0x3FF00000
#define PDP_CORR_DIST3_W37_C		0x41EC
#define PDP_CORR_DIST3_W37_C_M		0x3FF
#define PDP_CORR_DIST3_W38_C		0x41EC
#define PDP_CORR_DIST3_W38_C_M		0xFFC00
#define PDP_CORR_DIST3_W39_C		0x41EC
#define PDP_CORR_DIST3_W39_C_M		0x3FF00000
#define PDP_CORR_DIST3_W4_C		0x41F0
#define PDP_CORR_DIST3_W4_C_M		0x3FF
#define PDP_CORR_DIST3_W40_C		0x41F0
#define PDP_CORR_DIST3_W40_C_M		0xFFC00
#define PDP_CORR_DIST3_W41_C		0x41F0
#define PDP_CORR_DIST3_W41_C_M		0x3FF00000
#define PDP_CORR_DIST3_W42_C		0x41F4
#define PDP_CORR_DIST3_W42_C_M		0x3FF
#define PDP_CORR_DIST3_W43_C		0x41F4
#define PDP_CORR_DIST3_W43_C_M		0xFFC00
#define PDP_CORR_DIST3_W44_C		0x41F4
#define PDP_CORR_DIST3_W44_C_M		0x3FF00000
#define PDP_CORR_DIST3_W45_C		0x41F8
#define PDP_CORR_DIST3_W45_C_M		0x3FF
#define PDP_CORR_DIST3_W46_C		0x41F8
#define PDP_CORR_DIST3_W46_C_M		0xFFC00
#define PDP_CORR_DIST3_W47_C		0x41F8
#define PDP_CORR_DIST3_W47_C_M		0x3FF00000
#define PDP_CORR_DIST3_W5_C		0x41FC
#define PDP_CORR_DIST3_W5_C_M		0x3FF
#define PDP_CORR_DIST3_W6_C		0x41FC
#define PDP_CORR_DIST3_W6_C_M		0xFFC00
#define PDP_CORR_DIST3_W7_C		0x41FC
#define PDP_CORR_DIST3_W7_C_M		0x3FF00000
#define PDP_CORR_DIST3_W8_C		0x4200
#define PDP_CORR_DIST3_W8_C_M		0x3FF
#define PDP_CORR_DIST3_W9_C		0x4200
#define PDP_CORR_DIST3_W9_C_M		0xFFC00
#define GD_PHASE_LEG_R0S0_C		0x4200
#define GD_PHASE_LEG_R0S0_C_M		0xFF00000
#define TMAX_IDX_LEG_R0_C		0x4200
#define TMAX_IDX_LEG_R0_C_M		0xF0000000
#define GD_PHASE_NON_LEG_R0S0_C		0x4208
#define GD_PHASE_NON_LEG_R0S0_C_M		0xFF000000
#define GI_FCTR_LEGACY_0_C		0x420C
#define GI_FCTR_LEGACY_0_C_M		0x7F000000
#define GI_FCTR_LEGACY_1_C		0x4210
#define GI_FCTR_LEGACY_1_C_M		0x7F
#define GI_FCTR_LEGACY_2_C		0x4210
#define GI_FCTR_LEGACY_2_C_M		0x3F80
#define GI_FCTR_LEGACY_3_C		0x4210
#define GI_FCTR_LEGACY_3_C_M		0x1FC000
#define GI_FCTR_LEGACY_4_C		0x4210
#define GI_FCTR_LEGACY_4_C_M		0xFE00000
#define GI_FCTR_LEGACY_5_C		0x4214
#define GI_FCTR_LEGACY_5_C_M		0x7F
#define GI_FCTR_NONLEGACY_0_C		0x4214
#define GI_FCTR_NONLEGACY_0_C_M		0x3F80
#define GI_FCTR_NONLEGACY_1_C		0x4214
#define GI_FCTR_NONLEGACY_1_C_M		0x1FC000
#define GI_FCTR_NONLEGACY_2_C		0x4214
#define GI_FCTR_NONLEGACY_2_C_M		0xFE00000
#define TMAX_IDX_NON_LEG_R0_C		0x4214
#define TMAX_IDX_NON_LEG_R0_C_M		0xF0000000
#define GI_FCTR_NONLEGACY_3_C		0x4218
#define GI_FCTR_NONLEGACY_3_C_M		0x7F
#define GI_FCTR_NONLEGACY_4_C		0x4218
#define GI_FCTR_NONLEGACY_4_C_M		0x3F80
#define GI_FCTR_NONLEGACY_5_C		0x4218
#define GI_FCTR_NONLEGACY_5_C_M		0x1FC000
#define SNR_LVL_0_C		0x4218
#define SNR_LVL_0_C_M		0x7E00000
#define HE_NUM_BAND_EDGE_TONE_C		0x4218
#define HE_NUM_BAND_EDGE_TONE_C_M		0xF8000000
#define SNR_LVL_1_C		0x421C
#define SNR_LVL_1_C_M		0x3F
#define SNR_LVL_2_C		0x421C
#define SNR_LVL_2_C_M		0xFC0
#define SNR_LVL_3_C		0x421C
#define SNR_LVL_3_C_M		0x3F000
#define SNR_LVL_4_C		0x421C
#define SNR_LVL_4_C_M		0xFC0000
#define SNR_LVL_5_C		0x421C
#define SNR_LVL_5_C_M		0x3F000000
#define SNR_SMO_THR_C		0x4220
#define SNR_SMO_THR_C_M		0x3F
#define SNR_SMO_THR_1XLTF_C		0x4220
#define SNR_SMO_THR_1XLTF_C_M		0xFC0
#define SNR_SMO_THR_2XLTF_C		0x4220
#define SNR_SMO_THR_2XLTF_C_M		0x3F000
#define PDP_INSIDE_PHASE_ROTATE_C		0x4220
#define PDP_INSIDE_PHASE_ROTATE_C_M		0x7C0000
#define PDP_WEIGHT_DIST_1X_C		0x4220
#define PDP_WEIGHT_DIST_1X_C_M		0xF800000
#define TMAX_IDX_NON_LEG_R0S0_C		0x4220
#define TMAX_IDX_NON_LEG_R0S0_C_M		0xF0000000
#define PDP_WEIGHT_DIST_2X_C		0x4224
#define PDP_WEIGHT_DIST_2X_C_M		0x1F
#define PDP_WEIGHT_DIST_3X_C		0x4224
#define PDP_WEIGHT_DIST_3X_C_M		0x3E0
#define SNR_IDX_LEG_R0_C		0x4224
#define SNR_IDX_LEG_R0_C_M		0x1C00000
#define SNR_IDX_NON_LEG_R0S0_C		0x4224
#define SNR_IDX_NON_LEG_R0S0_C_M		0x70000000
#define NUM_BAND_EDGE_TONE_C		0x4228
#define NUM_BAND_EDGE_TONE_C_M		0xE00
#define PHYSTS_PDP_HE_AND_GI_TYPE_0_C		0x4228
#define PHYSTS_PDP_HE_AND_GI_TYPE_0_C_M		0x7000
#define PHYSTS_PDP_HE_AND_GI_TYPE_1_C		0x4228
#define PHYSTS_PDP_HE_AND_GI_TYPE_1_C_M		0x38000
#define PHYSTS_PDP_HE_AND_GI_TYPE_2_C		0x4228
#define PHYSTS_PDP_HE_AND_GI_TYPE_2_C_M		0x1C0000
#define PHYSTS_PDP_HE_AND_GI_TYPE_3_C		0x4228
#define PHYSTS_PDP_HE_AND_GI_TYPE_3_C_M		0xE00000
#define PHYSTS_PDP_HE_AND_GI_TYPE_4_C		0x4228
#define PHYSTS_PDP_HE_AND_GI_TYPE_4_C_M		0x7000000
#define PSD_FFT_IDX_C		0x422C
#define PSD_FFT_IDX_C_M		0x7FF
#define PSD_IQ_SEL_C		0x422C
#define PSD_IQ_SEL_C_M		0x1800
#define PSD_L_AVG_C		0x422C
#define PSD_L_AVG_C_M		0x6000
#define PSD_N_DFT_C		0x422C
#define PSD_N_DFT_C_M		0x18000
#define PSD_IN_PATH_SEL_C		0x422C
#define PSD_IN_PATH_SEL_C_M		0x60000
#define PSD_IN_SOURCE_SEL_C		0x422C
#define PSD_IN_SOURCE_SEL_C_M		0x180000
#define PSD_START_C		0x422C
#define PSD_START_C_M		0x200000
#define PSD_ENABLE_C		0x422C
#define PSD_ENABLE_C_M		0x400000
#define K_SEL_EN_C		0x4230
#define K_SEL_EN_C_M		0x40000000
#define K_SEL_USE_CONDNUM_EN_C		0x4230
#define K_SEL_USE_CONDNUM_EN_C_M		0x80000000
#define K_SEL_16QAM_SNR_TH1_C		0x4234
#define K_SEL_16QAM_SNR_TH1_C_M		0x3F
#define K_SEL_16QAM_SNR_TH2_C		0x4234
#define K_SEL_16QAM_SNR_TH2_C_M		0xFC0
#define K_SEL_16QAM_SNR_TH3_C		0x4234
#define K_SEL_16QAM_SNR_TH3_C_M		0x3F000
#define K_SEL_256QAM_SNR_TH1_C		0x4234
#define K_SEL_256QAM_SNR_TH1_C_M		0xFC0000
#define K_SEL_256QAM_SNR_TH2_C		0x4234
#define K_SEL_256QAM_SNR_TH2_C_M		0x3F000000
#define MANUAL_SET_K_FCTR_C		0x4234
#define MANUAL_SET_K_FCTR_C_M		0x40000000
#define K_SEL_256QAM_SNR_TH3_C		0x4238
#define K_SEL_256QAM_SNR_TH3_C_M		0x3F
#define K_SEL_256QAM_SNR_TH4_C		0x4238
#define K_SEL_256QAM_SNR_TH4_C_M		0xFC0
#define K_SEL_256QAM_SNR_TH5_C		0x4238
#define K_SEL_256QAM_SNR_TH5_C_M		0x3F000
#define K_SEL_64QAM_SNR_TH1_C		0x4238
#define K_SEL_64QAM_SNR_TH1_C_M		0xFC0000
#define K_SEL_64QAM_SNR_TH2_C		0x4238
#define K_SEL_64QAM_SNR_TH2_C_M		0x3F000000
#define K_SEL_64QAM_SNR_TH3_C		0x423C
#define K_SEL_64QAM_SNR_TH3_C_M		0x3F
#define K_SEL_64QAM_SNR_TH4_C		0x423C
#define K_SEL_64QAM_SNR_TH4_C_M		0xFC0
#define K_SEL_64QAM_SNR_TH5_C		0x423C
#define K_SEL_64QAM_SNR_TH5_C_M		0x3F000
#define K_SEL_16QAM_CH_C		0x4240
#define K_SEL_16QAM_CH_C_M		0xE00
#define K_SEL_16QAM_L1_C		0x4240
#define K_SEL_16QAM_L1_C_M		0x7000
#define K_SEL_L6QAM_L2_C		0x4240
#define K_SEL_L6QAM_L2_C_M		0x38000
#define K_SEL_L16QAM_L3_C		0x4240
#define K_SEL_L16QAM_L3_C_M		0x1C0000
#define K_SEL_16QAM_CONDNUM_TH_C		0x4240
#define K_SEL_16QAM_CONDNUM_TH_C_M		0xE00000
#define K_SEL_256QAM_CH_C		0x4240
#define K_SEL_256QAM_CH_C_M		0x7000000
#define K_SEL_256QAM_L1_C		0x4240
#define K_SEL_256QAM_L1_C_M		0x38000000
#define K_SEL_256QAM_L2_C		0x4244
#define K_SEL_256QAM_L2_C_M		0x7
#define K_SEL_256QAM_L3_C		0x4244
#define K_SEL_256QAM_L3_C_M		0x38
#define K_SEL_256QAM_L4_C		0x4244
#define K_SEL_256QAM_L4_C_M		0x1C0
#define K_SEL_256QAM_L5_C		0x4244
#define K_SEL_256QAM_L5_C_M		0xE00
#define K_SEL_256QAM_CONDNUM_TH_C		0x4244
#define K_SEL_256QAM_CONDNUM_TH_C_M		0x7000
#define K_SEL_64QAM_CH_C		0x4244
#define K_SEL_64QAM_CH_C_M		0x38000
#define K_SEL_64QAM_L1_C		0x4244
#define K_SEL_64QAM_L1_C_M		0x1C0000
#define K_SEL_64QAM_L2_C		0x4244
#define K_SEL_64QAM_L2_C_M		0xE00000
#define K_SEL_64QAM_L3_C		0x4244
#define K_SEL_64QAM_L3_C_M		0x7000000
#define K_SEL_64QAM_L4_C		0x4244
#define K_SEL_64QAM_L4_C_M		0x38000000
#define K_SEL_64QAM_L5_C		0x4248
#define K_SEL_64QAM_L5_C_M		0x7
#define K_SEL_64QAM_CONDNUM_TH_C		0x4248
#define K_SEL_64QAM_CONDNUM_TH_C_M		0x38
#define INDI_QBPSK_CHECK_EN_C		0x424C
#define INDI_QBPSK_CHECK_EN_C_M		0x1
#define CHECK_BFSNR_QUANTIZATION_ERROR_EN_C		0x4250
#define CHECK_BFSNR_QUANTIZATION_ERROR_EN_C_M		0x1
#define MPDU_OK_CNT_USR0_TAR_CONTENT_C		0x4258
#define MPDU_OK_CNT_USR0_TAR_CONTENT_C_M		0xFFFF
#define MPDU_OK_CNT_USR1_TAR_CONTENT_C		0x4258
#define MPDU_OK_CNT_USR1_TAR_CONTENT_C_M		0xFFFF0000
#define MPDU_OK_CNT_USR2_TAR_CONTENT_C		0x425C
#define MPDU_OK_CNT_USR2_TAR_CONTENT_C_M		0xFFFF
#define MPDU_OK_CNT_USR3_TAR_CONTENT_C		0x425C
#define MPDU_OK_CNT_USR3_TAR_CONTENT_C_M		0xFFFF0000
#define TARGET_FRAME_TYPE_C		0x4260
#define TARGET_FRAME_TYPE_C_M		0xFF
#define TARGET_MAC_ADDRESS_8BITS_C		0x4260
#define TARGET_MAC_ADDRESS_8BITS_C_M		0xFF00
#define MPDU_OK_CNT_MODE_C		0x4260
#define MPDU_OK_CNT_MODE_C_M		0x70000
#define VHT_USR_POSITION_C		0x4260
#define VHT_USR_POSITION_C_M		0x180000
#define MPDU_OK_CNT_USR0_EN_C		0x4260
#define MPDU_OK_CNT_USR0_EN_C_M		0x200000
#define MPDU_OK_CNT_USR1_EN_C		0x4260
#define MPDU_OK_CNT_USR1_EN_C_M		0x400000
#define MPDU_OK_CNT_USR2_EN_C		0x4260
#define MPDU_OK_CNT_USR2_EN_C_M		0x800000
#define MPDU_OK_CNT_USR3_EN_C		0x4260
#define MPDU_OK_CNT_USR3_EN_C_M		0x1000000
#define TARGET_FRAME_TYPE_EN_C		0x4260
#define TARGET_FRAME_TYPE_EN_C_M		0x2000000
#define TARGET_MAC_ADDRESS_LSB_EN_C		0x4260
#define TARGET_MAC_ADDRESS_LSB_EN_C_M		0x4000000
#define MANUAL_TD_CFO_SEG0_C		0x426C
#define MANUAL_TD_CFO_SEG0_C_M		0xFFF
#define SBDRDY_WINDOW_LEN_C		0x426C
#define SBDRDY_WINDOW_LEN_C_M		0x7000000
#define MANUAL_TD_CFO_EN_C		0x426C
#define MANUAL_TD_CFO_EN_C_M		0x8000000
#define COLLISION_USR_SNR_DET_TH_C		0x4298
#define COLLISION_USR_SNR_DET_TH_C_M		0x3FF
#define COLLISION_USR_PW_DET_TH_C		0x4298
#define COLLISION_USR_PW_DET_TH_C_M		0x7FC00
#define EMPTY_USR_PW_DET_TH_C		0x4298
#define EMPTY_USR_PW_DET_TH_C_M		0xFF80000
#define HESIGB_EXTRA_PHASE_SCALING_FCTR_C		0x4298
#define HESIGB_EXTRA_PHASE_SCALING_FCTR_C_M		0xF0000000
#define ILR_NVAR_SCALING_C		0x429C
#define ILR_NVAR_SCALING_C_M		0x3F
#define HE_20M_STA_CH_ALLOC_C		0x429C
#define HE_20M_STA_CH_ALLOC_C_M		0x3C0
#define ILR_NVAR_SEL_C		0x429C
#define ILR_NVAR_SEL_C_M		0x6000
#define CHSMO_EN_C		0x429C
#define CHSMO_EN_C_M		0x8000
#define CHSMO_IDX_MOD_EN_C		0x429C
#define CHSMO_IDX_MOD_EN_C_M		0x10000
#define HE_20M_STA_EN_C		0x429C
#define HE_20M_STA_EN_C_M		0x20000
#define L2_CFO_TRACKING_EN_C		0x429C
#define L2_CFO_TRACKING_EN_C_M		0x80000
#define LNA_BASED_TRK_UPD_EN_C		0x429C
#define LNA_BASED_TRK_UPD_EN_C_M		0x100000
#define COLLISION_USR_STAT_DET_EN_C		0x429C
#define COLLISION_USR_STAT_DET_EN_C_M		0x200000
#define EMPTY_USR_PW_DET_NON_TB_EN_C		0x429C
#define EMPTY_USR_PW_DET_NON_TB_EN_C_M		0x400000
#define SIGVAL_RPT_EN_C		0x429C
#define SIGVAL_RPT_EN_C_M		0x800000
#define STBC_CH_CONSIST_EN_C		0x429C
#define STBC_CH_CONSIST_EN_C_M		0x1000000
#define TRK_UPD_EN_PLCP_FORCE_ON_C		0x429C
#define TRK_UPD_EN_PLCP_FORCE_ON_C_M		0x2000000
#define RU_END_IDX_C		0x42A0
#define RU_END_IDX_C_M		0x7F
#define RU_START_IDX_C		0x42A0
#define RU_START_IDX_C_M		0x3F80
#define RX_NR_C		0x42A0
#define RX_NR_C_M		0x1C000
#define HT_CB_C		0x42A0
#define HT_CB_C_M		0x60000
#define NDPA_FEEDBACK_TYPE_C		0x42A0
#define NDPA_FEEDBACK_TYPE_C_M		0x180000
#define RX_NG_C		0x42A0
#define RX_NG_C_M		0x600000
#define RX_NC_C		0x42A0
#define RX_NC_C_M		0x800000
#define VHT_HE_CB_C		0x42A0
#define VHT_HE_CB_C_M		0x1000000
#define CSI_PARA_EN_C		0x42A0
#define CSI_PARA_EN_C_M		0x2000000
#define SEG0_SET1_CSI_WGT_TONE_IDX_C		0x42AC
#define SEG0_SET1_CSI_WGT_TONE_IDX_C_M		0x7FF
#define SEG0_SET2_CSI_WGT_TONE_IDX_C		0x42AC
#define SEG0_SET2_CSI_WGT_TONE_IDX_C_M		0x3FF800
#define CFO_CSI_WGT_TH_C		0x42AC
#define CFO_CSI_WGT_TH_C_M		0x1C00000
#define CFO_CSI_WGT_VAL_C		0x42AC
#define CFO_CSI_WGT_VAL_C_M		0xE000000
#define CSI_MASK_TH_C		0x42AC
#define CSI_MASK_TH_C_M		0x70000000
#define CFO_CSI_WGT_EN_C		0x42AC
#define CFO_CSI_WGT_EN_C_M		0x80000000
#define CSI_WGT_RSSI_TH_C		0x42B0
#define CSI_WGT_RSSI_TH_C_M		0x1C00000
#define SEGO_SET1_CSI_WGT_1X_VAL_TONE0_C		0x42B0
#define SEGO_SET1_CSI_WGT_1X_VAL_TONE0_C_M		0xE000000
#define SEGO_SET1_CSI_WGT_LX_VAL_TONEL_C		0x42B0
#define SEGO_SET1_CSI_WGT_LX_VAL_TONEL_C_M		0x70000000
#define CSI_WGT_4X_MORE_EN_C		0x42B0
#define CSI_WGT_4X_MORE_EN_C_M		0x80000000
#define SEG0_SET1_CSI_WGT_1X_VAL_TONE2_C		0x42B4
#define SEG0_SET1_CSI_WGT_1X_VAL_TONE2_C_M		0x7
#define SEG0_SET1_CSI_WGT_1X_VAL_TONE3_C		0x42B4
#define SEG0_SET1_CSI_WGT_1X_VAL_TONE3_C_M		0x38
#define SEG0_SET1_CSI_WGT_2X_VAL_TONEO_C		0x42B4
#define SEG0_SET1_CSI_WGT_2X_VAL_TONEO_C_M		0x1C0
#define SEG0_SET1_CSI_WGT_2X_VAL_TONE1_C		0x42B4
#define SEG0_SET1_CSI_WGT_2X_VAL_TONE1_C_M		0xE00
#define SEG0_SET1_CSI_WGT_2X_VAL_TONE2_C		0x42B4
#define SEG0_SET1_CSI_WGT_2X_VAL_TONE2_C_M		0x7000
#define SEG0_SET1_CSI_WGT_2X_VAL_TONE3_C		0x42B4
#define SEG0_SET1_CSI_WGT_2X_VAL_TONE3_C_M		0x38000
#define SEG0_SET1_CSI_WGT_4X_MORE_LFT_TONES_C		0x42B4
#define SEG0_SET1_CSI_WGT_4X_MORE_LFT_TONES_C_M		0x1C0000
#define SEG0_SET1_CSI_WGT_4X_MORE_RHT_TONES_C		0x42B4
#define SEG0_SET1_CSI_WGT_4X_MORE_RHT_TONES_C_M		0xE00000
#define SEGO_SET1_CSI_WGT_VAL_TONE0_C		0x42B4
#define SEGO_SET1_CSI_WGT_VAL_TONE0_C_M		0x7000000
#define SEGO_SET1_CSI_WGT_VAL_TONEL_C		0x42B4
#define SEGO_SET1_CSI_WGT_VAL_TONEL_C_M		0x38000000
#define SEGO_SET1_CSI_WGT_LX_LFT_TONES_C		0x42B4
#define SEGO_SET1_CSI_WGT_LX_LFT_TONES_C_M		0xC0000000
#define SEG0_SET1_CSI_WGT_VAL_TONE2_C		0x42B8
#define SEG0_SET1_CSI_WGT_VAL_TONE2_C_M		0x7
#define SEG0_SET1_CSI_WGT_VAL_TONE3_C		0x42B8
#define SEG0_SET1_CSI_WGT_VAL_TONE3_C_M		0x38
#define SEG0_SET2_CSI_WGT_1X_VAL_TONE0_C		0x42B8
#define SEG0_SET2_CSI_WGT_1X_VAL_TONE0_C_M		0x1C0
#define SEG0_SET2_CSI_WGT_LX_VAL_TONE1_C		0x42B8
#define SEG0_SET2_CSI_WGT_LX_VAL_TONE1_C_M		0xE00
#define SEGO_SET2_CSI_WGT_1X_VAL_TONE2_C		0x42B8
#define SEGO_SET2_CSI_WGT_1X_VAL_TONE2_C_M		0x7000
#define SEG0_SET2_CSI_WGT_1X_VAL_TONE3_C		0x42B8
#define SEG0_SET2_CSI_WGT_1X_VAL_TONE3_C_M		0x38000
#define SEGO_SET2_CSI_WGT_2X_VAL_TONE0_C		0x42B8
#define SEGO_SET2_CSI_WGT_2X_VAL_TONE0_C_M		0x1C0000
#define SEGO_SET2_CSI_WGT_2X_VAL_TONEL_C		0x42B8
#define SEGO_SET2_CSI_WGT_2X_VAL_TONEL_C_M		0xE00000
#define SEGO_SET2_CSI_WGT_2X_VAL_TONE2_C		0x42B8
#define SEGO_SET2_CSI_WGT_2X_VAL_TONE2_C_M		0x7000000
#define SEGO_SET2_CSI_WGT_2X_VAL_TONE3_C		0x42B8
#define SEGO_SET2_CSI_WGT_2X_VAL_TONE3_C_M		0x38000000
#define SEG0_SET1_CSI_WGT_LX_RHT_TONES_C		0x42B8
#define SEG0_SET1_CSI_WGT_LX_RHT_TONES_C_M		0xC0000000
#define SEG0_SET2_CSI_WGT_4X_MORE_IFT_TONES_C		0x42BC
#define SEG0_SET2_CSI_WGT_4X_MORE_IFT_TONES_C_M		0x7
#define SEG0_SET2_CSI_WGT_4X_MORE_RHT_TONES_C		0x42BC
#define SEG0_SET2_CSI_WGT_4X_MORE_RHT_TONES_C_M		0x38
#define SEG0_SET2_CSI_WGT_VAL_TONE0_C		0x42BC
#define SEG0_SET2_CSI_WGT_VAL_TONE0_C_M		0x1C0
#define SEG0_SET2_CSI_WGT_VAL_TONEL_C		0x42BC
#define SEG0_SET2_CSI_WGT_VAL_TONEL_C_M		0xE00
#define SEG0_SET2_CSI_WGT_VAL_TONE2_C		0x42BC
#define SEG0_SET2_CSI_WGT_VAL_TONE2_C_M		0x7000
#define SEG0_SET2_CSI_WGT_VAL_TONE3_C		0x42BC
#define SEG0_SET2_CSI_WGT_VAL_TONE3_C_M		0x38000
#define SEG0_SET1_CSI_WGT_2X_LFT_TONES_C		0x42BC
#define SEG0_SET1_CSI_WGT_2X_LFT_TONES_C_M		0xC0000000
#define SEG0_SET1_CSI_WGT_2X_RHT_TONES_C		0x42C0
#define SEG0_SET1_CSI_WGT_2X_RHT_TONES_C_M		0x3000
#define SEG0_SET1_CSI_WGT_LFT_TONES_C		0x42C0
#define SEG0_SET1_CSI_WGT_LFT_TONES_C_M		0xC000
#define SEG0_SET1_CSI_WGT_RHT_TONES_C		0x42C0
#define SEG0_SET1_CSI_WGT_RHT_TONES_C_M		0x30000
#define SEG0_SET2_CSI_WGT_1X_LFT_TONES_C		0x42C0
#define SEG0_SET2_CSI_WGT_1X_LFT_TONES_C_M		0xC0000
#define SEG0_SET2_CSI_WGT_L1X_RHT_TONES_C		0x42C0
#define SEG0_SET2_CSI_WGT_L1X_RHT_TONES_C_M		0x300000
#define SEG0_SET2_CSI_WGT_2X_LFT_TONES_C		0x42C0
#define SEG0_SET2_CSI_WGT_2X_LFT_TONES_C_M		0xC00000
#define SEG0_SET2_CSI_WGT_2X_RHT_TONES_C		0x42C0
#define SEG0_SET2_CSI_WGT_2X_RHT_TONES_C_M		0x3000000
#define SEG0_SET2_CSI_WEGT_LFT_TONES_C		0x42C0
#define SEG0_SET2_CSI_WEGT_LFT_TONES_C_M		0xC000000
#define SEG0_SET2_CSI_WGT_RHT_TONES_C		0x42C0
#define SEG0_SET2_CSI_WGT_RHT_TONES_C_M		0x30000000
#define CSI_WGT_RSSI_BYPASS_EN_C		0x42C4
#define CSI_WGT_RSSI_BYPASS_EN_C_M		0x400000
#define SEG0_SET1_CSI_WGT_EN_C		0x42C4
#define SEG0_SET1_CSI_WGT_EN_C_M		0x800000
#define SEG0_SET2_CSI_WGT_EN_C		0x42C4
#define SEG0_SET2_CSI_WGT_EN_C_M		0x1000000
#define PROC_MAX_NSTS_SMO_HW_C		0x42D0
#define PROC_MAX_NSTS_SMO_HW_C_M		0x3
#define PROC_NOISE_RE_EST_HE_TB_EN_C		0x42D0
#define PROC_NOISE_RE_EST_HE_TB_EN_C_M		0x4
#define PROC_NOISE_RE_EST_HE_EN_C		0x42D0
#define PROC_NOISE_RE_EST_HE_EN_C_M		0x8
#define PROC_NOISE_RE_EST_HT_EN_C		0x42D0
#define PROC_NOISE_RE_EST_HT_EN_C_M		0x10
#define PROC_NOISE_RE_EST_VHT_EN_C		0x42D0
#define PROC_NOISE_RE_EST_VHT_EN_C_M		0x20
#define HE_EXTRA_TONE_CHSMO_EN_C		0x42D4
#define HE_EXTRA_TONE_CHSMO_EN_C_M		0x1
#define RPT_TONE_EVM_IDX_C		0x42D8
#define RPT_TONE_EVM_IDX_C_M		0x7FF
#define S_FETR_AWGN_BCC_1SS_MCSO0_C		0x42D8
#define S_FETR_AWGN_BCC_1SS_MCSO0_C_M		0x1F800
#define S_FETR_AWGN_BCC_1SS_MCS1_C		0x42D8
#define S_FETR_AWGN_BCC_1SS_MCS1_C_M		0x7E0000
#define S_FETR_AWGN_BCC_1SS_MCS2_C		0x42D8
#define S_FETR_AWGN_BCC_1SS_MCS2_C_M		0x1F800000
#define LLR_COEF_C		0x42D8
#define LLR_COEF_C_M		0xE0000000
#define S_FCTR_AWGN_BCC_1SS_MCS3_C		0x42DC
#define S_FCTR_AWGN_BCC_1SS_MCS3_C_M		0x3F
#define S_FCTR_AWGN_BCC_1SS_MCS4_C		0x42DC
#define S_FCTR_AWGN_BCC_1SS_MCS4_C_M		0xFC0
#define S_FCTR_AWGN_BCC_1SS_MCS5_C		0x42DC
#define S_FCTR_AWGN_BCC_1SS_MCS5_C_M		0x3F000
#define S_FCTR_AWGN_BCC_1SS_MCS6_C		0x42DC
#define S_FCTR_AWGN_BCC_1SS_MCS6_C_M		0xFC0000
#define S_FCTR_AWGN_BCC_1SS_MCS7_C		0x42DC
#define S_FCTR_AWGN_BCC_1SS_MCS7_C_M		0x3F000000
#define UPD_SYM_EVM_C		0x42DC
#define UPD_SYM_EVM_C_M		0xC0000000
#define S_FCTR_AWGN_BCC_1SS_MCS8_C		0x42E0
#define S_FCTR_AWGN_BCC_1SS_MCS8_C_M		0x3F
#define S_FCTR_AWGN_BCC_1SS_MCS9_C		0x42E0
#define S_FCTR_AWGN_BCC_1SS_MCS9_C_M		0xFC0
#define DCM_BLNARY_CSI_WET_C		0x42E0
#define DCM_BLNARY_CSI_WET_C_M		0x40000000
#define DCM_COMBINE_EN_C		0x42E0
#define DCM_COMBINE_EN_C_M		0x80000000
#define EVM_RPT_OFST_EN_C		0x42E4
#define EVM_RPT_OFST_EN_C_M		0x40000000
#define DIFF_NLM_FOR_CHANNEL_EN_C		0x42E8
#define DIFF_NLM_FOR_CHANNEL_EN_C_M		0x40000000
#define S_FETR_AWGN_LAGCY_12M_C		0x4320
#define S_FETR_AWGN_LAGCY_12M_C_M		0x3F
#define S_FCTR_AWGN_LAGCY_18M_C		0x4320
#define S_FCTR_AWGN_LAGCY_18M_C_M		0xFC0
#define S_FCTR_AWGN_LAGCY_24M_C		0x4320
#define S_FCTR_AWGN_LAGCY_24M_C_M		0x3F000
#define S_FCTR_AWGN_LAGCY_36M_C		0x4320
#define S_FCTR_AWGN_LAGCY_36M_C_M		0xFC0000
#define S_FCTR_AWGN_LAGCY_48M_C		0x4320
#define S_FCTR_AWGN_LAGCY_48M_C_M		0x3F000000
#define S_FCTR_AWGN_LAGCY_54M_C		0x4324
#define S_FCTR_AWGN_LAGCY_54M_C_M		0x3F
#define S_FCTR_AWGN_LAGCY_6M_C		0x4324
#define S_FCTR_AWGN_LAGCY_6M_C_M		0xFC0
#define S_FCTR_AWGN_LAGCY_9M_C		0x4324
#define S_FCTR_AWGN_LAGCY_9M_C_M		0x3F000
#define S_FCTR_CH_BCC_1SS_MCS0_C		0x4324
#define S_FCTR_CH_BCC_1SS_MCS0_C_M		0xFC0000
#define S_FCTR_CH_BCC_1SS_MCS1_C		0x4324
#define S_FCTR_CH_BCC_1SS_MCS1_C_M		0x3F000000
#define S_FCTR_CH_BCC_1SS_MCS2_C		0x4328
#define S_FCTR_CH_BCC_1SS_MCS2_C_M		0x3F
#define S_FCTR_CH_BCC_1SS_MCS3_C		0x4328
#define S_FCTR_CH_BCC_1SS_MCS3_C_M		0xFC0
#define S_FCTR_CH_BCC_1SS_MCS4_C		0x4328
#define S_FCTR_CH_BCC_1SS_MCS4_C_M		0x3F000
#define S_FCTR_CH_BCC_1SS_MCS5_C		0x4328
#define S_FCTR_CH_BCC_1SS_MCS5_C_M		0xFC0000
#define S_FCTR_CH_BCC_1SS_MCS6_C		0x4328
#define S_FCTR_CH_BCC_1SS_MCS6_C_M		0x3F000000
#define S_FETR_CH_BCC_1SS_MCS7_C		0x432C
#define S_FETR_CH_BCC_1SS_MCS7_C_M		0x3F
#define S_FCTR_CH_BCC_1SS_MCS8_C		0x432C
#define S_FCTR_CH_BCC_1SS_MCS8_C_M		0xFC0
#define S_FCTR_CH_BCC_1SS_MCS9_C		0x432C
#define S_FCTR_CH_BCC_1SS_MCS9_C_M		0x3F000
#define S_FCTR_CH_LAGCY_12M_C		0x436C
#define S_FCTR_CH_LAGCY_12M_C_M		0xFC0
#define S_FCTR_CH_LAGCY_18M_C		0x436C
#define S_FCTR_CH_LAGCY_18M_C_M		0x3F000
#define S_FCTR_CH_LAGCY_24M_C		0x436C
#define S_FCTR_CH_LAGCY_24M_C_M		0xFC0000
#define S_FCTR_CH_LAGCY_36M_C		0x436C
#define S_FCTR_CH_LAGCY_36M_C_M		0x3F000000
#define S_FCTR_CH_LAGCY_48M_C		0x4370
#define S_FCTR_CH_LAGCY_48M_C_M		0x3F
#define S_FCTR_CH_LAGCY_54M_C		0x4370
#define S_FCTR_CH_LAGCY_54M_C_M		0xFC0
#define S_FCTR_CH_LAGCY_6M_C		0x4370
#define S_FCTR_CH_LAGCY_6M_C_M		0x3F000
#define S_FCTR_CH_LAGCY_9M_C		0x4370
#define S_FCTR_CH_LAGCY_9M_C_M		0xFC0000
#define FETR_BCC_STBC_CH_16QAM_C		0x4374
#define FETR_BCC_STBC_CH_16QAM_C_M		0xF
#define FETR_BCC_STBC_CH_256QAM_C		0x4374
#define FETR_BCC_STBC_CH_256QAM_C_M		0xF0
#define FCTR_BCC_STBC_CH_64QAM_C		0x4374
#define FCTR_BCC_STBC_CH_64QAM_C_M		0xF00
#define FCTR_BCC_STBC_CH_BPSK_C		0x4374
#define FCTR_BCC_STBC_CH_BPSK_C_M		0xF000
#define FCTR_BCC_STBC_CH_QPSK_C		0x4374
#define FCTR_BCC_STBC_CH_QPSK_C_M		0xF0000
#define FCTR_BCC_STBC_I_16QAM_C		0x4374
#define FCTR_BCC_STBC_I_16QAM_C_M		0xF00000
#define FCTR_BCC_STBC_I_256QAM_C		0x4374
#define FCTR_BCC_STBC_I_256QAM_C_M		0xF000000
#define FCTR_BCC_STBC_I_64QAM_C		0x4374
#define FCTR_BCC_STBC_I_64QAM_C_M		0xF0000000
#define FCTR_BCC_STBC_I_BPSK_C		0x4378
#define FCTR_BCC_STBC_I_BPSK_C_M		0xF
#define FCTR_BCC_STBC_I_QPSK_C		0x4378
#define FCTR_BCC_STBC_I_QPSK_C_M		0xF0
#define FCTR_HE_BCC_1SS_CH_16QAM_C		0x4378
#define FCTR_HE_BCC_1SS_CH_16QAM_C_M		0xF00
#define FCTR_HE_BCC_1SS_CH_256QAM_C		0x4378
#define FCTR_HE_BCC_1SS_CH_256QAM_C_M		0xF000
#define FCTR_HE_BCC_1SS_CH_64QAM_C		0x4378
#define FCTR_HE_BCC_1SS_CH_64QAM_C_M		0xF0000
#define FCTR_HE_BCC_1SS_CH_BPSK_C		0x4378
#define FCTR_HE_BCC_1SS_CH_BPSK_C_M		0xF00000
#define FCTR_HE_BCC_1SS_CH_QPSK_C		0x4378
#define FCTR_HE_BCC_1SS_CH_QPSK_C_M		0xF000000
#define FCTR_HE_BCC_1SS_I_16QAM_C		0x4378
#define FCTR_HE_BCC_1SS_I_16QAM_C_M		0xF0000000
#define FCTR_HE_BCC_1SS_I_256QAM_C		0x437C
#define FCTR_HE_BCC_1SS_I_256QAM_C_M		0xF
#define FCTR_HE_BCC_1SS_I_64QAM_C		0x437C
#define FCTR_HE_BCC_1SS_I_64QAM_C_M		0xF0
#define FCTR_HE_BCC_1SS_I_BPSK_C		0x437C
#define FCTR_HE_BCC_1SS_I_BPSK_C_M		0xF00
#define FCTR_HE_BCC_1SS_I_QPSK_C		0x437C
#define FCTR_HE_BCC_1SS_I_QPSK_C_M		0xF000
#define FCTR_HE_MU_BCC_CH_C		0x4388
#define FCTR_HE_MU_BCC_CH_C_M		0xF000000
#define FCTR_HE_MU_BCC_I_C		0x4388
#define FCTR_HE_MU_BCC_I_C_M		0xF0000000
#define FETR_HE_MU_LDPC_CH_C		0x438C
#define FETR_HE_MU_LDPC_CH_C_M		0xF
#define FETR_HE_MU_LDPC_I_C		0x438C
#define FETR_HE_MU_LDPC_I_C_M		0xF0
#define FETR_HE_MU_NOMUIC_BCC_CH_C		0x438C
#define FETR_HE_MU_NOMUIC_BCC_CH_C_M		0xF00
#define FCTR_HE_MU_NOMUIC_BCC_I_C		0x438C
#define FCTR_HE_MU_NOMUIC_BCC_I_C_M		0xF000
#define FCTR_HE_MU_NOMUIC_LDPC_CH_C		0x438C
#define FCTR_HE_MU_NOMUIC_LDPC_CH_C_M		0xF0000
#define FCTR_HE_MU_NOMUIC_LDPC_I_C		0x438C
#define FCTR_HE_MU_NOMUIC_LDPC_I_C_M		0xF00000
#define LLR_COEF_H_DELAY_SPREAD_C		0x4390
#define LLR_COEF_H_DELAY_SPREAD_C_M		0x7
#define LLR_COEF_L_DELAY_SPREAD_C		0x4390
#define LLR_COEF_L_DELAY_SPREAD_C_M		0x38
#define ILR_COEF_THRESHOLD_C		0x4390
#define ILR_COEF_THRESHOLD_C_M		0x1C0
#define ILR_SCALING_MODE_C		0x4390
#define ILR_SCALING_MODE_C_M		0xE00
#define SEL_DEFAULT_ITER_C		0x4394
#define SEL_DEFAULT_ITER_C_M		0x100000
#define PACKET_FORMAT_C		0x439C
#define PACKET_FORMAT_C_M		0x7
#define PFD_EN_C		0x439C
#define PFD_EN_C_M		0x8
#define MANUAL_SIMI_FLAG_EN_C		0x439C
#define MANUAL_SIMI_FLAG_EN_C_M		0x10
#define SIMI_FLAG_C		0x439C
#define SIMI_FLAG_C_M		0x20
#define LDPC_SU_SHARE_ITER_ENABLER_C		0x43A4
#define LDPC_SU_SHARE_ITER_ENABLER_C_M		0x1
#define BOARDCAST_STA_ID_C		0x43AC
#define BOARDCAST_STA_ID_C_M		0x7FF
#define TARGET_STA_ID_0_C		0x43AC
#define TARGET_STA_ID_0_C_M		0x3FF800
#define TARGET_BSS_COLOR_0_C		0x43AC
#define TARGET_BSS_COLOR_0_C_M		0xFC00000
#define BSS_COLOR_MAPPING_VLD_0_C		0x43AC
#define BSS_COLOR_MAPPING_VLD_0_C_M		0x10000000
#define BSS_COLOR_MAPPING_VLD_1_C		0x43AC
#define BSS_COLOR_MAPPING_VLD_1_C_M		0x20000000
#define BSS_COLOR_MAPPING_VLD_2_C		0x43AC
#define BSS_COLOR_MAPPING_VLD_2_C_M		0x40000000
#define BSS_COLOR_MAPPING_VLD_3_C		0x43AC
#define BSS_COLOR_MAPPING_VLD_3_C_M		0x80000000
#define TARGET_STA_ID_1_C		0x43B0
#define TARGET_STA_ID_1_C_M		0x7FF
#define TARGET_STA_ID_2_C		0x43B0
#define TARGET_STA_ID_2_C_M		0x3FF800
#define TARGET_BSS_COLOR_1_C		0x43B0
#define TARGET_BSS_COLOR_1_C_M		0xFC00000
#define VHT_SIGB_NDP_CHECK_EN_C		0x43B0
#define VHT_SIGB_NDP_CHECK_EN_C_M		0x10000000
#define SNIFFER_MODE_EN_C		0x43B0
#define SNIFFER_MODE_EN_C_M		0x20000000
#define TARGET_STA_ID_3_C		0x43B4
#define TARGET_STA_ID_3_C_M		0x7FF
#define TARGET_BSS_COLOR_2_C		0x43B4
#define TARGET_BSS_COLOR_2_C_M		0x1F800
#define TARGET_BSS_COLOR_3_C		0x43B4
#define TARGET_BSS_COLOR_3_C_M		0x7E0000
#define MIN_SIVAL_TH_C		0x43B8
#define MIN_SIVAL_TH_C_M		0xFF
#define COND_TH_C		0x43B8
#define COND_TH_C_M		0x3F00
#define COND_NUM_COUNT_NORM_FCTR_C		0x43B8
#define COND_NUM_COUNT_NORM_FCTR_C_M		0x4000
#define MIN_SIGVAL_COUNT_NORM_FCTR_C		0x43B8
#define MIN_SIGVAL_COUNT_NORM_FCTR_C_M		0x8000
#define SIG_REPORT_GRP_FCTR_C		0x43B8
#define SIG_REPORT_GRP_FCTR_C_M		0x10000
#define NOISE_VAR_TH_0_C		0x43C0
#define NOISE_VAR_TH_0_C_M		0xFFFFFF
#define USER_EXIST_N1_C		0x43C0
#define USER_EXIST_N1_C_M		0xFF000000
#define NOISE_VAR_TH_1_C		0x43C4
#define NOISE_VAR_TH_1_C_M		0xFFFFFF
#define USER_EXIST_N2_C		0x43C4
#define USER_EXIST_N2_C_M		0xFF000000
#define FORCE_RCFO_VAL_C		0x43C8
#define FORCE_RCFO_VAL_C_M		0xFFFF
#define LPBW_KI_E_C		0x43C8
#define LPBW_KI_E_C_M		0xFFFF0000
#define IPBW_KP_E_C		0x43CC
#define IPBW_KP_E_C_M		0xFFF
#define CH_TRACKING_NST_C		0x43CC
#define CH_TRACKING_NST_C_M		0x3FF000
#define EVM_RPT_SCIDX_C		0x43CC
#define EVM_RPT_SCIDX_C_M		0xFFC00000
#define LPBW_OUT_LMT_C		0x43D0
#define LPBW_OUT_LMT_C_M		0x3FF
#define USER_EXIST_CSI_C		0x43D0
#define USER_EXIST_CSI_C_M		0xFFC00
#define USER_EXIST_N3_C		0x43D0
#define USER_EXIST_N3_C_M		0xFF00000
#define USER_EXIST_T1_C		0x43D0
#define USER_EXIST_T1_C_M		0xF0000000
#define USER_EXIST_N4_C		0x43D4
#define USER_EXIST_N4_C_M		0xFF
#define USER_EXIST_N9_C		0x43D4
#define USER_EXIST_N9_C_M		0xFF00
#define USER_EXIST_NU_C		0x43D4
#define USER_EXIST_NU_C_M		0xFF0000
#define ALPHA_FOR_CFO_DATA_00_C		0x43D4
#define ALPHA_FOR_CFO_DATA_00_C_M		0x3F000000
#define EVM_RPT_NSCO_C		0x43D4
#define EVM_RPT_NSCO_C_M		0xC0000000
#define ALPHA_FOR_CFO_DATA_01_C		0x43D8
#define ALPHA_FOR_CFO_DATA_01_C_M		0x3F
#define ALPHA_FOR_CFO_DATA_02_C		0x43D8
#define ALPHA_FOR_CFO_DATA_02_C_M		0xFC0
#define ALPHA_FOR_CFO_DATA_03_C		0x43D8
#define ALPHA_FOR_CFO_DATA_03_C_M		0x3F000
#define ALPHA_FOR_CFO_DATA_10_C		0x43D8
#define ALPHA_FOR_CFO_DATA_10_C_M		0xFC0000
#define ALPHA_FOR_CFO_DATA_11_C		0x43D8
#define ALPHA_FOR_CFO_DATA_11_C_M		0x3F000000
#define EVM_RPT_NSCL_C		0x43D8
#define EVM_RPT_NSCL_C_M		0xC0000000
#define ALPHA_FOR_CFO_DATA_12_C		0x43DC
#define ALPHA_FOR_CFO_DATA_12_C_M		0x3F
#define ALPHA_FOR_CFO_DATA_13_C		0x43DC
#define ALPHA_FOR_CFO_DATA_13_C_M		0xFC0
#define ALPHA_FOR_CFO_DATA_20_C		0x43DC
#define ALPHA_FOR_CFO_DATA_20_C_M		0x3F000
#define ALPHA_FOR_CFO_DATA_21_C		0x43DC
#define ALPHA_FOR_CFO_DATA_21_C_M		0xFC0000
#define ALPHA_FOR_CFO_DATA_22_C		0x43DC
#define ALPHA_FOR_CFO_DATA_22_C_M		0x3F000000
#define EVM_RPT_ALPHAO_C		0x43DC
#define EVM_RPT_ALPHAO_C_M		0xC0000000
#define ALPHA_FOR_CFO_DATA_23_C		0x43E0
#define ALPHA_FOR_CFO_DATA_23_C_M		0x3F
#define ALPHA_FOR_CFO_PILOT_00_C		0x43E0
#define ALPHA_FOR_CFO_PILOT_00_C_M		0xFC0
#define ALPHA_FOR_CFO_PILOT_01_C		0x43E0
#define ALPHA_FOR_CFO_PILOT_01_C_M		0x3F000
#define ALPHA_FOR_CFO_PILOT_02_C		0x43E0
#define ALPHA_FOR_CFO_PILOT_02_C_M		0xFC0000
#define ALPHA_FOR_CFO_PILOT_03_C		0x43E0
#define ALPHA_FOR_CFO_PILOT_03_C_M		0x3F000000
#define EVM_RPT_ALPHAL_C		0x43E0
#define EVM_RPT_ALPHAL_C_M		0xC0000000
#define ALPHA_FOR_CFO_PILOT_10_C		0x43E4
#define ALPHA_FOR_CFO_PILOT_10_C_M		0x3F
#define ALPHA_FOR_CFO_PILOT_11_C		0x43E4
#define ALPHA_FOR_CFO_PILOT_11_C_M		0xFC0
#define ALPHA_FOR_CFO_PILOT_12_C		0x43E4
#define ALPHA_FOR_CFO_PILOT_12_C_M		0x3F000
#define ALPHA_FOR_CFO_PILOT_13_C		0x43E4
#define ALPHA_FOR_CFO_PILOT_13_C_M		0xFC0000
#define ALPHA_FOR_CFO_PILOT_20_C		0x43E4
#define ALPHA_FOR_CFO_PILOT_20_C_M		0x3F000000
#define N_HESYM_EXT_EN_C		0x43E4
#define N_HESYM_EXT_EN_C_M		0x40000000
#define CH_TRACKING_COEF_SEL_C		0x43E4
#define CH_TRACKING_COEF_SEL_C_M		0x80000000
#define ALPHA_FOR_CFO_PILOT_21_C		0x43E8
#define ALPHA_FOR_CFO_PILOT_21_C_M		0x3F
#define ALPHA_FOR_CFO_PILOT_22_C		0x43E8
#define ALPHA_FOR_CFO_PILOT_22_C_M		0xFC0
#define ALPHA_FOR_CFO_PILOT_23_C		0x43E8
#define ALPHA_FOR_CFO_PILOT_23_C_M		0x3F000
#define ALPHA_FOR_H_00_C		0x43E8
#define ALPHA_FOR_H_00_C_M		0xFC0000
#define ALPHA_FOR_H_01_C		0x43E8
#define ALPHA_FOR_H_01_C_M		0x3F000000
#define CH_TRACKING_EN_C		0x43E8
#define CH_TRACKING_EN_C_M		0x40000000
#define CSI_WGT_BYPASS_CPE_EN_C		0x43E8
#define CSI_WGT_BYPASS_CPE_EN_C_M		0x80000000
#define ALPHA_FOR_H_02_C		0x43EC
#define ALPHA_FOR_H_02_C_M		0x3F
#define ALPHA_FOR_H_03_C		0x43EC
#define ALPHA_FOR_H_03_C_M		0xFC0
#define ALPHA_FOR_H_10_C		0x43EC
#define ALPHA_FOR_H_10_C_M		0x3F000
#define ALPHA_FOR_H_11_C		0x43EC
#define ALPHA_FOR_H_11_C_M		0xFC0000
#define ALPHA_FOR_H_12_C		0x43EC
#define ALPHA_FOR_H_12_C_M		0x3F000000
#define DATA_TRACKING_EN_C		0x43EC
#define DATA_TRACKING_EN_C_M		0x40000000
#define EVM_RPT_MODE_C		0x43EC
#define EVM_RPT_MODE_C_M		0x80000000
#define ALPHA_FOR_H_13_C		0x43F0
#define ALPHA_FOR_H_13_C_M		0x3F
#define ALPHA_FOR_H_20_C		0x43F0
#define ALPHA_FOR_H_20_C_M		0xFC0
#define ALPHA_FOR_H_21_C		0x43F0
#define ALPHA_FOR_H_21_C_M		0x3F000
#define ALPHA_FOR_H_13_C		0x43F0
#define ALPHA_FOR_H_13_C_M		0x3F
#define ALPHA_FOR_H_20_C		0x43F0
#define ALPHA_FOR_H_20_C_M		0xFC0
#define ALPHA_FOR_H_21_C		0x43F0
#define ALPHA_FOR_H_21_C_M		0x3F000
#define ALPHA_FOR_H_22_C		0x43F0
#define ALPHA_FOR_H_22_C_M		0xFC0000
#define ALPHA_FOR_H_23_C		0x43F0
#define ALPHA_FOR_H_23_C_M		0x3F000000
#define FORCE_RCFO_EN_C		0x43F0
#define FORCE_RCFO_EN_C_M		0x40000000
#define LGY80_TRACKING_EN_C		0x43F0
#define LGY80_TRACKING_EN_C_M		0x80000000
#define ALPHA_FOR_NOISE_VAR_0_C		0x43F4
#define ALPHA_FOR_NOISE_VAR_0_C_M		0x3F
#define ALPHA_FOR_NOISE_VAR_1_C		0x43F4
#define ALPHA_FOR_NOISE_VAR_1_C_M		0xFC0
#define CH_TRACKING_A0_C		0x43F4
#define CH_TRACKING_A0_C_M		0x3F000
#define CH_TRACKING_AL_C		0x43F4
#define CH_TRACKING_AL_C_M		0xFC0000
#define CH_TRACKING_AL_LGY80_C		0x43F4
#define CH_TRACKING_AL_LGY80_C_M		0x3F000000
#define LOOP_DATA_EN_C		0x43F4
#define LOOP_DATA_EN_C_M		0x40000000
#define LOOP_FILTER_EN_C		0x43F4
#define LOOP_FILTER_EN_C_M		0x80000000
#define CH_TRACKING_AL_STBC_C		0x43F8
#define CH_TRACKING_AL_STBC_C_M		0x3F
#define CH_TRACKING_A2_C		0x43F8
#define CH_TRACKING_A2_C_M		0xFC0
#define CH_TRACKING_A2_LGY80_C		0x43F8
#define CH_TRACKING_A2_LGY80_C_M		0x3F000
#define CH_TRACKING_A2_STBC_C		0x43F8
#define CH_TRACKING_A2_STBC_C_M		0xFC0000
#define USER_EXIST_R1_C		0x43F8
#define USER_EXIST_R1_C_M		0x3F000000
#define NOISE_TRACKING_EN_C		0x43F8
#define NOISE_TRACKING_EN_C_M		0x40000000
#define SYMBOL_COUNT_SEL_C		0x43F8
#define SYMBOL_COUNT_SEL_C_M		0x80000000
#define USER_EXIST_R2_C		0x43FC
#define USER_EXIST_R2_C_M		0x3F
#define USER_EXIST_R3_C		0x43FC
#define USER_EXIST_R3_C_M		0xFC0
#define USER_EXIST_R4_C		0x43FC
#define USER_EXIST_R4_C_M		0x3F000
#define USER_EXIST_R9_C		0x43FC
#define USER_EXIST_R9_C_M		0xFC0000
#define CH_TRACKING_SYMB0_C		0x43FC
#define CH_TRACKING_SYMB0_C_M		0x1F000000
#define CSI_WGT_BYPASS_CPE_TH_C		0x43FC
#define CSI_WGT_BYPASS_CPE_TH_C_M		0xE0000000
#define CH_TRACKING_SYMB1_C		0x4400
#define CH_TRACKING_SYMB1_C_M		0x1F
#define LPBW_SEL_D0_C		0x4400
#define LPBW_SEL_D0_C_M		0x3E0
#define LPBW_SEL_D0_TB_C		0x4400
#define LPBW_SEL_D0_TB_C_M		0x7C00
#define LPBW_SEL_D1_C		0x4400
#define LPBW_SEL_D1_C_M		0xF8000
#define LPBW_SEL_D1_HESU_C		0x4400
#define LPBW_SEL_D1_HESU_C_M		0x1F00000
#define LPBW_SEL_D1_TB_C		0x4400
#define LPBW_SEL_D1_TB_C_M		0x3E000000
#define LPBW_SEL_D1_LGY_C		0x4404
#define LPBW_SEL_D1_LGY_C_M		0x1F
#define LPBW_SEL_D1_STBC_C		0x4404
#define LPBW_SEL_D1_STBC_C_M		0x3E0
#define LPBW_SEL_D2_C		0x4404
#define LPBW_SEL_D2_C_M		0x7C00
#define LPBW_SEL_D2_HESU_C		0x4404
#define LPBW_SEL_D2_HESU_C_M		0xF8000
#define LPBW_SEL_D2_TB_C		0x4404
#define LPBW_SEL_D2_TB_C_M		0x1F00000
#define LPBW_SEL_D2_LGY_C		0x4404
#define LPBW_SEL_D2_LGY_C_M		0x3E000000
#define LPBW_SEL_D2_STBC_C		0x4408
#define LPBW_SEL_D2_STBC_C_M		0x1F
#define LPBW_SEL_P0_C		0x4408
#define LPBW_SEL_P0_C_M		0x3E0
#define LPBW_SEL_P0O_TB_C		0x4408
#define LPBW_SEL_P0O_TB_C_M		0x7C00
#define LPBW_SEL_P1_C		0x4408
#define LPBW_SEL_P1_C_M		0xF8000
#define LPBW_SEL_P1_HESU_C		0x4408
#define LPBW_SEL_P1_HESU_C_M		0x1F00000
#define LPBW_SEL_P1_TB_C		0x4408
#define LPBW_SEL_P1_TB_C_M		0x3E000000
#define LPBW_SEL_P1_LGY_C		0x440C
#define LPBW_SEL_P1_LGY_C_M		0x1F
#define LPBW_SEL_P1_STBC_C		0x440C
#define LPBW_SEL_P1_STBC_C_M		0x3E0
#define LPBW_SEL_P2_C		0x440C
#define LPBW_SEL_P2_C_M		0x7C00
#define LPBW_SEL_P2_HESU_C		0x440C
#define LPBW_SEL_P2_HESU_C_M		0xF8000
#define LPBW_SEL_P2_TB_C		0x440C
#define LPBW_SEL_P2_TB_C_M		0x1F00000
#define LPBW_SEL_P2_LGY_C		0x440C
#define LPBW_SEL_P2_LGY_C_M		0x3E000000
#define LPBW_SEL_P2_STBC_C		0x4410
#define LPBW_SEL_P2_STBC_C_M		0x1F
#define LPBW_SW_SYMB0_C		0x4410
#define LPBW_SW_SYMB0_C_M		0x3E0
#define LPBW_SW_SYMB1_C		0x4410
#define LPBW_SW_SYMB1_C_M		0x7C00
#define USER_EXIST_T4_C		0x4410
#define USER_EXIST_T4_C_M		0x78000
#define EVM_RPT_RUIDX_C		0x4410
#define EVM_RPT_RUIDX_C_M		0x380000
#define T2F_DC_EST_FORCE_I_C		0x441C
#define T2F_DC_EST_FORCE_I_C_M		0xFFF
#define T2F_DC_EST_FORCE_Q_C		0x441C
#define T2F_DC_EST_FORCE_Q_C_M		0xFFF000
#define T2F_BT_DYN_DC_EST_EN_C		0x441C
#define T2F_BT_DYN_DC_EST_EN_C_M		0x80000000
#define T2F_EXTRA_CH_LEN_C		0x4420
#define T2F_EXTRA_CH_LEN_C_M		0x3C0000
#define T2F_MANUAL_N_CDD_OFST_C		0x4420
#define T2F_MANUAL_N_CDD_OFST_C_M		0x3C00000
#define T2F_SBDRDY_WINDOW_LEN_C		0x4420
#define T2F_SBDRDY_WINDOW_LEN_C_M		0x1C000000
#define T2F_DC_EST_VHT_L1_C		0x4420
#define T2F_DC_EST_VHT_L1_C_M		0x20000000
#define T2F_GI2_COMB_LV1_C		0x4420
#define T2F_GI2_COMB_LV1_C_M		0x40000000
#define T2F_LNA_BASED_DC_UPD_EN_C		0x4420
#define T2F_LNA_BASED_DC_UPD_EN_C_M		0x80000000
#define T2F_VHT_LTF_DCCL_MODE_C		0x4424
#define T2F_VHT_LTF_DCCL_MODE_C_M		0x1
#define T2F_DC_EST_FORCE_EN_C		0x4424
#define T2F_DC_EST_FORCE_EN_C_M		0x2
#define T2F_MANUAL_GL_COMB_EN_C		0x4424
#define T2F_MANUAL_GL_COMB_EN_C_M		0x4
#define T2F_MANUAL_CDD_OFST_EN_C		0x4424
#define T2F_MANUAL_CDD_OFST_EN_C_M		0x8
#define T2F_RXFIR_COMP_BW20_FIR0_EN_C		0x4424
#define T2F_RXFIR_COMP_BW20_FIR0_EN_C_M		0x10
#define T2F_RXFIR_COMP_BW20_FIRL_EN_C		0x4424
#define T2F_RXFIR_COMP_BW20_FIRL_EN_C_M		0x20
#define T2F_RXFIR_COMP_BW20_FIR2_EN_C		0x4424
#define T2F_RXFIR_COMP_BW20_FIR2_EN_C_M		0x40
#define T2F_RXFIR_COMP_EN_C		0x4424
#define T2F_RXFIR_COMP_EN_C_M		0x1000
#define DUMMY_0_C		0x4428
#define DUMMY_0_C_M		0xFFFFFFFF
#define DUMMY_1_C		0x442C
#define DUMMY_1_C_M		0xFFFFFFFF
#define DUMMY_2_C		0x4430
#define DUMMY_2_C_M		0xFFFFFFFF
#define DUMMY_3_C		0x4434
#define DUMMY_3_C_M		0xFFFFFFFF
#define MAXOFST_C		0x443C
#define MAXOFST_C_M		0x3FF00000
#define MIMO_PS_OPT_C		0x443C
#define MIMO_PS_OPT_C_M		0xC0000000
#define MINOFST_C		0x4440
#define MINOFST_C_M		0xFF
#define FGT_FCTR_C		0x4440
#define FGT_FCTR_C_M		0x7F00
#define OFDMA_STF_OFST_C		0x4440
#define OFDMA_STF_OFST_C_M		0x7E00000
#define DFEDLY_BW20_C		0x4440
#define DFEDLY_BW20_C_M		0xF8000000
#define RF2SYNC_DLY_C		0x4444
#define RF2SYNC_DLY_C_M		0x3F
#define OPPDLY_C		0x4444
#define OPPDLY_C_M		0x1F0000
#define SYNCDLY_BW20_C		0x4444
#define SYNCDLY_BW20_C_M		0x3E00000
#define R1RCCA_EN_C		0x4444
#define R1RCCA_EN_C_M		0x80000000
#define NBIDLY_C		0x4448
#define NBIDLY_C_M		0x1E00000
#define WAIT_SBD_TIME_C		0x4448
#define WAIT_SBD_TIME_C_M		0x1E000000
#define CCX_SOURCE_SEL_C		0x4448
#define CCX_SOURCE_SEL_C_M		0xE0000000
#define WAIT_SEG0_PD_TIME_C		0x444C
#define WAIT_SEG0_PD_TIME_C_M		0xF
#define DATADLY_BW20_C		0x444C
#define DATADLY_BW20_C_M		0x700
#define SNR_REQ_1SS_MCS0_C		0x444C
#define SNR_REQ_1SS_MCS0_C_M		0x700000
#define SNR_REQ_1SS_MCS1_C		0x444C
#define SNR_REQ_1SS_MCS1_C_M		0x3800000
#define SNR_REQ_1SS_MCS10_C		0x444C
#define SNR_REQ_1SS_MCS10_C_M		0x1C000000
#define SNR_REQ_1SS_MCS11_C		0x444C
#define SNR_REQ_1SS_MCS11_C_M		0xE0000000
#define SNR_REQ_1SS_MCS2_C		0x4450
#define SNR_REQ_1SS_MCS2_C_M		0x7
#define SNR_REQ_1SS_MCS3_C		0x4450
#define SNR_REQ_1SS_MCS3_C_M		0x38
#define SNR_REQ_1SS_MCS4_C		0x4450
#define SNR_REQ_1SS_MCS4_C_M		0x1C0
#define SNR_REQ_1SS_MCS5_C		0x4450
#define SNR_REQ_1SS_MCS5_C_M		0xE00
#define SNR_REQ_1SS_MCS6_C		0x4450
#define SNR_REQ_1SS_MCS6_C_M		0x7000
#define SNR_REQ_1SS_MCS7_C		0x4450
#define SNR_REQ_1SS_MCS7_C_M		0x38000
#define SNR_REQ_1SS_MCS8_C		0x4450
#define SNR_REQ_1SS_MCS8_C_M		0x1C0000
#define SNR_REQ_1SS_MCS9_C		0x4450
#define SNR_REQ_1SS_MCS9_C_M		0xE00000
#define SM_DET_EN_C		0x4450
#define SM_DET_EN_C_M		0x1000000
#define PSD_TOP_EN_C		0x4450
#define PSD_TOP_EN_C_M		0x2000000
#define ACI_DET_EN_C		0x4450
#define ACI_DET_EN_C_M		0x4000000
#define AGC_LPWR_C		0x4450
#define AGC_LPWR_C_M		0x8000000
#define ASSIGN_SBD_OPT_C		0x4450
#define ASSIGN_SBD_OPT_C_M		0x10000000
#define DCCL4SYNC_EN_C		0x4450
#define DCCL4SYNC_EN_C_M		0x20000000
#define DFIR_EN_C		0x4450
#define DFIR_EN_C_M		0x40000000
#define I_ONLY_C		0x4454
#define I_ONLY_C_M		0x4
#define I_ONLY_S_C		0x4454
#define I_ONLY_S_C_M		0x8
#define IF_SEG0_PRIM80_C		0x4454
#define IF_SEG0_PRIM80_C_M		0x10
#define MIMO_PS_EN_C		0x4454
#define MIMO_PS_EN_C_M		0x20
#define NBI_EN_C		0x4454
#define NBI_EN_C_M		0x40
#define OFDMA_COMB_EN_C		0x4454
#define OFDMA_COMB_EN_C_M		0x80
#define POP_PD_FIRST_EN_C		0x4454
#define POP_PD_FIRST_EN_C_M		0x100
#define SBDSEL_C		0x4454
#define SBDSEL_C_M		0x200
#define SBDSEL_OFDMA_C		0x4454
#define SBDSEL_OFDMA_C_M		0x400
#define SBF_EN_C		0x4454
#define SBF_EN_C_M		0x800
#define SIMI_THD_0_C		0x445C
#define SIMI_THD_0_C_M		0x3FF
#define SIMI_THD_1_C		0x445C
#define SIMI_THD_1_C_M		0xFFC00
#define SIMI_THD_2_C		0x445C
#define SIMI_THD_2_C_M		0x3FF00000
#define EXTRATONE_PW_WET_C		0x445C
#define EXTRATONE_PW_WET_C_M		0xC0000000
#define SIMI_THD_3_C		0x4460
#define SIMI_THD_3_C_M		0x3FF
#define COMBINIG_GAIN_GAP_DB_C		0x4460
#define COMBINIG_GAIN_GAP_DB_C_M		0x7C00
#define EXTRATONE_PW_CHECK_SNR_THR_C		0x4460
#define EXTRATONE_PW_CHECK_SNR_THR_C_M		0x38000
#define SNR_COMB_IDX_C		0x4460
#define SNR_COMB_IDX_C_M		0xC0000
#define EXTRATONE_PW_CHECK_EN_C		0x4460
#define EXTRATONE_PW_CHECK_EN_C_M		0x100000
#define MANUL_SNR_COMB_IDX_EN_C		0x4460
#define MANUL_SNR_COMB_IDX_EN_C_M		0x200000
#define POSITIVE_SIMI_DET_EN_C		0x4460
#define POSITIVE_SIMI_DET_EN_C_M		0x400000
#define REAL_OR_ABS_SIMI_DET_C		0x4460
#define REAL_OR_ABS_SIMI_DET_C_M		0x800000
#define SNR_LOSS_REPORT_BUFFER_INDEX_SEL_C		0x447C
#define SNR_LOSS_REPORT_BUFFER_INDEX_SEL_C_M		0x3F
#define SNR_LOSS_REPORT_TYPE_C		0x447C
#define SNR_LOSS_REPORT_TYPE_C_M		0xC0
#define NV_TYPE_C		0x447C
#define NV_TYPE_C_M		0x100
#define PRECODING_SCHEME_C		0x447C
#define PRECODING_SCHEME_C_M		0x200
#define TXBF_PL_2NSTS_THO0_STS0_C		0x4480
#define TXBF_PL_2NSTS_THO0_STS0_C_M		0x7F
#define TXBF_PL_2NSTS_THO_STS1_C		0x4480
#define TXBF_PL_2NSTS_THO_STS1_C_M		0x3F80
#define TXBF_PL_2NSTS_TH1_STS0_C		0x4480
#define TXBF_PL_2NSTS_TH1_STS0_C_M		0x1FC000
#define TXBF_PL_2NSTS_TH1_STS1_C		0x4480
#define TXBF_PL_2NSTS_TH1_STS1_C_M		0xFE00000
#define TXBF_PL_TH_SCALING_C		0x4480
#define TXBF_PL_TH_SCALING_C_M		0x10000000
#define TXBF_PL_EN_C		0x4480
#define TXBF_PL_EN_C_M		0x20000000
#define TXBF_PL_2NSTS_TH2_STS0_C		0x4484
#define TXBF_PL_2NSTS_TH2_STS0_C_M		0x7F
#define TXBF_PL_2NSTS_TH2_STS1_C		0x4484
#define TXBF_PL_2NSTS_TH2_STS1_C_M		0x3F80
#define TXBF_PL_2NSTS_TH3_STS0_C		0x4484
#define TXBF_PL_2NSTS_TH3_STS0_C_M		0x1FC000
#define TXBF_PL_2NSTS_TH3_STS1_C		0x4484
#define TXBF_PL_2NSTS_TH3_STS1_C_M		0x3F80
#define STEER_MATRIX_INTERPOLATION_EN_C		0x4488
#define STEER_MATRIX_INTERPOLATION_EN_C_M		0x4
#define TX_TIMING_C		0x448C
#define TX_TIMING_C_M		0xFF000000
#define CFO_WGTING_C		0x4490
#define CFO_WGTING_C_M		0xF000000
#define PRIM_CH_C		0x4490
#define PRIM_CH_C_M		0x70000000
#define DAC_CLK_IDX_C		0x4490
#define DAC_CLK_IDX_C_M		0x80000000
#define TX_BANDEDGE_CFG_C		0x4494
#define TX_BANDEDGE_CFG_C_M		0x3000000
#define SPATIAL_MAP_MODE_IDX_C		0x4494
#define SPATIAL_MAP_MODE_IDX_C_M		0xC000000
#define TXBF_BYPASS_EN_C		0x4494
#define TXBF_BYPASS_EN_C_M		0x10000000
#define CFO_COMP_SEG0_VLD_0_C		0x4494
#define CFO_COMP_SEG0_VLD_0_C_M		0x20000000
#define CFO_COMP_SEG0_VLD_1_C		0x4494
#define CFO_COMP_SEG0_VLD_1_C_M		0x40000000
#define CFO_COMP_SEG0_VLD_2_C		0x4494
#define CFO_COMP_SEG0_VLD_2_C_M		0x80000000
#define CFO_COMP_SEG0_VLD_3_C		0x4498
#define CFO_COMP_SEG0_VLD_3_C_M		0x1000000
#define IDFT_OVER_SAMPLING_EN_C		0x4498
#define IDFT_OVER_SAMPLING_EN_C_M		0x20000000
#define IF_BANDEDGE_C		0x4498
#define IF_BANDEDGE_C_M		0x40000000
#define L_STF_TD_MODE_EN_C		0x4498
#define L_STF_TD_MODE_EN_C_M		0x80000000
#define TX_DAGC_PWR_TOR_DB_C		0x449C
#define TX_DAGC_PWR_TOR_DB_C_M		0x7
#define TX_DAGC_EN_C		0x449C
#define TX_DAGC_EN_C_M		0x8
#define TX_DAGC_MODE_IDX_C		0x449C
#define TX_DAGC_MODE_IDX_C_M		0x10
#define TX_SCALE_C		0x44A0
#define TX_SCALE_C_M		0x7F
#define TX_CCK_BACKOFF_C		0x44A0
#define TX_CCK_BACKOFF_C_M		0xF80
#define TX_NORMAL_BACKOFF_C		0x44A0
#define TX_NORMAL_BACKOFF_C_M		0x1F000
#define TX_BACKOFF_OFST1_C		0x44A0
#define TX_BACKOFF_OFST1_C_M		0xE0000
#define TX_BACKOFF_OFST2_C		0x44A0
#define TX_BACKOFF_OFST2_C_M		0x700000
#define TX_BACKOFF_OFST3_C		0x44A0
#define TX_BACKOFF_OFST3_C_M		0x3800000
#define TX_BACKOFF_BITMAP0_C		0x44A0
#define TX_BACKOFF_BITMAP0_C_M		0xC000000
#define TX_BACKOFF_BITMAP1_C		0x44A0
#define TX_BACKOFF_BITMAP1_C_M		0x30000000
#define TX_BACKOFF_BITMAP2_C		0x44A0
#define TX_BACKOFF_BITMAP2_C_M		0xC0000000
#define TX_BACKOFF_BITMAP3_C		0x44A4
#define TX_BACKOFF_BITMAP3_C_M		0x3
#define TX_BACKOFF_BITMAP4_C		0x44A4
#define TX_BACKOFF_BITMAP4_C_M		0xC
#define TX_BACKOFF_BITMAP5_C		0x44A4
#define TX_BACKOFF_BITMAP5_C_M		0x30
#define TX_BACKOFF_BITMAP6_C		0x44A4
#define TX_BACKOFF_BITMAP6_C_M		0xC0
#define TX_BACKOFF_BITMAP7_C		0x44A4
#define TX_BACKOFF_BITMAP7_C_M		0x300
#define OV_RPT_RST_C		0x44A4
#define OV_RPT_RST_C_M		0x400
#define OBW_TX_EN_C		0x44A8
#define OBW_TX_EN_C_M		0x1
#define TXD_HE_SIGB_CH1_0_C		0x44B0
#define TXD_HE_SIGB_CH1_0_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_1_C		0x44B4
#define TXD_HE_SIGB_CH1_1_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_10_C		0x44B8
#define TXD_HE_SIGB_CH1_10_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_11_C		0x44BC
#define TXD_HE_SIGB_CH1_11_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_12_C		0x44C0
#define TXD_HE_SIGB_CH1_12_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_13_C		0x44C4
#define TXD_HE_SIGB_CH1_13_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_14_C		0x44C8
#define TXD_HE_SIGB_CH1_14_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_15_C		0x44CC
#define TXD_HE_SIGB_CH1_15_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_2_C		0x44D0
#define TXD_HE_SIGB_CH1_2_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_3_C		0x44D4
#define TXD_HE_SIGB_CH1_3_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_4_C		0x44D8
#define TXD_HE_SIGB_CH1_4_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_5_C		0x44DC
#define TXD_HE_SIGB_CH1_5_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_6_C		0x44E0
#define TXD_HE_SIGB_CH1_6_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_7_C		0x44E4
#define TXD_HE_SIGB_CH1_7_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_8_C		0x44E8
#define TXD_HE_SIGB_CH1_8_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_9_C		0x44EC
#define TXD_HE_SIGB_CH1_9_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_0_C		0x44F0
#define TXD_HE_SIGB_CH2_0_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_1_C		0x44F4
#define TXD_HE_SIGB_CH2_1_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_10_C		0x44F8
#define TXD_HE_SIGB_CH2_10_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_11_C		0x44FC
#define TXD_HE_SIGB_CH2_11_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_12_C		0x4500
#define TXD_HE_SIGB_CH2_12_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_13_C		0x4504
#define TXD_HE_SIGB_CH2_13_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_14_C		0x4508
#define TXD_HE_SIGB_CH2_14_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_15_C		0x450C
#define TXD_HE_SIGB_CH2_15_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_2_C		0x4510
#define TXD_HE_SIGB_CH2_2_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_3_C		0x4514
#define TXD_HE_SIGB_CH2_3_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_4_C		0x4518
#define TXD_HE_SIGB_CH2_4_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_5_C		0x451C
#define TXD_HE_SIGB_CH2_5_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_6_C		0x4520
#define TXD_HE_SIGB_CH2_6_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_7_C		0x4524
#define TXD_HE_SIGB_CH2_7_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_8_C		0x4528
#define TXD_HE_SIGB_CH2_8_C_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_9_C		0x452C
#define TXD_HE_SIGB_CH2_9_C_M		0xFFFFFFFF
#define USER0_DELMTER_C		0x4530
#define USER0_DELMTER_C_M		0xFFFFFFFF
#define USER0_EOF_PADDING_LEN_C		0x4534
#define USER0_EOF_PADDING_LEN_C_M		0xFFFFFFFF
#define USER0_INIT_SEED_C		0x4538
#define USER0_INIT_SEED_C_M		0xFFFFFFFF
#define USER1_DELMTER_C		0x453C
#define USER1_DELMTER_C_M		0xFFFFFFFF
#define USER1_EOF_PADDING_LEN_C		0x4540
#define USER1_EOF_PADDING_LEN_C_M		0xFFFFFFFF
#define USER1_INIT_SEED_C		0x4544
#define USER1_INIT_SEED_C_M		0xFFFFFFFF
#define USER2_DELMTER_C		0x4548
#define USER2_DELMTER_C_M		0xFFFFFFFF
#define USER2_EOF_PADDING_LEN_C		0x454C
#define USER2_EOF_PADDING_LEN_C_M		0xFFFFFFFF
#define USER2_INIT_SEED_C		0x4550
#define USER2_INIT_SEED_C_M		0xFFFFFFFF
#define USER3_DELMTER_C		0x4554
#define USER3_DELMTER_C_M		0xFFFFFFFF
#define USER3_EOF_PADDING_LEN_C		0x4558
#define USER3_EOF_PADDING_LEN_C_M		0xFFFFFFFF
#define USER3_INIT_SEED_C		0x455C
#define USER3_INIT_SEED_C_M		0xFFFFFFFF
#define TXD_VHT_SIGB0_C		0x4560
#define TXD_VHT_SIGB0_C_M		0x1FFFFFFF
#define MAC_TDRDY_EXT_CNT_I_C		0x4560
#define MAC_TDRDY_EXT_CNT_I_C_M		0xE0000000
#define TXD_VHT_SIGB1_C		0x4564
#define TXD_VHT_SIGB1_C_M		0x1FFFFFFF
#define MAC_TX_INFO_DLY_CNT_I_C		0x4564
#define MAC_TX_INFO_DLY_CNT_I_C_M		0xE0000000
#define TXD_VHT_SIGB2_C		0x4568
#define TXD_VHT_SIGB2_C_M		0x1FFFFFFF
#define TXCOMCT_HE_SIGB_MCS_C		0x4568
#define TXCOMCT_HE_SIGB_MCS_C_M		0xE0000000
#define TXD_VHT_SIGB3_C		0x456C
#define TXD_VHT_SIGB3_C_M		0x1FFFFFFF
#define TXCOMCT_N_LTF_C		0x456C
#define TXCOMCT_N_LTF_C_M		0xE0000000
#define TXD_SIGA1_C		0x4570
#define TXD_SIGA1_C_M		0x3FFFFFF
#define TAR_TXINFO_TXTP_C		0x4570
#define TAR_TXINFO_TXTP_C_M		0xFC000000
#define TXD_SIGA2_C		0x4574
#define TXD_SIGA2_C_M		0x3FFFFFF
#define TXINFO_RATE_BIAS_C		0x4574
#define TXINFO_RATE_BIAS_C_M		0xFC000000
#define TXD_LSIG_C		0x4578
#define TXD_LSIG_C_M		0xFFFFFF
#define TXINFO_CCA_PW_TH_C		0x4578
#define TXINFO_CCA_PW_TH_C_M		0xFF000000
#define TX_PADDING_ZEROS_5ONS_C		0x457C
#define TX_PADDING_ZEROS_5ONS_C_M		0x1FFFFF
#define TXTIMCT_N_SYM_C		0x457C
#define TXTIMCT_N_SYM_C_M		0xFFE00000
#define USER0_SERVICE_C		0x4580
#define USER0_SERVICE_C_M		0xFFFF
#define USER1_SERVICE_C		0x4580
#define USER1_SERVICE_C_M		0xFFFF0000
#define USER2_SERVICE_C		0x4584
#define USER2_SERVICE_C_M		0xFFFF
#define USER3_SERVICE_C		0x4584
#define USER3_SERVICE_C_M		0xFFFF0000
#define USER0_MDPU_LEN_BYTE_C		0x4588
#define USER0_MDPU_LEN_BYTE_C_M		0x3FFF
#define USER1_MDPU_LEN_BYTE_C		0x4588
#define USER1_MDPU_LEN_BYTE_C_M		0xFFFC000
#define TXINFO_OBW_CTS2SELF_DUP_TYPE_C		0x4588
#define TXINFO_OBW_CTS2SELF_DUP_TYPE_C_M		0xF0000000
#define USER2_MDPU_LEN_BYTE_C		0x458C
#define USER2_MDPU_LEN_BYTE_C_M		0x3FFF
#define USER3_MDPU_LEN_BYTE_C		0x458C
#define USER3_MDPU_LEN_BYTE_C_M		0xFFFC000
#define TXINFO_PATH_EN_C		0x458C
#define TXINFO_PATH_EN_C_M		0xF0000000
#define TXUSRCT0_CSI_BUF_ID_C		0x4590
#define TXUSRCT0_CSI_BUF_ID_C_M		0x7FF
#define TXUSRCT1_CSI_BUF_ID_C		0x4590
#define TXUSRCT1_CSI_BUF_ID_C_M		0x3FF800
#define TXINFO_RF_GAIN_IDX_C		0x4590
#define TXINFO_RF_GAIN_IDX_C_M		0xFFC00000
#define TXUSRCT2_CSI_BUF_ID_C		0x4594
#define TXUSRCT2_CSI_BUF_ID_C_M		0x7FF
#define TXUSRCT3_CSI_BUF_ID_C		0x4594
#define TXUSRCT3_CSI_BUF_ID_C_M		0x3FF800
#define TXINFO_TX_PW_DBM_C		0x4594
#define TXINFO_TX_PW_DBM_C_M		0x7FC00000
#define AMPDU_4BYTES_ALIGN_EN_C		0x4594
#define AMPDU_4BYTES_ALIGN_EN_C_M		0x80000000
#define USER0_N_MPDU_C		0x4598
#define USER0_N_MPDU_C_M		0x1FF
#define USER1_N_MPDU_C		0x4598
#define USER1_N_MPDU_C_M		0x3FE00
#define USER2_N_MPDU_C		0x4598
#define USER2_N_MPDU_C_M		0x7FC0000
#define TXUSRCT0_PW_BOOST_FCTR_DB_C		0x4598
#define TXUSRCT0_PW_BOOST_FCTR_DB_C_M		0xF8000000
#define USER3_N_MPDU_C		0x459C
#define USER3_N_MPDU_C_M		0x1FF
#define TXINFO_CH20_WITH_DATA_C		0x459C
#define TXINFO_CH20_WITH_DATA_C_M		0x1FE00
#define TXINFO_N_USR_C		0x459C
#define TXINFO_N_USR_C_M		0x1FE0000
#define TXINFO_TXCMD_TXTP_C		0x459C
#define TXINFO_TXCMD_TXTP_C_M		0x7E000000
#define BMODE_LOCKED_CLK_EN_C		0x459C
#define BMODE_LOCKED_CLK_EN_C_M		0x80000000
#define TXUSRCT0_RU_ALLOC_C		0x45A0
#define TXUSRCT0_RU_ALLOC_C_M		0xFF
#define TXUSRCT0_U_ID_C		0x45A0
#define TXUSRCT0_U_ID_C_M		0xFF00
#define TXUSRCT1_RU_ALLOC_C		0x45A0
#define TXUSRCT1_RU_ALLOC_C_M		0xFF0000
#define TXUSRCT1_U_ID_C		0x45A0
#define TXUSRCT1_U_ID_C_M		0xFF000000
#define TXUSRCT2_RU_ALLOC_C		0x45A4
#define TXUSRCT2_RU_ALLOC_C_M		0xFF
#define TXUSRCT2_U_ID_C		0x45A4
#define TXUSRCT2_U_ID_C_M		0xFF00
#define TXUSRCT3_RU_ALLOC_C		0x45A4
#define TXUSRCT3_RU_ALLOC_C_M		0xFF0000
#define TXUSRCT3_U_ID_C		0x45A4
#define TXUSRCT3_U_ID_C_M		0xFF000000
#define TXTIMCT_N_SYM_HESIGB_C		0x45A8
#define TXTIMCT_N_SYM_HESIGB_C_M		0x3F
#define TXUSRCT0_MCS_C		0x45A8
#define TXUSRCT0_MCS_C_M		0xFC0
#define TXUSRCT1_MCS_C		0x45A8
#define TXUSRCT1_MCS_C_M		0x3F000
#define TXUSRCT2_MCS_C		0x45A8
#define TXUSRCT2_MCS_C_M		0xFC0000
#define TXUSRCT3_MCS_C		0x45A8
#define TXUSRCT3_MCS_C_M		0x3F000000
#define BMODE_RATE_IDX_C		0x45A8
#define BMODE_RATE_IDX_C_M		0xC0000000
#define TXUSRCT1_PW_BOOST_FCTR_DB_C		0x45AC
#define TXUSRCT1_PW_BOOST_FCTR_DB_C_M		0x1F
#define TXUSRCT2_PW_BOOST_FCTR_DB_C		0x45AC
#define TXUSRCT2_PW_BOOST_FCTR_DB_C_M		0x3E0
#define TXUSRCT3_PW_BOOST_FCTR_DB_C		0x45AC
#define TXUSRCT3_PW_BOOST_FCTR_DB_C_M		0x7C00
#define TXINFO_PPDU_TYPE_C		0x45AC
#define TXINFO_PPDU_TYPE_C_M		0x78000
#define TXINFO_TX_SWING_C		0x45AC
#define TXINFO_TX_SWING_C_M		0x780000
#define TXINFO_TXSC_C		0x45AC
#define TXINFO_TXSC_C_M		0x7800000
#define TXINFO_CFO_COMP_C		0x45AC
#define TXINFO_CFO_COMP_C_M		0x38000000
#define MAC_TX_U_ID_PHASE_OPT_T_C		0x45AC
#define MAC_TX_U_ID_PHASE_OPT_T_C_M		0xC0000000
#define TXTIMCT_PKT_EXT_IDX_C		0x45B0
#define TXTIMCT_PKT_EXT_IDX_C_M		0x7
#define TXUSRCT0_N_STS_C		0x45B0
#define TXUSRCT0_N_STS_C_M		0x38
#define TXUSRCT0_N_STS_RU_TOT_C		0x45B0
#define TXUSRCT0_N_STS_RU_TOT_C_M		0x1C0
#define TXUSRCT0_STRT_STS_C		0x45B0
#define TXUSRCT0_STRT_STS_C_M		0xE00
#define TXUSRCT1_N_STS_C		0x45B0
#define TXUSRCT1_N_STS_C_M		0x7000
#define TXUSRCT1_N_STS_RU_TOT_C		0x45B0
#define TXUSRCT1_N_STS_RU_TOT_C_M		0x38000
#define TXUSRCT1_STRT_STS_C		0x45B0
#define TXUSRCT1_STRT_STS_C_M		0x1C0000
#define TXUSRCT2_N_STS_C		0x45B0
#define TXUSRCT2_N_STS_C_M		0xE00000
#define TXUSRCT2_N_STS_RU_TOT_C		0x45B0
#define TXUSRCT2_N_STS_RU_TOT_C_M		0x7000000
#define TXUSRCT2_STRT_STS_C		0x45B0
#define TXUSRCT2_STRT_STS_C_M		0x38000000
#define MAC_TXD_PHASE_OPT_I_C		0x45B0
#define MAC_TXD_PHASE_OPT_I_C_M		0xC0000000
#define TXUSRCT3_N_STS_C		0x45B4
#define TXUSRCT3_N_STS_C_M		0x7
#define TXUSRCT3_N_STS_RU_TOT_C		0x45B4
#define TXUSRCT3_N_STS_RU_TOT_C_M		0x38
#define TXUSRCT3_STRT_STS_C		0x45B4
#define TXUSRCT3_STRT_STS_C_M		0x1C0
#define SOURCE_GEN_MODE_IDX_C		0x45B4
#define SOURCE_GEN_MODE_IDX_C_M		0x600
#define TXCOMCT_GI_TYPE_C		0x45B4
#define TXCOMCT_GI_TYPE_C_M		0x1800
#define TXCOMCT_LTF_TYPE_C		0x45B4
#define TXCOMCT_LTF_TYPE_C_M		0x6000
#define TXINFO_DBW_IDX_C		0x45B4
#define TXINFO_DBW_IDX_C_M		0x18000
#define TXINFO_PATH_MAP_A_C		0x45B4
#define TXINFO_PATH_MAP_A_C_M		0x60000
#define TXINFO_PATH_MAP_B_C		0x45B4
#define TXINFO_PATH_MAP_B_C_M		0x180000
#define TXINFO_PATH_MAP_C_C		0x45B4
#define TXINFO_PATH_MAP_C_C_M		0x600000
#define TXINFO_PATH_MAP_D_C		0x45B4
#define TXINFO_PATH_MAP_D_C_M		0x1800000
#define TXTIMCT_PRE_FEC_FCTR_C		0x45B4
#define TXTIMCT_PRE_FEC_FCTR_C_M		0x6000000
#define BMODE_LONG_PREAMBLE_EN_C		0x45B4
#define BMODE_LONG_PREAMBLE_EN_C_M		0x8000000
#define MAC_TX_PMAC_EN_I_C		0x45B4
#define MAC_TX_PMAC_EN_I_C_M		0x10000000
#define TAR_TXINFO_TXTP_EN_C		0x45B4
#define TAR_TXINFO_TXTP_EN_C_M		0x20000000
#define TX_N_PACKET_EN_C		0x45B4
#define TX_N_PACKET_EN_C_M		0x40000000
#define TX_CONTINUOUS_C		0x45B4
#define TX_CONTINUOUS_C_M		0x80000000
#define TX_EN_C		0x45B8
#define TX_EN_C_M		0x1
#define TXCOMCT_BEAM_CHANGE_EN_C		0x45B8
#define TXCOMCT_BEAM_CHANGE_EN_C_M		0x2
#define TXCOMCT_DOPPLER_EN_C		0x45B8
#define TXCOMCT_DOPPLER_EN_C_M		0x4
#define TXCOMCT_FB_MUMIMO_EN_C		0x45B8
#define TXCOMCT_FB_MUMIMO_EN_C_M		0x8
#define TXCOMCT_FEEDBACK_STATUS_C		0x45B8
#define TXCOMCT_FEEDBACK_STATUS_C_M		0x10
#define TXCOMCT_HE_SIGB_DCM_EN_C		0x45B8
#define TXCOMCT_HE_SIGB_DCM_EN_C_M		0x20
#define TXCOMCT_MIDAMBLE_MODE_C		0x45B8
#define TXCOMCT_MIDAMBLE_MODE_C_M		0x40
#define TXCOMCT_MUMIMO_LTF_MODE_EN_C		0x45B8
#define TXCOMCT_MUMIMO_LTF_MODE_EN_C_M		0x80
#define TXCOMCT_NDP_C		0x45B8
#define TXCOMCT_NDP_C_M		0x100
#define TXCOMCT_STBC_EN_C		0x45B8
#define TXCOMCT_STBC_EN_C_M		0x200
#define TXINFO_ANT_SEL_A_C		0x45B8
#define TXINFO_ANT_SEL_A_C_M		0x400
#define TXINFO_ANT_SEL_B_C		0x45B8
#define TXINFO_ANT_SEL_B_C_M		0x800
#define TXINFO_ANT_SEL_C_C		0x45B8
#define TXINFO_ANT_SEL_C_C_M		0x1000
#define TXINFO_ANT_SEL_D_C		0x45B8
#define TXINFO_ANT_SEL_D_C_M		0x2000
#define TXINFO_CCA_PW_TH_EN_C		0x45B8
#define TXINFO_CCA_PW_TH_EN_C_M		0x4000
#define TXINFO_CFIR_BY_RATE_OFF_C		0x45B8
#define TXINFO_CFIR_BY_RATE_OFF_C_M		0x8000
#define TXINFO_DPD_BY_RATE_OFF_C		0x45B8
#define TXINFO_DPD_BY_RATE_OFF_C_M		0x10000
#define TXINFO_RF_FIXED_GAIN_EN_C		0x45B8
#define TXINFO_RF_FIXED_GAIN_EN_C_M		0x20000
#define TXINFO_UL_CQI_RPT_TRI_C		0x45B8
#define TXINFO_UL_CQI_RPT_TRI_C_M		0x40000
#define TXTIMCT_LDPC_EXTR_C		0x45B8
#define TXTIMCT_LDPC_EXTR_C_M		0x80000
#define TXUSRCT0_DCM_EN_C		0x45B8
#define TXUSRCT0_DCM_EN_C_M		0x100000
#define TXUSRCT0_FEC_TYPE_C		0x45B8
#define TXUSRCT0_FEC_TYPE_C_M		0x200000
#define TXUSRCT1_DCM_EN_C		0x45B8
#define TXUSRCT1_DCM_EN_C_M		0x800000
#define TXUSRCT1_FEC_TYPE_C		0x45B8
#define TXUSRCT1_FEC_TYPE_C_M		0x1000000
#define TXUSRCT2_DCM_EN_C		0x45B8
#define TXUSRCT2_DCM_EN_C_M		0x4000000
#define TXUSRCT2_FEC_TYPE_C		0x45B8
#define TXUSRCT2_FEC_TYPE_C_M		0x8000000
#define TXUSRCT3_DCM_EN_C		0x45B8
#define TXUSRCT3_DCM_EN_C_M		0x20000000
#define TXUSRCT3_FEC_TYPE_C		0x45B8
#define TXUSRCT3_FEC_TYPE_C_M		0x40000000
#define PCOEFF0_C		0x45BC
#define PCOEFF0_C_M		0xFFF
#define PCOEFF1_C		0x45BC
#define PCOEFF1_C_M		0xFFF000
#define NORM_FCTR_C		0x45BC
#define NORM_FCTR_C_M		0x3F000000
#define DELAY_SAMPLE0_C		0x45BC
#define DELAY_SAMPLE0_C_M		0xC0000000
#define DELAY_SAMPLE1_C		0x45C0
#define DELAY_SAMPLE1_C_M		0x3000000
#define DELAY_SAMPLE2_C		0x45C0
#define DELAY_SAMPLE2_C_M		0xC000000
#define DELAY_SAMPLE3_C		0x45C0
#define DELAY_SAMPLE3_C_M		0x30000000
#define TXPSF_SCALE_OPT_C		0x45C0
#define TXPSF_SCALE_OPT_C_M		0xC0000000
#define PROC_N_SHIFT_LLR_MAG_FRAC_C		0x45C4
#define PROC_N_SHIFT_LLR_MAG_FRAC_C_M		0x3
#define PROC_N_SHIFT_LLR_MAG_INT_C		0x45C4
#define PROC_N_SHIFT_LLR_MAG_INT_C_M		0xC
#define PROC_N_SHIFT_LLR_MAG_EN_C		0x45C4
#define PROC_N_SHIFT_LLR_MAG_EN_C_M		0x10
#define PROC_LLR_FORCE_SINGLE_SQR_C		0x45C4
#define PROC_LLR_FORCE_SINGLE_SQR_C_M		0x20
#define HE_20M_STA_SEG0_SET1_CSI_WGT_EN_C		0x45C8
#define HE_20M_STA_SEG0_SET1_CSI_WGT_EN_C_M		0x1
#define RHE_20M_STA_SEG0_SET2_CSI_WGT_EN_C		0x45C8
#define RHE_20M_STA_SEG0_SET2_CSI_WGT_EN_C_M		0x2
#define PCOEFF2_C		0x45CC
#define PCOEFF2_C_M		0xFFF
#define PCOEFF3_C		0x45CC
#define PCOEFF3_C_M		0xFFF000
#define PCOEFF4_C		0x45D0
#define PCOEFF4_C_M		0xFFF
#define PCOEFF5_C		0x45D0
#define PCOEFF5_C_M		0xFFF000
#define PCOEFF6_C		0x45D4
#define PCOEFF6_C_M		0xFFF
#define PCOEFF7_C		0x45D4
#define PCOEFF7_C_M		0xFFF000
#define LPBW_SEL_D2_16QAM_C		0x45D8
#define LPBW_SEL_D2_16QAM_C_M		0x1F
#define LPBW_SEL_D2_256QAM_C		0x45D8
#define LPBW_SEL_D2_256QAM_C_M		0x3E0
#define LPBW_SEL_D2_64QAM_C		0x45D8
#define LPBW_SEL_D2_64QAM_C_M		0x7C00
#define LPBW_SEL_D2_BPSK_C		0x45D8
#define LPBW_SEL_D2_BPSK_C_M		0xF8000
#define LPBW_SEL_D2_QPSK_C		0x45D8
#define LPBW_SEL_D2_QPSK_C_M		0x1F00000
#define PATH0_R_A_G_ELNA0_C		0x45DC
#define PATH0_R_A_G_ELNA0_C_M		0xFF
#define PATH0_R_A_G_ELNA1_C		0x45DC
#define PATH0_R_A_G_ELNA1_C_M		0xFF00
#define PATH0_R_A_G_LNA0_C		0x45DC
#define PATH0_R_A_G_LNA0_C_M		0xFF0000
#define PATH0_R_A_G_LNA1_C		0x45DC
#define PATH0_R_A_G_LNA1_C_M		0xFF000000
#define PATH0_R_ACI_DET_BKP1_C		0x45E0
#define PATH0_R_ACI_DET_BKP1_C_M		0xFFFFFFFF
#define PATH0_R_ACI_DET_BKP2_C		0x45E4
#define PATH0_R_ACI_DET_BKP2_C_M		0xFFFFFFFF
#define PATH0_R_ACI_TH_DB_BW20_C		0x45E8
#define PATH0_R_ACI_TH_DB_BW20_C_M		0xFF
#define PATH0_R_ACI_TH_DB_BW40_C		0x45E8
#define PATH0_R_ACI_TH_DB_BW40_C_M		0xFF00
#define PATH0_R_ACI_TH_DB_BW80_C		0x45E8
#define PATH0_R_ACI_TH_DB_BW80_C_M		0xFF0000
#define PATH0_R_LARGE_ACI_ACT_TH_BW20_C		0x45E8
#define PATH0_R_LARGE_ACI_ACT_TH_BW20_C_M		0xFF000000
#define PATH0_R_LARGE_ACI_ACT_TH_BW40_C		0x45EC
#define PATH0_R_LARGE_ACI_ACT_TH_BW40_C_M		0xFF
#define PATH0_R_LARGE_ACI_ACT_TH_BW80_C		0x45EC
#define PATH0_R_LARGE_ACI_ACT_TH_BW80_C_M		0xFF00
#define PATH0_R_NORMAL_ACI_ACT_TH_BW20_C		0x45EC
#define PATH0_R_NORMAL_ACI_ACT_TH_BW20_C_M		0xFF0000
#define PATH0_R_NORMAL_ACI_ACT_TH_BW40_C		0x45EC
#define PATH0_R_NORMAL_ACI_ACT_TH_BW40_C_M		0xFF000000
#define PATH0_R_NORMAL_ACI_ACT_TH_BW80_C		0x45F0
#define PATH0_R_NORMAL_ACI_ACT_TH_BW80_C_M		0xFF
#define PATH0_R_LARGE_ACI_DB_C		0x45F0
#define PATH0_R_LARGE_ACI_DB_C_M		0x7F00
#define PATH0_R_ACI_NRBW_OFST_BW20_C		0x45F0
#define PATH0_R_ACI_NRBW_OFST_BW20_C_M		0x78000
#define PATH0_R_ACI_NRBW_OFST_BW40_C		0x45F0
#define PATH0_R_ACI_NRBW_OFST_BW40_C_M		0x780000
#define PATH0_R_ACI_NRBW_OFST_BW80_C		0x45F0
#define PATH0_R_ACI_NRBW_OFST_BW80_C_M		0x7800000
#define PATH0_R_ACI_HIT_CNT_TH_C		0x45F0
#define PATH0_R_ACI_HIT_CNT_TH_C_M		0x38000000
#define PATH0_R_ACI_NRBW_OFST_EN_C		0x45F0
#define PATH0_R_ACI_NRBW_OFST_EN_C_M		0x40000000
#define PATH0_R_BYPASS_RFGC_EN_C		0x45F0
#define PATH0_R_BYPASS_RFGC_EN_C_M		0x80000000
#define PATH0_R_ADC_DC_OFST_RXBB_LOW_IM_C		0x45F4
#define PATH0_R_ADC_DC_OFST_RXBB_LOW_IM_C_M		0x3FFF
#define PATH0_R_ADC_DC_OFST_RXBB_LOW_RE_C		0x45F4
#define PATH0_R_ADC_DC_OFST_RXBB_LOW_RE_C_M		0xFFFC000
#define PATH0_R_DC_COMP_EN_C		0x45F4
#define PATH0_R_DC_COMP_EN_C_M		0x10000000
#define PATH0_R_ADC_DC_OFST_RXBB_MIDDLE_IM_C		0x45F8
#define PATH0_R_ADC_DC_OFST_RXBB_MIDDLE_IM_C_M		0x3FFF
#define PATH0_R_ADC_DC_OFST_RXBB_MIDDLE_RE_C		0x45F8
#define PATH0_R_ADC_DC_OFST_RXBB_MIDDLE_RE_C_M		0xFFFC000
#define PATH0_R_DC_OFST_IM_C		0x45FC
#define PATH0_R_DC_OFST_IM_C_M		0x3FFF
#define PATH0_R_DC_OFST_RE_C		0x45FC
#define PATH0_R_DC_OFST_RE_C_M		0xFFFC000
#define PATH0_R_RXBB_TH1_C		0x4600
#define PATH0_R_RXBB_TH1_C_M		0x1F
#define PATH0_R_RXBB_TH2_C		0x4600
#define PATH0_R_RXBB_TH2_C_M		0x3E0
#define NOISE_SCALING_FCTR_5TAP_1X_TAU0_SNR6_C		0x4604
#define NOISE_SCALING_FCTR_5TAP_1X_TAU0_SNR6_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_1X_TAUL_SNR6_C		0x4604
#define NOISE_SCALING_FCTR_5TAP_1X_TAUL_SNR6_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_1X_TAU2_SNR6_C		0x4604
#define NOISE_SCALING_FCTR_5TAP_1X_TAU2_SNR6_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_1X_TAU3_SNR6_C		0x4604
#define NOISE_SCALING_FCTR_5TAP_1X_TAU3_SNR6_C_M		0xFF000000
#define NOISE_SCALING_FCTR_5TAP_1X_TAU4_SNR6_C		0x4608
#define NOISE_SCALING_FCTR_5TAP_1X_TAU4_SNR6_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_1X_TAU5_SNR6_C		0x4608
#define NOISE_SCALING_FCTR_5TAP_1X_TAU5_SNR6_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_2X_TAU0_SNR6_C		0x4608
#define NOISE_SCALING_FCTR_5TAP_2X_TAU0_SNR6_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_2X_TAU1_SNR6_C		0x4608
#define NOISE_SCALING_FCTR_5TAP_2X_TAU1_SNR6_C_M		0xFF000000
#define NOISE_SCALING_FCTR_5TAP_2X_TAU2_SNR6_C		0x460C
#define NOISE_SCALING_FCTR_5TAP_2X_TAU2_SNR6_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_2X_TAU3_SNR6_C		0x460C
#define NOISE_SCALING_FCTR_5TAP_2X_TAU3_SNR6_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_2X_TAU4_SNR6_C		0x460C
#define NOISE_SCALING_FCTR_5TAP_2X_TAU4_SNR6_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_2X_TAU5_SNR6_C		0x460C
#define NOISE_SCALING_FCTR_5TAP_2X_TAU5_SNR6_C_M		0xFF000000
#define NOISE_SCALING_FCTR_5TAP_4X_TAU0_SNR6_C		0x4610
#define NOISE_SCALING_FCTR_5TAP_4X_TAU0_SNR6_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_4X_TAUL_SNR6_C		0x4610
#define NOISE_SCALING_FCTR_5TAP_4X_TAUL_SNR6_C_M		0xFF00
#define NOISE_SCALING_FCTR_5TAP_4X_TAU2_SNR6_C		0x4610
#define NOISE_SCALING_FCTR_5TAP_4X_TAU2_SNR6_C_M		0xFF0000
#define NOISE_SCALING_FCTR_5TAP_4X_TAU3_SNR6_C		0x4610
#define NOISE_SCALING_FCTR_5TAP_4X_TAU3_SNR6_C_M		0xFF000000
#define NOISE_SCALING_FCTR_5TAP_4X_TAU4_SNR6_C		0x4614
#define NOISE_SCALING_FCTR_5TAP_4X_TAU4_SNR6_C_M		0xFF
#define NOISE_SCALING_FCTR_5TAP_4X_TAU5_SNR6_C		0x4614
#define NOISE_SCALING_FCTR_5TAP_4X_TAU5_SNR6_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_1X_TAU0_SNR6_C		0x4614
#define NOISE_SCALING_FCTR_9TAP_1X_TAU0_SNR6_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_1X_TAUL_SNR6_C		0x4614
#define NOISE_SCALING_FCTR_9TAP_1X_TAUL_SNR6_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_1X_TAU2_SNR6_C		0x4618
#define NOISE_SCALING_FCTR_9TAP_1X_TAU2_SNR6_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_1X_TAU3_SNR6_C		0x4618
#define NOISE_SCALING_FCTR_9TAP_1X_TAU3_SNR6_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_1X_TAU4_SNR6_C		0x4618
#define NOISE_SCALING_FCTR_9TAP_1X_TAU4_SNR6_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_1X_TAU5_SNR6_C		0x4618
#define NOISE_SCALING_FCTR_9TAP_1X_TAU5_SNR6_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_2X_TAU0_SNR6_C		0x461C
#define NOISE_SCALING_FCTR_9TAP_2X_TAU0_SNR6_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_2X_TAUL_SNR6_C		0x461C
#define NOISE_SCALING_FCTR_9TAP_2X_TAUL_SNR6_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_2X_TAU2_SNR6_C		0x461C
#define NOISE_SCALING_FCTR_9TAP_2X_TAU2_SNR6_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_2X_TAU3_SNR6_C		0x461C
#define NOISE_SCALING_FCTR_9TAP_2X_TAU3_SNR6_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_2X_TAU4_SNR6_C		0x4620
#define NOISE_SCALING_FCTR_9TAP_2X_TAU4_SNR6_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_2X_TAU5_SNR6_C		0x4620
#define NOISE_SCALING_FCTR_9TAP_2X_TAU5_SNR6_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_4X_TAU0_SNR6_C		0x4620
#define NOISE_SCALING_FCTR_9TAP_4X_TAU0_SNR6_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_4X_TAUL_SNR6_C		0x4620
#define NOISE_SCALING_FCTR_9TAP_4X_TAUL_SNR6_C_M		0xFF000000
#define NOISE_SCALING_FCTR_9TAP_4X_TAU2_SNR6_C		0x4624
#define NOISE_SCALING_FCTR_9TAP_4X_TAU2_SNR6_C_M		0xFF
#define NOISE_SCALING_FCTR_9TAP_4X_TAU3_SNR6_C		0x4624
#define NOISE_SCALING_FCTR_9TAP_4X_TAU3_SNR6_C_M		0xFF00
#define NOISE_SCALING_FCTR_9TAP_4X_TAU4_SNR6_C		0x4624
#define NOISE_SCALING_FCTR_9TAP_4X_TAU4_SNR6_C_M		0xFF0000
#define NOISE_SCALING_FCTR_9TAP_4X_TAU5_SNR6_C		0x4624
#define NOISE_SCALING_FCTR_9TAP_4X_TAU5_SNR6_C_M		0xFF000000
#define TXBF_V_MATRIX_SMO_C		0x4628
#define TXBF_V_MATRIX_SMO_C_M		0x1
#define V_MATRIX_FORCE_IDENTITY_EN_C		0x4628
#define V_MATRIX_FORCE_IDENTITY_EN_C_M		0x2
#define PDP_TAU_FIX_FOR_LOWSNR_C		0x4650
#define PDP_TAU_FIX_FOR_LOWSNR_C_M		0x70
#define MANUAL_GD_PHASE_LEGACY_EN_C		0x4650
#define MANUAL_GD_PHASE_LEGACY_EN_C_M		0x80
#define HT_DELIM_MOD_C		0x465C
#define HT_DELIM_MOD_C_M		0x1
#define PATH0_R_A_G_LNA2_C		0x4660
#define PATH0_R_A_G_LNA2_C_M		0xFF
#define PATH0_R_A_G_LNA3_C		0x4660
#define PATH0_R_A_G_LNA3_C_M		0xFF00
#define PATH0_R_A_G_LNA4_C		0x4660
#define PATH0_R_A_G_LNA4_C_M		0xFF0000
#define PATH0_R_A_G_LNA5_C		0x4660
#define PATH0_R_A_G_LNA5_C_M		0xFF000000
#define PATH0_R_A_G_LNA6_C		0x4664
#define PATH0_R_A_G_LNA6_C_M		0xFF
#define PATH0_R_A_GRXBB0_C		0x4664
#define PATH0_R_A_GRXBB0_C_M		0xFF00
#define PATH0_R_A_LNA0_OP1DB_C		0x4668
#define PATH0_R_A_LNA0_OP1DB_C_M		0xFF
#define PATH0_R_A_LNAL_OP1DB_C		0x4668
#define PATH0_R_A_LNAL_OP1DB_C_M		0xFF00
#define PATH0_R_A_LNA2_OP1DB_C		0x4668
#define PATH0_R_A_LNA2_OP1DB_C_M		0xFF0000
#define PATH0_R_A_LNA3_OP1DB_C		0x4668
#define PATH0_R_A_LNA3_OP1DB_C_M		0xFF000000
#define PATH0_R_A_LNA4_OP1DB_C		0x466C
#define PATH0_R_A_LNA4_OP1DB_C_M		0xFF
#define PATH0_R_A_LNA5_OP1DB_C		0x466C
#define PATH0_R_A_LNA5_OP1DB_C_M		0xFF00
#define PATH0_R_A_LNA6_OP1DB_C		0x466C
#define PATH0_R_A_LNA6_OP1DB_C_M		0xFF0000
#define PATH0_R_A_RXBB_OP1DB_C		0x466C
#define PATH0_R_A_RXBB_OP1DB_C_M		0xFF000000
#define PATH0_R_A_TIAO_LNA0_OP1DB_C		0x4670
#define PATH0_R_A_TIAO_LNA0_OP1DB_C_M		0xFF
#define PATH0_R_A_TIAO_LNAL_OP1DB_C		0x4670
#define PATH0_R_A_TIAO_LNAL_OP1DB_C_M		0xFF00
#define PATH0_R_A_TIAO_LNA2_OP1DB_C		0x4670
#define PATH0_R_A_TIAO_LNA2_OP1DB_C_M		0xFF0000
#define PATH0_R_A_TIAO_LNA3_OP1DB_C		0x4670
#define PATH0_R_A_TIAO_LNA3_OP1DB_C_M		0xFF000000
#define PATH0_R_A_TIAO_LNA4_OP1DB_C		0x4674
#define PATH0_R_A_TIAO_LNA4_OP1DB_C_M		0xFF
#define PATH0_R_A_TIAO_LNA5_OP1DB_C		0x4674
#define PATH0_R_A_TIAO_LNA5_OP1DB_C_M		0xFF00
#define PATH0_R_A_TIA0_LNA6_OP1DB_C		0x4674
#define PATH0_R_A_TIA0_LNA6_OP1DB_C_M		0xFF0000
#define PATH0_R_A_TIAL_LNA6_OP1DB_C		0x4674
#define PATH0_R_A_TIAL_LNA6_OP1DB_C_M		0xFF000000
#define PATH0_R_G_GELNA0_C		0x4678
#define PATH0_R_G_GELNA0_C_M		0xFF
#define PATH0_R_G_GELNA1_C		0x4678
#define PATH0_R_G_GELNA1_C_M		0xFF00
#define PATH0_R_G_GLNA0_C		0x4678
#define PATH0_R_G_GLNA0_C_M		0xFF0000
#define PATH0_R_G_GLNA1_C		0x4678
#define PATH0_R_G_GLNA1_C_M		0xFF000000
#define PATH0_R_G_GLNA2_C		0x467C
#define PATH0_R_G_GLNA2_C_M		0xFF
#define PATH0_R_G_GLNA3_C		0x467C
#define PATH0_R_G_GLNA3_C_M		0xFF00
#define PATH0_R_G_GLNA4_C		0x467C
#define PATH0_R_G_GLNA4_C_M		0xFF0000
#define PATH0_R_G_GLNA5_C		0x467C
#define PATH0_R_G_GLNA5_C_M		0xFF000000
#define PATH0_R_G_GLNA6_C		0x4680
#define PATH0_R_G_GLNA6_C_M		0xFF
#define PATH0_R_G_G_RXBB0_C		0x4680
#define PATH0_R_G_G_RXBB0_C_M		0xFF00
#define PATH0_R_G_LGC_DAGC_C		0x4684
#define PATH0_R_G_LGC_DAGC_C_M		0xFF
#define PATH0_R_G_LNA0_OP1DB_C		0x4684
#define PATH0_R_G_LNA0_OP1DB_C_M		0xFF00
#define PATH0_R_G_LNAL_OP1DB_C		0x4684
#define PATH0_R_G_LNAL_OP1DB_C_M		0xFF0000
#define PATH0_R_G_LNA2_OP1DB_C		0x4684
#define PATH0_R_G_LNA2_OP1DB_C_M		0xFF000000
#define PATH0_R_G_LNA3_OP1DB_C		0x4688
#define PATH0_R_G_LNA3_OP1DB_C_M		0xFF
#define PATH0_R_G_LNA4_OP1DB_C		0x4688
#define PATH0_R_G_LNA4_OP1DB_C_M		0xFF00
#define PATH0_R_G_LNA5_OP1DB_C		0x4688
#define PATH0_R_G_LNA5_OP1DB_C_M		0xFF0000
#define PATH0_R_G_LNA6_OP1DB_C		0x4688
#define PATH0_R_G_LNA6_OP1DB_C_M		0xFF000000
#define PATH0_R_G_NLGC_DAGC_C		0x468C
#define PATH0_R_G_NLGC_DAGC_C_M		0xFF
#define PATH0_R_G_RXBB_OP1DB_C		0x468C
#define PATH0_R_G_RXBB_OP1DB_C_M		0xFF00
#define PATH0_R_G_TIA0_LNA0_OP1DB_C		0x468C
#define PATH0_R_G_TIA0_LNA0_OP1DB_C_M		0xFF0000
#define PATH0_R_G_TIA0_LNAL_OP1DB_C		0x468C
#define PATH0_R_G_TIA0_LNAL_OP1DB_C_M		0xFF000000
#define PATH0_R_G_TIA0_LNA2_OP1DB_C		0x4690
#define PATH0_R_G_TIA0_LNA2_OP1DB_C_M		0xFF
#define PATH0_R_G_TIA0_LNA3_OP1DB_C		0x4690
#define PATH0_R_G_TIA0_LNA3_OP1DB_C_M		0xFF00
#define PATH0_R_G_TIA0_LNA4_OP1DB_C		0x4690
#define PATH0_R_G_TIA0_LNA4_OP1DB_C_M		0xFF0000
#define PATH0_R_G_TIA0_LNA5_OP1DB_C		0x4690
#define PATH0_R_G_TIA0_LNA5_OP1DB_C_M		0xFF000000
#define PATH0_R_G_TIA0_LNA6_OP1DB_C		0x4694
#define PATH0_R_G_TIA0_LNA6_OP1DB_C_M		0xFF
#define PATH0_R_G_TIA1_LNA6_OP1DB_C		0x4694
#define PATH0_R_G_TIA1_LNA6_OP1DB_C_M		0xFF00
#define PATH0_R_G_OFST_C		0x4694
#define PATH0_R_G_OFST_C_M		0xFF0000
#define PATH0_R_IBADC_SAT_TH_C		0x4694
#define PATH0_R_IBADC_SAT_TH_C_M		0xFF000000
#define PATH0_R_IBADC_UNDER_TH_C		0x4698
#define PATH0_R_IBADC_UNDER_TH_C_M		0xFF
#define PATH0_R_WBADC_SAT_TH_C		0x4698
#define PATH0_R_WBADC_SAT_TH_C_M		0xFF00
#define PATH0_R_WBADC_SAT_TH_ANTWET_C		0x4698
#define PATH0_R_WBADC_SAT_TH_ANTWET_C_M		0xFF0000
#define PATH0_R_WBADC_UNDER_TH_C		0x4698
#define PATH0_R_WBADC_UNDER_TH_C_M		0xFF000000
#define PATH0_R_P_PEAK_IBADC_DBM_C		0x469C
#define PATH0_R_P_PEAK_IBADC_DBM_C_M		0x7F
#define PATH0_R_P_PEAK_WBADC_DBM_C		0x469C
#define PATH0_R_P_PEAK_WBADC_DBM_C_M		0x3F80
#define PATH0_R_ACI_NRBW_TH_C		0x469C
#define PATH0_R_ACI_NRBW_TH_C_M		0xFC000
#define PATH0_R_BACKOFF_BMODE_C		0x469C
#define PATH0_R_BACKOFF_BMODE_C_M		0x3F00000
#define PATH0_R_BACKOFF_IBADC_C		0x469C
#define PATH0_R_BACKOFF_IBADC_C_M		0xFC000000
#define PATH0_R_BACKOFF_LNA_C		0x46A0
#define PATH0_R_BACKOFF_LNA_C_M		0x3F
#define PATH0_R_BACKOFF_TIA_C		0x46A0
#define PATH0_R_BACKOFF_TIA_C_M		0xFC0
#define PATH0_R_BACKOFF_WBADC_C		0x46A0
#define PATH0_R_BACKOFF_WBADC_C_M		0x3F000
#define PATH0_R_G_IBADC_IN_C		0x46A0
#define PATH0_R_G_IBADC_IN_C_M		0xFC0000
#define PATH0_R_A_GS_SAT_IDX_RXBB_C		0x46A0
#define PATH0_R_A_GS_SAT_IDX_RXBB_C_M		0x1F000000
#define PATH0_R_A_WB_GIDX_00_LNA_TIA_C		0x46A0
#define PATH0_R_A_WB_GIDX_00_LNA_TIA_C_M		0xE0000000
#define PATH0_R_A_GS_UND_IDX_RXBB_C		0x46A4
#define PATH0_R_A_GS_UND_IDX_RXBB_C_M		0x1F
#define PATH0_R_G_GS_SAT_IDX_RXBB_C		0x46A4
#define PATH0_R_G_GS_SAT_IDX_RXBB_C_M		0x3E0
#define PATH0_R_G_GS_UND_IDX_RXBB_C		0x46A4
#define PATH0_R_G_GS_UND_IDX_RXBB_C_M		0x7C00
#define PATH0_R_DLY_DCCL_C		0x46A4
#define PATH0_R_DLY_DCCL_C_M		0x1F00000
#define PATH0_R_DLY_DFE_C		0x46A4
#define PATH0_R_DLY_DFE_C_M		0x3E000000
#define PATH0_R_G_MIXER_C		0x46A4
#define PATH0_R_G_MIXER_C_M		0xC0000000
#define PATH0_R_DLY_PRIM_C		0x46A8
#define PATH0_R_DLY_PRIM_C_M		0x1F
#define PATH0_R_DLY_SYNC_C		0x46A8
#define PATH0_R_DLY_SYNC_C_M		0x3E0
#define PATH0_R_RXBB_IDX_INIT_C		0x46A8
#define PATH0_R_RXBB_IDX_INIT_C_M		0x7C00
#define PATH0_R_A_GS_SAT_IDX_H_C		0x46A8
#define PATH0_R_A_GS_SAT_IDX_H_C_M		0x78000
#define PATH0_R_A_GS_SAT_IDX_L_C		0x46A8
#define PATH0_R_A_GS_SAT_IDX_L_C_M		0x780000
#define PATH0_R_A_GS_SAT_IDX_PP1_C		0x46A8
#define PATH0_R_A_GS_SAT_IDX_PP1_C_M		0x7800000
#define PATH0_R_A_GS_SAT_IDX_PP2_C		0x46A8
#define PATH0_R_A_GS_SAT_IDX_PP2_C_M		0x78000000
#define PATH0_R_LRCCA_PRE_PD_MODE_C		0x46A8
#define PATH0_R_LRCCA_PRE_PD_MODE_C_M		0x80000000
#define PATH0_R_A_GS_SAT_TH_H_C		0x46AC
#define PATH0_R_A_GS_SAT_TH_H_C_M		0xF
#define PATH0_R_A_GS_SAT_TH_L_C		0x46AC
#define PATH0_R_A_GS_SAT_TH_L_C_M		0xF0
#define PATH0_R_A_GS_UND_IDX_C		0x46AC
#define PATH0_R_A_GS_UND_IDX_C_M		0xF00
#define PATH0_R_A_GS_UND_IDX_PP1_C		0x46AC
#define PATH0_R_A_GS_UND_IDX_PP1_C_M		0xF000
#define PATH0_R_A_GS_UND_IDX_PP2_C		0x46AC
#define PATH0_R_A_GS_UND_IDX_PP2_C_M		0xF0000
#define PATH0_R_A_GS_UND_TH_H_C		0x46AC
#define PATH0_R_A_GS_UND_TH_H_C_M		0xF00000
#define PATH0_R_A_GS_UND_TH_L_C		0x46AC
#define PATH0_R_A_GS_UND_TH_L_C_M		0xF000000
#define PATH0_R_GC1_TIME_C		0x46AC
#define PATH0_R_GC1_TIME_C_M		0xF0000000
#define PATH0_R_GC1_TIME_NLGC_C		0x46B0
#define PATH0_R_GC1_TIME_NLGC_C_M		0xF
#define PATH0_R_GC2_TIME_C		0x46B0
#define PATH0_R_GC2_TIME_C_M		0xF0
#define PATH0_R_GC2_TIME_NLGC_C		0x46B0
#define PATH0_R_GC2_TIME_NLGC_C_M		0xF00
#define PATH0_R_GC3_TIME_C		0x46B0
#define PATH0_R_GC3_TIME_C_M		0xF000
#define PATH0_R_GC4_TIME_C		0x46B0
#define PATH0_R_GC4_TIME_C_M		0xF0000
#define PATH0_R_GC5_TIME_C		0x46B0
#define PATH0_R_GC5_TIME_C_M		0xF00000
#define PATH0_R_LESS_C		0x46B0
#define PATH0_R_LESS_C_M		0xF000000
#define PATH0_R_GC_TIME_LESS_NLINEAR_C		0x46B0
#define PATH0_R_GC_TIME_LESS_NLINEAR_C_M		0xF0000000
#define PATH0_R_G_GS_SAT_IDX_H_C		0x46B4
#define PATH0_R_G_GS_SAT_IDX_H_C_M		0xF
#define PATH0_R_G_GS_SAT_IDX_L_C		0x46B4
#define PATH0_R_G_GS_SAT_IDX_L_C_M		0xF0
#define PATH0_R_G_GS_SAT_IDX_PP1_C		0x46B4
#define PATH0_R_G_GS_SAT_IDX_PP1_C_M		0xF00
#define PATH0_R_G_GS_SAT_IDX_PP2_C		0x46B4
#define PATH0_R_G_GS_SAT_IDX_PP2_C_M		0xF000
#define PATH0_R_G_GS_SAT_TH_H_C		0x46B4
#define PATH0_R_G_GS_SAT_TH_H_C_M		0xF0000
#define PATH0_R_G_GS_SAT_TH_L_C		0x46B4
#define PATH0_R_G_GS_SAT_TH_L_C_M		0xF00000
#define PATH0_R_G_GS_UND_IDX_C		0x46B4
#define PATH0_R_G_GS_UND_IDX_C_M		0xF000000
#define PATH0_R_G_GS_UND_IDX_PP1_C		0x46B4
#define PATH0_R_G_GS_UND_IDX_PP1_C_M		0xF0000000
#define PATH0_R_G_GS_UND_IDX_PP2_C		0x46B8
#define PATH0_R_G_GS_UND_IDX_PP2_C_M		0xF
#define PATH0_R_G_GS_UND_TH_H_C		0x46B8
#define PATH0_R_G_GS_UND_TH_H_C_M		0xF0
#define PATH0_R_G_GS_UND_TH_L_C		0x46B8
#define PATH0_R_G_GS_UND_TH_L_C_M		0xF00
#define PATH0_R_ACI_NRBW_RATIO_C		0x46B8
#define PATH0_R_ACI_NRBW_RATIO_C_M		0xF000
#define PATH0_R_AGC_RESTART_TH_IB_C		0x46B8
#define PATH0_R_AGC_RESTART_TH_IB_C_M		0xF0000
#define PATH0_R_AGC_RESTART_TH_WB_C		0x46B8
#define PATH0_R_AGC_RESTART_TH_WB_C_M		0xF00000
#define PATH0_R_DCCL_ALPHA_RF80_C		0x46B8
#define PATH0_R_DCCL_ALPHA_RF80_C_M		0xF000000
#define PATH0_R_DCCL_ALPHA_NRF80_C		0x46B8
#define PATH0_R_DCCL_ALPHA_NRF80_C_M		0xF0000000
#define PATH0_R_LGC_FREEZE_TH_H_C		0x46BC
#define PATH0_R_LGC_FREEZE_TH_H_C_M		0xF
#define PATH0_R_LGC_FREEZE_TH_L_C		0x46BC
#define PATH0_R_LGC_FREEZE_TH_L_C_M		0xF0
#define PATH0_R_NLGC_FREEZE_TH_H_C		0x46BC
#define PATH0_R_NLGC_FREEZE_TH_H_C_M		0xF00
#define PATH0_R_NLGC_FREEZE_TH_L_C		0x46BC
#define PATH0_R_NLGC_FREEZE_TH_L_C_M		0xF000
#define PATH0_R_WB_GAIN_IDX_INIT_C		0x46BC
#define PATH0_R_WB_GAIN_IDX_INIT_C_M		0xF0000
#define PATH0_R_A_WB_GIDX_01_LNA_TIA_C		0x46BC
#define PATH0_R_A_WB_GIDX_01_LNA_TIA_C_M		0x7000000
#define PATH0_R_A_WB_GIDX_02_LNA_TIA_C		0x46BC
#define PATH0_R_A_WB_GIDX_02_LNA_TIA_C_M		0x38000000
#define PATH0_R_G_WBADC_IN_C		0x46BC
#define PATH0_R_G_WBADC_IN_C_M		0xC0000000
#define LSIGMRLSIG_NOISE_EST_DIFF_THR_C		0x46EC
#define LSIGMRLSIG_NOISE_EST_DIFF_THR_C_M		0x3FF
#define LSIGMRLSIG_NOISE_EST_ORG_THR_C		0x46EC
#define LSIGMRLSIG_NOISE_EST_ORG_THR_C_M		0xFFC00
#define RPL_HE_OFST_VAL_C		0x46EC
#define RPL_HE_OFST_VAL_C_M		0xFF00000
#define LSIGMRLSIG_NOISE_EST_FOR_PFD_EN_C		0x46EC
#define LSIGMRLSIG_NOISE_EST_FOR_PFD_EN_C_M		0x10000000
#define LSIGMRLSIG_NOISE_EST_FOR_IN_EN_C		0x46EC
#define LSIGMRLSIG_NOISE_EST_FOR_IN_EN_C_M		0x20000000
#define SU_RSSI_M_BW_NORM_OPT_C		0x46EC
#define SU_RSSI_M_BW_NORM_OPT_C_M		0x40000000
#define CFO_SHIFT_CSI_WGT_DIR_C		0x4704
#define CFO_SHIFT_CSI_WGT_DIR_C_M		0x1
#define CFO_SHIFT_CSI_WGT_EN_C		0x4704
#define CFO_SHIFT_CSI_WGT_EN_C_M		0x2
#define CH_INFO_ELE_BITMAP_C		0x4708
#define CH_INFO_ELE_BITMAP_C_M		0xFFFF
#define PROC_CH_INFO_GRP_C		0x4708
#define PROC_CH_INFO_GRP_C_M		0x70000
#define PROC_CH_INFO_ALG_OPT_C		0x4708
#define PROC_CH_INFO_ALG_OPT_C_M		0x80000
#define PROC_CH_INFO_CH_OPT_C		0x4708
#define PROC_CH_INFO_CH_OPT_C_M		0x100000
#define PROC_CH_INFO_WL_OPT_C		0x4708
#define PROC_CH_INFO_WL_OPT_C_M		0x200000
#define LLR_OVERALL_THRESHOLD_BCC_C		0x470C
#define LLR_OVERALL_THRESHOLD_BCC_C_M		0xF
#define EVM_RPT_SNR_DEF_EN_C		0x470C
#define EVM_RPT_SNR_DEF_EN_C_M		0x100
#define LLR_AUTOSCALE_MUST_LARGE_ONE_EN_C		0x470C
#define LLR_AUTOSCALE_MUST_LARGE_ONE_EN_C_M		0x200
#define LLR_FORCE_LSB_NON_ZERO_EN_C		0x470C
#define LLR_FORCE_LSB_NON_ZERO_EN_C_M		0x400
#define LLR_STATISTIC_ON_STBC_ODD_SYM_C		0x470C
#define LLR_STATISTIC_ON_STBC_ODD_SYM_C_M		0x800
#define LLR_FORCE_LSB_BY_SIGN_EN_C		0x470C
#define LLR_FORCE_LSB_BY_SIGN_EN_C_M		0x1000
#define LPBW_SEL_D1_HEER_C		0x471C
#define LPBW_SEL_D1_HEER_C_M		0xF80
#define LPBW_SEL_D2_HEER_C		0x471C
#define LPBW_SEL_D2_HEER_C_M		0x1F000
#define LPBW_SEL_P1_HEER_C		0x471C
#define LPBW_SEL_P1_HEER_C_M		0x3E0000
#define LPBW_SEL_P2_HEER_C		0x471C
#define LPBW_SEL_P2_HEER_C_M		0x7C00000
#define PATH0_R_A_WB_GIDX_03_LNA_TIA_C		0x4720
#define PATH0_R_A_WB_GIDX_03_LNA_TIA_C_M		0x7
#define PATH0_R_A_WB_GIDX_04_LNA_TIA_C		0x4720
#define PATH0_R_A_WB_GIDX_04_LNA_TIA_C_M		0x38
#define PATH0_R_A_WB_GIDX_05_LNA_TIA_C		0x4720
#define PATH0_R_A_WB_GIDX_05_LNA_TIA_C_M		0x1C0
#define PATH0_R_A_WB_GIDX_06_LNA_TIA_C		0x4720
#define PATH0_R_A_WB_GIDX_06_LNA_TIA_C_M		0xE00
#define PATH0_R_A_WB_GIDX_07_LNA_TIA_C		0x4720
#define PATH0_R_A_WB_GIDX_07_LNA_TIA_C_M		0x7000
#define PATH0_R_A_WB_GIDX_08_LNA_TIA_C		0x4720
#define PATH0_R_A_WB_GIDX_08_LNA_TIA_C_M		0x38000
#define PATH0_R_A_WB_GIDX_09_LNA_TIA_C		0x4720
#define PATH0_R_A_WB_GIDX_09_LNA_TIA_C_M		0x1C0000
#define PATH0_R_A_WB_GIDX_10_LNA_TIA_C		0x4720
#define PATH0_R_A_WB_GIDX_10_LNA_TIA_C_M		0xE00000
#define PATH0_R_A_WB_GIDX_11_LNA_TIA_C		0x4720
#define PATH0_R_A_WB_GIDX_11_LNA_TIA_C_M		0x7000000
#define PATH0_R_A_WB_GIDX_12_LNA_TIA_C		0x4720
#define PATH0_R_A_WB_GIDX_12_LNA_TIA_C_M		0x38000000
#define PATH0_R_IBADC_PW_ALPHA_H_C		0x4720
#define PATH0_R_IBADC_PW_ALPHA_H_C_M		0xC0000000
#define PATH0_R_A_WB_GIDX_13_LNA_TIA_C		0x4724
#define PATH0_R_A_WB_GIDX_13_LNA_TIA_C_M		0x7
#define PATH0_R_A_WB_GIDX_14_LNA_TIA_C		0x4724
#define PATH0_R_A_WB_GIDX_14_LNA_TIA_C_M		0x38
#define PATH0_R_A_WB_GIDX_15_LNA_TIA_C		0x4724
#define PATH0_R_A_WB_GIDX_15_LNA_TIA_C_M		0x1C0
#define PATH0_R_G_WB_GIDX_00_LNA_TIA_C		0x4724
#define PATH0_R_G_WB_GIDX_00_LNA_TIA_C_M		0xE00
#define PATH0_R_G_WB_GIDX_01_LNA_TIA_C		0x4724
#define PATH0_R_G_WB_GIDX_01_LNA_TIA_C_M		0x7000
#define PATH0_R_G_WB_GIDX_02_LNA_TIA_C		0x4724
#define PATH0_R_G_WB_GIDX_02_LNA_TIA_C_M		0x38000
#define PATH0_R_G_WB_GIDX_03_LNA_TIA_C		0x4724
#define PATH0_R_G_WB_GIDX_03_LNA_TIA_C_M		0x1C0000
#define PATH0_R_G_WB_GIDX_04_LNA_TIA_C		0x4724
#define PATH0_R_G_WB_GIDX_04_LNA_TIA_C_M		0xE00000
#define PATH0_R_G_WB_GIDX_05_LNA_TIA_C		0x4724
#define PATH0_R_G_WB_GIDX_05_LNA_TIA_C_M		0x7000000
#define PATH0_R_G_WB_GIDX_06_LNA_TIA_C		0x4724
#define PATH0_R_G_WB_GIDX_06_LNA_TIA_C_M		0x38000000
#define PATH0_R_IBADC_PW_ALPHA_L_C		0x4724
#define PATH0_R_IBADC_PW_ALPHA_L_C_M		0xC0000000
#define PATH0_R_G_WB_GIDX_07_LNA_TIA_C		0x4728
#define PATH0_R_G_WB_GIDX_07_LNA_TIA_C_M		0x7
#define PATH0_R_G_WB_GIDX_08_LNA_TIA_C		0x4728
#define PATH0_R_G_WB_GIDX_08_LNA_TIA_C_M		0x38
#define PATH0_R_G_WB_GIDX_09_LNA_TIA_C		0x4728
#define PATH0_R_G_WB_GIDX_09_LNA_TIA_C_M		0x1C0
#define PATH0_R_G_WB_GIDX_10_LNA_TIA_C		0x4728
#define PATH0_R_G_WB_GIDX_10_LNA_TIA_C_M		0xE00
#define PATH0_R_G_WB_GIDX_11_LNA_TIA_C		0x4728
#define PATH0_R_G_WB_GIDX_11_LNA_TIA_C_M		0x7000
#define PATH0_R_G_WB_GIDX_12_LNA_TIA_C		0x4728
#define PATH0_R_G_WB_GIDX_12_LNA_TIA_C_M		0x38000
#define PATH0_R_G_WB_GIDX_13_LNA_TIA_C		0x4728
#define PATH0_R_G_WB_GIDX_13_LNA_TIA_C_M		0x1C0000
#define PATH0_R_G_WB_GIDX_14_LNA_TIA_C		0x4728
#define PATH0_R_G_WB_GIDX_14_LNA_TIA_C_M		0xE00000
#define PATH0_R_G_WB_GIDX_15_LNA_TIA_C		0x4728
#define PATH0_R_G_WB_GIDX_15_LNA_TIA_C_M		0x7000000
#define PATH0_R_BT_LNA_IDX0_C		0x4728
#define PATH0_R_BT_LNA_IDX0_C_M		0x38000000
#define PATH0_R_LINEAR_STEP_LIM_C		0x4728
#define PATH0_R_LINEAR_STEP_LIM_C_M		0xC0000000
#define PATH0_R_BT_LNA_IDX1_C		0x472C
#define PATH0_R_BT_LNA_IDX1_C_M		0x7
#define PATH0_R_BT_LNA_IDX2_C		0x472C
#define PATH0_R_BT_LNA_IDX2_C_M		0x38
#define PATH0_R_BT_LNA_IDX3_C		0x472C
#define PATH0_R_BT_LNA_IDX3_C_M		0x1C0
#define PATH0_R_ELNA_SEL_MARGIN_LGC_C		0x472C
#define PATH0_R_ELNA_SEL_MARGIN_LGC_C_M		0xE00
#define PATH0_R_ELNA_SEL_MARGIN_NLGC_C		0x472C
#define PATH0_R_ELNA_SEL_MARGIN_NLGC_C_M		0x7000
#define PATH0_R_IBADC_CLIP_RATIO_C		0x472C
#define PATH0_R_IBADC_CLIP_RATIO_C_M		0x38000
#define PATH0_R_IBADC_CLIP_TH_C		0x472C
#define PATH0_R_IBADC_CLIP_TH_C_M		0x1C0000
#define PATH0_R_LGC_STEP_LIM_C		0x472C
#define PATH0_R_LGC_STEP_LIM_C_M		0xE00000
#define PATH0_R_LNA_IDX_INIT_C		0x472C
#define PATH0_R_LNA_IDX_INIT_C_M		0x7000000
#define PATH0_R_LNA_SEL_MARGIN_LGC_C		0x472C
#define PATH0_R_LNA_SEL_MARGIN_LGC_C_M		0x38000000
#define PATH0_R_LINEAR_STEP_MIN_C		0x472C
#define PATH0_R_LINEAR_STEP_MIN_C_M		0xC0000000
#define PATH0_R_LNA_SEL_MARGIN_NLGC_C		0x4730
#define PATH0_R_LNA_SEL_MARGIN_NLGC_C_M		0x7
#define PATH0_R_RXBB_SEL_MARGIN_LGC_C		0x4730
#define PATH0_R_RXBB_SEL_MARGIN_LGC_C_M		0x38
#define PATH0_R_RXBB_SEL_MARGIN_NLGC_C		0x4730
#define PATH0_R_RXBB_SEL_MARGIN_NLGC_C_M		0x1C0
#define PATH0_R_TIA_SEL_MARGIN_LGC_C		0x4730
#define PATH0_R_TIA_SEL_MARGIN_LGC_C_M		0xE00
#define PATH0_R_TIA_SEL_MARGIN_NLGC_C		0x4730
#define PATH0_R_TIA_SEL_MARGIN_NLGC_C_M		0x7000
#define PATH0_R_WBADC_CLIP_RATIO_C		0x4730
#define PATH0_R_WBADC_CLIP_RATIO_C_M		0x38000
#define PATH0_R_WBADC_CLIP_TH_C		0x4730
#define PATH0_R_WBADC_CLIP_TH_C_M		0x1C0000
#define PATH0_R_NLGC_STEP_LIM_C		0x4730
#define PATH0_R_NLGC_STEP_LIM_C_M		0x600000
#define PATH0_R_NLGC_STEP_MIN_C		0x4730
#define PATH0_R_NLGC_STEP_MIN_C_M		0x1800000
#define PATH0_R_POST_PD_STEP_LIM_C		0x4730
#define PATH0_R_POST_PD_STEP_LIM_C_M		0x6000000
#define PATH0_R_POST_PD_STEP_MIN_C		0x4730
#define PATH0_R_POST_PD_STEP_MIN_C_M		0x18000000
#define PATH0_R_PRE_PD_STEP_LIM_C		0x4730
#define PATH0_R_PRE_PD_STEP_LIM_C_M		0x60000000
#define PATH0_R_AGC_EN_C		0x4730
#define PATH0_R_AGC_EN_C_M		0x80000000
#define PATH0_R_PRE_PD_STEP_MIN_C		0x4734
#define PATH0_R_PRE_PD_STEP_MIN_C_M		0x3
#define PATH0_R_WBADC_PW_ALPHA_H_C		0x4734
#define PATH0_R_WBADC_PW_ALPHA_H_C_M		0xC
#define PATH0_R_WBADC_PW_ALPHA_L_C		0x4734
#define PATH0_R_WBADC_PW_ALPHA_L_C_M		0x30
#define PATH0_R_A_WB_GIDX_00_ELNA_C		0x4734
#define PATH0_R_A_WB_GIDX_00_ELNA_C_M		0x40
#define PATH0_R_A_WB_GIDX_01_ELNA_C		0x4734
#define PATH0_R_A_WB_GIDX_01_ELNA_C_M		0x80
#define PATH0_R_A_WB_GIDX_02_ELNA_C		0x4734
#define PATH0_R_A_WB_GIDX_02_ELNA_C_M		0x100
#define PATH0_R_A_WB_GIDX_03_ELNA_C		0x4734
#define PATH0_R_A_WB_GIDX_03_ELNA_C_M		0x200
#define PATH0_R_A_WB_GIDX_04_ELNA_C		0x4734
#define PATH0_R_A_WB_GIDX_04_ELNA_C_M		0x400
#define PATH0_R_A_WB_GIDX_05_ELNA_C		0x4734
#define PATH0_R_A_WB_GIDX_05_ELNA_C_M		0x800
#define PATH0_R_A_WB_GIDX_06_ELNA_C		0x4734
#define PATH0_R_A_WB_GIDX_06_ELNA_C_M		0x1000
#define PATH0_R_A_WB_GIDX_07_ELNA_C		0x4734
#define PATH0_R_A_WB_GIDX_07_ELNA_C_M		0x2000
#define PATH0_R_A_WB_GIDX_08_ELNA_C		0x4734
#define PATH0_R_A_WB_GIDX_08_ELNA_C_M		0x4000
#define PATH0_R_A_WB_GIDX_09_ELNA_C		0x4734
#define PATH0_R_A_WB_GIDX_09_ELNA_C_M		0x8000
#define PATH0_R_A_WB_GIDX_10_ELNA_C		0x4734
#define PATH0_R_A_WB_GIDX_10_ELNA_C_M		0x10000
#define PATH0_R_A_WB_GIDX_11_ELNA_C		0x4734
#define PATH0_R_A_WB_GIDX_11_ELNA_C_M		0x20000
#define PATH0_R_A_WB_GIDX_12_ELNA_C		0x4734
#define PATH0_R_A_WB_GIDX_12_ELNA_C_M		0x40000
#define PATH0_R_A_WB_GIDX_13_ELNA_C		0x4734
#define PATH0_R_A_WB_GIDX_13_ELNA_C_M		0x80000
#define PATH0_R_A_WB_GIDX_14_ELNA_C		0x4734
#define PATH0_R_A_WB_GIDX_14_ELNA_C_M		0x100000
#define PATH0_R_A_WB_GIDX_15_ELNA_C		0x4734
#define PATH0_R_A_WB_GIDX_15_ELNA_C_M		0x200000
#define PATH0_R_GC_TIME_1T_MORE_C		0x4734
#define PATH0_R_GC_TIME_1T_MORE_C_M		0x400000
#define PATH0_R_G_WB_GIDX_00_ELNA_C		0x4734
#define PATH0_R_G_WB_GIDX_00_ELNA_C_M		0x800000
#define PATH0_R_G_WB_GIDX_01_ELNA_C		0x4734
#define PATH0_R_G_WB_GIDX_01_ELNA_C_M		0x1000000
#define PATH0_R_G_WB_GIDX_02_ELNA_C		0x4734
#define PATH0_R_G_WB_GIDX_02_ELNA_C_M		0x2000000
#define PATH0_R_G_WB_GIDX_03_ELNA_C		0x4734
#define PATH0_R_G_WB_GIDX_03_ELNA_C_M		0x4000000
#define PATH0_R_G_WB_GIDX_04ELNA_C		0x4734
#define PATH0_R_G_WB_GIDX_04ELNA_C_M		0x8000000
#define PATH0_R_G_WB_GIDX_05_ELNA_C		0x4734
#define PATH0_R_G_WB_GIDX_05_ELNA_C_M		0x10000000
#define PATH0_R_G_WB_GIDX_06_ELNA_C		0x4734
#define PATH0_R_G_WB_GIDX_06_ELNA_C_M		0x20000000
#define PATH0_R_G_WB_GIDX_07_ELNA_C		0x4734
#define PATH0_R_G_WB_GIDX_07_ELNA_C_M		0x40000000
#define PATH0_R_G_WB_GIDX_08_ELNA_C		0x4734
#define PATH0_R_G_WB_GIDX_08_ELNA_C_M		0x80000000
#define PATH0_R_G_WB_GIDX_09_ELNA_C		0x4738
#define PATH0_R_G_WB_GIDX_09_ELNA_C_M		0x1
#define PATH0_R_G_WB_GIDX_10_ELNA_C		0x4738
#define PATH0_R_G_WB_GIDX_10_ELNA_C_M		0x2
#define PATH0_R_G_WB_GIDX_11_ELNA_C		0x4738
#define PATH0_R_G_WB_GIDX_11_ELNA_C_M		0x4
#define PATH0_R_G_WB_GIDX_12_ELNA_C		0x4738
#define PATH0_R_G_WB_GIDX_12_ELNA_C_M		0x8
#define PATH0_R_G_WB_GIDX_13_ELNA_C		0x4738
#define PATH0_R_G_WB_GIDX_13_ELNA_C_M		0x10
#define PATH0_R_G_WB_GIDX_14_ELNA_C		0x4738
#define PATH0_R_G_WB_GIDX_14_ELNA_C_M		0x20
#define PATH0_R_G_WB_GIDX_15_ELNA_C		0x4738
#define PATH0_R_G_WB_GIDX_15_ELNA_C_M		0x40
#define PATH0_R_SE1_TIME_C		0x4738
#define PATH0_R_SE1_TIME_C_M		0x80
#define PATH0_R_SE1_TIME_NLGC_C		0x4738
#define PATH0_R_SE1_TIME_NLGC_C_M		0x100
#define PATH0_R_SE2_TIME_C		0x4738
#define PATH0_R_SE2_TIME_C_M		0x200
#define PATH0_R_SE2_TIME_NLGC_C		0x4738
#define PATH0_R_SE2_TIME_NLGC_C_M		0x400
#define PATH0_R_SE3_TIME_C		0x4738
#define PATH0_R_SE3_TIME_C_M		0x800
#define PATH0_R_SE4_TIME_C		0x4738
#define PATH0_R_SE4_TIME_C_M		0x1000
#define PATH0_R_SE5_TIME_C		0x4738
#define PATH0_R_SE5_TIME_C_M		0x2000
#define PATH0_R_SE_TIME_DONE_C		0x4738
#define PATH0_R_SE_TIME_DONE_C_M		0x4000
#define PATH0_R_SE_TIME_LINEAR_EXT_C		0x4738
#define PATH0_R_SE_TIME_LINEAR_EXT_C_M		0x8000
#define PATH0_R_ACI_NRBW_EN_C		0x4738
#define PATH0_R_ACI_NRBW_EN_C_M		0x10000
#define PATH0_R_BAND_SEL_C		0x4738
#define PATH0_R_BAND_SEL_C_M		0x20000
#define PATH0_R_BT_RX_MODE_EN_C		0x4738
#define PATH0_R_BT_RX_MODE_EN_C_M		0x40000
#define PATH0_R_BT_SHARE_C		0x4738
#define PATH0_R_BT_SHARE_C_M		0x80000
#define PATH0_R_BT_TX_FORCE_NRBW_C		0x4738
#define PATH0_R_BT_TX_FORCE_NRBW_C_M		0x100000
#define PATH0_R_BT_TX_MODE_EN_C		0x4738
#define PATH0_R_BT_TX_MODE_EN_C_M		0x200000
#define PATH0_R_CCK_FORCE_NRBW_C		0x4738
#define PATH0_R_CCK_FORCE_NRBW_C_M		0x800000
#define PATH0_R_DCCL_EN_C		0x4738
#define PATH0_R_DCCL_EN_C_M		0x1000000
#define PATH0_R_ELNA_BYPASS_EN_C		0x4738
#define PATH0_R_ELNA_BYPASS_EN_C_M		0x2000000
#define PATH0_R_ELNA_EN_C		0x4738
#define PATH0_R_ELNA_EN_C_M		0x4000000
#define PATH0_R_ELNA_IDX_INIT_C		0x4738
#define PATH0_R_ELNA_IDX_INIT_C_M		0x8000000
#define PATH0_R_FORCE_BT_COEX_C		0x4738
#define PATH0_R_FORCE_BT_COEX_C_M		0x10000000
#define PATH0_R_FORCE_NRBW_C		0x4738
#define PATH0_R_FORCE_NRBW_C_M		0x20000000
#define PATH0_R_I_ONLY_C		0x4738
#define PATH0_R_I_ONLY_C_M		0x40000000
#define PATH0_R_LGC_DAGC_EN_C		0x4738
#define PATH0_R_LGC_DAGC_EN_C_M		0x80000000
#define PATH0_R_LINEAR_AGC_EN_C		0x473C
#define PATH0_R_LINEAR_AGC_EN_C_M		0x1
#define PATH0_R_LINEAR_MARGIN_MODE_C		0x473C
#define PATH0_R_LINEAR_MARGIN_MODE_C_M		0x2
#define PATH0_R_NLGC_AGC_EN_C		0x473C
#define PATH0_R_NLGC_AGC_EN_C_M		0x4
#define PATH0_R_NLGC_DAGC_EN_C		0x473C
#define PATH0_R_NLGC_DAGC_EN_C_M		0x8
#define PATH0_R_RNRBW_DEF_C		0x473C
#define PATH0_R_RNRBW_DEF_C_M		0x10
#define PATH0_R_POST_PD_AGC_EN_C		0x473C
#define PATH0_R_POST_PD_AGC_EN_C_M		0x20
#define PATH0_R_PRE_PD_AGC_EN_C		0x473C
#define PATH0_R_PRE_PD_AGC_EN_C_M		0x40
#define PATH0_R_PURE_POST_PD_MODE_C		0x473C
#define PATH0_R_PURE_POST_PD_MODE_C_M		0x80
#define PATH0_R_SYNC_PRE_PD_STEP_C		0x473C
#define PATH0_R_SYNC_PRE_PD_STEP_C_M		0x100
#define PATH0_R_TIA_IDX_INIT_C		0x473C
#define PATH0_R_TIA_IDX_INIT_C_M		0x200
#define PATH0_R_TIA_SHRINK_DEF_C		0x473C
#define PATH0_R_TIA_SHRINK_DEF_C_M		0x400
#define PATH0_R_TIA_SHRINK_EN_C		0x473C
#define PATH0_R_TIA_SHRINK_EN_C_M		0x800
#define PATH0_R_TIA_SHRINK_INIT_C		0x473C
#define PATH0_R_TIA_SHRINK_INIT_C_M		0x1000
#define T2F_DC_EST_FORCE_I1_C		0x4780
#define T2F_DC_EST_FORCE_I1_C_M		0xFFF
#define T2F_DC_EST_FORCE_Q1_C		0x4780
#define T2F_DC_EST_FORCE_Q1_C_M		0xFFF000
#define T2F_GI2_COMB_THR_C		0x4780
#define T2F_GI2_COMB_THR_C_M		0x7F000000
#define T2F_MANUAL_N_GI2_COMB_C		0x4784
#define T2F_MANUAL_N_GI2_COMB_C_M		0x7F
#define T2F_MANUAL_N_GI_COMB_C		0x4784
#define T2F_MANUAL_N_GI_COMB_C_M		0x3F00
#define T2F_MANUAL_N_SGI_COMB_C		0x4784
#define T2F_MANUAL_N_SGI_COMB_C_M		0xF8000
#define T2F_RXSC_DGAIN_SHIFTL_C		0x4784
#define T2F_RXSC_DGAIN_SHIFTL_C_M		0x3E00000
#define T2F_RXSC_DGAIN_SHIFT2_C		0x4784
#define T2F_RXSC_DGAIN_SHIFT2_C_M		0x7C000000
#define CLIPPING_LVL_C		0x478C
#define CLIPPING_LVL_C_M		0x3FF
#define CLIPPING_OBS_C		0x478C
#define CLIPPING_OBS_C_M		0x1FC00
#define CLIPPING_RATIO_C		0x478C
#define CLIPPING_RATIO_C_M		0xFE0000
#define B_THD_C		0x478C
#define B_THD_C_M		0x3F000000
#define BT_GNT_POP_EN_C		0x478C
#define BT_GNT_POP_EN_C_M		0x40000000
#define CCK_EN_C		0x478C
#define CCK_EN_C_M		0x80000000
#define M_THD_C		0x4790
#define M_THD_C_M		0x3F
#define CCK_DROP_TH_C		0x4790
#define CCK_DROP_TH_C_M		0x7C0
#define CCK_POP_H_TH_C		0x4790
#define CCK_POP_H_TH_C_M		0xF800
#define CCK_POP_L_TH_C		0x4790
#define CCK_POP_L_TH_C_M		0x1F0000
#define D_CNT_C		0x4790
#define D_CNT_C_M		0x3E00000
#define D_THD_C		0x4790
#define D_THD_C_M		0x7C000000
#define D_EN_C		0x4790
#define D_EN_C_M		0x80000000
#define H_THD_C		0x4794
#define H_THD_C_M		0x1F
#define L_THD_C		0x4794
#define L_THD_C_M		0x3E0
#define OFDM_DROP_TH_C		0x4794
#define OFDM_DROP_TH_C_M		0x7C00
#define OFDM_POP_H_TH_C		0x4794
#define OFDM_POP_H_TH_C_M		0xF8000
#define OFDM_POP_L_TH_C		0x4794
#define OFDM_POP_L_TH_C_M		0x1F00000
#define P_CNT_C		0x4794
#define P_CNT_C_M		0x3E000000
#define D_LSIG_RDY_C		0x4794
#define D_LSIG_RDY_C_M		0x40000000
#define DL_EN_C		0x4794
#define DL_EN_C_M		0x80000000
#define O_THD_C		0x4798
#define O_THD_C_M		0x7
#define REFPWR_LB_C		0x4798
#define REFPWR_LB_C_M		0x38
#define M_40_C		0x4798
#define M_40_C_M		0x40
#define OFDM_EN_C		0x4798
#define OFDM_EN_C_M		0x80
#define P_EN_C		0x4798
#define P_EN_C_M		0x100
#define P_LSIG_RDY_C		0x4798
#define P_LSIG_RDY_C_M		0x200
#define REFPWR_LB_EN_C		0x4798
#define REFPWR_LB_EN_C_M		0x400
#define P20_PINTHD_C		0x479C
#define P20_PINTHD_C_M		0xFF
#define P20_PWDIF_C		0x479C
#define P20_PWDIF_C_M		0x3F00
#define P20_P2OTAR_C		0x479C
#define P20_P2OTAR_C_M		0x7C000
#define P20_BT_WGT_C		0x479C
#define P20_BT_WGT_C_M		0x380000
#define P20_UNIT_WGT_OPT_C		0x479C
#define P20_UNIT_WGT_OPT_C_M		0x400000
#define P20_WGT_EN_C		0x479C
#define P20_WGT_EN_C_M		0x800000
#define P20_ZERO_WGT_EN_C		0x479C
#define P20_ZERO_WGT_EN_C_M		0x1000000
#define BW_IND_BW_GAIN_CHECK_THD_C		0x47A4
#define BW_IND_BW_GAIN_CHECK_THD_C_M		0x3F
#define BW_IND_BW_END_HALF_SYM_COUNT_C		0x47A4
#define BW_IND_BW_END_HALF_SYM_COUNT_C_M		0x7C0
#define BW_IND_CBW20_HIGH_PIN_TH_BWD_C		0x47A4
#define BW_IND_CBW20_HIGH_PIN_TH_BWD_C_M		0xF800
#define BW_IND_CBW20_LOW_PIN_TH_BW_C		0x47A4
#define BW_IND_CBW20_LOW_PIN_TH_BW_C_M		0x1F0000
#define BW_IND_BW_GAIN_CHECK_EN_C		0x47A4
#define BW_IND_BW_GAIN_CHECK_EN_C_M		0x80000000
#define BW_IND_SUB20_INDICATOR_TH_RF20_NRX1_C		0x47A8
#define BW_IND_SUB20_INDICATOR_TH_RF20_NRX1_C_M		0x7C00
#define BW_IND_BW_START_CHECK_EN_C		0x47A8
#define BW_IND_BW_START_CHECK_EN_C_M		0x40000000
#define BW_IND_BW_TIMING_CONTROL_OPT_C		0x47A8
#define BW_IND_BW_TIMING_CONTROL_OPT_C_M		0x80000000
#define BW_IND_BW_COUNT_MAX_BY_FALLING_C		0x47AC
#define BW_IND_BW_COUNT_MAX_BY_FALLING_C_M		0xF00000
#define BW_IND_BW_END_HALF_SYM_COUNT_AFTER_L1_IS_FOUND_C		0x47AC
#define BW_IND_BW_END_HALF_SYM_COUNT_AFTER_L1_IS_FOUND_C_M		0xF000000
#define BW_IND_BW_START_HALF_SYM_COUNT_C		0x47AC
#define BW_IND_BW_START_HALF_SYM_COUNT_C_M		0xF0000000
#define BW_IND_INDICATOR_TH_OFST_0_C		0x47B0
#define BW_IND_INDICATOR_TH_OFST_0_C_M		0xF
#define BW_IND_INDICATOR_TH_OFST_1_C		0x47B0
#define BW_IND_INDICATOR_TH_OFST_1_C_M		0xF0
#define BW_IND_INDICATOR_TH_OFST_BY_RSSI_C		0x47B0
#define BW_IND_INDICATOR_TH_OFST_BY_RSSI_C_M		0xF00
#define BW_IND_INTF_TH_0_C		0x47B0
#define BW_IND_INTF_TH_0_C_M		0xF000
#define BW_IND_INTF_TH_1_C		0x47B0
#define BW_IND_INTF_TH_1_C_M		0xF0000
#define BW_IND_START_HALF_SYM_OFST_BY_RSSI_C		0x47B0
#define BW_IND_START_HALF_SYM_OFST_BY_RSSI_C_M		0xF00000
#define BW_IND_CR_SWITCH_BY_PIN_C		0x47B0
#define BW_IND_CR_SWITCH_BY_PIN_C_M		0x7000000
#define BW_IND_SUB20_SEARCH_TH_C		0x47B0
#define BW_IND_SUB20_SEARCH_TH_C_M		0x38000000
#define BW_IND_CR_SWITCH_BY_ACI_EN_C		0x47B0
#define BW_IND_CR_SWITCH_BY_ACI_EN_C_M		0x40000000
#define BW_IND_CR_SWITCH_BY_RSSI_EN_C		0x47B0
#define BW_IND_CR_SWITCH_BY_RSSI_EN_C_M		0x80000000
#define BW_IND_EARLY_DROP_BY_L1_C		0x47B4
#define BW_IND_EARLY_DROP_BY_L1_C_M		0x1
#define BW_IND_FORCE_BW_EN_C		0x47B4
#define BW_IND_FORCE_BW_EN_C_M		0x2
#define BW_IND_FORCE_BW_MODE_C		0x47B4
#define BW_IND_FORCE_BW_MODE_C_M		0x4
#define SEG0R_HIGH_PIN_TH_CFO_C		0x47B8
#define SEG0R_HIGH_PIN_TH_CFO_C_M		0x1F
#define SEG0R_HIGH_PIN_TH_CFOE_C		0x47B8
#define SEG0R_HIGH_PIN_TH_CFOE_C_M		0x1E0
#define SEG0R_CFO_START_OFST_C		0x47B8
#define SEG0R_CFO_START_OFST_C_M		0xE00
#define SEG0R_CFO_SIZE_OPT_C		0x47B8
#define SEG0R_CFO_SIZE_OPT_C_M		0x3000
#define SEG0R_COUNT_INI_PH_C		0x47B8
#define SEG0R_COUNT_INI_PH_C_M		0xC000
#define SEG0R_ZERO_CRO_CNT_DIFF_AVG_TH_C		0x47BC
#define SEG0R_ZERO_CRO_CNT_DIFF_AVG_TH_C_M		0x3FF
#define SEG0R_ZERO_CRO_CNT_DIFF_VAR_TH_C		0x47BC
#define SEG0R_ZERO_CRO_CNT_DIFF_VAR_TH_C_M		0xFFC00
#define SEG0R_H2L_TH_C		0x47BC
#define SEG0R_H2L_TH_C_M		0xFF00000
#define SEG0R_ZERO_CRO_OBS_INTRVL_C		0x47BC
#define SEG0R_ZERO_CRO_OBS_INTRVL_C_M		0xF0000000
#define SEG0R_L2H_TH_C		0x47C0
#define SEG0R_L2H_TH_C_M		0xFF
#define SEG0R_RXI_CHK_TH_C		0x47C0
#define SEG0R_RXI_CHK_TH_C_M		0xFF00
#define SEG0R_ADCPWR_C		0x47C0
#define SEG0R_ADCPWR_C_M		0x7F0000
#define SEG0R_ZERO_CRO_HIGH_TH_C		0x47C0
#define SEG0R_ZERO_CRO_HIGH_TH_C_M		0x3F800000
#define SEG0R_DCRM_EN_C		0x47C0
#define SEG0R_DCRM_EN_C_M		0x40000000
#define SEG0R_RFGC_EN_C		0x47C0
#define SEG0R_RFGC_EN_C_M		0x80000000
#define SEG0R_DC_COUNT_MAX_C		0x47C4
#define SEG0R_DC_COUNT_MAX_C_M		0xF
#define SEG0R_DC_HIGH_TH_RF20_NRX1_C		0x47C4
#define SEG0R_DC_HIGH_TH_RF20_NRX1_C_M		0xF0
#define SEG0R_DCE_LOW_TH_RF20_NRX1_C		0x47C8
#define SEG0R_DCE_LOW_TH_RF20_NRX1_C_M		0xF0
#define SEG0R_DCFI_COUNT_MAX_C		0x47CC
#define SEG0R_DCFI_COUNT_MAX_C_M		0xF0
#define SEG0R_DCFI_HIGH_TH_RF20_NRX1_C		0x47CC
#define SEG0R_DCFI_HIGH_TH_RF20_NRX1_C_M		0xF00
#define SEG0R_DCFI_LOW_TH_RF20_NRX1_C		0x47D0
#define SEG0R_DCFI_LOW_TH_RF20_NRX1_C_M		0xF00
#define SEG0R_DCFI_REF_COUNT_MAX_C		0x47D4
#define SEG0R_DCFI_REF_COUNT_MAX_C_M		0xF00
#define SEG0R_CBW20_LOW_PIN_TH_FINE_TUNE_C		0x47D8
#define SEG0R_CBW20_LOW_PIN_TH_FINE_TUNE_C_M		0x1F
#define SEG0R_FINE_TUNE_STOP_LMT_C		0x47D8
#define SEG0R_FINE_TUNE_STOP_LMT_C_M		0x1F00000
#define SEG0R_CBW20_DC_MAX_RATIO_C		0x47D8
#define SEG0R_CBW20_DC_MAX_RATIO_C_M		0x1E000000
#define SEG0R_FINE_TUNE_DELTA_C		0x47D8
#define SEG0R_FINE_TUNE_DELTA_C_M		0xE0000000
#define SEG0R_DC_MAX_RATIO_RF20_NRX1_C		0x47DC
#define SEG0R_DC_MAX_RATIO_RF20_NRX1_C_M		0xF000
#define SEG0R_FINE_TUNE_LMT_C		0x47E0
#define SEG0R_FINE_TUNE_LMT_C_M		0xF000
#define SEG0R_FINE_TUNE_PROCESS_DELAY_C		0x47E0
#define SEG0R_FINE_TUNE_PROCESS_DELAY_C_M		0xF0000
#define SEG0R_FINE_TUNE_STEP_BY_CDD_DETECT_C		0x47E0
#define SEG0R_FINE_TUNE_STEP_BY_CDD_DETECT_C_M		0xF00000
#define SEG0R_FINE_TUNE_TRUNC_HIGH_TH_C		0x47E0
#define SEG0R_FINE_TUNE_TRUNC_HIGH_TH_C_M		0xF000000
#define SEG0R_FINE_TUNE_TRUNC_LOW_TH_C		0x47E0
#define SEG0R_FINE_TUNE_TRUNC_LOW_TH_C_M		0xF0000000
#define SEG0R_FINE_TUNE_OPT_C		0x47E4
#define SEG0R_FINE_TUNE_OPT_C_M		0x3
#define SEG0R_FINE_TUNE_TRUNC_EN_C		0x47E4
#define SEG0R_FINE_TUNE_TRUNC_EN_C_M		0x4
#define SEG0R_FORCE_CDD_REFINE_OFF_C		0x47E4
#define SEG0R_FORCE_CDD_REFINE_OFF_C_M		0x8
#define P20_L1_L2_AVG_START_TIME_C		0x47E8
#define P20_L1_L2_AVG_START_TIME_C_M		0x3
#define P20_L1_L2_ALLOW_AVG_EN_C		0x47E8
#define P20_L1_L2_ALLOW_AVG_EN_C_M		0x4
#define P20_L1_L2_AVG_OPT_C		0x47E8
#define P20_L1_L2_AVG_OPT_C_M		0x8
#define PROC_ADV_SINR_WEIGHT_RF20_NRX1_C		0x47F0
#define PROC_ADV_SINR_WEIGHT_RF20_NRX1_C_M		0x7FF
#define PROC_ADV_SINR_TH_C		0x47F0
#define PROC_ADV_SINR_TH_C_M		0x3FC00000
#define PROC_CH_AVG_SIZE_C		0x47F0
#define PROC_CH_AVG_SIZE_C_M		0xC0000000
#define PROC_FS_SQUARE_PK_WEIGHT_RF20_NRX1_C		0x47F4
#define PROC_FS_SQUARE_PK_WEIGHT_RF20_NRX1_C_M		0x7C00000
#define PROC_INT_SINR_WEIGHT_RF20_NRX1_C		0x4800
#define PROC_INT_SINR_WEIGHT_RF20_NRX1_C_M		0x7FF
#define PROC_SBD_FAIL_HALF_SYM_COUNT_C		0x4804
#define PROC_SBD_FAIL_HALF_SYM_COUNT_C_M		0x7C00000
#define PROC_CBW20_HIGH_PIN_TH_MAX_SINR_C		0x4804
#define PROC_CBW20_HIGH_PIN_TH_MAX_SINR_C_M		0xF8000000
#define PROC_CDDO_SQUARE_PK_WEIGHT_RF20_NRX1_C		0x480C
#define PROC_CDDO_SQUARE_PK_WEIGHT_RF20_NRX1_C_M		0x7C00000
#define PROC_CDD0_SUB_TUNE_OPT_C		0x4810
#define PROC_CDD0_SUB_TUNE_OPT_C_M		0x40000000
#define PROC_CR_SWITCH_BY_ACI_EN_C		0x4810
#define PROC_CR_SWITCH_BY_ACI_EN_C_M		0x80000000
#define PROC_FS_WEIGHT_OFST_0_C		0x4814
#define PROC_FS_WEIGHT_OFST_0_C_M		0xF
#define PROC_FS_WEIGHT_OFST_1_C		0x4814
#define PROC_FS_WEIGHT_OFST_1_C_M		0xF0
#define PROC_L1_L2_PROCESS_DELAY_C		0x4814
#define PROC_L1_L2_PROCESS_DELAY_C_M		0xF00
#define PROC_SBD_START_HALF_SYM_COUNT_C		0x4814
#define PROC_SBD_START_HALF_SYM_COUNT_C_M		0xF000
#define PROC_CDDO_JUMP_SUB_TUNE_C		0x4814
#define PROC_CDDO_JUMP_SUB_TUNE_C_M		0xF0000
#define PROC_CDD0_WEIGHT_OFST_0_C		0x4814
#define PROC_CDD0_WEIGHT_OFST_0_C_M		0xF00000
#define PROC_CDD0_WEIGHT_OFST_1_C		0x4814
#define PROC_CDD0_WEIGHT_OFST_1_C_M		0xF000000
#define PROC_CH_BEGIN_COUNT_MAX_C		0x4814
#define PROC_CH_BEGIN_COUNT_MAX_C_M		0xF0000000
#define PROC_CH_FALLING_COUNT_MAX_C		0x4818
#define PROC_CH_FALLING_COUNT_MAX_C_M		0xF
#define PROC_INTF_TH_0_C		0x4818
#define PROC_INTF_TH_0_C_M		0xF0
#define PROC_INTF_TH_1_C		0x4818
#define PROC_INTF_TH_1_C_M		0xF00
#define PROC_TARGET_COUNT_MAX_C		0x4818
#define PROC_TARGET_COUNT_MAX_C_M		0xF000
#define PROC_FS_PEAK_WEIGHT_C		0x4818
#define PROC_FS_PEAK_WEIGHT_C_M		0x70000
#define PROC_CDDO_COUNT_LMT_C		0x4818
#define PROC_CDDO_COUNT_LMT_C_M		0x380000
#define PROC_CDD0_DELAY_SPREAD_SIZE_C		0x4818
#define PROC_CDD0_DELAY_SPREAD_SIZE_C_M		0x1C00000
#define PROC_CH_BEGIN_TH_C		0x4818
#define PROC_CH_BEGIN_TH_C_M		0xE000000
#define PROC_CR_SWITCH_BY_PIN_C		0x4818
#define PROC_CR_SWITCH_BY_PIN_C_M		0x70000000
#define SEG0R_PW_TH_C		0x481C
#define SEG0R_PW_TH_C_M		0x3F
#define SEG0R_PD_LOWER_BOUND_C		0x481C
#define SEG0R_PD_LOWER_BOUND_C_M		0x7C0
#define SEG0R_PD_UPPER_BOUND_C		0x481C
#define SEG0R_PD_UPPER_BOUND_C_M		0xF800
#define SEG0R_HIGH_PIN_TH_DCFI_C		0x481C
#define SEG0R_HIGH_PIN_TH_DCFI_C_M		0x1F0000
#define SEG0R_DCFI_FALLING_TH_RF20_C		0x481C
#define SEG0R_DCFI_FALLING_TH_RF20_C_M		0x1E00000
#define SEG0R_PD_SPATIAL_REUSE_EN_C		0x481C
#define SEG0R_PD_SPATIAL_REUSE_EN_C_M		0x20000000
#define SEG0R_DCFI_EN_C		0x481C
#define SEG0R_DCFI_EN_C_M		0x40000000
#define SEG0R_DCPR_EN_C		0x481C
#define SEG0R_DCPR_EN_C_M		0x80000000
#define SEG0R_DCFI_RISING_TH_RF20_C		0x4820
#define SEG0R_DCFI_RISING_TH_RF20_C_M		0xF00
#define SEG0R_FALLING_COUNT_MAX_C		0x4820
#define SEG0R_FALLING_COUNT_MAX_C_M		0xF000000
#define SEG0R_FALLING_TH_C		0x4820
#define SEG0R_FALLING_TH_C_M		0xF0000000
#define SEG0R_RISING_COUNT_MAX_C		0x4824
#define SEG0R_RISING_COUNT_MAX_C_M		0xF
#define SEG0R_WAIT_SETTLE_PERIOD_C		0x4824
#define SEG0R_WAIT_SETTLE_PERIOD_C_M		0xF0
#define SEG0R_DYN_PW_EN_C		0x4824
#define SEG0R_DYN_PW_EN_C_M		0x100
#define SEG0R_FALLING_EDGE_OPT_C		0x4824
#define SEG0R_FALLING_EDGE_OPT_C_M		0x200
#define SEG0R_FORCE_DCFI_EN_C		0x4824
#define SEG0R_FORCE_DCFI_EN_C_M		0x400
#define SEG0R_SB5M_BLK_EN_C		0x4824
#define SEG0R_SB5M_BLK_EN_C_M		0x800
#define P20_PW_DBM_TH_C		0x4828
#define P20_PW_DBM_TH_C_M		0x7F
#define P20_PWR_TH_C		0x4828
#define P20_PWR_TH_C_M		0x1F80
#define P20_DYN_FALLINGTH_C		0x4828
#define P20_DYN_FALLINGTH_C_M		0x7E000
#define P20_DYN_RISING_TH_C		0x4828
#define P20_DYN_RISING_TH_C_M		0x1F80000
#define P20_DYN_TH_MAX_C		0x4828
#define P20_DYN_TH_MAX_C_M		0x7E000000
#define P20_DYN_TH_EN_C		0x4828
#define P20_DYN_TH_EN_C_M		0x80000000
#define P20_DYN_TH_MIN_C		0x482C
#define P20_DYN_TH_MIN_C_M		0x3F
#define P20_DYN_COVER_FCTR_C		0x482C
#define P20_DYN_COVER_FCTR_C_M		0x3C0
#define P20_DYN_LAMBDA_C		0x482C
#define P20_DYN_LAMBDA_C_M		0x1C00
#define P20_DYN_WAIT_PERIOD_C		0x482C
#define P20_DYN_WAIT_PERIOD_C_M		0xE000
#define P20_VLD_CHECK_COUNT_MAX_C		0x482C
#define P20_VLD_CHECK_COUNT_MAX_C_M		0x70000
#define P20_DYN_OBSER_SIZE_C		0x482C
#define P20_DYN_OBSER_SIZE_C_M		0x180000
#define P20_DYN_UPD_TO_ZERO_RATIO_C		0x482C
#define P20_DYN_UPD_TO_ZERO_RATIO_C_M		0x600000
#define P20_PATH_SEL_C		0x482C
#define P20_PATH_SEL_C_M		0x1800000
#define P20_PATH_SEL_EN_C		0x482C
#define P20_PATH_SEL_EN_C_M		0x2000000
#define SMF_MF_TH_OFST_0_C		0x4838
#define SMF_MF_TH_OFST_0_C_M		0xF
#define SMF_MF_TH_OFST_1_C		0x4838
#define SMF_MF_TH_OFST_1_C_M		0xF0
#define SMF_MF_TH_RF20_NRX1_C		0x4838
#define SMF_MF_TH_RF20_NRX1_C_M		0xF00
#define SMF_INTF_TH_0_C		0x483C
#define SMF_INTF_TH_0_C_M		0xF00
#define SMF_INTF_TH_1_C		0x483C
#define SMF_INTF_TH_1_C_M		0xF000
#define SMF_MF_HOLD_C		0x483C
#define SMF_MF_HOLD_C_M		0x70000
#define SMF_MF_WIN_L_C		0x483C
#define SMF_MF_WIN_L_C_M		0x380000
#define SMF_CR_SWITCH_BY_PIN_C		0x483C
#define SMF_CR_SWITCH_BY_PIN_C_M		0x1C00000
#define SMF_MF_PEAK_OPT_C		0x483C
#define SMF_MF_PEAK_OPT_C_M		0x6000000
#define SMF_NULL_POINT_IDX_C		0x483C
#define SMF_NULL_POINT_IDX_C_M		0x18000000
#define SMF_CR_SWITCH_BY_ACI_EN_C		0x483C
#define SMF_CR_SWITCH_BY_ACI_EN_C_M		0x20000000
#define SEG0R_EDCCA_LVL_C		0x4840
#define SEG0R_EDCCA_LVL_C_M		0xFF
#define SEG0R_EDCCA_LVL_P_C		0x4840
#define SEG0R_EDCCA_LVL_P_C_M		0xFF00
#define SEG0R_OBSS_LVL_C		0x4840
#define SEG0R_OBSS_LVL_C_M		0xFF0000
#define SEG0R_PPDU_LVL_C		0x4840
#define SEG0R_PPDU_LVL_C_M		0xFF000000
#define SEG0R_PPDU_LVL_P_C		0x4844
#define SEG0R_PPDU_LVL_P_C_M		0xFF
#define SEG0R_DCV_C		0x4844
#define SEG0R_DCV_C_M		0x7F00
#define SEG0R_PWLMT_C		0x4844
#define SEG0R_PWLMT_C_M		0x3F8000
#define SEG0R_WGTHD_C		0x4844
#define SEG0R_WGTHD_C_M		0x1FC00000
#define SEG0R_PATHSEL_C		0x4844
#define SEG0R_PATHSEL_C_M		0x60000000
#define SEG0R_DROP_EN_C		0x4844
#define SEG0R_DROP_EN_C_M		0x80000000
#define SEG0R_ADCPKPWR_C		0x4848
#define SEG0R_ADCPKPWR_C_M		0x3F
#define SEG0R_LTFTHD_C		0x4848
#define SEG0R_LTFTHD_C_M		0xFC0
#define SEG0R_DWN_LVL_C		0x4848
#define SEG0R_DWN_LVL_C_M		0x1F000
#define SEG0R_PWOFST_C		0x4848
#define SEG0R_PWOFST_C_M		0x3E0000
#define SEG0R_FORCE_EN_C		0x4848
#define SEG0R_FORCE_EN_C_M		0x4000000
#define SEG0R_FORGETTING_C		0x4848
#define SEG0R_FORGETTING_C_M		0x8000000
#define SEG0R_GERST_C		0x4848
#define SEG0R_GERST_C_M		0x10000000
#define SEG0R_PWSLOT_C		0x4848
#define SEG0R_PWSLOT_C_M		0x20000000
#define SEG0R_SND_EN_C		0x4848
#define SEG0R_SND_EN_C_M		0x40000000
#define SEG0R_WGTSEL_EN_C		0x4848
#define SEG0R_WGTSEL_EN_C_M		0x80000000
#define SEG0R_SDAGC_CHECK_PIN_THD_C		0x484C
#define SEG0R_SDAGC_CHECK_PIN_THD_C_M		0x3F
#define SEG0R_ALPHA_STEP_C		0x484C
#define SEG0R_ALPHA_STEP_C_M		0xC0
#define SEG0R_ALPHA_FILTER_EN_C		0x484C
#define SEG0R_ALPHA_FILTER_EN_C_M		0x1000
#define SEG0R_LTF_RSSI_CMP_EN_C		0x484C
#define SEG0R_LTF_RSSI_CMP_EN_C_M		0x2000
#define SEG0R_PD_RSSI_CMP_EN_C		0x484C
#define SEG0R_PD_RSSI_CMP_EN_C_M		0x4000
#define SEG0R_SDAGC_CHECK_PIN_EN_C		0x484C
#define SEG0R_SDAGC_CHECK_PIN_EN_C_M		0x8000
#define SEG0R_COMB_WEIGHT_C		0x4850
#define SEG0R_COMB_WEIGHT_C_M		0xF
#define L_NOISE_VAR_PER_RX_R0_C		0x490C
#define L_NOISE_VAR_PER_RX_R0_C_M		0x3FFFF
#define MANUAL_NOISE_RESCALING_FCTR_R0_C		0x490C
#define MANUAL_NOISE_RESCALING_FCTR_R0_C_M		0x7FFC0000
#define FD_ANT_WGT_EN_C		0x490C
#define FD_ANT_WGT_EN_C_M		0x80000000
#define L_NOISE_VAR_PER_RX_R1_C		0x4910
#define L_NOISE_VAR_PER_RX_R1_C_M		0x3FFFF
#define MANUAL_NOISE_RESCALING_FCTR_R1_C		0x4910
#define MANUAL_NOISE_RESCALING_FCTR_R1_C_M		0x7FFC0000
#define FD_PW_NORM_EN_C		0x4910
#define FD_PW_NORM_EN_C_M		0x80000000
#define NOISE_VAR_PER_RX_R0_C		0x4914
#define NOISE_VAR_PER_RX_R0_C_M		0x3FFFF
#define NOISE_VAR_PER_RX_DB_THD_C		0x4914
#define NOISE_VAR_PER_RX_DB_THD_C_M		0x3FFC0000
#define RPL_CAL_EN_C		0x4914
#define RPL_CAL_EN_C_M		0x40000000
#define TB_RSSI_M_CAL_EN_C		0x4914
#define TB_RSSI_M_CAL_EN_C_M		0x80000000
#define NOISE_VAR_PER_RX_R1_C		0x4918
#define NOISE_VAR_PER_RX_R1_C_M		0x3FFFF
#define PER_RX_DIFF_MAX_NOISE_PW_THD_C		0x4918
#define PER_RX_DIFF_MAX_NOISE_PW_THD_C_M		0x3FFC0000
#define ANT_WGT_MANUAL_EN_C		0x4918
#define ANT_WGT_MANUAL_EN_C_M		0x40000000
#define ANT_WGT_NORMALIZE_MODE_EN_C		0x4918
#define ANT_WGT_NORMALIZE_MODE_EN_C_M		0x80000000
#define FD_AMP_WGT_LEG_R0_C		0x491C
#define FD_AMP_WGT_LEG_R0_C_M		0xFFFF
#define FD_AMP_WGT_LEG_RL_C		0x491C
#define FD_AMP_WGT_LEG_RL_C_M		0xFFFF0000
#define FD_AMP_WGT_NON_LEG_R0_C		0x4920
#define FD_AMP_WGT_NON_LEG_R0_C_M		0xFFFF
#define FD_AMP_WGT_NON_LEG_RL_C		0x4920
#define FD_AMP_WGT_NON_LEG_RL_C_M		0xFFFF0000
#define L_SNR_ALL_COMB_C		0x492C
#define L_SNR_ALL_COMB_C_M		0x3FF
#define L_SNR_PER_RX_R0_C		0x492C
#define L_SNR_PER_RX_R0_C_M		0xFFC00
#define L_SNR_PER_RX_RL_C		0x492C
#define L_SNR_PER_RX_RL_C_M		0x3FF00000
#define MANUAL_FD_AMP_WGT_EN_C		0x492C
#define MANUAL_FD_AMP_WGT_EN_C_M		0x40000000
#define MANUAL_SNR_EN_C		0x492C
#define MANUAL_SNR_EN_C_M		0x80000000
#define SNR_ALL_COMB_C		0x4930
#define SNR_ALL_COMB_C_M		0x3FF
#define SNR_PER_RX_STS_R0_S0_C		0x4930
#define SNR_PER_RX_STS_R0_S0_C_M		0xFFC00
#define SNR_PER_RX_STS_R0_S1_C		0x4930
#define SNR_PER_RX_STS_R0_S1_C_M		0x3FF00000
#define MANUAL_NOISE_RESCALING_EN_C		0x4930
#define MANUAL_NOISE_RESCALING_EN_C_M		0x40000000
#define MANUAL_NOISE_VAR_EN_C		0x4930
#define MANUAL_NOISE_VAR_EN_C_M		0x80000000
#define SNR_PER_RX_STS_R1_S0_C		0x4934
#define SNR_PER_RX_STS_R1_S0_C_M		0x3FF
#define SNR_PER_RX_STS_RL_S1_C		0x4934
#define SNR_PER_RX_STS_RL_S1_C_M		0xFFC00
#define SNR_PER_RX_SUB_R0_S0_C		0x4934
#define SNR_PER_RX_SUB_R0_S0_C_M		0x3FF00000
#define NOISE_RESCALING_EN_C		0x4934
#define NOISE_RESCALING_EN_C_M		0x40000000
#define SNR_PER_RX_SUB_R0_S1_C		0x4938
#define SNR_PER_RX_SUB_R0_S1_C_M		0x3FF
#define SNR_PER_RX_SUB_R0_S2_C		0x4938
#define SNR_PER_RX_SUB_R0_S2_C_M		0xFFC00
#define SNR_PER_RX_SUB_R0_S3_C		0x4938
#define SNR_PER_RX_SUB_R0_S3_C_M		0x3FF00000
#define SNR_PER_RX_SUB_R1_S0_C		0x493C
#define SNR_PER_RX_SUB_R1_S0_C_M		0x3FF
#define SNR_PER_RX_SUB_R1_S1_C		0x493C
#define SNR_PER_RX_SUB_R1_S1_C_M		0xFFC00
#define SNR_PER_RX_SUB_R1_S2_C		0x493C
#define SNR_PER_RX_SUB_R1_S2_C_M		0x3FF00000
#define SNR_PER_RX_SUB_R1_S3_C		0x4940
#define SNR_PER_RX_SUB_R1_S3_C_M		0x3FF
#define SNR_PER_STS_SO_C		0x4940
#define SNR_PER_STS_SO_C_M		0xFFC00
#define SNR_PER_STS_S1_C		0x4940
#define SNR_PER_STS_S1_C_M		0x3FF00000
#define SNR_PER_SUB_S0_C		0x4944
#define SNR_PER_SUB_S0_C_M		0x3FF
#define SNR_PER_SUB_S1_C		0x4944
#define SNR_PER_SUB_S1_C_M		0xFFC00
#define SNR_PER_SUB_S2_C		0x4944
#define SNR_PER_SUB_S2_C_M		0x3FF00000
#define SNR_PER_SUB_S3_C		0x4948
#define SNR_PER_SUB_S3_C_M		0x3FF
#define RX_DB_SAME_THD_C		0x4948
#define RX_DB_SAME_THD_C_M		0x7FC00
#define ANT_WGT_MANUAL_RX0_C		0x4948
#define ANT_WGT_MANUAL_RX0_C_M		0xFF80000
#define ANT_WGT_MANUAL_RX1_C		0x494C
#define ANT_WGT_MANUAL_RX1_C_M		0x1FF
#define FORBT_FD_ANT_WET_OFF_C		0x494C
#define FORBT_FD_ANT_WET_OFF_C_M		0x3FE00
#define FORBT_FD_ANT_WGT_ON_C		0x494C
#define FORBT_FD_ANT_WGT_ON_C_M		0x7FC0000
#define DIFF_SAME_THD_C		0x4950
#define DIFF_SAME_THD_C_M		0x7F
#define RX_DB_DISCONNECT_THD_0_C		0x4950
#define RX_DB_DISCONNECT_THD_0_C_M		0x3F80
#define RX_DB_DISCONNECT_THD_1_C		0x4950
#define RX_DB_DISCONNECT_THD_1_C_M		0x1FC000
#define RX_DB_DISCONNECT_THD_2_C		0x4950
#define RX_DB_DISCONNECT_THD_2_C_M		0xFE00000
#define RX_DB_DISCONNECT_THD_3_C		0x4954
#define RX_DB_DISCONNECT_THD_3_C_M		0x7F
#define RX_DB_DISCONNECT_THD_4_C		0x4954
#define RX_DB_DISCONNECT_THD_4_C_M		0x3F80
#define RX_DB_DISCONNECT_THD_5_C		0x4954
#define RX_DB_DISCONNECT_THD_5_C_M		0x1FC000
#define RX_DB_DISCONNECT_THD_6_C		0x4954
#define RX_DB_DISCONNECT_THD_6_C_M		0xFE00000
#define ANT_WGT_NSS2_LOW_BOUND_C		0x4958
#define ANT_WGT_NSS2_LOW_BOUND_C_M		0x7F
#define ANT_WGT_NSS2_LOW_BOUND_THD_C		0x4958
#define ANT_WGT_NSS2_LOW_BOUND_THD_C_M		0x3F80
#define DISCONNECT_ANT_WGT_0_C		0x4958
#define DISCONNECT_ANT_WGT_0_C_M		0x1FC000
#define DISCONNECT_ANT_WGT_1_C		0x4958
#define DISCONNECT_ANT_WGT_1_C_M		0xFE00000
#define DISCONNECT_ANT_WGT_2_C		0x495C
#define DISCONNECT_ANT_WGT_2_C_M		0x7F
#define DISCONNECT_ANT_WGT_3_C		0x495C
#define DISCONNECT_ANT_WGT_3_C_M		0x3F80
#define DISCONNECT_ANT_WGT_4_C		0x495C
#define DISCONNECT_ANT_WGT_4_C_M		0x1FC000
#define DISCONNECT_ANT_WGT_5_C		0x495C
#define DISCONNECT_ANT_WGT_5_C_M		0xFE00000
#define DISCONNECT_ANT_WGT_6_C		0x4960
#define DISCONNECT_ANT_WGT_6_C_M		0x7F
#define DISCONNECT_ANT_WGT_7_C		0x4960
#define DISCONNECT_ANT_WGT_7_C_M		0x3F80
#define T2F_RXSC_DGAIN_SHIFT3_C		0x4964
#define T2F_RXSC_DGAIN_SHIFT3_C_M		0x1F
#define T2F_CDD_TB_TIE_0_EN_C		0x4964
#define T2F_CDD_TB_TIE_0_EN_C_M		0x20000000
#define T2F_HE_1SS_CDDREFINE_TIE_0_C		0x4964
#define T2F_HE_1SS_CDDREFINE_TIE_0_C_M		0x40000000
#define T2F_NLLTF_FIX_DC_EST_C		0x4964
#define T2F_NLLTF_FIX_DC_EST_C_M		0x80000000
#define T2F_RXSC_DGAIN_SHIFT_EN_C		0x496C
#define T2F_RXSC_DGAIN_SHIFT_EN_C_M		0x4000000
#define DBCC_C		0x4970
#define DBCC_C_M		0x1
#define DBCC_2P4G_BAND_SEL_C		0x4970
#define DBCC_2P4G_BAND_SEL_C_M		0x2
#define NONCON160_C		0x4970
#define NONCON160_C_M		0x4
#define FC0_INV_C		0x4974
#define FC0_INV_C_M		0x7F
#define FCL_INV_C		0x4974
#define FCL_INV_C_M		0x3F80
#define ANT_RX_1RCCA_SEG0_C		0x4974
#define ANT_RX_1RCCA_SEG0_C_M		0x3C000
#define ANT_RX_BT_SEG0_C		0x4974
#define ANT_RX_BT_SEG0_C_M		0x3C00000
#define BB_BW_C		0x4974
#define BB_BW_C_M		0xC0000000
#define ANT_RX_SEG0_C		0x4978
#define ANT_RX_SEG0_C_M		0xF
#define PRICH_C		0x4978
#define PRICH_C_M		0xF00
#define SMALL_BW_MODE_C		0x4978
#define SMALL_BW_MODE_C_M		0x3000
#define BT_SHARE_C		0x4978
#define BT_SHARE_C_M		0x4000
#define PROC0_Q_MATRIX_00_REG_IM_C		0x497C
#define PROC0_Q_MATRIX_00_REG_IM_C_M		0xFFFF
#define PROC0_Q_MATRIX_00_REG_RE_C		0x497C
#define PROC0_Q_MATRIX_00_REG_RE_C_M		0xFFFF0000
#define PROC0_QMATRIX_01_REG_IM_C		0x4980
#define PROC0_QMATRIX_01_REG_IM_C_M		0xFFFF
#define PROC0_Q_MATRIX_01_REG_RE_C		0x4980
#define PROC0_Q_MATRIX_01_REG_RE_C_M		0xFFFF0000
#define PROC0_Q_MATRIX_10_REG_IM_C		0x4984
#define PROC0_Q_MATRIX_10_REG_IM_C_M		0xFFFF
#define PROC0_Q_MATRIX_10_REG_RE_C		0x4984
#define PROC0_Q_MATRIX_10_REG_RE_C_M		0xFFFF0000
#define PROC0_Q_MATRIX_11_REG_IM_C		0x4988
#define PROC0_Q_MATRIX_11_REG_IM_C_M		0xFFFF
#define PROC0_Q_MATRIX_11_REG_RE_C		0x4988
#define PROC0_Q_MATRIX_11_REG_RE_C_M		0xFFFF0000
#define PROC0_CUSTOMIZE_Q_MATRIX_EN_C		0x498C
#define PROC0_CUSTOMIZE_Q_MATRIX_EN_C_M		0x1
#define PROC1_Q_MATRIX_00_REG_IM_C		0x4990
#define PROC1_Q_MATRIX_00_REG_IM_C_M		0xFFFF
#define PROC1_Q_MATRIX_00_REG_RE_C		0x4990
#define PROC1_Q_MATRIX_00_REG_RE_C_M		0xFFFF0000
#define PROC1_Q_MATRIX_01_REG_IM_C		0x4994
#define PROC1_Q_MATRIX_01_REG_IM_C_M		0xFFFF
#define PROC1_Q_MATRIX_01_REG_RE_C		0x4994
#define PROC1_Q_MATRIX_01_REG_RE_C_M		0xFFFF0000
#define PROC1_Q_MATRIX_10_REG_IM_C		0x4998
#define PROC1_Q_MATRIX_10_REG_IM_C_M		0xFFFF
#define PROC1_Q_MATRIX_10_REG_RE_C		0x4998
#define PROC1_Q_MATRIX_10_REG_RE_C_M		0xFFFF0000
#define PROC1_Q_MATRIX_11_REG_IM_C		0x499C
#define PROC1_Q_MATRIX_11_REG_IM_C_M		0xFFFF
#define PROC1_Q_MATRIX_11_REG_RE_C		0x499C
#define PROC1_Q_MATRIX_11_REG_RE_C_M		0xFFFF0000
#define PROC1_CUSTOMIZE_Q_MATRIX_EN_C		0x49A0
#define PROC1_CUSTOMIZE_Q_MATRIX_EN_C_M		0x1
#define PFD_HE_ER_BLOCKING_C		0x49A4
#define PFD_HE_ER_BLOCKING_C_M		0x1
#define PFD_HE_MU_BLOCKING_C		0x49A4
#define PFD_HE_MU_BLOCKING_C_M		0x2
#define PFD_HE_SU_BLOCKING_C		0x49A4
#define PFD_HE_SU_BLOCKING_C_M		0x4
#define PFD_HT_BLOCKING_C		0x49A4
#define PFD_HT_BLOCKING_C_M		0x10
#define PFD_LEG_BLOCKING_C		0x49A4
#define PFD_LEG_BLOCKING_C_M		0x20
#define PFD_VHT_BLOCKING_C		0x49A4
#define PFD_VHT_BLOCKING_C_M		0x40
#define PMAC_SR_MIN_STAY_HIGH_DUR_4US_C		0x49A8
#define PMAC_SR_MIN_STAY_HIGH_DUR_4US_C_M		0xFFF
#define BMODE_PMAC_SR_DECISION_LATENCY_US_C		0x49A8
#define BMODE_PMAC_SR_DECISION_LATENCY_US_C_M		0x3FF000
#define HEERSU_PMAC_SR_DECISION_LATENCY_US_C		0x49A8
#define HEERSU_PMAC_SR_DECISION_LATENCY_US_C_M		0xFFC00000
#define HEMU_PMAC_SR_DECISION_LATENCY_US_C		0x49AC
#define HEMU_PMAC_SR_DECISION_LATENCY_US_C_M		0x3FF
#define HESU_PMAC_SR_DECISION_LATENCY_US_C		0x49AC
#define HESU_PMAC_SR_DECISION_LATENCY_US_C_M		0xFFC00
#define LF_KO_HD_C		0x49B0
#define LF_KO_HD_C_M		0xFF
#define LF_KO_PD_C		0x49B0
#define LF_KO_PD_C_M		0xFF00
#define LF_K1_HD_C		0x49B0
#define LF_K1_HD_C_M		0xFF0000
#define LF_K1_PD_C		0x49B0
#define LF_K1_PD_C_M		0xFF000000
#define FREQ_EST_NUM_C		0x49B4
#define FREQ_EST_NUM_C_M		0x3
#define TH_USE_SAME_SIGN_C		0x49B8
#define TH_USE_SAME_SIGN_C_M		0x1F
#define CHEST_MULTIPLY_OPT_C		0x49B8
#define CHEST_MULTIPLY_OPT_C_M		0x60
#define HTGF_PMAC_SR_DECISION_LATENCY_US_C		0x49BC
#define HTGF_PMAC_SR_DECISION_LATENCY_US_C_M		0x3FF
#define HTMF_PMAC_SR_DECISION_LATENCY_US_C		0x49BC
#define HTMF_PMAC_SR_DECISION_LATENCY_US_C_M		0xFFC00
#define LEGACY_PMAC_SR_DECISION_LATENCY_US_C		0x49BC
#define LEGACY_PMAC_SR_DECISION_LATENCY_US_C_M		0x3FF00000
#define SR_ENABLE_OP_C		0x49BC
#define SR_ENABLE_OP_C_M		0xC0000000
#define EDCCA_ENERGY_TH_C		0x49C8
#define EDCCA_ENERGY_TH_C_M		0xFF
#define EDCCA_OFST_C		0x49C8
#define EDCCA_OFST_C_M		0x1F00
#define EDECA_FORCE_PATH_C		0x49C8
#define EDECA_FORCE_PATH_C_M		0x6000
#define EDCCA_PERIOD_C		0x49C8
#define EDCCA_PERIOD_C_M		0x18000
#define EDCECA_VLD_TH_C		0x49C8
#define EDCECA_VLD_TH_C_M		0x60000
#define EDCCA_EN_C		0x49C8
#define EDCCA_EN_C_M		0x80000
#define EDCCA_FORCE_PATH_EN_C		0x49C8
#define EDCCA_FORCE_PATH_EN_C_M		0x100000
#define EDCCA_WGTSEL_EN_C		0x49C8
#define EDCCA_WGTSEL_EN_C_M		0x200000
#define ISIC_SW_C		0x49CC
#define ISIC_SW_C_M		0x1
#define PHASE_COMP_EN_C		0x49D4
#define PHASE_COMP_EN_C_M		0x1
#define PMAC_SR_MAX_DECISION_LATENCY_US_C		0x49D8
#define PMAC_SR_MAX_DECISION_LATENCY_US_C_M		0x3FF
#define VHT_PMAC_SR_DECISION_LATENCY_US_C		0x49D8
#define VHT_PMAC_SR_DECISION_LATENCY_US_C_M		0xFFC00
#define SR_BMODE_RPL_FC_VAL_C		0x49D8
#define SR_BMODE_RPL_FC_VAL_C_M		0x1FF00000
#define SR_OFDM_RPL_FC_VAL_C		0x49DC
#define SR_OFDM_RPL_FC_VAL_C_M		0x1FF
#define PMAC_SR_POP_PULL_DOWN_DELAY_US_C		0x49DC
#define PMAC_SR_POP_PULL_DOWN_DELAY_US_C_M		0x1FE00
#define PMAC_SR_PULL_DOWN_DELAY_US_C		0x49DC
#define PMAC_SR_PULL_DOWN_DELAY_US_C_M		0x1FE0000
#define PMAC_SR_PD_TH_C		0x49E0
#define PMAC_SR_PD_TH_C_M		0x7F
#define BMODE_RPL_MARGIN_DB_C		0x49E0
#define BMODE_RPL_MARGIN_DB_C_M		0x1F80
#define OFDM_RPL_MARGIN_DB_C		0x49E0
#define OFDM_RPL_MARGIN_DB_C_M		0x7E000
#define SR_DBW_FC_VAL_C		0x49E4
#define SR_DBW_FC_VAL_C_M		0xE0000
#define PMAC_SR_EN_C		0x49E8
#define PMAC_SR_EN_C_M		0x100
#define PMAC_SR_HOLD2HIGH_TOLOW_EN_C		0x49E8
#define PMAC_SR_HOLD2HIGH_TOLOW_EN_C_M		0x200
#define SR_BMODE_RPL_FC_ON_C		0x49E8
#define SR_BMODE_RPL_FC_ON_C_M		0x400
#define SR_DBW_FC_ON_C		0x49E8
#define SR_DBW_FC_ON_C_M		0x800
#define SR_OFDM_RPL_FC_ON_C		0x49E8
#define SR_OFDM_RPL_FC_ON_C_M		0x1000
#define RAKE_EN_C		0x49EC
#define RAKE_EN_C_M		0x1
#define BARKERTR_LIM_C		0x49F8
#define BARKERTR_LIM_C_M		0x1F
#define CCKTR_LIM_C		0x49F8
#define CCKTR_LIM_C_M		0x3E0
#define POST_SCO_SYNC_SET_C		0x49F8
#define POST_SCO_SYNC_SET_C_M		0xC00
#define SBD2SCO_C		0x49F8
#define SBD2SCO_C_M		0x3000
#define TR_TRACK_TRIG_C		0x49F8
#define TR_TRACK_TRIG_C_M		0x4000
#define PRE_SCO_SYNC_SET_C		0x49F8
#define PRE_SCO_SYNC_SET_C_M		0x8000
#define CCK_ABANDON_TH_11M_1R_DB_C		0x4A00
#define CCK_ABANDON_TH_11M_1R_DB_C_M		0x1F
#define CCK_ABANDON_TH_11M_2R_DB_C		0x4A00
#define CCK_ABANDON_TH_11M_2R_DB_C_M		0x3E0
#define CCK_ABANDON_TH_11M_3R_DB_C		0x4A00
#define CCK_ABANDON_TH_11M_3R_DB_C_M		0x7C00
#define CCK_ABANDON_TH_11M_4R_DB_C		0x4A00
#define CCK_ABANDON_TH_11M_4R_DB_C_M		0xF8000
#define CCK_ABANDON_TH_5M_1R_DB_C		0x4A00
#define CCK_ABANDON_TH_5M_1R_DB_C_M		0x1F00000
#define CCK_ABANDON_TH_5M_2R_DB_C		0x4A00
#define CCK_ABANDON_TH_5M_2R_DB_C_M		0x3E000000
#define EVM_DATA_OPT_C		0x4A00
#define EVM_DATA_OPT_C_M		0xC0000000
#define CCK_ABANDON_TH_5M_3R_DB_C		0x4A04
#define CCK_ABANDON_TH_5M_3R_DB_C_M		0x1F
#define CCK_ABANDON_TH_5M_4R_DB_C		0x4A04
#define CCK_ABANDON_TH_5M_4R_DB_C_M		0x3E0
#define EVM_SIG_OPT_C		0x4A04
#define EVM_SIG_OPT_C_M		0xC00
#define CCK_ABANDON_EN_C		0x4A04
#define CCK_ABANDON_EN_C_M		0x1000
#define HE_NONTB_DBW_DFE20_IDFT_OVER_SAMPING_EN_C		0x4A08
#define HE_NONTB_DBW_DFE20_IDFT_OVER_SAMPING_EN_C_M		0x2
#define NONHE_DBW_DFE20_IDFT_OVER_SAMPING_EN_C		0x4A08
#define NONHE_DBW_DFE20_IDFT_OVER_SAMPING_EN_C_M		0x200
#define DC_WIN_EN_C		0x4A10
#define DC_WIN_EN_C_M		0x1
#define SEG0R_DFS_MSKNPW_TH_C		0x4A14
#define SEG0R_DFS_MSKNPW_TH_C_M		0x7F
#define SEG0R_DFS_MSKNPW_EN_C		0x4A14
#define SEG0R_DFS_MSKNPW_EN_C_M		0x80
#define PROC_POST_RX_PROC_DLY_TIME_C		0x4A18
#define PROC_POST_RX_PROC_DLY_TIME_C_M		0x7F
#define BK_FCO_INV_C		0x4A1C
#define BK_FCO_INV_C_M		0x7FFFF
#define CCK_FCO_INV_C		0x4A20
#define CCK_FCO_INV_C_M		0x7FFFF
#define CABLE_LINK_DETECTION_TH_1_C		0x4A28
#define CABLE_LINK_DETECTION_TH_1_C_M		0x7FFF
#define CABLE_LINK_DETECTION_TH_2_C		0x4A28
#define CABLE_LINK_DETECTION_TH_2_C_M		0x3FFF8000
#define SOUNDING_V_MATRIX_SMO_NC_1_C		0x4A28
#define SOUNDING_V_MATRIX_SMO_NC_1_C_M		0x40000000
#define SOUNDING_V_MATRIX_SMO_NC_2_C		0x4A28
#define SOUNDING_V_MATRIX_SMO_NC_2_C_M		0x80000000
#define N_TONE_FOR_CABLE_LINK_DET_C		0x4A2C
#define N_TONE_FOR_CABLE_LINK_DET_C_M		0x7FF
#define TXBF_PL_2NSTS_TH4_STS0_C		0x4A3C
#define TXBF_PL_2NSTS_TH4_STS0_C_M		0x7F
#define TXBF_PL_2NSTS_TH4_STS1_C		0x4A3C
#define TXBF_PL_2NSTS_TH4_STS1_C_M		0x3F80
#define CFO_COMP_SEG0_312P5KHZ_0_C		0x4A40
#define CFO_COMP_SEG0_312P5KHZ_0_C_M		0x3FFF
#define CFO_COMP_SEG0_312P5KHZ_1_C		0x4A40
#define CFO_COMP_SEG0_312P5KHZ_1_C_M		0xFFFC000
#define SHAPER_LMT_OFST_C		0x4A40
#define SHAPER_LMT_OFST_C_M		0xF0000000
#define CFO_COMP_SEG0_312P5KHZ_2_C		0x4A44
#define CFO_COMP_SEG0_312P5KHZ_2_C_M		0x3FFF
#define CFO_COMP_SEG0_312P5KHZ_3_C		0x4A44
#define CFO_COMP_SEG0_312P5KHZ_3_C_M		0xFFFC000
#define CFO_COMP_PHASE_MODE_C		0x4A44
#define CFO_COMP_PHASE_MODE_C_M		0x10000000
#define TX_CREST_FCTR_THD_C		0x4A58
#define TX_CREST_FCTR_THD_C_M		0x3FF
#define TX_SCALE_HE_ER_SU_C		0x4A58
#define TX_SCALE_HE_ER_SU_C_M		0x1FC00
#define TX_SCALE_HE_MU_C		0x4A58
#define TX_SCALE_HE_MU_C_M		0xFE0000
#define TX_SCALE_HE_SU_C		0x4A58
#define TX_SCALE_HE_SU_C_M		0x7F000000
#define TX_BACKOFF_QAM_EN_C		0x4A58
#define TX_BACKOFF_QAM_EN_C_M		0x80000000
#define TX_SCALE_HE_TB_C		0x4A84
#define TX_SCALE_HE_TB_C_M		0x7F
#define TX_SCALE_HT_GF_C		0x4A84
#define TX_SCALE_HT_GF_C_M		0x3F80
#define TX_SCALE_HT_MF_C		0x4A84
#define TX_SCALE_HT_MF_C_M		0x1FC000
#define TX_SCALE_LEGACY_C		0x4A84
#define TX_SCALE_LEGACY_C_M		0xFE00000
#define TX_PLCP_BACKOFF_OFST_C		0x4A84
#define TX_PLCP_BACKOFF_OFST_C_M		0xF0000000
#define TX_SCALE_VHT_C		0x4A88
#define TX_SCALE_VHT_C_M		0x7F
#define TX_SCALE_BMODE_C		0x4A88
#define TX_SCALE_BMODE_C_M		0x3F80
#define TX_BACKOFF_HE_QAM_160M_0_C		0x4A88
#define TX_BACKOFF_HE_QAM_160M_0_C_M		0x3C000
#define TX_BACKOFF_HE_QAM_160M_1_C		0x4A88
#define TX_BACKOFF_HE_QAM_160M_1_C_M		0x3C0000
#define TX_BACKOFF_HE_QAM_160M_2_C		0x4A88
#define TX_BACKOFF_HE_QAM_160M_2_C_M		0x3C00000
#define TX_BACKOFF_HE_QAM_160M_3_C		0x4A88
#define TX_BACKOFF_HE_QAM_160M_3_C_M		0x3C000000
#define TX_BACKOFF_QAM_MODE_C		0x4A88
#define TX_BACKOFF_QAM_MODE_C_M		0xC0000000
#define TX_BACKOFF_HE_QAM_160M_4_C		0x4A8C
#define TX_BACKOFF_HE_QAM_160M_4_C_M		0xF
#define TX_BACKOFF_HE_QAM_160M_5_C		0x4A8C
#define TX_BACKOFF_HE_QAM_160M_5_C_M		0xF0
#define TX_BACKOFF_HE_QAM_20M_0_C		0x4A8C
#define TX_BACKOFF_HE_QAM_20M_0_C_M		0xF00
#define TX_BACKOFF_HE_QAM_20M_1_C		0x4A8C
#define TX_BACKOFF_HE_QAM_20M_1_C_M		0xF000
#define TX_BACKOFF_HE_QAM_20M_2_C		0x4A8C
#define TX_BACKOFF_HE_QAM_20M_2_C_M		0xF0000
#define TX_BACKOFF_HE_QAM_20M_3_C		0x4A8C
#define TX_BACKOFF_HE_QAM_20M_3_C_M		0xF00000
#define TX_BACKOFF_HE_QAM_20M_4_C		0x4A8C
#define TX_BACKOFF_HE_QAM_20M_4_C_M		0xF000000
#define TX_BACKOFF_HE_QAM_20M_5_C		0x4A8C
#define TX_BACKOFF_HE_QAM_20M_5_C_M		0xF0000000
#define TX_BACKOFF_HE_QAM_40M_0_C		0x4A90
#define TX_BACKOFF_HE_QAM_40M_0_C_M		0xF
#define TX_BACKOFF_HE_QAM_40M_1_C		0x4A90
#define TX_BACKOFF_HE_QAM_40M_1_C_M		0xF0
#define TX_BACKOFF_HE_QAM_40M_2_C		0x4A90
#define TX_BACKOFF_HE_QAM_40M_2_C_M		0xF00
#define TX_BACKOFF_HE_QAM_40M_3_C		0x4A90
#define TX_BACKOFF_HE_QAM_40M_3_C_M		0xF000
#define TX_BACKOFF_HE_QAM_40M_4_C		0x4A90
#define TX_BACKOFF_HE_QAM_40M_4_C_M		0xF0000
#define TX_BACKOFF_HE_QAM_40M_5_C		0x4A90
#define TX_BACKOFF_HE_QAM_40M_5_C_M		0xF00000
#define TX_BACKOFF_HE_QAM_80M_0_C		0x4A90
#define TX_BACKOFF_HE_QAM_80M_0_C_M		0xF000000
#define TX_BACKOFF_HE_QAM_80M_1_C		0x4A90
#define TX_BACKOFF_HE_QAM_80M_1_C_M		0xF0000000
#define TX_BACKOFF_HE_QAM_80M_2_C		0x4A94
#define TX_BACKOFF_HE_QAM_80M_2_C_M		0xF
#define TX_BACKOFF_HE_QAM_80M_3_C		0x4A94
#define TX_BACKOFF_HE_QAM_80M_3_C_M		0xF0
#define TX_BACKOFF_HE_QAM_80M_4_C		0x4A94
#define TX_BACKOFF_HE_QAM_80M_4_C_M		0xF00
#define TX_BACKOFF_HE_QAM_80M_5_C		0x4A94
#define TX_BACKOFF_HE_QAM_80M_5_C_M		0xF000
#define TX_BACKOFF_NON_HE_QAM_160M_0_C		0x4A94
#define TX_BACKOFF_NON_HE_QAM_160M_0_C_M		0xF0000
#define TX_BACKOFF_NON_HE_QAM_160M_1_C		0x4A94
#define TX_BACKOFF_NON_HE_QAM_160M_1_C_M		0xF00000
#define TX_BACKOFF_NON_HE_QAM_160M_2_C		0x4A94
#define TX_BACKOFF_NON_HE_QAM_160M_2_C_M		0xF000000
#define TX_BACKOFF_NON_HE_QAM_160M_3_C		0x4A94
#define TX_BACKOFF_NON_HE_QAM_160M_3_C_M		0xF0000000
#define TX_BACKOFF_NON_HE_QAM_160M_4_C		0x4A98
#define TX_BACKOFF_NON_HE_QAM_160M_4_C_M		0xF
#define TX_BACKOFF_NON_HE_QAM_20M_0_C		0x4A98
#define TX_BACKOFF_NON_HE_QAM_20M_0_C_M		0xF0
#define TX_BACKOFF_NON_HE_QAM_20M_1_C		0x4A98
#define TX_BACKOFF_NON_HE_QAM_20M_1_C_M		0xF00
#define TX_BACKOFF_NON_HE_QAM_20M_2_C		0x4A98
#define TX_BACKOFF_NON_HE_QAM_20M_2_C_M		0xF000
#define TX_BACKOFF_NON_HE_QAM_20M_3_C		0x4A98
#define TX_BACKOFF_NON_HE_QAM_20M_3_C_M		0xF0000
#define TX_BACKOFF_NON_HE_QAM_20M_4_C		0x4A98
#define TX_BACKOFF_NON_HE_QAM_20M_4_C_M		0xF00000
#define TX_BACKOFF_NON_HE_QAM_40M_0_C		0x4A98
#define TX_BACKOFF_NON_HE_QAM_40M_0_C_M		0xF000000
#define TX_BACKOFF_NON_HE_QAM_40M_1_C		0x4A98
#define TX_BACKOFF_NON_HE_QAM_40M_1_C_M		0xF0000000
#define TX_BACKOFF_NON_HE_QAM_40M_2_C		0x4AAC
#define TX_BACKOFF_NON_HE_QAM_40M_2_C_M		0xF
#define TX_BACKOFF_NON_HE_QAM_40M_3_C		0x4AAC
#define TX_BACKOFF_NON_HE_QAM_40M_3_C_M		0xF0
#define TX_BACKOFF_NON_HE_QAM_40M_4_C		0x4AAC
#define TX_BACKOFF_NON_HE_QAM_40M_4_C_M		0xF00
#define TX_BACKOFF_NON_HE_QAM_80M_0_C		0x4AAC
#define TX_BACKOFF_NON_HE_QAM_80M_0_C_M		0xF000
#define TX_BACKOFF_NON_HE_QAM_80M_1_C		0x4AAC
#define TX_BACKOFF_NON_HE_QAM_80M_1_C_M		0xF0000
#define TX_BACKOFF_NON_HE_QAM_80M_2_C		0x4AAC
#define TX_BACKOFF_NON_HE_QAM_80M_2_C_M		0xF00000
#define TX_BACKOFF_NON_HE_QAM_80M_3_C		0x4AAC
#define TX_BACKOFF_NON_HE_QAM_80M_3_C_M		0xF000000
#define TX_BACKOFF_NON_HE_QAM_80M_4_C		0x4AAC
#define TX_BACKOFF_NON_HE_QAM_80M_4_C_M		0xF0000000
#define TX_CREST_FCTR_EN_C		0x4AB0
#define TX_CREST_FCTR_EN_C_M		0x1
#define TX_CREST_FCTR_OPT_C		0x4AB0
#define TX_CREST_FCTR_OPT_C_M		0x2
#define TX_N_PACKET_C		0x4AB4
#define TX_N_PACKET_C_M		0xFFFFFFFF
#define PATH0_R_AGC_RESERVED_1_C		0x4ACC
#define PATH0_R_AGC_RESERVED_1_C_M		0xFFFFFFFF
#define PATH0_R_AGC_RESERVED_2_C		0x4AD0
#define PATH0_R_AGC_RESERVED_2_C_M		0xFFFFFFFF
#define PATH0_R_RXBB_BY_WBADC_TH_C		0x4AD4
#define PATH0_R_RXBB_BY_WBADC_TH_C_M		0xF
#define PATH0_R_ALWAYS_RXBB_BY_WBADC_C		0x4AD4
#define PATH0_R_ALWAYS_RXBB_BY_WBADC_C_M		0x10
#define PATH0_R_BT_RXBB_BY_WBADC_C		0x4AD4
#define PATH0_R_BT_RXBB_BY_WBADC_C_M		0x20
#define PATH0_R_BT_TRACKING_OFF_EN_C		0x4AD4
#define PATH0_R_BT_TRACKING_OFF_EN_C_M		0x40
#define PATH0_R_BT_BACKOFF_BMODE_C		0x4AE4
#define PATH0_R_BT_BACKOFF_BMODE_C_M		0x3F
#define PATH0_R_BT_BACKOFF_IBADC_C		0x4AE4
#define PATH0_R_BT_BACKOFF_IBADC_C_M		0xFC0
#define PATH0_R_BT_BACKOFF_LNA_C		0x4AE4
#define PATH0_R_BT_BACKOFF_LNA_C_M		0x3F000
#define PATH0_R_BT_BACKOFF_TIA_C		0x4AE4
#define PATH0_R_BT_BACKOFF_TIA_C_M		0xFC0000
#define PATH0_R_GC_TIME_LESS_160M_C		0x4AE4
#define PATH0_R_GC_TIME_LESS_160M_C_M		0xF000000
#define PATH0_R_DCCL_ALPHA_RF160_C		0x4AE4
#define PATH0_R_DCCL_ALPHA_RF160_C_M		0xF0000000
#define PATH0_R_WBADC_DLY_160M_C		0x4AE8
#define PATH0_R_WBADC_DLY_160M_C_M		0xF
#define PATH0_R_WBADC_DLY_80M_C		0x4AE8
#define PATH0_R_WBADC_DLY_80M_C_M		0xF0
#define PATH0_R_WBADC_DLY_N80M_C		0x4AE8
#define PATH0_R_WBADC_DLY_N80M_C_M		0xF00
#define PATH0_R_RSSI_SOURCE_C		0x4AE8
#define PATH0_R_RSSI_SOURCE_C_M		0x1000
#define TXINFO_MAX_MCS_C		0x4B18
#define TXINFO_MAX_MCS_C_M		0xF0000000
#define TXINFO_SPATIAL_EXPAN_NUM_C		0x4B1C
#define TXINFO_SPATIAL_EXPAN_NUM_C_M		0x70000000
#define TXINFO_RF_ELNA_IDX_C		0x4B1C
#define TXINFO_RF_ELNA_IDX_C_M		0x80000000
#define TXINFO_PW_OFST_SEG0_DB_C		0x4B20
#define TXINFO_PW_OFST_SEG0_DB_C_M		0x7FC00000
#define TXINFO_TSSI_FAST_MODE_EN_C		0x4B20
#define TXINFO_TSSI_FAST_MODE_EN_C_M		0x80000000
#define TXINFO_TSSI_DIFF_SEG0_DB_C		0x4B24
#define TXINFO_TSSI_DIFF_SEG0_DB_C_M		0x7FC00000
#define TXINFO_TSSI_MSR_ATHESTF_C		0x4B24
#define TXINFO_TSSI_MSR_ATHESTF_C_M		0x80000000
#define TXINFO_TX_BANDEDGE_C		0x4B38
#define TXINFO_TX_BANDEDGE_C_M		0xC0000000
#define TXUSRCT0_PRECODING_MODE_IDX_C		0x4B3C
#define TXUSRCT0_PRECODING_MODE_IDX_C_M		0x3000000
#define TXUSRCT1_PRECODING_MODE_IDX_C		0x4B3C
#define TXUSRCT1_PRECODING_MODE_IDX_C_M		0xC000000
#define TXUSRCT2_PRECODING_MODE_IDX_C		0x4B3C
#define TXUSRCT2_PRECODING_MODE_IDX_C_M		0x30000000
#define TXUSRCT3_PRECODING_MODE_IDX_C		0x4B3C
#define TXUSRCT3_PRECODING_MODE_IDX_C_M		0xC0000000
#define HE_LSTF_DN_FCT_DBW160_C		0x4B44
#define HE_LSTF_DN_FCT_DBW160_C_M		0x3
#define HE_LSTF_DN_FCT_DBW20_C		0x4B44
#define HE_LSTF_DN_FCT_DBW20_C_M		0xC
#define HE_LSTF_DN_FCT_DBW40_C		0x4B44
#define HE_LSTF_DN_FCT_DBW40_C_M		0x30
#define HE_LSTF_DN_FCT_DBW80_C		0x4B44
#define HE_LSTF_DN_FCT_DBW80_C_M		0xC0
#define NONHE_LSTF_DN_FCT_DBW160_C		0x4B44
#define NONHE_LSTF_DN_FCT_DBW160_C_M		0x300
#define NONHE_LSTF_DN_FCT_DBW20_C		0x4B44
#define NONHE_LSTF_DN_FCT_DBW20_C_M		0xC00
#define NONHE_LSTF_DN_FCT_DBW40_C		0x4B44
#define NONHE_LSTF_DN_FCT_DBW40_C_M		0x3000
#define NONHE_LSTF_DN_FCT_DBW80_C		0x4B44
#define NONHE_LSTF_DN_FCT_DBW80_C_M		0xC000
#define ANT_PW_SAVE_RSSI_TH_C		0x4B48
#define ANT_PW_SAVE_RSSI_TH_C_M		0xFF
#define ANTWGT_HIGH_PIN_THRESHOLD_C		0x4B48
#define ANTWGT_HIGH_PIN_THRESHOLD_C_M		0xFF00
#define CCK_RSSI_OFST_C		0x4B48
#define CCK_RSSI_OFST_C_M		0xFF0000
#define NULL_CONNECTION_PIN_THRESHOLD_C		0x4B48
#define NULL_CONNECTION_PIN_THRESHOLD_C_M		0xFF000000
#define GAIN_DIFF_TH_0_C		0x4B4C
#define GAIN_DIFF_TH_0_C_M		0x1F
#define GAIN_DIFF_TH_1_C		0x4B4C
#define GAIN_DIFF_TH_1_C_M		0x3E0
#define GAIN_DIFF_TH_2_C		0x4B4C
#define GAIN_DIFF_TH_2_C_M		0x7C00
#define GAIN_DIFF_TH_3_C		0x4B4C
#define GAIN_DIFF_TH_3_C_M		0xF8000
#define GAIN_DIFF_TH_4_C		0x4B4C
#define GAIN_DIFF_TH_4_C_M		0x1F00000
#define GAIN_DIFF_TH_5_C		0x4B4C
#define GAIN_DIFF_TH_5_C_M		0x3E000000
#define ANTWGT_MAX_TOTAL_THRESH_C		0x4B4C
#define ANTWGT_MAX_TOTAL_THRESH_C_M		0xC0000000
#define GAIN_DIFF_TH_6_C		0x4B50
#define GAIN_DIFF_TH_6_C_M		0x1F
#define GAIN_DIFF_TH_7_C		0x4B50
#define GAIN_DIFF_TH_7_C_M		0x3E0
#define GAIN_DIFF_TH_8_C		0x4B50
#define GAIN_DIFF_TH_8_C_M		0x7C00
#define ANTWGT_PEAK_RATIO_THRESH_OPT_C		0x4B50
#define ANTWGT_PEAK_RATIO_THRESH_OPT_C_M		0x78000
#define ANT_PW_SAVE_EN_C		0x4B50
#define ANT_PW_SAVE_EN_C_M		0x80000
#define ANTWGT_ENABLE_C		0x4B50
#define ANTWGT_ENABLE_C_M		0x100000
#define FORCE_EQUAL_WGT_C		0x4B50
#define FORCE_EQUAL_WGT_C_M		0x200000
#define HW_ANTWGT_EN_C		0x4B50
#define HW_ANTWGT_EN_C_M		0x400000
#define NULL_CONNECTION_CHECK_ENABLE_C		0x4B50
#define NULL_CONNECTION_CHECK_ENABLE_C_M		0x800000
#define DAGC_MAX_VAL_C		0x4B54
#define DAGC_MAX_VAL_C_M		0x3FF
#define DAGC_MIN_VAL_C		0x4B54
#define DAGC_MIN_VAL_C_M		0xFFC00
#define DAGC_TARGET_LVL_C		0x4B54
#define DAGC_TARGET_LVL_C_M		0x3F00000
#define DAGC_START_SETTLE_OPT_C		0x4B54
#define DAGC_START_SETTLE_OPT_C_M		0x7C000000
#define DAGC_AVG_NUM_OPT_C		0x4B54
#define DAGC_AVG_NUM_OPT_C_M		0x80000000
#define DAGC_EN_C		0x4B58
#define DAGC_EN_C_M		0x1
#define EVM_NUM_SCALE_C		0x4B5C
#define EVM_NUM_SCALE_C_M		0x7
#define TIME2EN_INTP_C		0x4B60
#define TIME2EN_INTP_C_M		0xFF
#define DC_HIGH_PIN_TH_C		0x4B64
#define DC_HIGH_PIN_TH_C_M		0xFF
#define HIGH_PIN_TH_C		0x4B64
#define HIGH_PIN_TH_C_M		0xFF00
#define RSSI_NOCCA_HIGH_TH_C		0x4B64
#define RSSI_NOCCA_HIGH_TH_C_M		0xFF0000
#define RSSI_NOCCA_LOW_TH_C		0x4B64
#define RSSI_NOCCA_LOW_TH_C_M		0xFF000000
#define CS_RATIO_20M_1R_C		0x4B68
#define CS_RATIO_20M_1R_C_M		0x1F
#define CS_RATIO_20M_2R_C		0x4B68
#define CS_RATIO_20M_2R_C_M		0x3E0
#define CS_RATIO_20M_3R_C		0x4B68
#define CS_RATIO_20M_3R_C_M		0x7C00
#define CS_RATIO_20M_4R_C		0x4B68
#define CS_RATIO_20M_4R_C_M		0xF8000
#define CS_RATIO_40M_1R_C		0x4B68
#define CS_RATIO_40M_1R_C_M		0x1F00000
#define CS_RATIO_40M_2R_C		0x4B68
#define CS_RATIO_40M_2R_C_M		0x3E000000
#define DC_SMOOTH_FCTR_C		0x4B68
#define DC_SMOOTH_FCTR_C_M		0xC0000000
#define CS_RATIO_40M_3R_C		0x4B6C
#define CS_RATIO_40M_3R_C_M		0x1F
#define CS_RATIO_40M_4R_C		0x4B6C
#define CS_RATIO_40M_4R_C_M		0x3E0
#define DC_RATIO_HIGH_20M_1R_C		0x4B6C
#define DC_RATIO_HIGH_20M_1R_C_M		0xF8000
#define DC_RATIO_HIGH_20M_2R_C		0x4B6C
#define DC_RATIO_HIGH_20M_2R_C_M		0x1F00000
#define DC_RATIO_HIGH_20M_3R_C		0x4B6C
#define DC_RATIO_HIGH_20M_3R_C_M		0x3E000000
#define MF_SMOOTH_FCTR_C		0x4B6C
#define MF_SMOOTH_FCTR_C_M		0xC0000000
#define DC_RATIO_HIGH_20M_4R_C		0x4B70
#define DC_RATIO_HIGH_20M_4R_C_M		0x1F
#define DC_RATIO_HIGH_40M_1R_C		0x4B70
#define DC_RATIO_HIGH_40M_1R_C_M		0x3E0
#define DC_RATIO_HIGH_40M_2R_C		0x4B70
#define DC_RATIO_HIGH_40M_2R_C_M		0x7C00
#define DC_RATIO_HIGH_40M_3R_C		0x4B70
#define DC_RATIO_HIGH_40M_3R_C_M		0xF8000
#define DC_RATIO_HIGH_40M_4R_C		0x4B70
#define DC_RATIO_HIGH_40M_4R_C_M		0x1F00000
#define DC_RATIO_LOW_20M_1R_C		0x4B70
#define DC_RATIO_LOW_20M_1R_C_M		0x3E000000
#define MF_SUM_WIN_LEN_C		0x4B70
#define MF_SUM_WIN_LEN_C_M		0xC0000000
#define DC_RATIO_LOW_20M_2R_C		0x4B74
#define DC_RATIO_LOW_20M_2R_C_M		0x1F
#define DC_RATIO_LOW_20M_3R_C		0x4B74
#define DC_RATIO_LOW_20M_3R_C_M		0x3E0
#define DC_RATIO_LOW_20M_4R_C		0x4B74
#define DC_RATIO_LOW_20M_4R_C_M		0x7C00
#define DC_RATIO_LOW_40M_1R_C		0x4B74
#define DC_RATIO_LOW_40M_1R_C_M		0xF8000
#define DC_RATIO_LOW_40M_2R_C		0x4B74
#define DC_RATIO_LOW_40M_2R_C_M		0x1F00000
#define DC_RATIO_LOW_40M_3R_C		0x4B74
#define DC_RATIO_LOW_40M_3R_C_M		0x3E000000
#define CCA_RSSI_LMT_EN_C		0x4B74
#define CCA_RSSI_LMT_EN_C_M		0x40000000
#define DC_RST_CNT_C		0x4B74
#define DC_RST_CNT_C_M		0x80000000
#define DC_RATIO_LOW_40M_4R_C		0x4B78
#define DC_RATIO_LOW_40M_4R_C_M		0x1F
#define PW_TH_20M_1R_C		0x4B78
#define PW_TH_20M_1R_C_M		0x3E0
#define PW_TH_20M_2R_C		0x4B78
#define PW_TH_20M_2R_C_M		0x7C00
#define PW_TH_20M_3R_C		0x4B78
#define PW_TH_20M_3R_C_M		0xF8000
#define PW_TH_20M_4R_C		0x4B78
#define PW_TH_20M_4R_C_M		0x1F00000
#define PW_TH_40M_1R_C		0x4B78
#define PW_TH_40M_1R_C_M		0x3E000000
#define DC_SMOOTHINGEN_C		0x4B78
#define DC_SMOOTHINGEN_C_M		0x40000000
#define DC_TH_DYNAMIC_EN_C		0x4B78
#define DC_TH_DYNAMIC_EN_C_M		0x80000000
#define PW_TH_40M_2R_C		0x4B7C
#define PW_TH_40M_2R_C_M		0x1F
#define PW_TH_40M_3R_C		0x4B7C
#define PW_TH_40M_3R_C_M		0x3E0
#define PW_TH_40M_4R_C		0x4B7C
#define PW_TH_40M_4R_C_M		0x7C00
#define CCA_DIN_SHIFT_OPT_C		0x4B7C
#define CCA_DIN_SHIFT_OPT_C_M		0x78000
#define DC_TH_DYNAMIC_STEP_C		0x4B7C
#define DC_TH_DYNAMIC_STEP_C_M		0x380000
#define HIT_RULE_C		0x4B7C
#define HIT_RULE_C_M		0x1C00000
#define NULL_POINT_IDX_OFST_C		0x4B7C
#define NULL_POINT_IDX_OFST_C_M		0xE000000
#define PEAK_RULE_C		0x4B7C
#define PEAK_RULE_C_M		0x70000000
#define PRECCA_WEIGHT_EN_C		0x4B7C
#define PRECCA_WEIGHT_EN_C_M		0x80000000
#define SMOOTHING_EN_C		0x4B80
#define SMOOTHING_EN_C_M		0x1
#define POSTRX_RSRVD1_C		0x4B84
#define POSTRX_RSRVD1_C_M		0xFFFFFFFF
#define POSTRX_RSRVD2_C		0x4B88
#define POSTRX_RSRVD2_C_M		0xFFFFFFFF
#define POSTRX_RSRVD3_C		0x4B8C
#define POSTRX_RSRVD3_C_M		0xFFFFFFFF
#define POSTRX_RSRVD4_C		0x4B90
#define POSTRX_RSRVD4_C_M		0xFFFFFFFF
#define PRERX_RSRVDL_C		0x4B94
#define PRERX_RSRVDL_C_M		0xFFFFFFFF
#define PRERX_RSRVD2_C		0x4B98
#define PRERX_RSRVD2_C_M		0xFFFFFFFF
#define PRERX_RSRVD3_C		0x4B9C
#define PRERX_RSRVD3_C_M		0xFFFFFFFF
#define PRERX_RSRVD4_C		0x4BA0
#define PRERX_RSRVD4_C_M		0xFFFFFFFF
#define SBD_HIGH_PIN_THRESHOLD_C		0x4BA4
#define SBD_HIGH_PIN_THRESHOLD_C_M		0xFF
#define DAGC_DONE_SETTLE_C		0x4BA4
#define DAGC_DONE_SETTLE_C_M		0x3F00
#define SBD_RECHECK_ENABLE_C		0x4BA4
#define SBD_RECHECK_ENABLE_C_M		0xC000
#define SBD_SMOOTH_FCTR_OPT_C		0x4BA4
#define SBD_SMOOTH_FCTR_OPT_C_M		0x30000
#define SBD_SUBTUNE_RATIO_C		0x4BA4
#define SBD_SUBTUNE_RATIO_C_M		0xC0000
#define SBD_SYM_NUM_C		0x4BA4
#define SBD_SYM_NUM_C_M		0x300000
#define SBD_INPUT_SQUARE_C		0x4BA4
#define SBD_INPUT_SQUARE_C_M		0x400000
#define SBD_WIN_LEN_C		0x4BA4
#define SBD_WIN_LEN_C_M		0x800000
#define FTM_LST_SPA_C		0x4BA8
#define FTM_LST_SPA_C_M		0xF
#define FTM_ALPHA_RATIO_C		0x4BA8
#define FTM_ALPHA_RATIO_C_M		0xF0
#define FTM_SEARCH_MP_C		0x4BA8
#define FTM_SEARCH_MP_C_M		0xF00
#define FTM_SIR_C		0x4BA8
#define FTM_SIR_C_M		0x7000
#define FTM_L_C		0x4BA8
#define FTM_L_C_M		0x38000
#define FTM_N_PRO_C		0x4BA8
#define FTM_N_PRO_C_M		0xC0000
#define FTM_1ST_MODE_C		0x4BA8
#define FTM_1ST_MODE_C_M		0x100000
#define FTM_EN_C		0x4BA8
#define FTM_EN_C_M		0x200000
#define FTM_MASK_C		0x4BA8
#define FTM_MASK_C_M		0x400000
#define FTM_SEARCH_RANGE_20_C		0x4BA8
#define FTM_SEARCH_RANGE_20_C_M		0x800000
#define PATH0_R_ACI_TH_DB_BW160_C		0x4BAC
#define PATH0_R_ACI_TH_DB_BW160_C_M		0xFF
#define PATH0_R_LARGE_ACI_ACT_TH_BW160_C		0x4BAC
#define PATH0_R_LARGE_ACI_ACT_TH_BW160_C_M		0xFF00
#define PATH0_R_NORMAL_ACI_ACT_TH_BW160_C		0x4BAC
#define PATH0_R_NORMAL_ACI_ACT_TH_BW160_C_M		0xFF0000
#define PATH0_R_ACI_NRBW_OFST_BW160_C		0x4BAC
#define PATH0_R_ACI_NRBW_OFST_BW160_C_M		0xF000000
#define PATH0_R_IB_PW_DIFF_OFST_BW160_C		0x4BAC
#define PATH0_R_IB_PW_DIFF_OFST_BW160_C_M		0xF0000000
#define PATH0_R_IB_PW_DIFF_OFST_BW20_C		0x4BB00
#define PATH0_R_IB_PW_DIFF_OFST_BW20_C_M		0xF
#define PATH0_R_IB_PW_DIFF_OFST_BW40_C		0x4BB0
#define PATH0_R_IB_PW_DIFF_OFST_BW40_C_M		0xF0
#define PATH0_R_IB_PW_DIFF_OFST_BW80_C		0x4BB0
#define PATH0_R_IB_PW_DIFF_OFST_BW80_C_M		0xF00
#define PATH0_R_ACI2SIG_SRC_SEL_C		0x4BB0
#define PATH0_R_ACI2SIG_SRC_SEL_C_M		0x1000
#define PATH0_R_A_G_LNA0_E_C		0x4BB4
#define PATH0_R_A_G_LNA0_E_C_M		0xFF
#define PATH0_R_A_G_LNAL_E_C		0x4BB4
#define PATH0_R_A_G_LNAL_E_C_M		0xFF00
#define PATH0_R_A_G_LNA2_E_C		0x4BB4
#define PATH0_R_A_G_LNA2_E_C_M		0xFF0000
#define PATH0_R_A_G_LNA3_E_C		0x4BB4
#define PATH0_R_A_G_LNA3_E_C_M		0xFF000000
#define PATH0_R_A_G_LNA4_E_C		0x4BB8
#define PATH0_R_A_G_LNA4_E_C_M		0xFF
#define PATH0_R_A_G_LNA5_E_C		0x4BB8
#define PATH0_R_A_G_LNA5_E_C_M		0xFF00
#define PATH0_R_A_G_LNA6_E_C		0x4BB8
#define PATH0_R_A_G_LNA6_E_C_M		0xFF0000
#define PATH0_R_G_G_LNA0_E_C		0x4BB8
#define PATH0_R_G_G_LNA0_E_C_M		0xFF000000
#define PATH0_R_G_G_LNAL_E_C		0x4BBC
#define PATH0_R_G_G_LNAL_E_C_M		0xFF
#define PATH0_R_G_G_LNA2_E_C		0x4BBC
#define PATH0_R_G_G_LNA2_E_C_M		0xFF00
#define PATH0_R_G_G_LNA3_E_C		0x4BBC
#define PATH0_R_G_G_LNA3_E_C_M		0xFF0000
#define PATH0_R_G_G_LNA4_E_C		0x4BBC
#define PATH0_R_G_G_LNA4_E_C_M		0xFF000000
#define PATH0_R_G_G_LNA5_E_C		0x4BC0
#define PATH0_R_G_G_LNA5_E_C_M		0xFF
#define PATH0_R_G_G_LNA6_E_C		0x4BC0
#define PATH0_R_G_G_LNA6_E_C_M		0xFF00
#define PATH0_R_ACI_NRBW_MASK_TH_C		0x4BC0
#define PATH0_R_ACI_NRBW_MASK_TH_C_M		0xFF0000
#define PATH0_R_AGC_RESTART_PW_IB_C		0x4BC0
#define PATH0_R_AGC_RESTART_PW_IB_C_M		0xFF000000
#define PATH0_R_ANT_DIV_TH_C		0x4BC4
#define PATH0_R_ANT_DIV_TH_C_M		0xFF
#define PATH0_R_G_LNA_EFUSE_C		0x4BC4
#define PATH0_R_G_LNA_EFUSE_C_M		0xFF00
#define PATH0_R_IGI_FOR_DIG_C		0x4BC4
#define PATH0_R_IGI_FOR_DIG_C_M		0x7F0000
#define PATH0_R_AUX_ELNA0_GAIN_OFST_C		0x4BC4
#define PATH0_R_AUX_ELNA0_GAIN_OFST_C_M		0x1F800000
#define PATH0_R_LNA_IDX_O_MAPPING_C		0x4BC4
#define PATH0_R_LNA_IDX_O_MAPPING_C_M		0xE0000000
#define PATH0_R_AUX_ELNAL_GAIN_OFST_C		0x4BC8
#define PATH0_R_AUX_ELNAL_GAIN_OFST_C_M		0x3F
#define PATH0_R_AUX_LNAO_GAIN_OFST_C		0x4BC8
#define PATH0_R_AUX_LNAO_GAIN_OFST_C_M		0xFC0
#define PATH0_R_AUX_LNAL_GAIN_OFST_C		0x4BC8
#define PATH0_R_AUX_LNAL_GAIN_OFST_C_M		0x3F000
#define PATH0_R_AUX_LNA2_GAIN_OFST_C		0x4BC8
#define PATH0_R_AUX_LNA2_GAIN_OFST_C_M		0xFC0000
#define PATH0_R_AUX_LNA3_GAIN_OFST_C		0x4BC8
#define PATH0_R_AUX_LNA3_GAIN_OFST_C_M		0x3F000000
#define PATH0_R_LINEAR_STEP_LIM_BMODE_C		0x4BC8
#define PATH0_R_LINEAR_STEP_LIM_BMODE_C_M		0xC0000000
#define PATH0_R_AUX_LNA4_GAIN_OFST_C		0x4BCC
#define PATH0_R_AUX_LNA4_GAIN_OFST_C_M		0x3F
#define PATH0_R_AUX_LNA5_GAIN_OFST_C		0x4BCC
#define PATH0_R_AUX_LNA5_GAIN_OFST_C_M		0xFC0
#define PATH0_R_AUX_LNA6_GAIN_OFST_C		0x4BCC
#define PATH0_R_AUX_LNA6_GAIN_OFST_C_M		0x3F000
#define PATH0_R_AUX_RXBB_GAIN_OFST_C		0x4BCC
#define PATH0_R_AUX_RXBB_GAIN_OFST_C_M		0xFC0000
#define PATH0_R_AUX_TIAO_GAIN_OFST_C		0x4BCC
#define PATH0_R_AUX_TIAO_GAIN_OFST_C_M		0x3F000000
#define PATH0_R_POST_PD_STEP_LIM_BMODE_C		0x4BCC
#define PATH0_R_POST_PD_STEP_LIM_BMODE_C_M		0xC0000000
#define PATH0_R_RAUXTIALGAINOFST_C		0x4BD0
#define PATH0_R_RAUXTIALGAINOFST_C_M		0x3F
#define PATH0_R_RXBB_IDX_00_MAPPING_C		0x4BD0
#define PATH0_R_RXBB_IDX_00_MAPPING_C_M		0x7C0
#define PATH0_R_RXBB_IDX_01_MAPPING_C		0x4BD0
#define PATH0_R_RXBB_IDX_01_MAPPING_C_M		0xF800
#define PATH0_R_RXBB_IDX_02_MAPPING_C		0x4BD0
#define PATH0_R_RXBB_IDX_02_MAPPING_C_M		0x1F0000
#define PATH0_R_RXBB_IDX_03_MAPPING_C		0x4BD0
#define PATH0_R_RXBB_IDX_03_MAPPING_C_M		0x3E00000
#define PATH0_R_RXBB_IDX_04_MAPPING_C		0x4BD0
#define PATH0_R_RXBB_IDX_04_MAPPING_C_M		0x7C000000
#define PATH0_R_RDIG_MODE_EN_C		0x4BD0
#define PATH0_R_RDIG_MODE_EN_C_M		0x80000000
#define PATH0_R_RXBB_IDX_05_MAPPING_C		0x4BD4
#define PATH0_R_RXBB_IDX_05_MAPPING_C_M		0x1F
#define PATH0_R_RRXBBIDX06MAPPING_C		0x4BD4
#define PATH0_R_RRXBBIDX06MAPPING_C_M		0x3E0
#define PATH0_R_RXBB_IDX_07_MAPPING_C		0x4BD4
#define PATH0_R_RXBB_IDX_07_MAPPING_C_M		0x7C00
#define PATH0_R_RXBB_IDX_08_MAPPING_C		0x4BD4
#define PATH0_R_RXBB_IDX_08_MAPPING_C_M		0xF8000
#define PATH0_R_RXBB_IDX_09_MAPPING_C		0x4BD4
#define PATH0_R_RXBB_IDX_09_MAPPING_C_M		0x1F00000
#define PATH0_R_RXBB_IDX_10_MAPPING_C		0x4BD4
#define PATH0_R_RXBB_IDX_10_MAPPING_C_M		0x3E000000
#define PATH0_R_POST_PD_STEP_MIN_BMODE_C		0x4BD4
#define PATH0_R_POST_PD_STEP_MIN_BMODE_C_M		0xC0000000
#define PATH0_R_RXBB_IDX_11_MAPPING_C		0x4BD8
#define PATH0_R_RXBB_IDX_11_MAPPING_C_M		0x1F
#define PATH0_R_RXBB_IDX_12_MAPPING_C		0x4BD8
#define PATH0_R_RXBB_IDX_12_MAPPING_C_M		0x3E0
#define PATH0_R_RXBB_IDX_13_MAPPING_C		0x4BD8
#define PATH0_R_RXBB_IDX_13_MAPPING_C_M		0x7C00
#define PATH0_R_RXBB_IDX_14_MAPPING_C		0x4BD8
#define PATH0_R_RXBB_IDX_14_MAPPING_C_M		0xF8000
#define PATH0_R_RXBB_IDX_15_MAPPING_C		0x4BD8
#define PATH0_R_RXBB_IDX_15_MAPPING_C_M		0x1F00000
#define PATH0_R_RXBB_IDX_16_MAPPING_C		0x4BD8
#define PATH0_R_RXBB_IDX_16_MAPPING_C_M		0x3E000000
#define PATH0_R_SE_TIME_BMODE_C		0x4BD8
#define PATH0_R_SE_TIME_BMODE_C_M		0x40000000
#define PATH0_R_ACI_NRBW_MASK_EN_C		0x4BD8
#define PATH0_R_ACI_NRBW_MASK_EN_C_M		0x80000000
#define PATH0_R_RXBB_IDX_17_MAPPING_C		0x4BDC
#define PATH0_R_RXBB_IDX_17_MAPPING_C_M		0x1F
#define PATH0_R_RXBB_IDX_18_MAPPING_C		0x4BDC
#define PATH0_R_RXBB_IDX_18_MAPPING_C_M		0x3E0
#define PATH0_R_RXBB_IDX_19_MAPPING_C		0x4BDC
#define PATH0_R_RXBB_IDX_19_MAPPING_C_M		0x7C00
#define PATH0_R_RXBB_IDX_20_MAPPING_C		0x4BDC
#define PATH0_R_RXBB_IDX_20_MAPPING_C_M		0xF8000
#define PATH0_R_RXBB_IDX_21_MAPPING_C		0x4BDC
#define PATH0_R_RXBB_IDX_21_MAPPING_C_M		0x1F00000
#define PATH0_R_RXBB_IDX_22_MAPPING_C		0x4BDC
#define PATH0_R_RXBB_IDX_22_MAPPING_C_M		0x3E000000
#define PATH0_R_AGC_RESTART_TH_TBL_EN_C		0x4BDC
#define PATH0_R_AGC_RESTART_TH_TBL_EN_C_M		0x40000000
#define PATH0_R_ANT_DIV_EN_C		0x4BDC
#define PATH0_R_ANT_DIV_EN_C_M		0x80000000
#define PATH0_R_RXBB_IDX_23_MAPPING_C		0x4BE0
#define PATH0_R_RXBB_IDX_23_MAPPING_C_M		0x1F
#define PATH0_R_RXBB_IDX_24_MAPPING_C		0x4BE00
#define PATH0_R_RXBB_IDX_24_MAPPING_C_M		0x3E0
#define PATH0_R_RXBB_IDX_24MAPPING_C		0x4BE0
#define PATH0_R_RXBB_IDX_24MAPPING_C_M		0x3E0
#define PATH0_R_RXBB_IDX_25_MAPPING_C		0x4BE00
#define PATH0_R_RXBB_IDX_25_MAPPING_C_M		0x7C00
#define PATH0_R_RXBB_IDX_26_MAPPING_C		0x4BE00
#define PATH0_R_RXBB_IDX_26_MAPPING_C_M		0xF8000
#define PATH0_R_RXBB_IDX_27_MAPPING_C		0x4BE0
#define PATH0_R_RXBB_IDX_27_MAPPING_C_M		0x1F00000
#define PATH0_R_RXBB_IDX_28_MAPPING_C		0x4BE0
#define PATH0_R_RXBB_IDX_28_MAPPING_C_M		0x3E000000
#define PATH0_R_AUX_ANT_EN_C		0x4BE0
#define PATH0_R_AUX_ANT_EN_C_M		0x40000000
#define PATH0_R_DCCL_ALPHA_BMODE_EN_C		0x4BE0
#define PATH0_R_DCCL_ALPHA_BMODE_EN_C_M		0x80000000
#define PATH0_R_RXBB_IDX_29_MAPPING_C		0x4BE4
#define PATH0_R_RXBB_IDX_29_MAPPING_C_M		0x1F
#define PATH0_R_RXBB_IDX_30_MAPPING_C		0x4BE4
#define PATH0_R_RXBB_IDX_30_MAPPING_C_M		0x3E0
#define PATH0_R_RXBB_IDX_31_MAPPING_C		0x4BE4
#define PATH0_R_RXBB_IDX_31_MAPPING_C_M		0x7C00
#define PATH0_R_AGC_RESTART_TH_IB_CBW20_C		0x4BE4
#define PATH0_R_AGC_RESTART_TH_IB_CBW20_C_M		0x780000
#define PATH0_R_ELNA_GAIN_OFST_EN_C		0x4BE4
#define PATH0_R_ELNA_GAIN_OFST_EN_C_M		0x80000000
#define PATH0_R_AGC_RESTART_TH_IB_L_C		0x4BE8
#define PATH0_R_AGC_RESTART_TH_IB_L_C_M		0xF
#define PATH0_R_AGC_RESTART_TH_WB_CBW20_C		0x4BE8
#define PATH0_R_AGC_RESTART_TH_WB_CBW20_C_M		0xF00
#define PATH0_R_AGC_RESTART_TH_WB_L_C		0x4BE8
#define PATH0_R_AGC_RESTART_TH_WB_L_C_M		0xF00000
#define PATH0_R_AUX_ANT_TH_C		0x4BE8
#define PATH0_R_AUX_ANT_TH_C_M		0xF000000
#define PATH0_R_DCECL_ALPHA_BMODE_C		0x4BE8
#define PATH0_R_DCECL_ALPHA_BMODE_C_M		0xF0000000
#define PATH0_R_LNA_IDX_1_MAPPING_C		0x4BEC
#define PATH0_R_LNA_IDX_1_MAPPING_C_M		0x7
#define PATH0_R_LNA_IDX_2_MAPPING_C		0x4BEC
#define PATH0_R_LNA_IDX_2_MAPPING_C_M		0x38
#define PATH0_R_LNA_IDX_3_MAPPING_C		0x4BEC
#define PATH0_R_LNA_IDX_3_MAPPING_C_M		0x1C0
#define PATH0_R_LNA_IDX_4_MAPPING_C		0x4BEC
#define PATH0_R_LNA_IDX_4_MAPPING_C_M		0xE00
#define PATH0_R_LNA_IDX_5_MAPPING_C		0x4BEC
#define PATH0_R_LNA_IDX_5_MAPPING_C_M		0x7000
#define PATH0_R_LNA_IDX_6_MAPPING_C		0x4BEC
#define PATH0_R_LNA_IDX_6_MAPPING_C_M		0x38000
#define PATH0_R_TOTAL_STEP_LIM_BMODE_C		0x4BEC
#define PATH0_R_TOTAL_STEP_LIM_BMODE_C_M		0x1C0000
#define PATH0_R_ELNA_IDX_O_MAPPING_C		0x4BEC
#define PATH0_R_ELNA_IDX_O_MAPPING_C_M		0x200000
#define PATH0_R_ELNA_IDX_1_MAPPING_C		0x4BEC
#define PATH0_R_ELNA_IDX_1_MAPPING_C_M		0x400000
#define PATH0_R_FIRST_DONE_EARLY_END_C		0x4BEC
#define PATH0_R_FIRST_DONE_EARLY_END_C_M		0x800000
#define PATH0_R_GAIN_IDX_MAPPING_EN_C		0x4BEC
#define PATH0_R_GAIN_IDX_MAPPING_EN_C_M		0x1000000
#define PATH0_R_RXBB_BYPASS_EN_C		0x4BEC
#define PATH0_R_RXBB_BYPASS_EN_C_M		0x2000000
#define PATH0_R_TIA_IDX_O_MAPPING_C		0x4BEC
#define PATH0_R_TIA_IDX_O_MAPPING_C_M		0x4000000
#define PATH0_R_TIA_IDX_1_MAPPING_C		0x4BEC
#define PATH0_R_TIA_IDX_1_MAPPING_C_M		0x8000000
#define PATH0_R_TIA_SHRINK_O_MAPPING_C		0x4BEC
#define PATH0_R_TIA_SHRINK_O_MAPPING_C_M		0x10000000
#define PATH0_R_TIA_SHRINK_1_MAPPING_C		0x4BEC
#define PATH0_R_TIA_SHRINK_1_MAPPING_C_M		0x20000000
#define PATH0_R_RXFIR_BKP_C		0x4BFC
#define PATH0_R_RXFIR_BKP_C_M		0xFFFFFFFF
#define PATH0_R_FORCE_FIR_TYPE_C		0x4C00
#define PATH0_R_FORCE_FIR_TYPE_C_M		0x3
#define PATH0_R_CCK_CCA_SHRINK_EN_C		0x4C00
#define PATH0_R_CCK_CCA_SHRINK_EN_C_M		0x4
#define PATH0_R_FIR_TYPE_ACI_DET_C		0x4C00
#define PATH0_R_FIR_TYPE_ACI_DET_C_M		0x8
#define PATH0_R_FIR_TYPE_INIT_C		0x4C00
#define PATH0_R_FIR_TYPE_INIT_C_M		0x10
#define PATH0_R_L1_CFO_CMP_EN_C		0x4C04
#define PATH0_R_L1_CFO_CMP_EN_C_M		0x1
#define PATH0_R_NBI_NOTCH_BKP1_C		0x4C0C
#define PATH0_R_NBI_NOTCH_BKP1_C_M		0xFFFFFFFF
#define PATH0_R_NBI_NOTCH_BKP2_C		0x4C10
#define PATH0_R_NBI_NOTCH_BKP2_C_M		0xFFFFFFFF
#define PATH0_R_NBI_IDX_C		0x4C14
#define PATH0_R_NBI_IDX_C_M		0xFF
#define PATH0_R_CORNER_IDX_C		0x4C14
#define PATH0_R_CORNER_IDX_C_M		0x300
#define PATH0_R_NBI_FRAC_IDX_C		0x4C14
#define PATH0_R_NBI_FRAC_IDX_C_M		0xC00
#define PATH0_R_NBI_NOTCH_EN_C		0x4C14
#define PATH0_R_NBI_NOTCH_EN_C_M		0x1000
#define PATH0_R_DAGC_EXTRA_SETTLING_TIME_C		0x4C24
#define PATH0_R_DAGC_EXTRA_SETTLING_TIME_C_M		0x7
#define PATH0_R_DAGC_SETTLING_TIME_C		0x4C24
#define PATH0_R_DAGC_SETTLING_TIME_C_M		0x18
#define PATH0_R_FOLLOW_BY_PAGCUGC_EN_C		0x4C24
#define PATH0_R_FOLLOW_BY_PAGCUGC_EN_C_M		0x20
#define PATH0_R_PW_EST_SHORT_TIME_FAGC_C		0x4C24
#define PATH0_R_PW_EST_SHORT_TIME_FAGC_C_M		0x40
#define PATH0_R_PW_EST_TIME_FAGC_C		0x4C24
#define PATH0_R_PW_EST_TIME_FAGC_C_M		0x80
#define PATH0_R_PW_EST_TIME_PAGC_C		0x4C24
#define PATH0_R_PW_EST_TIME_PAGC_C_M		0x100
#define PATH0_R_PW_EST_TIME_RFGC_C		0x4C24
#define PATH0_R_PW_EST_TIME_RFGC_C_M		0x200
#define PATH0_R_SDAGC_EN_C		0x4C24
#define PATH0_R_SDAGC_EN_C_M		0x400
#define PATH0_R_5MDET_BKP1_C		0x4C44
#define PATH0_R_5MDET_BKP1_C_M		0xFFFFFFFF
#define PATH0_R_5MDET_BKP2_C		0x4C48
#define PATH0_R_5MDET_BKP2_C_M		0xFFFFFFFF
#define PATH0_R_5MDET_TH_DB_C		0x4C4C
#define PATH0_R_5MDET_TH_DB_C_M		0x3F
#define PATH0_R_5MDET_MASK_SB0_C		0x4C4C
#define PATH0_R_5MDET_MASK_SB0_C_M		0x40
#define PATH0_R_5MDET_MASK_SB1_C		0x4C4C
#define PATH0_R_5MDET_MASK_SB1_C_M		0x80
#define PATH0_R_5MDET_MASK_SB2_C		0x4C4C
#define PATH0_R_5MDET_MASK_SB2_C_M		0x100
#define PATH0_R_5MDET_MASK_SB3_C		0x4C4C
#define PATH0_R_5MDET_MASK_SB3_C_M		0x200
#define PATH0_R_5MDET_MODE_C		0x4C4C
#define PATH0_R_5MDET_MODE_C_M		0x400
#define PATH0_R_IIR_PW_AVG_EN_C		0x4C4C
#define PATH0_R_IIR_PW_AVG_EN_C_M		0x800
#define PATH0_R_SBF5M_EN_C		0x4C4C
#define PATH0_R_SBF5M_EN_C_M		0x1000
#define ALPHA_EN_C		0x4D20
#define ALPHA_EN_C_M		0x1
#define POP_DB_DIFF_H_C		0x4D24
#define POP_DB_DIFF_H_C_M		0x3F
#define POP_DB_DIFF_L_C		0x4D24
#define POP_DB_DIFF_L_C_M		0xFC0
#define POP_HOLD_C		0x4D24
#define POP_HOLD_C_M		0xF000
#define POP_COUNT_CHECK_C		0x4D24
#define POP_COUNT_CHECK_C_M		0x70000
#define POP_COUNT_MAX_H_C		0x4D24
#define POP_COUNT_MAX_H_C_M		0x380000
#define POP_COUNT_MAX_L_C		0x4D24
#define POP_COUNT_MAX_L_C_M		0x1C00000
#define HIGH_ALPHA_STEP_C		0x4D24
#define HIGH_ALPHA_STEP_C_M		0x6000000
#define LOW_ALPHA_STEP_C		0x4D24
#define LOW_ALPHA_STEP_C_M		0x18000000
#define POP_DIFF_OPT_C		0x4D24
#define POP_DIFF_OPT_C_M		0x60000000
#define POP_PATH_SELC_IDX_C		0x4D28
#define POP_PATH_SELC_IDX_C_M		0x3
#define POP_PATH_SELC_OPT_C		0x4D28
#define POP_PATH_SELC_OPT_C_M		0xC
#define SEG0R_TW_DFS_EN_C		0x4D30
#define SEG0R_TW_DFS_EN_C_M		0x1
#define SEG0R_DC_TH_OFST_C		0x4D34
#define SEG0R_DC_TH_OFST_C_M		0xF0000
#define SEG0R_DCFI_TH_OFST_C		0x4D38
#define SEG0R_DCFI_TH_OFST_C_M		0xF0
#define SEG0R_DCPR_HIGH_TH_RF20_NRX1_C		0x4D38
#define SEG0R_DCPR_HIGH_TH_RF20_NRX1_C_M		0xF00
#define SEG0R_DCPR_LOW_TH_RF20_NRX1_C		0x4D3C
#define SEG0R_DCPR_LOW_TH_RF20_NRX1_C_M		0xF00
#define SEG0R_DCPR_RST_TH_C		0x4D40
#define SEG0R_DCPR_RST_TH_C_M		0xF00
#define SEG0R_DCPR_COUNT_MAX_C		0x4D40
#define SEG0R_DCPR_COUNT_MAX_C_M		0x3000
#define SEG0R_DCPR_RESEARCH_COUNT_MAX_C		0x4D40
#define SEG0R_DCPR_RESEARCH_COUNT_MAX_C_M		0xC000
#define SEG0R_DCPR_RST_COUNT_MAX_C		0x4D40
#define SEG0R_DCPR_RST_COUNT_MAX_C_M		0x30000
#define SEG0R_VERY_HIGH_PIN_TH_C		0x4D54
#define SEG0R_VERY_HIGH_PIN_TH_C_M		0x1F
#define SEG0R_SB5M_BLK_PATH_COMB_TYPE_C		0x4D54
#define SEG0R_SB5M_BLK_PATH_COMB_TYPE_C_M		0x2000
#define SEG0R_RXSC_DET_EN_C		0x4D58
#define SEG0R_RXSC_DET_EN_C_M		0x20000000
#define SEG0R_DCV_3B_C		0x4D64
#define SEG0R_DCV_3B_C_M		0x7F
#define SEG0R_LTFTHD_3B_C		0x4D64
#define SEG0R_LTFTHD_3B_C_M		0x1F80
#define SEG0R_SR_EDCCA_LVL_UP_EN_C		0x4D64
#define SEG0R_SR_EDCCA_LVL_UP_EN_C_M		0x2000
#define SEG0R_RSR_PPDU_LVL_UP_EN_C		0x4D64
#define SEG0R_RSR_PPDU_LVL_UP_EN_C_M		0x4000
#define SEG0R_SR_PRIMARY_EDCCA_LVL_UP_EN_C		0x4D64
#define SEG0R_SR_PRIMARY_EDCCA_LVL_UP_EN_C_M		0x8000
#define SEG0R_SR_PRIMARY_PPDU_LVL_UP_EN_C		0x4D64
#define SEG0R_SR_PRIMARY_PPDU_LVL_UP_EN_C_M		0x10000
#define ANT_WGT_NSS2_LOW_BOUND_INCREWL_C		0x4DDC
#define ANT_WGT_NSS2_LOW_BOUND_INCREWL_C_M		0x3FFF
#define ANT_WGT_NSS2_LOW_BOUND_INCREWL_THD_C		0x4DDC
#define ANT_WGT_NSS2_LOW_BOUND_INCREWL_THD_C_M		0xFFFC000
#define HE_RXSC_REMAP_EN_C		0x4DDC
#define HE_RXSC_REMAP_EN_C_M		0x10000000
#define DISCONNECT_ANT_WGT_INCREWL_0_C		0x4DE0
#define DISCONNECT_ANT_WGT_INCREWL_0_C_M		0x3FFF
#define DISCONNECT_ANT_WGT_INCREWL_1_C		0x4DE0
#define DISCONNECT_ANT_WGT_INCREWL_1_C_M		0xFFFC000
#define DISCONNECT_ANT_WGT_INCREWL_2_C		0x4DE4
#define DISCONNECT_ANT_WGT_INCREWL_2_C_M		0x3FFF
#define DISCONNECT_ANT_WGT_INCREWL_3_C		0x4DE4
#define DISCONNECT_ANT_WGT_INCREWL_3_C_M		0xFFFC000
#define DISCONNECT_ANT_WGT_INCREWL_4_C		0x4DE8
#define DISCONNECT_ANT_WGT_INCREWL_4_C_M		0x3FFF
#define DISCONNECT_ANT_WGT_INCREWL_5_C		0x4DE8
#define DISCONNECT_ANT_WGT_INCREWL_5_C_M		0xFFFC000
#define DISCONNECT_ANT_WGT_INCREWL_6_C		0x4DEC
#define DISCONNECT_ANT_WGT_INCREWL_6_C_M		0x3FFF
#define DISCONNECT_ANT_WGT_INCREWL_7_C		0x4DEC
#define DISCONNECT_ANT_WGT_INCREWL_7_C_M		0xFFFC000
#define L_RPL_BIAS_COMP_C		0x4DF0
#define L_RPL_BIAS_COMP_C_M		0xFF
#define L_RPL_BIAS_COMP_BW20_C		0x4E00
#define L_RPL_BIAS_COMP_BW20_C_M		0xFF
#define L_RPL_EXT_COMP1_C		0x4E0C
#define L_RPL_EXT_COMP1_C_M		0xFF
#define L_RPL_EXT_COMPO_C		0x4E08
#define L_RPL_EXT_COMPO_C_M		0xFF000000
#define L_RPL_PATHA_C		0x4E0C
#define L_RPL_PATHA_C_M		0xFF00
#define TB_RSSI_M_BIAS_COMP_C		0x4E0C
#define TB_RSSI_M_BIAS_COMP_C_M		0xFF000000
#define TB_RSSI_M_BIAS_COMP_BW20_C		0x4E1C
#define TB_RSSI_M_BIAS_COMP_BW20_C_M		0xFF000000
#define TB_RSSI_M_EXT_COMP0_C		0x4E28
#define TB_RSSI_M_EXT_COMP0_C_M		0xFF0000
#define TB_RSSI_M_EXT_COMP1_C		0x4E28
#define TB_RSSI_M_EXT_COMP1_C_M		0xFF000000
#define TB_RSSI_M_PATHA_C		0x4E2C
#define TB_RSSI_M_PATHA_C_M		0xFF
#define FCO_C		0x4E30
#define FCO_C_M		0x1FFF
#define FCL_C		0x4E30
#define FCL_C_M		0x3FFE000
#define PROC0_LCSD_1T_ITX0_C		0x4E34
#define PROC0_LCSD_1T_ITX0_C_M		0xFF
#define PROC0_SE_MATRIX_1T_1STS_00_C		0x4E34
#define PROC0_SE_MATRIX_1T_1STS_00_C_M		0xFF000000
#define PROC0_LCSD_5ONS_EN_C		0x4E3C
#define PROC0_LCSD_5ONS_EN_C_M		0x1
#define PROC0_SE_MATRIX_5ONS_EN_C		0x4E3C
#define PROC0_SE_MATRIX_5ONS_EN_C_M		0x2
#define PROC1_LCSD_1T_ITX0_C		0x4E40
#define PROC1_LCSD_1T_ITX0_C_M		0xFF
#define PROC1_SE_MATRIX_1T_1STS_00_C		0x4E40
#define PROC1_SE_MATRIX_1T_1STS_00_C_M		0xFF000000
#define PROC1_LCSD_5ONS_EN_C		0x4E48
#define PROC1_LCSD_5ONS_EN_C_M		0x1
#define PROC1_SE_MATRIX_5ONS_EN_C		0x4E48
#define PROC1_SE_MATRIX_5ONS_EN_C_M		0x2
#define T2F_MANUAL_N_GI_COMB_HE_C		0x4E4C
#define T2F_MANUAL_N_GI_COMB_HE_C_M		0x7F
#define T2F_MANUAL_N_SGI_COMB_HE_C		0x4E4C
#define T2F_MANUAL_N_SGI_COMB_HE_C_M		0x1F80
#define SELECTED_TONE_IDX_FOR_CABLE_LINK_C		0x4E50
#define SELECTED_TONE_IDX_FOR_CABLE_LINK_C_M		0x7FF
#define SNR_THRESHOLD_OF_NC1_TH0_C		0x4E50
#define SNR_THRESHOLD_OF_NC1_TH0_C_M		0x1FF800
#define SNR_THRESHOLD_OF_NCL_TH1_C		0x4E50
#define SNR_THRESHOLD_OF_NCL_TH1_C_M		0x7FE00000
#define ONLY_HE_CONSIDER_CABLE_LINK_DET_EN_C		0x4E50
#define ONLY_HE_CONSIDER_CABLE_LINK_DET_EN_C_M		0x80000000
#define SNR_THRESHOLD_OF_NC1_TH2_C		0x4E54
#define SNR_THRESHOLD_OF_NC1_TH2_C_M		0x3FF
#define SNR_THRESHOLD_OF_NC1_TH3_C		0x4E54
#define SNR_THRESHOLD_OF_NC1_TH3_C_M		0xFFC00
#define SNR_THRESHOLD_OF_NC2_TH0_C		0x4E54
#define SNR_THRESHOLD_OF_NC2_TH0_C_M		0x3FF00000
#define SNR_THRESHOLD_OF_NC2_TH1_C		0x4E58
#define SNR_THRESHOLD_OF_NC2_TH1_C_M		0x3FF
#define SNR_THRESHOLD_OFNE2_TH2_C		0x4E58
#define SNR_THRESHOLD_OFNE2_TH2_C_M		0xFFC00
#define SNR_THRESHOLD_OF_NC2_TH3_C		0x4E58
#define SNR_THRESHOLD_OF_NC2_TH3_C_M		0x3FF00000
#define SCALING_VAL_OF_NC1_VAL0_C		0x4E5C
#define SCALING_VAL_OF_NC1_VAL0_C_M		0x1FF
#define SCALING_VAL_OF_NCL_VAL1_C		0x4E5C
#define SCALING_VAL_OF_NCL_VAL1_C_M		0x3FE00
#define SCALING_VAL_OF_NCL_VAL2_C		0x4E5C
#define SCALING_VAL_OF_NCL_VAL2_C_M		0x7FC0000
#define SCALING_FCTR_OF_NC1_NR3_C		0x4E5C
#define SCALING_FCTR_OF_NC1_NR3_C_M		0xF8000000
#define SCALING_VAL_OF_NC1_VAL3_C		0x4E60
#define SCALING_VAL_OF_NC1_VAL3_C_M		0x1FF
#define SCALING_VAL_OF_NCL_VAL4_C		0x4E60
#define SCALING_VAL_OF_NCL_VAL4_C_M		0x3FE00
#define SCALING_VAL_OFNC2_VAL0_C		0x4E60
#define SCALING_VAL_OFNC2_VAL0_C_M		0x7FC0000
#define SCALING_FCTR_OF_NCL_NR4_C		0x4E60
#define SCALING_FCTR_OF_NCL_NR4_C_M		0xF8000000
#define SCALING_VAL_OF_NC2_VAL1_C		0x4E64
#define SCALING_VAL_OF_NC2_VAL1_C_M		0x1FF
#define SCALING_VAL_OF_NC2_VAL2_C		0x4E64
#define SCALING_VAL_OF_NC2_VAL2_C_M		0x3FE00
#define SCALING_VAL_OF_NC2_VAL3_C		0x4E64
#define SCALING_VAL_OF_NC2_VAL3_C_M		0x7FC0000
#define SCALING_FCTR_OF_NCL_NR567_C		0x4E64
#define SCALING_FCTR_OF_NCL_NR567_C_M		0xF8000000
#define SCALING_VAL_OF_NC2_VAL4_C		0x4E68
#define SCALING_VAL_OF_NC2_VAL4_C_M		0x1FF
#define SCALING_FCTR_OF_NCL_NR8_C		0x4E68
#define SCALING_FCTR_OF_NCL_NR8_C_M		0x3E00
#define SCALING_FCTR_OF_NC2_NR3_C		0x4E68
#define SCALING_FCTR_OF_NC2_NR3_C_M		0x7C000
#define SCALING_FCTR_OF_NC2_NR4_C		0x4E68
#define SCALING_FCTR_OF_NC2_NR4_C_M		0xF80000
#define SCALING_FCTR_OF_NC2_NR567_C		0x4E68
#define SCALING_FCTR_OF_NC2_NR567_C_M		0x1F000000
#define SCALING_FCTR_OF_NC2_NR8_C		0x4E6C
#define SCALING_FCTR_OF_NC2_NR8_C_M		0x1F
#define ANTENNA_WGT_SRC_SEL_C		0x4E70
#define ANTENNA_WGT_SRC_SEL_C_M		0x1
#define LA_RX_MULTIUSR_CHK_UID_C		0x4E74
#define LA_RX_MULTIUSR_CHK_UID_C_M		0xFF
#define PHI_PSI_OF_SOUNDING_P0_C		0x4E78
#define PHI_PSI_OF_SOUNDING_P0_C_M		0xFFFFFFFF
#define PHI_PSI_OF_SOUNDING_P1_C		0x4E7C
#define PHI_PSI_OF_SOUNDING_P1_C_M		0xFFFFFFFF
#define PHI_PSI_OF_SOUNDING_P2_C		0x4E80
#define PHI_PSI_OF_SOUNDING_P2_C_M		0xFFFFFFFF
#define PHI_PSI_OF_SOUNDING_P3_C		0x4E84
#define PHI_PSI_OF_SOUNDING_P3_C_M		0xFFFFFFFF
#define PHI_PSI_OF_SOUNDING_P4_C		0x4E88
#define PHI_PSI_OF_SOUNDING_P4_C_M		0xFFFFFFFF
#define PHI_PSI_OF_SOUNDING_P5_C		0x4E8C
#define PHI_PSI_OF_SOUNDING_P5_C_M		0xFFFFFFFF
#define PHI_PSI_OF_SOUNDING_P6_C		0x4E90
#define PHI_PSI_OF_SOUNDING_P6_C_M		0xFFFF
#define FORCE_PHI_PSI_RESULTS_C		0x4E90
#define FORCE_PHI_PSI_RESULTS_C_M		0x10000
#define SEG0R_GAIN_OFST_DFS_C		0x4E94
#define SEG0R_GAIN_OFST_DFS_C_M		0xFF
#define FORCE_V_MATRIX_00_IM_C		0x4E9C
#define FORCE_V_MATRIX_00_IM_C_M		0xFFFF
#define FORCE_V_MATRIX_00_RE_C		0x4E9C
#define FORCE_V_MATRIX_00_RE_C_M		0xFFFF0000
#define FORCE_V_MATRIX_01_IM_C		0x4EA0
#define FORCE_V_MATRIX_01_IM_C_M		0xFFFF
#define FORCE_V_MATRIX_01_RE_C		0x4EA0
#define FORCE_V_MATRIX_01_RE_C_M		0xFFFF0000
#define FORCE_V_MATRIX_10_IM_C		0x4EA4
#define FORCE_V_MATRIX_10_IM_C_M		0xFFFF
#define FORCE_V_MATRIX_10_RE_C		0x4EA4
#define FORCE_V_MATRIX_10_RE_C_M		0xFFFF0000
#define FORCE_V_MATRIX_11_IM_C		0x4EA8
#define FORCE_V_MATRIX_11_IM_C_M		0xFFFF
#define FORCE_V_MATRIX_11_RE_C		0x4EA8
#define FORCE_V_MATRIX_11_RE_C_M		0xFFFF0000
#define PATH0_R_BACKOFF_WB_GAIN_C		0x4EAC
#define PATH0_R_BACKOFF_WB_GAIN_C_M		0xF
#define LLR_WGT_REF_NOISE_C		0x4EB4
#define LLR_WGT_REF_NOISE_C_M		0x2
#define SCALING_VAL_OF_NR5678_NC1_VAL_C		0x4EB8
#define SCALING_VAL_OF_NR5678_NC1_VAL_C_M		0x1FF
#define SCALING_VAL_OF_NR5678_NC2_VAL_C		0x4EB8
#define SCALING_VAL_OF_NR5678_NC2_VAL_C_M		0x3FE00
#define PDP_AWGN_FLAG_0_C		0x4ECC
#define PDP_AWGN_FLAG_0_C_M		0x1
#define PDP_AWGN_FLAG_1_C		0x4ECC
#define PDP_AWGN_FLAG_1_C_M		0x2
#define PDP_AWGN_FLAG_2_C		0x4ECC
#define PDP_AWGN_FLAG_2_C_M		0x4
#define PDP_AWGN_FLAG_3_C		0x4ECC
#define PDP_AWGN_FLAG_3_C_M		0x8
#define PDP_AWGN_FLAG_4_C		0x4ECC
#define PDP_AWGN_FLAG_4_C_M		0x10
#define PDP_AWGN_FLAG_5_C		0x4ECC
#define PDP_AWGN_FLAG_5_C_M		0x20
#define MANUAL_PDP_AWGN_FLAGLEG_C		0x4ECC
#define MANUAL_PDP_AWGN_FLAGLEG_C_M		0x40
#define MANUAL_PDP_AWGN_FLAG_NON_LEG_C		0x4ECC
#define MANUAL_PDP_AWGN_FLAG_NON_LEG_C_M		0x80
#define MANUAL_PDP_AWGN_FLAG_EN_C		0x4ECC
#define MANUAL_PDP_AWGN_FLAG_EN_C_M		0x100
#define TXBF_V_MATRIX_SMO_HE_MODE_EN_C		0x4ED0
#define TXBF_V_MATRIX_SMO_HE_MODE_EN_C_M		0x1
#define TXBF_V_MATRIX_SMO_HT_MODE_EN_C		0x4ED0
#define TXBF_V_MATRIX_SMO_HT_MODE_EN_C_M		0x2
#define TXBF_V_MATRIX_SMO_VHT_MODE_EN_C		0x4ED0
#define TXBF_V_MATRIX_SMO_VHT_MODE_EN_C_M		0x4
#define HE_FORCE_BF_SMO_EN_C		0x4ED4
#define HE_FORCE_BF_SMO_EN_C_M		0x1
#define HT_FORCE_BF_SMO_EN_C		0x4ED4
#define HT_FORCE_BF_SMO_EN_C_M		0x2
#define VHT_FORCE_BF_SMO_EN_C		0x4ED4
#define VHT_FORCE_BF_SMO_EN_C_M		0x4
#define SEG0R_SIF_PRI_USE_S20_LVL_C		0x4ED8
#define SEG0R_SIF_PRI_USE_S20_LVL_C_M		0x1
#define LPBW_SEL_P2_16QAM_C		0x4EF4
#define LPBW_SEL_P2_16QAM_C_M		0x3E0
#define LPBW_SEL_P2_256QAM_C		0x4EF4
#define LPBW_SEL_P2_256QAM_C_M		0x7C00
#define LPBW_SEL_P2_64QAM_C		0x4EF4
#define LPBW_SEL_P2_64QAM_C_M		0xF8000
#define LPBW_SEL_P2_BPSK_C		0x4EF4
#define LPBW_SEL_P2_BPSK_C_M		0x1F00000
#define LPBW_SEL_P2_QPSK_C		0x4EF4
#define LPBW_SEL_P2_QPSK_C_M		0x3E000000
#define PWDB_DIFF_TH_C		0x4EFC
#define PWDB_DIFF_TH_C_M		0x1F
#define PWDB_DIFF_ALPHA_STEP_C		0x4EFC
#define PWDB_DIFF_ALPHA_STEP_C_M		0x60
#define PWDB_DIFF_TIME_SLOT_C		0x4EFC
#define PWDB_DIFF_TIME_SLOT_C_M		0x180
#define PMAC_SR_HOLD2LOW_TOHIGH_EN_C		0x4EFC
#define PMAC_SR_HOLD2LOW_TOHIGH_EN_C_M		0x200
#define TX_CREST_FCTR_THD0_C		0x4F00
#define TX_CREST_FCTR_THD0_C_M		0x3FF
#define TX_CREST_FCTR_THD1_C		0x4F00
#define TX_CREST_FCTR_THD1_C_M		0xFFC00
#define TX_CREST_FCTR_THD2_C		0x4F00
#define TX_CREST_FCTR_THD2_C_M		0x3FF00000
#define TX_POLAR_CLIPPING_BY_MCS_EN_C		0x4F00
#define TX_POLAR_CLIPPING_BY_MCS_EN_C_M		0x40000000
#define TX_CREST_FCTR_THD3_C		0x4F04
#define TX_CREST_FCTR_THD3_C_M		0x3FF
#define TX_NORMAL_CFG1_C		0x4F04
#define TX_NORMAL_CFG1_C_M		0x7C00
#define TX_NORMAL_CFG2_C		0x4F04
#define TX_NORMAL_CFG2_C_M		0xF8000
#define TX_NORMAL_CFG3_C		0x4F04
#define TX_NORMAL_CFG3_C_M		0x1F00000
#define TX_POLAR_CLIPPINGMCS_LVL0_C		0x4F04
#define TX_POLAR_CLIPPINGMCS_LVL0_C_M		0x1E000000
#define TX_POLAR_CLIPPINGMCS_LVL1_C		0x4F08
#define TX_POLAR_CLIPPINGMCS_LVL1_C_M		0xF
#define TX_POLAR_CLIPPINGMCS_LVL2_C		0x4F08
#define TX_POLAR_CLIPPINGMCS_LVL2_C_M		0xF0
#define MANUAL_CONFIG_FREQ_OFST_C		0x4F0C
#define MANUAL_CONFIG_FREQ_OFST_C_M		0x1
#define ZB_COEX_MODE_C		0x4F0C
#define ZB_COEX_MODE_C_M		0x2
#define TX_HARD_CLIPPING_OFST1_C		0x4F10
#define TX_HARD_CLIPPING_OFST1_C_M		0x1F
#define TX_HARD_CLIPPING_OFST2_C		0x4F10
#define TX_HARD_CLIPPING_OFST2_C_M		0x3E0
#define TX_HARD_CLIPPING_OFST3_C		0x4F10
#define TX_HARD_CLIPPING_OFST3_C_M		0x7C00
#define TX_TD_RESERVED1_C		0x4F10
#define TX_TD_RESERVED1_C_M		0x78000
#define TX_TD_RESERVED2_C		0x4F10
#define TX_TD_RESERVED2_C_M		0x780000
#define TX_HARD_CLIPPING_BITMAP_BMODE_C		0x4F10
#define TX_HARD_CLIPPING_BITMAP_BMODE_C_M		0x1800000
#define TX_HARD_CLIPPING_BITMAP_MCS0_C		0x4F10
#define TX_HARD_CLIPPING_BITMAP_MCS0_C_M		0x6000000
#define TX_HARD_CLIPPING_BITMAP_MCS1_C		0x4F10
#define TX_HARD_CLIPPING_BITMAP_MCS1_C_M		0x18000000
#define TX_HARD_CLIPPING_BITMAP_MCS10_C		0x4F10
#define TX_HARD_CLIPPING_BITMAP_MCS10_C_M		0x60000000
#define TX_HARD_CLIPPING_EN_C		0x4F10
#define TX_HARD_CLIPPING_EN_C_M		0x80000000
#define TX_HARD_CLIPPING_BITMAP_MCS11_C		0x4F14
#define TX_HARD_CLIPPING_BITMAP_MCS11_C_M		0x3
#define TX_HARD_CLIPPING_BITMAP_MCS2_C		0x4F14
#define TX_HARD_CLIPPING_BITMAP_MCS2_C_M		0xC
#define TX_HARD_CLIPPING_BITMAP_MCS3_C		0x4F14
#define TX_HARD_CLIPPING_BITMAP_MCS3_C_M		0x30
#define TX_HARD_CLIPPING_BITMAP_MCS4_C		0x4F14
#define TX_HARD_CLIPPING_BITMAP_MCS4_C_M		0xC0
#define TX_HARD_CLIPPING_BITMAP_MCS5_C		0x4F14
#define TX_HARD_CLIPPING_BITMAP_MCS5_C_M		0x300
#define TX_HARD_CLIPPING_BITMAP_MCS6_C		0x4F14
#define TX_HARD_CLIPPING_BITMAP_MCS6_C_M		0xC00
#define TX_HARD_CLIPPING_BITMAP_MCS7_C		0x4F14
#define TX_HARD_CLIPPING_BITMAP_MCS7_C_M		0x3000
#define TX_HARD_CLIPPING_BITMAP_MCS8_C		0x4F14
#define TX_HARD_CLIPPING_BITMAP_MCS8_C_M		0xC000
#define TX_HARD_CLIPPING_BITMAP_MCS9_C		0x4F14
#define TX_HARD_CLIPPING_BITMAP_MCS9_C_M		0x30000
#define INTF_R_ADJ_INTF_DETECTION_THRESH_C		0x4F18
#define INTF_R_ADJ_INTF_DETECTION_THRESH_C_M		0x3FF
#define INTF_R_SETTLING_DAGC2INTFDET_C		0x4F18
#define INTF_R_SETTLING_DAGC2INTFDET_C_M		0xFC00
#define INTF_R_ADJ_INTF_RATIO_C		0x4F18
#define INTF_R_ADJ_INTF_RATIO_C_M		0x70000
#define INTF_R_ADJ_DEC_SYM_NUM_C		0x4F18
#define INTF_R_ADJ_DEC_SYM_NUM_C_M		0x180000
#define INTF_R_RXMODE_WHEN_ADJ_INTF_DET_C		0x4F18
#define INTF_R_RXMODE_WHEN_ADJ_INTF_DET_C_M		0x600000
#define INTF_R_ADJ_INTF_DETECTION_EN_C		0x4F18
#define INTF_R_ADJ_INTF_DETECTION_EN_C_M		0x800000
#define PREAMBLE_CHECK_TIME_C		0x4F1C
#define PREAMBLE_CHECK_TIME_C_M		0x7F
#define LP_CNT_C		0x4F1C
#define LP_CNT_C_M		0x780
#define LP_HIT_TH_C		0x4F1C
#define LP_HIT_TH_C_M		0x7800
#define SP_CNT_C		0x4F1C
#define SP_CNT_C_M		0x78000
#define SP_HIT_TH_C		0x4F1C
#define SP_HIT_TH_C_M		0x780000
#define B_PREAMBLE_CHECK_EN_C		0x4F1C
#define B_PREAMBLE_CHECK_EN_C_M		0x800000
#define MEAN_GAIN_BIAS_BW20_C		0x4F20
#define MEAN_GAIN_BIAS_BW20_C_M		0xF
#define MEAN_GAIN_BIAS_BW40_C		0x4F20
#define MEAN_GAIN_BIAS_BW40_C_M		0xF0
#define CCK_RPL_OFST_C		0x4F24
#define CCK_RPL_OFST_C_M		0xFF
#define DCNF_CF_DAGC_STARTED_C		0x4F24
#define DCNF_CF_DAGC_STARTED_C_M		0x700
#define DCNF_CF_IDLE_C		0x4F24
#define DCNF_CF_IDLE_C_M		0x3800
#define DCNF_CF_PDHIT2DAGCSTART_C		0x4F24
#define DCNF_CF_PDHIT2DAGCSTART_C_M		0x1C000
#define DCEST_START_SETTLE_OPT_C		0x4F24
#define DCEST_START_SETTLE_OPT_C_M		0x60000
#define TYPE_AFTER_CCA_C		0x4F24
#define TYPE_AFTER_CCA_C_M		0x180000
#define TYPE_BEFORE_CCA_C		0x4F24
#define TYPE_BEFORE_CCA_C_M		0x600000
#define B_RPL_COMP_EN_C		0x4F24
#define B_RPL_COMP_EN_C_M		0x800000
#define B_RPL_IN_SEL_C		0x4F24
#define B_RPL_IN_SEL_C_M		0x1000000
#define DCCOMP_EN_C		0x4F24
#define DCCOMP_EN_C_M		0x2000000
#define DCEST_EN_C		0x4F24
#define DCEST_EN_C_M		0x4000000
#define DCENF_EN_C		0x4F24
#define DCENF_EN_C_M		0x8000000
#define LPF_EN_C		0x4F24
#define LPF_EN_C_M		0x10000000
#define SBD_TT_AVG_RATIO_C		0x4F28
#define SBD_TT_AVG_RATIO_C_M		0x1F
#define DCCL_AGC_HOLD_PRE_SAMPLE_CNT_C		0x4F2C
#define DCCL_AGC_HOLD_PRE_SAMPLE_CNT_C_M		0x1F
#define DCCL_AGC_HOLD_NONL_ALPHA_IDX_C		0x4F2C
#define DCCL_AGC_HOLD_NONL_ALPHA_IDX_C_M		0x1E0
#define RDCCL_AGC_HOLD_POSTPD_ALPHA_IDX_C		0x4F2C
#define RDCCL_AGC_HOLD_POSTPD_ALPHA_IDX_C_M		0x1E00
#define DCCL_AGC_HOLD_PREPD_ALPHA_IDX_C		0x4F2C
#define DCCL_AGC_HOLD_PREPD_ALPHA_IDX_C_M		0x1E000
#define DCCL_FREEZE_ALPHA_IDX_C		0x4F2C
#define DCCL_FREEZE_ALPHA_IDX_C_M		0x1E0000
#define NONL_ALPHA_END_IDX_C		0x4F2C
#define NONL_ALPHA_END_IDX_C_M		0x1E00000
#define NONL_ALPHA_START_IDX_C		0x4F2C
#define NONL_ALPHA_START_IDX_C_M		0x1E000000
#define TIME_CONST_IDX_C		0x4F2C
#define TIME_CONST_IDX_C_M		0xE0000000
#define POSTPD_ALPHA_END_IDX_C		0x4F30
#define POSTPD_ALPHA_END_IDX_C_M		0xF
#define POSTPD_ALPHA_START_IDX_C		0x4F30
#define POSTPD_ALPHA_START_IDX_C_M		0xF0
#define PREPD_ALPHA_END_IDX_C		0x4F30
#define PREPD_ALPHA_END_IDX_C_M		0xF00
#define PREPD_ALPHA_START_IDX_C		0x4F30
#define PREPD_ALPHA_START_IDX_C_M		0xF000
#define RST_ALPHA_END_IDX_C		0x4F30
#define RST_ALPHA_END_IDX_C_M		0xF0000
#define RST_ALPHA_START_IDX_C		0x4F30
#define RST_ALPHA_START_IDX_C_M		0xF00000
#define BT_TRACKING_OFF_EN_C		0x4F30
#define BT_TRACKING_OFF_EN_C_M		0x1000000
#define DCCL_AGC_HOLD_EN_C		0x4F30
#define DCCL_AGC_HOLD_EN_C_M		0x2000000
#define DCCL_BYPASS_EN_C		0x4F30
#define DCCL_BYPASS_EN_C_M		0x4000000
#define DCCL_EN_C		0x4F30
#define DCCL_EN_C_M		0x8000000
#define DCCL_FREEZE_EN_C		0x4F30
#define DCCL_FREEZE_EN_C_M		0x10000000
#define G_CHG_RST_NONL_EN_C		0x4F30
#define G_CHG_RST_NONL_EN_C_M		0x20000000
#define G_CHG_RST_POSTPD_EN_C		0x4F30
#define G_CHG_RST_POSTPD_EN_C_M		0x40000000
#define G_CHG_RST_PREPD_EN_C		0x4F30
#define G_CHG_RST_PREPD_EN_C_M		0x80000000
#define PREPD_AGC_FORCE_HOLD_ZERO_EN_C		0x4F34
#define PREPD_AGC_FORCE_HOLD_ZERO_EN_C_M		0x1
#define RESTART_RST_EN_C		0x4F34
#define RESTART_RST_EN_C_M		0x2
#define RU242_DCCL_FREEZE_EN_C		0x4F34
#define RU242_DCCL_FREEZE_EN_C_M		0x4
#define TIASHRINK_RST_EN_C		0x4F34
#define TIASHRINK_RST_EN_C_M		0x8
#define PATH0_R_A_G_TIA0_C		0x4F38
#define PATH0_R_A_G_TIA0_C_M		0x1FF
#define PATH0_R_A_G_TIAL_C		0x4F38
#define PATH0_R_A_G_TIAL_C_M		0x3FE00
#define PATH0_R_G_G_TIA0_C		0x4F38
#define PATH0_R_G_G_TIA0_C_M		0x7FC0000
#define PATH0_R_LNA_PD_TH_C		0x4F38
#define PATH0_R_LNA_PD_TH_C_M		0x78000000
#define PATH0_R_OOBI_DET_C		0x4F38
#define PATH0_R_OOBI_DET_C_M		0x80000000
#define PATH0_R_G_G_TIAL_C		0x4F3C
#define PATH0_R_G_G_TIAL_C_M		0x1FF
#define PATH0_R_A_PIN_WB_GAIN_IDX_0_C		0x4F3C
#define PATH0_R_A_PIN_WB_GAIN_IDX_0_C_M		0x1FE00
#define PATH0_R_A_PIN_WB_GAIN_IDX_1_C		0x4F3C
#define PATH0_R_A_PIN_WB_GAIN_IDX_1_C_M		0x1FE0000
#define PATH0_R_LGC_DAGC_P_TARGET_C		0x4F3C
#define PATH0_R_LGC_DAGC_P_TARGET_C_M		0x7E000000
#define PATH0_R_BT_RX_GIDX_EN_C		0x4F3C
#define PATH0_R_BT_RX_GIDX_EN_C_M		0x80000000
#define PATH0_R_A_PIN_WB_GAIN_IDX_10_C		0x4F40
#define PATH0_R_A_PIN_WB_GAIN_IDX_10_C_M		0xFF
#define PATH0_R_A_PIN_WB_GAIN_IDX_11_C		0x4F40
#define PATH0_R_A_PIN_WB_GAIN_IDX_11_C_M		0xFF00
#define PATH0_R_A_PIN_WB_GAIN_IDX_12_C		0x4F40
#define PATH0_R_A_PIN_WB_GAIN_IDX_12_C_M		0xFF0000
#define PATH0_R_A_PIN_WB_GAIN_IDX_13_C		0x4F40
#define PATH0_R_A_PIN_WB_GAIN_IDX_13_C_M		0xFF000000
#define PATH0_R_A_PIN_WB_GAIN_IDX_14_C		0x4F44
#define PATH0_R_A_PIN_WB_GAIN_IDX_14_C_M		0xFF
#define PATH0_R_A_PIN_WB_GAIN_IDX_15_C		0x4F44
#define PATH0_R_A_PIN_WB_GAIN_IDX_15_C_M		0xFF00
#define PATH0_R_A_PIN_WB_GAIN_IDX_2_C		0x4F44
#define PATH0_R_A_PIN_WB_GAIN_IDX_2_C_M		0xFF0000
#define PATH0_R_A_PIN_WB_GAIN_IDX_3_C		0x4F44
#define PATH0_R_A_PIN_WB_GAIN_IDX_3_C_M		0xFF000000
#define PATH0_R_A_PIN_WB_GAIN_IDX_4_C		0x4F48
#define PATH0_R_A_PIN_WB_GAIN_IDX_4_C_M		0xFF
#define PATH0_R_A_PIN_WB_GAIN_IDX_5_C		0x4F48
#define PATH0_R_A_PIN_WB_GAIN_IDX_5_C_M		0xFF00
#define PATH0_R_A_PIN_WB_GAIN_IDX_6_C		0x4F48
#define PATH0_R_A_PIN_WB_GAIN_IDX_6_C_M		0xFF0000
#define PATH0_R_A_PIN_WB_GAIN_IDX_7_C		0x4F48
#define PATH0_R_A_PIN_WB_GAIN_IDX_7_C_M		0xFF000000
#define PATH0_R_A_PIN_WB_GAIN_IDX_8_C		0x4F4C
#define PATH0_R_A_PIN_WB_GAIN_IDX_8_C_M		0xFF
#define PATH0_R_A_PIN_WB_GAIN_IDX_9_C		0x4F4C
#define PATH0_R_A_PIN_WB_GAIN_IDX_9_C_M		0xFF00
#define PATH0_R_G_PIN_WB_GAIN_IDX_0_C		0x4F4C
#define PATH0_R_G_PIN_WB_GAIN_IDX_0_C_M		0xFF0000
#define PATH0_R_GPIN_WB_GAIN_IDX_1_C		0x4F4C
#define PATH0_R_GPIN_WB_GAIN_IDX_1_C_M		0xFF000000
#define PATH0_R_G_PIN_WB_GAIN_IDX_10_C		0x4F50
#define PATH0_R_G_PIN_WB_GAIN_IDX_10_C_M		0xFF
#define PATH0_R_G_PIN_WB_GAIN_IDX_11_C		0x4F50
#define PATH0_R_G_PIN_WB_GAIN_IDX_11_C_M		0xFF00
#define PATH0_R_G_PIN_WB_GAIN_IDX_12_C		0x4F50
#define PATH0_R_G_PIN_WB_GAIN_IDX_12_C_M		0xFF0000
#define PATH0_R_G_PIN_WB_GAIN_IDX_13_C		0x4F50
#define PATH0_R_G_PIN_WB_GAIN_IDX_13_C_M		0xFF000000
#define PATH0_R_G_PIN_WB_GAIN_IDX_14_C		0x4F54
#define PATH0_R_G_PIN_WB_GAIN_IDX_14_C_M		0xFF
#define PATH0_R_G_PIN_WB_GAIN_IDX_15_C		0x4F54
#define PATH0_R_G_PIN_WB_GAIN_IDX_15_C_M		0xFF00
#define PATH0_R_G_PIN_WB_GAIN_IDX_2_C		0x4F54
#define PATH0_R_G_PIN_WB_GAIN_IDX_2_C_M		0xFF0000
#define PATH0_R_G_PIN_WB_GAIN_IDX_3_C		0x4F54
#define PATH0_R_G_PIN_WB_GAIN_IDX_3_C_M		0xFF000000
#define PATH0_R_G_PIN_WB_GAIN_IDX_4_C		0x4F58
#define PATH0_R_G_PIN_WB_GAIN_IDX_4_C_M		0xFF
#define PATH0_R_G_PIN_WB_GAIN_IDX_5_C		0x4F58
#define PATH0_R_G_PIN_WB_GAIN_IDX_5_C_M		0xFF00
#define PATH0_R_G_PIN_WB_GAIN_IDX_6_C		0x4F58
#define PATH0_R_G_PIN_WB_GAIN_IDX_6_C_M		0xFF0000
#define PATH0_R_G_PIN_WB_GAIN_IDX_7_C		0x4F58
#define PATH0_R_G_PIN_WB_GAIN_IDX_7_C_M		0xFF000000
#define PATH0_R_G_PIN_WB_GAIN_IDX_8_C		0x4F5C
#define PATH0_R_G_PIN_WB_GAIN_IDX_8_C_M		0xFF
#define PATH0_R_G_PIN_WB_GAIN_IDX_9_C		0x4F5C
#define PATH0_R_G_PIN_WB_GAIN_IDX_9_C_M		0xFF00
#define PATH0_R_BT_LNA_IDXO_A_PIN_TIA_GAIN_IDX_1_C		0x4F5C
#define PATH0_R_BT_LNA_IDXO_A_PIN_TIA_GAIN_IDX_1_C_M		0xFF0000
#define PATH0_R_BT_LNA_IDXO_G_PIN_TIA_GAIN_IDX_1_C		0x4F5C
#define PATH0_R_BT_LNA_IDXO_G_PIN_TIA_GAIN_IDX_1_C_M		0xFF000000
#define PATH0_R_BT_LNA_IDX1_A_PIN_TIA_GAIN_IDX_1_C		0x4F60
#define PATH0_R_BT_LNA_IDX1_A_PIN_TIA_GAIN_IDX_1_C_M		0xFF
#define PATH0_R_BT_LNA_IDX1_G_PIN_TIA_GAIN_IDX_1_C		0x4F60
#define PATH0_R_BT_LNA_IDX1_G_PIN_TIA_GAIN_IDX_1_C_M		0xFF00
#define PATH0_R_BT_LNA_IDX2_A_PIN_TIA_GAIN_IDX_1_C		0x4F60
#define PATH0_R_BT_LNA_IDX2_A_PIN_TIA_GAIN_IDX_1_C_M		0xFF0000
#define PATH0_R_BT_LNA_IDX2_G_PIN_TIA_GAIN_IDX_1_C		0x4F60
#define PATH0_R_BT_LNA_IDX2_G_PIN_TIA_GAIN_IDX_1_C_M		0xFF000000
#define PATH0_R_BT_LNA_IDX3_A_PIN_TIA_GAIN_IDX_1_C		0x4F64
#define PATH0_R_BT_LNA_IDX3_A_PIN_TIA_GAIN_IDX_1_C_M		0xFF
#define PATH0_R_BT_LNA_IDX3_G_PIN_TIA_GAIN_IDX_1_C		0x4F64
#define PATH0_R_BT_LNA_IDX3_G_PIN_TIA_GAIN_IDX_1_C_M		0xFF00
#define PATH0_R_NLGC_DAGC_P_TARGET_C		0x4F64
#define PATH0_R_NLGC_DAGC_P_TARGET_C_M		0x3F0000
#define PATH0_R_LNA_PD_FLAG_RATIO_C		0x4F64
#define PATH0_R_LNA_PD_FLAG_RATIO_C_M		0x3C00000
#define PATH0_R_TIA_PD_TH_C		0x4F64
#define PATH0_R_TIA_PD_TH_C_M		0x3C000000
#define PATH0_R_PIN_LNA_IB_GS_OFS_SAT_MG_C		0x4F64
#define PATH0_R_PIN_LNA_IB_GS_OFS_SAT_MG_C_M		0xC0000000
#define PATH0_R_TIA_PD_FLAG_RATIO_C		0x4F68
#define PATH0_R_TIA_PD_FLAG_RATIO_C_M		0xF
#define PATH0_R_LGC_DAGC_START_COUNT_C		0x4F68
#define PATH0_R_LGC_DAGC_START_COUNT_C_M		0xF0
#define PATH0_R_NLGC_DAGC_START_COUNT_C		0x4F68
#define PATH0_R_NLGC_DAGC_START_COUNT_C_M		0xF00
#define PATH0_R_PIN_LNA_IB_GS_OFS_IBADC_C		0x4F68
#define PATH0_R_PIN_LNA_IB_GS_OFS_IBADC_C_M		0x7000
#define PATH0_R_PIN_LNA_IB_GS_OFS_LNA_PD_C		0x4F68
#define PATH0_R_PIN_LNA_IB_GS_OFS_LNA_PD_C_M		0x38000
#define PATH0_R_PIN_LNA_IB_GS_OFS_TIA_PD_C		0x4F68
#define PATH0_R_PIN_LNA_IB_GS_OFS_TIA_PD_C_M		0x1C0000
#define PATH0_R_PIN_LNA_OB_GS_OFS_ACI_C		0x4F68
#define PATH0_R_PIN_LNA_OB_GS_OFS_ACI_C_M		0xE00000
#define PATH0_R_PIN_LNA_OB_GS_OFS_LNA_PD_C		0x4F68
#define PATH0_R_PIN_LNA_OB_GS_OFS_LNA_PD_C_M		0x7000000
#define PATH0_R_PIN_LNA_OB_GS_OFS_TIA_PD_C		0x4F68
#define PATH0_R_PIN_LNA_OB_GS_OFS_TIA_PD_C_M		0x38000000
#define PATH0_R_INPUT_SOURCE_SEL_C		0x4F68
#define PATH0_R_INPUT_SOURCE_SEL_C_M		0xC0000000
#define PATH0_R_IBADC_CLIP_LOW_RATIO_C		0x4F6C
#define PATH0_R_IBADC_CLIP_LOW_RATIO_C_M		0x7
#define PATH0_R_BYPASS_GAIN_JUMP_FLAG_C		0x4F6C
#define PATH0_R_BYPASS_GAIN_JUMP_FLAG_C_M		0x8
#define PATH0_R_FORCE_OOBI_EN_C		0x4F6C
#define PATH0_R_FORCE_OOBI_EN_C_M		0x10
#define PATH0_R_GAIN_JUMP_FLAG_INIT_C		0x4F6C
#define PATH0_R_GAIN_JUMP_FLAG_INIT_C_M		0x20
#define PATH0_R_IB_PIN_GUESS_METHOD_C		0x4F6C
#define PATH0_R_IB_PIN_GUESS_METHOD_C_M		0x40
#define PATH0_R_LIN_EXT_CHECK_GAIN_JUMP_C		0x4F6C
#define PATH0_R_LIN_EXT_CHECK_GAIN_JUMP_C_M		0x80
#define PATH0_R_NRBW_FLAG_CHECK_EN_C		0x4F6C
#define PATH0_R_NRBW_FLAG_CHECK_EN_C_M		0x100
#define PATH0_R_OB_PIN_GUESS_METHOD_C		0x4F6C
#define PATH0_R_OB_PIN_GUESS_METHOD_C_M		0x200
#define PATH0_R_PD_BYPASS_EN_C		0x4F6C
#define PATH0_R_PD_BYPASS_EN_C_M		0x400
#define PATH0_R_PIN_GUESS_BY_ACI_EN_C		0x4F6C
#define PATH0_R_PIN_GUESS_BY_ACI_EN_C_M		0x800
#define PATH0_R_SAT_MG_MODE_EN_C		0x4F6C
#define PATH0_R_SAT_MG_MODE_EN_C_M		0x1000
#define PATH0_R_TIA_SHRINK_FIRST_STEP_EN_C		0x4F6C
#define PATH0_R_TIA_SHRINK_FIRST_STEP_EN_C_M		0x2000
#define PATH0_R_AGC_RESTART_TH_OFST_EN_C		0x4F6C
#define PATH0_R_AGC_RESTART_TH_OFST_EN_C_M		0x4000
#define PATHA_RF40_BB20_ZB_COEXIST_C		0x4F98
#define PATHA_RF40_BB20_ZB_COEXIST_C_M		0x1
#define BW_IND_CR_SWITCH_BY_PIN_EN_C		0x4F9C
#define BW_IND_CR_SWITCH_BY_PIN_EN_C_M		0x1
#define SEG0R_ACI_BLOCK_TH_C		0x4FA0
#define SEG0R_ACI_BLOCK_TH_C_M		0x1F
#define SEG0R_DFS_ACI_DIFF_OFST_BW20_C		0x4FA0
#define SEG0R_DFS_ACI_DIFF_OFST_BW20_C_M		0x1E0
#define SEG0R_ACI_BLOCK_DFS_EN_C		0x4FA0
#define SEG0R_ACI_BLOCK_DFS_EN_C_M		0x20000
#define ZB_TX_BACKOFF_C		0x4FC0
#define ZB_TX_BACKOFF_C_M		0x1F
#define ZB_TX_SCALE_C		0x4FC0
#define ZB_TX_SCALE_C_M		0xFE0
#define ZB_TXSC_C		0x4FC4
#define ZB_TXSC_C_M		0xF
#define ZB_TXFIR_EN_C		0x4FC8
#define ZB_TXFIR_EN_C_M		0x1
#define PATH0_R_TOTAL_STEP_LIM_ZB_C		0x4FCC
#define PATH0_R_TOTAL_STEP_LIM_ZB_C_M		0x7
#define PATH0_R_LINEAR_STEP_LIM_ZB_C		0x4FCC
#define PATH0_R_LINEAR_STEP_LIM_ZB_C_M		0x18
#define PATH0_R_POST_PD_STEP_LIM_ZB_C		0x4FCC
#define PATH0_R_POST_PD_STEP_LIM_ZB_C_M		0x60
#define PATH0_R_POST_PD_STEP_MIN_ZB_C		0x4FCC
#define PATH0_R_POST_PD_STEP_MIN_ZB_C_M		0x180
#define PATH0_R_SE_TIME_ZB_C		0x4FCC
#define PATH0_R_SE_TIME_ZB_C_M		0x200
#define PATH0_R_DCCL_ALPHA_ZB_EN_C		0x4FCC
#define PATH0_R_DCCL_ALPHA_ZB_EN_C_M		0x400
#define PATH0_R_RSSI_SOURCE_BEACON_C		0x4FCC
#define PATH0_R_RSSI_SOURCE_BEACON_C_M		0x800
#define PATH0_R_ZB_AF_CCA_FORCE_NRBW_C		0x4FCC
#define PATH0_R_ZB_AF_CCA_FORCE_NRBW_C_M		0x1000
#define PATH0_R_ZB_ACI_IGNORE_C		0x4FCC
#define PATH0_R_ZB_ACI_IGNORE_C_M		0x2000
#define PATH0_R_BACKOFF_ZB_C		0x4FCC
#define PATH0_R_BACKOFF_ZB_C_M		0xFC000
#define PATH0_R_DCCL_ALPHA_ZB_C		0x4FCC
#define PATH0_R_DCCL_ALPHA_ZB_C_M		0xF00000
#define ZB_RXINTF_ABS_OUT_TH_C		0x4FD0
#define ZB_RXINTF_ABS_OUT_TH_C_M		0x3
#define ZB_RXINTF_ABS_VS_TH_C		0x4FD0
#define ZB_RXINTF_ABS_VS_TH_C_M		0xC
#define ZB_RXINTF_ANGLE_FCTR_C		0x4FD0
#define ZB_RXINTF_ANGLE_FCTR_C_M		0x30
#define ZB_RXINTF_ANGLE_VS_TH_L_C		0x4FD0
#define ZB_RXINTF_ANGLE_VS_TH_L_C_M		0xC0
#define ZB_RXINTF_ANGLE_VS_TH_R_C		0x4FD0
#define ZB_RXINTF_ANGLE_VS_TH_R_C_M		0x300
#define ZB_RXINTF_ABS_FCTR_C		0x4FD0
#define ZB_RXINTF_ABS_FCTR_C_M		0x400
#define ZB_RXINTF_DET_EN_C		0x4FD0
#define ZB_RXINTF_DET_EN_C_M		0x800
#define ZB_RXSIG_DET_EN_C		0x4FD0
#define ZB_RXSIG_DET_EN_C_M		0x1000
#define DC_TH_HIGH_C		0x4FD4
#define DC_TH_HIGH_C_M		0x3F
#define DC_TH_LOW_C		0x4FD4
#define DC_TH_LOW_C_M		0xFC0
#define PD_HIT_TH_C		0x4FD4
#define PD_HIT_TH_C_M		0x3F000
#define PW_DIFF_TH_HIGH_C		0x4FD4
#define PW_DIFF_TH_HIGH_C_M		0x7C0000
#define PW_DIFF_TH_LOW_C		0x4FD4
#define PW_DIFF_TH_LOW_C_M		0xF800000
#define RSSI_UNDER_TH_C		0x4FD4
#define RSSI_UNDER_TH_C_M		0xF0000000
#define DIN_SHIFT_OPT_C		0x4FD8
#define DIN_SHIFT_OPT_C_M		0x3
#define EST_WITH_FFT_C		0x4FDC
#define EST_WITH_FFT_C_M		0x1
#define ZB_DAGC_TARGET_LVL_C		0x4FE0
#define ZB_DAGC_TARGET_LVL_C_M		0x1F
#define ZB_RFGC_DELAY_C		0x4FE4
#define ZB_RFGC_DELAY_C_M		0xF
#define ZB_SFD_SEARCH_TIME_C		0x4FE4
#define ZB_SFD_SEARCH_TIME_C_M		0xFF0
#define ZB_CCA_C		0x4FE4
#define ZB_CCA_C_M		0x1000
#define ZB_POP_DETECTED_C		0x4FE4
#define ZB_POP_DETECTED_C_M		0x2000
#define ZB_RXDFIR0_EN_C		0x4FE8
#define ZB_RXDFIR0_EN_C_M		0x1
#define ZB_RXDFIRL_EN_C		0x4FEC
#define ZB_RXDFIRL_EN_C_M		0x1
#define ZB_RXDFIR2_EN_C		0x4FF0
#define ZB_RXDFIR2_EN_C_M		0x1
#define ZB_RXSC_C		0x4FF4
#define ZB_RXSC_C_M		0xF
#define PATH0_R_AFE_DATA_MASK_EN_EXT_C		0x5038
#define PATH0_R_AFE_DATA_MASK_EN_EXT_C_M		0xFFFFFFFF
#define PATH0_R_AFE_DATA_MASK_TH_SEL_EXT_C		0x503C
#define PATH0_R_AFE_DATA_MASK_TH_SEL_EXT_C_M		0xFFFFFFFF
#define PATH0_R_LNA_PD_LOCATION_C		0x5040
#define PATH0_R_LNA_PD_LOCATION_C_M		0x3
#define PATH0_R_TIA_PD_LOCATION_C		0x5040
#define PATH0_R_TIA_PD_LOCATION_C_M		0xC
#define PATH0_R_LNA_PD_INVERSE_C		0x5040
#define PATH0_R_LNA_PD_INVERSE_C_M		0x10
#define PATH0_R_TIA_PD_INVERSE_C		0x5040
#define PATH0_R_TIA_PD_INVERSE_C_M		0x20
#define PATH0_R_LNA_PD_FORCE_EN_C		0x5040
#define PATH0_R_LNA_PD_FORCE_EN_C_M		0x40
#define PATH0_R_TIA_PD_FORCE_EN_C		0x5040
#define PATH0_R_TIA_PD_FORCE_EN_C_M		0x80
#define PATH0_R_LNA_PD_FORCE_VAL_C		0x5040
#define PATH0_R_LNA_PD_FORCE_VAL_C_M		0x100
#define PATH0_R_TIA_PD_FORCE_VAL_C		0x5040
#define PATH0_R_TIA_PD_FORCE_VAL_C_M		0x200
#define PATH0_R_AGC_ZB_CCA_DIS_C		0x5040
#define PATH0_R_AGC_ZB_CCA_DIS_C_M		0x400
#define PATH0_R_AGC_DONT_RST_AT_CCANEG_MASK_EN_C		0x5040
#define PATH0_R_AGC_DONT_RST_AT_CCANEG_MASK_EN_C_M		0x800
#define PATH0_R_AGC_ZB_CCA_RST_EN_C		0x5040
#define PATH0_R_AGC_ZB_CCA_RST_EN_C_M		0x1000
#define PATH0_R_AGC_ZB_CCA_FORCE_TO_0_C		0x5040
#define PATH0_R_AGC_ZB_CCA_FORCE_TO_0_C_M		0x2000
#define PATH0_R_AGC_ZB_BRK_TO_TOP_DIS_C		0x5040
#define PATH0_R_AGC_ZB_BRK_TO_TOP_DIS_C_M		0x4000
#define PATH0_R_AGC_ZB_BRK_TO_ZB_DIS_C		0x5040
#define PATH0_R_AGC_ZB_BRK_TO_ZB_DIS_C_M		0x8000
#define PATH0_R_AGC_SEL_C		0x5040
#define PATH0_R_AGC_SEL_C_M		0x10000
#define PATH0_R_TSSI_CURVE_P0_C		0x5600
#define PATH0_R_TSSI_CURVE_P0_C_M		0x3F
#define PATH0_R_TSSI_CURVE_P1_C		0x5600
#define PATH0_R_TSSI_CURVE_P1_C_M		0x3F00
#define PATH0_R_TSSI_CURVE_P2_C		0x5600
#define PATH0_R_TSSI_CURVE_P2_C_M		0x3F0000
#define PATH0_R_TSSI_CURVE_P3_C		0x5600
#define PATH0_R_TSSI_CURVE_P3_C_M		0x3F000000
#define PATH0_R_TSSI_CURVE_P4_C		0x5604
#define PATH0_R_TSSI_CURVE_P4_C_M		0x3F
#define PATH0_R_TSSI_CURVE_P5_C		0x5604
#define PATH0_R_TSSI_CURVE_P5_C_M		0x3F00
#define PATH0_R_TSSI_CURVE_P6_C		0x5604
#define PATH0_R_TSSI_CURVE_P6_C_M		0x3F0000
#define PATH0_R_TSSI_CURVE_EN_C		0x5604
#define PATH0_R_TSSI_CURVE_EN_C_M		0x80000000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_GO_C		0x5608
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_GO_C_M		0x1FF
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G1_C		0x5608
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G1_C_M		0x3FE00
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G2_C		0x5608
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G2_C_M		0x7FC0000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G3_C		0x560C
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G3_C_M		0x1FF
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G4_C		0x560C
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G4_C_M		0x3FE00
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G5_C		0x560C
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G5_C_M		0x7FC0000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G6_C		0x5610
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G6_C_M		0x1FF
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G7_C		0x5610
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_G7_C_M		0x3FE00
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_GO_C		0x5610
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_GO_C_M		0x7FC0000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G1_C		0x5614
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G1_C_M		0x1FF
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G2_C		0x5614
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G2_C_M		0x3FE00
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G3_C		0x5614
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G3_C_M		0x7FC0000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G4_C		0x5618
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G4_C_M		0x1FF
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G5_C		0x5618
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G5_C_M		0x3FE00
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G6_C		0x5618
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G6_C_M		0x7FC0000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G7_C		0x561C
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_G7_C_M		0x1FF
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_GO_C		0x561C
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_GO_C_M		0xFF0000
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G1_C		0x561C
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G1_C_M		0xFF000000
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G2_C		0x5620
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G2_C_M		0xFF
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G3_C		0x5620
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G3_C_M		0xFF00
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G4_C		0x5620
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G4_C_M		0xFF0000
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G5_C		0x5620
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G5_C_M		0xFF000000
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G6_C		0x5624
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G6_C_M		0xFF
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G7_C		0x5624
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_OFDM_G7_C_M		0xFF00
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_GO_C		0x5624
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_GO_C_M		0xFF0000
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G1_C		0x5624
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G1_C_M		0xFF000000
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G2_C		0x5628
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G2_C_M		0xFF
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G3_C		0x5628
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G3_C_M		0xFF00
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G4_C		0x5628
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G4_C_M		0xFF0000
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G5_C		0x5628
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G5_C_M		0xFF000000
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G6_C		0x562C
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G6_C_M		0xFF
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G7_C		0x562C
#define PATH0_R_TSSI_SLOPE_CAL_GAIN_DIFF_CCK_G7_C_M		0xFF00
#define PATH0_R_TSSI_J_OFDM_GO_C		0x5630
#define PATH0_R_TSSI_J_OFDM_GO_C_M		0x3FF
#define PATH0_R_TSSI_J_OFDM_G1_C		0x5630
#define PATH0_R_TSSI_J_OFDM_G1_C_M		0xFFC00
#define PATH0_R_TSSI_J_OFDM_G2_C		0x5630
#define PATH0_R_TSSI_J_OFDM_G2_C_M		0x3FF00000
#define PATH0_R_TSSI_J_OFDM_G3_C		0x5634
#define PATH0_R_TSSI_J_OFDM_G3_C_M		0x3FF
#define PATH0_R_TSSI_J_OFDM_G4_C		0x5634
#define PATH0_R_TSSI_J_OFDM_G4_C_M		0xFFC00
#define PATH0_R_TSSI_J_OFDM_G5_C		0x5634
#define PATH0_R_TSSI_J_OFDM_G5_C_M		0x3FF00000
#define PATH0_R_TSSI_J_OFDM_G6_C		0x5638
#define PATH0_R_TSSI_J_OFDM_G6_C_M		0x3FF
#define PATH0_R_TSSI_J_OFDM_G7_C		0x5638
#define PATH0_R_TSSI_J_OFDM_G7_C_M		0xFFC00
#define PATH0_R_TSSI_J_CCK_G0_C		0x563C
#define PATH0_R_TSSI_J_CCK_G0_C_M		0x3FF
#define PATH0_R_TSSI_J_CCK_G1_C		0x563C
#define PATH0_R_TSSI_J_CCK_G1_C_M		0xFFC00
#define PATH0_R_TSSI_J_CCK_G2_C		0x563C
#define PATH0_R_TSSI_J_CCK_G2_C_M		0x3FF00000
#define PATH0_R_TSSI_J_CCK_G3_C		0x5640
#define PATH0_R_TSSI_J_CCK_G3_C_M		0x3FF
#define PATH0_R_TSSI_J_CCK_G4_C		0x5640
#define PATH0_R_TSSI_J_CCK_G4_C_M		0xFFC00
#define PATH0_R_TSSI_J_CCK_G5_C		0x5640
#define PATH0_R_TSSI_J_CCK_G5_C_M		0x3FF00000
#define PATH0_R_TSSI_J_CCK_G6_C		0x5644
#define PATH0_R_TSSI_J_CCK_G6_C_M		0x3FF
#define PATH0_R_TSSI_J_CCK_G7_C		0x5644
#define PATH0_R_TSSI_J_CCK_G7_C_M		0xFFC00
#define PATH0_R_TXRFC_RFMODE_FORCE_VAL_C		0x5648
#define PATH0_R_TXRFC_RFMODE_FORCE_VAL_C_M		0xF
#define PATH0_R_TXRFC_RFMODE_FORCE_ON_C		0x5648
#define PATH0_R_TXRFC_RFMODE_FORCE_ON_C_M		0x10
#define PATH0_R_TXRFC_TSSI_OFFSET_FORCE_VAL_C		0x5648
#define PATH0_R_TXRFC_TSSI_OFFSET_FORCE_VAL_C_M		0x3E0
#define PATH0_R_TXRFC_TSSI_OFFSET_FORCE_ON_C		0x5648
#define PATH0_R_TXRFC_TSSI_OFFSET_FORCE_ON_C_M		0x400
#define PATH0_R_TXRFC_TX_CCK_IND_FORCE_VAL_C		0x5648
#define PATH0_R_TXRFC_TX_CCK_IND_FORCE_VAL_C_M		0x800
#define PATH0_R_TXRFC_TX_CCK_IND_FORCE_ON_C		0x5648
#define PATH0_R_TXRFC_TX_CCK_IND_FORCE_ON_C_M		0x1000
#define PATH0_R_TXRFC_TXAGE_RF_FORCE_VAL_C		0x5648
#define PATH0_R_TXRFC_TXAGE_RF_FORCE_VAL_C_M		0x7E000
#define PATH0_R_TXRFC_TXAGC_RF_FORCE_ON_C		0x5648
#define PATH0_R_TXRFC_TXAGC_RF_FORCE_ON_C_M		0x80000
#define PATH0_R_TXRFC_GAIN_TX_BB_FORCE_VAL_C		0x564C
#define PATH0_R_TXRFC_GAIN_TX_BB_FORCE_VAL_C_M		0x1F
#define PATH0_R_TXRFC_GAIN_TX_BB_FORCE_ON_C		0x564C
#define PATH0_R_TXRFC_GAIN_TX_BB_FORCE_ON_C_M		0x20
#define PATH0_R_TXRFC_TX_IQK_SEL_RF_FORCE_VAL_C		0x564C
#define PATH0_R_TXRFC_TX_IQK_SEL_RF_FORCE_VAL_C_M		0xC0
#define PATH0_R_TXRFC_TX_IQK_SEL_RF_FORCE_ON_C		0x564C
#define PATH0_R_TXRFC_TX_IQK_SEL_RF_FORCE_ON_C_M		0x100
#define PATH0_R_TXRFC_TX_POWER_GAIN_RANGE_FORCE_VAL_C		0x564C
#define PATH0_R_TXRFC_TX_POWER_GAIN_RANGE_FORCE_VAL_C_M		0x600
#define PATH0_R_TXRFC_TX_POWER_GAIN_RANGE_FORCE_ON_C		0x564C
#define PATH0_R_TXRFC_TX_POWER_GAIN_RANGE_FORCE_ON_C_M		0x800
#define PATH0_R_TXRFC_TX_TRACK_GAIN_RANGE_FORCE_VAL_C		0x564C
#define PATH0_R_TXRFC_TX_TRACK_GAIN_RANGE_FORCE_VAL_C_M		0xE000
#define PATH0_R_TXRFC_TX_TRACK_GAIN_RANGE_FORCE_ON_C		0x564C
#define PATH0_R_TXRFC_TX_TRACK_GAIN_RANGE_FORCE_ON_C_M		0x10000
#define PATH0_R_TXRFC_TSSI_LCURVE_FORCE_VAL_C		0x564C
#define PATH0_R_TXRFC_TSSI_LCURVE_FORCE_VAL_C_M		0xE0000
#define PATH0_R_TXRFC_TSSI_LCURVE_FORCE_ON_C		0x564C
#define PATH0_R_TXRFC_TSSI_LCURVE_FORCE_ON_C_M		0x100000
#define PATH0_R_TSSI_CURVE_OFST_AT_HE_52_56_X2_C		0x5650
#define PATH0_R_TSSI_CURVE_OFST_AT_HE_52_56_X2_C_M		0x1F
#define PATH0_R_TSSI_CURVE_OFST_AT_HE_52_56_C		0x5650
#define PATH0_R_TSSI_CURVE_OFST_AT_HE_52_56_C_M		0x3E0
#define PATH0_R_TSSI_CURVE_OFST_AT_HE_52_56_2_C		0x5650
#define PATH0_R_TSSI_CURVE_OFST_AT_HE_52_56_2_C_M		0x7C00
#define PATH0_R_TSSI_CURVE_OFST_AT_HE_52_56_4_C		0x5650
#define PATH0_R_TSSI_CURVE_OFST_AT_HE_52_56_4_C_M		0xF8000
#define PATH0_R_TSSI_CURVE_OFST_AT_HE_52_56_8_C		0x5650
#define PATH0_R_TSSI_CURVE_OFST_AT_HE_52_56_8_C_M		0x1F00000
#define PATH0_R_TSSI_DCK_BY_CURVE_EN_C		0x5650
#define PATH0_R_TSSI_DCK_BY_CURVE_EN_C_M		0x80000000
#define PATH0_R_TSSI_DCK_BY_CURVE_0_C		0x5654
#define PATH0_R_TSSI_DCK_BY_CURVE_0_C_M		0xFFF
#define PATH0_R_TSSI_DCK_BY_CURVE_1_C		0x5654
#define PATH0_R_TSSI_DCK_BY_CURVE_1_C_M		0xFFF000
#define PATH0_R_RFC_TMETER_T1_FORCE_VAL_C		0x5654
#define PATH0_R_RFC_TMETER_T1_FORCE_VAL_C_M		0x7F000000
#define PATH0_R_TSSI_DCK_BY_CURVE_2_C		0x5658
#define PATH0_R_TSSI_DCK_BY_CURVE_2_C_M		0xFFF
#define PATH0_R_TSSI_DCK_BY_CURVE_3_C		0x5658
#define PATH0_R_TSSI_DCK_BY_CURVE_3_C_M		0xFFF000
#define PATH0_R_TSSI_DCK_BY_CURVE_4_C		0x565C
#define PATH0_R_TSSI_DCK_BY_CURVE_4_C_M		0xFFF
#define PATH0_R_TSSI_DCK_BY_CURVE_5_C		0x565C
#define PATH0_R_TSSI_DCK_BY_CURVE_5_C_M		0xFFF000
#define PATH0_R_TSSI_DCK_BY_CURVE_6_C		0x5660
#define PATH0_R_TSSI_DCK_BY_CURVE_6_C_M		0xFFF
#define PATH0_R_TSSI_DCK_BY_CURVE_7_C		0x5660
#define PATH0_R_TSSI_DCK_BY_CURVE_7_C_M		0xFFF000
#define PATH0_R_DAC_GAIN_DIFF_COMP_CCK_VAL_C		0x5660
#define PATH0_R_DAC_GAIN_DIFF_COMP_CCK_VAL_C_M		0xFF000000
#define PATH0_R_TSSI_DCK_AT_TSSI_CURVE_EQ_0_C		0x5664
#define PATH0_R_TSSI_DCK_AT_TSSI_CURVE_EQ_0_C_M		0x7
#define PATH0_R_TSSI_DCK_AT_TSSI_CURVE_EQ_1_C		0x5664
#define PATH0_R_TSSI_DCK_AT_TSSI_CURVE_EQ_1_C_M		0x38
#define PATH0_R_TSSI_DCK_AT_TSSI_CURVE_EQ_2_C		0x5664
#define PATH0_R_TSSI_DCK_AT_TSSI_CURVE_EQ_2_C_M		0x1C0
#define PATH0_R_TSSI_DCK_MOVING_AVG_LEN_C		0x5664
#define PATH0_R_TSSI_DCK_MOVING_AVG_LEN_C_M		0x7000
#define PATH0_R_TSSI_DCK_MOVING_AVG_CLR_C		0x5664
#define PATH0_R_TSSI_DCK_MOVING_AVG_CLR_C_M		0x8000
#define PATH0_R_TSSI_DCK_MOVING_AVG_RPT_SEL_C		0x5664
#define PATH0_R_TSSI_DCK_MOVING_AVG_RPT_SEL_C_M		0xF0000
#define PATH0_R_TSSI_DCK_MOVING_AVG_INI_DIS_C		0x5664
#define PATH0_R_TSSI_DCK_MOVING_AVG_INI_DIS_C_M		0x100000
#define PATH0_R_TXRFC_TX_GAPK_SEL_WE_FORCE_VAL_C		0x5664
#define PATH0_R_TXRFC_TX_GAPK_SEL_WE_FORCE_VAL_C_M		0x40000000
#define PATH0_R_TXRFC_TX_GAPK_SEL_WE_FORCE_ON_C		0x5664
#define PATH0_R_TXRFC_TX_GAPK_SEL_WE_FORCE_ON_C_M		0x80000000
#define PATH0_R_TXRFC_EN_PAD_GAPK_FORCE_VAL_C		0x5668
#define PATH0_R_TXRFC_EN_PAD_GAPK_FORCE_VAL_C_M		0x1
#define PATH0_R_TXRFC_EN_PAD_GAPK_FORCE_ON_C		0x5668
#define PATH0_R_TXRFC_EN_PAD_GAPK_FORCE_ON_C_M		0x2
#define PATH0_R_TXRFC_EN_PA_GAPK_FORCE_VAL_C		0x5668
#define PATH0_R_TXRFC_EN_PA_GAPK_FORCE_VAL_C_M		0x4
#define PATH0_R_TXRFC_EN_PA_GAPK_FORCE_ON_C		0x5668
#define PATH0_R_TXRFC_EN_PA_GAPK_FORCE_ON_C_M		0x8
#define PATH0_R_TXRFC_PAD_GAPK_INDEX_FORCE_VAL_C		0x5668
#define PATH0_R_TXRFC_PAD_GAPK_INDEX_FORCE_VAL_C_M		0x7F0
#define PATH0_R_TXRFC_PAD_GAPK_INDEX_FORCE_ON_C		0x5668
#define PATH0_R_TXRFC_PAD_GAPK_INDEX_FORCE_ON_C_M		0x800
#define PATH0_R_TXRFC_PA_GAPK_INDEX_FORCE_VAL_C		0x5668
#define PATH0_R_TXRFC_PA_GAPK_INDEX_FORCE_VAL_C_M		0x3F000
#define PATH0_R_TXRFC_PA_GAPK_INDEX_FORCE_ON_C		0x5668
#define PATH0_R_TXRFC_PA_GAPK_INDEX_FORCE_ON_C_M		0x40000
#define PATH0_R_TXRFC_TX_RATE_BIAS_FORCE_VAL_C		0x5668
#define PATH0_R_TXRFC_TX_RATE_BIAS_FORCE_VAL_C_M		0x180000
#define PATH0_R_TXRFC_TX_RATE_BIAS_FORCE_ON_C		0x5668
#define PATH0_R_TXRFC_TX_RATE_BIAS_FORCE_ON_C_M		0x200000
#define PATH0_R_TXRFC_TX_RU_FORCE_VAL_C		0x5668
#define PATH0_R_TXRFC_TX_RU_FORCE_VAL_C_M		0x400000
#define PATH0_R_TXRFC_TX_RU_FORCE_ON_C		0x5668
#define PATH0_R_TXRFC_TX_RU_FORCE_ON_C_M		0x800000
#define PATH0_R_TXRFC_TX_GAPK_WD_FORCE_VAL_C		0x5668
#define PATH0_R_TXRFC_TX_GAPK_WD_FORCE_VAL_C_M		0x3F000000
#define PATH0_R_TXRFC_TX_GAPK_WD_FORCE_ON_C		0x5668
#define PATH0_R_TXRFC_TX_GAPK_WD_FORCE_ON_C_M		0x40000000
#define PATH0_R_TSSI_TIMEOUT_TIME_C		0x566C
#define PATH0_R_TSSI_TIMEOUT_TIME_C_M		0xFFF
#define PATH0_R_TSSI_TIMEOUT_UNIT_C		0x566C
#define PATH0_R_TSSI_TIMEOUT_UNIT_C_M		0x3000
#define PATH0_R_UPD_CLK_ADC_TX_PATH_C		0x566C
#define PATH0_R_UPD_CLK_ADC_TX_PATH_C_M		0x30000
#define PATH0_R_CFIR_BY_RATE_OFF_FORCE_VAL_C		0x566C
#define PATH0_R_CFIR_BY_RATE_OFF_FORCE_VAL_C_M		0x40000
#define PATH0_R_DPD_BY_RATE_OFF_FORCE_VAL_C		0x566C
#define PATH0_R_DPD_BY_RATE_OFF_FORCE_VAL_C_M		0x80000
#define PATH0_R_DB_TOTAL_SEL_SHAPING_FILTER_DIS_C		0x566C
#define PATH0_R_DB_TOTAL_SEL_SHAPING_FILTER_DIS_C_M		0x100000
#define PATH0_R_SHAPING_FILTER_GAIN_COMP_AT_EN_C		0x566C
#define PATH0_R_SHAPING_FILTER_GAIN_COMP_AT_EN_C_M		0x200000
#define PATH0_R_DPK_DEPNED_ON_SHAPING_FILTER_GAIN_COMP_AT_EN_C		0x566C
#define PATH0_R_DPK_DEPNED_ON_SHAPING_FILTER_GAIN_COMP_AT_EN_C_M		0x400000
#define PATH0_R_THERMAL_OFST_USE_TMETER_BASE_C		0x566C
#define PATH0_R_THERMAL_OFST_USE_TMETER_BASE_C_M		0x800000
#define PATH0_R_IQKK_AFE_FORCE_ON_C		0x5670
#define PATH0_R_IQKK_AFE_FORCE_ON_C_M		0x1
#define PATH0_R_IQKK_RFC_FORCE_ON_C		0x5670
#define PATH0_R_IQKK_RFC_FORCE_ON_C_M		0x2
#define PATH0_R_IQKK_BBTX_CKEN_BOTH_PATH_FORCE_ON_C		0x5670
#define PATH0_R_IQKK_BBTX_CKEN_BOTH_PATH_FORCE_ON_C_M		0x4
#define PATH0_R_IQKK_TD_CLK_GEN_RX_PATH_EN_FORCE_ON_C		0x5670
#define PATH0_R_IQKK_TD_CLK_GEN_RX_PATH_EN_FORCE_ON_C_M		0x8
#define PATH0_R_IQKK_TD_CLK_GEN_TX_PATH_EN_FORCE_ON_C		0x5670
#define PATH0_R_IQKK_TD_CLK_GEN_TX_PATH_EN_FORCE_ON_C_M		0x10
#define PATH0_R_IQKK_CLK_RST_GEN_TOP_TX_PATH_EN_FORCE_ON_C		0x5670
#define PATH0_R_IQKK_CLK_RST_GEN_TOP_TX_PATH_EN_FORCE_ON_C_M		0x20
#define PATH0_R_IQKK_CLK_RST_GEN_TOP_RX_PATH_EN_FORCE_ON_C		0x5670
#define PATH0_R_IQKK_CLK_RST_GEN_TOP_RX_PATH_EN_FORCE_ON_C_M		0x40
#define IQKK_TD_UPD_GEN_FORCE_ON_C		0x5670
#define IQKK_TD_UPD_GEN_FORCE_ON_C_M		0x80
#define PATH0_R_IQKK_TX_IMFIR2_FORCE_ON_C		0x5670
#define PATH0_R_IQKK_TX_IMFIR2_FORCE_ON_C_M		0x100
#define IQKK_CLK_GATING_TD_PATH_FORCE_ON_C		0x5670
#define IQKK_CLK_GATING_TD_PATH_FORCE_ON_C_M		0x200
#define PATH0_R_IQKK_CCA_FORCE_OFF_C		0x5670
#define PATH0_R_IQKK_CCA_FORCE_OFF_C_M		0x400
#define IQKK_ADC_FIFO_PATH_EN_FORCE_ON_C		0x5670
#define IQKK_ADC_FIFO_PATH_EN_FORCE_ON_C_M		0x800
#define RFK_IS_RUNNING_C		0x5670
#define RFK_IS_RUNNING_C_M		0x1000
#define PATH0_R_POST_DPD_GAIN_TX_GAPK_DIS_C		0x5670
#define PATH0_R_POST_DPD_GAIN_TX_GAPK_DIS_C_M		0x2000
#define POST_DPD_TXAGC_BB_DIS_C		0x5670
#define POST_DPD_TXAGC_BB_DIS_C_M		0x4000
#define PATH0_R_CFIR_BY_RATE_OFF_FORCE_ON_C		0x5670
#define PATH0_R_CFIR_BY_RATE_OFF_FORCE_ON_C_M		0x8000
#define PATH0_R_DPD_BY_RATE_OFF_FORCE_ON_C		0x5670
#define PATH0_R_DPD_BY_RATE_OFF_FORCE_ON_C_M		0x10000
#define PATH0_R_UPD_CLK_ADC_FORCE_ON_PATH_C		0x5670
#define PATH0_R_UPD_CLK_ADC_FORCE_ON_PATH_C_M		0x8000000
#define PATH0_R_UPD_CLK_DAC_FORCE_ON_PATH_C		0x5670
#define PATH0_R_UPD_CLK_DAC_FORCE_ON_PATH_C_M		0x10000000
#define PATH0_R_UPD_CLK_ADC_FORCE_VAL_PATH_C		0x5670
#define PATH0_R_UPD_CLK_ADC_FORCE_VAL_PATH_C_M		0x60000000
#define PATH0_R_UPD_CLK_DAC_FORCE_VAL_PATH_C		0x5670
#define PATH0_R_UPD_CLK_DAC_FORCE_VAL_PATH_C_M		0x80000000
#define PATH0_R_SINGLE_TONE_PHYTXEN_C		0x5680
#define PATH0_R_SINGLE_TONE_PHYTXEN_C_M		0x1
#define PATH0_R_SINGLE_TONE_CLR_C		0x5680
#define PATH0_R_SINGLE_TONE_CLR_C_M		0x2
#define PATH0_R_SINGLE_TONE_TRIG_C		0x5680
#define PATH0_R_SINGLE_TONE_TRIG_C_M		0x4
#define PATH0_R_SINGLE_TONE_CONTINOUS_TX_C		0x5680
#define PATH0_R_SINGLE_TONE_CONTINOUS_TX_C_M		0x8
#define PATH0_R_SINGLE_TONE_PKT_NUM_C		0x5680
#define PATH0_R_SINGLE_TONE_PKT_NUM_C_M		0xFFFF0
#define PATH0_R_SINGLE_TONE_RX_IDLE_TIME_C		0x5680
#define PATH0_R_SINGLE_TONE_RX_IDLE_TIME_C_M		0x7F00000
#define PATH0_R_SINGLE_TONE_SIN_C		0x5680
#define PATH0_R_SINGLE_TONE_SIN_C_M		0x8000000
#define PATH0_R_SINGLE_TONE_TX_DLY_C		0x5680
#define PATH0_R_SINGLE_TONE_TX_DLY_C_M		0xF0000000
#define PATH0_R_SINGLE_TONE_NUM_C		0x5684
#define PATH0_R_SINGLE_TONE_NUM_C_M		0x7F
#define PATH0_R_SINGLE_TONE_CLR_PROOF_C		0x5684
#define PATH0_R_SINGLE_TONE_CLR_PROOF_C_M		0x80
#define PATH0_R_SINGLE_TONE_EXTEND_NULL_TX_TIME_C		0x5684
#define PATH0_R_SINGLE_TONE_EXTEND_NULL_TX_TIME_C_M		0x7F0000
#define PATH0_R_SINGLE_TONE_PHASE_INV_C		0x5684
#define PATH0_R_SINGLE_TONE_PHASE_INV_C_M		0x800000
#define PATH0_R_HW_TXPWR_K_DBG_SEL_C		0x5684
#define PATH0_R_HW_TXPWR_K_DBG_SEL_C_M		0x3F000000
#define PATH0_R_DIS_TXAGC_RFC_SRC_FIX_C		0x5684
#define PATH0_R_DIS_TXAGC_RFC_SRC_FIX_C_M		0x40000000
#define PATH0_R_HW_TSSI_SLOPE_K_TRIG_C		0x5688
#define PATH0_R_HW_TSSI_SLOPE_K_TRIG_C_M		0xF
#define PATH0_R_HW_TSSI_SLOPE_K_CLR_C		0x5688
#define PATH0_R_HW_TSSI_SLOPE_K_CLR_C_M		0xF0
#define PATH0_R_TXPWR_SLOPE_K_0_MOD_C		0x5688
#define PATH0_R_TXPWR_SLOPE_K_0_MOD_C_M		0x300
#define PATH0_R_TXPWR_SLOPE_K_1_MOD_C		0x5688
#define PATH0_R_TXPWR_SLOPE_K_1_MOD_C_M		0xC00
#define PATH0_R_TXPWR_SLOPE_K_2_MOD_C		0x5688
#define PATH0_R_TXPWR_SLOPE_K_2_MOD_C_M		0x3000
#define PATH0_R_TXPWR_SLOPE_K_3_MOD_C		0x5688
#define PATH0_R_TXPWR_SLOPE_K_3_MOD_C_M		0xC000
#define PATH0_R_SINGLE_TONE_DIGI_GAIN_C		0x5688
#define PATH0_R_SINGLE_TONE_DIGI_GAIN_C_M		0x3FF0000
#define PATH0_R_HW_TXPWR_K_DAC_PW_SV_EN_C		0x5688
#define PATH0_R_HW_TXPWR_K_DAC_PW_SV_EN_C_M		0x40000000
#define PATH0_R_TXPWR_00_C		0x568C
#define PATH0_R_TXPWR_00_C_M		0xFF
#define PATH0_R_TXPWR_01_C		0x568C
#define PATH0_R_TXPWR_01_C_M		0xFF00
#define PATH0_R_TXPWR_02_C		0x568C
#define PATH0_R_TXPWR_02_C_M		0xFF0000
#define PATH0_R_TXPWR_03_C		0x568C
#define PATH0_R_TXPWR_03_C_M		0xFF000000
#define PATH0_R_TXPWR_10_C		0x5690
#define PATH0_R_TXPWR_10_C_M		0xFF
#define PATH0_R_TXPWR_11_C		0x5690
#define PATH0_R_TXPWR_11_C_M		0xFF00
#define PATH0_R_TXPWR_12_C		0x5690
#define PATH0_R_TXPWR_12_C_M		0xFF0000
#define PATH0_R_TXPWR_13_C		0x5690
#define PATH0_R_TXPWR_13_C_M		0xFF000000
#define PATH0_R_TXPWR_20_C		0x5694
#define PATH0_R_TXPWR_20_C_M		0xFF
#define PATH0_R_TXPWR_21_C		0x5694
#define PATH0_R_TXPWR_21_C_M		0xFF00
#define PATH0_R_TXPWR_22_C		0x5694
#define PATH0_R_TXPWR_22_C_M		0xFF0000
#define PATH0_R_TXPWR_23_C		0x5694
#define PATH0_R_TXPWR_23_C_M		0xFF000000
#define PATH0_R_TXPWR_30_C		0x5698
#define PATH0_R_TXPWR_30_C_M		0xFF
#define PATH0_R_TXPWR_31_C		0x5698
#define PATH0_R_TXPWR_31_C_M		0xFF00
#define PATH0_R_TXPWR_32_C		0x5698
#define PATH0_R_TXPWR_32_C_M		0xFF0000
#define PATH0_R_TXOWR_33_C		0x5698
#define PATH0_R_TXOWR_33_C_M		0xFF000000
#define PATH0_R_TXPWR_DIFF_0_C		0x569C
#define PATH0_R_TXPWR_DIFF_0_C_M		0x7F
#define PATH0_R_TXPWR_DIFF_1_C		0x569C
#define PATH0_R_TXPWR_DIFF_1_C_M		0x7F00
#define PATH0_R_TXPWR_DIFF_2_C		0x569C
#define PATH0_R_TXPWR_DIFF_2_C_M		0x7F0000
#define PATH0_R_TXPWR_DIFF_3_C		0x569C
#define PATH0_R_TXPWR_DIFF_3_C_M		0x7F000000
#define PATH0_R_HW_TSSI_GAP_K_TRIG_C		0x56A0
#define PATH0_R_HW_TSSI_GAP_K_TRIG_C_M		0x7
#define PATH0_R_HW_TSSI_GAP_K_CLR_C		0x56A0
#define PATH0_R_HW_TSSI_GAP_K_CLR_C_M		0x70
#define PATH0_R_TXPWR_GAP_K_0_MOD_C		0x56A0
#define PATH0_R_TXPWR_GAP_K_0_MOD_C_M		0x300
#define PATH0_R_TXPWR_GAP_K_1_MOD_C		0x56A0
#define PATH0_R_TXPWR_GAP_K_1_MOD_C_M		0xC00
#define PATH0_R_TXPWR_GAP_K_2_MOD_C		0x56A0
#define PATH0_R_TXPWR_GAP_K_2_MOD_C_M		0x3000
#define PATH0_R_HW_TSSI_GAPK_GO_C		0x56A0
#define PATH0_R_HW_TSSI_GAPK_GO_C_M		0xC000
#define PATH0_R_HW_TSSI_GAPK_G1_C		0x56A0
#define PATH0_R_HW_TSSI_GAPK_G1_C_M		0x30000
#define PATH0_R_HW_TSSI_GAPK_G2_C		0x56A0
#define PATH0_R_HW_TSSI_GAPK_G2_C_M		0xC0000
#define PATH0_R_HW_TSSI_GAPK_G3_C		0x56A0
#define PATH0_R_HW_TSSI_GAPK_G3_C_M		0x300000
#define PATH0_R_TXPWR_X_00_C		0x56A4
#define PATH0_R_TXPWR_X_00_C_M		0xFF
#define PATH0_R_TXPWR_Y_00_C		0x56A4
#define PATH0_R_TXPWR_Y_00_C_M		0xFF00
#define PATH0_R_TXPWR_X_01_C		0x56A4
#define PATH0_R_TXPWR_X_01_C_M		0xFF0000
#define PATH0_R_TXPWR_Y_01_C		0x56A4
#define PATH0_R_TXPWR_Y_01_C_M		0xFF000000
#define PATH0_R_TXPWR_X_02_C		0x56A8
#define PATH0_R_TXPWR_X_02_C_M		0xFF
#define PATH0_R_TXPWR_Y_02_C		0x56A8
#define PATH0_R_TXPWR_Y_02_C_M		0xFF00
#define PATH0_R_TXPWR_X_03_C		0x56A8
#define PATH0_R_TXPWR_X_03_C_M		0xFF0000
#define PATH0_R_TXPWR_Y_03_C		0x56A8
#define PATH0_R_TXPWR_Y_03_C_M		0xFF000000
#define PATH0_R_TXPWR_X_10_C		0x56AC
#define PATH0_R_TXPWR_X_10_C_M		0xFF
#define PATH0_R_TXPWR_Y_10_C		0x56AC
#define PATH0_R_TXPWR_Y_10_C_M		0xFF00
#define PATH0_R_TXPWR_X_11_C		0x56AC
#define PATH0_R_TXPWR_X_11_C_M		0xFF0000
#define PATH0_R_TXPWR_Y_11_C		0x56AC
#define PATH0_R_TXPWR_Y_11_C_M		0xFF000000
#define PATH0_R_TXPWR_X_12_C		0x56B0
#define PATH0_R_TXPWR_X_12_C_M		0xFF
#define PATH0_R_TXPWR_Y_12_C		0x56B0
#define PATH0_R_TXPWR_Y_12_C_M		0xFF00
#define PATH0_R_TXPWR_X_13_C		0x56B0
#define PATH0_R_TXPWR_X_13_C_M		0xFF0000
#define PATH0_R_TXPWR_Y_13_C		0x56B0
#define PATH0_R_TXPWR_Y_13_C_M		0xFF000000
#define PATH0_R_TXPWR_X_20_C		0x56B4
#define PATH0_R_TXPWR_X_20_C_M		0xFF
#define PATH0_R_TXPWR_Y_20_C		0x56B4
#define PATH0_R_TXPWR_Y_20_C_M		0xFF00
#define PATH0_R_TXPWR_X_21_C		0x56B4
#define PATH0_R_TXPWR_X_21_C_M		0xFF0000
#define PATH0_R_TXPWR_Y_21_C		0x56B4
#define PATH0_R_TXPWR_Y_21_C_M		0xFF000000
#define PATH0_R_TXPWR_X_22_C		0x56B8
#define PATH0_R_TXPWR_X_22_C_M		0xFF
#define PATH0_R_TXPWR_Y_22_C		0x56B8
#define PATH0_R_TXPWR_Y_22_C_M		0xFF00
#define PATH0_R_TXPWR_X_23_C		0x56B8
#define PATH0_R_TXPWR_X_23_C_M		0xFF0000
#define PATH0_R_TXPWR_Y_23_C		0x56B8
#define PATH0_R_TXPWR_Y_23_C_M		0xFF000000
#define PATH0_R_HW_TXPWR_K_TRAINING_PKT_C		0x56BC
#define PATH0_R_HW_TXPWR_K_TRAINING_PKT_C_M		0xFFFF
#define PATH0_R_HW_TSSI_SLOPE_GAP_K_SLOPE_SET_C		0x56BC
#define PATH0_R_HW_TSSI_SLOPE_GAP_K_SLOPE_SET_C_M		0xF0000
#define PATH0_R_HW_TSSI_SLOPE_GAP_K_GAP_SET_C		0x56BC
#define PATH0_R_HW_TSSI_SLOPE_GAP_K_GAP_SET_C_M		0x700000
#define PATH0_R_HW_TXPWR_K_TOP_CLR_C		0x56BC
#define PATH0_R_HW_TXPWR_K_TOP_CLR_C_M		0x800000
#define PATH0_R_HW_TSSI_K_CLR_C		0x56BC
#define PATH0_R_HW_TSSI_K_CLR_C_M		0x1000000
#define PATH0_R_RSTB_HW_TXPWR_K_MAN_ON_C		0x56BC
#define PATH0_R_RSTB_HW_TXPWR_K_MAN_ON_C_M		0x2000000
#define PATH0_R_RSTB_HW_TXPWR_K_MAN_C		0x56BC
#define PATH0_R_RSTB_HW_TXPWR_K_MAN_C_M		0x4000000
#define PATH0_R_HW_DE_OFST_K_BY_ADC_C		0x56BC
#define PATH0_R_HW_DE_OFST_K_BY_ADC_C_M		0x8000000
#define PATH0_R_HW_TXPWR_K_USED_SLOPE_K_C		0x56BC
#define PATH0_R_HW_TXPWR_K_USED_SLOPE_K_C_M		0x10000000
#define PATH0_R_HW_TXPWR_K_USED_DE_OFST_K_C		0x56BC
#define PATH0_R_HW_TXPWR_K_USED_DE_OFST_K_C_M		0x20000000
#define PATH0_R_HW_TXPWR_K_USED_GAP_K_C		0x56BC
#define PATH0_R_HW_TXPWR_K_USED_GAP_K_C_M		0x40000000
#define PATH0_R_HW_TSSI_SLOPE_GAP_K_TRIG_C		0x56BC
#define PATH0_R_HW_TSSI_SLOPE_GAP_K_TRIG_C_M		0x80000000
#define PATH0_R_TSSI_CURVE_0_C		0x56C0
#define PATH0_R_TSSI_CURVE_0_C_M		0x7
#define PATH0_R_TSSI_CURVE_1_C		0x56C0
#define PATH0_R_TSSI_CURVE_1_C_M		0x38
#define PATH0_R_TSSI_CURVE_2_C		0x56C0
#define PATH0_R_TSSI_CURVE_2_C_M		0x1C0
#define PATH0_R_TSSI_CURVE_3_C		0x56C0
#define PATH0_R_TSSI_CURVE_3_C_M		0xE00
#define PATH0_R_IS_TB_MSR_ATHESTF_FORCE_OFF_C		0x56C4
#define PATH0_R_IS_TB_MSR_ATHESTF_FORCE_OFF_C_M		0x1
#define PATH0_R_RFC_PREAMLE_PW_TYPE_TB_ON_C		0x56C4
#define PATH0_R_RFC_PREAMLE_PW_TYPE_TB_ON_C_M		0x2
#define PATH0_R_PW_OFST_SEG0_DB_CCK_OFF_C		0x56C4
#define PATH0_R_PW_OFST_SEG0_DB_CCK_OFF_C_M		0x4
#define PATH0_R_TSSI_DIFF_SEG0_DB_CCK_OFF_C		0x56C4
#define PATH0_R_TSSI_DIFF_SEG0_DB_CCK_OFF_C_M		0x8
#define PATH0_R_PW_OFST_SEG0_DB_FORCE_ON_C		0x56C4
#define PATH0_R_PW_OFST_SEG0_DB_FORCE_ON_C_M		0x10
#define PATH0_R_PW_OFST_SEG0_DB_FORCE_VAL_C		0x56C4
#define PATH0_R_PW_OFST_SEG0_DB_FORCE_VAL_C_M		0x3FE0
#define PATH0_R_PW_OFST_SEG0_DB_OFST_C		0x56C4
#define PATH0_R_PW_OFST_SEG0_DB_OFST_C_M		0x3FC000
#define PATH0_R_TSSI_DIFF_SEG0_DB_CURVE_BIAS_OFST_C		0x56C4
#define PATH0_R_TSSI_DIFF_SEG0_DB_CURVE_BIAS_OFST_C_M		0x3FC00000
#define PATH0_R_BYPASS_TSSI_FAST_MODE_EN_C		0x56C4
#define PATH0_R_BYPASS_TSSI_FAST_MODE_EN_C_M		0x40000000
#define PATH0_R_TSSI_DIFF_SEG0_DB_CURVE_BIAS_EN_C		0x56C4
#define PATH0_R_TSSI_DIFF_SEG0_DB_CURVE_BIAS_EN_C_M		0x80000000
#define PATH0_R_TSSI_DIFF_SEG0_DB_FORCE_ON_C		0x56C8
#define PATH0_R_TSSI_DIFF_SEG0_DB_FORCE_ON_C_M		0x1
#define PATH0_R_TSSI_DIFF_SEG0_DB_FORCE_VAL_C		0x56C8
#define PATH0_R_TSSI_DIFF_SEG0_DB_FORCE_VAL_C_M		0x3FE
#define PATH0_R_TSSI_DIFF_SEG0_DB_OFST_C		0x56C8
#define PATH0_R_TSSI_DIFF_SEG0_DB_OFST_C_M		0x3FC00
#define PATH0_R_DB_TOTAL_BASE_C		0x56C8
#define PATH0_R_DB_TOTAL_BASE_C_M		0x1FFC0000
#define PATH0_R_DAC_GAIN_DIFF_COMP_EN_C		0x56C8
#define PATH0_R_DAC_GAIN_DIFF_COMP_EN_C_M		0x20000000
#define PATH0_R_DAC_GAIN_DIFF_COMP_CCK_EN_C		0x56C8
#define PATH0_R_DAC_GAIN_DIFF_COMP_CCK_EN_C_M		0x40000000
#define PATH0_R_DAC_GAIN_DIFF_COMP_FORCE_RDY_C		0x56C8
#define PATH0_R_DAC_GAIN_DIFF_COMP_FORCE_RDY_C_M		0x80000000
#define PATH0_R_TXPWR_MAX_C		0x56CC
#define PATH0_R_TXPWR_MAX_C_M		0x1FF
#define PATH0_R_TXPWR_MIN_C		0x56CC
#define PATH0_R_TXPWR_MIN_C_M		0x7FC00
#define PATH0_R_TXPWR_FORCE_VAL_C		0x56CC
#define PATH0_R_TXPWR_FORCE_VAL_C_M		0xFF80000
#define PATH0_R_TXPWR_FORCE_ON_C		0x56CC
#define PATH0_R_TXPWR_FORCE_ON_C_M		0x10000000
#define PATH0_R_TSSI_VAL_RPT_SEL_C		0x56CC
#define PATH0_R_TSSI_VAL_RPT_SEL_C_M		0xC0000000
#define PATH0_R_TMETER_RPT_SEL_C		0x56D0
#define PATH0_R_TMETER_RPT_SEL_C_M		0xF
#define PATH0_R_CAL_TSSI_DBG_MORE_SEL_C		0x56D0
#define PATH0_R_CAL_TSSI_DBG_MORE_SEL_C_M		0x3F0
#define PATH0_R_TSSI_AVGR_OVER_128_EN_C		0x56D0
#define PATH0_R_TSSI_AVGR_OVER_128_EN_C_M		0x1000
#define PATH0_R_FORCE_TSSI_SHIFT_IDX_ON_C		00x56D0
#define PATH0_R_FORCE_TSSI_SHIFT_IDX_ON_C_M		0x2000
#define PATH0_R_FORCE_TSSI_SHIFT_IDX_VAL_C		00x56D0
#define PATH0_R_FORCE_TSSI_SHIFT_IDX_VAL_C_M		0x3C000
#define PATH0_R_TSSI_AVGR_OVER_128_NEG_X128_EN_C		0x56D00
#define PATH0_R_TSSI_AVGR_OVER_128_NEG_X128_EN_C_M		0x40000
#define PATH0_R_TSSI_AVG_R_OVER_OPT_C		0x56D0
#define PATH0_R_TSSI_AVG_R_OVER_OPT_C_M		0x180000
#define PATH0_R_HW_TSSI_SLOPE_K_CW_OFST_TRIG_C		0x56D4
#define PATH0_R_HW_TSSI_SLOPE_K_CW_OFST_TRIG_C_M		0x1
#define PATH0_R_TXPWR_REF_C		0x56D4
#define PATH0_R_TXPWR_REF_C_M		0x1FF0
#define PATH0_R_SINGLE_TONE_TX_DBW_USE_TXINFO_C		0x56D8
#define PATH0_R_SINGLE_TONE_TX_DBW_USE_TXINFO_C_M		0x1
#define PATH0_R_SINGLE_TONE_TX_DBW_ORIG_USE_TXINFO_C		0x56D8
#define PATH0_R_SINGLE_TONE_TX_DBW_ORIG_USE_TXINFO_C_M		0x2
#define PATH0_R_SINGLE_TONE_TX_SPEC_IDX_USE_TXINFO_C		0x56D8
#define PATH0_R_SINGLE_TONE_TX_SPEC_IDX_USE_TXINFO_C_M		0x4
#define PATH0_R_SINGLE_TONE_TX_PKT_FORMAT_IDX_USE_TXINFO_C		0x56D8
#define PATH0_R_SINGLE_TONE_TX_PKT_FORMAT_IDX_USE_TXINFO_C_M		0x8
#define PATH0_R_SINGLE_TONE_TX_IF_BANDEDGE_USE_TXINFO_C		0x56D8
#define PATH0_R_SINGLE_TONE_TX_IF_BANDEDGE_USE_TXINFO_C_M		0x10
#define PATH0_R_SINGLE_TONE_TX_BANDEDGE_CFG_USE_TXINFO_C		0x56D8
#define PATH0_R_SINGLE_TONE_TX_BANDEDGE_CFG_USE_TXINFO_C_M		0x20
#define PATH0_R_SINGLE_TONE_TX_TXSC_IDX_USE_TXINFO_C		0x56D8
#define PATH0_R_SINGLE_TONE_TX_TXSC_IDX_USE_TXINFO_C_M		0x40
#define PATH0_R_SINGLE_TONE_TX_CH20_WITH_DATA_SEG_USE_TXINFO_C		0x56D8
#define PATH0_R_SINGLE_TONE_TX_CH20_WITH_DATA_SEG_USE_TXINFO_C_M		0x80
#define PATH0_R_SINGLE_TONE_TX_HE_ER_SU_EN_USE_TXINFO_C		0x56D8
#define PATH0_R_SINGLE_TONE_TX_HE_ER_SU_EN_USE_TXINFO_C_M		0x100
#define PATH0_R_SINGLE_TONE_TX_HE_TB_EN_USE_TXINFO_C		0x56D8
#define PATH0_R_SINGLE_TONE_TX_HE_TB_EN_USE_TXINFO_C_M		0x200
#define PATH0_R_SINGLE_TONE_TX_PW_OFST_SEG0_DB_USE_TXINFO_C		0x56D8
#define PATH0_R_SINGLE_TONE_TX_PW_OFST_SEG0_DB_USE_TXINFO_C_M		0x400
#define PATH0_R_SINGLE_TONE_TX_TSSI_DIFF_SEG0_DB_USE_TXINFO_C		0x56D8
#define PATH0_R_SINGLE_TONE_TX_TSSI_DIFF_SEG0_DB_USE_TXINFO_C_M		0x800
#define PATH0_R_TX_EXTEND_BW_CCK_TH_0_C		0x56DC
#define PATH0_R_TX_EXTEND_BW_CCK_TH_0_C_M		0xF
#define PATH0_R_TX_EXTEND_BW_LEG_TH_0_C		0x56DC
#define PATH0_R_TX_EXTEND_BW_LEG_TH_0_C_M		0xF0
#define PATH0_R_TX_EXTEND_BW_HT_TH_0_C		0x56DC
#define PATH0_R_TX_EXTEND_BW_HT_TH_0_C_M		0xF00
#define PATH0_R_TX_EXTEND_BW_VHT_TH_0_C		0x56DC
#define PATH0_R_TX_EXTEND_BW_VHT_TH_0_C_M		0xF000
#define PATH0_R_TX_EXTEND_BW_HE_TH_0_C		0x56DC
#define PATH0_R_TX_EXTEND_BW_HE_TH_0_C_M		0xF0000
#define PATH0_R_TX_EXTEND_BW_CCK_REG_0_C		0x56DC
#define PATH0_R_TX_EXTEND_BW_CCK_REG_0_C_M		0x100000
#define PATH0_R_TX_EXTEND_BW_CCK_REG_1_C		0x56DC
#define PATH0_R_TX_EXTEND_BW_CCK_REG_1_C_M		0x200000
#define PATH0_R_TX_EXTEND_BW_LEG_REG_0_C		0x56DC
#define PATH0_R_TX_EXTEND_BW_LEG_REG_0_C_M		0x400000
#define PATH0_R_TX_EXTEND_BW_LEG_REG_1_C		0x56DC
#define PATH0_R_TX_EXTEND_BW_LEG_REG_1_C_M		0x800000
#define PATH0_R_TX_EXTEND_BW_HT_REG_0_C		0x56DC
#define PATH0_R_TX_EXTEND_BW_HT_REG_0_C_M		0x1000000
#define PATH0_R_TX_EXTEND_BW_HT_REG_1_C		0x56DC
#define PATH0_R_TX_EXTEND_BW_HT_REG_1_C_M		0x2000000
#define PATH0_R_TX_EXTEND_BW_VHT_REG_0_C		0x56DC
#define PATH0_R_TX_EXTEND_BW_VHT_REG_0_C_M		0x4000000
#define PATH0_R_TX_EXTEND_BW_VHT_REG_1_C		0x56DC
#define PATH0_R_TX_EXTEND_BW_VHT_REG_1_C_M		0x8000000
#define PATH0_R_TX_EXTEND_BW_HE_REG_0_C		0x56DC
#define PATH0_R_TX_EXTEND_BW_HE_REG_0_C_M		0x10000000
#define PATH0_R_TX_EXTEND_BW_HE_REG_1_C		0x56DC
#define PATH0_R_TX_EXTEND_BW_HE_REG_1_C_M		0x20000000
#define PATH0_R_FORCE_TX_EXTEND_BW_ON_C		0x56DC
#define PATH0_R_FORCE_TX_EXTEND_BW_ON_C_M		0x40000000
#define PATH0_R_FORCE_TX_EXTEND_BW_VAL_C		0x56DC
#define PATH0_R_FORCE_TX_EXTEND_BW_VAL_C_M		0x80000000
#define PATH0_R_PROTECT_PA_P_LIM_BACKOFF_INI_C		0x56E0
#define PATH0_R_PROTECT_PA_P_LIM_BACKOFF_INI_C_M		0xFF
#define PATH0_R_PROTECT_PA_P_LIM_INC_STP_C		0x56E0
#define PATH0_R_PROTECT_PA_P_LIM_INC_STP_C_M		0xFF00
#define PATH0_R_PROTECT_PA_P_LIM_DEC_STP_C		0x56E0
#define PATH0_R_PROTECT_PA_P_LIM_DEC_STP_C_M		0xFF0000
#define PATH0_R_GOTHOUGH_PROTECT_PA_C		0x56E0
#define PATH0_R_GOTHOUGH_PROTECT_PA_C_M		0x1000000
#define PATH0_R_CLR_PROTECT_PA_C		0x56E0
#define PATH0_R_CLR_PROTECT_PA_C_M		0x2000000
#define PATH0_R_ERROR_PAPR_GAIN_PA_O_EN_C		0x56E0
#define PATH0_R_ERROR_PAPR_GAIN_PA_O_EN_C_M		0x4000000
#define PATH0_R_ERROR_PAPR_GAIN_PA_1_EN_C		0x56E0
#define PATH0_R_ERROR_PAPR_GAIN_PA_1_EN_C_M		0x8000000
#define PATH0_R_PROTECT_PA_MAN_P_LIM_C		0x56E4
#define PATH0_R_PROTECT_PA_MAN_P_LIM_C_M		0xFFF
#define PATH0_R_PROTECT_PA_MAN_TST_ON_C		0x56E4
#define PATH0_R_PROTECT_PA_MAN_TST_ON_C_M		0x1000
#define PATH0_R_PROTECT_PA_CLR_WITH_TMETER_EN_C		0x56E4
#define PATH0_R_PROTECT_PA_CLR_WITH_TMETER_EN_C_M		0x2000
#define PATH0_R_PROTECT_PA_FREE_ADJ_EN_C		0x56E4
#define PATH0_R_PROTECT_PA_FREE_ADJ_EN_C_M		0x4000
#define PATH0_R_P_LIM_MAX_INI_C		0x56E4
#define PATH0_R_P_LIM_MAX_INI_C_M		0xFFF0000
#define PATH0_R_PROTECT_PA_DBG_SEL_C		0x56E4
#define PATH0_R_PROTECT_PA_DBG_SEL_C_M		0xF0000000
#define PATH0_R_PROTECT_PA_TMETER_DIFF_MAX_C		0x56E8
#define PATH0_R_PROTECT_PA_TMETER_DIFF_MAX_C_M		0xFF
#define PATH0_R_PROTECT_PA_TMETER_DIFF_MIN_C		0x56E8
#define PATH0_R_PROTECT_PA_TMETER_DIFF_MIN_C_M		0xFF00
#define PATH0_R_GAIN_PA_0_C		0x56E8
#define PATH0_R_GAIN_PA_0_C_M		0x1FF0000
#define PATH0_R_GAIN_PA_1_C		0x56EC
#define PATH0_R_GAIN_PA_1_C_M		0x1FF
#define PATH0_R_GAIN_PA_2_C		0x56EC
#define PATH0_R_GAIN_PA_2_C_M		0x3FE00
#define PATH0_R_GAIN_PA_3_C		0x56EC
#define PATH0_R_GAIN_PA_3_C_M		0x7FC0000
#define PATH0_R_AFE_DATA_MASK_EN_C		0x56F0
#define PATH0_R_AFE_DATA_MASK_EN_C_M		0xFFFFFFFF
#define PATH0_R_AFE_DATA_MASK_TH_SEL_C		0x56F4
#define PATH0_R_AFE_DATA_MASK_TH_SEL_C_M		0xFFFFFFFF
#define PATH0_R_AFE_DATA_MASK_TH0_C		0x56F8
#define PATH0_R_AFE_DATA_MASK_TH0_C_M		0xFF
#define PATH0_R_AFE_DATA_MASK_TH1_C		0x56F8
#define PATH0_R_AFE_DATA_MASK_TH1_C_M		0xFF00
#define PATH0_R_AFE_DATA_MASK_TH2_C		0x56F8
#define PATH0_R_AFE_DATA_MASK_TH2_C_M		0xFF0000
#define PATH0_R_AFE_DATA_MASK_TH3_C		0x56F8
#define PATH0_R_AFE_DATA_MASK_TH3_C_M		0xFF000000
#define TXAGC_BB_MAX_C		0x5800
#define TXAGC_BB_MAX_C_M		0xFF
#define TXAGC_BB_MIN_C		0x5800
#define TXAGC_BB_MIN_C_M		0xFF00
#define TXAGC_RF_MAX_C		0x5800
#define TXAGC_RF_MAX_C_M		0x3F0000
#define TXAGC_RF_MIN_C		0x5800
#define TXAGC_RF_MIN_C_M		0xFC00000
#define DPD_OFST_EN_C		0x5800
#define DPD_OFST_EN_C_M		0x10000000
#define TXAGC_BBSWING_EN_C		0x5800
#define TXAGC_BBSWING_EN_C_M		0x20000000
#define DIS_CCK_SWING_TSSI_OFFSET_C		0x5800
#define DIS_CCK_SWING_TSSI_OFFSET_C_M		0x40000000
#define DIS_CCK_SWING_TXAGC_BB_C		0x5800
#define DIS_CCK_SWING_TXAGC_BB_C_M		0x80000000
#define TXAGC_OFDM_REF_DBM_C		0x5804
#define TXAGC_OFDM_REF_DBM_C_M		0x1FF
#define TXAGC_OFDM_REF_CW_C		0x5804
#define TXAGC_OFDM_REF_CW_C_M		0x3FE00
#define TSSI_MAP_OFST_OFDM_C		0x5804
#define TSSI_MAP_OFST_OFDM_C_M		0x7FC0000
#define DPD_OFST_C		0x5804
#define DPD_OFST_C_M		0xF8000000
#define TXAGE_CCK_REF_DBM_C		0x5808
#define TXAGE_CCK_REF_DBM_C_M		0x1FF
#define TXAGC_CCK_REF_CW_C		0x5808
#define TXAGC_CCK_REF_CW_C_M		0x3FE00
#define TSSI_MAP_OFST_CCK_C		0x5808
#define TSSI_MAP_OFST_CCK_C_M		0x7FC0000
#define TSSI_MAP_SLOPE_OFDM_C		0x580C
#define TSSI_MAP_SLOPE_OFDM_C_M		0x7F
#define TSSI_MAP_SLOPE_CCK_C		0x580C
#define TSSI_MAP_SLOPE_CCK_C_M		0x7F00
#define TXPWR_FORCE_RDY_C		0x580C
#define TXPWR_FORCE_RDY_C_M		0x8000
#define TSSI_ADC_DC_OFST_RE_C		0x580C
#define TSSI_ADC_DC_OFST_RE_C_M		0xFFF0000
#define TSSI_PARAM_OFDM_20M_ONLY_C		0x580C
#define TSSI_PARAM_OFDM_20M_ONLY_C_M		0x10000000
#define TSSI_SLOPE_CAL_PARAM_OFDM_20M_ONLY_C		0x580C
#define TSSI_SLOPE_CAL_PARAM_OFDM_20M_ONLY_C_M		0x20000000
#define TSSI_PARAM_CCK_LONG_PPDU_ONLY_C		0x580C
#define TSSI_PARAM_CCK_LONG_PPDU_ONLY_C_M		0x40000000
#define TSSI_SLOPE_CAL_PARAM_CCK_LONG_PPDU_ONLY_C		0x580C
#define TSSI_SLOPE_CAL_PARAM_CCK_LONG_PPDU_ONLY_C_M		0x80000000
#define TXAGC_PSEUDO_CW_C		0x5810
#define TXAGC_PSEUDO_CW_C_M		0x1FF
#define TXAGC_PSEUDO_CW_EN_C		0x5810
#define TXAGC_PSEUDO_CW_EN_C_M		0x200
#define PATH0_R_DIS_TSSI_F_C		0x5810
#define PATH0_R_DIS_TSSI_F_C_M		0x10000
#define PATH0_R_TMETER_TBL_RD_C		0x5810
#define PATH0_R_TMETER_TBL_RD_C_M		0x800000
#define PATH0_R_TSSI_THERMAL_PW_TRK_EN_C		0x5810
#define PATH0_R_TSSI_THERMAL_PW_TRK_EN_C_M		0x1000000
#define PATH0_R_TMETER_TBL_FORCE_WEN_C		0x5810
#define PATH0_R_TMETER_TBL_FORCE_WEN_C_M		0x2000000
#define PATH0_R_TMETER_TBL_FORCE_REN_C		0x5810
#define PATH0_R_TMETER_TBL_FORCE_REN_C_M		0x4000000
#define PATH0_R_TSSI_DONT_RST_AT_BEGIN_OF_PKT_C		0x5810
#define PATH0_R_TSSI_DONT_RST_AT_BEGIN_OF_PKT_C_M		0x8000000
#define PATH0_R_TSSI_DONT_USE_UPD_ADC_C		0x5810
#define PATH0_R_TSSI_DONT_USE_UPD_ADC_C_M		0x10000000
#define PATH0_R_TSSI_BYPASS_TSSI_FORCE_OFF_C		0x5810
#define PATH0_R_TSSI_BYPASS_TSSI_FORCE_OFF_C_M		0x20000000
#define PATH0_R_TSSI_DBG_PORT_EN_C		0x5810
#define PATH0_R_TSSI_DBG_PORT_EN_C_M		0x40000000
#define PATH0_R_TSSI_DONT_BND_ALOGK_TO_POS_C		0x5810
#define PATH0_R_TSSI_DONT_BND_ALOGK_TO_POS_C_M		0x80000000
#define PATH0_R_TSSI_RF_GAP_TBL_RA_C		0x5814
#define PATH0_R_TSSI_RF_GAP_TBL_RA_C_M		0x3F
#define PATH0_R_TSSI_RF_GAP_EN_C		0x5814
#define PATH0_R_TSSI_RF_GAP_EN_C_M		0x40
#define PATH0_R_TSSI_RF_GAP_TBL_FORCE_WEN_C		0x5814
#define PATH0_R_TSSI_RF_GAP_TBL_FORCE_WEN_C_M		0x80
#define PATH0_R_TSSI_RF_GAP_TBL_FORCE_REN_C		0x5814
#define PATH0_R_TSSI_RF_GAP_TBL_FORCE_REN_C_M		0x100
#define PATH0_R_TSSI_RF_GAP_TBL_RD_C		0x5814
#define PATH0_R_TSSI_RF_GAP_TBL_RD_C_M		0x200
#define PATH0_R_TSSI_ADC_PREAMBLE_GATING_FORCE_ON_C		0x5814
#define PATH0_R_TSSI_ADC_PREAMBLE_GATING_FORCE_ON_C_M		0x400
#define PATH0_R_TSSI_BYPASS_TSSI_C_C		0x5814
#define PATH0_R_TSSI_BYPASS_TSSI_C_C_M		0x800
#define PATH0_R_TSSI_DCK_AUTO_BYPASS_UPD_C		0x5814
#define PATH0_R_TSSI_DCK_AUTO_BYPASS_UPD_C_M		0x1000
#define PATH0_R_TSSI_DCK_AUTO_EN_C		0x5814
#define PATH0_R_TSSI_DCK_AUTO_EN_C_M		0x2000
#define PATH0_R_TSSI_DCK_AUTO_START_AT_PHYTXON_C		0x5814
#define PATH0_R_TSSI_DCK_AUTO_START_AT_PHYTXON_C_M		0x4000
#define PATH0_R_TSSI_DCK_AUTO_AVG_POINT_C		0x5814
#define PATH0_R_TSSI_DCK_AUTO_AVG_POINT_C_M		0x38000
#define PATH0_R_TSSI_DCK_AUTO_START_DLY_C		0x5814
#define PATH0_R_TSSI_DCK_AUTO_START_DLY_C_M		0x3C0000
#define PATH0_R_TSSI_ADC_AMPLIFY_C		0x5814
#define PATH0_R_TSSI_ADC_AMPLIFY_C_M		0xC00000
#define PATH0_R_TSSI_PW_TRK_USE_025DB_C		0x5814
#define PATH0_R_TSSI_PW_TRK_USE_025DB_C_M		0x1000000
#define PATH0_R_TSSI_DCK_SEL_C		0x5814
#define PATH0_R_TSSI_DCK_SEL_C_M		0x18000000
#define PATH0_R_TSSI_TXADC_PW_SV_EN_C		0x5814
#define PATH0_R_TSSI_TXADC_PW_SV_EN_C_M		0x20000000
#define PATH0_R_TSSI_RF_GAP_DE_CMB_OPT_C		0x5814
#define PATH0_R_TSSI_RF_GAP_DE_CMB_OPT_C_M		0x40000000
#define PATH0_R_TSSI_RF_GAP_DE_OFST_EN_C		0x5814
#define PATH0_R_TSSI_RF_GAP_DE_OFST_EN_C_M		0x80000000
#define PATH0_R_TXAGC_OFST_C		0x5818
#define PATH0_R_TXAGC_OFST_C_M		0xFF
#define PATH0_R_HE_ER_STF_PW_OFST_C		0x5818
#define PATH0_R_HE_ER_STF_PW_OFST_C_M		0x1FF00
#define PATH0_R_HE_STF_PW_OFST_C		0x5818
#define PATH0_R_HE_STF_PW_OFST_C_M		0x3FE0000
#define PATH0_R_TSSI_OSCILLATION_CNT_CLR_C		0x5818
#define PATH0_R_TSSI_OSCILLATION_CNT_CLR_C_M		0x4000000
#define PATH0_R_TSSI_OFST_BY_RFC_C		0x5818
#define PATH0_R_TSSI_OFST_BY_RFC_C_M		0x8000000
#define PATH0_R_TSSI_PW_TRK_AUTO_EN_C		0x5818
#define PATH0_R_TSSI_PW_TRK_AUTO_EN_C_M		0x10000000
#define PATH0_R_TSSI_PW_TRK_DONT_ACC_PRE_PW_C		0x5818
#define PATH0_R_TSSI_PW_TRK_DONT_ACC_PRE_PW_C_M		0x20000000
#define PATH0_R_TSSI_PW_TRK_MANUAL_UPD_EN_C		0x5818
#define PATH0_R_TSSI_PW_TRK_MANUAL_UPD_EN_C_M		0x40000000
#define PATH0_R_TSSI_PW_TRK_MANUAL_UPD_TRIG_C		0x5818
#define PATH0_R_TSSI_PW_TRK_MANUAL_UPD_TRIG_C_M		0x80000000
#define PATH0_R_TSSI_ADC_AVG_POINT_CCK_C		0x581C
#define PATH0_R_TSSI_ADC_AVG_POINT_CCK_C_M		0x3FF
#define PATH0_R_TSSI_ADC_AVG_POINT_OFDM_C		0x581C
#define PATH0_R_TSSI_ADC_AVG_POINT_OFDM_C_M		0xFFC00
#define PATH0_R_TSSI_SLOPE_CAL_EN_C		0x581C
#define PATH0_R_TSSI_SLOPE_CAL_EN_C_M		0x100000
#define PATH0_R_TSSI_ADC_SAMPLING_SHIFT_OFDM_C		0x581C
#define PATH0_R_TSSI_ADC_SAMPLING_SHIFT_OFDM_C_M		0x1E00000
#define PATH0_R_TSSI_ADC_SAMPLING_SHIFT_CCK_C		0x581C
#define PATH0_R_TSSI_ADC_SAMPLING_SHIFT_CCK_C_M		0x1E000000
#define PATH0_R_TSSI_ADC_NON_SQUARE_EN_C		0x581C
#define PATH0_R_TSSI_ADC_NON_SQUARE_EN_C_M		0x20000000
#define PATH0_R_TSSI_PSEUDO_TRK_MOD_EN_C		0x581C
#define PATH0_R_TSSI_PSEUDO_TRK_MOD_EN_C_M		0x80000000
#define PATH0_R_TSSI_SLOPE_A_C		0x5820
#define PATH0_R_TSSI_SLOPE_A_C_M		0xFFF
#define PATH0_R_TSSI_PW_TRK_SWING_LIM_C		0x5820
#define PATH0_R_TSSI_PW_TRK_SWING_LIM_C_M		0x1F0000
#define PATH0_R_TSSI_PW_TRK_SW_OFST_C		0x5820
#define PATH0_R_TSSI_PW_TRK_SW_OFST_C_M		0x1FE00000
#define PATH0_R_TSSI_ISEPA_C		0x5820
#define PATH0_R_TSSI_ISEPA_C_M		0x40000000
#define PATH0_R_TSSI_EN_C		0x5820
#define PATH0_R_TSSI_EN_C_M		0x80000000
#define PATH0_R_TSSI_A_OFDM_5M_C		0x5824
#define PATH0_R_TSSI_A_OFDM_5M_C_M		0x3FFFF
#define PATH0_R_TSSI_B_OFDM_5M_C		0x5824
#define PATH0_R_TSSI_B_OFDM_5M_C_M		0x3FFC0000
#define PATH0_R_TSSI_K_OFDM_5M_C		0x5828
#define PATH0_R_TSSI_K_OFDM_5M_C_M		0xFFF
#define PATH0_R_TSSI_DE_OFDM_5M_C		0x5828
#define PATH0_R_TSSI_DE_OFDM_5M_C_M		0x3FF000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_5M_C		0x5828
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_5M_C_M		0x7FC00000
#define PATH0_R_TSSI_A_OFDM_10M_C		0x582C
#define PATH0_R_TSSI_A_OFDM_10M_C_M		0x3FFFF
#define PATH0_R_TSSI_B_OFDM_10M_C		0x582C
#define PATH0_R_TSSI_B_OFDM_10M_C_M		0x3FFC0000
#define PATH0_R_TSSI_K_OFDM_10M_C		0x5830
#define PATH0_R_TSSI_K_OFDM_10M_C_M		0xFFF
#define PATH0_R_TSSI_DE_OFDM_10M_C		0x5830
#define PATH0_R_TSSI_DE_OFDM_10M_C_M		0x3FF000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_10M_C		0x5830
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_10M_C_M		0x7FC00000
#define PATH0_R_TSSI_A_OFDM_20M_C		0x5834
#define PATH0_R_TSSI_A_OFDM_20M_C_M		0x3FFFF
#define PATH0_R_TSSI_B_OFDM_20M_C		0x5834
#define PATH0_R_TSSI_B_OFDM_20M_C_M		0x3FFC0000
#define PATH0_R_TSSI_K_OFDM_20M_C		0x5838
#define PATH0_R_TSSI_K_OFDM_20M_C_M		0xFFF
#define PATH0_R_TSSI_DE_OFDM_20M_C		0x5838
#define PATH0_R_TSSI_DE_OFDM_20M_C_M		0x3FF000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_20M_C		0x5838
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_20M_C_M		0x7FC00000
#define PATH0_R_TSSI_A_OFDM_40M_C		0x583C
#define PATH0_R_TSSI_A_OFDM_40M_C_M		0x3FFFF
#define PATH0_R_TSSI_B_OFDM_40M_C		0x583C
#define PATH0_R_TSSI_B_OFDM_40M_C_M		0x3FFC0000
#define PATH0_R_TSSI_K_OFDM_40M_C		0x5840
#define PATH0_R_TSSI_K_OFDM_40M_C_M		0xFFF
#define PATH0_R_TSSI_DE_OFDM_40M_C		0x5840
#define PATH0_R_TSSI_DE_OFDM_40M_C_M		0x3FF000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_40M_C		0x5840
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_40M_C_M		0x7FC00000
#define PATH0_R_TSSI_A_OFDM_80M_C		0x5844
#define PATH0_R_TSSI_A_OFDM_80M_C_M		0x3FFFF
#define PATH0_R_TSSI_B_OFDM_80M_C		0x5844
#define PATH0_R_TSSI_B_OFDM_80M_C_M		0x3FFC0000
#define PATH0_R_TSSI_K_OFDM_80M_C		0x5848
#define PATH0_R_TSSI_K_OFDM_80M_C_M		0xFFF
#define PATH0_R_TSSI_DE_OFDM_80M_C		0x5848
#define PATH0_R_TSSI_DE_OFDM_80M_C_M		0x3FF000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_80M_C		0x5848
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_80M_C_M		0x7FC00000
#define PATH0_R_TSSI_A_OFDM_80_80M_C		0x584C
#define PATH0_R_TSSI_A_OFDM_80_80M_C_M		0x3FFFF
#define PATH0_R_TSSI_B_OFDM_80_80M_C		0x584C
#define PATH0_R_TSSI_B_OFDM_80_80M_C_M		0x3FFC0000
#define PATH0_R_TSSI_K_OFDM_80_80M_C		0x5850
#define PATH0_R_TSSI_K_OFDM_80_80M_C_M		0xFFF
#define PATH0_R_TSSI_DE_OFDM_80_80M_C		0x5850
#define PATH0_R_TSSI_DE_OFDM_80_80M_C_M		0x3FF000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_80_80M_C		0x5850
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_80_80M_C_M		0x7FC00000
#define PATH0_R_TSSI_A_CCK_LONG_C		0x5854
#define PATH0_R_TSSI_A_CCK_LONG_C_M		0x3FFFF
#define PATH0_R_TSSI_B_CCK_LONG_C		0x5854
#define PATH0_R_TSSI_B_CCK_LONG_C_M		0x3FFC0000
#define PATH0_R_TSSI_K_CCK_LONG_C		0x5858
#define PATH0_R_TSSI_K_CCK_LONG_C_M		0xFFF
#define PATH0_R_TSSI_DE_CCK_LONG_C		0x5858
#define PATH0_R_TSSI_DE_CCK_LONG_C_M		0x3FF000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_LONG_C		0x5858
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_LONG_C_M		0x7FC00000
#define PATH0_R_TSSI_A_CCK_SHORT_C		0x585C
#define PATH0_R_TSSI_A_CCK_SHORT_C_M		0x3FFFF
#define PATH0_R_TSSI_B_CCK_SHORT_C		0x585C
#define PATH0_R_TSSI_B_CCK_SHORT_C_M		0x3FFC0000
#define PATH0_R_TSSI_K_CCK_SHORT_C		0x5860
#define PATH0_R_TSSI_K_CCK_SHORT_C_M		0xFFF
#define PATH0_R_TSSI_DE_CCK_SHORT_C		0x5860
#define PATH0_R_TSSI_DE_CCK_SHORT_C_M		0x3FF000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_SHORT_C		0x5860
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_SHORT_C_M		0x7FC00000
#define PATH0_R_SWING_NO_LIM_C		0x5860
#define PATH0_R_SWING_NO_LIM_C_M		0x80000000
#define PATH0_R_TSSI_DELTA_CODE_MAX_C		0x5864
#define PATH0_R_TSSI_DELTA_CODE_MAX_C_M		0x3FF
#define PATH0_R_TSSI_DELTA_CODE_MIN_C		0x5864
#define PATH0_R_TSSI_DELTA_CODE_MIN_C_M		0xFFC00
#define PATH0_R_RFC_TMETER_T1_FORCE_ON_C		0x5864
#define PATH0_R_RFC_TMETER_T1_FORCE_ON_C_M		0x4000000
#define PATH0_R_GOTHROUGH_TX_IQKDPK_C		0x5864
#define PATH0_R_GOTHROUGH_TX_IQKDPK_C_M		0x8000000
#define PATH0_R_GOTHROUGH_RX_IQKDPK_C		0x5864
#define PATH0_R_GOTHROUGH_RX_IQKDPK_C_M		0x10000000
#define PATH0_R_IQK_IO_RFC_EN_C		0x5864
#define PATH0_R_IQK_IO_RFC_EN_C_M		0x20000000
#define PATH0_R_TX_IMFIR2_FORCE_RDY_C		0x5864
#define PATH0_R_TX_IMFIR2_FORCE_RDY_C_M		0x40000000
#define PATH0_R_CLK_GATING_TD_PATH_FORCE_ON_C		0x5864
#define PATH0_R_CLK_GATING_TD_PATH_FORCE_ON_C_M		0x80000000
#define PATH0_R_ANT_TRAIN_EN_C		0x5868
#define PATH0_R_ANT_TRAIN_EN_C_M		0x1
#define PATH0_R_TX_ANT_SEL_C		0x5868
#define PATH0_R_TX_ANT_SEL_C_M		0x2
#define PATH0_R_RFE_BUF_EN_C		0x5868
#define PATH0_R_RFE_BUF_EN_C_M		0x4
#define PATH0_R_LNAON_AGC_C		0x5868
#define PATH0_R_LNAON_AGC_C_M		0x8
#define PATH0_R_TRSW_BIT_BT_C		0x5868
#define PATH0_R_TRSW_BIT_BT_C_M		0x10
#define PATH0_R_TRSW_S_C		0x5868
#define PATH0_R_TRSW_S_C_M		0x20
#define PATH0_R_TRSW_O_C		0x5868
#define PATH0_R_TRSW_O_C_M		0x40
#define PATH0_R_TRSWB_O_C		0x5868
#define PATH0_R_TRSWB_O_C_M		0x80
#define PATH0_R_BT_FORCE_ANTIDX_C		0x5868
#define PATH0_R_BT_FORCE_ANTIDX_C_M		0xF00
#define PATH0_R_BT_FORCE_ANTIDX_EN_C		0x5868
#define PATH0_R_BT_FORCE_ANTIDX_EN_C_M		0x1000
#define PATH0_R_ANT_MODULE_RFE_OPT_C		0x5868
#define PATH0_R_ANT_MODULE_RFE_OPT_C_M		0xC000
#define PATH0_R_RFSW_TR_C		0x5868
#define PATH0_R_RFSW_TR_C_M		0xFFFF0000
#define PATH0_R_ANTSEL_C		0x586C
#define PATH0_R_ANTSEL_C_M		0xFFFFFFFF
#define PATH0_R_RFSW_ANTENNA_31_0_C		0x5870
#define PATH0_R_RFSW_ANTENNA_31_0_C_M		0xFFFFFFFF
#define PATH0_R_RFSW_ANTENNA_63_32_C		0x5874
#define PATH0_R_RFSW_ANTENNA_63_32_C_M		0xFFFFFFFF
#define PATH0_R_RFSW_ANTENNA_95_64_C		0x5878
#define PATH0_R_RFSW_ANTENNA_95_64_C_M		0xFFFFFFFF
#define PATH0_R_RFSW_ANTENNA_127_96_C		0x587C
#define PATH0_R_RFSW_ANTENNA_127_96_C_M		0xFFFFFFFF
#define PATH0_R_RFE_SEL_31_0_C		0x5880
#define PATH0_R_RFE_SEL_31_0_C_M		0xFFFFFFFF
#define PATH0_R_RFE_SEL_63_32_C		0x5884
#define PATH0_R_RFE_SEL_63_32_C_M		0xFFFFFFFF
#define PATH0_R_RFE_SEL_95_64_C		0x5888
#define PATH0_R_RFE_SEL_95_64_C_M		0xFFFFFFFF
#define PATH0_R_RFE_SEL_127_96_C		0x588C
#define PATH0_R_RFE_SEL_127_96_C_M		0xFFFFFFFF
#define PATH0_R_RFE_INV_C		0x5890
#define PATH0_R_RFE_INV_C_M		0xFFFFFFFF
#define PATH0_R_RFE_OPT_C		0x5894
#define PATH0_R_RFE_OPT_C_M		0xFFFFFFF
#define PATH0_R_PATH_HW_ANTSW_DIS_BY_GNT_BT_C		0x5894
#define PATH0_R_PATH_HW_ANTSW_DIS_BY_GNT_BT_C_M		0x10000000
#define PATH0_R_PATH_NOTRSW_BT_C		0x5894
#define PATH0_R_PATH_NOTRSW_BT_C_M		0x20000000
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_5M_C		0x5898
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_5M_C_M		0xFF
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_10M_C		0x5898
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_10M_C_M		0xFF00
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_20M_C		0x5898
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_20M_C_M		0xFF0000
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_40M_C		0x5898
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_40M_C_M		0xFF000000
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_80M_C		0x589C
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_80M_C_M		0xFF
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_80_80M_C		0x589C
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_80_80M_C_M		0xFF00
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_CCK_LONG_C		0x589C
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_CCK_LONG_C_M		0xFF0000
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_CCK_SHORT_C		0x589C
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_CCK_SHORT_C_M		0xFF000000
#define PATH0_R_HE_LSTF_PW_OFST_52_56_C		0x58A0
#define PATH0_R_HE_LSTF_PW_OFST_52_56_C_M		0xFF
#define PATH0_R_HE_LSTF_PW_OFST_52_56_2_C		0x58A0
#define PATH0_R_HE_LSTF_PW_OFST_52_56_2_C_M		0xFF00
#define PATH0_R_HE_LSTF_PW_OFST_52_56_4_C		0x58A0
#define PATH0_R_HE_LSTF_PW_OFST_52_56_4_C_M		0xFF0000
#define PATH0_R_HE_LSTF_PW_OFST_52_56_8_C		0x58A0
#define PATH0_R_HE_LSTF_PW_OFST_52_56_8_C_M		0xFF000000
#define PATH0_R_HE_LSTF_PW_OFST_52_56X2_C		0x58A4
#define PATH0_R_HE_LSTF_PW_OFST_52_56X2_C_M		0xFF
#define PATH0_R_TSSI_GAP_S0_C		0x58A4
#define PATH0_R_TSSI_GAP_S0_C_M		0x1FF00
#define PATH0_R_TSSI_GAP_S1_C		0x58A4
#define PATH0_R_TSSI_GAP_S1_C_M		0x3FE0000
#define PATH0_R_TSSI_GAP_S2_C		0x58A8
#define PATH0_R_TSSI_GAP_S2_C_M		0x1FF
#define PATH0_R_TSSI_GAP_S3_C		0x58A8
#define PATH0_R_TSSI_GAP_S3_C_M		0x3FE00
#define PATH0_R_TSSI_GAP_S4_C		0x58A8
#define PATH0_R_TSSI_GAP_S4_C_M		0x7FC0000
#define PATH0_R_TSSI_GAP_S5_C		0x58AC
#define PATH0_R_TSSI_GAP_S5_C_M		0x1FF
#define PATH0_R_TSSI_GAP_S6_C		0x58AC
#define PATH0_R_TSSI_GAP_S6_C_M		0x3FE00
#define PATH0_R_TSSI_GAP_S7_C		0x58AC
#define PATH0_R_TSSI_GAP_S7_C_M		0x7FC0000
#define PATH0_R_IQK_DPK_PATH_RST_C		0x58AC
#define PATH0_R_IQK_DPK_PATH_RST_C_M		0x8000000
#define PATH0_R_RX_CFIR_TAP_DEC_AT_HT_C		0x58AC
#define PATH0_R_RX_CFIR_TAP_DEC_AT_HT_C_M		0x10000000
#define PATH0_R_RX_CFIR_TAP_DEC_AT_VHT_C		0x58AC
#define PATH0_R_RX_CFIR_TAP_DEC_AT_VHT_C_M		0x20000000
#define PATH0_R_RX_CFIR_TAP_DEC_AT_HE_C		0x58AC
#define PATH0_R_RX_CFIR_TAP_DEC_AT_HE_C_M		0x40000000
#define PATH0_R_RX_CFIR_TAP_DEC_AT_CCK_C		0x58AC
#define PATH0_R_RX_CFIR_TAP_DEC_AT_CCK_C_M		0x80000000
#define PATH0_R_DAC_GAIN_COMP_TBL_RA_C		0x58B0
#define PATH0_R_DAC_GAIN_COMP_TBL_RA_C_M		0x7F
#define PATH0_R_DAC_GAIN_COMP_TBL_RD_C		0x58B0
#define PATH0_R_DAC_GAIN_COMP_TBL_RD_C_M		0x80
#define PATH0_R_DAC_GAIN_COMP_TBL_FORCE_WEN_C		0x58B0
#define PATH0_R_DAC_GAIN_COMP_TBL_FORCE_WEN_C_M		0x100
#define PATH0_R_DAC_GAIN_COMP_TBL_FORCE_REN_C		0x58B0
#define PATH0_R_DAC_GAIN_COMP_TBL_FORCE_REN_C_M		0x200
#define PATH0_R_DAC_GAIN_COMP_EN_C		0x58B0
#define PATH0_R_DAC_GAIN_COMP_EN_C_M		0x400
#define PATH0_R_TSSI_CW_COMP_EN_C		0x58B0
#define PATH0_R_TSSI_CW_COMP_EN_C_M		0x800
#define PATH0_R_TSSI_OSCILLATION_CNT_AUTO_CLR_DIS_C		0x58B0
#define PATH0_R_TSSI_OSCILLATION_CNT_AUTO_CLR_DIS_C_M		0x8000
#define PATH0_R_TSSI_OSCILLATION_HALT_TRK_TH_C		0x58B0
#define PATH0_R_TSSI_OSCILLATION_HALT_TRK_TH_C_M		0xFFFF0000
#define PATH0_R_TSSI_DBG_SEL_C		0x58B4
#define PATH0_R_TSSI_DBG_SEL_C_M		0x1F
#define PATH0_R_GAIN_TX_IPA_BB_FORCE_ON_C		0x58B4
#define PATH0_R_GAIN_TX_IPA_BB_FORCE_ON_C_M		0x20
#define PATH0_R_GAIN_TX_IPA_BB_FORCE_VAL_C		0x58B4
#define PATH0_R_GAIN_TX_IPA_BB_FORCE_VAL_C_M		0x1C0
#define PATH0_R_TXPWR_TBL_IOQ_DIS_C		0x58B4
#define PATH0_R_TXPWR_TBL_IOQ_DIS_C_M		0x200
#define PATH0_R_RFTXEN_SAMPLING_SHIFT_C		0x58B4
#define PATH0_R_RFTXEN_SAMPLING_SHIFT_C_M		0xF000
#define PATH0_R_TMETER_T0_CW_C		0x58B4
#define PATH0_R_TMETER_T0_CW_C_M		0xFF0000
#define PATH0_R_TSSI_F_WAIT_UPD_OFDM_C		0x58B4
#define PATH0_R_TSSI_F_WAIT_UPD_OFDM_C_M		0x7F000000
#define PATH0_R_TSSI_F_WAIT_UPD_CCK_SHORT_C		0x58B8
#define PATH0_R_TSSI_F_WAIT_UPD_CCK_SHORT_C_M		0x7F
#define PATH0_R_TSSI_F_WAIT_UPD_CCK_LONG_C		0x58B8
#define PATH0_R_TSSI_F_WAIT_UPD_CCK_LONG_C_M		0x7F00
#define PATH0_R_TSSI_CCK_LONG_ADC_SAMPLING_SHIFT_C		0x58B8
#define PATH0_R_TSSI_CCK_LONG_ADC_SAMPLING_SHIFT_C_M		0x7F0000
#define PATH0_R_TSSI_CCK_SHORT_ADC_SAMPLING_SHIFT_C		0x58B8
#define PATH0_R_TSSI_CCK_SHORT_ADC_SAMPLING_SHIFT_C_M		0x7F000000
#define PATH0_R_TXAGC_OFST_MAX_C		0x58BC
#define PATH0_R_TXAGC_OFST_MAX_C_M		0xFF
#define PATH0_R_TXAGC_OFST_MIN_C		0x58BC
#define PATH0_R_TXAGC_OFST_MIN_C_M		0xFF00
#define PATH0_R_TSSI_BYPASS_AT_LTE_RX_EQ_C		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_LTE_RX_EQ_C_M		0x10000
#define PATH0_R_TSSI_BYPASS_AT_LTE_RX_EQ_VAL_C		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_LTE_RX_EQ_VAL_C_M		0x20000
#define PATH0_R_TSSI_BYPASS_AT_GNT_WL_EQ_C		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_GNT_WL_EQ_C_M		0x40000
#define PATH0_R_TSSI_BYPASS_AT_GNT_WL_EQ_VAL_C		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_GNT_WL_EQ_VAL_C_M		0x80000
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_EQ_C		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_EQ_C_M		0x100000
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_EQ_VAL_C		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_EQ_VAL_C_M		0x200000
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_TX_EQ_C		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_TX_EQ_C_M		0x400000
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_TX_EQ_VAL_C		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_TX_EQ_VAL_C_M		0x800000
#define PATH0_R_TSSI_BYPASS_AT_FTM_A2A_AFE1BK_EQ1_C		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_FTM_A2A_AFE1BK_EQ1_C_M		0x1000000
#define PATH0_R_TSSI_BYPASS_AT_FTM_LBK_EQ1_C		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_FTM_LBK_EQ1_C_M		0x2000000
#define PATH0_R_TSSI_BYPASS_AT_FTM_RFLBK_EQ1_C		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_FTM_RFLBK_EQ1_C_M		0x4000000
#define PATH0_R_GAIN_TX_GAPK_FORCE_VAL_C		0x58C0
#define PATH0_R_GAIN_TX_GAPK_FORCE_VAL_C_M		0xF
#define PATH0_R_GAIN_TX_GAPK_FORCE_ON_C		0x58C0
#define PATH0_R_GAIN_TX_GAPK_FORCE_ON_C_M		0x10
#define PATH0_R_GAIN_TX_PAD_FORCE_VAL_C		0x58C0
#define PATH0_R_GAIN_TX_PAD_FORCE_VAL_C_M		0x3E0
#define PATH0_R_GAIN_TX_PAD_FORCE_ON_C		0x58C0
#define PATH0_R_GAIN_TX_PAD_FORCE_ON_C_M		0x400
#define PATH0_R_GAIN_TX_BB_FORCE_VAL_C		0x58C0
#define PATH0_R_GAIN_TX_BB_FORCE_VAL_C_M		0xF800
#define PATH0_R_GAIN_TX_BB_FORCE_ON_C		0x58C0
#define PATH0_R_GAIN_TX_BB_FORCE_ON_C_M		0x10000
#define PATH0_R_TSSI_BBSWING_LIM_PEAK_OFDM_C		0x58C0
#define PATH0_R_TSSI_BBSWING_LIM_PEAK_OFDM_C_M		0xE0000
#define PATH0_R_TSSI_BBSWING_LIM_PEAK_CCK_C		0x58C0
#define PATH0_R_TSSI_BBSWING_LIM_PEAK_CCK_C_M		0x700000
#define PATH0_R_CLR_TXAGC_OFST_IF_VAL_CHANGE_EN_C		0x58C0
#define PATH0_R_CLR_TXAGC_OFST_IF_VAL_CHANGE_EN_C_M		0x800000
#define PATH0_R_TSSI_TRACK_AT_SMALL_SWING_C		0x58C0
#define PATH0_R_TSSI_TRACK_AT_SMALL_SWING_C_M		0x1000000
#define PATH0_R_BYPASS_TSSI_CCK_EN_C		0x58C0
#define PATH0_R_BYPASS_TSSI_CCK_EN_C_M		0x2000000
#define PATH0_R_BYPASS_TSSI_LEGACY_EN_C		0x58C0
#define PATH0_R_BYPASS_TSSI_LEGACY_EN_C_M		0x4000000
#define PATH0_R_BYPASS_TSSI_HT_EN_C		0x58C0
#define PATH0_R_BYPASS_TSSI_HT_EN_C_M		0x8000000
#define PATH0_R_BYPASS_TSSI_VHT_EN_C		0x58C0
#define PATH0_R_BYPASS_TSSI_VHT_EN_C_M		0x10000000
#define PATH0_R_BYPASS_TSSI_HE_EN_C		0x58C0
#define PATH0_R_BYPASS_TSSI_HE_EN_C_M		0x20000000
#define PATH0_R_BYPASS_TSSI_HE_ER_SU_EN_C		0x58C0
#define PATH0_R_BYPASS_TSSI_HE_ER_SU_EN_C_M		0x40000000
#define PATH0_R_BYPASS_TSSI_HE_TB_EN_C		0x58C0
#define PATH0_R_BYPASS_TSSI_HE_TB_EN_C_M		0x80000000
#define PATH0_R_RF_GAP_CAL_BND0_C		0x58C4
#define PATH0_R_RF_GAP_CAL_BND0_C_M		0x3F
#define PATH0_R_RF_GAP_CAL_BND1_C		0x58C4
#define PATH0_R_RF_GAP_CAL_BND1_C_M		0xFC0
#define PATH0_R_RF_GAP_CAL_BND2_C		0x58C4
#define PATH0_R_RF_GAP_CAL_BND2_C_M		0x3F000
#define PATH0_R_TSSI_ADC_OFST_BND01_C		0x58C4
#define PATH0_R_TSSI_ADC_OFST_BND01_C_M		0x3FFC0000
#define PATH0_R_TSSI_RF_GAP_BY_RANGE_EN_C		0x58C4
#define PATH0_R_TSSI_RF_GAP_BY_RANGE_EN_C_M		0x40000000
#define PATH0_R_TSSI_RF_GAP_BY_RANGE_DCK_EN_C		0x58C4
#define PATH0_R_TSSI_RF_GAP_BY_RANGE_DCK_EN_C_M		0x80000000
#define PATH0_R_TSSI_ADC_OFST_BND12_C		0x58C8
#define PATH0_R_TSSI_ADC_OFST_BND12_C_M		0xFFF
#define PATH0_R_TSSI_ADC_OFST_BND22_C		0x58C8
#define PATH0_R_TSSI_ADC_OFST_BND22_C_M		0xFFF000
#define PATH0_R_ADC_FIFO_PATH_EN_FORCE_ON_C		0x58C8
#define PATH0_R_ADC_FIFO_PATH_EN_FORCE_ON_C_M		0x1000000
#define PATH0_R_TXINFO_CH_WITH_DATA_DECODE_C		0x58C8
#define PATH0_R_TXINFO_CH_WITH_DATA_DECODE_C_M		0x6000000
#define PATH0_R_BYPASS_TSSI_VHT_MU_EN_C		0x58C8
#define PATH0_R_BYPASS_TSSI_VHT_MU_EN_C_M		0x10000000
#define PATH0_R_BYPASS_TSSI_HE_MU_EN_C		0x58C8
#define PATH0_R_BYPASS_TSSI_HE_MU_EN_C_M		0x20000000
#define PATH0_R_BYPASS_TSSI_HE_RU_EN_C		0x58C8
#define PATH0_R_BYPASS_TSSI_HE_RU_EN_C_M		0x40000000
#define PATH0_R_BYPASS_TSSI_TXBF_EN_C		0x58C8
#define PATH0_R_BYPASS_TSSI_TXBF_EN_C_M		0x80000000
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL0_C		0x58CC
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL0_C_M		0x7
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL1_C		0x58CC
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL1_C_M		0x38
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL2_C		0x58CC
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL2_C_M		0x1C0
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL3_C		0x58CC
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL3_C_M		0xE00
#define PATH0_R_TSSI_SLOPE_CAL_SEL_IPA_C		0x58CC
#define PATH0_R_TSSI_SLOPE_CAL_SEL_IPA_C_M		0x1000
#define PATH0_R_TX_GAIN_CCK_MORE_ADJ_C		0x58CC
#define PATH0_R_TX_GAIN_CCK_MORE_ADJ_C_M		0xFF000000
#define PATH0_R_TX_GAIN_SCALE_FORCE_VAL_C		0x58D0
#define PATH0_R_TX_GAIN_SCALE_FORCE_VAL_C_M		0xFFF
#define PATH0_R_TX_GAIN_SCALE_FORCE_ON_C		0x58D0
#define PATH0_R_TX_GAIN_SCALE_FORCE_ON_C_M		0x1000
#define PATH0_R_TX_LSTF_PW_EST_STARTING_SHIFT_C		0x58D0
#define PATH0_R_TX_LSTF_PW_EST_STARTING_SHIFT_C_M		0x1E000
#define PATH0_R_TX_LSTF_PW_EST_LEN_C		0x58D0
#define PATH0_R_TX_LSTF_PW_EST_LEN_C_M		0x3FE0000
#define PATH0_R_TX_LSTF_PW_EST_SEL_EVEN_C		0x58D0
#define PATH0_R_TX_LSTF_PW_EST_SEL_EVEN_C_M		0x4000000
#define PATH0_R_TSSI_C_MAPPING_UNFIX_C		0x58D0
#define PATH0_R_TSSI_C_MAPPING_UNFIX_C_M		0x80000000
#define PATH0_R_BYPASS_TSSI_HE_TB_CH_WITH_DATA_C		0x58D4
#define PATH0_R_BYPASS_TSSI_HE_TB_CH_WITH_DATA_C_M		0xFF
#define PATH0_R_TSSI_BYPASS_TXPWR_MAX_C		0x58D4
#define PATH0_R_TSSI_BYPASS_TXPWR_MAX_C_M		0x3FE00
#define PATH0_R_TSSI_BYPASS_TXPWR_MIN_C		0x58D4
#define PATH0_R_TSSI_BYPASS_TXPWR_MIN_C_M		0x7FC0000
#define PATH0_R_DELTA_TSSI_TOP_GCK_FORCE_ON_C		0x58D4
#define PATH0_R_DELTA_TSSI_TOP_GCK_FORCE_ON_C_M		0x8000000
#define PATH0_R_TX_GAIN_SPLIT_FOR_DPD_PRE_C		0x58D4
#define PATH0_R_TX_GAIN_SPLIT_FOR_DPD_PRE_C_M		0x10000000
#define PATH0_R_TX_GAIN_SPLIT_FOR_DPD_POST_C		0x58D4
#define PATH0_R_TX_GAIN_SPLIT_FOR_DPD_POST_C_M		0x20000000
#define PATH0_R_TXPWR_SPLIT_FOR_DPD_C		0x58D4
#define PATH0_R_TXPWR_SPLIT_FOR_DPD_C_M		0x40000000
#define PATH0_R_TXAGC_BB_TP_MASK_EN_C		0x58D4
#define PATH0_R_TXAGC_BB_TP_MASK_EN_C_M		0x80000000
#define PATH0_R_TSSI_BYPASS_BY_C_MAX_C		0x58D8
#define PATH0_R_TSSI_BYPASS_BY_C_MAX_C_M		0x1FF
#define PATH0_R_TSSI_BYPASS_BY_C_MIN_C		0x58D8
#define PATH0_R_TSSI_BYPASS_BY_C_MIN_C_M		0x3FE00
#define PATH0_R_TSSI_BYPASS_BY_C_SEL_C		0x58D8
#define PATH0_R_TSSI_BYPASS_BY_C_SEL_C_M		0xC0000
#define PATH0_R_TSSI_BYPASS_AVG_R_SMALLER_THAN_TH_C		0x58D8
#define PATH0_R_TSSI_BYPASS_AVG_R_SMALLER_THAN_TH_C_M		0xFFF00000
#define PATH0_R_TXAGC_OFST_FIX_ERR_MAX_C		0x58DC
#define PATH0_R_TXAGC_OFST_FIX_ERR_MAX_C_M		0xFF
#define PATH0_R_TXAGC_OFST_FIX_ERR_MIN_C		0x58DC
#define PATH0_R_TXAGC_OFST_FIX_ERR_MIN_C_M		0xFF00
#define PATH0_R_TXAGC_OFST_FIX_C		0x58DC
#define PATH0_R_TXAGC_OFST_FIX_C_M		0x10000
#define PATH0_R_TSSI_C_FORCE_VAL_C		0x58DC
#define PATH0_R_TSSI_C_FORCE_VAL_C_M		0x1FF00000
#define PATH0_R_TSSI_C_FORCE_ON_C		0x58DC
#define PATH0_R_TSSI_C_FORCE_ON_C_M		0x20000000
#define PATH0_R_TXPWR_RSTB_MAN_ON_C		0x58DC
#define PATH0_R_TXPWR_RSTB_MAN_ON_C_M		0x40000000
#define PATH0_R_TXPWR_RSTB_MAN_C		0x58DC
#define PATH0_R_TXPWR_RSTB_MAN_C_M		0x80000000
#define PATH0_R_TXAGC_OFDM_REF_CW_OFST_C		0x58E0
#define PATH0_R_TXAGC_OFDM_REF_CW_OFST_C_M		0x3FF
#define PATH0_R_TXAGC_CCK_REF_CW_OFST_C		0x58E0
#define PATH0_R_TXAGC_CCK_REF_CW_OFST_C_M		0x3FF000
#define PATH0_R_TSSI_OFDM_ADC_SAMPLING_SHIFT_C		0x58E0
#define PATH0_R_TSSI_OFDM_ADC_SAMPLING_SHIFT_C_M		0x7F000000
#define PATH0_R_TXPWR_RDY_NO_DLY_C		0x58E0
#define PATH0_R_TXPWR_RDY_NO_DLY_C_M		0x80000000
#define PATH0_R_TSSI_OFDM_ADC_SAMPLING_SHIFT_HE_TB_C		0x58E4
#define PATH0_R_TSSI_OFDM_ADC_SAMPLING_SHIFT_HE_TB_C_M		0x7F
#define PATH0_R_FORCE_RFC_PREAMLE_PW_TYPE_ON_C		0x58E4
#define PATH0_R_FORCE_RFC_PREAMLE_PW_TYPE_ON_C_M		0x80
#define PATH0_R_FORCE_RFC_PREAMLE_PW_TYPE_VAL_C		0x58E4
#define PATH0_R_FORCE_RFC_PREAMLE_PW_TYPE_VAL_C_M		0x700
#define PATH0_R_TXAGC_OFST_MOVING_AVG_LEN_C		0x58E4
#define PATH0_R_TXAGC_OFST_MOVING_AVG_LEN_C_M		0x3800
#define PATH0_R_TXAGC_OFST_MOVING_AVG_CLR_C		0x58E4
#define PATH0_R_TXAGC_OFST_MOVING_AVG_CLR_C_M		0x4000
#define PATH0_R_TXAGC_OFST_MOVING_AVG_INI_DIS_C		0x58E4
#define PATH0_R_TXAGC_OFST_MOVING_AVG_INI_DIS_C_M		0x8000
#define PATH0_R_TXAGC_OFST_MOVING_AVG_RPT_SEL_C		0x58E4
#define PATH0_R_TXAGC_OFST_MOVING_AVG_RPT_SEL_C_M		0xF0000
#define PATH0_R_TX_LSTF_PW_EST_STARTING_SHIFT_MORE_C		0x58E4
#define PATH0_R_TX_LSTF_PW_EST_STARTING_SHIFT_MORE_C_M		0x7F00000
#define PATH0_R_TXPWR_RSTB_SUB_SEL_C		0x58E4
#define PATH0_R_TXPWR_RSTB_SUB_SEL_C_M		0x8000000
#define PATH0_R_TXPWR_RSTB_SUB_C		0x58E4
#define PATH0_R_TXPWR_RSTB_SUB_C_M		0x10000000
#define PATH0_R_BYPASS_TSSI_RST_DAC_FIFO_SEL_EN_C		0x58E4
#define PATH0_R_BYPASS_TSSI_RST_DAC_FIFO_SEL_EN_C_M		0x20000000
#define PATH0_R_TSSI_PKT_AVG_NUM_X64_C		0x58E8
#define PATH0_R_TSSI_PKT_AVG_NUM_X64_C_M		0x3F
#define PATH0_R_TSSI_CW_AVG_REF_PRE_C		0x58E8
#define PATH0_R_TSSI_CW_AVG_REF_PRE_C_M		0x1FF00
#define PATH0_R_TSSI_CW_AVG_REF_POST_C		0x58E8
#define PATH0_R_TSSI_CW_AVG_REF_POST_C_M		0x3FE0000
#define PATH0_R_DPD_PW_OFST_SRC_SEL_C		0x58E8
#define PATH0_R_DPD_PW_OFST_SRC_SEL_C_M		0xC000000
#define PATH0_R_TMETER_SLOPE_C		0x58EC
#define PATH0_R_TMETER_SLOPE_C_M		0x3F
#define PATH0_R_CLR_TMETER_BASE_C		0x58EC
#define PATH0_R_CLR_TMETER_BASE_C_M		0x40
#define PATH0_R_TMTER_BASE_PW_COMP_EN_C		0x58EC
#define PATH0_R_TMTER_BASE_PW_COMP_EN_C_M		0x80
#define PATH0_R_TMETER_T0_C		0x58EC
#define PATH0_R_TMETER_T0_C_M		0x7F00
#define PATH0_R_TMETER_TBL_RA_C		0x58EC
#define PATH0_R_TMETER_TBL_RA_C_M		0x7F0000
#define PATH0_R_TSSI_BYPASS_FLNAL_CODE_MAX_C		0x58F0
#define PATH0_R_TSSI_BYPASS_FLNAL_CODE_MAX_C_M		0x1FF
#define PATH0_R_TSSI_BYPASS_FLNAL_CODE_MIN_C		0x58F0
#define PATH0_R_TSSI_BYPASS_FLNAL_CODE_MIN_C_M		0x3FE00
#define PATH0_R_GOTHROUGH_TX_GAIN_POST_DPD_C		0x58F0
#define PATH0_R_GOTHROUGH_TX_GAIN_POST_DPD_C_M		0x40000
#define PATH0_R_TX_GAIN_SCALE_POST_DPD_FORCE_ON_C		0x58F0
#define PATH0_R_TX_GAIN_SCALE_POST_DPD_FORCE_ON_C_M		0x80000
#define PATH0_R_TX_GAIN_SCALE_POST_DPD_FORCE_VAL_C		0x58F0
#define PATH0_R_TX_GAIN_SCALE_POST_DPD_FORCE_VAL_C_M		0xFFF00000
#define PATH0_R_RF_GAP_CAL_OFST_BND00_10BITS_C		0x58F4
#define PATH0_R_RF_GAP_CAL_OFST_BND00_10BITS_C_M		0x3FF
#define PATH0_R_RF_GAP_CAL_OFST_BND01_10BITS_C		0x58F4
#define PATH0_R_RF_GAP_CAL_OFST_BND01_10BITS_C_M		0xFFC00
#define PATH0_R_RF_GAP_CAL_OFST_BND12_10BITS_C		0x58F4
#define PATH0_R_RF_GAP_CAL_OFST_BND12_10BITS_C_M		0x3FF00000
#define PATH0_R_TD_PATH_TX_RSTBB_MAN_ON_C		0x58F4
#define PATH0_R_TD_PATH_TX_RSTBB_MAN_ON_C_M		0x40000000
#define PATH0_R_TD_PATH_TX_RSTBB_MAN_C		0x58F4
#define PATH0_R_TD_PATH_TX_RSTBB_MAN_C_M		0x80000000
#define PATH0_R_RF_GAP_CAL_OFST_BND22_10BITS_C		0x58F8
#define PATH0_R_RF_GAP_CAL_OFST_BND22_10BITS_C_M		0x3FF
#define PATH0_R_LOG_VAL_OFST_CCK_C		0x58F8
#define PATH0_R_LOG_VAL_OFST_CCK_C_M		0x3FFFFC00
#define PATH0_R_TSSI_ADC_PATH_Q_C		0x58F8
#define PATH0_R_TSSI_ADC_PATH_Q_C_M		0x40000000
#define PATH0_R_DAC_COMP_POST_DPD_EN_C		0x58F8
#define PATH0_R_DAC_COMP_POST_DPD_EN_C_M		0x80000000
#define PATH0_R_LOG_VAL_OFST_OFDM_C		0x58FC
#define PATH0_R_LOG_VAL_OFST_OFDM_C_M		0xFFFFF
#define PATH0_R_UPD_TXAGC_OFST_LATENCY_C		0x58FC
#define PATH0_R_UPD_TXAGC_OFST_LATENCY_C_M		0x700000
#define PATH0_R_TSSI_UPD_TMETER_EN_C		0x58FC
#define PATH0_R_TSSI_UPD_TMETER_EN_C_M		0x800000
#define PATH0_R_TXRFC_BW_TXBB_FORCE_VAL_C		0x58FC
#define PATH0_R_TXRFC_BW_TXBB_FORCE_VAL_C_M		0x3000000
#define PATH0_R_TXRFC_BW_TXBB_FORCE_ON_C		0x58FC
#define PATH0_R_TXRFC_BW_TXBB_FORCE_ON_C_M		0x4000000
#define PATH0_R_TXRFC_DAC_0P5DB_CTRL_FORCE_ON_C		0x58FC
#define PATH0_R_TXRFC_DAC_0P5DB_CTRL_FORCE_ON_C_M		0x8000000
#define PATH0_R_TXRFC_DAC_0P5DB_CTRL_FORCE_VAL_C		0x58FC
#define PATH0_R_TXRFC_DAC_0P5DB_CTRL_FORCE_VAL_C_M		0x10000000
#define PATH0_R_DAC_GAIN_COMP_CCK_SHORT_PPDU_TYPE_RF20_C		0x5A00
#define PATH0_R_DAC_GAIN_COMP_CCK_SHORT_PPDU_TYPE_RF20_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_CCK_LONG_PPDU_TYPE_RF20_C		0x5A00
#define PATH0_R_DAC_GAIN_COMP_CCK_LONG_PPDU_TYPE_RF20_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_CCK_SHORT_PPDU_TYPE_RF40_TXSC0_C		0x5A04
#define PATH0_R_DAC_GAIN_COMP_CCK_SHORT_PPDU_TYPE_RF40_TXSC0_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_CCK_LONG_PPDU_TYPE_RF40_TXSC0_C		0x5A04
#define PATH0_R_DAC_GAIN_COMP_CCK_LONG_PPDU_TYPE_RF40_TXSC0_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_CCK_SHORT_PPDU_TYPE_RF40_TXSC1_2_C		0x5A08
#define PATH0_R_DAC_GAIN_COMP_CCK_SHORT_PPDU_TYPE_RF40_TXSC1_2_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_CCK_LONG_PPDU_TYPE_RF40_TXSC1_2_C		0x5A08
#define PATH0_R_DAC_GAIN_COMP_CCK_LONG_PPDU_TYPE_RF40_TXSC1_2_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_LEGACY_RF20_TXSC0_C		0x5A0C
#define PATH0_R_DAC_GAIN_COMP_LEGACY_RF20_TXSC0_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_LEGACY_DUP_RF40_TXSC0_C		0x5A0C
#define PATH0_R_DAC_GAIN_COMP_LEGACY_DUP_RF40_TXSC0_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_LEGACY_RF40_TXSC1_2_C		0x5A10
#define PATH0_R_DAC_GAIN_COMP_LEGACY_RF40_TXSC1_2_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_LEGACY_DUP_RF80_TXSC0_C		0x5A10
#define PATH0_R_DAC_GAIN_COMP_LEGACY_DUP_RF80_TXSC0_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_LEGACY_RF80_TXSC1_2_C		0x5A14
#define PATH0_R_DAC_GAIN_COMP_LEGACY_RF80_TXSC1_2_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_LEGACY_RF80_TXSC3_4_C		0x5A14
#define PATH0_R_DAC_GAIN_COMP_LEGACY_RF80_TXSC3_4_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_LEGACY_DUP_RF80_TXSC9_10_C		0x5A18
#define PATH0_R_DAC_GAIN_COMP_LEGACY_DUP_RF80_TXSC9_10_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HT_VHT_RF20_TXSC0_C		0x5A18
#define PATH0_R_DAC_GAIN_COMP_HT_VHT_RF20_TXSC0_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HT_VHT_RF40_TXSC0_C		0x5A1C
#define PATH0_R_DAC_GAIN_COMP_HT_VHT_RF40_TXSC0_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HT_VHT_RF40_TXSC1_2_C		0x5A1C
#define PATH0_R_DAC_GAIN_COMP_HT_VHT_RF40_TXSC1_2_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HT_VHT_RF80_TXSC3_4_C		0x5A20
#define PATH0_R_DAC_GAIN_COMP_HT_VHT_RF80_TXSC3_4_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HT_VHT_RF80_TXSC9_10_C		0x5A20
#define PATH0_R_DAC_GAIN_COMP_HT_VHT_RF80_TXSC9_10_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_VHT_RF80_TXSC0_C		0x5A24
#define PATH0_R_DAC_GAIN_COMP_VHT_RF80_TXSC0_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_VHT_RF80_80_TXSC0_C		0x5A24
#define PATH0_R_DAC_GAIN_COMP_VHT_RF80_80_TXSC0_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_VHT_RF80_80_TXSC1_2_C		0x5A28
#define PATH0_R_DAC_GAIN_COMP_VHT_RF80_80_TXSC1_2_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_VHT_RF80_80_TXSC3_4_C		0x5A28
#define PATH0_R_DAC_GAIN_COMP_VHT_RF80_80_TXSC3_4_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_VHT_RF80_80_TXSC5_6_C		0x5A2C
#define PATH0_R_DAC_GAIN_COMP_VHT_RF80_80_TXSC5_6_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_VHT_RF80_80_TXSC7_8_C		0x5A2C
#define PATH0_R_DAC_GAIN_COMP_VHT_RF80_80_TXSC7_8_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_VHT_RF80_80_TXSC9_10_C		0x5A30
#define PATH0_R_DAC_GAIN_COMP_VHT_RF80_80_TXSC9_10_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_VHT_RF80_80_TXSC11_12_C		0x5A30
#define PATH0_R_DAC_GAIN_COMP_VHT_RF80_80_TXSC11_12_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_VHT_RF80_80_TXSC13_14_C		0x5A34
#define PATH0_R_DAC_GAIN_COMP_VHT_RF80_80_TXSC13_14_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_SU_RF20_TXSC0_C		0x5A34
#define PATH0_R_DAC_GAIN_COMP_HE_SU_RF20_TXSC0_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_SU_RF40_TXSC0_C		0x5A38
#define PATH0_R_DAC_GAIN_COMP_HE_SU_RF40_TXSC0_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_SU_RF40_TXSC1_2_C		0x5A38
#define PATH0_R_DAC_GAIN_COMP_HE_SU_RF40_TXSC1_2_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_SU_RF80_TXSC1_2_C		0x5A3C
#define PATH0_R_DAC_GAIN_COMP_HE_SU_RF80_TXSC1_2_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_SU_RF80_TXSC3_4_C		0x5A3C
#define PATH0_R_DAC_GAIN_COMP_HE_SU_RF80_TXSC3_4_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_SU_RF80_TXSC9_10_C		0x5A40
#define PATH0_R_DAC_GAIN_COMP_HE_SU_RF80_TXSC9_10_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_SU_RF80_TXSC0_C		0x5A40
#define PATH0_R_DAC_GAIN_COMP_HE_SU_RF80_TXSC0_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_SU_RF80_80_TXSC0_C		0x5A44
#define PATH0_R_DAC_GAIN_COMP_HE_SU_RF80_80_TXSC0_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_SU_RF80_80_TXSC1_2_C		0x5A44
#define PATH0_R_DAC_GAIN_COMP_HE_SU_RF80_80_TXSC1_2_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_SU_RF80_80_TXSC3_4_C		0x5A48
#define PATH0_R_DAC_GAIN_COMP_HE_SU_RF80_80_TXSC3_4_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_SU_RF80_80_TXSC5_6_C		0x5A48
#define PATH0_R_DAC_GAIN_COMP_HE_SU_RF80_80_TXSC5_6_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_SU_RF80_80_TXSC7_8_C		0x5A4C
#define PATH0_R_DAC_GAIN_COMP_HE_SU_RF80_80_TXSC7_8_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_SU_RF80_80_TXSC9_10_C		0x5A4C
#define PATH0_R_DAC_GAIN_COMP_HE_SU_RF80_80_TXSC9_10_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_SU_RF80_80_TXSC11_12_C		0x5A50
#define PATH0_R_DAC_GAIN_COMP_HE_SU_RF80_80_TXSC11_12_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_SU_RF80_80_TXSC13_14_C		0x5A50
#define PATH0_R_DAC_GAIN_COMP_HE_SU_RF80_80_TXSC13_14_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_RF20_TXSC0_C		0x5A54
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_RF20_TXSC0_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_RF40_TXSC0_C		0x5A54
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_RF40_TXSC0_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_RF40_TXSC1_2_C		0x5A58
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_RF40_TXSC1_2_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_RF80_TXSC1_2_C		0x5A58
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_RF80_TXSC1_2_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_RF80_TXSC3_4_C		0x5A5C
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_RF80_TXSC3_4_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_RF80_TXSC9_10_C		0x5A5C
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_RF80_TXSC9_10_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_RF80_TXSC0_C		0x5A60
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_RF80_TXSC0_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_RF80_80_TXSC0_C		0x5A60
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_RF80_80_TXSC0_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_RF80_80_TXSC1_2_C		0x5A64
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_RF80_80_TXSC1_2_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_RF80_80_TXSC3_4_C		0x5A64
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_RF80_80_TXSC3_4_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_RF80_80_TXSC5_6_C		0x5A68
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_RF80_80_TXSC5_6_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_RF80_80_TXSC7_8_C		0x5A68
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_RF80_80_TXSC7_8_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_RF80_80_TXSC9_10_C		0x5A6C
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_RF80_80_TXSC9_10_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_RF80_80_TXSC11_12_C		0x5A6C
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_RF80_80_TXSC11_12_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_RF80_80_TXSC13_14_C		0x5A70
#define PATH0_R_DAC_GAIN_COMP_HE_ER_SU_RF80_80_TXSC13_14_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF20_DBW20_TXSC0_C		0x5A70
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF20_DBW20_TXSC0_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF40_DBW40_TXSC0_TCD_C0_C		0x5A74
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF40_DBW40_TXSC0_TCD_C0_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF40_DBW40_TXSC0_TCD_80_40_C		0x5A74
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF40_DBW40_TXSC0_TCD_80_40_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF40_DBW20_TXSC1_2_C		0x5A78
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF40_DBW20_TXSC1_2_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_DBW20_TXSC1_2_C		0x5A78
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_DBW20_TXSC1_2_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_DBW20_TXSC3_4_C		0x5A7C
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_DBW20_TXSC3_4_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_DBW40_TXSC9_10_TCD_C0_C		0x5A7C
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_DBW40_TXSC9_10_TCD_C0_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_DBW40_TXSC9_10_TCD_80_40_C		0x5A80
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_DBW40_TXSC9_10_TCD_80_40_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_DBW40_TXSC9_10_TCD_40_80_C		0x5A80
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_DBW40_TXSC9_10_TCD_40_80_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_DBW80_TXSC0_TCD_F0_C		0x5A84
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_DBW80_TXSC0_TCD_F0_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_DBW80_TXSC0_TCD_80_10_C		0x5A84
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_DBW80_TXSC0_TCD_80_10_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_DBW80_TXSC0_TCD_40_20_C		0x5A88
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_DBW80_TXSC0_TCD_40_20_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_DBW80_TXSC0_TCD_60_C		0x5A88
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_DBW80_TXSC0_TCD_60_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_DBW80_TXSC0_TCD_C0_30_C		0x5A8C
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_DBW80_TXSC0_TCD_C0_30_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW20_TXSC1_2_C		0x5A8C
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW20_TXSC1_2_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW20_TXSC3_4_C		0x5A90
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW20_TXSC3_4_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW20_TXSC5_6_C		0x5A90
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW20_TXSC5_6_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW20_TXSC7_8_C		0x5A94
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW20_TXSC7_8_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW40_TXSC9_10_TCD_C0_C		0x5A94
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW40_TXSC9_10_TCD_C0_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW40_TXSC9_10_TCD_80_40_C		0x5A98
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW40_TXSC9_10_TCD_80_40_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW40_TXSC9_10_TCD_40_80_C		0x5A98
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW40_TXSC9_10_TCD_40_80_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW40_TXSC11_12_TCD_C0_C		0x5A9C
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW40_TXSC11_12_TCD_C0_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW40_TXSC11_12_TCD_80_40_C		0x5A9C
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW40_TXSC11_12_TCD_80_40_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW40_TXSC11_12_TCD_40_80_C		0x5AA0
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW40_TXSC11_12_TCD_40_80_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_TXSC13_14_TCD_80_10_C		0x5AA0
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_TXSC13_14_TCD_80_10_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_TXSC13_14_TCD_10_80_C		0x5AA4
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_TXSC13_14_TCD_10_80_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_TXSC13_14_TCD_40_20_C		0x5AA4
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_TXSC13_14_TCD_40_20_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_TXSC13_14_TCD_20_40_C		0x5AA8
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_TXSC13_14_TCD_20_40_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_TXSC13_14_TCD_60_C		0x5AA8
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_TXSC13_14_TCD_60_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_TXSC13_14_TCD_C0_30_C		0x5AAC
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_TXSC13_14_TCD_C0_30_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_TXSC13_14_TCD_30_C0_C		0x5AAC
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_TXSC13_14_TCD_30_C0_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_80_TXSC0_TCD_80_01_C		0x5AB0
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_80_TXSC0_TCD_80_01_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_80_TXSC0_TCD_60_06_C		0x5AB0
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_80_TXSC0_TCD_60_06_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_80_TXSC0_TCD_40_02_C		0x5AB4
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_80_TXSC0_TCD_40_02_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_80_TXSC0_TCD_20_04_C		0x5AB4
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_80_TXSC0_TCD_20_04_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_80_TXSC0_TCD_10_08_C		0x5AB8
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_80_TXSC0_TCD_10_08_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_80_TXSC0_TCD_C0_03_C		0x5AB8
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_80_TXSC0_TCD_C0_03_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_80_TXSC0_TCD_30_0C_C		0x5ABC
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_80_TXSC0_TCD_30_0C_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_80_TXSC0_TCD_F0_0F_C		0x5ABC
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_80_TXSC0_TCD_F0_0F_C_M		0xFFFF0000
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_80_TXSC0_TCD_FF_C		0x5AC0
#define PATH0_R_DAC_GAIN_COMP_HE_TB_RF80_80_DBW80_80_TXSC0_TCD_FF_C_M		0xFFFF
#define PATH0_R_DAC_GAIN_COMP_UNEXPECTED_C		0x5AC0
#define PATH0_R_DAC_GAIN_COMP_UNEXPECTED_C_M		0xFFFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS0_C		0x5C00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS0_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS1_C		0x5C00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS1_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS2_C		0x5C00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS2_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS3_C		0x5C00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS3_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS4_C		0x5C04
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS4_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS5_C		0x5C04
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS5_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS6_C		0x5C04
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS6_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS7_C		0x5C04
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS7_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS8_C		0x5C08
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS8_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS9_C		0x5C08
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS9_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS10_C		0x5C08
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS10_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS11_C		0x5C08
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS11_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS12_C		0x5C0C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS12_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS13_C		0x5C0C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS13_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS14_C		0x5C0C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS14_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS15_C		0x5C0C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS15_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS16_C		0x5C10
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS16_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS17_C		0x5C10
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS17_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS18_C		0x5C10
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS18_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS19_C		0x5C10
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS19_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS20_C		0x5C14
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS20_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS21_C		0x5C14
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS21_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS22_C		0x5C14
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS22_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS23_C		0x5C14
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS23_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS24_C		0x5C18
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS24_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS25_C		0x5C18
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS25_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS26_C		0x5C18
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS26_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS27_C		0x5C18
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS27_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS28_C		0x5C1C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS28_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS29_C		0x5C1C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS29_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS30_C		0x5C1C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS30_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS31_C		0x5C1C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_POS31_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG32_C		0x5C20
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG32_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG31_C		0x5C20
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG31_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG30_C		0x5C20
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG30_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG29_C		0x5C20
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG29_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG28_C		0x5C24
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG28_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG27_C		0x5C24
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG27_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG26_C		0x5C24
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG26_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG25_C		0x5C24
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG25_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG24_C		0x5C28
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG24_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG23_C		0x5C28
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG23_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG22_C		0x5C28
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG22_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG21_C		0x5C28
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG21_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG20_C		0x5C2C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG20_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG19_C		0x5C2C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG19_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG18_C		0x5C2C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG18_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG17_C		0x5C2C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG17_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG16_C		0x5C30
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG16_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG15_C		0x5C30
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG15_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG14_C		0x5C30
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG14_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG13_C		0x5C30
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG13_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG12_C		0x5C34
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG12_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG11_C		0x5C34
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG11_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG10_C		0x5C34
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG10_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG9_C		0x5C34
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG9_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG8_C		0x5C38
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG8_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG7_C		0x5C38
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG7_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG6_C		0x5C38
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG6_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG5_C		0x5C38
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG5_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG4_C		0x5C3C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG4_C_M		0xFF
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG3_C		0x5C3C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG3_C_M		0xFF00
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG2_C		0x5C3C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG2_C_M		0xFF0000
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG1_C		0x5C3C
#define PATH0_R_TSSI_OFST_TMETER_T0_T1_NEG1_C_M		0xFF000000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_0_C		0x5C40
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_0_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_1_C		0x5C40
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_1_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_2_C		0x5C44
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_2_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_3_C		0x5C44
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_3_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_4_C		0x5C48
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_4_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_5_C		0x5C48
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_5_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_6_C		0x5C4C
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_6_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_7_C		0x5C4C
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_7_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_8_C		0x5C50
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_8_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_9_C		0x5C50
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_9_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_10_C		0x5C54
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_10_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_11_C		0x5C54
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_11_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_12_C		0x5C58
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_12_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_13_C		0x5C58
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_13_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_14_C		0x5C5C
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_14_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_15_C		0x5C5C
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_15_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_16_C		0x5C60
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_16_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_17_C		0x5C60
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_17_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_18_C		0x5C64
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_18_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_19_C		0x5C64
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_19_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_20_C		0x5C68
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_20_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_21_C		0x5C68
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_21_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_22_C		0x5C6C
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_22_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_23_C		0x5C6C
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_23_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_24_C		0x5C70
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_24_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_25_C		0x5C70
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_25_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_26_C		0x5C74
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_26_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_27_C		0x5C74
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_27_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_28_C		0x5C78
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_28_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_29_C		0x5C78
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_29_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_30_C		0x5C7C
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_30_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_31_C		0x5C7C
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_31_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_32_C		0x5C80
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_32_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_33_C		0x5C80
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_33_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_34_C		0x5C84
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_34_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_35_C		0x5C84
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_35_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_36_C		0x5C88
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_36_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_37_C		0x5C88
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_37_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_38_C		0x5C8C
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_38_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_39_C		0x5C8C
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_39_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_40_C		0x5C90
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_40_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_41_C		0x5C90
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_41_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_42_C		0x5C94
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_42_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_43_C		0x5C94
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_43_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_44_C		0x5C98
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_44_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_45_C		0x5C98
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_45_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_46_C		0x5C9C
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_46_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_47_C		0x5C9C
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_47_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_48_C		0x5CA0
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_48_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_49_C		0x5CA0
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_49_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_50_C		0x5CA4
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_50_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_51_C		0x5CA4
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_51_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_52_C		0x5CA8
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_52_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_53_C		0x5CA8
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_53_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_54_C		0x5CAC
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_54_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_55_C		0x5CAC
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_55_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_56_C		0x5CB0
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_56_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_57_C		0x5CB0
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_57_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_58_C		0x5CB4
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_58_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_59_C		0x5CB4
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_59_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_60_C		0x5CB8
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_60_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_61_C		0x5CB8
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_61_C_M		0x3FF0000
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_62_C		0x5CBC
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_62_C_M		0x3FF
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_63_C		0x5CBC
#define PATH0_R_TSSI_OFST_RF_GAIN_IDX_63_C_M		0x3FF0000
#define FPGA_DC_OFST_0_C		0xC000
#define FPGA_DC_OFST_0_C_M		0xFFFFFFFF
#define FPGA_DC_OFST_1_C		0xC004
#define FPGA_DC_OFST_1_C_M		0xFFFFFFFF
#define FPGA_DC_OFST_2_C		0xC008
#define FPGA_DC_OFST_2_C_M		0xFFFFFFFF
#define FPGA_DC_OFST_3_C		0xC00C
#define FPGA_DC_OFST_3_C_M		0xFFFFFFFF
#define FPGA_DC_OFST_4_C		0xC010
#define FPGA_DC_OFST_4_C_M		0xFFFFFFFF
#define FPGA_DC_OFST_5_C		0xC014
#define FPGA_DC_OFST_5_C_M		0xFFFFFFFF
#define FPGA_DC_OFST_6_C		0xC018
#define FPGA_DC_OFST_6_C_M		0xFFFFFFFF
#define FPGA_DC_OFST_7_C		0xC01C
#define FPGA_DC_OFST_7_C_M		0xFFFFFFFF
#define FPGA_DC_OFST_8_C		0xC020
#define FPGA_DC_OFST_8_C_M		0xFFFFFFFF
#define FPGA_DC_OFST_9_C		0xC024
#define FPGA_DC_OFST_9_C_M		0xFFFFFFFF
#define FPGA_DC_OFST_10_C		0xC028
#define FPGA_DC_OFST_10_C_M		0xFFFFFFFF
#define FPGA_DC_OFST_11_C		0xC02C
#define FPGA_DC_OFST_11_C_M		0xFFFFFFFF
#define FPGA_DC_OFST_12_C		0xC030
#define FPGA_DC_OFST_12_C_M		0xFFFFFFFF
#define FPGA_DC_OFST_13_C		0xC034
#define FPGA_DC_OFST_13_C_M		0xFFFFFFFF
#define INV_TIASHRINK_C		0xC038
#define INV_TIASHRINK_C_M		0x1
#define STA_PW_EXT_OFST_C		0xD200
#define STA_PW_EXT_OFST_C_M		0x7F
#define STA_PW_DBW_NORM_EN_C		0xD200
#define STA_PW_DBW_NORM_EN_C_M		0x80
#define STA_PW_NTX_NORM_EN_C		0xD200
#define STA_PW_NTX_NORM_EN_C_M		0x100
#define PW_BIAS_N_BCN_C		0xD204
#define PW_BIAS_N_BCN_C_M		0x7F
#define PW_BIAS_P_BCN_C		0xD204
#define PW_BIAS_P_BCN_C_M		0x3F80
#define RSSI_BACKUP_BCN_C		0xD204
#define RSSI_BACKUP_BCN_C_M		0x1FC000
#define GAIN_IDX_BACKUP_BCN_C		0xD204
#define GAIN_IDX_BACKUP_BCN_C_M		0x3E00000
#define STANDBY_PERIOD_BCN_C		0xD204
#define STANDBY_PERIOD_BCN_C_M		0x3C000000
#define PERIODIC_EN_BCN_C		0xD204
#define PERIODIC_EN_BCN_C_M		0x40000000
#define TIA_GAIN_IDX_BACKUP_BCN_C		0xD204
#define TIA_GAIN_IDX_BACKUP_BCN_C_M		0x80000000
#define CCA_WAIT_BCN_C		0xD208
#define CCA_WAIT_BCN_C_M		0x7
#define LNA_GAIN_IDX_BACKUP_BCN_C		0xD208
#define LNA_GAIN_IDX_BACKUP_BCN_C_M		0x38
#define PW_PERIOD_BCN_C		0xD208
#define PW_PERIOD_BCN_C_M		0x1C0
#define USR_LIST_TBL_RA_C		0xD800
#define USR_LIST_TBL_RA_C_M		0x7F
#define BF_1STS_PATH_EN_C		0xD800
#define BF_1STS_PATH_EN_C_M		0x780
#define BF_2STS_PATH_EN_C		0xD800
#define BF_2STS_PATH_EN_C_M		0x7800
#define FC_PATH_EN_C		0xD800
#define FC_PATH_EN_C_M		0x78000
#define FORCE_MACID_ANT_PATH_EN_VAL_C		0xD800
#define FORCE_MACID_ANT_PATH_EN_VAL_C_M		0x780000
#define GRP_1TX_PATH_EN_C		0xD800
#define GRP_1TX_PATH_EN_C_M		0x7800000
#define GRP_2TX_PATH_EN_C		0xD800
#define GRP_2TX_PATH_EN_C_M		0x78000000
#define BF_1STS_ANT_SEL_A_C		0xD800
#define BF_1STS_ANT_SEL_A_C_M		0x80000000
#define GRP_3TX_PATH_EN_C		0xD804
#define GRP_3TX_PATH_EN_C_M		0xF
#define GRP_4TX_PATH_EN_C		0xD804
#define GRP_4TX_PATH_EN_C_M		0xF0
#define GRP_5TX_PATH_EN_C		0xD804
#define GRP_5TX_PATH_EN_C_M		0xF00
#define GRP_6TX_PATH_EN_C		0xD804
#define GRP_6TX_PATH_EN_C_M		0xF000
#define GRP_7TX_PATH_EN_C		0xD804
#define GRP_7TX_PATH_EN_C_M		0xF0000
#define GRP_8TX_PATH_EN_C		0xD804
#define GRP_8TX_PATH_EN_C_M		0xF00000
#define HANG_PROOF_PATH_EN_C		0xD804
#define HANG_PROOF_PATH_EN_C_M		0xF000000
#define NORM_1STS_PATH_EN_C		0xD804
#define NORM_1STS_PATH_EN_C_M		0xF0000000
#define NORM_2STS_PATH_EN_C		0xD808
#define NORM_2STS_PATH_EN_C_M		0xF
#define RESP_1STS_PATH_EN_C		0xD808
#define RESP_1STS_PATH_EN_C_M		0xF0
#define RESP_2STS_PATH_EN_C		0xD808
#define RESP_2STS_PATH_EN_C_M		0xF00
#define BF_1STS_SPATIAL_EXPAN_NUM_C		0xD808
#define BF_1STS_SPATIAL_EXPAN_NUM_C_M		0x7000
#define BF_2STS_SPATIAL_EXPAN_NUM_C		0xD808
#define BF_2STS_SPATIAL_EXPAN_NUM_C_M		0x38000
#define FC_NTX_C		0xD808
#define FC_NTX_C_M		0x1C0000
#define FC_SPATIAL_EXPAN_NUM_C		0xD808
#define FC_SPATIAL_EXPAN_NUM_C_M		0xE00000
#define FORCE_MACID_ANT_SPATIAL_EXPAN_NUM_VAL_C		0xD808
#define FORCE_MACID_ANT_SPATIAL_EXPAN_NUM_VAL_C_M		0x7000000
#define FORCE_PAR_MODE_VAL_C		0xD808
#define FORCE_PAR_MODE_VAL_C_M		0x38000000
#define BF_1STS_PATH_MAP_A_C		0xD808
#define BF_1STS_PATH_MAP_A_C_M		0xC0000000
#define GRP_1TX_SPATIAL_EXPAN_NUM_C		0xD80C
#define GRP_1TX_SPATIAL_EXPAN_NUM_C_M		0x7
#define GRP_2TX_SPATIAL_EXPAN_NUM_C		0xD80C
#define GRP_2TX_SPATIAL_EXPAN_NUM_C_M		0x38
#define GRP_3TX_SPATIAL_EXPAN_NUM_C		0xD80C
#define GRP_3TX_SPATIAL_EXPAN_NUM_C_M		0x1C0
#define GRP_4TX_SPATIAL_EXPAN_NUM_C		0xD80C
#define GRP_4TX_SPATIAL_EXPAN_NUM_C_M		0xE00
#define GRP_5TX_SPATIAL_EXPAN_NUM_C		0xD80C
#define GRP_5TX_SPATIAL_EXPAN_NUM_C_M		0x7000
#define GRP_6TX_SPATIAL_EXPAN_NUM_C		0xD80C
#define GRP_6TX_SPATIAL_EXPAN_NUM_C_M		0x38000
#define GRP_7TX_SPATIAL_EXPAN_NUM_C		0xD80C
#define GRP_7TX_SPATIAL_EXPAN_NUM_C_M		0x1C0000
#define GRP_8TX_SPATIAL_EXPAN_NUM_C		0xD80C
#define GRP_8TX_SPATIAL_EXPAN_NUM_C_M		0xE00000
#define HANG_PROOF_SPATIAL_EXPAN_NUM_C		0xD80C
#define HANG_PROOF_SPATIAL_EXPAN_NUM_C_M		0x7000000
#define NORM_1STS_SPATIAL_EXPAN_NUM_C		0xD80C
#define NORM_1STS_SPATIAL_EXPAN_NUM_C_M		0x38000000
#define BF_1STS_PATH_MAP_B_C		0xD80C
#define BF_1STS_PATH_MAP_B_C_M		0xC0000000
#define NORM_2STS_SPATIAL_EXPAN_NUM_C		0xD810
#define NORM_2STS_SPATIAL_EXPAN_NUM_C_M		0x7
#define RESP_1STS_SPATIAL_EXPAN_NUM_C		0xD810
#define RESP_1STS_SPATIAL_EXPAN_NUM_C_M		0x38
#define RESP_2STS_SPATIAL_EXPAN_NUM_C		0xD810
#define RESP_2STS_SPATIAL_EXPAN_NUM_C_M		0x1C0
#define BF_1STS_PATH_MAP_C_C		0xD810
#define BF_1STS_PATH_MAP_C_C_M		0x600
#define BF_1STS_PATH_MAP_D_C		0xD810
#define BF_1STS_PATH_MAP_D_C_M		0x1800
#define BF_2STS_PATH_MAP_A_C		0xD810
#define BF_2STS_PATH_MAP_A_C_M		0x6000
#define BF_2STS_PATH_MAP_B_C		0xD810
#define BF_2STS_PATH_MAP_B_C_M		0x18000
#define BF_2STS_PATH_MAP_C_C		0xD810
#define BF_2STS_PATH_MAP_C_C_M		0x60000
#define BF_2STS_PATH_MAP_D_C		0xD810
#define BF_2STS_PATH_MAP_D_C_M		0x180000
#define FC_PATH_MAP_A_C		0xD810
#define FC_PATH_MAP_A_C_M		0x600000
#define FC_PATH_MAP_B_C		0xD810
#define FC_PATH_MAP_B_C_M		0x1800000
#define FC_PATH_MAP_C_C		0xD810
#define FC_PATH_MAP_C_C_M		0x6000000
#define FC_PATH_MAP_D_C		0xD810
#define FC_PATH_MAP_D_C_M		0x18000000
#define FORCE_MACID_ANT_MAP_A_VAL_C		0xD810
#define FORCE_MACID_ANT_MAP_A_VAL_C_M		0x60000000
#define BF_1STS_ANT_SEL_B_C		0xD810
#define BF_1STS_ANT_SEL_B_C_M		0x80000000
#define FORCE_MACID_ANT_MAP_B_VAL_C		0xD814
#define FORCE_MACID_ANT_MAP_B_VAL_C_M		0x3
#define FORCE_MACID_ANT_MAP_C_VAL_C		0xD814
#define FORCE_MACID_ANT_MAP_C_VAL_C_M		0xC
#define FORCE_MACID_ANT_MAP_D_VAL_C		0xD814
#define FORCE_MACID_ANT_MAP_D_VAL_C_M		0x30
#define GRP_1TX_PATH_MAP_A_C		0xD814
#define GRP_1TX_PATH_MAP_A_C_M		0xC0
#define GRP_1TX_PATH_MAP_B_C		0xD814
#define GRP_1TX_PATH_MAP_B_C_M		0x300
#define GRP_1TX_PATH_MAP_C_C		0xD814
#define GRP_1TX_PATH_MAP_C_C_M		0xC00
#define GRP_1TX_PATH_MAP_D_C		0xD814
#define GRP_1TX_PATH_MAP_D_C_M		0x3000
#define GRP_2TX_PATH_MAP_A_C		0xD814
#define GRP_2TX_PATH_MAP_A_C_M		0xC000
#define GRP_2TX_PATH_MAP_B_C		0xD814
#define GRP_2TX_PATH_MAP_B_C_M		0x30000
#define GRP_2TX_PATH_MAP_C_C		0xD814
#define GRP_2TX_PATH_MAP_C_C_M		0xC0000
#define GRP_2TX_PATH_MAP_D_C		0xD814
#define GRP_2TX_PATH_MAP_D_C_M		0x300000
#define GRP_3TX_PATH_MAP_A_C		0xD814
#define GRP_3TX_PATH_MAP_A_C_M		0xC00000
#define GRP_3TX_PATH_MAP_B_C		0xD814
#define GRP_3TX_PATH_MAP_B_C_M		0x3000000
#define GRP_3TX_PATH_MAP_C_C		0xD814
#define GRP_3TX_PATH_MAP_C_C_M		0xC000000
#define GRP_3TX_PATH_MAP_D_C		0xD814
#define GRP_3TX_PATH_MAP_D_C_M		0x30000000
#define GRP_4TX_PATH_MAP_A_C		0xD814
#define GRP_4TX_PATH_MAP_A_C_M		0xC0000000
#define GRP_4TX_PATH_MAP_B_C		0xD818
#define GRP_4TX_PATH_MAP_B_C_M		0x3
#define GRP_4TX_PATH_MAP_C_C		0xD818
#define GRP_4TX_PATH_MAP_C_C_M		0xC
#define GRP_4TX_PATH_MAP_D_C		0xD818
#define GRP_4TX_PATH_MAP_D_C_M		0x30
#define GRP_5TX_PATH_MAP_A_C		0xD818
#define GRP_5TX_PATH_MAP_A_C_M		0xC0
#define GRP_5TX_PATH_MAP_B_C		0xD818
#define GRP_5TX_PATH_MAP_B_C_M		0x300
#define GRP_5TX_PATH_MAP_C_C		0xD818
#define GRP_5TX_PATH_MAP_C_C_M		0xC00
#define GRP_5TX_PATH_MAP_D_C		0xD818
#define GRP_5TX_PATH_MAP_D_C_M		0x3000
#define GRP_6TX_PATH_MAP_A_C		0xD818
#define GRP_6TX_PATH_MAP_A_C_M		0xC000
#define GRP_6TX_PATH_MAP_B_C		0xD818
#define GRP_6TX_PATH_MAP_B_C_M		0x30000
#define GRP_6TX_PATH_MAP_C_C		0xD818
#define GRP_6TX_PATH_MAP_C_C_M		0xC0000
#define GRP_6TX_PATH_MAP_D_C		0xD818
#define GRP_6TX_PATH_MAP_D_C_M		0x300000
#define GRP_7TX_PATH_MAP_A_C		0xD818
#define GRP_7TX_PATH_MAP_A_C_M		0xC00000
#define GRP_7TX_PATH_MAP_B_C		0xD818
#define GRP_7TX_PATH_MAP_B_C_M		0x3000000
#define GRP_7TX_PATH_MAP_C_C		0xD818
#define GRP_7TX_PATH_MAP_C_C_M		0xC000000
#define GRP_7TX_PATH_MAP_D_C		0xD818
#define GRP_7TX_PATH_MAP_D_C_M		0x30000000
#define GRP_8TX_PATH_MAP_A_C		0xD818
#define GRP_8TX_PATH_MAP_A_C_M		0xC0000000
#define GRP_8TX_PATH_MAP_B_C		0xD81C
#define GRP_8TX_PATH_MAP_B_C_M		0x3
#define GRP_8TX_PATH_MAP_C_C		0xD81C
#define GRP_8TX_PATH_MAP_C_C_M		0xC
#define GRP_8TX_PATH_MAP_D_C		0xD81C
#define GRP_8TX_PATH_MAP_D_C_M		0x30
#define HANG_PROOF_PATH_MAP_A_C		0xD81C
#define HANG_PROOF_PATH_MAP_A_C_M		0xC0
#define HANG_PROOF_PATH_MAP_B_C		0xD81C
#define HANG_PROOF_PATH_MAP_B_C_M		0x300
#define HANG_PROOF_PATH_MAP_C_C		0xD81C
#define HANG_PROOF_PATH_MAP_C_C_M		0xC00
#define HANG_PROOF_PATH_MAP_D_C		0xD81C
#define HANG_PROOF_PATH_MAP_D_C_M		0x3000
#define NORM_1STS_PATH_MAP_A_C		0xD81C
#define NORM_1STS_PATH_MAP_A_C_M		0xC000
#define NORM_1STS_PATH_MAP_B_C		0xD81C
#define NORM_1STS_PATH_MAP_B_C_M		0x30000
#define NORM_1STS_PATH_MAP_C_C		0xD81C
#define NORM_1STS_PATH_MAP_C_C_M		0xC0000
#define NORM_1STS_PATH_MAP_D_C		0xD81C
#define NORM_1STS_PATH_MAP_D_C_M		0x300000
#define NORM_2STS_PATH_MAP_A_C		0xD81C
#define NORM_2STS_PATH_MAP_A_C_M		0xC00000
#define NORM_2STS_PATH_MAP_B_C		0xD81C
#define NORM_2STS_PATH_MAP_B_C_M		0x3000000
#define NORM_2STS_PATH_MAP_C_C		0xD81C
#define NORM_2STS_PATH_MAP_C_C_M		0xC000000
#define NORM_2STS_PATH_MAP_D_C		0xD81C
#define NORM_2STS_PATH_MAP_D_C_M		0x30000000
#define RESP_1STS_PATH_MAP_A_C		0xD81C
#define RESP_1STS_PATH_MAP_A_C_M		0xC0000000
#define RESP_1STS_PATH_MAP_B_C		0xD820
#define RESP_1STS_PATH_MAP_B_C_M		0x3
#define RESP_1STS_PATH_MAP_C_C		0xD820
#define RESP_1STS_PATH_MAP_C_C_M		0xC
#define RESP_1STS_PATH_MAP_D_C		0xD820
#define RESP_1STS_PATH_MAP_D_C_M		0x30
#define RESP_2STS_PATH_MAP_A_C		0xD820
#define RESP_2STS_PATH_MAP_A_C_M		0xC0
#define RESP_2STS_PATH_MAP_B_C		0xD820
#define RESP_2STS_PATH_MAP_B_C_M		0x300
#define RESP_2STS_PATH_MAP_C_C		0xD820
#define RESP_2STS_PATH_MAP_C_C_M		0xC00
#define RESP_2STS_PATH_MAP_D_C		0xD820
#define RESP_2STS_PATH_MAP_D_C_M		0x3000
#define BF_1STS_ANT_SEL_C_C		0xD820
#define BF_1STS_ANT_SEL_C_C_M		0x4000
#define BF_1STS_ANT_SEL_D_C		0xD820
#define BF_1STS_ANT_SEL_D_C_M		0x8000
#define BF_2STS_ANT_SEL_A_C		0xD820
#define BF_2STS_ANT_SEL_A_C_M		0x10000
#define BF_2STS_ANT_SEL_B_C		0xD820
#define BF_2STS_ANT_SEL_B_C_M		0x20000
#define BF_2STS_ANT_SEL_C_C		0xD820
#define BF_2STS_ANT_SEL_C_C_M		0x40000
#define BF_2STS_ANT_SEL_D_C		0xD820
#define BF_2STS_ANT_SEL_D_C_M		0x80000
#define BYPASS_ANT_SEL_TB_BW80P80_EN_C		0xD820
#define BYPASS_ANT_SEL_TB_BW80P80_EN_C_M		0x100000
#define CBW80P80_EN_C		0xD820
#define CBW80P80_EN_C_M		0x200000
#define CLR_PROOF_CNT_C		0xD820
#define CLR_PROOF_CNT_C_M		0x400000
#define FC_ANT_SEL_A_C		0xD820
#define FC_ANT_SEL_A_C_M		0x800000
#define FC_ANT_SEL_A_EN_C		0xD820
#define FC_ANT_SEL_A_EN_C_M		0x1000000
#define FC_ANT_SEL_B_C		0xD820
#define FC_ANT_SEL_B_C_M		0x2000000
#define FC_ANT_SEL_B_EN_C		0xD820
#define FC_ANT_SEL_B_EN_C_M		0x4000000
#define FC_ANT_SEL_C_C		0xD820
#define FC_ANT_SEL_C_C_M		0x8000000
#define FC_ANT_SEL_C_EN_C		0xD820
#define FC_ANT_SEL_C_EN_C_M		0x10000000
#define FC_ANT_SEL_D_C		0xD820
#define FC_ANT_SEL_D_C_M		0x20000000
#define FC_ANT_SEL_D_EN_C		0xD820
#define FC_ANT_SEL_D_EN_C_M		0x40000000
#define FC_NTX_EN_C		0xD820
#define FC_NTX_EN_C_M		0x80000000
#define FC_PATH_EN_EN_C		0xD824
#define FC_PATH_EN_EN_C_M		0x1
#define FC_PATH_MAP_A_EN_C		0xD824
#define FC_PATH_MAP_A_EN_C_M		0x2
#define FC_PATH_MAP_B_EN_C		0xD824
#define FC_PATH_MAP_B_EN_C_M		0x4
#define FC_PATH_MAP_C_EN_C		0xD824
#define FC_PATH_MAP_C_EN_C_M		0x8
#define FC_PATH_MAP_D_EN_C		0xD824
#define FC_PATH_MAP_D_EN_C_M		0x10
#define FC_SPATIAL_EXPAN_NUM_EN_C		0xD824
#define FC_SPATIAL_EXPAN_NUM_EN_C_M		0x20
#define FORCE_MACID_ANT_MAP_A_ON_C		0xD824
#define FORCE_MACID_ANT_MAP_A_ON_C_M		0x40
#define FORCE_MACID_ANT_MAP_B_ON_C		0xD824
#define FORCE_MACID_ANT_MAP_B_ON_C_M		0x80
#define FORCE_MACID_ANT_MAP_C_ON_C		0xD824
#define FORCE_MACID_ANT_MAP_C_ON_C_M		0x100
#define FORCE_MACID_ANT_MAP_D_ON_C		0xD824
#define FORCE_MACID_ANT_MAP_D_ON_C_M		0x200
#define FORCE_MACID_ANT_PATH_EN_ON_C		0xD824
#define FORCE_MACID_ANT_PATH_EN_ON_C_M		0x400
#define FORCE_MACID_ANT_SEL_A_ON_C		0xD824
#define FORCE_MACID_ANT_SEL_A_ON_C_M		0x800
#define FORCE_MACID_ANT_SEL_A_VAL_C		0xD824
#define FORCE_MACID_ANT_SEL_A_VAL_C_M		0x1000
#define FORCE_MACID_ANT_SEL_B_ON_C		0xD824
#define FORCE_MACID_ANT_SEL_B_ON_C_M		0x2000
#define FORCE_MACID_ANT_SEL_B_VAL_C		0xD824
#define FORCE_MACID_ANT_SEL_B_VAL_C_M		0x4000
#define FORCE_MACID_ANT_SEL_C_ON_C		0xD824
#define FORCE_MACID_ANT_SEL_C_ON_C_M		0x8000
#define FORCE_MACID_ANT_SEL_C_VAL_C		0xD824
#define FORCE_MACID_ANT_SEL_C_VAL_C_M		0x10000
#define FORCE_MACID_ANT_SEL_D_ON_C		0xD824
#define FORCE_MACID_ANT_SEL_D_ON_C_M		0x20000
#define FORCE_MACID_ANT_SEL_D_VAL_C		0xD824
#define FORCE_MACID_ANT_SEL_D_VAL_C_M		0x40000
#define FORCE_MACID_ANT_SPATIAL_EXPAN_NUM_ON_C		0xD824
#define FORCE_MACID_ANT_SPATIAL_EXPAN_NUM_ON_C_M		0x80000
#define FORCE_MACID_HANG_PROOF_EN_ON_C		0xD824
#define FORCE_MACID_HANG_PROOF_EN_ON_C_M		0x100000
#define FORCE_MACID_HANG_PROOF_EN_VAL_C		0xD824
#define FORCE_MACID_HANG_PROOF_EN_VAL_C_M		0x200000
#define FORCE_MACID_INPUT_MUMIMO_NSTS_HANG_PROOF_EN_ON_C		0xD824
#define FORCE_MACID_INPUT_MUMIMO_NSTS_HANG_PROOF_EN_ON_C_M		0x400000
#define FORCE_MACID_INPUT_MUMIMO_NSTS_HANG_PROOF_EN_VAL_C		0xD824
#define FORCE_MACID_INPUT_MUMIMO_NSTS_HANG_PROOF_EN_VAL_C_M		0x800000
#define FORCE_PAR_MODE_ON_C		0xD824
#define FORCE_PAR_MODE_ON_C_M		0x1000000
#define GRP_1TX_ANT_SEL_A_C		0xD824
#define GRP_1TX_ANT_SEL_A_C_M		0x2000000
#define GRP_1TX_ANT_SEL_B_C		0xD824
#define GRP_1TX_ANT_SEL_B_C_M		0x4000000
#define GRP_1TX_ANT_SEL_C_C		0xD824
#define GRP_1TX_ANT_SEL_C_C_M		0x8000000
#define GRP_1TX_ANT_SEL_D_C		0xD824
#define GRP_1TX_ANT_SEL_D_C_M		0x10000000
#define GRP_2TX_ANT_SEL_A_C		0xD824
#define GRP_2TX_ANT_SEL_A_C_M		0x20000000
#define GRP_2TX_ANT_SEL_B_C		0xD824
#define GRP_2TX_ANT_SEL_B_C_M		0x40000000
#define GRP_2TX_ANT_SEL_C_C		0xD824
#define GRP_2TX_ANT_SEL_C_C_M		0x80000000
#define GRP_2TX_ANT_SEL_D_C		0xD828
#define GRP_2TX_ANT_SEL_D_C_M		0x1
#define GRP_3TX_ANT_SEL_A_C		0xD828
#define GRP_3TX_ANT_SEL_A_C_M		0x2
#define GRP_3TX_ANT_SEL_B_C		0xD828
#define GRP_3TX_ANT_SEL_B_C_M		0x4
#define GRP_3TX_ANT_SEL_C_C		0xD828
#define GRP_3TX_ANT_SEL_C_C_M		0x8
#define GRP_3TX_ANT_SEL_D_C		0xD828
#define GRP_3TX_ANT_SEL_D_C_M		0x10
#define GRP_4TX_ANT_SEL_A_C		0xD828
#define GRP_4TX_ANT_SEL_A_C_M		0x20
#define GRP_4TX_ANT_SEL_B_C		0xD828
#define GRP_4TX_ANT_SEL_B_C_M		0x40
#define GRP_4TX_ANT_SEL_C_C		0xD828
#define GRP_4TX_ANT_SEL_C_C_M		0x80
#define GRP_4TX_ANT_SEL_D_C		0xD828
#define GRP_4TX_ANT_SEL_D_C_M		0x100
#define GRP_5TX_ANT_SEL_A_C		0xD828
#define GRP_5TX_ANT_SEL_A_C_M		0x200
#define GRP_5TX_ANT_SEL_B_C		0xD828
#define GRP_5TX_ANT_SEL_B_C_M		0x400
#define GRP_5TX_ANT_SEL_C_C		0xD828
#define GRP_5TX_ANT_SEL_C_C_M		0x800
#define GRP_5TX_ANT_SEL_D_C		0xD828
#define GRP_5TX_ANT_SEL_D_C_M		0x1000
#define GRP_6TX_ANT_SEL_A_C		0xD828
#define GRP_6TX_ANT_SEL_A_C_M		0x2000
#define GRP_6TX_ANT_SEL_B_C		0xD828
#define GRP_6TX_ANT_SEL_B_C_M		0x4000
#define GRP_6TX_ANT_SEL_C_C		0xD828
#define GRP_6TX_ANT_SEL_C_C_M		0x8000
#define GRP_6TX_ANT_SEL_D_C		0xD828
#define GRP_6TX_ANT_SEL_D_C_M		0x10000
#define GRP_7TX_ANT_SEL_A_C		0xD828
#define GRP_7TX_ANT_SEL_A_C_M		0x20000
#define GRP_7TX_ANT_SEL_B_C		0xD828
#define GRP_7TX_ANT_SEL_B_C_M		0x40000
#define GRP_7TX_ANT_SEL_C_C		0xD828
#define GRP_7TX_ANT_SEL_C_C_M		0x80000
#define GRP_7TX_ANT_SEL_D_C		0xD828
#define GRP_7TX_ANT_SEL_D_C_M		0x100000
#define GRP_8TX_ANT_SEL_A_C		0xD828
#define GRP_8TX_ANT_SEL_A_C_M		0x200000
#define GRP_8TX_ANT_SEL_B_C		0xD828
#define GRP_8TX_ANT_SEL_B_C_M		0x400000
#define GRP_8TX_ANT_SEL_C_C		0xD828
#define GRP_8TX_ANT_SEL_C_C_M		0x800000
#define GRP_8TX_ANT_SEL_D_C		0xD828
#define GRP_8TX_ANT_SEL_D_C_M		0x1000000
#define HANG_PROOF_ANT_SEL_A_C		0xD828
#define HANG_PROOF_ANT_SEL_A_C_M		0x2000000
#define HANG_PROOF_ANT_SEL_B_C		0xD828
#define HANG_PROOF_ANT_SEL_B_C_M		0x4000000
#define HANG_PROOF_ANT_SEL_C_C		0xD828
#define HANG_PROOF_ANT_SEL_C_C_M		0x8000000
#define HANG_PROOF_ANT_SEL_D_C		0xD828
#define HANG_PROOF_ANT_SEL_D_C_M		0x10000000
#define HANG_PROOF_EN_C		0xD828
#define HANG_PROOF_EN_C_M		0x20000000
#define HANG_PROOF_OPT_C		0xD828
#define HANG_PROOF_OPT_C_M		0x40000000
#define INPUT_MUMIMO_NSTS_HANG_PROOF_EN_C		0xD828
#define INPUT_MUMIMO_NSTS_HANG_PROOF_EN_C_M		0x80000000
#define INPUT_MUMIMO_NSTS_HANG_PROOF_OPT_C		0xD82C
#define INPUT_MUMIMO_NSTS_HANG_PROOF_OPT_C_M		0x1
#define N_TX_CAL_MOD_C		0xD82C
#define N_TX_CAL_MOD_C_M		0x2
#define N_TX_CAL_MOD_HANG_PROOF_C		0xD82C
#define N_TX_CAL_MOD_HANG_PROOF_C_M		0x4
#define NORM_1STS_ANT_SEL_A_C		0xD82C
#define NORM_1STS_ANT_SEL_A_C_M		0x8
#define NORM_1STS_ANT_SEL_B_C		0xD82C
#define NORM_1STS_ANT_SEL_B_C_M		0x10
#define NORM_1STS_ANT_SEL_C_C		0xD82C
#define NORM_1STS_ANT_SEL_C_C_M		0x20
#define NORM_1STS_ANT_SEL_D_C		0xD82C
#define NORM_1STS_ANT_SEL_D_C_M		0x40
#define NORM_2STS_ANT_SEL_A_C		0xD82C
#define NORM_2STS_ANT_SEL_A_C_M		0x80
#define NORM_2STS_ANT_SEL_B_C		0xD82C
#define NORM_2STS_ANT_SEL_B_C_M		0x100
#define NORM_2STS_ANT_SEL_C_C		0xD82C
#define NORM_2STS_ANT_SEL_C_C_M		0x200
#define NORM_2STS_ANT_SEL_D_C		0xD82C
#define NORM_2STS_ANT_SEL_D_C_M		0x400
#define RESP_1STS_ANT_SEL_A_C		0xD82C
#define RESP_1STS_ANT_SEL_A_C_M		0x800
#define RESP_1STS_ANT_SEL_B_C		0xD82C
#define RESP_1STS_ANT_SEL_B_C_M		0x1000
#define RESP_1STS_ANT_SEL_C_C		0xD82C
#define RESP_1STS_ANT_SEL_C_C_M		0x2000
#define RESP_1STS_ANT_SEL_D_C		0xD82C
#define RESP_1STS_ANT_SEL_D_C_M		0x4000
#define RESP_2STS_ANT_SEL_A_C		0xD82C
#define RESP_2STS_ANT_SEL_A_C_M		0x8000
#define RESP_2STS_ANT_SEL_B_C		0xD82C
#define RESP_2STS_ANT_SEL_B_C_M		0x10000
#define RESP_2STS_ANT_SEL_C_C		0xD82C
#define RESP_2STS_ANT_SEL_C_C_M		0x20000
#define RESP_2STS_ANT_SEL_D_C		0xD82C
#define RESP_2STS_ANT_SEL_D_C_M		0x40000
#define USR_LIST_TBL_RD_C		0xD82C
#define USR_LIST_TBL_RD_C_M		0x80000
#define FORCE_PWUL_RPL_UP_VAL_C		0xD830
#define FORCE_PWUL_RPL_UP_VAL_C_M		0x1FF
#define FORCE_PWUL_RPL_VAL_C		0xD830
#define FORCE_PWUL_RPL_VAL_C_M		0x3FE00
#define FORCE_PWCOM_RU_ALLOC_VAL_C		0xD830
#define FORCE_PWCOM_RU_ALLOC_VAL_C_M		0x3FC0000
#define FORCE_PWSR_TXPWR_PD_VAL_C		0xD830
#define FORCE_PWSR_TXPWR_PD_VAL_C_M		0xFC000000
#define FORCE_PWRU_CH20_WITH_DATA_VAL_C		0xD834
#define FORCE_PWRU_CH20_WITH_DATA_VAL_C_M		0xFF
#define FORCE_PWCOM_MACID_VAL_C		0xD834
#define FORCE_PWCOM_MACID_VAL_C_M		0x7F00
#define FORCE_PWUL_TAR_RSSI_VAL_C		0xD834
#define FORCE_PWUL_TAR_RSSI_VAL_C_M		0x3F8000
#define FORCE_PWSR_TXPWR_TOLER_VAL_C		0xD834
#define FORCE_PWSR_TXPWR_TOLER_VAL_C_M		0xFC00000
#define DBG_ANT_SEL_C		0xD834
#define DBG_ANT_SEL_C_M		0xF0000000
#define FORCE_PWUL_AP_TX_PW_VAL_C		0xD838
#define FORCE_PWUL_AP_TX_PW_VAL_C_M		0x3F
#define FORCE_PWCOM_MCS_VAL_C		0xD838
#define FORCE_PWCOM_MCS_VAL_C_M		0x7C0
#define FORCE_OUT_PWCOM_MAX_MCS_VAL_C		0xD838
#define FORCE_OUT_PWCOM_MAX_MCS_VAL_C_M		0x7800
#define FORCE_PWCOM_PPDU_TYPE_VAL_C		0xD838
#define FORCE_PWCOM_PPDU_TYPE_VAL_C_M		0x78000
#define FORCE_PWCOM_TXSC_VAL_C		0xD838
#define FORCE_PWCOM_TXSC_VAL_C_M		0x780000
#define FORCE_MACID_PW_MODE_VAL_C		0xD838
#define FORCE_MACID_PW_MODE_VAL_C_M		0x3800000
#define FORCE_PWANT_NSTS_VAL_C		0xD838
#define FORCE_PWANT_NSTS_VAL_C_M		0x1C000000
#define FORCE_PWCOM_VAL_C		0xD838
#define FORCE_PWCOM_VAL_C_M		0xE0000000
#define FORCE_PWRU_GRP_NTX_VAL_C		0xD83C
#define FORCE_PWRU_GRP_NTX_VAL_C_M		0x7
#define FORCE_PWCOM_CBW_IDX_VAL_C		0xD83C
#define FORCE_PWCOM_CBW_IDX_VAL_C_M		0x18
#define FORCE_PWCOM_DBW_IDX_VAL_C		0xD83C
#define FORCE_PWCOM_DBW_IDX_VAL_C_M		0x60
#define FORCE_PWCOM_PRECODING_MODE_IDX_VAL_C		0xD83C
#define FORCE_PWCOM_PRECODING_MODE_IDX_VAL_C_M		0x180
#define BT_GRANT_RX_FORCE_OFF_C		0xD83C
#define BT_GRANT_RX_FORCE_OFF_C_M		0x200
#define BT_GRANT_RX_VAL_C		0xD83C
#define BT_GRANT_RX_VAL_C_M		0x400
#define BT_GRANT_TX_FORCE_OFF_C		0xD83C
#define BT_GRANT_TX_FORCE_OFF_C_M		0x800
#define BT_GRANT_TX_VAL_C		0xD83C
#define BT_GRANT_TX_VAL_C_M		0x1000
#define BT_GRANT_WL_FORCE_OFF_C		0xD83C
#define BT_GRANT_WL_FORCE_OFF_C_M		0x2000
#define BT_GRANT_WL_VAL_C		0xD83C
#define BT_GRANT_WL_VAL_C_M		0x4000
#define ANT_SEL_DBG_EN_C		0xD83C
#define ANT_SEL_DBG_EN_C_M		0x8000
#define CLR_ANT_SET_C		0xD83C
#define CLR_ANT_SET_C_M		0x10000
#define FORCE_CCA_TH_ALLOW_ON_C		0xD83C
#define FORCE_CCA_TH_ALLOW_ON_C_M		0x20000
#define FORCE_CCA_TH_ALLOW_VAL_C		0xD83C
#define FORCE_CCA_TH_ALLOW_VAL_C_M		0x40000
#define FORCE_MACID_CCA_TH_ALLOW_ON_C		0xD83C
#define FORCE_MACID_CCA_TH_ALLOW_ON_C_M		0x80000
#define FORCE_MACID_CCA_TH_ALLOW_VAL_C		0xD83C
#define FORCE_MACID_CCA_TH_ALLOW_VAL_C_M		0x100000
#define FORCE_MACID_MUMIMO_EN_ON_C		0xD83C
#define FORCE_MACID_MUMIMO_EN_ON_C_M		0x200000
#define FORCE_MACID_MUMIMO_EN_VAL_C		0xD83C
#define FORCE_MACID_MUMIMO_EN_VAL_C_M		0x400000
#define FORCE_MACID_NDP_EN_ON_C		0xD83C
#define FORCE_MACID_NDP_EN_ON_C_M		0x800000
#define FORCE_MACID_NDP_EN_VAL_C		0xD83C
#define FORCE_MACID_NDP_EN_VAL_C_M		0x1000000
#define FORCE_MACID_NORM_EN_ON_C		0xD83C
#define FORCE_MACID_NORM_EN_ON_C_M		0x2000000
#define FORCE_MACID_NORM_EN_VAL_C		0xD83C
#define FORCE_MACID_NORM_EN_VAL_C_M		0x4000000
#define FORCE_MACID_PW_MODE_ON_C		0xD83C
#define FORCE_MACID_PW_MODE_ON_C_M		0x8000000
#define FORCE_MACID_RESP_EN_ON_C		0xD83C
#define FORCE_MACID_RESP_EN_ON_C_M		0x10000000
#define FORCE_MACID_RESP_EN_VAL_C		0xD83C
#define FORCE_MACID_RESP_EN_VAL_C_M		0x20000000
#define FORCE_MACID_TXBF_EN_ON_C		0xD83C
#define FORCE_MACID_TXBF_EN_ON_C_M		0x40000000
#define FORCE_MACID_TXBF_EN_VAL_C		0xD83C
#define FORCE_MACID_TXBF_EN_VAL_C_M		0x80000000
#define FORCE_OUT_PWCOM_MAX_MCS_ON_C		0xD840
#define FORCE_OUT_PWCOM_MAX_MCS_ON_C_M		0x1
#define FORCE_PWANT_ACTIVE_TX_EN_ON_C		0xD840
#define FORCE_PWANT_ACTIVE_TX_EN_ON_C_M		0x2
#define FORCE_PWANT_ACTIVE_TX_EN_VAL_C		0xD840
#define FORCE_PWANT_ACTIVE_TX_EN_VAL_C_M		0x4
#define FORCE_PWANT_NDP_EN_ON_C		0xD840
#define FORCE_PWANT_NDP_EN_ON_C_M		0x8
#define FORCE_PWANT_NDP_EN_VAL_C		0xD840
#define FORCE_PWANT_NDP_EN_VAL_C_M		0x10
#define FORCE_PWANT_NSTS_ON_C		0xD840
#define FORCE_PWANT_NSTS_ON_C_M		0x20
#define FORCE_PWCOM_CBW_IDX_ON_C		0xD840
#define FORCE_PWCOM_CBW_IDX_ON_C_M		0x40
#define FORCE_PWCOM_ON_C		0xD840
#define FORCE_PWCOM_ON_C_M		0x80
#define FORCE_PWCOM_REQ_ON_C		0xD840
#define FORCE_PWCOM_REQ_ON_C_M		0x100
#define FORCE_PWCOM_REQ_VAL_C		0xD840
#define FORCE_PWCOM_REQ_VAL_C_M		0x200
#define FORCE_PWCOM_DBW_IDX_ON_C		0xD840
#define FORCE_PWCOM_DBW_IDX_ON_C_M		0x400
#define FORCE_PWCOM_DCM_ON_C		0xD840
#define FORCE_PWCOM_DCM_ON_C_M		0x800
#define FORCE_PWCOM_DCM_VAL_C		0xD840
#define FORCE_PWCOM_DCM_VAL_C_M		0x1000
#define FORCE_PWCOM_MACID_ON_C		0xD840
#define FORCE_PWCOM_MACID_ON_C_M		0x2000
#define FORCE_PWCOM_MCS_ON_C		0xD840
#define FORCE_PWCOM_MCS_ON_C_M		0x4000
#define FORCE_PWCOM_PPDU_TYPE_ON_C		0xD840
#define FORCE_PWCOM_PPDU_TYPE_ON_C_M		0x8000
#define FORCE_PWCOM_PRECODING_MODE_IDX_ON_C		0xD840
#define FORCE_PWCOM_PRECODING_MODE_IDX_ON_C_M		0x10000
#define FORCE_PWCOM_RU_ALLOC_ON_C		0xD840
#define FORCE_PWCOM_RU_ALLOC_ON_C_M		0x20000
#define FORCE_PWCOM_RX_LTE_ON_C		0xD840
#define FORCE_PWCOM_RX_LTE_ON_C_M		0x40000
#define FORCE_PWCOM_RX_LTE_VAL_C		0xD840
#define FORCE_PWCOM_RX_LTE_VAL_C_M		0x80000
#define FORCE_PWCOM_STBC_EN_ON_C		0xD840
#define FORCE_PWCOM_STBC_EN_ON_C_M		0x100000
#define FORCE_PWCOM_STBC_EN_VAL_C		0xD840
#define FORCE_PWCOM_STBC_EN_VAL_C_M		0x200000
#define FORCE_PWCOM_TXSC_ON_C		0xD840
#define FORCE_PWCOM_TXSC_ON_C_M		0x400000
#define FORCE_PWRU_CH20_WITH_DATA_ON_C		0xD840
#define FORCE_PWRU_CH20_WITH_DATA_ON_C_M		0x800000
#define FORCE_PWRU_GRP_NTX_ON_C		0xD840
#define FORCE_PWRU_GRP_NTX_ON_C_M		0x1000000
#define FORCE_PWSR_TXPWR_PD_ON_C		0xD840
#define FORCE_PWSR_TXPWR_PD_ON_C_M		0x2000000
#define FORCE_PWSR_TXPWR_TOLER_ON_C		0xD840
#define FORCE_PWSR_TXPWR_TOLER_ON_C_M		0x4000000
#define FORCE_PWTSSI_FAST_MODE_EN_ON_C		0xD840
#define FORCE_PWTSSI_FAST_MODE_EN_ON_C_M		0x8000000
#define FORCE_PWTSSI_FAST_MODE_EN_VAL_C		0xD840
#define FORCE_PWTSSI_FAST_MODE_EN_VAL_C_M		0x10000000
#define FORCE_PWUL_AP_TX_PW_ON_C		0xD840
#define FORCE_PWUL_AP_TX_PW_ON_C_M		0x20000000
#define FORCE_PWUL_RPL_ON_C		0xD840
#define FORCE_PWUL_RPL_ON_C_M		0x40000000
#define FORCE_PWUL_RPL_UP_EN_ON_C		0xD840
#define FORCE_PWUL_RPL_UP_EN_ON_C_M		0x80000000
#define FORCE_PWUL_RPL_UP_EN_VAL_C		0xD844
#define FORCE_PWUL_RPL_UP_EN_VAL_C_M		0x1
#define FORCE_PWUL_RPL_UP_ON_C		0xD844
#define FORCE_PWUL_RPL_UP_ON_C_M		0x2
#define FORCE_PWUL_TAR_RSSI_ON_C		0xD844
#define FORCE_PWUL_TAR_RSSI_ON_C_M		0x4
#define HERU_CH20_WITH_DATA_FROM_F2P_DIS_C		0xD844
#define HERU_CH20_WITH_DATA_FROM_F2P_DIS_C_M		0x8
#define HERU_MASK_DIS_C		0xD844
#define HERU_MASK_DIS_C_M		0x10
#define MUMIMO_APPLY_PWLIMBF_EN_C		0xD844
#define MUMIMO_APPLY_PWLIMBF_EN_C_M		0x20
#define PWRU_CH20_WITH_DATA_HANG_PROOF_EN_C		0xD844
#define PWRU_CH20_WITH_DATA_HANG_PROOF_EN_C_M		0x40
#define SR_MCS_MASK_DIS_C		0xD844
#define SR_MCS_MASK_DIS_C_M		0x80
#define TSSI_MAC_PWCOM_CH20_WITH_DATA_BIT_INV_C		0xD844
#define TSSI_MAC_PWCOM_CH20_WITH_DATA_BIT_INV_C_M		0x100
#define TSSI_MAC_PWCOM_CH20_WITH_DATA_BIT_REV_C		0xD844
#define TSSI_MAC_PWCOM_CH20_WITH_DATA_BIT_REV_C_M		0x200
#define BANDEDGE_NONZERO_CFG_SBW160_0_C		0xD908
#define BANDEDGE_NONZERO_CFG_SBW160_0_C_M		0xFF
#define BANDEDGE_NONZERO_CFG_SBW160_1_C		0xD908
#define BANDEDGE_NONZERO_CFG_SBW160_1_C_M		0xFF00
#define BANDEDGE_NONZERO_CFG_SBW160_2_C		0xD908
#define BANDEDGE_NONZERO_CFG_SBW160_2_C_M		0xFF0000
#define BANDEDGE_NONZERO_CFG_SBW160_3_C		0xD908
#define BANDEDGE_NONZERO_CFG_SBW160_3_C_M		0xFF000000
#define BANDEDGE_NONZERO_CFG_SBW160_4_C		0xD90C
#define BANDEDGE_NONZERO_CFG_SBW160_4_C_M		0xFF
#define BANDEDGE_NONZERO_CFG_SBW160_5_C		0xD90C
#define BANDEDGE_NONZERO_CFG_SBW160_5_C_M		0xFF00
#define BANDEDGE_NONZERO_CFG_SBW160_6_C		0xD90C
#define BANDEDGE_NONZERO_CFG_SBW160_6_C_M		0xFF0000
#define BANDEDGE_NONZERO_CFG_SBW160_7_C		0xD90C
#define BANDEDGE_NONZERO_CFG_SBW160_7_C_M		0xFF000000
#define BANDEDGE_NONZERO_CFG_SBW20_C		0xD910
#define BANDEDGE_NONZERO_CFG_SBW20_C_M		0xFF
#define BANDEDGE_NONZERO_CFG_SBW40_0_C		0xD910
#define BANDEDGE_NONZERO_CFG_SBW40_0_C_M		0xFF00
#define BANDEDGE_NONZERO_CFG_SBW40_1_C		0xD910
#define BANDEDGE_NONZERO_CFG_SBW40_1_C_M		0xFF0000
#define BANDEDGE_NONZERO_CFG_SBW80_0_C		0xD910
#define BANDEDGE_NONZERO_CFG_SBW80_0_C_M		0xFF000000
#define BANDEDGE_NONZERO_CFG_SBW80_1_C		0xD914
#define BANDEDGE_NONZERO_CFG_SBW80_1_C_M		0xFF
#define BANDEDGE_NONZERO_CFG_SBW80_2_C		0xD914
#define BANDEDGE_NONZERO_CFG_SBW80_2_C_M		0xFF00
#define BANDEDGE_NONZERO_CFG_SBW80_3_C		0xD914
#define BANDEDGE_NONZERO_CFG_SBW80_3_C_M		0xFF0000
#define BANDEDGE_ZERO_CFG_SBW160_0_C		0xD914
#define BANDEDGE_ZERO_CFG_SBW160_0_C_M		0xFF000000
#define BANDEDGE_ZERO_CFG_SBW160_1_C		0xD918
#define BANDEDGE_ZERO_CFG_SBW160_1_C_M		0xFF
#define BANDEDGE_ZERO_CFG_SBW160_2_C		0xD918
#define BANDEDGE_ZERO_CFG_SBW160_2_C_M		0xFF00
#define BANDEDGE_ZERO_CFG_SBW160_3_C		0xD918
#define BANDEDGE_ZERO_CFG_SBW160_3_C_M		0xFF0000
#define BANDEDGE_ZERO_CFG_SBW160_4_C		0xD918
#define BANDEDGE_ZERO_CFG_SBW160_4_C_M		0xFF000000
#define BANDEDGE_ZERO_CFG_SBW160_5_C		0xD91C
#define BANDEDGE_ZERO_CFG_SBW160_5_C_M		0xFF
#define BANDEDGE_ZERO_CFG_SBW160_6_C		0xD91C
#define BANDEDGE_ZERO_CFG_SBW160_6_C_M		0xFF00
#define BANDEDGE_ZERO_CFG_SBW160_7_C		0xD91C
#define BANDEDGE_ZERO_CFG_SBW160_7_C_M		0xFF0000
#define BANDEDGE_ZERO_CFG_SBW20_C		0xD91C
#define BANDEDGE_ZERO_CFG_SBW20_C_M		0xFF000000
#define BANDEDGE_ZERO_CFG_SBW40_0_C		0xD920
#define BANDEDGE_ZERO_CFG_SBW40_0_C_M		0xFF
#define BANDEDGE_ZERO_CFG_SBW40_1_C		0xD920
#define BANDEDGE_ZERO_CFG_SBW40_1_C_M		0xFF00
#define BANDEDGE_ZERO_CFG_SBW80_0_C		0xD920
#define BANDEDGE_ZERO_CFG_SBW80_0_C_M		0xFF0000
#define BANDEDGE_ZERO_CFG_SBW80_1_C		0xD920
#define BANDEDGE_ZERO_CFG_SBW80_1_C_M		0xFF000000
#define BANDEDGE_ZERO_CFG_SBW80_2_C		0xD924
#define BANDEDGE_ZERO_CFG_SBW80_2_C_M		0xFF
#define BANDEDGE_ZERO_CFG_SBW80_3_C		0xD924
#define BANDEDGE_ZERO_CFG_SBW80_3_C_M		0xFF00
#define BMODE_INIT_DIFF_SEG0_DB_C		0xD924
#define BMODE_INIT_DIFF_SEG0_DB_C_M		0xFF0000
#define BMODE_INIT_OFST_SEG0_DB_C		0xD924
#define BMODE_INIT_OFST_SEG0_DB_C_M		0xFF000000
#define CBW_SUB20_0_C		0xD928
#define CBW_SUB20_0_C_M		0xFF
#define CBW_SUB20_1_C		0xD928
#define CBW_SUB20_1_C_M		0xFF00
#define CBW_SUB20_2_C		0xD928
#define CBW_SUB20_2_C_M		0xFF0000
#define CBW_SUB20_3_C		0xD928
#define CBW_SUB20_3_C_M		0xFF000000
#define CBW_SUB20_4_C		0xD92C
#define CBW_SUB20_4_C_M		0xFF
#define CBW_SUB20_5_C		0xD92C
#define CBW_SUB20_5_C_M		0xFF00
#define CBW_SUB20_6_C		0xD92C
#define CBW_SUB20_6_C_M		0xFF0000
#define CBW_SUB20_7_C		0xD92C
#define CBW_SUB20_7_C_M		0xFF000000
#define CH_COMB_COMMON_DIFF_DB_C		0xD930
#define CH_COMB_COMMON_DIFF_DB_C_M		0xFF
#define CH_COMB_OFST_BANDEDGE_NONZERO_BW160_C		0xD930
#define CH_COMB_OFST_BANDEDGE_NONZERO_BW160_C_M		0xFF00
#define CH_COMB_OFST_BANDEDGE_NONZERO_BW20_C		0xD930
#define CH_COMB_OFST_BANDEDGE_NONZERO_BW20_C_M		0xFF0000
#define CH_COMB_OFST_BANDEDGE_NONZERO_BW40_C		0xD930
#define CH_COMB_OFST_BANDEDGE_NONZERO_BW40_C_M		0xFF000000
#define CH_COMB_OFST_BANDEDGE_NONZERO_BW80_C		0xD934
#define CH_COMB_OFST_BANDEDGE_NONZERO_BW80_C_M		0xFF
#define CH_COMB_OFST_BANDEDGE_ZERO_BW160_C		0xD934
#define CH_COMB_OFST_BANDEDGE_ZERO_BW160_C_M		0xFF00
#define CH_COMB_OFST_BANDEDGE_ZERO_BW20_C		0xD934
#define CH_COMB_OFST_BANDEDGE_ZERO_BW20_C_M		0xFF0000
#define CH_COMB_OFST_BANDEDGE_ZERO_BW40_C		0xD934
#define CH_COMB_OFST_BANDEDGE_ZERO_BW40_C_M		0xFF000000
#define CH_COMB_OFST_BANDEDGE_ZERO_BW80_C		0xD938
#define CH_COMB_OFST_BANDEDGE_ZERO_BW80_C_M		0xFF
#define F_CH20_WITH_DATA_LEGACY_VAL_C		0xD938
#define F_CH20_WITH_DATA_LEGACY_VAL_C_M		0xFF00
#define F_CH20_WITH_DATA_NONLEGACY_VAL_C		0xD938
#define F_CH20_WITH_DATA_NONLEGACY_VAL_C_M		0xFF0000
#define F_PW_OFST_OUT_SEG0_DB_C		0xD938
#define F_PW_OFST_OUT_SEG0_DB_C_M		0xFF000000
#define F_TSSI_DIFF_OUT_SEG0_DB_C		0xD93C
#define F_TSSI_DIFF_OUT_SEG0_DB_C_M		0xFF
#define HEER_INIT_DIFF_SEG0_DB_C		0xD93C
#define HEER_INIT_DIFF_SEG0_DB_C_M		0xFF00
#define HEER_INIT_OFST_SEG0_DB_C		0xD93C
#define HEER_INIT_OFST_SEG0_DB_C_M		0xFF0000
#define HEMU_INIT_DIFF_SEG0_DB_C		0xD93C
#define HEMU_INIT_DIFF_SEG0_DB_C_M		0xFF000000
#define HEMU_INIT_OFST_SEG0_DB_C		0xD940
#define HEMU_INIT_OFST_SEG0_DB_C_M		0xFF
#define HESU_INIT_DIFF_SEG0_DB_C		0xD940
#define HESU_INIT_DIFF_SEG0_DB_C_M		0xFF00
#define HESU_INIT_OFST_SEG0_DB_C		0xD940
#define HESU_INIT_OFST_SEG0_DB_C_M		0xFF0000
#define TB_INIT_DIFF_ATHESTF_SEG0_DB_C		0xD940
#define TB_INIT_DIFF_ATHESTF_SEG0_DB_C_M		0xFF000000
#define TB_INIT_DIFF_SEG0_DB_C		0xD944
#define TB_INIT_DIFF_SEG0_DB_C_M		0xFF
#define TB_INIT_OFST_ATHESTF_SEG0_DB_C		0xD944
#define TB_INIT_OFST_ATHESTF_SEG0_DB_C_M		0xFF00
#define TB_INIT_OFST_SEG0_DB_C		0xD944
#define TB_INIT_OFST_SEG0_DB_C_M		0xFF0000
#define HT_INIT_DIFF_SEG0_DB_C		0xD944
#define HT_INIT_DIFF_SEG0_DB_C_M		0xFF000000
#define HT_INIT_OFST_SEG0_DB_C		0xD948
#define HT_INIT_OFST_SEG0_DB_C_M		0xFF
#define LEGACY_INIT_DIFF_SEG0_DB_C		0xD948
#define LEGACY_INIT_DIFF_SEG0_DB_C_M		0xFF00
#define LEGACY_INIT_OFST_SEG0_DB_C		0xD948
#define LEGACY_INIT_OFST_SEG0_DB_C_M		0xFF0000
#define VHT_INIT_DIFF_SEG0_DB_C		0xD948
#define VHT_INIT_DIFF_SEG0_DB_C_M		0xFF000000
#define VHT_INIT_OFST_SEG0_DB_C		0xD94C
#define VHT_INIT_OFST_SEG0_DB_C_M		0xFF
#define TSSI_MAC_DBG_SEL_C		0xD94C
#define TSSI_MAC_DBG_SEL_C_M		0x3F00
#define BANDEDGE_LEGACY_RATEIDX_TH_C		0xD94C
#define BANDEDGE_LEGACY_RATEIDX_TH_C_M		0x3C000
#define BANDEDGE_NONLEGACY_RATEIDX_TH_C		0xD94C
#define BANDEDGE_NONLEGACY_RATEIDX_TH_C_M		0x3C0000
#define F_FORMAT_C		0xD94C
#define F_FORMAT_C_M		0x3C00000
#define F_RATE_IDX_C		0xD94C
#define F_RATE_IDX_C_M		0x3C000000
#define BANDEDGE_CFG_C		0xD94C
#define BANDEDGE_CFG_C_M		0xC0000000
#define F_TXSC_C		0xD950
#define F_TXSC_C_M		0xF
#define F_CBW_C		0xD950
#define F_CBW_C_M		0x30
#define F_DBW_C		0xD950
#define F_DBW_C_M		0xC0
#define F_PRECODING_MODE_IDX_C		0xD950
#define F_PRECODING_MODE_IDX_C_M		0x300
#define CH20_WITH_DATA_LEGACY_SWAP_C		0xD950
#define CH20_WITH_DATA_LEGACY_SWAP_C_M		0x400
#define CH20_WITH_DATA_NONLEGACY_SWAP_C		0xD950
#define CH20_WITH_DATA_NONLEGACY_SWAP_C_M		0x800
#define F_BANDEDGE_CFG_TB_EN_C		0xD950
#define F_BANDEDGE_CFG_TB_EN_C_M		0x1000
#define F_BANDEDGE_CFG_MU_EN_C		0xD950
#define F_BANDEDGE_CFG_MU_EN_C_M		0x2000
#define F_BANDEDGE_CFG_NDP_EN_C		0xD950
#define F_BANDEDGE_CFG_NDP_EN_C_M		0x4000
#define F_BANDEDGE_CFG_SUBF_EN_C		0xD950
#define F_BANDEDGE_CFG_SUBF_EN_C_M		0x8000
#define F_BANDEDGE_CFG_SUDCM_EN_C		0xD950
#define F_BANDEDGE_CFG_SUDCM_EN_C_M		0x10000
#define F_BANDEDGE_CFG_SUSTBC_EN_C		0xD950
#define F_BANDEDGE_CFG_SUSTBC_EN_C_M		0x20000
#define F_BMODE_BANDEDGE_IND_EN_C		0xD950
#define F_BMODE_BANDEDGE_IND_EN_C_M		0x40000
#define F_BMODE_BANDEDGE_IND_VAL_C		0xD950
#define F_BMODE_BANDEDGE_IND_VAL_C_M		0x80000
#define F_BMODE_BYPASS_CBW_FLTR_EN_C		0xD950
#define F_BMODE_BYPASS_CBW_FLTR_EN_C_M		0x100000
#define F_BMODE_BYPASS_DBW_FLTR_EN_C		0xD950
#define F_BMODE_BYPASS_DBW_FLTR_EN_C_M		0x200000
#define F_BMODE_DIFF_OUT_EN_C		0xD950
#define F_BMODE_DIFF_OUT_EN_C_M		0x400000
#define F_BMODE_OFST_OUT_EN_C		0xD950
#define F_BMODE_OFST_OUT_EN_C_M		0x800000
#define F_CBW_EN_C		0xD950
#define F_CBW_EN_C_M		0x1000000
#define F_CH20_WITH_DATA_EN_C		0xD950
#define F_CH20_WITH_DATA_EN_C_M		0x2000000
#define F_DBW_EN_C		0xD950
#define F_DBW_EN_C_M		0x4000000
#define F_FAST_MODE_COMP_INIT_EN_C		0xD950
#define F_FAST_MODE_COMP_INIT_EN_C_M		0x8000000
#define F_FORMAT_EN_C		0xD950
#define F_FORMAT_EN_C_M		0x10000000
#define F_HEER_BANDEDGE_IND_EN_C		0xD950
#define F_HEER_BANDEDGE_IND_EN_C_M		0x20000000
#define F_HEER_BANDEDGE_IND_VAL_C		0xD950
#define F_HEER_BANDEDGE_IND_VAL_C_M		0x40000000
#define F_HEER_BYPASS_CBW_FLTR_EN_C		0xD950
#define F_HEER_BYPASS_CBW_FLTR_EN_C_M		0x80000000
#define F_HEER_BYPASS_DBW_FLTR_EN_C		0xD954
#define F_HEER_BYPASS_DBW_FLTR_EN_C_M		0x1
#define F_HEER_DIFF_OUT_EN_C		0xD954
#define F_HEER_DIFF_OUT_EN_C_M		0x2
#define F_HEER_OFST_OUT_EN_C		0xD954
#define F_HEER_OFST_OUT_EN_C_M		0x4
#define F_HEMU_BANDEDGE_IND_EN_C		0xD954
#define F_HEMU_BANDEDGE_IND_EN_C_M		0x8
#define F_HEMU_BANDEDGE_IND_VAL_C		0xD954
#define F_HEMU_BANDEDGE_IND_VAL_C_M		0x10
#define F_HEMU_BYPASS_CBW_FLTR_EN_C		0xD954
#define F_HEMU_BYPASS_CBW_FLTR_EN_C_M		0x20
#define F_HEMU_BYPASS_DBW_FLTR_EN_C		0xD954
#define F_HEMU_BYPASS_DBW_FLTR_EN_C_M		0x40
#define F_HEMU_DIFF_OUT_EN_C		0xD954
#define F_HEMU_DIFF_OUT_EN_C_M		0x80
#define F_HEMU_OFST_OUT_EN_C		0xD954
#define F_HEMU_OFST_OUT_EN_C_M		0x100
#define F_HESU_BANDEDGE_IND_EN_C		0xD954
#define F_HESU_BANDEDGE_IND_EN_C_M		0x200
#define F_HESU_BANDEDGE_IND_VAL_C		0xD954
#define F_HESU_BANDEDGE_IND_VAL_C_M		0x400
#define F_HESU_BYPASS_CBW_FLTR_EN_C		0xD954
#define F_HESU_BYPASS_CBW_FLTR_EN_C_M		0x800
#define F_HESU_BYPASS_DBW_FLTR_EN_C		0xD954
#define F_HESU_BYPASS_DBW_FLTR_EN_C_M		0x1000
#define F_HESU_DIFF_OUT_EN_C		0xD954
#define F_HESU_DIFF_OUT_EN_C_M		0x2000
#define F_HESU_OFST_OUT_EN_C		0xD954
#define F_HESU_OFST_OUT_EN_C_M		0x4000
#define F_TB_BANDEDGE_IND_EN_C		0xD954
#define F_TB_BANDEDGE_IND_EN_C_M		0x8000
#define F_TB_BANDEDGE_IND_VAL_C		0xD954
#define F_TB_BANDEDGE_IND_VAL_C_M		0x10000
#define F_TB_BYPASS_CBW_FLTR_EN_C		0xD954
#define F_TB_BYPASS_CBW_FLTR_EN_C_M		0x20000
#define F_TB_BYPASS_DBW_FLTR_EN_C		0xD954
#define F_TB_BYPASS_DBW_FLTR_EN_C_M		0x40000
#define F_TB_DIFF_OUT_EN_C		0xD954
#define F_TB_DIFF_OUT_EN_C_M		0x80000
#define F_TB_OFST_OUT_EN_C		0xD954
#define F_TB_OFST_OUT_EN_C_M		0x100000
#define F_HT_BANDEDGE_IND_EN_C		0xD954
#define F_HT_BANDEDGE_IND_EN_C_M		0x200000
#define F_HT_BANDEDGE_IND_VAL_C		0xD954
#define F_HT_BANDEDGE_IND_VAL_C_M		0x400000
#define F_HT_BYPASS_CBW_FLTR_EN_C		0xD954
#define F_HT_BYPASS_CBW_FLTR_EN_C_M		0x800000
#define F_HT_BYPASS_DBW_FLTR_EN_C		0xD954
#define F_HT_BYPASS_DBW_FLTR_EN_C_M		0x1000000
#define F_HT_DIFF_OUT_EN_C		0xD954
#define F_HT_DIFF_OUT_EN_C_M		0x2000000
#define F_HT_OFST_OUT_EN_C		0xD954
#define F_HT_OFST_OUT_EN_C_M		0x4000000
#define F_IS_NDP_C		0xD954
#define F_IS_NDP_C_M		0x8000000
#define F_IS_NDP_EN_C		0xD954
#define F_IS_NDP_EN_C_M		0x10000000
#define F_IS_SU_DCM_C		0xD954
#define F_IS_SU_DCM_C_M		0x20000000
#define F_IS_SU_DCM_EN_C		0xD954
#define F_IS_SU_DCM_EN_C_M		0x40000000
#define F_IS_SU_STBC_C		0xD954
#define F_IS_SU_STBC_C_M		0x80000000
#define F_IS_SU_STBC_EN_C		0xD958
#define F_IS_SU_STBC_EN_C_M		0x1
#define F_LEGACY_BANDEDGE_IND_EN_C		0xD958
#define F_LEGACY_BANDEDGE_IND_EN_C_M		0x2
#define F_LEGACY_BANDEDGE_IND_VAL_C		0xD958
#define F_LEGACY_BANDEDGE_IND_VAL_C_M		0x4
#define F_LEGACY_BYPASS_CBW_FLTR_EN_C		0xD958
#define F_LEGACY_BYPASS_CBW_FLTR_EN_C_M		0x8
#define F_LEGACY_BYPASS_DBW_FLTR_EN_C		0xD958
#define F_LEGACY_BYPASS_DBW_FLTR_EN_C_M		0x10
#define F_LEGACY_DIFF_OUT_EN_C		0xD958
#define F_LEGACY_DIFF_OUT_EN_C_M		0x20
#define F_LEGACY_OFST_OUT_EN_C		0xD958
#define F_LEGACY_OFST_OUT_EN_C_M		0x40
#define F_PRECODING_MODE_IDX_EN_C		0xD958
#define F_PRECODING_MODE_IDX_EN_C_M		0x80
#define F_RATE_IDX_EN_C		0xD958
#define F_RATE_IDX_EN_C_M		0x100
#define F_TSSI_FAST_MODE_IDX_C		0xD958
#define F_TSSI_FAST_MODE_IDX_C_M		0x200
#define F_TSSI_FAST_MODE_IDX_EN_C		0xD958
#define F_TSSI_FAST_MODE_IDX_EN_C_M		0x400
#define F_TSSI_OUT_EN_C		0xD958
#define F_TSSI_OUT_EN_C_M		0x800
#define F_TXSC_EN_C		0xD958
#define F_TXSC_EN_C_M		0x1000
#define F_VHT_BANDEDGE_IND_EN_C		0xD958
#define F_VHT_BANDEDGE_IND_EN_C_M		0x2000
#define F_VHT_BANDEDGE_IND_VAL_C		0xD958
#define F_VHT_BANDEDGE_IND_VAL_C_M		0x4000
#define F_VHT_BYPASS_CBW_FLTR_EN_C		0xD958
#define F_VHT_BYPASS_CBW_FLTR_EN_C_M		0x8000
#define F_VHT_BYPASS_DBW_FLTR_EN_C		0xD958
#define F_VHT_BYPASS_DBW_FLTR_EN_C_M		0x10000
#define F_VHT_DIFF_OUT_EN_C		0xD958
#define F_VHT_DIFF_OUT_EN_C_M		0x20000
#define F_VHT_OFST_OUT_EN_C		0xD958
#define F_VHT_OFST_OUT_EN_C_M		0x40000
#define TB_PW_MSR_MODE_C		0xD958
#define TB_PW_MSR_MODE_C_M		0x80000
#define TSSI_MAC_CLR_C		0xD958
#define TSSI_MAC_CLR_C_M		0x100000
#define TSSI_MAC_DBG_DIS_C		0xD958
#define TSSI_MAC_DBG_DIS_C_M		0x200000
#define TSSI_MAC_USE_NORMAL_RATE_IDX_ONLY_C		0xD958
#define TSSI_MAC_USE_NORMAL_RATE_IDX_ONLY_C_M		0x400000
#endif
